TimeQuest Timing Analyzer report for eth_pc_loop
Thu Jan 10 20:24:23 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'eth_tx_clk'
 14. Slow 1200mV 85C Model Setup: 'eth_rx_clk'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'eth_tx_clk'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'eth_rx_clk'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'eth_tx_clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'eth_rx_clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. MTBF Summary
 29. Synchronizer Summary
 30. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 54. Slow 1200mV 0C Model Fmax Summary
 55. Slow 1200mV 0C Model Setup Summary
 56. Slow 1200mV 0C Model Hold Summary
 57. Slow 1200mV 0C Model Recovery Summary
 58. Slow 1200mV 0C Model Removal Summary
 59. Slow 1200mV 0C Model Minimum Pulse Width Summary
 60. Slow 1200mV 0C Model Setup: 'eth_tx_clk'
 61. Slow 1200mV 0C Model Setup: 'eth_rx_clk'
 62. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Hold: 'eth_tx_clk'
 64. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Slow 1200mV 0C Model Hold: 'eth_rx_clk'
 66. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 67. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. MTBF Summary
 76. Synchronizer Summary
 77. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
101. Fast 1200mV 0C Model Setup Summary
102. Fast 1200mV 0C Model Hold Summary
103. Fast 1200mV 0C Model Recovery Summary
104. Fast 1200mV 0C Model Removal Summary
105. Fast 1200mV 0C Model Minimum Pulse Width Summary
106. Fast 1200mV 0C Model Setup: 'eth_tx_clk'
107. Fast 1200mV 0C Model Setup: 'eth_rx_clk'
108. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
109. Fast 1200mV 0C Model Hold: 'eth_tx_clk'
110. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
111. Fast 1200mV 0C Model Hold: 'eth_rx_clk'
112. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
113. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. MTBF Summary
122. Synchronizer Summary
123. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
147. Multicorner Timing Analysis Summary
148. Setup Times
149. Hold Times
150. Clock to Output Times
151. Minimum Clock to Output Times
152. Board Trace Model Assignments
153. Input Transition Times
154. Signal Integrity Metrics (Slow 1200mv 0c Model)
155. Signal Integrity Metrics (Slow 1200mv 85c Model)
156. Signal Integrity Metrics (Fast 1200mv 0c Model)
157. Setup Transfers
158. Hold Transfers
159. Recovery Transfers
160. Removal Transfers
161. Report TCCS
162. Report RSKM
163. Unconstrained Paths
164. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; eth_pc_loop                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  33.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; eth_pc_loop.sdc ; OK     ; Thu Jan 10 20:24:20 2019 ;
+-----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; eth_rx_clk          ; Base ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { eth_rx_clk }          ;
; eth_tx_clk          ; Base ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { eth_tx_clk }          ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 56.25 MHz ; 56.25 MHz       ; eth_tx_clk          ;      ;
; 61.29 MHz ; 61.29 MHz       ; altera_reserved_tck ;      ;
; 93.73 MHz ; 93.73 MHz       ; eth_rx_clk          ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; eth_tx_clk          ; 22.222 ; 0.000         ;
; eth_rx_clk          ; 29.331 ; 0.000         ;
; altera_reserved_tck ; 41.842 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; eth_tx_clk          ; 0.439 ; 0.000         ;
; altera_reserved_tck ; 0.452 ; 0.000         ;
; eth_rx_clk          ; 0.485 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.848 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.135 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; eth_tx_clk          ; 19.520 ; 0.000              ;
; eth_rx_clk          ; 19.622 ; 0.000              ;
; altera_reserved_tck ; 49.449 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'eth_tx_clk'                                                                                                                                ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 22.222 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.278      ; 18.077     ;
; 22.351 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 18.037     ;
; 22.415 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.278      ; 17.884     ;
; 22.423 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 17.965     ;
; 22.617 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 17.771     ;
; 22.636 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.186      ; 17.571     ;
; 22.659 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 17.729     ;
; 22.731 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 17.657     ;
; 22.765 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 17.531     ;
; 22.780 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.186      ; 17.427     ;
; 22.788 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 17.508     ;
; 22.810 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 17.578     ;
; 22.813 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 17.575     ;
; 22.841 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 17.379     ;
; 22.885 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 17.503     ;
; 22.898 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.186      ; 17.309     ;
; 22.914 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 17.306     ;
; 22.960 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.186      ; 17.247     ;
; 22.978 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 17.318     ;
; 23.017 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 17.279     ;
; 23.030 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.331      ; 17.322     ;
; 23.031 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 17.265     ;
; 23.034 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 17.186     ;
; 23.036 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.186      ; 17.171     ;
; 23.042 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.186      ; 17.165     ;
; 23.073 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 17.223     ;
; 23.092 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][9]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.331      ; 17.260     ;
; 23.096 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 17.200     ;
; 23.107 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.186      ; 17.100     ;
; 23.107 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 17.113     ;
; 23.153 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.186      ; 17.054     ;
; 23.154 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 17.234     ;
; 23.175 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 17.121     ;
; 23.175 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.331      ; 17.177     ;
; 23.216 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 17.004     ;
; 23.226 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 17.162     ;
; 23.227 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 17.069     ;
; 23.243 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][11] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.331      ; 17.109     ;
; 23.250 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 17.046     ;
; 23.266 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.186      ; 16.941     ;
; 23.287 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.873     ;
; 23.288 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 16.932     ;
; 23.293 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 17.003     ;
; 23.294 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 17.002     ;
; 23.313 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.983     ;
; 23.313 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 16.907     ;
; 23.321 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][12] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.331      ; 17.031     ;
; 23.333 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.963     ;
; 23.355 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.941     ;
; 23.360 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.800     ;
; 23.379 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.917     ;
; 23.385 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 16.835     ;
; 23.431 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.865     ;
; 23.431 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.729     ;
; 23.437 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.859     ;
; 23.440 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.856     ;
; 23.444 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.852     ;
; 23.459 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 16.761     ;
; 23.462 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.331      ; 16.890     ;
; 23.479 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.817     ;
; 23.488 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][9]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.331      ; 16.864     ;
; 23.490 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.806     ;
; 23.502 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.794     ;
; 23.504 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.656     ;
; 23.531 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 16.857     ;
; 23.531 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 16.689     ;
; 23.533 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 16.687     ;
; 23.548 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.748     ;
; 23.549 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.611     ;
; 23.553 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 16.835     ;
; 23.568 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.728     ;
; 23.591 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.705     ;
; 23.603 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.693     ;
; 23.603 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 16.785     ;
; 23.605 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 16.615     ;
; 23.611 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.549     ;
; 23.621 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.675     ;
; 23.622 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.538     ;
; 23.625 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.367      ; 16.763     ;
; 23.661 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.635     ;
; 23.662 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.498     ;
; 23.684 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.476     ;
; 23.685 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.475     ;
; 23.687 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.473     ;
; 23.693 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.467     ;
; 23.758 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.402     ;
; 23.759 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.401     ;
; 23.760 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.400     ;
; 23.766 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.394     ;
; 23.775 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.521     ;
; 23.782 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.378     ;
; 23.786 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.289      ; 16.524     ;
; 23.789 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.507     ;
; 23.804 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.356     ;
; 23.828 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 16.468     ;
; 23.831 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.329     ;
; 23.840 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.278      ; 16.459     ;
; 23.842 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][13] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.331      ; 16.510     ;
; 23.854 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][6]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.199      ; 16.366     ;
; 23.875 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.139      ; 16.285     ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'eth_rx_clk'                                                                                                                                              ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 29.331 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.492     ; 10.198     ;
; 29.792 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.193      ; 10.422     ;
; 29.869 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.492     ; 9.660      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.015 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.433     ; 9.573      ;
; 30.018 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.543     ; 9.460      ;
; 30.111 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.607     ; 9.303      ;
; 30.128 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.193      ; 10.086     ;
; 30.185 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.492     ; 9.344      ;
; 30.188 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 9.666      ;
; 30.188 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 9.666      ;
; 30.197 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.193      ; 10.017     ;
; 30.331 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.056     ; 9.634      ;
; 30.331 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.056     ; 9.634      ;
; 30.331 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.056     ; 9.634      ;
; 30.331 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.056     ; 9.634      ;
; 30.338 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.049     ; 9.634      ;
; 30.407 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.269      ; 9.883      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.414 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.160      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.512 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 9.062      ;
; 30.552 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[40]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.193      ; 9.662      ;
; 30.572 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.196     ; 9.253      ;
; 30.572 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.196     ; 9.253      ;
; 30.576 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.216      ; 9.661      ;
; 30.622 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.607     ; 8.792      ;
; 30.639 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.193      ; 9.575      ;
; 30.643 ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.607     ; 8.771      ;
; 30.646 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[2]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.543     ; 8.832      ;
; 30.653 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.543     ; 8.825      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.447     ; 8.916      ;
; 30.670 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.196     ; 9.155      ;
; 30.670 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.196     ; 9.155      ;
; 30.678 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.233      ; 9.576      ;
; 30.712 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.207      ; 9.516      ;
; 30.742 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.193      ; 9.472      ;
; 30.784 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[0]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.488     ; 8.749      ;
; 30.799 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.192      ; 9.414      ;
; 30.804 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.269      ; 9.486      ;
; 30.816 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.196     ; 9.009      ;
; 30.816 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.196     ; 9.009      ;
; 30.842 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.056     ; 9.123      ;
; 30.842 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.056     ; 9.123      ;
; 30.842 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.056     ; 9.123      ;
; 30.842 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.056     ; 9.123      ;
; 30.849 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.049     ; 9.123      ;
; 30.856 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.233      ; 9.398      ;
; 30.927 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.139     ; 8.955      ;
; 30.927 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.139     ; 8.955      ;
; 30.927 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.139     ; 8.955      ;
; 30.927 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.139     ; 8.955      ;
; 30.927 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.139     ; 8.955      ;
; 30.927 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.139     ; 8.955      ;
; 30.927 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.139     ; 8.955      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 8.348      ;
; 41.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 8.344      ;
; 41.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 8.313      ;
; 42.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 7.963      ;
; 42.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 7.957      ;
; 42.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 7.789      ;
; 42.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 7.662      ;
; 42.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 7.510      ;
; 42.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 7.281      ;
; 42.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 7.277      ;
; 42.975 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 7.216      ;
; 43.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 7.167      ;
; 43.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 7.161      ;
; 43.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 6.925      ;
; 43.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 6.910      ;
; 43.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 6.751      ;
; 43.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 6.671      ;
; 43.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 6.608      ;
; 44.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 6.128      ;
; 44.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.625      ;
; 46.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.029      ;
; 46.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.756      ;
; 46.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.526      ;
; 46.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.491      ;
; 46.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.349      ;
; 46.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.288      ;
; 46.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 3.243      ;
; 49.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 0.896      ;
; 92.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.463      ;
; 92.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.459      ;
; 92.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.458      ;
; 92.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.455      ;
; 92.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.454      ;
; 92.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.453      ;
; 92.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.453      ;
; 92.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.444      ;
; 92.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.433      ;
; 92.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.417      ;
; 92.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.412      ;
; 92.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.410      ;
; 92.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.410      ;
; 92.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.406      ;
; 92.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 7.396      ;
; 92.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.355      ;
; 92.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.355      ;
; 92.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.351      ;
; 92.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.340      ;
; 92.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.340      ;
; 92.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.340      ;
; 92.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.338      ;
; 92.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.338      ;
; 92.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.338      ;
; 92.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.338      ;
; 92.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.335      ;
; 92.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.334      ;
; 92.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.332      ;
; 92.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.332      ;
; 92.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.312      ;
; 92.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.295      ;
; 92.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.291      ;
; 92.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.290      ;
; 92.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.287      ;
; 92.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.286      ;
; 92.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.285      ;
; 92.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.285      ;
; 92.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.276      ;
; 92.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.265      ;
; 92.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.249      ;
; 92.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.244      ;
; 92.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.242      ;
; 92.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.242      ;
; 92.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.238      ;
; 92.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.228      ;
; 93.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.823      ;
; 93.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.821      ;
; 93.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.820      ;
; 93.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.819      ;
; 93.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.819      ;
; 93.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.817      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.809      ;
; 93.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.809      ;
; 93.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.809      ;
; 93.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.809      ;
; 93.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.809      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.439 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.160      ; 0.811      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.777      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.779      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.787      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.793      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.793      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.796      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.794      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.794      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.794      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.794      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.794      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.793      ;
; 0.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.795      ;
; 0.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.794      ;
; 0.530 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.795      ;
; 0.530 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.795      ;
; 0.530 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                                                                                                                                        ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.796      ;
; 0.530 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.796      ;
; 0.531 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.795      ;
; 0.531 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.795      ;
; 0.531 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.795      ;
; 0.531 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.797      ;
; 0.532 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.796      ;
; 0.533 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.797      ;
; 0.535 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                                                                                                                                                                 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.804      ;
; 0.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.809      ;
; 0.554 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.821      ;
; 0.556 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.823      ;
; 0.561 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d0                                                                                                                                                                                                                                                                                               ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.829      ;
; 0.580 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.160      ; 0.952      ;
; 0.652 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.160      ; 1.024      ;
; 0.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.922      ;
; 0.658 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.926      ;
; 0.660 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.160      ; 1.032      ;
; 0.660 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.928      ;
; 0.661 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.928      ;
; 0.661 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.929      ;
; 0.661 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.928      ;
; 0.669 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.935      ;
; 0.676 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.944      ;
; 0.676 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[25]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.944      ;
; 0.680 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.948      ;
; 0.687 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.956      ;
; 0.692 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.057      ; 0.961      ;
; 0.692 ; udp:u_udp|ip_send:u_ip_send|tx_done_t                                                                                                                                                                                                                                                                                                      ; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.517      ; 1.421      ;
; 0.703 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.160      ; 1.075      ;
; 0.706 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.160      ; 1.078      ;
; 0.711 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.448      ; 1.371      ;
; 0.716 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.448      ; 1.376      ;
; 0.720 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.988      ;
; 0.721 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.988      ;
; 0.722 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.254      ; 1.230      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.993      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.993      ;
; 0.725 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11]                                                                                                                                                                                        ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.991      ;
; 0.726 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.994      ;
; 0.726 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.992      ;
; 0.727 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.160      ; 1.099      ;
; 0.728 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.989      ;
; 0.728 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.992      ;
; 0.728 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.995      ;
; 0.728 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.994      ;
; 0.728 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.054      ; 0.994      ;
; 0.729 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.994      ;
; 0.733 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 1.000      ;
; 0.734 ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                    ; udp:u_udp|ip_send:u_ip_send|start_en_d1                                                                                                                                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 1.001      ;
; 0.739 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.085      ; 1.036      ;
; 0.747 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; -0.164     ; 0.795      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.779      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.786      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.798      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.805      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.810      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.810      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.810      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.811      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.811      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'eth_rx_clk'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[5]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.105      ; 0.819      ;
; 0.510 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.105      ; 0.827      ;
; 0.528 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.795      ;
; 0.530 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.794      ;
; 0.531 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.800      ;
; 0.535 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[5]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[20]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.801      ;
; 0.536 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.803      ;
; 0.537 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.801      ;
; 0.537 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.803      ;
; 0.538 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.802      ;
; 0.538 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.804      ;
; 0.539 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[19]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.803      ;
; 0.540 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.809      ;
; 0.541 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.805      ;
; 0.543 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.810      ;
; 0.549 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.816      ;
; 0.561 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[10]                                                  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.251      ; 1.024      ;
; 0.585 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.821      ;
; 0.606 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[10]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.018     ; 0.800      ;
; 0.612 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[7]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.374      ; 1.240      ;
; 0.619 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.157      ; 0.988      ;
; 0.622 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.018     ; 0.816      ;
; 0.633 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[8]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.018     ; 0.827      ;
; 0.633 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[6]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.018     ; 0.827      ;
; 0.637 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[3]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.373      ; 1.264      ;
; 0.647 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.157      ; 1.016      ;
; 0.647 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.157      ; 1.016      ;
; 0.649 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.157      ; 1.018      ;
; 0.652 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.105      ; 0.969      ;
; 0.682 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.105      ; 0.999      ;
; 0.696 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                              ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.962      ;
; 0.700 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.967      ;
; 0.704 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.970      ;
; 0.709 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.105      ; 1.026      ;
; 0.718 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.105      ; 1.035      ;
; 0.723 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[2]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.105      ; 1.040      ;
; 0.724 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[16]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.991      ;
; 0.725 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[7]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.992      ;
; 0.726 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.993      ;
; 0.726 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.992      ;
; 0.726 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                         ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.992      ;
; 0.729 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.998      ;
; 0.729 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.998      ;
; 0.732 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[11]                                                                                                 ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11]                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 1.000      ;
; 0.732 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.999      ;
; 0.732 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.999      ;
; 0.733 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.018     ; 0.927      ;
; 0.733 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 1.001      ;
; 0.733 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 1.000      ;
; 0.737 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6]                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 1.005      ;
; 0.737 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 1.003      ;
; 0.739 ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 1.006      ;
; 0.740 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[3]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.105      ; 1.057      ;
; 0.746 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 1.012      ;
; 0.746 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 1.013      ;
; 0.747 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.018     ; 0.941      ;
; 0.754 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.052      ; 1.018      ;
; 0.758 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.105      ; 1.075      ;
; 0.759 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[15]                                                                                                 ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15]                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 1.027      ;
; 0.766 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[12]                                                                                                 ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12]                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 1.034      ;
; 0.768 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[9]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.402      ; 1.382      ;
; 0.769 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.055      ; 1.036      ;
; 0.772 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.157      ; 1.141      ;
; 0.772 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.056      ; 1.040      ;
; 0.793 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.054      ;
; 0.794 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.054      ; 1.064      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.342      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.150      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.150      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.150      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.150      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.150      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.150      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.152      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.152      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.152      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.152      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.152      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.152      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.152      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.152      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.152      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.152      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.153      ;
; 95.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.157      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 95.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.142      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.684      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.684      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.684      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.684      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.684      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.684      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.649      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.649      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.429      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.871      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.871      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.871      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.871      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.871      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.871      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.871      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.871      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.871      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.871      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.871      ;
; 1.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.871      ;
; 1.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.967      ;
; 2.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.318      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.463      ;
; 2.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.503      ;
; 2.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.503      ;
; 2.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.503      ;
; 2.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.503      ;
; 2.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.503      ;
; 2.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.503      ;
; 3.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.862      ;
; 3.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.862      ;
; 3.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.862      ;
; 3.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.862      ;
; 3.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.862      ;
; 3.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.862      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.865      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.865      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.865      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.865      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.865      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.865      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.865      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.865      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.865      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.865      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.866      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
; 3.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.867      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.520 ; 19.740       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ;
; 19.520 ; 19.740       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                           ;
; 19.520 ; 19.740       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ;
; 19.520 ; 19.740       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                           ;
; 19.520 ; 19.740       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ;
; 19.520 ; 19.740       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                           ;
; 19.525 ; 19.745       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                                                                                                                                                          ;
; 19.541 ; 19.761       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ;
; 19.541 ; 19.761       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ;
; 19.541 ; 19.761       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ;
; 19.541 ; 19.761       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 19.541 ; 19.761       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ;
; 19.541 ; 19.761       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ;
; 19.541 ; 19.761       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                     ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                               ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                                                                                                                                                                                           ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_eth_head                                                                                                                                                                                                                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_ip_head                                                                                                                                                                                                                                                                                             ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_preamble                                                                                                                                                                                                                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_tx_data                                                                                                                                                                                                                                                                                             ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                         ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                         ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ;
; 19.596 ; 19.816       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ;
; 19.601 ; 19.821       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 19.601 ; 19.821       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ;
; 19.601 ; 19.821       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; 19.601 ; 19.821       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 19.601 ; 19.821       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ;
; 19.601 ; 19.821       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ;
; 19.602 ; 19.822       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ;
; 19.610 ; 19.830       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                      ;
; 19.610 ; 19.830       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                       ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                       ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                       ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                       ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ;
; 19.611 ; 19.831       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                      ;
; 19.618 ; 19.838       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                                                                                                                                                                                                                 ;
; 19.618 ; 19.838       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                                                                                                                                                                                                                 ;
; 19.618 ; 19.838       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                                                                                                                                                                                                                 ;
; 19.618 ; 19.838       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                                                                                                                                                                                                                 ;
; 19.618 ; 19.838       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                                                                                                                                                                                                                 ;
; 19.618 ; 19.838       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                                                                                                                                                                                                                 ;
; 19.618 ; 19.838       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                                                                                                                                                                                                                 ;
; 19.618 ; 19.838       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                                                                                                                                                                                                                  ;
; 19.618 ; 19.838       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                                                                                                                                                                                                                  ;
; 19.619 ; 19.839       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                                                                                                                                                                                           ;
; 19.619 ; 19.839       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                                                                                                                                                                                           ;
; 19.619 ; 19.839       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                                                                                                                                                                                           ;
; 19.619 ; 19.839       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                                                                                                                                                                                           ;
; 19.619 ; 19.839       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                                                                                                                                                                                           ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][27]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][28]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][29]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][30]                                                                                                                                                                                                                                                                                                   ;
; 19.627 ; 19.847       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                   ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                              ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'eth_rx_clk'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[10]                                                                                                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[13]                                                                                                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[14]                                                                                                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                      ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[8]                                                                                                       ;
; 19.622 ; 19.842       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[9]                                                                                                       ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[3]                                                                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[4]                                                                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[5]                                                                                                   ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[7]                                                                                                   ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[0]                                                                                                   ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[1]                                                                                                   ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[2]                                                                                                   ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[6]                                                                                                   ;
; 19.630 ; 19.850       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[24]                                                                                                      ;
; 19.630 ; 19.850       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[25]                                                                                                      ;
; 19.630 ; 19.850       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[26]                                                                                                      ;
; 19.630 ; 19.850       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[27]                                                                                                      ;
; 19.630 ; 19.850       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[28]                                                                                                      ;
; 19.630 ; 19.850       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[29]                                                                                                      ;
; 19.630 ; 19.850       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[30]                                                                                                      ;
; 19.630 ; 19.850       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[31]                                                                                                      ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                        ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]                                                                                                        ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                        ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]                                                                                                        ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[10]                                                                                                  ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[11]                                                                                                  ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[12]                                                                                                  ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[13]                                                                                                  ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[14]                                                                                                  ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[15]                                                                                                  ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[8]                                                                                                   ;
; 19.634 ; 19.854       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[9]                                                                                                   ;
; 19.637 ; 19.857       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[16]                                                                                                      ;
; 19.637 ; 19.857       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[17]                                                                                                      ;
; 19.637 ; 19.857       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[18]                                                                                                      ;
; 19.637 ; 19.857       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[20]                                                                                                      ;
; 19.637 ; 19.857       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[22]                                                                                                      ;
; 19.637 ; 19.857       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[5]                                                                                                       ;
; 19.640 ; 19.860       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                        ;
; 19.640 ; 19.860       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                       ;
; 19.642 ; 19.862       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[19]                                                                                                      ;
; 19.642 ; 19.862       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[21]                                                                                                      ;
; 19.642 ; 19.862       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[23]                                                                                                      ;
; 19.642 ; 19.862       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[4]                                                                                                       ;
; 19.642 ; 19.862       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[6]                                                                                                       ;
; 19.642 ; 19.862       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[7]                                                                                                       ;
; 19.642 ; 19.862       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]                                                                                                        ;
; 19.642 ; 19.862       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]                                                                                                        ;
; 19.642 ; 19.862       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[2]                                                                                                        ;
; 19.642 ; 19.862       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]                                                                                                        ;
; 19.644 ; 19.864       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                 ;
; 19.644 ; 19.864       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                              ;
; 19.644 ; 19.864       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                             ;
; 19.645 ; 19.865       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[9]                                                   ;
; 19.646 ; 19.866       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]                                                                                                            ;
; 19.646 ; 19.866       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]                                                                                                            ;
; 19.646 ; 19.866       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]                                                                                                            ;
; 19.646 ; 19.866       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]                                                                                                            ;
; 19.646 ; 19.866       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]                                                                                                            ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]                                                                                                       ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                      ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                      ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                      ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                       ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                       ;
; 19.647 ; 19.867       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                       ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]                                                                                                  ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]                                                                                                  ;
; 19.651 ; 19.871       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]                                                                                                  ;
; 19.654 ; 19.874       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[0]                                                                                                       ;
; 19.654 ; 19.874       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[1]                                                                                                       ;
; 19.654 ; 19.874       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[2]                                                                                                       ;
; 19.654 ; 19.874       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[3]                                                                                                       ;
; 19.660 ; 19.880       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ;
; 19.661 ; 19.881       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]                                                                                                  ;
; 19.666 ; 19.886       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ;
; 19.666 ; 19.886       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ;
; 19.666 ; 19.886       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ;
; 19.666 ; 19.886       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ;
; 19.666 ; 19.886       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ;
; 19.666 ; 19.886       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]                                                                                                   ;
; 19.666 ; 19.886       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]                                                                                                   ;
; 19.669 ; 19.889       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]  ;
; 19.669 ; 19.889       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ;
; 19.669 ; 19.889       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ;
; 19.669 ; 19.889       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]  ;
; 19.669 ; 19.889       ; 0.220          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.449 ; 49.684       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.512 ; 49.732       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                              ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                              ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                              ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                              ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                    ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                    ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                    ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                    ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                    ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.181 ; 3.322 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.684 ; 6.697 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; 2.837 ; 3.065 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; 2.837 ; 3.065 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; 2.417 ; 2.690 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; 2.539 ; 2.757 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; 2.061 ; 2.239 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; 4.010 ; 4.174 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 1.741 ; 1.730 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.629  ; 1.574  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.061 ; -1.168 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; -1.418 ; -1.656 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; -2.254 ; -2.470 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; -1.850 ; -2.108 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; -1.418 ; -1.656 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; -1.504 ; -1.675 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; -2.247 ; -2.524 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; -0.288 ; -0.359 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.201 ; 13.747 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 9.067  ; 9.053  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 7.990  ; 7.841  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.919  ; 7.742  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 7.467  ; 7.364  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 9.067  ; 9.053  ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 7.630  ; 7.490  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.840 ; 11.394 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 7.202  ; 7.101  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 7.702  ; 7.558  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.630  ; 7.459  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 7.202  ; 7.101  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 8.791  ; 8.780  ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 7.354  ; 7.218  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 73.245 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                ; Synchronization Node                                                                                                                                ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.245                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.875       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 34.370       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.388                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.086       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 34.302       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 73.509                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ;                        ;              ;                  ; 38.877       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11] ;                        ;              ;                  ; 34.632       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.547                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.086       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 34.461       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.625                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 37.948       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 35.677       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 73.646                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ;                        ;              ;                  ; 39.084       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ;                        ;              ;                  ; 34.562       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.841                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 38.268       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 35.573       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.888                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.083       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 34.805       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.916                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 38.746       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 35.170       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.962                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9] ;                        ;              ;                  ; 38.723       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9] ;                        ;              ;                  ; 35.239       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.965                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 38.727       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 35.238       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.136                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 38.967       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 35.169       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 74.147                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;                        ;              ;                  ; 38.724       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ;                        ;              ;                  ; 35.423       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.217                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.874       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 35.343       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 74.290                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;                        ;              ;                  ; 38.936       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ;                        ;              ;                  ; 35.354       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.440                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 38.935       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 35.505       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.570                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 38.269       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 36.301       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.862                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 38.936       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 35.926       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.868                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 38.783       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 36.085       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.911                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 38.756       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 36.155       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.923                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.901       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.022       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.965                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.873       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.092       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 75.285                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.876       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 36.409       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 75.420                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.082       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.338       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 60.61 MHz  ; 60.61 MHz       ; eth_tx_clk          ;      ;
; 65.43 MHz  ; 65.43 MHz       ; altera_reserved_tck ;      ;
; 101.72 MHz ; 101.72 MHz      ; eth_rx_clk          ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; eth_tx_clk          ; 23.501 ; 0.000         ;
; eth_rx_clk          ; 30.169 ; 0.000         ;
; altera_reserved_tck ; 42.358 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; eth_tx_clk          ; 0.393 ; 0.000         ;
; altera_reserved_tck ; 0.400 ; 0.000         ;
; eth_rx_clk          ; 0.430 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.144 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.034 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; eth_tx_clk          ; 19.384 ; 0.000             ;
; eth_rx_clk          ; 19.490 ; 0.000             ;
; altera_reserved_tck ; 49.293 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'eth_tx_clk'                                                                                                                                 ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 23.501 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 16.882     ;
; 23.588 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.271      ; 16.705     ;
; 23.661 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 16.722     ;
; 23.748 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.271      ; 16.545     ;
; 23.871 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 16.411     ;
; 23.958 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.170      ; 16.234     ;
; 23.987 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 16.295     ;
; 24.005 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 16.378     ;
; 24.035 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 16.348     ;
; 24.067 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 16.316     ;
; 24.074 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.170      ; 16.118     ;
; 24.104 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 16.178     ;
; 24.149 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 16.133     ;
; 24.166 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 16.217     ;
; 24.191 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.170      ; 16.001     ;
; 24.195 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 16.188     ;
; 24.227 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 16.156     ;
; 24.236 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.170      ; 15.956     ;
; 24.243 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.972     ;
; 24.275 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][9]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.329      ; 16.076     ;
; 24.288 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.329      ; 16.063     ;
; 24.310 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.905     ;
; 24.364 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 16.019     ;
; 24.371 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.844     ;
; 24.375 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.907     ;
; 24.379 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.170      ; 15.813     ;
; 24.403 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.812     ;
; 24.405 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.877     ;
; 24.407 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][11] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.329      ; 15.944     ;
; 24.413 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.329      ; 15.938     ;
; 24.420 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.170      ; 15.772     ;
; 24.437 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.845     ;
; 24.461 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.754     ;
; 24.470 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.745     ;
; 24.471 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.170      ; 15.721     ;
; 24.472 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.170      ; 15.720     ;
; 24.492 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.790     ;
; 24.521 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.761     ;
; 24.525 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 15.858     ;
; 24.531 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.684     ;
; 24.539 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][12] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.329      ; 15.812     ;
; 24.553 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.729     ;
; 24.604 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.170      ; 15.588     ;
; 24.612 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.670     ;
; 24.621 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.594     ;
; 24.629 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.653     ;
; 24.638 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.644     ;
; 24.643 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.501     ;
; 24.670 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.612     ;
; 24.674 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.608     ;
; 24.683 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.599     ;
; 24.693 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.522     ;
; 24.710 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.434     ;
; 24.715 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.567     ;
; 24.720 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 15.663     ;
; 24.724 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.329      ; 15.627     ;
; 24.734 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.548     ;
; 24.744 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.538     ;
; 24.759 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.385     ;
; 24.762 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.453     ;
; 24.771 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.373     ;
; 24.773 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][9]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.329      ; 15.578     ;
; 24.785 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 15.598     ;
; 24.795 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.487     ;
; 24.796 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.486     ;
; 24.826 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.318     ;
; 24.851 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.431     ;
; 24.854 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.361     ;
; 24.861 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.283     ;
; 24.876 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.268     ;
; 24.881 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 15.502     ;
; 24.887 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.257     ;
; 24.888 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.394     ;
; 24.921 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][13] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.329      ; 15.430     ;
; 24.921 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.223     ;
; 24.923 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.292     ;
; 24.928 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.354     ;
; 24.929 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.353     ;
; 24.943 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.201     ;
; 24.946 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.361      ; 15.437     ;
; 24.977 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.167     ;
; 24.980 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.302     ;
; 24.981 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.301     ;
; 24.988 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.294     ;
; 24.988 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.156     ;
; 25.004 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.140     ;
; 25.007 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][6]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.208     ;
; 25.009 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.271      ; 15.284     ;
; 25.031 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][11] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.329      ; 15.320     ;
; 25.033 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.249     ;
; 25.037 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.329      ; 15.314     ;
; 25.049 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.095     ;
; 25.056 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.275      ; 15.241     ;
; 25.090 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.192     ;
; 25.093 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.051     ;
; 25.094 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.050     ;
; 25.094 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.122      ; 15.050     ;
; 25.097 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.185     ;
; 25.106 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][7]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.193      ; 15.109     ;
; 25.113 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.260      ; 15.169     ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'eth_rx_clk'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 30.169 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.453     ; 9.400      ;
; 30.301 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.195      ; 9.916      ;
; 30.565 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.566     ; 8.891      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.600 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.421     ; 9.001      ;
; 30.603 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.195      ; 9.614      ;
; 30.606 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.453     ; 8.963      ;
; 30.658 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.195      ; 9.559      ;
; 30.726 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.052     ; 9.244      ;
; 30.726 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.052     ; 9.244      ;
; 30.726 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.052     ; 9.244      ;
; 30.726 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.052     ; 9.244      ;
; 30.734 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.044     ; 9.244      ;
; 30.758 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.506     ; 8.758      ;
; 30.781 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.164     ; 9.077      ;
; 30.781 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.164     ; 9.077      ;
; 30.920 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.453     ; 8.649      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 30.947 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.637      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.037 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.547      ;
; 31.053 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.195      ; 9.164      ;
; 31.059 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.219      ; 9.182      ;
; 31.062 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[40]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.195      ; 9.155      ;
; 31.064 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.566     ; 8.392      ;
; 31.105 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.268      ; 9.185      ;
; 31.113 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.196     ; 8.713      ;
; 31.113 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.196     ; 8.713      ;
; 31.144 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.208      ; 9.086      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.162 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.438     ; 8.422      ;
; 31.196 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.195      ; 9.021      ;
; 31.203 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.196     ; 8.623      ;
; 31.203 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.196     ; 8.623      ;
; 31.207 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.234      ; 9.049      ;
; 31.225 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.052     ; 8.745      ;
; 31.225 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.052     ; 8.745      ;
; 31.225 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.052     ; 8.745      ;
; 31.225 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.052     ; 8.745      ;
; 31.233 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.044     ; 8.745      ;
; 31.328 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.196     ; 8.498      ;
; 31.328 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.196     ; 8.498      ;
; 31.330 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[2]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.506     ; 8.186      ;
; 31.339 ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.566     ; 8.117      ;
; 31.350 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[0]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.484     ; 8.188      ;
; 31.358 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.506     ; 8.158      ;
; 31.360 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.234      ; 8.896      ;
; 31.374 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.219      ; 8.867      ;
; 31.402 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.195      ; 8.815      ;
; 31.420 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.195      ; 8.797      ;
; 31.432 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.121     ; 8.469      ;
; 31.432 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.121     ; 8.469      ;
; 31.432 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.121     ; 8.469      ;
; 31.432 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.121     ; 8.469      ;
; 31.432 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.121     ; 8.469      ;
; 31.432 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.121     ; 8.469      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 7.969      ;
; 42.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 7.952      ;
; 42.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 7.950      ;
; 42.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 7.590      ;
; 42.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 7.588      ;
; 42.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 7.502      ;
; 43.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 7.246      ;
; 43.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 7.143      ;
; 43.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 6.961      ;
; 43.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 6.850      ;
; 43.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 6.831      ;
; 43.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 6.801      ;
; 43.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 6.720      ;
; 43.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 6.606      ;
; 43.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 6.584      ;
; 43.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 6.404      ;
; 43.997 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 6.331      ;
; 44.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 6.269      ;
; 44.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 5.822      ;
; 44.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 5.352      ;
; 46.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 3.808      ;
; 46.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 3.528      ;
; 47.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 3.327      ;
; 47.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 3.257      ;
; 47.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 3.154      ;
; 47.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 3.118      ;
; 47.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 2.996      ;
; 49.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 0.815      ;
; 92.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.992      ;
; 92.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.987      ;
; 92.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.986      ;
; 92.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.985      ;
; 92.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.985      ;
; 92.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.982      ;
; 92.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.980      ;
; 92.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.979      ;
; 92.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.967      ;
; 92.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.966      ;
; 92.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.963      ;
; 92.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.961      ;
; 92.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.961      ;
; 92.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.942      ;
; 92.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.935      ;
; 93.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.851      ;
; 93.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.851      ;
; 93.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.850      ;
; 93.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.849      ;
; 93.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.849      ;
; 93.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.849      ;
; 93.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.848      ;
; 93.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.848      ;
; 93.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.847      ;
; 93.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.844      ;
; 93.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.843      ;
; 93.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.842      ;
; 93.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.842      ;
; 93.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.841      ;
; 93.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.839      ;
; 93.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.838      ;
; 93.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.837      ;
; 93.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.837      ;
; 93.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.836      ;
; 93.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.834      ;
; 93.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.832      ;
; 93.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.831      ;
; 93.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.828      ;
; 93.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.824      ;
; 93.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.823      ;
; 93.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.820      ;
; 93.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.818      ;
; 93.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.818      ;
; 93.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.799      ;
; 93.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.792      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.514      ;
; 93.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.426      ;
; 93.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.426      ;
; 93.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.426      ;
; 93.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.426      ;
; 93.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.426      ;
; 93.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.426      ;
; 93.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.426      ;
; 93.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.426      ;
; 93.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.426      ;
; 93.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.426      ;
; 93.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.426      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.393 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.157      ; 0.745      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.716      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.717      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.724      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                                                                                                                                                                 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                                                                                                                                        ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.740      ;
; 0.494 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.740      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.047      ; 0.737      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.740      ;
; 0.495 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.741      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.047      ; 0.738      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.047      ; 0.739      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.047      ; 0.740      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.047      ; 0.741      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.752      ;
; 0.512 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.757      ;
; 0.515 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.761      ;
; 0.521 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d0                                                                                                                                                                                                                                                                                               ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.768      ;
; 0.524 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.157      ; 0.876      ;
; 0.589 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.157      ; 0.941      ;
; 0.598 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.157      ; 0.950      ;
; 0.598 ; udp:u_udp|ip_send:u_ip_send|tx_done_t                                                                                                                                                                                                                                                                                                      ; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.492      ; 1.285      ;
; 0.608 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.855      ;
; 0.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.047      ; 0.851      ;
; 0.610 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.857      ;
; 0.611 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.857      ;
; 0.611 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.857      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.856      ;
; 0.620 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.866      ;
; 0.623 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.868      ;
; 0.624 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[25]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.869      ;
; 0.626 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.873      ;
; 0.642 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.888      ;
; 0.643 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.157      ; 0.995      ;
; 0.644 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.157      ; 0.996      ;
; 0.645 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.889      ;
; 0.647 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.893      ;
; 0.649 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.893      ;
; 0.652 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.898      ;
; 0.659 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.430      ; 1.284      ;
; 0.660 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.899      ;
; 0.662 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.076      ; 0.933      ;
; 0.664 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.430      ; 1.289      ;
; 0.665 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.157      ; 1.017      ;
; 0.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.914      ;
; 0.667 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.913      ;
; 0.667 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11]                                                                                                                                                                                        ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.913      ;
; 0.669 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.915      ;
; 0.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.915      ;
; 0.670 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.915      ;
; 0.670 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.916      ;
; 0.671 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.047      ; 0.913      ;
; 0.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.916      ;
; 0.672 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.089      ; 0.956      ;
; 0.678 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.922      ;
; 0.678 ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                    ; udp:u_udp|ip_send:u_ip_send|start_en_d1                                                                                                                                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.923      ;
; 0.682 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.211      ; 1.123      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.718      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.722      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.730      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.730      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.743      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.753      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.753      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.754      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.754      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'eth_rx_clk'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.462 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[5]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.102      ; 0.759      ;
; 0.469 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.102      ; 0.766      ;
; 0.493 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.739      ;
; 0.495 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.738      ;
; 0.497 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.745      ;
; 0.498 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.743      ;
; 0.499 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.745      ;
; 0.499 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.745      ;
; 0.500 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[20]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[5]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.745      ;
; 0.500 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.743      ;
; 0.500 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.746      ;
; 0.501 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.746      ;
; 0.501 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.747      ;
; 0.503 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.748      ;
; 0.503 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.746      ;
; 0.503 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.748      ;
; 0.504 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.752      ;
; 0.504 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[19]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.747      ;
; 0.506 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.749      ;
; 0.507 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.753      ;
; 0.523 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[10]                                                  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.224      ; 0.942      ;
; 0.535 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.158      ; 0.888      ;
; 0.541 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.017      ; 0.753      ;
; 0.557 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[10]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.008     ; 0.744      ;
; 0.558 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.158      ; 0.911      ;
; 0.558 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.158      ; 0.911      ;
; 0.560 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.158      ; 0.913      ;
; 0.565 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.008     ; 0.752      ;
; 0.585 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[6]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.008     ; 0.772      ;
; 0.587 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[8]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.008     ; 0.774      ;
; 0.590 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[7]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.311      ; 1.131      ;
; 0.592 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[3]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.330      ; 1.152      ;
; 0.598 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.102      ; 0.895      ;
; 0.598 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.100      ; 0.893      ;
; 0.626 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.102      ; 0.923      ;
; 0.643 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[11]                                                                                                 ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11]                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.060      ; 0.898      ;
; 0.643 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[7]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.888      ;
; 0.645 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.060      ; 0.900      ;
; 0.645 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                              ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.890      ;
; 0.648 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.893      ;
; 0.649 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6]                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.060      ; 0.904      ;
; 0.653 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.898      ;
; 0.655 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.900      ;
; 0.657 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.102      ; 0.954      ;
; 0.662 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[2]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.102      ; 0.959      ;
; 0.662 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[9]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.380      ; 1.237      ;
; 0.662 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.907      ;
; 0.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[15]                                                                                                 ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15]                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.060      ; 0.921      ;
; 0.667 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[16]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.913      ;
; 0.668 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.913      ;
; 0.668 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                         ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.913      ;
; 0.669 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.008     ; 0.856      ;
; 0.669 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.915      ;
; 0.672 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.916      ;
; 0.672 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[12]                                                                                                 ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12]                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.060      ; 0.927      ;
; 0.672 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.920      ;
; 0.672 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.920      ;
; 0.675 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.921      ;
; 0.676 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.922      ;
; 0.676 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.922      ;
; 0.678 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[3]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.102      ; 0.975      ;
; 0.678 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.060      ; 0.933      ;
; 0.681 ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.053      ; 0.929      ;
; 0.683 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.008     ; 0.870      ;
; 0.692 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.935      ;
; 0.697 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.102      ; 0.994      ;
; 0.699 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.158      ; 1.052      ;
; 0.713 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.958      ;
; 0.727 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.158      ; 1.080      ;
; 0.733 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[11]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.008     ; 0.920      ;
; 0.734 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.973      ;
; 0.735 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7]                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.312      ; 1.242      ;
; 0.736 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.975      ;
; 0.737 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.976      ;
; 0.739 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.978      ;
; 0.740 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.979      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 2.183      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.867      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.867      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.867      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.867      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.867      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.867      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.867      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.867      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.867      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.867      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.868      ;
; 96.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.861      ;
; 96.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.861      ;
; 96.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.861      ;
; 96.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.861      ;
; 96.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.861      ;
; 96.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.861      ;
; 96.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.873      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.855      ;
; 97.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.532      ;
; 97.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.532      ;
; 97.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.532      ;
; 97.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.532      ;
; 97.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.532      ;
; 97.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.532      ;
; 97.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.493      ;
; 97.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.493      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.303      ;
; 1.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.676      ;
; 1.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.676      ;
; 1.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.676      ;
; 1.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.676      ;
; 1.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.676      ;
; 1.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.676      ;
; 1.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.676      ;
; 1.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.676      ;
; 1.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.676      ;
; 1.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.676      ;
; 1.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.676      ;
; 1.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.676      ;
; 1.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.768      ;
; 1.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.080      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.214      ;
; 1.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.250      ;
; 1.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.250      ;
; 1.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.250      ;
; 1.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.250      ;
; 1.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.250      ;
; 1.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.250      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.477      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.477      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.477      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.477      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.477      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.477      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.477      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.477      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.477      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.477      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.478      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
; 3.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.479      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.384 ; 19.600       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ;
; 19.384 ; 19.600       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                           ;
; 19.384 ; 19.600       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ;
; 19.384 ; 19.600       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                           ;
; 19.384 ; 19.600       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ;
; 19.384 ; 19.600       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                           ;
; 19.398 ; 19.614       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                                                                                                                                                          ;
; 19.415 ; 19.631       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ;
; 19.415 ; 19.631       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ;
; 19.415 ; 19.631       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ;
; 19.415 ; 19.631       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 19.415 ; 19.631       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ;
; 19.415 ; 19.631       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ;
; 19.415 ; 19.631       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                     ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                               ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                ;
; 19.449 ; 19.665       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                ;
; 19.464 ; 19.680       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                                                                                                                                                                                           ;
; 19.469 ; 19.685       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_eth_head                                                                                                                                                                                                                                                                                            ;
; 19.469 ; 19.685       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_ip_head                                                                                                                                                                                                                                                                                             ;
; 19.469 ; 19.685       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_preamble                                                                                                                                                                                                                                                                                            ;
; 19.469 ; 19.685       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_tx_data                                                                                                                                                                                                                                                                                             ;
; 19.471 ; 19.687       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ;
; 19.471 ; 19.687       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                         ;
; 19.471 ; 19.687       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                         ;
; 19.471 ; 19.687       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ;
; 19.471 ; 19.687       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ;
; 19.471 ; 19.687       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ;
; 19.471 ; 19.687       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ;
; 19.471 ; 19.687       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ;
; 19.471 ; 19.687       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ;
; 19.471 ; 19.687       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ;
; 19.479 ; 19.695       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ;
; 19.479 ; 19.695       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ;
; 19.479 ; 19.695       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ;
; 19.493 ; 19.709       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                      ;
; 19.493 ; 19.709       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                       ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                       ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                       ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                       ;
; 19.500 ; 19.716       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ;
; 19.505 ; 19.721       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                                                                                                                                                                                                 ;
; 19.505 ; 19.721       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_idle                                                                                                                                                                                                                                                                                                ;
; 19.508 ; 19.724       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                            ;
; 19.508 ; 19.724       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                            ;
; 19.508 ; 19.724       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ;
; 19.508 ; 19.724       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ;
; 19.508 ; 19.724       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ;
; 19.508 ; 19.724       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ;
; 19.508 ; 19.724       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ;
; 19.508 ; 19.724       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ;
; 19.508 ; 19.724       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ;
; 19.508 ; 19.724       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ;
; 19.508 ; 19.724       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ;
; 19.508 ; 19.724       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                               ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                               ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                                ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                                ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                                ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                                ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]                                                                                                                                                                                           ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d0                                                                                                                                                                                                                                                                                                 ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                                                                                                                                                 ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                                                                                                                                                                                           ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                                                                                                                                                                                           ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                                                                                                                                                                                           ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                                                                                                                                                                                           ;
; 19.512 ; 19.728       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                                                                                                                                                                                           ;
; 19.517 ; 19.733       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                                                                                                                                                                                                                 ;
; 19.517 ; 19.733       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                                                                                                                                                                                                                 ;
; 19.517 ; 19.733       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                                                                                                                                                                                                                 ;
; 19.517 ; 19.733       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                                                                                                                                                                                                                 ;
; 19.517 ; 19.733       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                                                                                                                                                                                                                 ;
; 19.517 ; 19.733       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                                                                                                                                                                                                                 ;
; 19.517 ; 19.733       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                                                                                                                                                                                                                 ;
; 19.517 ; 19.733       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                                                                                                                                                                                                                  ;
; 19.517 ; 19.733       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[10]                                                                                                      ;
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                      ;
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                      ;
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[13]                                                                                                      ;
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[14]                                                                                                      ;
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                      ;
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[8]                                                                                                       ;
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[9]                                                                                                       ;
; 19.502 ; 19.718       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[4]                                                                                                       ;
; 19.502 ; 19.718       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[6]                                                                                                       ;
; 19.502 ; 19.718       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[7]                                                                                                       ;
; 19.503 ; 19.719       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]                                                                                                  ;
; 19.503 ; 19.719       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]                                                                                                  ;
; 19.503 ; 19.719       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]                                                                                                  ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[19]                                                                                                      ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[21]                                                                                                      ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[23]                                                                                                      ;
; 19.510 ; 19.726       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]                                                                                                  ;
; 19.510 ; 19.726       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[0]                                                                                                   ;
; 19.510 ; 19.726       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[1]                                                                                                   ;
; 19.510 ; 19.726       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[2]                                                                                                   ;
; 19.510 ; 19.726       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[6]                                                                                                   ;
; 19.513 ; 19.729       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[16]                                                                                                      ;
; 19.513 ; 19.729       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[17]                                                                                                      ;
; 19.513 ; 19.729       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[18]                                                                                                      ;
; 19.513 ; 19.729       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[20]                                                                                                      ;
; 19.513 ; 19.729       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[22]                                                                                                      ;
; 19.515 ; 19.731       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                        ;
; 19.515 ; 19.731       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                       ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[3]                                                                                                   ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[4]                                                                                                   ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[5]                                                                                                   ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[7]                                                                                                   ;
; 19.519 ; 19.735       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                 ;
; 19.519 ; 19.735       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                              ;
; 19.519 ; 19.735       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                             ;
; 19.520 ; 19.736       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[24]                                                                                                      ;
; 19.520 ; 19.736       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[25]                                                                                                      ;
; 19.520 ; 19.736       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[26]                                                                                                      ;
; 19.520 ; 19.736       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[27]                                                                                                      ;
; 19.520 ; 19.736       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[28]                                                                                                      ;
; 19.520 ; 19.736       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[29]                                                                                                      ;
; 19.520 ; 19.736       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[30]                                                                                                      ;
; 19.520 ; 19.736       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[31]                                                                                                      ;
; 19.521 ; 19.737       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[0]                                                                                                       ;
; 19.521 ; 19.737       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[1]                                                                                                       ;
; 19.521 ; 19.737       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[2]                                                                                                       ;
; 19.521 ; 19.737       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[3]                                                                                                       ;
; 19.523 ; 19.739       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[5]                                                                                                       ;
; 19.526 ; 19.742       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]                                                                                                        ;
; 19.526 ; 19.742       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]                                                                                                        ;
; 19.526 ; 19.742       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[2]                                                                                                        ;
; 19.526 ; 19.742       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]                                                                                                        ;
; 19.526 ; 19.742       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[10]                                                                                                  ;
; 19.526 ; 19.742       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[11]                                                                                                  ;
; 19.526 ; 19.742       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[12]                                                                                                  ;
; 19.526 ; 19.742       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[13]                                                                                                  ;
; 19.526 ; 19.742       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[14]                                                                                                  ;
; 19.526 ; 19.742       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[15]                                                                                                  ;
; 19.526 ; 19.742       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[8]                                                                                                   ;
; 19.526 ; 19.742       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[9]                                                                                                   ;
; 19.527 ; 19.743       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                        ;
; 19.527 ; 19.743       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]                                                                                                        ;
; 19.527 ; 19.743       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                        ;
; 19.527 ; 19.743       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]                                                                                                        ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]                                                                                                            ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]                                                                                                            ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]                                                                                                            ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]                                                                                                            ;
; 19.529 ; 19.745       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]                                                                                                            ;
; 19.531 ; 19.747       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[9]                                                   ;
; 19.538 ; 19.754       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]                                                                                                   ;
; 19.538 ; 19.754       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]                                                                                                   ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]                                                                                                       ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                      ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                      ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                      ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                       ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                       ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                       ;
; 19.556 ; 19.772       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]  ;
; 19.556 ; 19.772       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ;
; 19.556 ; 19.772       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ;
; 19.556 ; 19.772       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]  ;
; 19.556 ; 19.772       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]  ;
; 19.556 ; 19.772       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]  ;
; 19.556 ; 19.772       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]  ;
; 19.556 ; 19.772       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]  ;
; 19.556 ; 19.772       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]  ;
; 19.556 ; 19.772       ; 0.216          ; High Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.293 ; 49.523       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.387 ; 49.603       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                   ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                   ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                   ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                   ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                   ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                     ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                     ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                     ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                    ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                     ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                     ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                     ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                     ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                     ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                     ;
; 49.431 ; 49.615       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                     ;
; 49.432 ; 49.616       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.432 ; 49.616       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.432 ; 49.616       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.432 ; 49.616       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.432 ; 49.616       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ;
; 49.432 ; 49.616       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ;
; 49.432 ; 49.616       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ;
; 49.432 ; 49.616       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ;
; 49.432 ; 49.616       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.160 ; 3.282 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.592 ; 6.615 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; 2.468 ; 2.507 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; 2.468 ; 2.507 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; 2.069 ; 2.172 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; 2.194 ; 2.220 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; 1.728 ; 1.760 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; 3.600 ; 3.571 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 1.622 ; 1.551 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.373  ; 1.280  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.202 ; -1.402 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; -1.154 ; -1.213 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; -1.932 ; -1.968 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; -1.547 ; -1.643 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; -1.154 ; -1.213 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; -1.218 ; -1.250 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; -1.897 ; -2.025 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; -0.211 ; -0.308 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.409 ; 12.689 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 8.336  ; 8.184  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 7.443  ; 7.146  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.352  ; 7.064  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 6.907  ; 6.737  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 8.336  ; 8.184  ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 7.081  ; 6.851  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.094 ; 10.386 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 6.641  ; 6.477  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 7.156  ; 6.870  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.066  ; 6.789  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 6.641  ; 6.477  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 8.061  ; 7.917  ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 6.807  ; 6.584  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 73.671 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                ; Synchronization Node                                                                                                                                ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.671                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.967       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 34.704       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.814                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.176       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 34.638       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 73.911                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ;                        ;              ;                  ; 38.969       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11] ;                        ;              ;                  ; 34.942       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 73.943                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.176       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 34.767       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.018                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 38.057       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 35.961       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 74.049                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ;                        ;              ;                  ; 39.174       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ;                        ;              ;                  ; 34.875       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.245                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 38.404       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 35.841       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.262                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.173       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 35.089       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.314                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 38.851       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 35.463       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.350                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9] ;                        ;              ;                  ; 38.820       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9] ;                        ;              ;                  ; 35.530       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.352                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 38.822       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 35.530       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.499                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 39.035       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 35.464       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 74.523                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;                        ;              ;                  ; 38.820       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ;                        ;              ;                  ; 35.703       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.616                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.966       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 35.650       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 74.638                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;                        ;              ;                  ; 39.002       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ;                        ;              ;                  ; 35.636       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.776                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 39.000       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 35.776       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 74.926                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 38.406       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 36.520       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 75.184                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 39.002       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 36.182       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 75.216                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 38.898       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 36.318       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 75.256                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 38.870       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 36.386       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 75.291                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.005       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.286       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 75.320                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.966       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.354       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 75.619                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.968       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 36.651       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 75.755                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.172       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.583       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; eth_tx_clk          ; 32.101 ; 0.000         ;
; eth_rx_clk          ; 35.368 ; 0.000         ;
; altera_reserved_tck ; 46.531 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; eth_tx_clk          ; 0.180 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
; eth_rx_clk          ; 0.188 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.214 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.496 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; eth_tx_clk          ; 19.326 ; 0.000             ;
; eth_rx_clk          ; 19.337 ; 0.000             ;
; altera_reserved_tck ; 49.455 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'eth_tx_clk'                                                                                                                                 ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 32.101 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.134      ; 8.040      ;
; 32.134 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.134      ; 8.007      ;
; 32.220 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.970      ;
; 32.253 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.937      ;
; 32.281 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.909      ;
; 32.314 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.876      ;
; 32.321 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.081      ; 7.767      ;
; 32.328 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.081      ; 7.760      ;
; 32.386 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.804      ;
; 32.389 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.101      ; 7.719      ;
; 32.411 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.101      ; 7.697      ;
; 32.413 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.081      ; 7.675      ;
; 32.419 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.771      ;
; 32.420 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.081      ; 7.668      ;
; 32.422 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.101      ; 7.686      ;
; 32.440 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.697      ;
; 32.444 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.101      ; 7.664      ;
; 32.447 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.690      ;
; 32.471 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.719      ;
; 32.477 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.081      ; 7.611      ;
; 32.490 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.081      ; 7.598      ;
; 32.501 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.636      ;
; 32.504 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.686      ;
; 32.508 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.629      ;
; 32.511 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.081      ; 7.577      ;
; 32.532 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.605      ;
; 32.539 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.598      ;
; 32.544 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.081      ; 7.544      ;
; 32.558 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.081      ; 7.530      ;
; 32.593 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.544      ;
; 32.596 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.541      ;
; 32.600 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.537      ;
; 32.606 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.531      ;
; 32.609 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.528      ;
; 32.613 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.524      ;
; 32.625 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.565      ;
; 32.627 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.446      ;
; 32.630 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.507      ;
; 32.634 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.439      ;
; 32.640 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][9]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.153      ; 7.520      ;
; 32.648 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.153      ; 7.512      ;
; 32.649 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.424      ;
; 32.656 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.417      ;
; 32.657 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.480      ;
; 32.658 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.532      ;
; 32.663 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.474      ;
; 32.670 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.467      ;
; 32.672 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.101      ; 7.436      ;
; 32.677 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.460      ;
; 32.691 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.446      ;
; 32.691 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.446      ;
; 32.698 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.439      ;
; 32.698 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.101      ; 7.410      ;
; 32.700 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.437      ;
; 32.705 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.101      ; 7.403      ;
; 32.707 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.430      ;
; 32.712 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][11] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.153      ; 7.448      ;
; 32.716 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.153      ; 7.444      ;
; 32.719 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.354      ;
; 32.724 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.413      ;
; 32.726 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.347      ;
; 32.731 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.101      ; 7.377      ;
; 32.738 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17] ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.399      ;
; 32.741 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.332      ;
; 32.748 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.325      ;
; 32.776 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.101      ; 7.332      ;
; 32.783 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][12] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.153      ; 7.377      ;
; 32.783 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.290      ;
; 32.785 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.352      ;
; 32.792 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[14] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.345      ;
; 32.796 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.277      ;
; 32.805 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.268      ;
; 32.809 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.101      ; 7.299      ;
; 32.817 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.256      ;
; 32.818 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.101      ; 7.290      ;
; 32.818 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.255      ;
; 32.821 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.316      ;
; 32.821 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.369      ;
; 32.839 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.234      ;
; 32.842 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.153      ; 7.318      ;
; 32.844 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[18] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.346      ;
; 32.845 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.292      ;
; 32.849 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][9]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.153      ; 7.311      ;
; 32.850 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.223      ;
; 32.851 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.101      ; 7.257      ;
; 32.852 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.285      ;
; 32.862 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.328      ;
; 32.864 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.209      ;
; 32.872 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[10] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.201      ;
; 32.885 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.183      ; 7.305      ;
; 32.886 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.187      ;
; 32.906 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[12] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.231      ;
; 32.910 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.163      ;
; 32.917 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[15] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.156      ;
; 32.921 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][11] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.153      ; 7.239      ;
; 32.925 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10] ; udp:u_udp|ip_send:u_ip_send|check_buffer[17] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.153      ; 7.235      ;
; 32.926 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19] ; udp:u_udp|ip_send:u_ip_send|check_buffer[11] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.211      ;
; 32.928 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16] ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]  ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.134      ; 7.213      ;
; 32.936 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]  ; udp:u_udp|ip_send:u_ip_send|check_buffer[16] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.066      ; 7.137      ;
; 32.939 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20] ; udp:u_udp|ip_send:u_ip_send|check_buffer[13] ; eth_tx_clk   ; eth_tx_clk  ; 40.000       ; 0.130      ; 7.198      ;
+--------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'eth_rx_clk'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 35.368 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.225     ; 4.414      ;
; 35.494 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.273     ; 4.240      ;
; 35.528 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.079      ; 4.558      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.547 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.163     ; 4.297      ;
; 35.619 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.046     ; 4.342      ;
; 35.619 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.046     ; 4.342      ;
; 35.619 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.225     ; 4.163      ;
; 35.676 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.079      ; 4.410      ;
; 35.688 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.024     ; 4.295      ;
; 35.688 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.024     ; 4.295      ;
; 35.688 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.024     ; 4.295      ;
; 35.688 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.024     ; 4.295      ;
; 35.689 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.243     ; 4.075      ;
; 35.690 ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.022     ; 4.295      ;
; 35.710 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.079      ; 4.376      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.752 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.088      ;
; 35.756 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.225     ; 4.026      ;
; 35.781 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.273     ; 3.953      ;
; 35.788 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.077      ; 4.296      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.800 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 4.040      ;
; 35.810 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[40]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.079      ; 4.276      ;
; 35.817 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.057     ; 4.133      ;
; 35.817 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.057     ; 4.133      ;
; 35.833 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.085      ; 4.259      ;
; 35.842 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.079      ; 4.244      ;
; 35.865 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.057     ; 4.085      ;
; 35.865 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.057     ; 4.085      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.867 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.167     ; 3.973      ;
; 35.868 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.100      ; 4.239      ;
; 35.884 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[0]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.178     ; 3.945      ;
; 35.889 ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.273     ; 3.845      ;
; 35.889 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.092      ; 4.210      ;
; 35.899 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.243     ; 3.865      ;
; 35.908 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en          ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; 0.079      ; 4.178      ;
; 35.932 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|rec_en           ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.160     ; 3.915      ;
; 35.932 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.057     ; 4.018      ;
; 35.932 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.057     ; 4.018      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.935 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.996      ;
; 35.946 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15] ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.985      ;
; 35.946 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5] ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]  ; eth_rx_clk   ; eth_rx_clk  ; 40.000       ; -0.076     ; 3.985      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.738      ;
; 46.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.683      ;
; 46.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.645      ;
; 46.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.544      ;
; 46.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.466      ;
; 46.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.417      ;
; 46.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.324      ;
; 46.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.279      ;
; 47.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.178      ;
; 47.094 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.169      ;
; 47.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.167      ;
; 47.112 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.157      ;
; 47.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.106      ;
; 47.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.060      ;
; 47.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 3.046      ;
; 47.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 2.987      ;
; 47.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 2.969      ;
; 47.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 2.933      ;
; 47.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.699      ;
; 47.792 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 2.475      ;
; 48.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.784      ;
; 48.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.625      ;
; 48.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.547      ;
; 48.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.488      ;
; 48.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.453      ;
; 48.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.440      ;
; 48.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.375      ;
; 49.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 0.370      ;
; 96.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.377      ;
; 96.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.375      ;
; 96.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.375      ;
; 96.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.373      ;
; 96.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.373      ;
; 96.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.373      ;
; 96.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.372      ;
; 96.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.371      ;
; 96.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.369      ;
; 96.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.368      ;
; 96.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.367      ;
; 96.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.364      ;
; 96.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.362      ;
; 96.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.362      ;
; 96.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.361      ;
; 96.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.280      ;
; 96.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.280      ;
; 96.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.279      ;
; 96.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.279      ;
; 96.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.279      ;
; 96.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.278      ;
; 96.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.278      ;
; 96.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.276      ;
; 96.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.276      ;
; 96.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.276      ;
; 96.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.276      ;
; 96.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.276      ;
; 96.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.275      ;
; 96.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.275      ;
; 96.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.274      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.274      ;
; 96.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.272      ;
; 96.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.271      ;
; 96.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.270      ;
; 96.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.267      ;
; 96.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.265      ;
; 96.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.265      ;
; 96.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.264      ;
; 96.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.262      ;
; 96.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.257      ;
; 96.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.256      ;
; 96.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.256      ;
; 96.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.254      ;
; 96.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.249      ;
; 96.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.248      ;
; 96.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.091      ;
; 96.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.090      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.088      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.088      ;
; 96.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.087      ;
; 96.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.086      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.036      ;
; 96.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.017      ;
; 96.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.015      ;
; 96.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.014      ;
; 96.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.014      ;
; 96.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.012      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.066      ; 0.330      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.313      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.313      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.313      ;
; 0.207 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.208 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.316      ;
; 0.208 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                                                                                                                                        ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.316      ;
; 0.208 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.316      ;
; 0.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.316      ;
; 0.209 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.316      ;
; 0.209 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.315      ;
; 0.209 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.317      ;
; 0.210 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.316      ;
; 0.210 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.319      ;
; 0.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.317      ;
; 0.211 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.320      ;
; 0.214 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.322      ;
; 0.218 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.327      ;
; 0.218 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                                                                                                                                                                 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.327      ;
; 0.222 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d0                                                                                                                                                                                                                                                                                               ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.331      ;
; 0.230 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.337      ;
; 0.239 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.066      ; 0.389      ;
; 0.252 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.066      ; 0.402      ;
; 0.257 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.066      ; 0.407      ;
; 0.265 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.373      ;
; 0.268 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.376      ;
; 0.268 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.377      ;
; 0.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.375      ;
; 0.269 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.377      ;
; 0.270 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.380      ;
; 0.271 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.379      ;
; 0.273 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~portb_address_reg0                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.126      ; 0.503      ;
; 0.275 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.383      ;
; 0.277 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.416      ;
; 0.277 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.384      ;
; 0.278 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.386      ;
; 0.278 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[25]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.385      ;
; 0.278 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                                                                                                                                                                                                  ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                                                                                                                                                    ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.026      ; 0.388      ;
; 0.279 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11]                                                                                                                                                                                        ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.387      ;
; 0.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.389      ;
; 0.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.389      ;
; 0.281 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.387      ;
; 0.281 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.389      ;
; 0.281 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.389      ;
; 0.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.390      ;
; 0.282 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]                                                                                                                                                                                         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.390      ;
; 0.284 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.390      ;
; 0.284 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.392      ;
; 0.285 ; udp:u_udp|ip_send:u_ip_send|tx_done_t                                                                                                                                                                                                                                                                                                      ; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.180      ; 0.549      ;
; 0.286 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.066      ; 0.436      ;
; 0.286 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.395      ;
; 0.286 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                                                           ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.066      ; 0.436      ;
; 0.286 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                    ; udp:u_udp|ip_send:u_ip_send|start_en_d1                                                                                                                                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.394      ;
; 0.290 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.399      ;
; 0.295 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                                                                                                                                                              ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.187      ; 0.566      ;
; 0.298 ; udp:u_udp|ip_send:u_ip_send|cur_state.st_ip_head                                                                                                                                                                                                                                                                                           ; udp:u_udp|ip_send:u_ip_send|cur_state.st_tx_data                                                                                                                                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.404      ;
; 0.298 ; udp:u_udp|ip_send:u_ip_send|cur_state.st_preamble                                                                                                                                                                                                                                                                                          ; udp:u_udp|ip_send:u_ip_send|cur_state.st_eth_head                                                                                                                                                                                                                                                                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.404      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.481      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.482      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'eth_rx_clk'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[10]                                                  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.131      ; 0.403      ;
; 0.198 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[5]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.043      ; 0.325      ;
; 0.201 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                               ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv                                                                                                           ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[4]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.043      ; 0.329      ;
; 0.207 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.315      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[5]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[20]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.317      ;
; 0.211 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.319      ;
; 0.212 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.320      ;
; 0.212 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.320      ;
; 0.213 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.320      ;
; 0.214 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.322      ;
; 0.214 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.322      ;
; 0.214 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[19]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.321      ;
; 0.214 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.321      ;
; 0.215 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.322      ;
; 0.216 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[7]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.190      ; 0.510      ;
; 0.223 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.331      ;
; 0.239 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.059      ; 0.382      ;
; 0.240 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.012      ; 0.336      ;
; 0.246 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[3]                                                   ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~porta_address_reg0   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.162      ; 0.512      ;
; 0.249 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.059      ; 0.392      ;
; 0.249 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.059      ; 0.392      ;
; 0.250 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.059      ; 0.393      ;
; 0.263 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[10]                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.029     ; 0.318      ;
; 0.264 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.041      ; 0.389      ;
; 0.273 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.043      ; 0.400      ;
; 0.274 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.043      ; 0.401      ;
; 0.277 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[7]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.385      ;
; 0.278 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[6]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.029     ; 0.333      ;
; 0.278 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[8]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.029     ; 0.333      ;
; 0.278 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.029     ; 0.333      ;
; 0.279 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[16]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                              ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.387      ;
; 0.280 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.387      ;
; 0.280 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                         ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.387      ;
; 0.281 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.389      ;
; 0.283 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[1]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.043      ; 0.410      ;
; 0.283 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.391      ;
; 0.283 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.391      ;
; 0.283 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.390      ;
; 0.284 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[2]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.043      ; 0.411      ;
; 0.284 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.392      ;
; 0.284 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.392      ;
; 0.284 ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                             ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                             ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.392      ;
; 0.284 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.392      ;
; 0.284 ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                        ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.392      ;
; 0.289 ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                        ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.396      ;
; 0.290 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[0]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.398      ;
; 0.292 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.399      ;
; 0.292 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.399      ;
; 0.294 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[3]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.043      ; 0.421      ;
; 0.295 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[2]                                                                                                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a2~porta_datain_reg0     ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.086      ; 0.485      ;
; 0.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.008      ; 0.387      ;
; 0.295 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[11]                                                                                                 ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11]                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.008      ; 0.387      ;
; 0.297 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6]                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.008      ; 0.389      ;
; 0.299 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.059      ; 0.442      ;
; 0.301 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; -0.058     ; 0.327      ;
; 0.303 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[15]                                                                                                 ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15]                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.008      ; 0.395      ;
; 0.306 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[12]                                                                                                 ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12]                                                                                                  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.008      ; 0.398      ;
; 0.309 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.043      ; 0.436      ;
; 0.310 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.418      ;
; 0.311 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[9]                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.169      ; 0.564      ;
; 0.311 ; udp:u_udp|ip_receive:u_ip_receive|rec_data[16]                                                                                                      ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_datain_reg0    ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.066      ; 0.481      ;
; 0.312 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.059      ; 0.455      ;
; 0.312 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]                                                                                                   ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.008      ; 0.404      ;
; 0.314 ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]  ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.059      ; 0.457      ;
; 0.318 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                       ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                      ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                      ; eth_rx_clk   ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.427      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.048      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.906      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.906      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.906      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.906      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.906      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.906      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.909      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.909      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.909      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.909      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.909      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.909      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.909      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.909      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.909      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.909      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.911      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.910      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.898      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.905      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.905      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.905      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.905      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.905      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.905      ;
; 98.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.910      ;
; 98.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.216      ;
; 98.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.216      ;
; 98.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.216      ;
; 98.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.216      ;
; 98.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.216      ;
; 98.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.216      ;
; 98.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.190      ;
; 98.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.190      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.617      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.779      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.779      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.779      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.779      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.779      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.779      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.779      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.779      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.779      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.779      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.779      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.779      ;
; 0.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.814      ;
; 0.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.978      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.049      ;
; 0.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.060      ;
; 0.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.060      ;
; 0.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.060      ;
; 0.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.060      ;
; 0.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.060      ;
; 0.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.060      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.733      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.733      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.733      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.733      ;
; 1.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.734      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.732      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.732      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.732      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.732      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.732      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.732      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.732      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.732      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.732      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.732      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
; 1.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.733      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+-----------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.326 ; 19.556       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[16]                                                                                                    ;
; 19.326 ; 19.556       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[20]                                                                                                    ;
; 19.326 ; 19.556       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[24]                                                                                                    ;
; 19.326 ; 19.556       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[28]                                                                                                    ;
; 19.326 ; 19.556       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~portb_address_reg0                                                                          ;
; 19.330 ; 19.560       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[18]                                                                                                    ;
; 19.330 ; 19.560       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[22]                                                                                                    ;
; 19.330 ; 19.560       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[26]                                                                                                    ;
; 19.330 ; 19.560       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[30]                                                                                                    ;
; 19.330 ; 19.560       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a18~portb_address_reg0                                                                          ;
; 19.337 ; 19.521       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d0                                                                                                                                                                               ;
; 19.337 ; 19.521       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1                                                                                                                                                                               ;
; 19.338 ; 19.568       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.338 ; 19.568       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.340 ; 19.570       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 19.341 ; 19.571       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[11]                                                                                                    ;
; 19.341 ; 19.571       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[15]                                                                                                    ;
; 19.341 ; 19.571       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[3]                                                                                                     ;
; 19.341 ; 19.571       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[7]                                                                                                     ;
; 19.341 ; 19.571       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a3~portb_address_reg0                                                                           ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                        ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11]                                                                        ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]                                                                         ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                        ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                                                                        ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                         ;
; 19.344 ; 19.574       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[10]                                                                                                    ;
; 19.344 ; 19.574       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[14]                                                                                                    ;
; 19.344 ; 19.574       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[2]                                                                                                     ;
; 19.344 ; 19.574       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[6]                                                                                                     ;
; 19.344 ; 19.574       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a2~portb_address_reg0                                                                           ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]                                                                         ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]                                                                         ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]                                                                         ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                                                                         ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]                                                                         ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                         ;
; 19.346 ; 19.576       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[13]                                                                                                    ;
; 19.346 ; 19.576       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[1]                                                                                                     ;
; 19.346 ; 19.576       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[5]                                                                                                     ;
; 19.346 ; 19.576       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[9]                                                                                                     ;
; 19.346 ; 19.576       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~portb_address_reg0                                                                           ;
; 19.348 ; 19.578       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[0]                                                                                                     ;
; 19.348 ; 19.578       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[12]                                                                                                    ;
; 19.348 ; 19.578       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[17]                                                                                                    ;
; 19.348 ; 19.578       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[21]                                                                                                    ;
; 19.348 ; 19.578       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[25]                                                                                                    ;
; 19.348 ; 19.578       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[29]                                                                                                    ;
; 19.348 ; 19.578       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[4]                                                                                                     ;
; 19.348 ; 19.578       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[8]                                                                                                     ;
; 19.348 ; 19.578       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a0~portb_address_reg0                                                                           ;
; 19.348 ; 19.578       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~portb_address_reg0                                                                          ;
; 19.349 ; 19.579       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[19]                                                                                                    ;
; 19.349 ; 19.579       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[23]                                                                                                    ;
; 19.349 ; 19.579       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[27]                                                                                                    ;
; 19.349 ; 19.579       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|q_b[31]                                                                                                    ;
; 19.349 ; 19.579       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~portb_address_reg0                                                                          ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|skip_en                                                                                                                                                                                        ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_req                                                                                                                                                                                         ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                                             ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                                             ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                                              ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                                              ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                                              ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                                              ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]                                                                         ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                                              ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                                                 ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                                         ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                                                                         ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                                                                                          ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                                                                                          ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                                                                                          ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[0]                                                                                                                                                                                ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                                                                                               ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                                                                                               ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[1]                                                                                                                                                                                ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[2]                                                                                                                                                                                ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[3]                                                                                                                                                                                ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[4]                                                                                                                                                                                ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[5]                                                                                                                                                                                ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[6]                                                                                                                                                                                ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]                                                                                                                                                                                ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                                                                         ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                                                                         ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                                                                         ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                                                                         ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                                                                         ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                                         ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                                                                                         ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                                                                                         ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                                                                                          ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                                                                                          ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                    ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                    ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                    ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                    ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                    ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                  ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+-----------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.337 ; 19.567       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~porta_address_reg0 ;
; 19.337 ; 19.567       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~porta_we_reg       ;
; 19.338 ; 19.522       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]                                                                                                ;
; 19.338 ; 19.522       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]                                                                                                ;
; 19.338 ; 19.522       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]                                                                                                ;
; 19.339 ; 19.569       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a19~porta_datain_reg0  ;
; 19.342 ; 19.572       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 19.342 ; 19.572       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 19.342 ; 19.526       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[4]                                                                                                     ;
; 19.342 ; 19.526       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[6]                                                                                                     ;
; 19.342 ; 19.526       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[7]                                                                                                     ;
; 19.343 ; 19.573       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~porta_address_reg0 ;
; 19.343 ; 19.573       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~porta_we_reg       ;
; 19.343 ; 19.573       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~porta_address_reg0  ;
; 19.343 ; 19.573       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~porta_we_reg        ;
; 19.343 ; 19.527       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[19]                                                                                                    ;
; 19.343 ; 19.527       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[21]                                                                                                    ;
; 19.343 ; 19.527       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[23]                                                                                                    ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ;
; 19.344 ; 19.574       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_address_reg0 ;
; 19.344 ; 19.574       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_we_reg       ;
; 19.344 ; 19.574       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 19.344 ; 19.528       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                        ;
; 19.345 ; 19.575       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a17~porta_datain_reg0  ;
; 19.345 ; 19.575       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a1~porta_datain_reg0   ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]                                                                                                ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[10]                                                                                                    ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                    ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                    ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[13]                                                                                                    ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[14]                                                                                                    ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                    ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[8]                                                                                                     ;
; 19.345 ; 19.529       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[9]                                                                                                     ;
; 19.346 ; 19.576       ; 0.230          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ram_block11a16~porta_datain_reg0  ;
; 19.349 ; 19.533       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                      ;
; 19.349 ; 19.533       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                     ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                               ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                            ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                           ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[10]                                                                                                ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[11]                                                                                                ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[12]                                                                                                ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[13]                                                                                                ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[14]                                                                                                ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[15]                                                                                                ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[1]                                                                                                 ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[3]                                                                                                 ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[4]                                                                                                 ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[5]                                                                                                 ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[6]                                                                                                 ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[8]                                                                                                 ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[9]                                                                                                 ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[0]                                                                                                     ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[1]                                                                                                     ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[2]                                                                                                     ;
; 19.352 ; 19.536       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[3]                                                                                                     ;
; 19.353 ; 19.537       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[16]                                                                                                    ;
; 19.353 ; 19.537       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[17]                                                                                                    ;
; 19.353 ; 19.537       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[18]                                                                                                    ;
; 19.353 ; 19.537       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[20]                                                                                                    ;
; 19.353 ; 19.537       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[22]                                                                                                    ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]                                                                                                          ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]                                                                                                          ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]                                                                                                          ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]                                                                                                          ;
; 19.355 ; 19.539       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]                                                                                                          ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                             ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[2]                                                                                                 ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_byte_num[7]                                                                                                 ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done                                                                                                    ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|skip_en                                                                                                         ;
; 19.359 ; 19.543       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[0]                                                                                                 ;
; 19.359 ; 19.543       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[1]                                                                                                 ;
; 19.359 ; 19.543       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[2]                                                                                                 ;
; 19.359 ; 19.543       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[6]                                                                                                 ;
; 19.360 ; 19.544       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[24]                                                                                                    ;
; 19.360 ; 19.544       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[25]                                                                                                    ;
; 19.360 ; 19.544       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[26]                                                                                                    ;
; 19.360 ; 19.544       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[27]                                                                                                    ;
; 19.360 ; 19.544       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[28]                                                                                                    ;
; 19.360 ; 19.544       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[29]                                                                                                    ;
; 19.360 ; 19.544       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[30]                                                                                                    ;
; 19.360 ; 19.544       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|rec_data[31]                                                                                                    ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[9]                                                 ;
; 19.363 ; 19.547       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ;
; 19.363 ; 19.547       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ;
; 19.363 ; 19.547       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[10]                                                ;
; 19.363 ; 19.547       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[11]                                                ;
; 19.363 ; 19.547       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[6]                                                 ;
; 19.363 ; 19.547       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[7]                                                 ;
; 19.363 ; 19.547       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|wrptr_g[8]                                                 ;
; 19.364 ; 19.548       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[3]                                                                                                 ;
; 19.364 ; 19.548       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[4]                                                                                                 ;
; 19.364 ; 19.548       ; 0.184          ; Low Pulse Width ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[5]                                                                                                 ;
+--------+--------------+----------------+-----------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.472 ; 49.688       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[0] ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[1] ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[2] ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                            ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                            ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                            ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.107 ; 1.511 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.534 ; 2.876 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; 1.350 ; 2.019 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; 1.350 ; 2.019 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; 1.190 ; 1.831 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; 1.222 ; 1.862 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; 1.032 ; 1.613 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; 1.881 ; 2.569 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 0.766 ; 1.188 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.962  ; 0.652  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.230 ; -0.493 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; -0.779 ; -1.367 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; -1.099 ; -1.758 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; -0.944 ; -1.576 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; -0.779 ; -1.399 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; -0.795 ; -1.367 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; -1.163 ; -1.745 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; -0.181 ; -0.527 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.317 ; 6.815 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 4.325 ; 4.469 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 3.542 ; 3.667 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 3.516 ; 3.613 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 3.342 ; 3.415 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 4.325 ; 4.469 ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 3.410 ; 3.493 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.140 ; 5.637 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 3.229 ; 3.299 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 3.423 ; 3.544 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 3.396 ; 3.489 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 3.229 ; 3.299 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 4.211 ; 4.351 ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 3.296 ; 3.375 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 77.020 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                ; Synchronization Node                                                                                                                                ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10] ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]         ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]          ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]  ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.020                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.542       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 37.478       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.075                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.609       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 37.466       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.609       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.532       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 77.165                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ;                        ;              ;                  ; 39.545       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11] ;                        ;              ;                  ; 37.620       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.178                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 39.107       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 38.071       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 77.213                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ;                        ;              ;                  ; 39.608       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ;                        ;              ;                  ; 37.605       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.272                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 39.210       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 38.062       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.295                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.608       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 37.687       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.344                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 39.450       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 37.894       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.366                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 39.461       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 37.905       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.368                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9] ;                        ;              ;                  ; 39.459       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9] ;                        ;              ;                  ; 37.909       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.434                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 39.541       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 37.893       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 77.445                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;                        ;              ;                  ; 39.459       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ;                        ;              ;                  ; 37.986       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.461                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.543       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.918       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 77.501                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;                        ;              ;                  ; 39.528       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ;                        ;              ;                  ; 37.973       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.575                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 39.526       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 38.049       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.606                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 39.209       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 38.397       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.756                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 39.529       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 38.227       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.770                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.538       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.232       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.780                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 39.467       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 38.313       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.788                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.542       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.246       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.802                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 39.475       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 38.327       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.930                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.545       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.385       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 77.975                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  eth_rx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  eth_tx_clk                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.606       ;
;  async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.369       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 22.222 ; 0.180 ; 47.848   ; 0.496   ; 19.326              ;
;  altera_reserved_tck ; 41.842 ; 0.186 ; 47.848   ; 0.496   ; 49.293              ;
;  eth_rx_clk          ; 29.331 ; 0.188 ; N/A      ; N/A     ; 19.337              ;
;  eth_tx_clk          ; 22.222 ; 0.180 ; N/A      ; N/A     ; 19.326              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  eth_rx_clk          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  eth_tx_clk          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.181 ; 3.322 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.684 ; 6.697 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; 2.837 ; 3.065 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; 2.837 ; 3.065 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; 2.417 ; 2.690 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; 2.539 ; 2.757 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; 2.061 ; 2.239 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; 4.010 ; 4.174 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; 1.741 ; 1.730 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.629  ; 1.574  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.230 ; -0.493 ; Rise       ; altera_reserved_tck ;
; eth_rx_data[*]      ; eth_rx_clk          ; -0.779 ; -1.213 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[0]     ; eth_rx_clk          ; -1.099 ; -1.758 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[1]     ; eth_rx_clk          ; -0.944 ; -1.576 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[2]     ; eth_rx_clk          ; -0.779 ; -1.213 ; Rise       ; eth_rx_clk          ;
;  eth_rx_data[3]     ; eth_rx_clk          ; -0.795 ; -1.250 ; Rise       ; eth_rx_clk          ;
; eth_rxdv            ; eth_rx_clk          ; -1.163 ; -1.745 ; Rise       ; eth_rx_clk          ;
; sys_rst_n           ; eth_tx_clk          ; -0.181 ; -0.308 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.201 ; 13.747 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 9.067  ; 9.053  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 7.990  ; 7.841  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 7.919  ; 7.742  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 7.467  ; 7.364  ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 9.067  ; 9.053  ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 7.630  ; 7.490  ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.140 ; 5.637 ; Fall       ; altera_reserved_tck ;
; eth_tx_data[*]      ; eth_tx_clk          ; 3.229 ; 3.299 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[0]     ; eth_tx_clk          ; 3.423 ; 3.544 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[1]     ; eth_tx_clk          ; 3.396 ; 3.489 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[2]     ; eth_tx_clk          ; 3.229 ; 3.299 ; Rise       ; eth_tx_clk          ;
;  eth_tx_data[3]     ; eth_tx_clk          ; 4.211 ; 4.351 ; Rise       ; eth_tx_clk          ;
; eth_tx_en           ; eth_tx_clk          ; 3.296 ; 3.375 ; Rise       ; eth_tx_clk          ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; eth_tx_en           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_rst_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; eth_tx_clk              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_clk              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rxdv                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_tx_en           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; eth_tx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; eth_tx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; eth_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_tx_en           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; eth_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_tx_en           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; eth_tx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; eth_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 4871       ; 0        ; 84       ; 0        ;
; eth_tx_clk          ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; eth_rx_clk          ; eth_rx_clk          ; 9581       ; 0        ; 0        ; 0        ;
; eth_tx_clk          ; eth_rx_clk          ; 12         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; eth_tx_clk          ; false path ; 0        ; 0        ; 0        ;
; eth_rx_clk          ; eth_tx_clk          ; 229        ; 0        ; 0        ; 0        ;
; eth_tx_clk          ; eth_tx_clk          ; 3505544    ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 4871       ; 0        ; 84       ; 0        ;
; eth_tx_clk          ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; eth_rx_clk          ; eth_rx_clk          ; 9581       ; 0        ; 0        ; 0        ;
; eth_tx_clk          ; eth_rx_clk          ; 12         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; eth_tx_clk          ; false path ; 0        ; 0        ; 0        ;
; eth_rx_clk          ; eth_tx_clk          ; 229        ; 0        ; 0        ; 0        ;
; eth_tx_clk          ; eth_tx_clk          ; 3505544    ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 128        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; eth_tx_clk          ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 128        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; eth_tx_clk          ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 629   ; 629  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Jan 10 20:24:19 2019
Info: Command: quartus_sta eth_pc_loop -c eth_pc_loop
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_sbk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'eth_pc_loop.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 22.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.222               0.000 eth_tx_clk 
    Info (332119):    29.331               0.000 eth_rx_clk 
    Info (332119):    41.842               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.439               0.000 eth_tx_clk 
    Info (332119):     0.452               0.000 altera_reserved_tck 
    Info (332119):     0.485               0.000 eth_rx_clk 
Info (332146): Worst-case recovery slack is 47.848
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.848               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.135               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 19.520
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.520               0.000 eth_tx_clk 
    Info (332119):    19.622               0.000 eth_rx_clk 
    Info (332119):    49.449               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 73.245 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 23.501
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    23.501               0.000 eth_tx_clk 
    Info (332119):    30.169               0.000 eth_rx_clk 
    Info (332119):    42.358               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.393               0.000 eth_tx_clk 
    Info (332119):     0.400               0.000 altera_reserved_tck 
    Info (332119):     0.430               0.000 eth_rx_clk 
Info (332146): Worst-case recovery slack is 48.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.144               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.034               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 19.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.384               0.000 eth_tx_clk 
    Info (332119):    19.490               0.000 eth_rx_clk 
    Info (332119):    49.293               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 73.671 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 32.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    32.101               0.000 eth_tx_clk 
    Info (332119):    35.368               0.000 eth_rx_clk 
    Info (332119):    46.531               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 eth_tx_clk 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.188               0.000 eth_rx_clk 
Info (332146): Worst-case recovery slack is 49.214
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.214               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.496               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 19.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.326               0.000 eth_tx_clk 
    Info (332119):    19.337               0.000 eth_rx_clk 
    Info (332119):    49.455               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 77.020 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 536 megabytes
    Info: Processing ended: Thu Jan 10 20:24:23 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


