Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 14 02:28:17 2024
| Host         : LAPTOP-ERO4GF0R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             176 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------+------------------------------+------------------+----------------+
|    Clock Signal    |     Enable Signal    |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------+----------------------+------------------------------+------------------+----------------+
|  btnCDebouncer/out |                      |                              |                1 |              2 |
|  clk_IBUF_BUFG     |                      | pmodDisplay/index[0]_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG     | betDisplay/p_0_in[0] | betDisplay/index13_out       |                1 |              2 |
|  clk_IBUF_BUFG     | btnCDebouncer/p_0_in |                              |                1 |              2 |
|  clk_IBUF_BUFG     |                      | gameState[0]                 |                3 |             14 |
|  clk_IBUF_BUFG     |                      |                              |               23 |            174 |
+--------------------+----------------------+------------------------------+------------------+----------------+


