
GINKI_AGV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030b0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08003170  08003170  00004170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800320c  0800320c  00005018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800320c  0800320c  00005018  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800320c  0800320c  00005018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800320c  0800320c  0000420c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003210  08003210  00004210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08003214  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000197c  20000018  0800322c  00005018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001994  0800322c  00005994  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005018  2**0
                  CONTENTS, READONLY
 12 .debug_info   000013f5  00000000  00000000  00005040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000314  00000000  00000000  00006435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000130  00000000  00000000  00006750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000eb  00000000  00000000  00006880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000add5  00000000  00000000  0000696b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000014a2  00000000  00000000  00011740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0003ac54  00000000  00000000  00012be2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0004d836  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000060c  00000000  00000000  0004d87c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0004de88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000018 	.word	0x20000018
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003158 	.word	0x08003158

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000001c 	.word	0x2000001c
 8000104:	08003158 	.word	0x08003158

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_cfrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0008      	movs	r0, r1
 80003f8:	4661      	mov	r1, ip
 80003fa:	e7ff      	b.n	80003fc <__aeabi_cfcmpeq>

080003fc <__aeabi_cfcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f000 fbc3 	bl	8000b88 <__lesf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cfcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_fcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f000 fb4b 	bl	8000aa8 <__eqsf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_fcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f000 fbb5 	bl	8000b88 <__lesf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_fcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_fcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 fbab 	bl	8000b88 <__lesf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_fcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_fcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 fb59 	bl	8000af8 <__gesf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_fcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__aeabi_fcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 fb4f 	bl	8000af8 <__gesf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_fcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_f2uiz>:
 8000468:	219e      	movs	r1, #158	@ 0x9e
 800046a:	b510      	push	{r4, lr}
 800046c:	05c9      	lsls	r1, r1, #23
 800046e:	1c04      	adds	r4, r0, #0
 8000470:	f7ff fff0 	bl	8000454 <__aeabi_fcmpge>
 8000474:	2800      	cmp	r0, #0
 8000476:	d103      	bne.n	8000480 <__aeabi_f2uiz+0x18>
 8000478:	1c20      	adds	r0, r4, #0
 800047a:	f000 ff8b 	bl	8001394 <__aeabi_f2iz>
 800047e:	bd10      	pop	{r4, pc}
 8000480:	219e      	movs	r1, #158	@ 0x9e
 8000482:	1c20      	adds	r0, r4, #0
 8000484:	05c9      	lsls	r1, r1, #23
 8000486:	f000 fd21 	bl	8000ecc <__aeabi_fsub>
 800048a:	f000 ff83 	bl	8001394 <__aeabi_f2iz>
 800048e:	2380      	movs	r3, #128	@ 0x80
 8000490:	061b      	lsls	r3, r3, #24
 8000492:	469c      	mov	ip, r3
 8000494:	4460      	add	r0, ip
 8000496:	e7f2      	b.n	800047e <__aeabi_f2uiz+0x16>

08000498 <__aeabi_fadd>:
 8000498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800049a:	024b      	lsls	r3, r1, #9
 800049c:	0a5a      	lsrs	r2, r3, #9
 800049e:	4694      	mov	ip, r2
 80004a0:	004a      	lsls	r2, r1, #1
 80004a2:	0fc9      	lsrs	r1, r1, #31
 80004a4:	46ce      	mov	lr, r9
 80004a6:	4647      	mov	r7, r8
 80004a8:	4689      	mov	r9, r1
 80004aa:	0045      	lsls	r5, r0, #1
 80004ac:	0246      	lsls	r6, r0, #9
 80004ae:	0e2d      	lsrs	r5, r5, #24
 80004b0:	0e12      	lsrs	r2, r2, #24
 80004b2:	b580      	push	{r7, lr}
 80004b4:	0999      	lsrs	r1, r3, #6
 80004b6:	0a77      	lsrs	r7, r6, #9
 80004b8:	0fc4      	lsrs	r4, r0, #31
 80004ba:	09b6      	lsrs	r6, r6, #6
 80004bc:	1aab      	subs	r3, r5, r2
 80004be:	454c      	cmp	r4, r9
 80004c0:	d020      	beq.n	8000504 <__aeabi_fadd+0x6c>
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	dd0c      	ble.n	80004e0 <__aeabi_fadd+0x48>
 80004c6:	2a00      	cmp	r2, #0
 80004c8:	d134      	bne.n	8000534 <__aeabi_fadd+0x9c>
 80004ca:	2900      	cmp	r1, #0
 80004cc:	d02a      	beq.n	8000524 <__aeabi_fadd+0x8c>
 80004ce:	1e5a      	subs	r2, r3, #1
 80004d0:	2b01      	cmp	r3, #1
 80004d2:	d100      	bne.n	80004d6 <__aeabi_fadd+0x3e>
 80004d4:	e08f      	b.n	80005f6 <__aeabi_fadd+0x15e>
 80004d6:	2bff      	cmp	r3, #255	@ 0xff
 80004d8:	d100      	bne.n	80004dc <__aeabi_fadd+0x44>
 80004da:	e0cd      	b.n	8000678 <__aeabi_fadd+0x1e0>
 80004dc:	0013      	movs	r3, r2
 80004de:	e02f      	b.n	8000540 <__aeabi_fadd+0xa8>
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d060      	beq.n	80005a6 <__aeabi_fadd+0x10e>
 80004e4:	1b53      	subs	r3, r2, r5
 80004e6:	2d00      	cmp	r5, #0
 80004e8:	d000      	beq.n	80004ec <__aeabi_fadd+0x54>
 80004ea:	e0ee      	b.n	80006ca <__aeabi_fadd+0x232>
 80004ec:	2e00      	cmp	r6, #0
 80004ee:	d100      	bne.n	80004f2 <__aeabi_fadd+0x5a>
 80004f0:	e13e      	b.n	8000770 <__aeabi_fadd+0x2d8>
 80004f2:	1e5c      	subs	r4, r3, #1
 80004f4:	2b01      	cmp	r3, #1
 80004f6:	d100      	bne.n	80004fa <__aeabi_fadd+0x62>
 80004f8:	e16b      	b.n	80007d2 <__aeabi_fadd+0x33a>
 80004fa:	2bff      	cmp	r3, #255	@ 0xff
 80004fc:	d100      	bne.n	8000500 <__aeabi_fadd+0x68>
 80004fe:	e0b9      	b.n	8000674 <__aeabi_fadd+0x1dc>
 8000500:	0023      	movs	r3, r4
 8000502:	e0e7      	b.n	80006d4 <__aeabi_fadd+0x23c>
 8000504:	2b00      	cmp	r3, #0
 8000506:	dc00      	bgt.n	800050a <__aeabi_fadd+0x72>
 8000508:	e0a4      	b.n	8000654 <__aeabi_fadd+0x1bc>
 800050a:	2a00      	cmp	r2, #0
 800050c:	d069      	beq.n	80005e2 <__aeabi_fadd+0x14a>
 800050e:	2dff      	cmp	r5, #255	@ 0xff
 8000510:	d100      	bne.n	8000514 <__aeabi_fadd+0x7c>
 8000512:	e0b1      	b.n	8000678 <__aeabi_fadd+0x1e0>
 8000514:	2280      	movs	r2, #128	@ 0x80
 8000516:	04d2      	lsls	r2, r2, #19
 8000518:	4311      	orrs	r1, r2
 800051a:	2b1b      	cmp	r3, #27
 800051c:	dc00      	bgt.n	8000520 <__aeabi_fadd+0x88>
 800051e:	e0e9      	b.n	80006f4 <__aeabi_fadd+0x25c>
 8000520:	002b      	movs	r3, r5
 8000522:	3605      	adds	r6, #5
 8000524:	08f7      	lsrs	r7, r6, #3
 8000526:	2bff      	cmp	r3, #255	@ 0xff
 8000528:	d100      	bne.n	800052c <__aeabi_fadd+0x94>
 800052a:	e0a5      	b.n	8000678 <__aeabi_fadd+0x1e0>
 800052c:	027a      	lsls	r2, r7, #9
 800052e:	0a52      	lsrs	r2, r2, #9
 8000530:	b2d8      	uxtb	r0, r3
 8000532:	e030      	b.n	8000596 <__aeabi_fadd+0xfe>
 8000534:	2dff      	cmp	r5, #255	@ 0xff
 8000536:	d100      	bne.n	800053a <__aeabi_fadd+0xa2>
 8000538:	e09e      	b.n	8000678 <__aeabi_fadd+0x1e0>
 800053a:	2280      	movs	r2, #128	@ 0x80
 800053c:	04d2      	lsls	r2, r2, #19
 800053e:	4311      	orrs	r1, r2
 8000540:	2001      	movs	r0, #1
 8000542:	2b1b      	cmp	r3, #27
 8000544:	dc08      	bgt.n	8000558 <__aeabi_fadd+0xc0>
 8000546:	0008      	movs	r0, r1
 8000548:	2220      	movs	r2, #32
 800054a:	40d8      	lsrs	r0, r3
 800054c:	1ad3      	subs	r3, r2, r3
 800054e:	4099      	lsls	r1, r3
 8000550:	000b      	movs	r3, r1
 8000552:	1e5a      	subs	r2, r3, #1
 8000554:	4193      	sbcs	r3, r2
 8000556:	4318      	orrs	r0, r3
 8000558:	1a36      	subs	r6, r6, r0
 800055a:	0173      	lsls	r3, r6, #5
 800055c:	d400      	bmi.n	8000560 <__aeabi_fadd+0xc8>
 800055e:	e071      	b.n	8000644 <__aeabi_fadd+0x1ac>
 8000560:	01b6      	lsls	r6, r6, #6
 8000562:	09b7      	lsrs	r7, r6, #6
 8000564:	0038      	movs	r0, r7
 8000566:	f000 ffcb 	bl	8001500 <__clzsi2>
 800056a:	003b      	movs	r3, r7
 800056c:	3805      	subs	r0, #5
 800056e:	4083      	lsls	r3, r0
 8000570:	4285      	cmp	r5, r0
 8000572:	dd4d      	ble.n	8000610 <__aeabi_fadd+0x178>
 8000574:	4eb4      	ldr	r6, [pc, #720]	@ (8000848 <__aeabi_fadd+0x3b0>)
 8000576:	1a2d      	subs	r5, r5, r0
 8000578:	401e      	ands	r6, r3
 800057a:	075a      	lsls	r2, r3, #29
 800057c:	d068      	beq.n	8000650 <__aeabi_fadd+0x1b8>
 800057e:	220f      	movs	r2, #15
 8000580:	4013      	ands	r3, r2
 8000582:	2b04      	cmp	r3, #4
 8000584:	d064      	beq.n	8000650 <__aeabi_fadd+0x1b8>
 8000586:	3604      	adds	r6, #4
 8000588:	0173      	lsls	r3, r6, #5
 800058a:	d561      	bpl.n	8000650 <__aeabi_fadd+0x1b8>
 800058c:	1c68      	adds	r0, r5, #1
 800058e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000590:	d154      	bne.n	800063c <__aeabi_fadd+0x1a4>
 8000592:	20ff      	movs	r0, #255	@ 0xff
 8000594:	2200      	movs	r2, #0
 8000596:	05c0      	lsls	r0, r0, #23
 8000598:	4310      	orrs	r0, r2
 800059a:	07e4      	lsls	r4, r4, #31
 800059c:	4320      	orrs	r0, r4
 800059e:	bcc0      	pop	{r6, r7}
 80005a0:	46b9      	mov	r9, r7
 80005a2:	46b0      	mov	r8, r6
 80005a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005a6:	22fe      	movs	r2, #254	@ 0xfe
 80005a8:	4690      	mov	r8, r2
 80005aa:	1c68      	adds	r0, r5, #1
 80005ac:	0002      	movs	r2, r0
 80005ae:	4640      	mov	r0, r8
 80005b0:	4210      	tst	r0, r2
 80005b2:	d16b      	bne.n	800068c <__aeabi_fadd+0x1f4>
 80005b4:	2d00      	cmp	r5, #0
 80005b6:	d000      	beq.n	80005ba <__aeabi_fadd+0x122>
 80005b8:	e0dd      	b.n	8000776 <__aeabi_fadd+0x2de>
 80005ba:	2e00      	cmp	r6, #0
 80005bc:	d100      	bne.n	80005c0 <__aeabi_fadd+0x128>
 80005be:	e102      	b.n	80007c6 <__aeabi_fadd+0x32e>
 80005c0:	2900      	cmp	r1, #0
 80005c2:	d0b3      	beq.n	800052c <__aeabi_fadd+0x94>
 80005c4:	2280      	movs	r2, #128	@ 0x80
 80005c6:	1a77      	subs	r7, r6, r1
 80005c8:	04d2      	lsls	r2, r2, #19
 80005ca:	4217      	tst	r7, r2
 80005cc:	d100      	bne.n	80005d0 <__aeabi_fadd+0x138>
 80005ce:	e136      	b.n	800083e <__aeabi_fadd+0x3a6>
 80005d0:	464c      	mov	r4, r9
 80005d2:	1b8e      	subs	r6, r1, r6
 80005d4:	d061      	beq.n	800069a <__aeabi_fadd+0x202>
 80005d6:	2001      	movs	r0, #1
 80005d8:	4216      	tst	r6, r2
 80005da:	d130      	bne.n	800063e <__aeabi_fadd+0x1a6>
 80005dc:	2300      	movs	r3, #0
 80005de:	08f7      	lsrs	r7, r6, #3
 80005e0:	e7a4      	b.n	800052c <__aeabi_fadd+0x94>
 80005e2:	2900      	cmp	r1, #0
 80005e4:	d09e      	beq.n	8000524 <__aeabi_fadd+0x8c>
 80005e6:	1e5a      	subs	r2, r3, #1
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	d100      	bne.n	80005ee <__aeabi_fadd+0x156>
 80005ec:	e0ca      	b.n	8000784 <__aeabi_fadd+0x2ec>
 80005ee:	2bff      	cmp	r3, #255	@ 0xff
 80005f0:	d042      	beq.n	8000678 <__aeabi_fadd+0x1e0>
 80005f2:	0013      	movs	r3, r2
 80005f4:	e791      	b.n	800051a <__aeabi_fadd+0x82>
 80005f6:	1a71      	subs	r1, r6, r1
 80005f8:	014b      	lsls	r3, r1, #5
 80005fa:	d400      	bmi.n	80005fe <__aeabi_fadd+0x166>
 80005fc:	e0d1      	b.n	80007a2 <__aeabi_fadd+0x30a>
 80005fe:	018f      	lsls	r7, r1, #6
 8000600:	09bf      	lsrs	r7, r7, #6
 8000602:	0038      	movs	r0, r7
 8000604:	f000 ff7c 	bl	8001500 <__clzsi2>
 8000608:	003b      	movs	r3, r7
 800060a:	3805      	subs	r0, #5
 800060c:	4083      	lsls	r3, r0
 800060e:	2501      	movs	r5, #1
 8000610:	2220      	movs	r2, #32
 8000612:	1b40      	subs	r0, r0, r5
 8000614:	3001      	adds	r0, #1
 8000616:	1a12      	subs	r2, r2, r0
 8000618:	001e      	movs	r6, r3
 800061a:	4093      	lsls	r3, r2
 800061c:	40c6      	lsrs	r6, r0
 800061e:	1e5a      	subs	r2, r3, #1
 8000620:	4193      	sbcs	r3, r2
 8000622:	431e      	orrs	r6, r3
 8000624:	d039      	beq.n	800069a <__aeabi_fadd+0x202>
 8000626:	0773      	lsls	r3, r6, #29
 8000628:	d100      	bne.n	800062c <__aeabi_fadd+0x194>
 800062a:	e11b      	b.n	8000864 <__aeabi_fadd+0x3cc>
 800062c:	230f      	movs	r3, #15
 800062e:	2500      	movs	r5, #0
 8000630:	4033      	ands	r3, r6
 8000632:	2b04      	cmp	r3, #4
 8000634:	d1a7      	bne.n	8000586 <__aeabi_fadd+0xee>
 8000636:	2001      	movs	r0, #1
 8000638:	0172      	lsls	r2, r6, #5
 800063a:	d57c      	bpl.n	8000736 <__aeabi_fadd+0x29e>
 800063c:	b2c0      	uxtb	r0, r0
 800063e:	01b2      	lsls	r2, r6, #6
 8000640:	0a52      	lsrs	r2, r2, #9
 8000642:	e7a8      	b.n	8000596 <__aeabi_fadd+0xfe>
 8000644:	0773      	lsls	r3, r6, #29
 8000646:	d003      	beq.n	8000650 <__aeabi_fadd+0x1b8>
 8000648:	230f      	movs	r3, #15
 800064a:	4033      	ands	r3, r6
 800064c:	2b04      	cmp	r3, #4
 800064e:	d19a      	bne.n	8000586 <__aeabi_fadd+0xee>
 8000650:	002b      	movs	r3, r5
 8000652:	e767      	b.n	8000524 <__aeabi_fadd+0x8c>
 8000654:	2b00      	cmp	r3, #0
 8000656:	d023      	beq.n	80006a0 <__aeabi_fadd+0x208>
 8000658:	1b53      	subs	r3, r2, r5
 800065a:	2d00      	cmp	r5, #0
 800065c:	d17b      	bne.n	8000756 <__aeabi_fadd+0x2be>
 800065e:	2e00      	cmp	r6, #0
 8000660:	d100      	bne.n	8000664 <__aeabi_fadd+0x1cc>
 8000662:	e086      	b.n	8000772 <__aeabi_fadd+0x2da>
 8000664:	1e5d      	subs	r5, r3, #1
 8000666:	2b01      	cmp	r3, #1
 8000668:	d100      	bne.n	800066c <__aeabi_fadd+0x1d4>
 800066a:	e08b      	b.n	8000784 <__aeabi_fadd+0x2ec>
 800066c:	2bff      	cmp	r3, #255	@ 0xff
 800066e:	d002      	beq.n	8000676 <__aeabi_fadd+0x1de>
 8000670:	002b      	movs	r3, r5
 8000672:	e075      	b.n	8000760 <__aeabi_fadd+0x2c8>
 8000674:	464c      	mov	r4, r9
 8000676:	4667      	mov	r7, ip
 8000678:	2f00      	cmp	r7, #0
 800067a:	d100      	bne.n	800067e <__aeabi_fadd+0x1e6>
 800067c:	e789      	b.n	8000592 <__aeabi_fadd+0xfa>
 800067e:	2280      	movs	r2, #128	@ 0x80
 8000680:	03d2      	lsls	r2, r2, #15
 8000682:	433a      	orrs	r2, r7
 8000684:	0252      	lsls	r2, r2, #9
 8000686:	20ff      	movs	r0, #255	@ 0xff
 8000688:	0a52      	lsrs	r2, r2, #9
 800068a:	e784      	b.n	8000596 <__aeabi_fadd+0xfe>
 800068c:	1a77      	subs	r7, r6, r1
 800068e:	017b      	lsls	r3, r7, #5
 8000690:	d46b      	bmi.n	800076a <__aeabi_fadd+0x2d2>
 8000692:	2f00      	cmp	r7, #0
 8000694:	d000      	beq.n	8000698 <__aeabi_fadd+0x200>
 8000696:	e765      	b.n	8000564 <__aeabi_fadd+0xcc>
 8000698:	2400      	movs	r4, #0
 800069a:	2000      	movs	r0, #0
 800069c:	2200      	movs	r2, #0
 800069e:	e77a      	b.n	8000596 <__aeabi_fadd+0xfe>
 80006a0:	22fe      	movs	r2, #254	@ 0xfe
 80006a2:	1c6b      	adds	r3, r5, #1
 80006a4:	421a      	tst	r2, r3
 80006a6:	d149      	bne.n	800073c <__aeabi_fadd+0x2a4>
 80006a8:	2d00      	cmp	r5, #0
 80006aa:	d000      	beq.n	80006ae <__aeabi_fadd+0x216>
 80006ac:	e09f      	b.n	80007ee <__aeabi_fadd+0x356>
 80006ae:	2e00      	cmp	r6, #0
 80006b0:	d100      	bne.n	80006b4 <__aeabi_fadd+0x21c>
 80006b2:	e0ba      	b.n	800082a <__aeabi_fadd+0x392>
 80006b4:	2900      	cmp	r1, #0
 80006b6:	d100      	bne.n	80006ba <__aeabi_fadd+0x222>
 80006b8:	e0cf      	b.n	800085a <__aeabi_fadd+0x3c2>
 80006ba:	1872      	adds	r2, r6, r1
 80006bc:	0153      	lsls	r3, r2, #5
 80006be:	d400      	bmi.n	80006c2 <__aeabi_fadd+0x22a>
 80006c0:	e0cd      	b.n	800085e <__aeabi_fadd+0x3c6>
 80006c2:	0192      	lsls	r2, r2, #6
 80006c4:	2001      	movs	r0, #1
 80006c6:	0a52      	lsrs	r2, r2, #9
 80006c8:	e765      	b.n	8000596 <__aeabi_fadd+0xfe>
 80006ca:	2aff      	cmp	r2, #255	@ 0xff
 80006cc:	d0d2      	beq.n	8000674 <__aeabi_fadd+0x1dc>
 80006ce:	2080      	movs	r0, #128	@ 0x80
 80006d0:	04c0      	lsls	r0, r0, #19
 80006d2:	4306      	orrs	r6, r0
 80006d4:	2001      	movs	r0, #1
 80006d6:	2b1b      	cmp	r3, #27
 80006d8:	dc08      	bgt.n	80006ec <__aeabi_fadd+0x254>
 80006da:	0030      	movs	r0, r6
 80006dc:	2420      	movs	r4, #32
 80006de:	40d8      	lsrs	r0, r3
 80006e0:	1ae3      	subs	r3, r4, r3
 80006e2:	409e      	lsls	r6, r3
 80006e4:	0033      	movs	r3, r6
 80006e6:	1e5c      	subs	r4, r3, #1
 80006e8:	41a3      	sbcs	r3, r4
 80006ea:	4318      	orrs	r0, r3
 80006ec:	464c      	mov	r4, r9
 80006ee:	0015      	movs	r5, r2
 80006f0:	1a0e      	subs	r6, r1, r0
 80006f2:	e732      	b.n	800055a <__aeabi_fadd+0xc2>
 80006f4:	0008      	movs	r0, r1
 80006f6:	2220      	movs	r2, #32
 80006f8:	40d8      	lsrs	r0, r3
 80006fa:	1ad3      	subs	r3, r2, r3
 80006fc:	4099      	lsls	r1, r3
 80006fe:	000b      	movs	r3, r1
 8000700:	1e5a      	subs	r2, r3, #1
 8000702:	4193      	sbcs	r3, r2
 8000704:	4303      	orrs	r3, r0
 8000706:	18f6      	adds	r6, r6, r3
 8000708:	0173      	lsls	r3, r6, #5
 800070a:	d59b      	bpl.n	8000644 <__aeabi_fadd+0x1ac>
 800070c:	3501      	adds	r5, #1
 800070e:	2dff      	cmp	r5, #255	@ 0xff
 8000710:	d100      	bne.n	8000714 <__aeabi_fadd+0x27c>
 8000712:	e73e      	b.n	8000592 <__aeabi_fadd+0xfa>
 8000714:	2301      	movs	r3, #1
 8000716:	494d      	ldr	r1, [pc, #308]	@ (800084c <__aeabi_fadd+0x3b4>)
 8000718:	0872      	lsrs	r2, r6, #1
 800071a:	4033      	ands	r3, r6
 800071c:	400a      	ands	r2, r1
 800071e:	431a      	orrs	r2, r3
 8000720:	0016      	movs	r6, r2
 8000722:	0753      	lsls	r3, r2, #29
 8000724:	d004      	beq.n	8000730 <__aeabi_fadd+0x298>
 8000726:	230f      	movs	r3, #15
 8000728:	4013      	ands	r3, r2
 800072a:	2b04      	cmp	r3, #4
 800072c:	d000      	beq.n	8000730 <__aeabi_fadd+0x298>
 800072e:	e72a      	b.n	8000586 <__aeabi_fadd+0xee>
 8000730:	0173      	lsls	r3, r6, #5
 8000732:	d500      	bpl.n	8000736 <__aeabi_fadd+0x29e>
 8000734:	e72a      	b.n	800058c <__aeabi_fadd+0xf4>
 8000736:	002b      	movs	r3, r5
 8000738:	08f7      	lsrs	r7, r6, #3
 800073a:	e6f7      	b.n	800052c <__aeabi_fadd+0x94>
 800073c:	2bff      	cmp	r3, #255	@ 0xff
 800073e:	d100      	bne.n	8000742 <__aeabi_fadd+0x2aa>
 8000740:	e727      	b.n	8000592 <__aeabi_fadd+0xfa>
 8000742:	1871      	adds	r1, r6, r1
 8000744:	0849      	lsrs	r1, r1, #1
 8000746:	074a      	lsls	r2, r1, #29
 8000748:	d02f      	beq.n	80007aa <__aeabi_fadd+0x312>
 800074a:	220f      	movs	r2, #15
 800074c:	400a      	ands	r2, r1
 800074e:	2a04      	cmp	r2, #4
 8000750:	d02b      	beq.n	80007aa <__aeabi_fadd+0x312>
 8000752:	1d0e      	adds	r6, r1, #4
 8000754:	e6e6      	b.n	8000524 <__aeabi_fadd+0x8c>
 8000756:	2aff      	cmp	r2, #255	@ 0xff
 8000758:	d08d      	beq.n	8000676 <__aeabi_fadd+0x1de>
 800075a:	2080      	movs	r0, #128	@ 0x80
 800075c:	04c0      	lsls	r0, r0, #19
 800075e:	4306      	orrs	r6, r0
 8000760:	2b1b      	cmp	r3, #27
 8000762:	dd24      	ble.n	80007ae <__aeabi_fadd+0x316>
 8000764:	0013      	movs	r3, r2
 8000766:	1d4e      	adds	r6, r1, #5
 8000768:	e6dc      	b.n	8000524 <__aeabi_fadd+0x8c>
 800076a:	464c      	mov	r4, r9
 800076c:	1b8f      	subs	r7, r1, r6
 800076e:	e6f9      	b.n	8000564 <__aeabi_fadd+0xcc>
 8000770:	464c      	mov	r4, r9
 8000772:	000e      	movs	r6, r1
 8000774:	e6d6      	b.n	8000524 <__aeabi_fadd+0x8c>
 8000776:	2e00      	cmp	r6, #0
 8000778:	d149      	bne.n	800080e <__aeabi_fadd+0x376>
 800077a:	2900      	cmp	r1, #0
 800077c:	d068      	beq.n	8000850 <__aeabi_fadd+0x3b8>
 800077e:	4667      	mov	r7, ip
 8000780:	464c      	mov	r4, r9
 8000782:	e77c      	b.n	800067e <__aeabi_fadd+0x1e6>
 8000784:	1870      	adds	r0, r6, r1
 8000786:	0143      	lsls	r3, r0, #5
 8000788:	d574      	bpl.n	8000874 <__aeabi_fadd+0x3dc>
 800078a:	4930      	ldr	r1, [pc, #192]	@ (800084c <__aeabi_fadd+0x3b4>)
 800078c:	0840      	lsrs	r0, r0, #1
 800078e:	4001      	ands	r1, r0
 8000790:	0743      	lsls	r3, r0, #29
 8000792:	d009      	beq.n	80007a8 <__aeabi_fadd+0x310>
 8000794:	230f      	movs	r3, #15
 8000796:	4003      	ands	r3, r0
 8000798:	2b04      	cmp	r3, #4
 800079a:	d005      	beq.n	80007a8 <__aeabi_fadd+0x310>
 800079c:	2302      	movs	r3, #2
 800079e:	1d0e      	adds	r6, r1, #4
 80007a0:	e6c0      	b.n	8000524 <__aeabi_fadd+0x8c>
 80007a2:	2301      	movs	r3, #1
 80007a4:	08cf      	lsrs	r7, r1, #3
 80007a6:	e6c1      	b.n	800052c <__aeabi_fadd+0x94>
 80007a8:	2302      	movs	r3, #2
 80007aa:	08cf      	lsrs	r7, r1, #3
 80007ac:	e6be      	b.n	800052c <__aeabi_fadd+0x94>
 80007ae:	2520      	movs	r5, #32
 80007b0:	0030      	movs	r0, r6
 80007b2:	40d8      	lsrs	r0, r3
 80007b4:	1aeb      	subs	r3, r5, r3
 80007b6:	409e      	lsls	r6, r3
 80007b8:	0033      	movs	r3, r6
 80007ba:	1e5d      	subs	r5, r3, #1
 80007bc:	41ab      	sbcs	r3, r5
 80007be:	4303      	orrs	r3, r0
 80007c0:	0015      	movs	r5, r2
 80007c2:	185e      	adds	r6, r3, r1
 80007c4:	e7a0      	b.n	8000708 <__aeabi_fadd+0x270>
 80007c6:	2900      	cmp	r1, #0
 80007c8:	d100      	bne.n	80007cc <__aeabi_fadd+0x334>
 80007ca:	e765      	b.n	8000698 <__aeabi_fadd+0x200>
 80007cc:	464c      	mov	r4, r9
 80007ce:	4667      	mov	r7, ip
 80007d0:	e6ac      	b.n	800052c <__aeabi_fadd+0x94>
 80007d2:	1b8f      	subs	r7, r1, r6
 80007d4:	017b      	lsls	r3, r7, #5
 80007d6:	d52e      	bpl.n	8000836 <__aeabi_fadd+0x39e>
 80007d8:	01bf      	lsls	r7, r7, #6
 80007da:	09bf      	lsrs	r7, r7, #6
 80007dc:	0038      	movs	r0, r7
 80007de:	f000 fe8f 	bl	8001500 <__clzsi2>
 80007e2:	003b      	movs	r3, r7
 80007e4:	3805      	subs	r0, #5
 80007e6:	4083      	lsls	r3, r0
 80007e8:	464c      	mov	r4, r9
 80007ea:	3501      	adds	r5, #1
 80007ec:	e710      	b.n	8000610 <__aeabi_fadd+0x178>
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	d100      	bne.n	80007f4 <__aeabi_fadd+0x35c>
 80007f2:	e740      	b.n	8000676 <__aeabi_fadd+0x1de>
 80007f4:	2900      	cmp	r1, #0
 80007f6:	d100      	bne.n	80007fa <__aeabi_fadd+0x362>
 80007f8:	e741      	b.n	800067e <__aeabi_fadd+0x1e6>
 80007fa:	2380      	movs	r3, #128	@ 0x80
 80007fc:	03db      	lsls	r3, r3, #15
 80007fe:	429f      	cmp	r7, r3
 8000800:	d200      	bcs.n	8000804 <__aeabi_fadd+0x36c>
 8000802:	e73c      	b.n	800067e <__aeabi_fadd+0x1e6>
 8000804:	459c      	cmp	ip, r3
 8000806:	d300      	bcc.n	800080a <__aeabi_fadd+0x372>
 8000808:	e739      	b.n	800067e <__aeabi_fadd+0x1e6>
 800080a:	4667      	mov	r7, ip
 800080c:	e737      	b.n	800067e <__aeabi_fadd+0x1e6>
 800080e:	2900      	cmp	r1, #0
 8000810:	d100      	bne.n	8000814 <__aeabi_fadd+0x37c>
 8000812:	e734      	b.n	800067e <__aeabi_fadd+0x1e6>
 8000814:	2380      	movs	r3, #128	@ 0x80
 8000816:	03db      	lsls	r3, r3, #15
 8000818:	429f      	cmp	r7, r3
 800081a:	d200      	bcs.n	800081e <__aeabi_fadd+0x386>
 800081c:	e72f      	b.n	800067e <__aeabi_fadd+0x1e6>
 800081e:	459c      	cmp	ip, r3
 8000820:	d300      	bcc.n	8000824 <__aeabi_fadd+0x38c>
 8000822:	e72c      	b.n	800067e <__aeabi_fadd+0x1e6>
 8000824:	464c      	mov	r4, r9
 8000826:	4667      	mov	r7, ip
 8000828:	e729      	b.n	800067e <__aeabi_fadd+0x1e6>
 800082a:	2900      	cmp	r1, #0
 800082c:	d100      	bne.n	8000830 <__aeabi_fadd+0x398>
 800082e:	e734      	b.n	800069a <__aeabi_fadd+0x202>
 8000830:	2300      	movs	r3, #0
 8000832:	08cf      	lsrs	r7, r1, #3
 8000834:	e67a      	b.n	800052c <__aeabi_fadd+0x94>
 8000836:	464c      	mov	r4, r9
 8000838:	2301      	movs	r3, #1
 800083a:	08ff      	lsrs	r7, r7, #3
 800083c:	e676      	b.n	800052c <__aeabi_fadd+0x94>
 800083e:	2f00      	cmp	r7, #0
 8000840:	d100      	bne.n	8000844 <__aeabi_fadd+0x3ac>
 8000842:	e729      	b.n	8000698 <__aeabi_fadd+0x200>
 8000844:	08ff      	lsrs	r7, r7, #3
 8000846:	e671      	b.n	800052c <__aeabi_fadd+0x94>
 8000848:	fbffffff 	.word	0xfbffffff
 800084c:	7dffffff 	.word	0x7dffffff
 8000850:	2280      	movs	r2, #128	@ 0x80
 8000852:	2400      	movs	r4, #0
 8000854:	20ff      	movs	r0, #255	@ 0xff
 8000856:	03d2      	lsls	r2, r2, #15
 8000858:	e69d      	b.n	8000596 <__aeabi_fadd+0xfe>
 800085a:	2300      	movs	r3, #0
 800085c:	e666      	b.n	800052c <__aeabi_fadd+0x94>
 800085e:	2300      	movs	r3, #0
 8000860:	08d7      	lsrs	r7, r2, #3
 8000862:	e663      	b.n	800052c <__aeabi_fadd+0x94>
 8000864:	2001      	movs	r0, #1
 8000866:	0172      	lsls	r2, r6, #5
 8000868:	d500      	bpl.n	800086c <__aeabi_fadd+0x3d4>
 800086a:	e6e7      	b.n	800063c <__aeabi_fadd+0x1a4>
 800086c:	0031      	movs	r1, r6
 800086e:	2300      	movs	r3, #0
 8000870:	08cf      	lsrs	r7, r1, #3
 8000872:	e65b      	b.n	800052c <__aeabi_fadd+0x94>
 8000874:	2301      	movs	r3, #1
 8000876:	08c7      	lsrs	r7, r0, #3
 8000878:	e658      	b.n	800052c <__aeabi_fadd+0x94>
 800087a:	46c0      	nop			@ (mov r8, r8)

0800087c <__aeabi_fdiv>:
 800087c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800087e:	4646      	mov	r6, r8
 8000880:	464f      	mov	r7, r9
 8000882:	46d6      	mov	lr, sl
 8000884:	0245      	lsls	r5, r0, #9
 8000886:	b5c0      	push	{r6, r7, lr}
 8000888:	0fc3      	lsrs	r3, r0, #31
 800088a:	0047      	lsls	r7, r0, #1
 800088c:	4698      	mov	r8, r3
 800088e:	1c0e      	adds	r6, r1, #0
 8000890:	0a6d      	lsrs	r5, r5, #9
 8000892:	0e3f      	lsrs	r7, r7, #24
 8000894:	d05b      	beq.n	800094e <__aeabi_fdiv+0xd2>
 8000896:	2fff      	cmp	r7, #255	@ 0xff
 8000898:	d021      	beq.n	80008de <__aeabi_fdiv+0x62>
 800089a:	2380      	movs	r3, #128	@ 0x80
 800089c:	00ed      	lsls	r5, r5, #3
 800089e:	04db      	lsls	r3, r3, #19
 80008a0:	431d      	orrs	r5, r3
 80008a2:	2300      	movs	r3, #0
 80008a4:	4699      	mov	r9, r3
 80008a6:	469a      	mov	sl, r3
 80008a8:	3f7f      	subs	r7, #127	@ 0x7f
 80008aa:	0274      	lsls	r4, r6, #9
 80008ac:	0073      	lsls	r3, r6, #1
 80008ae:	0a64      	lsrs	r4, r4, #9
 80008b0:	0e1b      	lsrs	r3, r3, #24
 80008b2:	0ff6      	lsrs	r6, r6, #31
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d020      	beq.n	80008fa <__aeabi_fdiv+0x7e>
 80008b8:	2bff      	cmp	r3, #255	@ 0xff
 80008ba:	d043      	beq.n	8000944 <__aeabi_fdiv+0xc8>
 80008bc:	2280      	movs	r2, #128	@ 0x80
 80008be:	2000      	movs	r0, #0
 80008c0:	00e4      	lsls	r4, r4, #3
 80008c2:	04d2      	lsls	r2, r2, #19
 80008c4:	4314      	orrs	r4, r2
 80008c6:	3b7f      	subs	r3, #127	@ 0x7f
 80008c8:	4642      	mov	r2, r8
 80008ca:	1aff      	subs	r7, r7, r3
 80008cc:	464b      	mov	r3, r9
 80008ce:	4072      	eors	r2, r6
 80008d0:	2b0f      	cmp	r3, #15
 80008d2:	d900      	bls.n	80008d6 <__aeabi_fdiv+0x5a>
 80008d4:	e09d      	b.n	8000a12 <__aeabi_fdiv+0x196>
 80008d6:	4971      	ldr	r1, [pc, #452]	@ (8000a9c <__aeabi_fdiv+0x220>)
 80008d8:	009b      	lsls	r3, r3, #2
 80008da:	58cb      	ldr	r3, [r1, r3]
 80008dc:	469f      	mov	pc, r3
 80008de:	2d00      	cmp	r5, #0
 80008e0:	d15a      	bne.n	8000998 <__aeabi_fdiv+0x11c>
 80008e2:	2308      	movs	r3, #8
 80008e4:	4699      	mov	r9, r3
 80008e6:	3b06      	subs	r3, #6
 80008e8:	0274      	lsls	r4, r6, #9
 80008ea:	469a      	mov	sl, r3
 80008ec:	0073      	lsls	r3, r6, #1
 80008ee:	27ff      	movs	r7, #255	@ 0xff
 80008f0:	0a64      	lsrs	r4, r4, #9
 80008f2:	0e1b      	lsrs	r3, r3, #24
 80008f4:	0ff6      	lsrs	r6, r6, #31
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d1de      	bne.n	80008b8 <__aeabi_fdiv+0x3c>
 80008fa:	2c00      	cmp	r4, #0
 80008fc:	d13b      	bne.n	8000976 <__aeabi_fdiv+0xfa>
 80008fe:	2301      	movs	r3, #1
 8000900:	4642      	mov	r2, r8
 8000902:	4649      	mov	r1, r9
 8000904:	4072      	eors	r2, r6
 8000906:	4319      	orrs	r1, r3
 8000908:	290e      	cmp	r1, #14
 800090a:	d818      	bhi.n	800093e <__aeabi_fdiv+0xc2>
 800090c:	4864      	ldr	r0, [pc, #400]	@ (8000aa0 <__aeabi_fdiv+0x224>)
 800090e:	0089      	lsls	r1, r1, #2
 8000910:	5841      	ldr	r1, [r0, r1]
 8000912:	468f      	mov	pc, r1
 8000914:	4653      	mov	r3, sl
 8000916:	2b02      	cmp	r3, #2
 8000918:	d100      	bne.n	800091c <__aeabi_fdiv+0xa0>
 800091a:	e0b8      	b.n	8000a8e <__aeabi_fdiv+0x212>
 800091c:	2b03      	cmp	r3, #3
 800091e:	d06e      	beq.n	80009fe <__aeabi_fdiv+0x182>
 8000920:	4642      	mov	r2, r8
 8000922:	002c      	movs	r4, r5
 8000924:	2b01      	cmp	r3, #1
 8000926:	d140      	bne.n	80009aa <__aeabi_fdiv+0x12e>
 8000928:	2000      	movs	r0, #0
 800092a:	2400      	movs	r4, #0
 800092c:	05c0      	lsls	r0, r0, #23
 800092e:	4320      	orrs	r0, r4
 8000930:	07d2      	lsls	r2, r2, #31
 8000932:	4310      	orrs	r0, r2
 8000934:	bce0      	pop	{r5, r6, r7}
 8000936:	46ba      	mov	sl, r7
 8000938:	46b1      	mov	r9, r6
 800093a:	46a8      	mov	r8, r5
 800093c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800093e:	20ff      	movs	r0, #255	@ 0xff
 8000940:	2400      	movs	r4, #0
 8000942:	e7f3      	b.n	800092c <__aeabi_fdiv+0xb0>
 8000944:	2c00      	cmp	r4, #0
 8000946:	d120      	bne.n	800098a <__aeabi_fdiv+0x10e>
 8000948:	2302      	movs	r3, #2
 800094a:	3fff      	subs	r7, #255	@ 0xff
 800094c:	e7d8      	b.n	8000900 <__aeabi_fdiv+0x84>
 800094e:	2d00      	cmp	r5, #0
 8000950:	d105      	bne.n	800095e <__aeabi_fdiv+0xe2>
 8000952:	2304      	movs	r3, #4
 8000954:	4699      	mov	r9, r3
 8000956:	3b03      	subs	r3, #3
 8000958:	2700      	movs	r7, #0
 800095a:	469a      	mov	sl, r3
 800095c:	e7a5      	b.n	80008aa <__aeabi_fdiv+0x2e>
 800095e:	0028      	movs	r0, r5
 8000960:	f000 fdce 	bl	8001500 <__clzsi2>
 8000964:	2776      	movs	r7, #118	@ 0x76
 8000966:	1f43      	subs	r3, r0, #5
 8000968:	409d      	lsls	r5, r3
 800096a:	2300      	movs	r3, #0
 800096c:	427f      	negs	r7, r7
 800096e:	4699      	mov	r9, r3
 8000970:	469a      	mov	sl, r3
 8000972:	1a3f      	subs	r7, r7, r0
 8000974:	e799      	b.n	80008aa <__aeabi_fdiv+0x2e>
 8000976:	0020      	movs	r0, r4
 8000978:	f000 fdc2 	bl	8001500 <__clzsi2>
 800097c:	1f43      	subs	r3, r0, #5
 800097e:	409c      	lsls	r4, r3
 8000980:	2376      	movs	r3, #118	@ 0x76
 8000982:	425b      	negs	r3, r3
 8000984:	1a1b      	subs	r3, r3, r0
 8000986:	2000      	movs	r0, #0
 8000988:	e79e      	b.n	80008c8 <__aeabi_fdiv+0x4c>
 800098a:	2303      	movs	r3, #3
 800098c:	464a      	mov	r2, r9
 800098e:	431a      	orrs	r2, r3
 8000990:	4691      	mov	r9, r2
 8000992:	2003      	movs	r0, #3
 8000994:	33fc      	adds	r3, #252	@ 0xfc
 8000996:	e797      	b.n	80008c8 <__aeabi_fdiv+0x4c>
 8000998:	230c      	movs	r3, #12
 800099a:	4699      	mov	r9, r3
 800099c:	3b09      	subs	r3, #9
 800099e:	27ff      	movs	r7, #255	@ 0xff
 80009a0:	469a      	mov	sl, r3
 80009a2:	e782      	b.n	80008aa <__aeabi_fdiv+0x2e>
 80009a4:	2803      	cmp	r0, #3
 80009a6:	d02c      	beq.n	8000a02 <__aeabi_fdiv+0x186>
 80009a8:	0032      	movs	r2, r6
 80009aa:	0038      	movs	r0, r7
 80009ac:	307f      	adds	r0, #127	@ 0x7f
 80009ae:	2800      	cmp	r0, #0
 80009b0:	dd47      	ble.n	8000a42 <__aeabi_fdiv+0x1c6>
 80009b2:	0763      	lsls	r3, r4, #29
 80009b4:	d004      	beq.n	80009c0 <__aeabi_fdiv+0x144>
 80009b6:	230f      	movs	r3, #15
 80009b8:	4023      	ands	r3, r4
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	d000      	beq.n	80009c0 <__aeabi_fdiv+0x144>
 80009be:	3404      	adds	r4, #4
 80009c0:	0123      	lsls	r3, r4, #4
 80009c2:	d503      	bpl.n	80009cc <__aeabi_fdiv+0x150>
 80009c4:	0038      	movs	r0, r7
 80009c6:	4b37      	ldr	r3, [pc, #220]	@ (8000aa4 <__aeabi_fdiv+0x228>)
 80009c8:	3080      	adds	r0, #128	@ 0x80
 80009ca:	401c      	ands	r4, r3
 80009cc:	28fe      	cmp	r0, #254	@ 0xfe
 80009ce:	dcb6      	bgt.n	800093e <__aeabi_fdiv+0xc2>
 80009d0:	01a4      	lsls	r4, r4, #6
 80009d2:	0a64      	lsrs	r4, r4, #9
 80009d4:	b2c0      	uxtb	r0, r0
 80009d6:	e7a9      	b.n	800092c <__aeabi_fdiv+0xb0>
 80009d8:	2480      	movs	r4, #128	@ 0x80
 80009da:	2200      	movs	r2, #0
 80009dc:	20ff      	movs	r0, #255	@ 0xff
 80009de:	03e4      	lsls	r4, r4, #15
 80009e0:	e7a4      	b.n	800092c <__aeabi_fdiv+0xb0>
 80009e2:	2380      	movs	r3, #128	@ 0x80
 80009e4:	03db      	lsls	r3, r3, #15
 80009e6:	421d      	tst	r5, r3
 80009e8:	d001      	beq.n	80009ee <__aeabi_fdiv+0x172>
 80009ea:	421c      	tst	r4, r3
 80009ec:	d00b      	beq.n	8000a06 <__aeabi_fdiv+0x18a>
 80009ee:	2480      	movs	r4, #128	@ 0x80
 80009f0:	03e4      	lsls	r4, r4, #15
 80009f2:	432c      	orrs	r4, r5
 80009f4:	0264      	lsls	r4, r4, #9
 80009f6:	4642      	mov	r2, r8
 80009f8:	20ff      	movs	r0, #255	@ 0xff
 80009fa:	0a64      	lsrs	r4, r4, #9
 80009fc:	e796      	b.n	800092c <__aeabi_fdiv+0xb0>
 80009fe:	4646      	mov	r6, r8
 8000a00:	002c      	movs	r4, r5
 8000a02:	2380      	movs	r3, #128	@ 0x80
 8000a04:	03db      	lsls	r3, r3, #15
 8000a06:	431c      	orrs	r4, r3
 8000a08:	0264      	lsls	r4, r4, #9
 8000a0a:	0032      	movs	r2, r6
 8000a0c:	20ff      	movs	r0, #255	@ 0xff
 8000a0e:	0a64      	lsrs	r4, r4, #9
 8000a10:	e78c      	b.n	800092c <__aeabi_fdiv+0xb0>
 8000a12:	016d      	lsls	r5, r5, #5
 8000a14:	0160      	lsls	r0, r4, #5
 8000a16:	4285      	cmp	r5, r0
 8000a18:	d22d      	bcs.n	8000a76 <__aeabi_fdiv+0x1fa>
 8000a1a:	231b      	movs	r3, #27
 8000a1c:	2400      	movs	r4, #0
 8000a1e:	3f01      	subs	r7, #1
 8000a20:	2601      	movs	r6, #1
 8000a22:	0029      	movs	r1, r5
 8000a24:	0064      	lsls	r4, r4, #1
 8000a26:	006d      	lsls	r5, r5, #1
 8000a28:	2900      	cmp	r1, #0
 8000a2a:	db01      	blt.n	8000a30 <__aeabi_fdiv+0x1b4>
 8000a2c:	4285      	cmp	r5, r0
 8000a2e:	d301      	bcc.n	8000a34 <__aeabi_fdiv+0x1b8>
 8000a30:	1a2d      	subs	r5, r5, r0
 8000a32:	4334      	orrs	r4, r6
 8000a34:	3b01      	subs	r3, #1
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d1f3      	bne.n	8000a22 <__aeabi_fdiv+0x1a6>
 8000a3a:	1e6b      	subs	r3, r5, #1
 8000a3c:	419d      	sbcs	r5, r3
 8000a3e:	432c      	orrs	r4, r5
 8000a40:	e7b3      	b.n	80009aa <__aeabi_fdiv+0x12e>
 8000a42:	2301      	movs	r3, #1
 8000a44:	1a1b      	subs	r3, r3, r0
 8000a46:	2b1b      	cmp	r3, #27
 8000a48:	dd00      	ble.n	8000a4c <__aeabi_fdiv+0x1d0>
 8000a4a:	e76d      	b.n	8000928 <__aeabi_fdiv+0xac>
 8000a4c:	0021      	movs	r1, r4
 8000a4e:	379e      	adds	r7, #158	@ 0x9e
 8000a50:	40d9      	lsrs	r1, r3
 8000a52:	40bc      	lsls	r4, r7
 8000a54:	000b      	movs	r3, r1
 8000a56:	1e61      	subs	r1, r4, #1
 8000a58:	418c      	sbcs	r4, r1
 8000a5a:	4323      	orrs	r3, r4
 8000a5c:	0759      	lsls	r1, r3, #29
 8000a5e:	d004      	beq.n	8000a6a <__aeabi_fdiv+0x1ee>
 8000a60:	210f      	movs	r1, #15
 8000a62:	4019      	ands	r1, r3
 8000a64:	2904      	cmp	r1, #4
 8000a66:	d000      	beq.n	8000a6a <__aeabi_fdiv+0x1ee>
 8000a68:	3304      	adds	r3, #4
 8000a6a:	0159      	lsls	r1, r3, #5
 8000a6c:	d413      	bmi.n	8000a96 <__aeabi_fdiv+0x21a>
 8000a6e:	019b      	lsls	r3, r3, #6
 8000a70:	2000      	movs	r0, #0
 8000a72:	0a5c      	lsrs	r4, r3, #9
 8000a74:	e75a      	b.n	800092c <__aeabi_fdiv+0xb0>
 8000a76:	231a      	movs	r3, #26
 8000a78:	2401      	movs	r4, #1
 8000a7a:	1a2d      	subs	r5, r5, r0
 8000a7c:	e7d0      	b.n	8000a20 <__aeabi_fdiv+0x1a4>
 8000a7e:	1e98      	subs	r0, r3, #2
 8000a80:	4243      	negs	r3, r0
 8000a82:	4158      	adcs	r0, r3
 8000a84:	4240      	negs	r0, r0
 8000a86:	0032      	movs	r2, r6
 8000a88:	2400      	movs	r4, #0
 8000a8a:	b2c0      	uxtb	r0, r0
 8000a8c:	e74e      	b.n	800092c <__aeabi_fdiv+0xb0>
 8000a8e:	4642      	mov	r2, r8
 8000a90:	20ff      	movs	r0, #255	@ 0xff
 8000a92:	2400      	movs	r4, #0
 8000a94:	e74a      	b.n	800092c <__aeabi_fdiv+0xb0>
 8000a96:	2001      	movs	r0, #1
 8000a98:	2400      	movs	r4, #0
 8000a9a:	e747      	b.n	800092c <__aeabi_fdiv+0xb0>
 8000a9c:	08003188 	.word	0x08003188
 8000aa0:	080031c8 	.word	0x080031c8
 8000aa4:	f7ffffff 	.word	0xf7ffffff

08000aa8 <__eqsf2>:
 8000aa8:	b570      	push	{r4, r5, r6, lr}
 8000aaa:	0042      	lsls	r2, r0, #1
 8000aac:	024e      	lsls	r6, r1, #9
 8000aae:	004c      	lsls	r4, r1, #1
 8000ab0:	0245      	lsls	r5, r0, #9
 8000ab2:	0a6d      	lsrs	r5, r5, #9
 8000ab4:	0e12      	lsrs	r2, r2, #24
 8000ab6:	0fc3      	lsrs	r3, r0, #31
 8000ab8:	0a76      	lsrs	r6, r6, #9
 8000aba:	0e24      	lsrs	r4, r4, #24
 8000abc:	0fc9      	lsrs	r1, r1, #31
 8000abe:	2aff      	cmp	r2, #255	@ 0xff
 8000ac0:	d010      	beq.n	8000ae4 <__eqsf2+0x3c>
 8000ac2:	2cff      	cmp	r4, #255	@ 0xff
 8000ac4:	d00c      	beq.n	8000ae0 <__eqsf2+0x38>
 8000ac6:	2001      	movs	r0, #1
 8000ac8:	42a2      	cmp	r2, r4
 8000aca:	d10a      	bne.n	8000ae2 <__eqsf2+0x3a>
 8000acc:	42b5      	cmp	r5, r6
 8000ace:	d108      	bne.n	8000ae2 <__eqsf2+0x3a>
 8000ad0:	428b      	cmp	r3, r1
 8000ad2:	d00f      	beq.n	8000af4 <__eqsf2+0x4c>
 8000ad4:	2a00      	cmp	r2, #0
 8000ad6:	d104      	bne.n	8000ae2 <__eqsf2+0x3a>
 8000ad8:	0028      	movs	r0, r5
 8000ada:	1e43      	subs	r3, r0, #1
 8000adc:	4198      	sbcs	r0, r3
 8000ade:	e000      	b.n	8000ae2 <__eqsf2+0x3a>
 8000ae0:	2001      	movs	r0, #1
 8000ae2:	bd70      	pop	{r4, r5, r6, pc}
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	2cff      	cmp	r4, #255	@ 0xff
 8000ae8:	d1fb      	bne.n	8000ae2 <__eqsf2+0x3a>
 8000aea:	4335      	orrs	r5, r6
 8000aec:	d1f9      	bne.n	8000ae2 <__eqsf2+0x3a>
 8000aee:	404b      	eors	r3, r1
 8000af0:	0018      	movs	r0, r3
 8000af2:	e7f6      	b.n	8000ae2 <__eqsf2+0x3a>
 8000af4:	2000      	movs	r0, #0
 8000af6:	e7f4      	b.n	8000ae2 <__eqsf2+0x3a>

08000af8 <__gesf2>:
 8000af8:	b530      	push	{r4, r5, lr}
 8000afa:	0042      	lsls	r2, r0, #1
 8000afc:	0244      	lsls	r4, r0, #9
 8000afe:	024d      	lsls	r5, r1, #9
 8000b00:	0fc3      	lsrs	r3, r0, #31
 8000b02:	0048      	lsls	r0, r1, #1
 8000b04:	0a64      	lsrs	r4, r4, #9
 8000b06:	0e12      	lsrs	r2, r2, #24
 8000b08:	0a6d      	lsrs	r5, r5, #9
 8000b0a:	0e00      	lsrs	r0, r0, #24
 8000b0c:	0fc9      	lsrs	r1, r1, #31
 8000b0e:	2aff      	cmp	r2, #255	@ 0xff
 8000b10:	d018      	beq.n	8000b44 <__gesf2+0x4c>
 8000b12:	28ff      	cmp	r0, #255	@ 0xff
 8000b14:	d00a      	beq.n	8000b2c <__gesf2+0x34>
 8000b16:	2a00      	cmp	r2, #0
 8000b18:	d11e      	bne.n	8000b58 <__gesf2+0x60>
 8000b1a:	2800      	cmp	r0, #0
 8000b1c:	d10a      	bne.n	8000b34 <__gesf2+0x3c>
 8000b1e:	2d00      	cmp	r5, #0
 8000b20:	d029      	beq.n	8000b76 <__gesf2+0x7e>
 8000b22:	2c00      	cmp	r4, #0
 8000b24:	d12d      	bne.n	8000b82 <__gesf2+0x8a>
 8000b26:	0048      	lsls	r0, r1, #1
 8000b28:	3801      	subs	r0, #1
 8000b2a:	bd30      	pop	{r4, r5, pc}
 8000b2c:	2d00      	cmp	r5, #0
 8000b2e:	d125      	bne.n	8000b7c <__gesf2+0x84>
 8000b30:	2a00      	cmp	r2, #0
 8000b32:	d101      	bne.n	8000b38 <__gesf2+0x40>
 8000b34:	2c00      	cmp	r4, #0
 8000b36:	d0f6      	beq.n	8000b26 <__gesf2+0x2e>
 8000b38:	428b      	cmp	r3, r1
 8000b3a:	d019      	beq.n	8000b70 <__gesf2+0x78>
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	425b      	negs	r3, r3
 8000b40:	4318      	orrs	r0, r3
 8000b42:	e7f2      	b.n	8000b2a <__gesf2+0x32>
 8000b44:	2c00      	cmp	r4, #0
 8000b46:	d119      	bne.n	8000b7c <__gesf2+0x84>
 8000b48:	28ff      	cmp	r0, #255	@ 0xff
 8000b4a:	d1f7      	bne.n	8000b3c <__gesf2+0x44>
 8000b4c:	2d00      	cmp	r5, #0
 8000b4e:	d115      	bne.n	8000b7c <__gesf2+0x84>
 8000b50:	2000      	movs	r0, #0
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d1f2      	bne.n	8000b3c <__gesf2+0x44>
 8000b56:	e7e8      	b.n	8000b2a <__gesf2+0x32>
 8000b58:	2800      	cmp	r0, #0
 8000b5a:	d0ef      	beq.n	8000b3c <__gesf2+0x44>
 8000b5c:	428b      	cmp	r3, r1
 8000b5e:	d1ed      	bne.n	8000b3c <__gesf2+0x44>
 8000b60:	4282      	cmp	r2, r0
 8000b62:	dceb      	bgt.n	8000b3c <__gesf2+0x44>
 8000b64:	db04      	blt.n	8000b70 <__gesf2+0x78>
 8000b66:	42ac      	cmp	r4, r5
 8000b68:	d8e8      	bhi.n	8000b3c <__gesf2+0x44>
 8000b6a:	2000      	movs	r0, #0
 8000b6c:	42ac      	cmp	r4, r5
 8000b6e:	d2dc      	bcs.n	8000b2a <__gesf2+0x32>
 8000b70:	0058      	lsls	r0, r3, #1
 8000b72:	3801      	subs	r0, #1
 8000b74:	e7d9      	b.n	8000b2a <__gesf2+0x32>
 8000b76:	2c00      	cmp	r4, #0
 8000b78:	d0d7      	beq.n	8000b2a <__gesf2+0x32>
 8000b7a:	e7df      	b.n	8000b3c <__gesf2+0x44>
 8000b7c:	2002      	movs	r0, #2
 8000b7e:	4240      	negs	r0, r0
 8000b80:	e7d3      	b.n	8000b2a <__gesf2+0x32>
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d1da      	bne.n	8000b3c <__gesf2+0x44>
 8000b86:	e7ee      	b.n	8000b66 <__gesf2+0x6e>

08000b88 <__lesf2>:
 8000b88:	b530      	push	{r4, r5, lr}
 8000b8a:	0042      	lsls	r2, r0, #1
 8000b8c:	0244      	lsls	r4, r0, #9
 8000b8e:	024d      	lsls	r5, r1, #9
 8000b90:	0fc3      	lsrs	r3, r0, #31
 8000b92:	0048      	lsls	r0, r1, #1
 8000b94:	0a64      	lsrs	r4, r4, #9
 8000b96:	0e12      	lsrs	r2, r2, #24
 8000b98:	0a6d      	lsrs	r5, r5, #9
 8000b9a:	0e00      	lsrs	r0, r0, #24
 8000b9c:	0fc9      	lsrs	r1, r1, #31
 8000b9e:	2aff      	cmp	r2, #255	@ 0xff
 8000ba0:	d017      	beq.n	8000bd2 <__lesf2+0x4a>
 8000ba2:	28ff      	cmp	r0, #255	@ 0xff
 8000ba4:	d00a      	beq.n	8000bbc <__lesf2+0x34>
 8000ba6:	2a00      	cmp	r2, #0
 8000ba8:	d11b      	bne.n	8000be2 <__lesf2+0x5a>
 8000baa:	2800      	cmp	r0, #0
 8000bac:	d10a      	bne.n	8000bc4 <__lesf2+0x3c>
 8000bae:	2d00      	cmp	r5, #0
 8000bb0:	d01d      	beq.n	8000bee <__lesf2+0x66>
 8000bb2:	2c00      	cmp	r4, #0
 8000bb4:	d12d      	bne.n	8000c12 <__lesf2+0x8a>
 8000bb6:	0048      	lsls	r0, r1, #1
 8000bb8:	3801      	subs	r0, #1
 8000bba:	e011      	b.n	8000be0 <__lesf2+0x58>
 8000bbc:	2d00      	cmp	r5, #0
 8000bbe:	d10e      	bne.n	8000bde <__lesf2+0x56>
 8000bc0:	2a00      	cmp	r2, #0
 8000bc2:	d101      	bne.n	8000bc8 <__lesf2+0x40>
 8000bc4:	2c00      	cmp	r4, #0
 8000bc6:	d0f6      	beq.n	8000bb6 <__lesf2+0x2e>
 8000bc8:	428b      	cmp	r3, r1
 8000bca:	d10c      	bne.n	8000be6 <__lesf2+0x5e>
 8000bcc:	0058      	lsls	r0, r3, #1
 8000bce:	3801      	subs	r0, #1
 8000bd0:	e006      	b.n	8000be0 <__lesf2+0x58>
 8000bd2:	2c00      	cmp	r4, #0
 8000bd4:	d103      	bne.n	8000bde <__lesf2+0x56>
 8000bd6:	28ff      	cmp	r0, #255	@ 0xff
 8000bd8:	d105      	bne.n	8000be6 <__lesf2+0x5e>
 8000bda:	2d00      	cmp	r5, #0
 8000bdc:	d015      	beq.n	8000c0a <__lesf2+0x82>
 8000bde:	2002      	movs	r0, #2
 8000be0:	bd30      	pop	{r4, r5, pc}
 8000be2:	2800      	cmp	r0, #0
 8000be4:	d106      	bne.n	8000bf4 <__lesf2+0x6c>
 8000be6:	2001      	movs	r0, #1
 8000be8:	425b      	negs	r3, r3
 8000bea:	4318      	orrs	r0, r3
 8000bec:	e7f8      	b.n	8000be0 <__lesf2+0x58>
 8000bee:	2c00      	cmp	r4, #0
 8000bf0:	d0f6      	beq.n	8000be0 <__lesf2+0x58>
 8000bf2:	e7f8      	b.n	8000be6 <__lesf2+0x5e>
 8000bf4:	428b      	cmp	r3, r1
 8000bf6:	d1f6      	bne.n	8000be6 <__lesf2+0x5e>
 8000bf8:	4282      	cmp	r2, r0
 8000bfa:	dcf4      	bgt.n	8000be6 <__lesf2+0x5e>
 8000bfc:	dbe6      	blt.n	8000bcc <__lesf2+0x44>
 8000bfe:	42ac      	cmp	r4, r5
 8000c00:	d8f1      	bhi.n	8000be6 <__lesf2+0x5e>
 8000c02:	2000      	movs	r0, #0
 8000c04:	42ac      	cmp	r4, r5
 8000c06:	d2eb      	bcs.n	8000be0 <__lesf2+0x58>
 8000c08:	e7e0      	b.n	8000bcc <__lesf2+0x44>
 8000c0a:	2000      	movs	r0, #0
 8000c0c:	428b      	cmp	r3, r1
 8000c0e:	d1ea      	bne.n	8000be6 <__lesf2+0x5e>
 8000c10:	e7e6      	b.n	8000be0 <__lesf2+0x58>
 8000c12:	428b      	cmp	r3, r1
 8000c14:	d1e7      	bne.n	8000be6 <__lesf2+0x5e>
 8000c16:	e7f2      	b.n	8000bfe <__lesf2+0x76>

08000c18 <__aeabi_fmul>:
 8000c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c1a:	464f      	mov	r7, r9
 8000c1c:	4646      	mov	r6, r8
 8000c1e:	46d6      	mov	lr, sl
 8000c20:	0044      	lsls	r4, r0, #1
 8000c22:	b5c0      	push	{r6, r7, lr}
 8000c24:	0246      	lsls	r6, r0, #9
 8000c26:	1c0f      	adds	r7, r1, #0
 8000c28:	0a76      	lsrs	r6, r6, #9
 8000c2a:	0e24      	lsrs	r4, r4, #24
 8000c2c:	0fc5      	lsrs	r5, r0, #31
 8000c2e:	2c00      	cmp	r4, #0
 8000c30:	d100      	bne.n	8000c34 <__aeabi_fmul+0x1c>
 8000c32:	e0da      	b.n	8000dea <__aeabi_fmul+0x1d2>
 8000c34:	2cff      	cmp	r4, #255	@ 0xff
 8000c36:	d074      	beq.n	8000d22 <__aeabi_fmul+0x10a>
 8000c38:	2380      	movs	r3, #128	@ 0x80
 8000c3a:	00f6      	lsls	r6, r6, #3
 8000c3c:	04db      	lsls	r3, r3, #19
 8000c3e:	431e      	orrs	r6, r3
 8000c40:	2300      	movs	r3, #0
 8000c42:	4699      	mov	r9, r3
 8000c44:	469a      	mov	sl, r3
 8000c46:	3c7f      	subs	r4, #127	@ 0x7f
 8000c48:	027b      	lsls	r3, r7, #9
 8000c4a:	0a5b      	lsrs	r3, r3, #9
 8000c4c:	4698      	mov	r8, r3
 8000c4e:	007b      	lsls	r3, r7, #1
 8000c50:	0e1b      	lsrs	r3, r3, #24
 8000c52:	0fff      	lsrs	r7, r7, #31
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d074      	beq.n	8000d42 <__aeabi_fmul+0x12a>
 8000c58:	2bff      	cmp	r3, #255	@ 0xff
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_fmul+0x46>
 8000c5c:	e08e      	b.n	8000d7c <__aeabi_fmul+0x164>
 8000c5e:	4642      	mov	r2, r8
 8000c60:	2180      	movs	r1, #128	@ 0x80
 8000c62:	00d2      	lsls	r2, r2, #3
 8000c64:	04c9      	lsls	r1, r1, #19
 8000c66:	4311      	orrs	r1, r2
 8000c68:	3b7f      	subs	r3, #127	@ 0x7f
 8000c6a:	002a      	movs	r2, r5
 8000c6c:	18e4      	adds	r4, r4, r3
 8000c6e:	464b      	mov	r3, r9
 8000c70:	407a      	eors	r2, r7
 8000c72:	4688      	mov	r8, r1
 8000c74:	b2d2      	uxtb	r2, r2
 8000c76:	2b0a      	cmp	r3, #10
 8000c78:	dc75      	bgt.n	8000d66 <__aeabi_fmul+0x14e>
 8000c7a:	464b      	mov	r3, r9
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	2b02      	cmp	r3, #2
 8000c80:	dd0f      	ble.n	8000ca2 <__aeabi_fmul+0x8a>
 8000c82:	4649      	mov	r1, r9
 8000c84:	2301      	movs	r3, #1
 8000c86:	408b      	lsls	r3, r1
 8000c88:	21a6      	movs	r1, #166	@ 0xa6
 8000c8a:	00c9      	lsls	r1, r1, #3
 8000c8c:	420b      	tst	r3, r1
 8000c8e:	d169      	bne.n	8000d64 <__aeabi_fmul+0x14c>
 8000c90:	2190      	movs	r1, #144	@ 0x90
 8000c92:	0089      	lsls	r1, r1, #2
 8000c94:	420b      	tst	r3, r1
 8000c96:	d000      	beq.n	8000c9a <__aeabi_fmul+0x82>
 8000c98:	e100      	b.n	8000e9c <__aeabi_fmul+0x284>
 8000c9a:	2188      	movs	r1, #136	@ 0x88
 8000c9c:	4219      	tst	r1, r3
 8000c9e:	d000      	beq.n	8000ca2 <__aeabi_fmul+0x8a>
 8000ca0:	e0f5      	b.n	8000e8e <__aeabi_fmul+0x276>
 8000ca2:	4641      	mov	r1, r8
 8000ca4:	0409      	lsls	r1, r1, #16
 8000ca6:	0c09      	lsrs	r1, r1, #16
 8000ca8:	4643      	mov	r3, r8
 8000caa:	0008      	movs	r0, r1
 8000cac:	0c35      	lsrs	r5, r6, #16
 8000cae:	0436      	lsls	r6, r6, #16
 8000cb0:	0c1b      	lsrs	r3, r3, #16
 8000cb2:	0c36      	lsrs	r6, r6, #16
 8000cb4:	4370      	muls	r0, r6
 8000cb6:	4369      	muls	r1, r5
 8000cb8:	435e      	muls	r6, r3
 8000cba:	435d      	muls	r5, r3
 8000cbc:	1876      	adds	r6, r6, r1
 8000cbe:	0c03      	lsrs	r3, r0, #16
 8000cc0:	199b      	adds	r3, r3, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d903      	bls.n	8000cce <__aeabi_fmul+0xb6>
 8000cc6:	2180      	movs	r1, #128	@ 0x80
 8000cc8:	0249      	lsls	r1, r1, #9
 8000cca:	468c      	mov	ip, r1
 8000ccc:	4465      	add	r5, ip
 8000cce:	0400      	lsls	r0, r0, #16
 8000cd0:	0419      	lsls	r1, r3, #16
 8000cd2:	0c00      	lsrs	r0, r0, #16
 8000cd4:	1809      	adds	r1, r1, r0
 8000cd6:	018e      	lsls	r6, r1, #6
 8000cd8:	1e70      	subs	r0, r6, #1
 8000cda:	4186      	sbcs	r6, r0
 8000cdc:	0c1b      	lsrs	r3, r3, #16
 8000cde:	0e89      	lsrs	r1, r1, #26
 8000ce0:	195b      	adds	r3, r3, r5
 8000ce2:	430e      	orrs	r6, r1
 8000ce4:	019b      	lsls	r3, r3, #6
 8000ce6:	431e      	orrs	r6, r3
 8000ce8:	011b      	lsls	r3, r3, #4
 8000cea:	d46c      	bmi.n	8000dc6 <__aeabi_fmul+0x1ae>
 8000cec:	0023      	movs	r3, r4
 8000cee:	337f      	adds	r3, #127	@ 0x7f
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	dc00      	bgt.n	8000cf6 <__aeabi_fmul+0xde>
 8000cf4:	e0b1      	b.n	8000e5a <__aeabi_fmul+0x242>
 8000cf6:	0015      	movs	r5, r2
 8000cf8:	0771      	lsls	r1, r6, #29
 8000cfa:	d00b      	beq.n	8000d14 <__aeabi_fmul+0xfc>
 8000cfc:	200f      	movs	r0, #15
 8000cfe:	0021      	movs	r1, r4
 8000d00:	4030      	ands	r0, r6
 8000d02:	2804      	cmp	r0, #4
 8000d04:	d006      	beq.n	8000d14 <__aeabi_fmul+0xfc>
 8000d06:	3604      	adds	r6, #4
 8000d08:	0132      	lsls	r2, r6, #4
 8000d0a:	d503      	bpl.n	8000d14 <__aeabi_fmul+0xfc>
 8000d0c:	4b6e      	ldr	r3, [pc, #440]	@ (8000ec8 <__aeabi_fmul+0x2b0>)
 8000d0e:	401e      	ands	r6, r3
 8000d10:	000b      	movs	r3, r1
 8000d12:	3380      	adds	r3, #128	@ 0x80
 8000d14:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d16:	dd00      	ble.n	8000d1a <__aeabi_fmul+0x102>
 8000d18:	e0bd      	b.n	8000e96 <__aeabi_fmul+0x27e>
 8000d1a:	01b2      	lsls	r2, r6, #6
 8000d1c:	0a52      	lsrs	r2, r2, #9
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	e048      	b.n	8000db4 <__aeabi_fmul+0x19c>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d000      	beq.n	8000d28 <__aeabi_fmul+0x110>
 8000d26:	e092      	b.n	8000e4e <__aeabi_fmul+0x236>
 8000d28:	2308      	movs	r3, #8
 8000d2a:	4699      	mov	r9, r3
 8000d2c:	3b06      	subs	r3, #6
 8000d2e:	469a      	mov	sl, r3
 8000d30:	027b      	lsls	r3, r7, #9
 8000d32:	0a5b      	lsrs	r3, r3, #9
 8000d34:	4698      	mov	r8, r3
 8000d36:	007b      	lsls	r3, r7, #1
 8000d38:	24ff      	movs	r4, #255	@ 0xff
 8000d3a:	0e1b      	lsrs	r3, r3, #24
 8000d3c:	0fff      	lsrs	r7, r7, #31
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d18a      	bne.n	8000c58 <__aeabi_fmul+0x40>
 8000d42:	4642      	mov	r2, r8
 8000d44:	2a00      	cmp	r2, #0
 8000d46:	d164      	bne.n	8000e12 <__aeabi_fmul+0x1fa>
 8000d48:	4649      	mov	r1, r9
 8000d4a:	3201      	adds	r2, #1
 8000d4c:	4311      	orrs	r1, r2
 8000d4e:	4689      	mov	r9, r1
 8000d50:	290a      	cmp	r1, #10
 8000d52:	dc08      	bgt.n	8000d66 <__aeabi_fmul+0x14e>
 8000d54:	407d      	eors	r5, r7
 8000d56:	2001      	movs	r0, #1
 8000d58:	b2ea      	uxtb	r2, r5
 8000d5a:	2902      	cmp	r1, #2
 8000d5c:	dc91      	bgt.n	8000c82 <__aeabi_fmul+0x6a>
 8000d5e:	0015      	movs	r5, r2
 8000d60:	2200      	movs	r2, #0
 8000d62:	e027      	b.n	8000db4 <__aeabi_fmul+0x19c>
 8000d64:	0015      	movs	r5, r2
 8000d66:	4653      	mov	r3, sl
 8000d68:	2b02      	cmp	r3, #2
 8000d6a:	d100      	bne.n	8000d6e <__aeabi_fmul+0x156>
 8000d6c:	e093      	b.n	8000e96 <__aeabi_fmul+0x27e>
 8000d6e:	2b03      	cmp	r3, #3
 8000d70:	d01a      	beq.n	8000da8 <__aeabi_fmul+0x190>
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d12c      	bne.n	8000dd0 <__aeabi_fmul+0x1b8>
 8000d76:	2300      	movs	r3, #0
 8000d78:	2200      	movs	r2, #0
 8000d7a:	e01b      	b.n	8000db4 <__aeabi_fmul+0x19c>
 8000d7c:	4643      	mov	r3, r8
 8000d7e:	34ff      	adds	r4, #255	@ 0xff
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d055      	beq.n	8000e30 <__aeabi_fmul+0x218>
 8000d84:	2103      	movs	r1, #3
 8000d86:	464b      	mov	r3, r9
 8000d88:	430b      	orrs	r3, r1
 8000d8a:	0019      	movs	r1, r3
 8000d8c:	2b0a      	cmp	r3, #10
 8000d8e:	dc00      	bgt.n	8000d92 <__aeabi_fmul+0x17a>
 8000d90:	e092      	b.n	8000eb8 <__aeabi_fmul+0x2a0>
 8000d92:	2b0f      	cmp	r3, #15
 8000d94:	d000      	beq.n	8000d98 <__aeabi_fmul+0x180>
 8000d96:	e08c      	b.n	8000eb2 <__aeabi_fmul+0x29a>
 8000d98:	2280      	movs	r2, #128	@ 0x80
 8000d9a:	03d2      	lsls	r2, r2, #15
 8000d9c:	4216      	tst	r6, r2
 8000d9e:	d003      	beq.n	8000da8 <__aeabi_fmul+0x190>
 8000da0:	4643      	mov	r3, r8
 8000da2:	4213      	tst	r3, r2
 8000da4:	d100      	bne.n	8000da8 <__aeabi_fmul+0x190>
 8000da6:	e07d      	b.n	8000ea4 <__aeabi_fmul+0x28c>
 8000da8:	2280      	movs	r2, #128	@ 0x80
 8000daa:	03d2      	lsls	r2, r2, #15
 8000dac:	4332      	orrs	r2, r6
 8000dae:	0252      	lsls	r2, r2, #9
 8000db0:	0a52      	lsrs	r2, r2, #9
 8000db2:	23ff      	movs	r3, #255	@ 0xff
 8000db4:	05d8      	lsls	r0, r3, #23
 8000db6:	07ed      	lsls	r5, r5, #31
 8000db8:	4310      	orrs	r0, r2
 8000dba:	4328      	orrs	r0, r5
 8000dbc:	bce0      	pop	{r5, r6, r7}
 8000dbe:	46ba      	mov	sl, r7
 8000dc0:	46b1      	mov	r9, r6
 8000dc2:	46a8      	mov	r8, r5
 8000dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	0015      	movs	r5, r2
 8000dca:	0871      	lsrs	r1, r6, #1
 8000dcc:	401e      	ands	r6, r3
 8000dce:	430e      	orrs	r6, r1
 8000dd0:	0023      	movs	r3, r4
 8000dd2:	3380      	adds	r3, #128	@ 0x80
 8000dd4:	1c61      	adds	r1, r4, #1
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	dd41      	ble.n	8000e5e <__aeabi_fmul+0x246>
 8000dda:	0772      	lsls	r2, r6, #29
 8000ddc:	d094      	beq.n	8000d08 <__aeabi_fmul+0xf0>
 8000dde:	220f      	movs	r2, #15
 8000de0:	4032      	ands	r2, r6
 8000de2:	2a04      	cmp	r2, #4
 8000de4:	d000      	beq.n	8000de8 <__aeabi_fmul+0x1d0>
 8000de6:	e78e      	b.n	8000d06 <__aeabi_fmul+0xee>
 8000de8:	e78e      	b.n	8000d08 <__aeabi_fmul+0xf0>
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d105      	bne.n	8000dfa <__aeabi_fmul+0x1e2>
 8000dee:	2304      	movs	r3, #4
 8000df0:	4699      	mov	r9, r3
 8000df2:	3b03      	subs	r3, #3
 8000df4:	2400      	movs	r4, #0
 8000df6:	469a      	mov	sl, r3
 8000df8:	e726      	b.n	8000c48 <__aeabi_fmul+0x30>
 8000dfa:	0030      	movs	r0, r6
 8000dfc:	f000 fb80 	bl	8001500 <__clzsi2>
 8000e00:	2476      	movs	r4, #118	@ 0x76
 8000e02:	1f43      	subs	r3, r0, #5
 8000e04:	409e      	lsls	r6, r3
 8000e06:	2300      	movs	r3, #0
 8000e08:	4264      	negs	r4, r4
 8000e0a:	4699      	mov	r9, r3
 8000e0c:	469a      	mov	sl, r3
 8000e0e:	1a24      	subs	r4, r4, r0
 8000e10:	e71a      	b.n	8000c48 <__aeabi_fmul+0x30>
 8000e12:	4640      	mov	r0, r8
 8000e14:	f000 fb74 	bl	8001500 <__clzsi2>
 8000e18:	464b      	mov	r3, r9
 8000e1a:	1a24      	subs	r4, r4, r0
 8000e1c:	3c76      	subs	r4, #118	@ 0x76
 8000e1e:	2b0a      	cmp	r3, #10
 8000e20:	dca1      	bgt.n	8000d66 <__aeabi_fmul+0x14e>
 8000e22:	4643      	mov	r3, r8
 8000e24:	3805      	subs	r0, #5
 8000e26:	4083      	lsls	r3, r0
 8000e28:	407d      	eors	r5, r7
 8000e2a:	4698      	mov	r8, r3
 8000e2c:	b2ea      	uxtb	r2, r5
 8000e2e:	e724      	b.n	8000c7a <__aeabi_fmul+0x62>
 8000e30:	464a      	mov	r2, r9
 8000e32:	3302      	adds	r3, #2
 8000e34:	4313      	orrs	r3, r2
 8000e36:	002a      	movs	r2, r5
 8000e38:	407a      	eors	r2, r7
 8000e3a:	b2d2      	uxtb	r2, r2
 8000e3c:	2b0a      	cmp	r3, #10
 8000e3e:	dc92      	bgt.n	8000d66 <__aeabi_fmul+0x14e>
 8000e40:	4649      	mov	r1, r9
 8000e42:	0015      	movs	r5, r2
 8000e44:	2900      	cmp	r1, #0
 8000e46:	d026      	beq.n	8000e96 <__aeabi_fmul+0x27e>
 8000e48:	4699      	mov	r9, r3
 8000e4a:	2002      	movs	r0, #2
 8000e4c:	e719      	b.n	8000c82 <__aeabi_fmul+0x6a>
 8000e4e:	230c      	movs	r3, #12
 8000e50:	4699      	mov	r9, r3
 8000e52:	3b09      	subs	r3, #9
 8000e54:	24ff      	movs	r4, #255	@ 0xff
 8000e56:	469a      	mov	sl, r3
 8000e58:	e6f6      	b.n	8000c48 <__aeabi_fmul+0x30>
 8000e5a:	0015      	movs	r5, r2
 8000e5c:	0021      	movs	r1, r4
 8000e5e:	2201      	movs	r2, #1
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	2b1b      	cmp	r3, #27
 8000e64:	dd00      	ble.n	8000e68 <__aeabi_fmul+0x250>
 8000e66:	e786      	b.n	8000d76 <__aeabi_fmul+0x15e>
 8000e68:	319e      	adds	r1, #158	@ 0x9e
 8000e6a:	0032      	movs	r2, r6
 8000e6c:	408e      	lsls	r6, r1
 8000e6e:	40da      	lsrs	r2, r3
 8000e70:	1e73      	subs	r3, r6, #1
 8000e72:	419e      	sbcs	r6, r3
 8000e74:	4332      	orrs	r2, r6
 8000e76:	0753      	lsls	r3, r2, #29
 8000e78:	d004      	beq.n	8000e84 <__aeabi_fmul+0x26c>
 8000e7a:	230f      	movs	r3, #15
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	2b04      	cmp	r3, #4
 8000e80:	d000      	beq.n	8000e84 <__aeabi_fmul+0x26c>
 8000e82:	3204      	adds	r2, #4
 8000e84:	0153      	lsls	r3, r2, #5
 8000e86:	d510      	bpl.n	8000eaa <__aeabi_fmul+0x292>
 8000e88:	2301      	movs	r3, #1
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	e792      	b.n	8000db4 <__aeabi_fmul+0x19c>
 8000e8e:	003d      	movs	r5, r7
 8000e90:	4646      	mov	r6, r8
 8000e92:	4682      	mov	sl, r0
 8000e94:	e767      	b.n	8000d66 <__aeabi_fmul+0x14e>
 8000e96:	23ff      	movs	r3, #255	@ 0xff
 8000e98:	2200      	movs	r2, #0
 8000e9a:	e78b      	b.n	8000db4 <__aeabi_fmul+0x19c>
 8000e9c:	2280      	movs	r2, #128	@ 0x80
 8000e9e:	2500      	movs	r5, #0
 8000ea0:	03d2      	lsls	r2, r2, #15
 8000ea2:	e786      	b.n	8000db2 <__aeabi_fmul+0x19a>
 8000ea4:	003d      	movs	r5, r7
 8000ea6:	431a      	orrs	r2, r3
 8000ea8:	e783      	b.n	8000db2 <__aeabi_fmul+0x19a>
 8000eaa:	0192      	lsls	r2, r2, #6
 8000eac:	2300      	movs	r3, #0
 8000eae:	0a52      	lsrs	r2, r2, #9
 8000eb0:	e780      	b.n	8000db4 <__aeabi_fmul+0x19c>
 8000eb2:	003d      	movs	r5, r7
 8000eb4:	4646      	mov	r6, r8
 8000eb6:	e777      	b.n	8000da8 <__aeabi_fmul+0x190>
 8000eb8:	002a      	movs	r2, r5
 8000eba:	2301      	movs	r3, #1
 8000ebc:	407a      	eors	r2, r7
 8000ebe:	408b      	lsls	r3, r1
 8000ec0:	2003      	movs	r0, #3
 8000ec2:	b2d2      	uxtb	r2, r2
 8000ec4:	e6e9      	b.n	8000c9a <__aeabi_fmul+0x82>
 8000ec6:	46c0      	nop			@ (mov r8, r8)
 8000ec8:	f7ffffff 	.word	0xf7ffffff

08000ecc <__aeabi_fsub>:
 8000ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ece:	4647      	mov	r7, r8
 8000ed0:	46ce      	mov	lr, r9
 8000ed2:	0243      	lsls	r3, r0, #9
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	0a5f      	lsrs	r7, r3, #9
 8000ed8:	099b      	lsrs	r3, r3, #6
 8000eda:	0045      	lsls	r5, r0, #1
 8000edc:	004a      	lsls	r2, r1, #1
 8000ede:	469c      	mov	ip, r3
 8000ee0:	024b      	lsls	r3, r1, #9
 8000ee2:	0fc4      	lsrs	r4, r0, #31
 8000ee4:	0fce      	lsrs	r6, r1, #31
 8000ee6:	0e2d      	lsrs	r5, r5, #24
 8000ee8:	0a58      	lsrs	r0, r3, #9
 8000eea:	0e12      	lsrs	r2, r2, #24
 8000eec:	0999      	lsrs	r1, r3, #6
 8000eee:	2aff      	cmp	r2, #255	@ 0xff
 8000ef0:	d06b      	beq.n	8000fca <__aeabi_fsub+0xfe>
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	405e      	eors	r6, r3
 8000ef6:	1aab      	subs	r3, r5, r2
 8000ef8:	42b4      	cmp	r4, r6
 8000efa:	d04b      	beq.n	8000f94 <__aeabi_fsub+0xc8>
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	dc00      	bgt.n	8000f02 <__aeabi_fsub+0x36>
 8000f00:	e0ff      	b.n	8001102 <__aeabi_fsub+0x236>
 8000f02:	2a00      	cmp	r2, #0
 8000f04:	d100      	bne.n	8000f08 <__aeabi_fsub+0x3c>
 8000f06:	e088      	b.n	800101a <__aeabi_fsub+0x14e>
 8000f08:	2dff      	cmp	r5, #255	@ 0xff
 8000f0a:	d100      	bne.n	8000f0e <__aeabi_fsub+0x42>
 8000f0c:	e0ef      	b.n	80010ee <__aeabi_fsub+0x222>
 8000f0e:	2280      	movs	r2, #128	@ 0x80
 8000f10:	04d2      	lsls	r2, r2, #19
 8000f12:	4311      	orrs	r1, r2
 8000f14:	2001      	movs	r0, #1
 8000f16:	2b1b      	cmp	r3, #27
 8000f18:	dc08      	bgt.n	8000f2c <__aeabi_fsub+0x60>
 8000f1a:	0008      	movs	r0, r1
 8000f1c:	2220      	movs	r2, #32
 8000f1e:	40d8      	lsrs	r0, r3
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	4099      	lsls	r1, r3
 8000f24:	000b      	movs	r3, r1
 8000f26:	1e5a      	subs	r2, r3, #1
 8000f28:	4193      	sbcs	r3, r2
 8000f2a:	4318      	orrs	r0, r3
 8000f2c:	4663      	mov	r3, ip
 8000f2e:	1a1b      	subs	r3, r3, r0
 8000f30:	469c      	mov	ip, r3
 8000f32:	4663      	mov	r3, ip
 8000f34:	015b      	lsls	r3, r3, #5
 8000f36:	d400      	bmi.n	8000f3a <__aeabi_fsub+0x6e>
 8000f38:	e0cd      	b.n	80010d6 <__aeabi_fsub+0x20a>
 8000f3a:	4663      	mov	r3, ip
 8000f3c:	019f      	lsls	r7, r3, #6
 8000f3e:	09bf      	lsrs	r7, r7, #6
 8000f40:	0038      	movs	r0, r7
 8000f42:	f000 fadd 	bl	8001500 <__clzsi2>
 8000f46:	003b      	movs	r3, r7
 8000f48:	3805      	subs	r0, #5
 8000f4a:	4083      	lsls	r3, r0
 8000f4c:	4285      	cmp	r5, r0
 8000f4e:	dc00      	bgt.n	8000f52 <__aeabi_fsub+0x86>
 8000f50:	e0a2      	b.n	8001098 <__aeabi_fsub+0x1cc>
 8000f52:	4ab7      	ldr	r2, [pc, #732]	@ (8001230 <__aeabi_fsub+0x364>)
 8000f54:	1a2d      	subs	r5, r5, r0
 8000f56:	401a      	ands	r2, r3
 8000f58:	4694      	mov	ip, r2
 8000f5a:	075a      	lsls	r2, r3, #29
 8000f5c:	d100      	bne.n	8000f60 <__aeabi_fsub+0x94>
 8000f5e:	e0c3      	b.n	80010e8 <__aeabi_fsub+0x21c>
 8000f60:	220f      	movs	r2, #15
 8000f62:	4013      	ands	r3, r2
 8000f64:	2b04      	cmp	r3, #4
 8000f66:	d100      	bne.n	8000f6a <__aeabi_fsub+0x9e>
 8000f68:	e0be      	b.n	80010e8 <__aeabi_fsub+0x21c>
 8000f6a:	2304      	movs	r3, #4
 8000f6c:	4698      	mov	r8, r3
 8000f6e:	44c4      	add	ip, r8
 8000f70:	4663      	mov	r3, ip
 8000f72:	015b      	lsls	r3, r3, #5
 8000f74:	d400      	bmi.n	8000f78 <__aeabi_fsub+0xac>
 8000f76:	e0b7      	b.n	80010e8 <__aeabi_fsub+0x21c>
 8000f78:	1c68      	adds	r0, r5, #1
 8000f7a:	2dfe      	cmp	r5, #254	@ 0xfe
 8000f7c:	d000      	beq.n	8000f80 <__aeabi_fsub+0xb4>
 8000f7e:	e0a5      	b.n	80010cc <__aeabi_fsub+0x200>
 8000f80:	20ff      	movs	r0, #255	@ 0xff
 8000f82:	2200      	movs	r2, #0
 8000f84:	05c0      	lsls	r0, r0, #23
 8000f86:	4310      	orrs	r0, r2
 8000f88:	07e4      	lsls	r4, r4, #31
 8000f8a:	4320      	orrs	r0, r4
 8000f8c:	bcc0      	pop	{r6, r7}
 8000f8e:	46b9      	mov	r9, r7
 8000f90:	46b0      	mov	r8, r6
 8000f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	dc00      	bgt.n	8000f9a <__aeabi_fsub+0xce>
 8000f98:	e1eb      	b.n	8001372 <__aeabi_fsub+0x4a6>
 8000f9a:	2a00      	cmp	r2, #0
 8000f9c:	d046      	beq.n	800102c <__aeabi_fsub+0x160>
 8000f9e:	2dff      	cmp	r5, #255	@ 0xff
 8000fa0:	d100      	bne.n	8000fa4 <__aeabi_fsub+0xd8>
 8000fa2:	e0a4      	b.n	80010ee <__aeabi_fsub+0x222>
 8000fa4:	2280      	movs	r2, #128	@ 0x80
 8000fa6:	04d2      	lsls	r2, r2, #19
 8000fa8:	4311      	orrs	r1, r2
 8000faa:	2b1b      	cmp	r3, #27
 8000fac:	dc00      	bgt.n	8000fb0 <__aeabi_fsub+0xe4>
 8000fae:	e0fb      	b.n	80011a8 <__aeabi_fsub+0x2dc>
 8000fb0:	2305      	movs	r3, #5
 8000fb2:	4698      	mov	r8, r3
 8000fb4:	002b      	movs	r3, r5
 8000fb6:	44c4      	add	ip, r8
 8000fb8:	4662      	mov	r2, ip
 8000fba:	08d7      	lsrs	r7, r2, #3
 8000fbc:	2bff      	cmp	r3, #255	@ 0xff
 8000fbe:	d100      	bne.n	8000fc2 <__aeabi_fsub+0xf6>
 8000fc0:	e095      	b.n	80010ee <__aeabi_fsub+0x222>
 8000fc2:	027a      	lsls	r2, r7, #9
 8000fc4:	0a52      	lsrs	r2, r2, #9
 8000fc6:	b2d8      	uxtb	r0, r3
 8000fc8:	e7dc      	b.n	8000f84 <__aeabi_fsub+0xb8>
 8000fca:	002b      	movs	r3, r5
 8000fcc:	3bff      	subs	r3, #255	@ 0xff
 8000fce:	4699      	mov	r9, r3
 8000fd0:	2900      	cmp	r1, #0
 8000fd2:	d118      	bne.n	8001006 <__aeabi_fsub+0x13a>
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	405e      	eors	r6, r3
 8000fd8:	42b4      	cmp	r4, r6
 8000fda:	d100      	bne.n	8000fde <__aeabi_fsub+0x112>
 8000fdc:	e0ca      	b.n	8001174 <__aeabi_fsub+0x2a8>
 8000fde:	464b      	mov	r3, r9
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d02d      	beq.n	8001040 <__aeabi_fsub+0x174>
 8000fe4:	2d00      	cmp	r5, #0
 8000fe6:	d000      	beq.n	8000fea <__aeabi_fsub+0x11e>
 8000fe8:	e13c      	b.n	8001264 <__aeabi_fsub+0x398>
 8000fea:	23ff      	movs	r3, #255	@ 0xff
 8000fec:	4664      	mov	r4, ip
 8000fee:	2c00      	cmp	r4, #0
 8000ff0:	d100      	bne.n	8000ff4 <__aeabi_fsub+0x128>
 8000ff2:	e15f      	b.n	80012b4 <__aeabi_fsub+0x3e8>
 8000ff4:	1e5d      	subs	r5, r3, #1
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d100      	bne.n	8000ffc <__aeabi_fsub+0x130>
 8000ffa:	e174      	b.n	80012e6 <__aeabi_fsub+0x41a>
 8000ffc:	0034      	movs	r4, r6
 8000ffe:	2bff      	cmp	r3, #255	@ 0xff
 8001000:	d074      	beq.n	80010ec <__aeabi_fsub+0x220>
 8001002:	002b      	movs	r3, r5
 8001004:	e103      	b.n	800120e <__aeabi_fsub+0x342>
 8001006:	42b4      	cmp	r4, r6
 8001008:	d100      	bne.n	800100c <__aeabi_fsub+0x140>
 800100a:	e09c      	b.n	8001146 <__aeabi_fsub+0x27a>
 800100c:	2b00      	cmp	r3, #0
 800100e:	d017      	beq.n	8001040 <__aeabi_fsub+0x174>
 8001010:	2d00      	cmp	r5, #0
 8001012:	d0ea      	beq.n	8000fea <__aeabi_fsub+0x11e>
 8001014:	0007      	movs	r7, r0
 8001016:	0034      	movs	r4, r6
 8001018:	e06c      	b.n	80010f4 <__aeabi_fsub+0x228>
 800101a:	2900      	cmp	r1, #0
 800101c:	d0cc      	beq.n	8000fb8 <__aeabi_fsub+0xec>
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	2b01      	cmp	r3, #1
 8001022:	d02b      	beq.n	800107c <__aeabi_fsub+0x1b0>
 8001024:	2bff      	cmp	r3, #255	@ 0xff
 8001026:	d062      	beq.n	80010ee <__aeabi_fsub+0x222>
 8001028:	0013      	movs	r3, r2
 800102a:	e773      	b.n	8000f14 <__aeabi_fsub+0x48>
 800102c:	2900      	cmp	r1, #0
 800102e:	d0c3      	beq.n	8000fb8 <__aeabi_fsub+0xec>
 8001030:	1e5a      	subs	r2, r3, #1
 8001032:	2b01      	cmp	r3, #1
 8001034:	d100      	bne.n	8001038 <__aeabi_fsub+0x16c>
 8001036:	e11e      	b.n	8001276 <__aeabi_fsub+0x3aa>
 8001038:	2bff      	cmp	r3, #255	@ 0xff
 800103a:	d058      	beq.n	80010ee <__aeabi_fsub+0x222>
 800103c:	0013      	movs	r3, r2
 800103e:	e7b4      	b.n	8000faa <__aeabi_fsub+0xde>
 8001040:	22fe      	movs	r2, #254	@ 0xfe
 8001042:	1c6b      	adds	r3, r5, #1
 8001044:	421a      	tst	r2, r3
 8001046:	d10d      	bne.n	8001064 <__aeabi_fsub+0x198>
 8001048:	2d00      	cmp	r5, #0
 800104a:	d060      	beq.n	800110e <__aeabi_fsub+0x242>
 800104c:	4663      	mov	r3, ip
 800104e:	2b00      	cmp	r3, #0
 8001050:	d000      	beq.n	8001054 <__aeabi_fsub+0x188>
 8001052:	e120      	b.n	8001296 <__aeabi_fsub+0x3ca>
 8001054:	2900      	cmp	r1, #0
 8001056:	d000      	beq.n	800105a <__aeabi_fsub+0x18e>
 8001058:	e128      	b.n	80012ac <__aeabi_fsub+0x3e0>
 800105a:	2280      	movs	r2, #128	@ 0x80
 800105c:	2400      	movs	r4, #0
 800105e:	20ff      	movs	r0, #255	@ 0xff
 8001060:	03d2      	lsls	r2, r2, #15
 8001062:	e78f      	b.n	8000f84 <__aeabi_fsub+0xb8>
 8001064:	4663      	mov	r3, ip
 8001066:	1a5f      	subs	r7, r3, r1
 8001068:	017b      	lsls	r3, r7, #5
 800106a:	d500      	bpl.n	800106e <__aeabi_fsub+0x1a2>
 800106c:	e0fe      	b.n	800126c <__aeabi_fsub+0x3a0>
 800106e:	2f00      	cmp	r7, #0
 8001070:	d000      	beq.n	8001074 <__aeabi_fsub+0x1a8>
 8001072:	e765      	b.n	8000f40 <__aeabi_fsub+0x74>
 8001074:	2400      	movs	r4, #0
 8001076:	2000      	movs	r0, #0
 8001078:	2200      	movs	r2, #0
 800107a:	e783      	b.n	8000f84 <__aeabi_fsub+0xb8>
 800107c:	4663      	mov	r3, ip
 800107e:	1a59      	subs	r1, r3, r1
 8001080:	014b      	lsls	r3, r1, #5
 8001082:	d400      	bmi.n	8001086 <__aeabi_fsub+0x1ba>
 8001084:	e119      	b.n	80012ba <__aeabi_fsub+0x3ee>
 8001086:	018f      	lsls	r7, r1, #6
 8001088:	09bf      	lsrs	r7, r7, #6
 800108a:	0038      	movs	r0, r7
 800108c:	f000 fa38 	bl	8001500 <__clzsi2>
 8001090:	003b      	movs	r3, r7
 8001092:	3805      	subs	r0, #5
 8001094:	4083      	lsls	r3, r0
 8001096:	2501      	movs	r5, #1
 8001098:	2220      	movs	r2, #32
 800109a:	1b40      	subs	r0, r0, r5
 800109c:	3001      	adds	r0, #1
 800109e:	1a12      	subs	r2, r2, r0
 80010a0:	0019      	movs	r1, r3
 80010a2:	4093      	lsls	r3, r2
 80010a4:	40c1      	lsrs	r1, r0
 80010a6:	1e5a      	subs	r2, r3, #1
 80010a8:	4193      	sbcs	r3, r2
 80010aa:	4319      	orrs	r1, r3
 80010ac:	468c      	mov	ip, r1
 80010ae:	1e0b      	subs	r3, r1, #0
 80010b0:	d0e1      	beq.n	8001076 <__aeabi_fsub+0x1aa>
 80010b2:	075b      	lsls	r3, r3, #29
 80010b4:	d100      	bne.n	80010b8 <__aeabi_fsub+0x1ec>
 80010b6:	e152      	b.n	800135e <__aeabi_fsub+0x492>
 80010b8:	230f      	movs	r3, #15
 80010ba:	2500      	movs	r5, #0
 80010bc:	400b      	ands	r3, r1
 80010be:	2b04      	cmp	r3, #4
 80010c0:	d000      	beq.n	80010c4 <__aeabi_fsub+0x1f8>
 80010c2:	e752      	b.n	8000f6a <__aeabi_fsub+0x9e>
 80010c4:	2001      	movs	r0, #1
 80010c6:	014a      	lsls	r2, r1, #5
 80010c8:	d400      	bmi.n	80010cc <__aeabi_fsub+0x200>
 80010ca:	e092      	b.n	80011f2 <__aeabi_fsub+0x326>
 80010cc:	b2c0      	uxtb	r0, r0
 80010ce:	4663      	mov	r3, ip
 80010d0:	019a      	lsls	r2, r3, #6
 80010d2:	0a52      	lsrs	r2, r2, #9
 80010d4:	e756      	b.n	8000f84 <__aeabi_fsub+0xb8>
 80010d6:	4663      	mov	r3, ip
 80010d8:	075b      	lsls	r3, r3, #29
 80010da:	d005      	beq.n	80010e8 <__aeabi_fsub+0x21c>
 80010dc:	230f      	movs	r3, #15
 80010de:	4662      	mov	r2, ip
 80010e0:	4013      	ands	r3, r2
 80010e2:	2b04      	cmp	r3, #4
 80010e4:	d000      	beq.n	80010e8 <__aeabi_fsub+0x21c>
 80010e6:	e740      	b.n	8000f6a <__aeabi_fsub+0x9e>
 80010e8:	002b      	movs	r3, r5
 80010ea:	e765      	b.n	8000fb8 <__aeabi_fsub+0xec>
 80010ec:	0007      	movs	r7, r0
 80010ee:	2f00      	cmp	r7, #0
 80010f0:	d100      	bne.n	80010f4 <__aeabi_fsub+0x228>
 80010f2:	e745      	b.n	8000f80 <__aeabi_fsub+0xb4>
 80010f4:	2280      	movs	r2, #128	@ 0x80
 80010f6:	03d2      	lsls	r2, r2, #15
 80010f8:	433a      	orrs	r2, r7
 80010fa:	0252      	lsls	r2, r2, #9
 80010fc:	20ff      	movs	r0, #255	@ 0xff
 80010fe:	0a52      	lsrs	r2, r2, #9
 8001100:	e740      	b.n	8000f84 <__aeabi_fsub+0xb8>
 8001102:	2b00      	cmp	r3, #0
 8001104:	d179      	bne.n	80011fa <__aeabi_fsub+0x32e>
 8001106:	22fe      	movs	r2, #254	@ 0xfe
 8001108:	1c6b      	adds	r3, r5, #1
 800110a:	421a      	tst	r2, r3
 800110c:	d1aa      	bne.n	8001064 <__aeabi_fsub+0x198>
 800110e:	4663      	mov	r3, ip
 8001110:	2b00      	cmp	r3, #0
 8001112:	d100      	bne.n	8001116 <__aeabi_fsub+0x24a>
 8001114:	e0f5      	b.n	8001302 <__aeabi_fsub+0x436>
 8001116:	2900      	cmp	r1, #0
 8001118:	d100      	bne.n	800111c <__aeabi_fsub+0x250>
 800111a:	e0d1      	b.n	80012c0 <__aeabi_fsub+0x3f4>
 800111c:	1a5f      	subs	r7, r3, r1
 800111e:	2380      	movs	r3, #128	@ 0x80
 8001120:	04db      	lsls	r3, r3, #19
 8001122:	421f      	tst	r7, r3
 8001124:	d100      	bne.n	8001128 <__aeabi_fsub+0x25c>
 8001126:	e10e      	b.n	8001346 <__aeabi_fsub+0x47a>
 8001128:	4662      	mov	r2, ip
 800112a:	2401      	movs	r4, #1
 800112c:	1a8a      	subs	r2, r1, r2
 800112e:	4694      	mov	ip, r2
 8001130:	2000      	movs	r0, #0
 8001132:	4034      	ands	r4, r6
 8001134:	2a00      	cmp	r2, #0
 8001136:	d100      	bne.n	800113a <__aeabi_fsub+0x26e>
 8001138:	e724      	b.n	8000f84 <__aeabi_fsub+0xb8>
 800113a:	2001      	movs	r0, #1
 800113c:	421a      	tst	r2, r3
 800113e:	d1c6      	bne.n	80010ce <__aeabi_fsub+0x202>
 8001140:	2300      	movs	r3, #0
 8001142:	08d7      	lsrs	r7, r2, #3
 8001144:	e73d      	b.n	8000fc2 <__aeabi_fsub+0xf6>
 8001146:	2b00      	cmp	r3, #0
 8001148:	d017      	beq.n	800117a <__aeabi_fsub+0x2ae>
 800114a:	2d00      	cmp	r5, #0
 800114c:	d000      	beq.n	8001150 <__aeabi_fsub+0x284>
 800114e:	e0af      	b.n	80012b0 <__aeabi_fsub+0x3e4>
 8001150:	23ff      	movs	r3, #255	@ 0xff
 8001152:	4665      	mov	r5, ip
 8001154:	2d00      	cmp	r5, #0
 8001156:	d100      	bne.n	800115a <__aeabi_fsub+0x28e>
 8001158:	e0ad      	b.n	80012b6 <__aeabi_fsub+0x3ea>
 800115a:	1e5e      	subs	r6, r3, #1
 800115c:	2b01      	cmp	r3, #1
 800115e:	d100      	bne.n	8001162 <__aeabi_fsub+0x296>
 8001160:	e089      	b.n	8001276 <__aeabi_fsub+0x3aa>
 8001162:	2bff      	cmp	r3, #255	@ 0xff
 8001164:	d0c2      	beq.n	80010ec <__aeabi_fsub+0x220>
 8001166:	2e1b      	cmp	r6, #27
 8001168:	dc00      	bgt.n	800116c <__aeabi_fsub+0x2a0>
 800116a:	e0ab      	b.n	80012c4 <__aeabi_fsub+0x3f8>
 800116c:	1d4b      	adds	r3, r1, #5
 800116e:	469c      	mov	ip, r3
 8001170:	0013      	movs	r3, r2
 8001172:	e721      	b.n	8000fb8 <__aeabi_fsub+0xec>
 8001174:	464b      	mov	r3, r9
 8001176:	2b00      	cmp	r3, #0
 8001178:	d170      	bne.n	800125c <__aeabi_fsub+0x390>
 800117a:	22fe      	movs	r2, #254	@ 0xfe
 800117c:	1c6b      	adds	r3, r5, #1
 800117e:	421a      	tst	r2, r3
 8001180:	d15e      	bne.n	8001240 <__aeabi_fsub+0x374>
 8001182:	2d00      	cmp	r5, #0
 8001184:	d000      	beq.n	8001188 <__aeabi_fsub+0x2bc>
 8001186:	e0c3      	b.n	8001310 <__aeabi_fsub+0x444>
 8001188:	4663      	mov	r3, ip
 800118a:	2b00      	cmp	r3, #0
 800118c:	d100      	bne.n	8001190 <__aeabi_fsub+0x2c4>
 800118e:	e0d0      	b.n	8001332 <__aeabi_fsub+0x466>
 8001190:	2900      	cmp	r1, #0
 8001192:	d100      	bne.n	8001196 <__aeabi_fsub+0x2ca>
 8001194:	e094      	b.n	80012c0 <__aeabi_fsub+0x3f4>
 8001196:	000a      	movs	r2, r1
 8001198:	4462      	add	r2, ip
 800119a:	0153      	lsls	r3, r2, #5
 800119c:	d400      	bmi.n	80011a0 <__aeabi_fsub+0x2d4>
 800119e:	e0d8      	b.n	8001352 <__aeabi_fsub+0x486>
 80011a0:	0192      	lsls	r2, r2, #6
 80011a2:	2001      	movs	r0, #1
 80011a4:	0a52      	lsrs	r2, r2, #9
 80011a6:	e6ed      	b.n	8000f84 <__aeabi_fsub+0xb8>
 80011a8:	0008      	movs	r0, r1
 80011aa:	2220      	movs	r2, #32
 80011ac:	40d8      	lsrs	r0, r3
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	4099      	lsls	r1, r3
 80011b2:	000b      	movs	r3, r1
 80011b4:	1e5a      	subs	r2, r3, #1
 80011b6:	4193      	sbcs	r3, r2
 80011b8:	4303      	orrs	r3, r0
 80011ba:	449c      	add	ip, r3
 80011bc:	4663      	mov	r3, ip
 80011be:	015b      	lsls	r3, r3, #5
 80011c0:	d589      	bpl.n	80010d6 <__aeabi_fsub+0x20a>
 80011c2:	3501      	adds	r5, #1
 80011c4:	2dff      	cmp	r5, #255	@ 0xff
 80011c6:	d100      	bne.n	80011ca <__aeabi_fsub+0x2fe>
 80011c8:	e6da      	b.n	8000f80 <__aeabi_fsub+0xb4>
 80011ca:	4662      	mov	r2, ip
 80011cc:	2301      	movs	r3, #1
 80011ce:	4919      	ldr	r1, [pc, #100]	@ (8001234 <__aeabi_fsub+0x368>)
 80011d0:	4013      	ands	r3, r2
 80011d2:	0852      	lsrs	r2, r2, #1
 80011d4:	400a      	ands	r2, r1
 80011d6:	431a      	orrs	r2, r3
 80011d8:	0013      	movs	r3, r2
 80011da:	4694      	mov	ip, r2
 80011dc:	075b      	lsls	r3, r3, #29
 80011de:	d004      	beq.n	80011ea <__aeabi_fsub+0x31e>
 80011e0:	230f      	movs	r3, #15
 80011e2:	4013      	ands	r3, r2
 80011e4:	2b04      	cmp	r3, #4
 80011e6:	d000      	beq.n	80011ea <__aeabi_fsub+0x31e>
 80011e8:	e6bf      	b.n	8000f6a <__aeabi_fsub+0x9e>
 80011ea:	4663      	mov	r3, ip
 80011ec:	015b      	lsls	r3, r3, #5
 80011ee:	d500      	bpl.n	80011f2 <__aeabi_fsub+0x326>
 80011f0:	e6c2      	b.n	8000f78 <__aeabi_fsub+0xac>
 80011f2:	4663      	mov	r3, ip
 80011f4:	08df      	lsrs	r7, r3, #3
 80011f6:	002b      	movs	r3, r5
 80011f8:	e6e3      	b.n	8000fc2 <__aeabi_fsub+0xf6>
 80011fa:	1b53      	subs	r3, r2, r5
 80011fc:	2d00      	cmp	r5, #0
 80011fe:	d100      	bne.n	8001202 <__aeabi_fsub+0x336>
 8001200:	e6f4      	b.n	8000fec <__aeabi_fsub+0x120>
 8001202:	2080      	movs	r0, #128	@ 0x80
 8001204:	4664      	mov	r4, ip
 8001206:	04c0      	lsls	r0, r0, #19
 8001208:	4304      	orrs	r4, r0
 800120a:	46a4      	mov	ip, r4
 800120c:	0034      	movs	r4, r6
 800120e:	2001      	movs	r0, #1
 8001210:	2b1b      	cmp	r3, #27
 8001212:	dc09      	bgt.n	8001228 <__aeabi_fsub+0x35c>
 8001214:	2520      	movs	r5, #32
 8001216:	4660      	mov	r0, ip
 8001218:	40d8      	lsrs	r0, r3
 800121a:	1aeb      	subs	r3, r5, r3
 800121c:	4665      	mov	r5, ip
 800121e:	409d      	lsls	r5, r3
 8001220:	002b      	movs	r3, r5
 8001222:	1e5d      	subs	r5, r3, #1
 8001224:	41ab      	sbcs	r3, r5
 8001226:	4318      	orrs	r0, r3
 8001228:	1a0b      	subs	r3, r1, r0
 800122a:	469c      	mov	ip, r3
 800122c:	0015      	movs	r5, r2
 800122e:	e680      	b.n	8000f32 <__aeabi_fsub+0x66>
 8001230:	fbffffff 	.word	0xfbffffff
 8001234:	7dffffff 	.word	0x7dffffff
 8001238:	22fe      	movs	r2, #254	@ 0xfe
 800123a:	1c6b      	adds	r3, r5, #1
 800123c:	4213      	tst	r3, r2
 800123e:	d0a3      	beq.n	8001188 <__aeabi_fsub+0x2bc>
 8001240:	2bff      	cmp	r3, #255	@ 0xff
 8001242:	d100      	bne.n	8001246 <__aeabi_fsub+0x37a>
 8001244:	e69c      	b.n	8000f80 <__aeabi_fsub+0xb4>
 8001246:	4461      	add	r1, ip
 8001248:	0849      	lsrs	r1, r1, #1
 800124a:	074a      	lsls	r2, r1, #29
 800124c:	d049      	beq.n	80012e2 <__aeabi_fsub+0x416>
 800124e:	220f      	movs	r2, #15
 8001250:	400a      	ands	r2, r1
 8001252:	2a04      	cmp	r2, #4
 8001254:	d045      	beq.n	80012e2 <__aeabi_fsub+0x416>
 8001256:	1d0a      	adds	r2, r1, #4
 8001258:	4694      	mov	ip, r2
 800125a:	e6ad      	b.n	8000fb8 <__aeabi_fsub+0xec>
 800125c:	2d00      	cmp	r5, #0
 800125e:	d100      	bne.n	8001262 <__aeabi_fsub+0x396>
 8001260:	e776      	b.n	8001150 <__aeabi_fsub+0x284>
 8001262:	e68d      	b.n	8000f80 <__aeabi_fsub+0xb4>
 8001264:	0034      	movs	r4, r6
 8001266:	20ff      	movs	r0, #255	@ 0xff
 8001268:	2200      	movs	r2, #0
 800126a:	e68b      	b.n	8000f84 <__aeabi_fsub+0xb8>
 800126c:	4663      	mov	r3, ip
 800126e:	2401      	movs	r4, #1
 8001270:	1acf      	subs	r7, r1, r3
 8001272:	4034      	ands	r4, r6
 8001274:	e664      	b.n	8000f40 <__aeabi_fsub+0x74>
 8001276:	4461      	add	r1, ip
 8001278:	014b      	lsls	r3, r1, #5
 800127a:	d56d      	bpl.n	8001358 <__aeabi_fsub+0x48c>
 800127c:	0848      	lsrs	r0, r1, #1
 800127e:	4944      	ldr	r1, [pc, #272]	@ (8001390 <__aeabi_fsub+0x4c4>)
 8001280:	4001      	ands	r1, r0
 8001282:	0743      	lsls	r3, r0, #29
 8001284:	d02c      	beq.n	80012e0 <__aeabi_fsub+0x414>
 8001286:	230f      	movs	r3, #15
 8001288:	4003      	ands	r3, r0
 800128a:	2b04      	cmp	r3, #4
 800128c:	d028      	beq.n	80012e0 <__aeabi_fsub+0x414>
 800128e:	1d0b      	adds	r3, r1, #4
 8001290:	469c      	mov	ip, r3
 8001292:	2302      	movs	r3, #2
 8001294:	e690      	b.n	8000fb8 <__aeabi_fsub+0xec>
 8001296:	2900      	cmp	r1, #0
 8001298:	d100      	bne.n	800129c <__aeabi_fsub+0x3d0>
 800129a:	e72b      	b.n	80010f4 <__aeabi_fsub+0x228>
 800129c:	2380      	movs	r3, #128	@ 0x80
 800129e:	03db      	lsls	r3, r3, #15
 80012a0:	429f      	cmp	r7, r3
 80012a2:	d200      	bcs.n	80012a6 <__aeabi_fsub+0x3da>
 80012a4:	e726      	b.n	80010f4 <__aeabi_fsub+0x228>
 80012a6:	4298      	cmp	r0, r3
 80012a8:	d300      	bcc.n	80012ac <__aeabi_fsub+0x3e0>
 80012aa:	e723      	b.n	80010f4 <__aeabi_fsub+0x228>
 80012ac:	2401      	movs	r4, #1
 80012ae:	4034      	ands	r4, r6
 80012b0:	0007      	movs	r7, r0
 80012b2:	e71f      	b.n	80010f4 <__aeabi_fsub+0x228>
 80012b4:	0034      	movs	r4, r6
 80012b6:	468c      	mov	ip, r1
 80012b8:	e67e      	b.n	8000fb8 <__aeabi_fsub+0xec>
 80012ba:	2301      	movs	r3, #1
 80012bc:	08cf      	lsrs	r7, r1, #3
 80012be:	e680      	b.n	8000fc2 <__aeabi_fsub+0xf6>
 80012c0:	2300      	movs	r3, #0
 80012c2:	e67e      	b.n	8000fc2 <__aeabi_fsub+0xf6>
 80012c4:	2020      	movs	r0, #32
 80012c6:	4665      	mov	r5, ip
 80012c8:	1b80      	subs	r0, r0, r6
 80012ca:	4085      	lsls	r5, r0
 80012cc:	4663      	mov	r3, ip
 80012ce:	0028      	movs	r0, r5
 80012d0:	40f3      	lsrs	r3, r6
 80012d2:	1e45      	subs	r5, r0, #1
 80012d4:	41a8      	sbcs	r0, r5
 80012d6:	4303      	orrs	r3, r0
 80012d8:	469c      	mov	ip, r3
 80012da:	0015      	movs	r5, r2
 80012dc:	448c      	add	ip, r1
 80012de:	e76d      	b.n	80011bc <__aeabi_fsub+0x2f0>
 80012e0:	2302      	movs	r3, #2
 80012e2:	08cf      	lsrs	r7, r1, #3
 80012e4:	e66d      	b.n	8000fc2 <__aeabi_fsub+0xf6>
 80012e6:	1b0f      	subs	r7, r1, r4
 80012e8:	017b      	lsls	r3, r7, #5
 80012ea:	d528      	bpl.n	800133e <__aeabi_fsub+0x472>
 80012ec:	01bf      	lsls	r7, r7, #6
 80012ee:	09bf      	lsrs	r7, r7, #6
 80012f0:	0038      	movs	r0, r7
 80012f2:	f000 f905 	bl	8001500 <__clzsi2>
 80012f6:	003b      	movs	r3, r7
 80012f8:	3805      	subs	r0, #5
 80012fa:	4083      	lsls	r3, r0
 80012fc:	0034      	movs	r4, r6
 80012fe:	2501      	movs	r5, #1
 8001300:	e6ca      	b.n	8001098 <__aeabi_fsub+0x1cc>
 8001302:	2900      	cmp	r1, #0
 8001304:	d100      	bne.n	8001308 <__aeabi_fsub+0x43c>
 8001306:	e6b5      	b.n	8001074 <__aeabi_fsub+0x1a8>
 8001308:	2401      	movs	r4, #1
 800130a:	0007      	movs	r7, r0
 800130c:	4034      	ands	r4, r6
 800130e:	e658      	b.n	8000fc2 <__aeabi_fsub+0xf6>
 8001310:	4663      	mov	r3, ip
 8001312:	2b00      	cmp	r3, #0
 8001314:	d100      	bne.n	8001318 <__aeabi_fsub+0x44c>
 8001316:	e6e9      	b.n	80010ec <__aeabi_fsub+0x220>
 8001318:	2900      	cmp	r1, #0
 800131a:	d100      	bne.n	800131e <__aeabi_fsub+0x452>
 800131c:	e6ea      	b.n	80010f4 <__aeabi_fsub+0x228>
 800131e:	2380      	movs	r3, #128	@ 0x80
 8001320:	03db      	lsls	r3, r3, #15
 8001322:	429f      	cmp	r7, r3
 8001324:	d200      	bcs.n	8001328 <__aeabi_fsub+0x45c>
 8001326:	e6e5      	b.n	80010f4 <__aeabi_fsub+0x228>
 8001328:	4298      	cmp	r0, r3
 800132a:	d300      	bcc.n	800132e <__aeabi_fsub+0x462>
 800132c:	e6e2      	b.n	80010f4 <__aeabi_fsub+0x228>
 800132e:	0007      	movs	r7, r0
 8001330:	e6e0      	b.n	80010f4 <__aeabi_fsub+0x228>
 8001332:	2900      	cmp	r1, #0
 8001334:	d100      	bne.n	8001338 <__aeabi_fsub+0x46c>
 8001336:	e69e      	b.n	8001076 <__aeabi_fsub+0x1aa>
 8001338:	2300      	movs	r3, #0
 800133a:	08cf      	lsrs	r7, r1, #3
 800133c:	e641      	b.n	8000fc2 <__aeabi_fsub+0xf6>
 800133e:	0034      	movs	r4, r6
 8001340:	2301      	movs	r3, #1
 8001342:	08ff      	lsrs	r7, r7, #3
 8001344:	e63d      	b.n	8000fc2 <__aeabi_fsub+0xf6>
 8001346:	2f00      	cmp	r7, #0
 8001348:	d100      	bne.n	800134c <__aeabi_fsub+0x480>
 800134a:	e693      	b.n	8001074 <__aeabi_fsub+0x1a8>
 800134c:	2300      	movs	r3, #0
 800134e:	08ff      	lsrs	r7, r7, #3
 8001350:	e637      	b.n	8000fc2 <__aeabi_fsub+0xf6>
 8001352:	2300      	movs	r3, #0
 8001354:	08d7      	lsrs	r7, r2, #3
 8001356:	e634      	b.n	8000fc2 <__aeabi_fsub+0xf6>
 8001358:	2301      	movs	r3, #1
 800135a:	08cf      	lsrs	r7, r1, #3
 800135c:	e631      	b.n	8000fc2 <__aeabi_fsub+0xf6>
 800135e:	2280      	movs	r2, #128	@ 0x80
 8001360:	000b      	movs	r3, r1
 8001362:	04d2      	lsls	r2, r2, #19
 8001364:	2001      	movs	r0, #1
 8001366:	4013      	ands	r3, r2
 8001368:	4211      	tst	r1, r2
 800136a:	d000      	beq.n	800136e <__aeabi_fsub+0x4a2>
 800136c:	e6ae      	b.n	80010cc <__aeabi_fsub+0x200>
 800136e:	08cf      	lsrs	r7, r1, #3
 8001370:	e627      	b.n	8000fc2 <__aeabi_fsub+0xf6>
 8001372:	2b00      	cmp	r3, #0
 8001374:	d100      	bne.n	8001378 <__aeabi_fsub+0x4ac>
 8001376:	e75f      	b.n	8001238 <__aeabi_fsub+0x36c>
 8001378:	1b56      	subs	r6, r2, r5
 800137a:	2d00      	cmp	r5, #0
 800137c:	d101      	bne.n	8001382 <__aeabi_fsub+0x4b6>
 800137e:	0033      	movs	r3, r6
 8001380:	e6e7      	b.n	8001152 <__aeabi_fsub+0x286>
 8001382:	2380      	movs	r3, #128	@ 0x80
 8001384:	4660      	mov	r0, ip
 8001386:	04db      	lsls	r3, r3, #19
 8001388:	4318      	orrs	r0, r3
 800138a:	4684      	mov	ip, r0
 800138c:	e6eb      	b.n	8001166 <__aeabi_fsub+0x29a>
 800138e:	46c0      	nop			@ (mov r8, r8)
 8001390:	7dffffff 	.word	0x7dffffff

08001394 <__aeabi_f2iz>:
 8001394:	0241      	lsls	r1, r0, #9
 8001396:	0042      	lsls	r2, r0, #1
 8001398:	0fc3      	lsrs	r3, r0, #31
 800139a:	0a49      	lsrs	r1, r1, #9
 800139c:	2000      	movs	r0, #0
 800139e:	0e12      	lsrs	r2, r2, #24
 80013a0:	2a7e      	cmp	r2, #126	@ 0x7e
 80013a2:	dd03      	ble.n	80013ac <__aeabi_f2iz+0x18>
 80013a4:	2a9d      	cmp	r2, #157	@ 0x9d
 80013a6:	dd02      	ble.n	80013ae <__aeabi_f2iz+0x1a>
 80013a8:	4a09      	ldr	r2, [pc, #36]	@ (80013d0 <__aeabi_f2iz+0x3c>)
 80013aa:	1898      	adds	r0, r3, r2
 80013ac:	4770      	bx	lr
 80013ae:	2080      	movs	r0, #128	@ 0x80
 80013b0:	0400      	lsls	r0, r0, #16
 80013b2:	4301      	orrs	r1, r0
 80013b4:	2a95      	cmp	r2, #149	@ 0x95
 80013b6:	dc07      	bgt.n	80013c8 <__aeabi_f2iz+0x34>
 80013b8:	2096      	movs	r0, #150	@ 0x96
 80013ba:	1a82      	subs	r2, r0, r2
 80013bc:	40d1      	lsrs	r1, r2
 80013be:	4248      	negs	r0, r1
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1f3      	bne.n	80013ac <__aeabi_f2iz+0x18>
 80013c4:	0008      	movs	r0, r1
 80013c6:	e7f1      	b.n	80013ac <__aeabi_f2iz+0x18>
 80013c8:	3a96      	subs	r2, #150	@ 0x96
 80013ca:	4091      	lsls	r1, r2
 80013cc:	e7f7      	b.n	80013be <__aeabi_f2iz+0x2a>
 80013ce:	46c0      	nop			@ (mov r8, r8)
 80013d0:	7fffffff 	.word	0x7fffffff

080013d4 <__aeabi_i2f>:
 80013d4:	b570      	push	{r4, r5, r6, lr}
 80013d6:	2800      	cmp	r0, #0
 80013d8:	d012      	beq.n	8001400 <__aeabi_i2f+0x2c>
 80013da:	17c3      	asrs	r3, r0, #31
 80013dc:	18c5      	adds	r5, r0, r3
 80013de:	405d      	eors	r5, r3
 80013e0:	0fc4      	lsrs	r4, r0, #31
 80013e2:	0028      	movs	r0, r5
 80013e4:	f000 f88c 	bl	8001500 <__clzsi2>
 80013e8:	239e      	movs	r3, #158	@ 0x9e
 80013ea:	1a1b      	subs	r3, r3, r0
 80013ec:	2b96      	cmp	r3, #150	@ 0x96
 80013ee:	dc0f      	bgt.n	8001410 <__aeabi_i2f+0x3c>
 80013f0:	2808      	cmp	r0, #8
 80013f2:	d038      	beq.n	8001466 <__aeabi_i2f+0x92>
 80013f4:	3808      	subs	r0, #8
 80013f6:	4085      	lsls	r5, r0
 80013f8:	026d      	lsls	r5, r5, #9
 80013fa:	0a6d      	lsrs	r5, r5, #9
 80013fc:	b2d8      	uxtb	r0, r3
 80013fe:	e002      	b.n	8001406 <__aeabi_i2f+0x32>
 8001400:	2400      	movs	r4, #0
 8001402:	2000      	movs	r0, #0
 8001404:	2500      	movs	r5, #0
 8001406:	05c0      	lsls	r0, r0, #23
 8001408:	4328      	orrs	r0, r5
 800140a:	07e4      	lsls	r4, r4, #31
 800140c:	4320      	orrs	r0, r4
 800140e:	bd70      	pop	{r4, r5, r6, pc}
 8001410:	2b99      	cmp	r3, #153	@ 0x99
 8001412:	dc14      	bgt.n	800143e <__aeabi_i2f+0x6a>
 8001414:	1f42      	subs	r2, r0, #5
 8001416:	4095      	lsls	r5, r2
 8001418:	002a      	movs	r2, r5
 800141a:	4915      	ldr	r1, [pc, #84]	@ (8001470 <__aeabi_i2f+0x9c>)
 800141c:	4011      	ands	r1, r2
 800141e:	0755      	lsls	r5, r2, #29
 8001420:	d01c      	beq.n	800145c <__aeabi_i2f+0x88>
 8001422:	250f      	movs	r5, #15
 8001424:	402a      	ands	r2, r5
 8001426:	2a04      	cmp	r2, #4
 8001428:	d018      	beq.n	800145c <__aeabi_i2f+0x88>
 800142a:	3104      	adds	r1, #4
 800142c:	08ca      	lsrs	r2, r1, #3
 800142e:	0149      	lsls	r1, r1, #5
 8001430:	d515      	bpl.n	800145e <__aeabi_i2f+0x8a>
 8001432:	239f      	movs	r3, #159	@ 0x9f
 8001434:	0252      	lsls	r2, r2, #9
 8001436:	1a18      	subs	r0, r3, r0
 8001438:	0a55      	lsrs	r5, r2, #9
 800143a:	b2c0      	uxtb	r0, r0
 800143c:	e7e3      	b.n	8001406 <__aeabi_i2f+0x32>
 800143e:	2205      	movs	r2, #5
 8001440:	0029      	movs	r1, r5
 8001442:	1a12      	subs	r2, r2, r0
 8001444:	40d1      	lsrs	r1, r2
 8001446:	0002      	movs	r2, r0
 8001448:	321b      	adds	r2, #27
 800144a:	4095      	lsls	r5, r2
 800144c:	002a      	movs	r2, r5
 800144e:	1e55      	subs	r5, r2, #1
 8001450:	41aa      	sbcs	r2, r5
 8001452:	430a      	orrs	r2, r1
 8001454:	4906      	ldr	r1, [pc, #24]	@ (8001470 <__aeabi_i2f+0x9c>)
 8001456:	4011      	ands	r1, r2
 8001458:	0755      	lsls	r5, r2, #29
 800145a:	d1e2      	bne.n	8001422 <__aeabi_i2f+0x4e>
 800145c:	08ca      	lsrs	r2, r1, #3
 800145e:	0252      	lsls	r2, r2, #9
 8001460:	0a55      	lsrs	r5, r2, #9
 8001462:	b2d8      	uxtb	r0, r3
 8001464:	e7cf      	b.n	8001406 <__aeabi_i2f+0x32>
 8001466:	026d      	lsls	r5, r5, #9
 8001468:	0a6d      	lsrs	r5, r5, #9
 800146a:	308e      	adds	r0, #142	@ 0x8e
 800146c:	e7cb      	b.n	8001406 <__aeabi_i2f+0x32>
 800146e:	46c0      	nop			@ (mov r8, r8)
 8001470:	fbffffff 	.word	0xfbffffff

08001474 <__aeabi_ui2f>:
 8001474:	b510      	push	{r4, lr}
 8001476:	1e04      	subs	r4, r0, #0
 8001478:	d00d      	beq.n	8001496 <__aeabi_ui2f+0x22>
 800147a:	f000 f841 	bl	8001500 <__clzsi2>
 800147e:	239e      	movs	r3, #158	@ 0x9e
 8001480:	1a1b      	subs	r3, r3, r0
 8001482:	2b96      	cmp	r3, #150	@ 0x96
 8001484:	dc0c      	bgt.n	80014a0 <__aeabi_ui2f+0x2c>
 8001486:	2808      	cmp	r0, #8
 8001488:	d034      	beq.n	80014f4 <__aeabi_ui2f+0x80>
 800148a:	3808      	subs	r0, #8
 800148c:	4084      	lsls	r4, r0
 800148e:	0264      	lsls	r4, r4, #9
 8001490:	0a64      	lsrs	r4, r4, #9
 8001492:	b2d8      	uxtb	r0, r3
 8001494:	e001      	b.n	800149a <__aeabi_ui2f+0x26>
 8001496:	2000      	movs	r0, #0
 8001498:	2400      	movs	r4, #0
 800149a:	05c0      	lsls	r0, r0, #23
 800149c:	4320      	orrs	r0, r4
 800149e:	bd10      	pop	{r4, pc}
 80014a0:	2b99      	cmp	r3, #153	@ 0x99
 80014a2:	dc13      	bgt.n	80014cc <__aeabi_ui2f+0x58>
 80014a4:	1f42      	subs	r2, r0, #5
 80014a6:	4094      	lsls	r4, r2
 80014a8:	4a14      	ldr	r2, [pc, #80]	@ (80014fc <__aeabi_ui2f+0x88>)
 80014aa:	4022      	ands	r2, r4
 80014ac:	0761      	lsls	r1, r4, #29
 80014ae:	d01c      	beq.n	80014ea <__aeabi_ui2f+0x76>
 80014b0:	210f      	movs	r1, #15
 80014b2:	4021      	ands	r1, r4
 80014b4:	2904      	cmp	r1, #4
 80014b6:	d018      	beq.n	80014ea <__aeabi_ui2f+0x76>
 80014b8:	3204      	adds	r2, #4
 80014ba:	08d4      	lsrs	r4, r2, #3
 80014bc:	0152      	lsls	r2, r2, #5
 80014be:	d515      	bpl.n	80014ec <__aeabi_ui2f+0x78>
 80014c0:	239f      	movs	r3, #159	@ 0x9f
 80014c2:	0264      	lsls	r4, r4, #9
 80014c4:	1a18      	subs	r0, r3, r0
 80014c6:	0a64      	lsrs	r4, r4, #9
 80014c8:	b2c0      	uxtb	r0, r0
 80014ca:	e7e6      	b.n	800149a <__aeabi_ui2f+0x26>
 80014cc:	0002      	movs	r2, r0
 80014ce:	0021      	movs	r1, r4
 80014d0:	321b      	adds	r2, #27
 80014d2:	4091      	lsls	r1, r2
 80014d4:	000a      	movs	r2, r1
 80014d6:	1e51      	subs	r1, r2, #1
 80014d8:	418a      	sbcs	r2, r1
 80014da:	2105      	movs	r1, #5
 80014dc:	1a09      	subs	r1, r1, r0
 80014de:	40cc      	lsrs	r4, r1
 80014e0:	4314      	orrs	r4, r2
 80014e2:	4a06      	ldr	r2, [pc, #24]	@ (80014fc <__aeabi_ui2f+0x88>)
 80014e4:	4022      	ands	r2, r4
 80014e6:	0761      	lsls	r1, r4, #29
 80014e8:	d1e2      	bne.n	80014b0 <__aeabi_ui2f+0x3c>
 80014ea:	08d4      	lsrs	r4, r2, #3
 80014ec:	0264      	lsls	r4, r4, #9
 80014ee:	0a64      	lsrs	r4, r4, #9
 80014f0:	b2d8      	uxtb	r0, r3
 80014f2:	e7d2      	b.n	800149a <__aeabi_ui2f+0x26>
 80014f4:	0264      	lsls	r4, r4, #9
 80014f6:	0a64      	lsrs	r4, r4, #9
 80014f8:	308e      	adds	r0, #142	@ 0x8e
 80014fa:	e7ce      	b.n	800149a <__aeabi_ui2f+0x26>
 80014fc:	fbffffff 	.word	0xfbffffff

08001500 <__clzsi2>:
 8001500:	211c      	movs	r1, #28
 8001502:	2301      	movs	r3, #1
 8001504:	041b      	lsls	r3, r3, #16
 8001506:	4298      	cmp	r0, r3
 8001508:	d301      	bcc.n	800150e <__clzsi2+0xe>
 800150a:	0c00      	lsrs	r0, r0, #16
 800150c:	3910      	subs	r1, #16
 800150e:	0a1b      	lsrs	r3, r3, #8
 8001510:	4298      	cmp	r0, r3
 8001512:	d301      	bcc.n	8001518 <__clzsi2+0x18>
 8001514:	0a00      	lsrs	r0, r0, #8
 8001516:	3908      	subs	r1, #8
 8001518:	091b      	lsrs	r3, r3, #4
 800151a:	4298      	cmp	r0, r3
 800151c:	d301      	bcc.n	8001522 <__clzsi2+0x22>
 800151e:	0900      	lsrs	r0, r0, #4
 8001520:	3904      	subs	r1, #4
 8001522:	a202      	add	r2, pc, #8	@ (adr r2, 800152c <__clzsi2+0x2c>)
 8001524:	5c10      	ldrb	r0, [r2, r0]
 8001526:	1840      	adds	r0, r0, r1
 8001528:	4770      	bx	lr
 800152a:	46c0      	nop			@ (mov r8, r8)
 800152c:	02020304 	.word	0x02020304
 8001530:	01010101 	.word	0x01010101
	...

0800153c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	0002      	movs	r2, r0
 8001544:	1dfb      	adds	r3, r7, #7
 8001546:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001548:	1dfb      	adds	r3, r7, #7
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	2b7f      	cmp	r3, #127	@ 0x7f
 800154e:	d809      	bhi.n	8001564 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001550:	1dfb      	adds	r3, r7, #7
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	001a      	movs	r2, r3
 8001556:	231f      	movs	r3, #31
 8001558:	401a      	ands	r2, r3
 800155a:	4b04      	ldr	r3, [pc, #16]	@ (800156c <__NVIC_EnableIRQ+0x30>)
 800155c:	2101      	movs	r1, #1
 800155e:	4091      	lsls	r1, r2
 8001560:	000a      	movs	r2, r1
 8001562:	601a      	str	r2, [r3, #0]
  }
}
 8001564:	46c0      	nop			@ (mov r8, r8)
 8001566:	46bd      	mov	sp, r7
 8001568:	b002      	add	sp, #8
 800156a:	bd80      	pop	{r7, pc}
 800156c:	e000e100 	.word	0xe000e100

08001570 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	0002      	movs	r2, r0
 8001578:	6039      	str	r1, [r7, #0]
 800157a:	1dfb      	adds	r3, r7, #7
 800157c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800157e:	1dfb      	adds	r3, r7, #7
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b7f      	cmp	r3, #127	@ 0x7f
 8001584:	d828      	bhi.n	80015d8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001586:	4a2f      	ldr	r2, [pc, #188]	@ (8001644 <__NVIC_SetPriority+0xd4>)
 8001588:	1dfb      	adds	r3, r7, #7
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	b25b      	sxtb	r3, r3
 800158e:	089b      	lsrs	r3, r3, #2
 8001590:	33c0      	adds	r3, #192	@ 0xc0
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	589b      	ldr	r3, [r3, r2]
 8001596:	1dfa      	adds	r2, r7, #7
 8001598:	7812      	ldrb	r2, [r2, #0]
 800159a:	0011      	movs	r1, r2
 800159c:	2203      	movs	r2, #3
 800159e:	400a      	ands	r2, r1
 80015a0:	00d2      	lsls	r2, r2, #3
 80015a2:	21ff      	movs	r1, #255	@ 0xff
 80015a4:	4091      	lsls	r1, r2
 80015a6:	000a      	movs	r2, r1
 80015a8:	43d2      	mvns	r2, r2
 80015aa:	401a      	ands	r2, r3
 80015ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	019b      	lsls	r3, r3, #6
 80015b2:	22ff      	movs	r2, #255	@ 0xff
 80015b4:	401a      	ands	r2, r3
 80015b6:	1dfb      	adds	r3, r7, #7
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	0018      	movs	r0, r3
 80015bc:	2303      	movs	r3, #3
 80015be:	4003      	ands	r3, r0
 80015c0:	00db      	lsls	r3, r3, #3
 80015c2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015c4:	481f      	ldr	r0, [pc, #124]	@ (8001644 <__NVIC_SetPriority+0xd4>)
 80015c6:	1dfb      	adds	r3, r7, #7
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	b25b      	sxtb	r3, r3
 80015cc:	089b      	lsrs	r3, r3, #2
 80015ce:	430a      	orrs	r2, r1
 80015d0:	33c0      	adds	r3, #192	@ 0xc0
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80015d6:	e031      	b.n	800163c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001648 <__NVIC_SetPriority+0xd8>)
 80015da:	1dfb      	adds	r3, r7, #7
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	0019      	movs	r1, r3
 80015e0:	230f      	movs	r3, #15
 80015e2:	400b      	ands	r3, r1
 80015e4:	3b08      	subs	r3, #8
 80015e6:	089b      	lsrs	r3, r3, #2
 80015e8:	3306      	adds	r3, #6
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	18d3      	adds	r3, r2, r3
 80015ee:	3304      	adds	r3, #4
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	1dfa      	adds	r2, r7, #7
 80015f4:	7812      	ldrb	r2, [r2, #0]
 80015f6:	0011      	movs	r1, r2
 80015f8:	2203      	movs	r2, #3
 80015fa:	400a      	ands	r2, r1
 80015fc:	00d2      	lsls	r2, r2, #3
 80015fe:	21ff      	movs	r1, #255	@ 0xff
 8001600:	4091      	lsls	r1, r2
 8001602:	000a      	movs	r2, r1
 8001604:	43d2      	mvns	r2, r2
 8001606:	401a      	ands	r2, r3
 8001608:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	019b      	lsls	r3, r3, #6
 800160e:	22ff      	movs	r2, #255	@ 0xff
 8001610:	401a      	ands	r2, r3
 8001612:	1dfb      	adds	r3, r7, #7
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	0018      	movs	r0, r3
 8001618:	2303      	movs	r3, #3
 800161a:	4003      	ands	r3, r0
 800161c:	00db      	lsls	r3, r3, #3
 800161e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001620:	4809      	ldr	r0, [pc, #36]	@ (8001648 <__NVIC_SetPriority+0xd8>)
 8001622:	1dfb      	adds	r3, r7, #7
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	001c      	movs	r4, r3
 8001628:	230f      	movs	r3, #15
 800162a:	4023      	ands	r3, r4
 800162c:	3b08      	subs	r3, #8
 800162e:	089b      	lsrs	r3, r3, #2
 8001630:	430a      	orrs	r2, r1
 8001632:	3306      	adds	r3, #6
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	18c3      	adds	r3, r0, r3
 8001638:	3304      	adds	r3, #4
 800163a:	601a      	str	r2, [r3, #0]
}
 800163c:	46c0      	nop			@ (mov r8, r8)
 800163e:	46bd      	mov	sp, r7
 8001640:	b003      	add	sp, #12
 8001642:	bd90      	pop	{r4, r7, pc}
 8001644:	e000e100 	.word	0xe000e100
 8001648:	e000ed00 	.word	0xe000ed00

0800164c <main>:
volatile uint8_t record_tick = 0;
volatile int8_t curr_w_r = 0;
volatile int8_t curr_w_l = 0;

int main(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0

 	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8001652:	4b2c      	ldr	r3, [pc, #176]	@ (8001704 <main+0xb8>)
 8001654:	695a      	ldr	r2, [r3, #20]
 8001656:	4b2b      	ldr	r3, [pc, #172]	@ (8001704 <main+0xb8>)
 8001658:	2180      	movs	r1, #128	@ 0x80
 800165a:	02c9      	lsls	r1, r1, #11
 800165c:	430a      	orrs	r2, r1
 800165e:	615a      	str	r2, [r3, #20]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGCOMPEN;
 8001660:	4b28      	ldr	r3, [pc, #160]	@ (8001704 <main+0xb8>)
 8001662:	699a      	ldr	r2, [r3, #24]
 8001664:	4b27      	ldr	r3, [pc, #156]	@ (8001704 <main+0xb8>)
 8001666:	2101      	movs	r1, #1
 8001668:	430a      	orrs	r2, r1
 800166a:	619a      	str	r2, [r3, #24]
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800166c:	4b25      	ldr	r3, [pc, #148]	@ (8001704 <main+0xb8>)
 800166e:	69da      	ldr	r2, [r3, #28]
 8001670:	4b24      	ldr	r3, [pc, #144]	@ (8001704 <main+0xb8>)
 8001672:	2102      	movs	r1, #2
 8001674:	430a      	orrs	r2, r1
 8001676:	61da      	str	r2, [r3, #28]
    NVIC->ISER[0] |= (1 << EXTI4_15_IRQn);
 8001678:	4b23      	ldr	r3, [pc, #140]	@ (8001708 <main+0xbc>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	4b22      	ldr	r3, [pc, #136]	@ (8001708 <main+0xbc>)
 800167e:	2180      	movs	r1, #128	@ 0x80
 8001680:	430a      	orrs	r2, r1
 8001682:	601a      	str	r2, [r3, #0]

    GPIOA_Init();
 8001684:	f001 f88c 	bl	80027a0 <GPIOA_Init>
    USART2_Init();
 8001688:	f001 f8ba 	bl	8002800 <USART2_Init>
    WS2812_Init();
 800168c:	f001 fb84 	bl	8002d98 <WS2812_Init>
    TIM14_Init();
 8001690:	f000 f840 	bl	8001714 <TIM14_Init>
    pwm_init();
 8001694:	f000 ffbc 	bl	8002610 <pwm_init>
    autoline_init();
 8001698:	f000 fd86 	bl	80021a8 <autoline_init>
    init_GPIO_EXTI_encoders();
 800169c:	f001 f918 	bl	80028d0 <init_GPIO_EXTI_encoders>
    init_GPIO_EXTI_ultrasonic();
 80016a0:	f001 f960 	bl	8002964 <init_GPIO_EXTI_ultrasonic>
    init_emergency_buttons();
 80016a4:	f001 fb46 	bl	8002d34 <init_emergency_buttons>

    NVIC_SetPriority(USART2_IRQn, 0);
 80016a8:	2100      	movs	r1, #0
 80016aa:	201c      	movs	r0, #28
 80016ac:	f7ff ff60 	bl	8001570 <__NVIC_SetPriority>
    TIM3->PSC = 8 - 1;
 80016b0:	4b16      	ldr	r3, [pc, #88]	@ (800170c <main+0xc0>)
 80016b2:	2207      	movs	r2, #7
 80016b4:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM3->ARR = 0xFFFF;
 80016b6:	4b15      	ldr	r3, [pc, #84]	@ (800170c <main+0xc0>)
 80016b8:	4a15      	ldr	r2, [pc, #84]	@ (8001710 <main+0xc4>)
 80016ba:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CR1 |= TIM_CR1_CEN;
 80016bc:	4b13      	ldr	r3, [pc, #76]	@ (800170c <main+0xc0>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	4b12      	ldr	r3, [pc, #72]	@ (800170c <main+0xc0>)
 80016c2:	2101      	movs	r1, #1
 80016c4:	430a      	orrs	r2, r1
 80016c6:	601a      	str	r2, [r3, #0]
    NVIC->ISER[0] |= (1 << TIM3_IRQn);
 80016c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <main+0xbc>)
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001708 <main+0xbc>)
 80016ce:	2180      	movs	r1, #128	@ 0x80
 80016d0:	0249      	lsls	r1, r1, #9
 80016d2:	430a      	orrs	r2, r1
 80016d4:	601a      	str	r2, [r3, #0]

	    // Example: Set all LEDs
	for (uint8_t i = 0; i < LED_NUM; i++) {
 80016d6:	1dfb      	adds	r3, r7, #7
 80016d8:	2200      	movs	r2, #0
 80016da:	701a      	strb	r2, [r3, #0]
 80016dc:	e00b      	b.n	80016f6 <main+0xaa>
		SetColor(i, 0, 0, 0);  // RGB
 80016de:	1dfb      	adds	r3, r7, #7
 80016e0:	7818      	ldrb	r0, [r3, #0]
 80016e2:	2300      	movs	r3, #0
 80016e4:	2200      	movs	r2, #0
 80016e6:	2100      	movs	r1, #0
 80016e8:	f001 fbd0 	bl	8002e8c <SetColor>
	for (uint8_t i = 0; i < LED_NUM; i++) {
 80016ec:	1dfb      	adds	r3, r7, #7
 80016ee:	781a      	ldrb	r2, [r3, #0]
 80016f0:	1dfb      	adds	r3, r7, #7
 80016f2:	3201      	adds	r2, #1
 80016f4:	701a      	strb	r2, [r3, #0]
 80016f6:	1dfb      	adds	r3, r7, #7
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2b62      	cmp	r3, #98	@ 0x62
 80016fc:	d9ef      	bls.n	80016de <main+0x92>
	}
    while (1){
 80016fe:	46c0      	nop			@ (mov r8, r8)
 8001700:	e7fd      	b.n	80016fe <main+0xb2>
 8001702:	46c0      	nop			@ (mov r8, r8)
 8001704:	40021000 	.word	0x40021000
 8001708:	e000e100 	.word	0xe000e100
 800170c:	40000400 	.word	0x40000400
 8001710:	0000ffff 	.word	0x0000ffff

08001714 <TIM14_Init>:
    }
}


void TIM14_Init(void) { //10ms Timer Setup
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM14EN;
 8001718:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <TIM14_Init+0x4c>)
 800171a:	69da      	ldr	r2, [r3, #28]
 800171c:	4b10      	ldr	r3, [pc, #64]	@ (8001760 <TIM14_Init+0x4c>)
 800171e:	2180      	movs	r1, #128	@ 0x80
 8001720:	0049      	lsls	r1, r1, #1
 8001722:	430a      	orrs	r2, r1
 8001724:	61da      	str	r2, [r3, #28]
    TIM14->PSC = 8 - 1;      // 8MHz/8 = 1MHz
 8001726:	4b0f      	ldr	r3, [pc, #60]	@ (8001764 <TIM14_Init+0x50>)
 8001728:	2207      	movs	r2, #7
 800172a:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM14->ARR = 10000 - 1;  // 10ms period
 800172c:	4b0d      	ldr	r3, [pc, #52]	@ (8001764 <TIM14_Init+0x50>)
 800172e:	4a0e      	ldr	r2, [pc, #56]	@ (8001768 <TIM14_Init+0x54>)
 8001730:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM14->DIER |= TIM_DIER_UIE;
 8001732:	4b0c      	ldr	r3, [pc, #48]	@ (8001764 <TIM14_Init+0x50>)
 8001734:	68da      	ldr	r2, [r3, #12]
 8001736:	4b0b      	ldr	r3, [pc, #44]	@ (8001764 <TIM14_Init+0x50>)
 8001738:	2101      	movs	r1, #1
 800173a:	430a      	orrs	r2, r1
 800173c:	60da      	str	r2, [r3, #12]
    TIM14->CR1 |= TIM_CR1_CEN;
 800173e:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <TIM14_Init+0x50>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <TIM14_Init+0x50>)
 8001744:	2101      	movs	r1, #1
 8001746:	430a      	orrs	r2, r1
 8001748:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(TIM14_IRQn, 1);  // Lower value = higher priority
 800174a:	2101      	movs	r1, #1
 800174c:	2013      	movs	r0, #19
 800174e:	f7ff ff0f 	bl	8001570 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM14_IRQn);
 8001752:	2013      	movs	r0, #19
 8001754:	f7ff fef2 	bl	800153c <__NVIC_EnableIRQ>
}
 8001758:	46c0      	nop			@ (mov r8, r8)
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	46c0      	nop			@ (mov r8, r8)
 8001760:	40021000 	.word	0x40021000
 8001764:	40002000 	.word	0x40002000
 8001768:	0000270f 	.word	0x0000270f

0800176c <TIM14_IRQHandler>:
void TIM14_IRQHandler(void) { //10 ms timer
 800176c:	b590      	push	{r4, r7, lr}
 800176e:	b087      	sub	sp, #28
 8001770:	af00      	add	r7, sp, #0
    if(TIM14->SR & TIM_SR_UIF) {
 8001772:	4bd0      	ldr	r3, [pc, #832]	@ (8001ab4 <TIM14_IRQHandler+0x348>)
 8001774:	691b      	ldr	r3, [r3, #16]
 8001776:	2201      	movs	r2, #1
 8001778:	4013      	ands	r3, r2
 800177a:	d100      	bne.n	800177e <TIM14_IRQHandler+0x12>
 800177c:	e2eb      	b.n	8001d56 <TIM14_IRQHandler+0x5ea>
        TIM14->SR &= ~TIM_SR_UIF;  // Clear interrupt flag
 800177e:	4bcd      	ldr	r3, [pc, #820]	@ (8001ab4 <TIM14_IRQHandler+0x348>)
 8001780:	691a      	ldr	r2, [r3, #16]
 8001782:	4bcc      	ldr	r3, [pc, #816]	@ (8001ab4 <TIM14_IRQHandler+0x348>)
 8001784:	2101      	movs	r1, #1
 8001786:	438a      	bics	r2, r1
 8001788:	611a      	str	r2, [r3, #16]
        t += 10;
 800178a:	4bcb      	ldr	r3, [pc, #812]	@ (8001ab8 <TIM14_IRQHandler+0x34c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	330a      	adds	r3, #10
 8001790:	001a      	movs	r2, r3
 8001792:	4bc9      	ldr	r3, [pc, #804]	@ (8001ab8 <TIM14_IRQHandler+0x34c>)
 8001794:	601a      	str	r2, [r3, #0]
        check_emergency_buttons();
 8001796:	f001 faf3 	bl	8002d80 <check_emergency_buttons>
        if (menu_button == 1) {
 800179a:	4bc8      	ldr	r3, [pc, #800]	@ (8001abc <TIM14_IRQHandler+0x350>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d104      	bne.n	80017ae <TIM14_IRQHandler+0x42>
            DifferentialDrive();
 80017a4:	f000 fb62 	bl	8001e6c <DifferentialDrive>
            Elevator();
 80017a8:	f000 fec4 	bl	8002534 <Elevator>
 80017ac:	e006      	b.n	80017bc <TIM14_IRQHandler+0x50>
        } else if (menu_button == 2) {
 80017ae:	4bc3      	ldr	r3, [pc, #780]	@ (8001abc <TIM14_IRQHandler+0x350>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d101      	bne.n	80017bc <TIM14_IRQHandler+0x50>
        	autoline();
 80017b8:	f000 fd5a 	bl	8002270 <autoline>
        }
        record_tick++;
 80017bc:	4bc0      	ldr	r3, [pc, #768]	@ (8001ac0 <TIM14_IRQHandler+0x354>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	3301      	adds	r3, #1
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4bbe      	ldr	r3, [pc, #760]	@ (8001ac0 <TIM14_IRQHandler+0x354>)
 80017c8:	701a      	strb	r2, [r3, #0]
            if (record_tick >= 5) {  // 50ms
 80017ca:	4bbd      	ldr	r3, [pc, #756]	@ (8001ac0 <TIM14_IRQHandler+0x354>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2b04      	cmp	r3, #4
 80017d2:	d800      	bhi.n	80017d6 <TIM14_IRQHandler+0x6a>
 80017d4:	e0d5      	b.n	8001982 <TIM14_IRQHandler+0x216>
                record_tick = 0;
 80017d6:	4bba      	ldr	r3, [pc, #744]	@ (8001ac0 <TIM14_IRQHandler+0x354>)
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]

                if (menu_button == 4 && sample_index < MAX_SAMPLES) {
 80017dc:	4bb7      	ldr	r3, [pc, #732]	@ (8001abc <TIM14_IRQHandler+0x350>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	2b04      	cmp	r3, #4
 80017e4:	d139      	bne.n	800185a <TIM14_IRQHandler+0xee>
 80017e6:	4bb7      	ldr	r3, [pc, #732]	@ (8001ac4 <TIM14_IRQHandler+0x358>)
 80017e8:	881b      	ldrh	r3, [r3, #0]
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	2396      	movs	r3, #150	@ 0x96
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d232      	bcs.n	800185a <TIM14_IRQHandler+0xee>
                	DifferentialDrive();
 80017f4:	f000 fb3a 	bl	8001e6c <DifferentialDrive>
                	curr_w_r=w_r;
 80017f8:	4bb3      	ldr	r3, [pc, #716]	@ (8001ac8 <TIM14_IRQHandler+0x35c>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	1c18      	adds	r0, r3, #0
 80017fe:	f7ff fdc9 	bl	8001394 <__aeabi_f2iz>
 8001802:	0003      	movs	r3, r0
 8001804:	b25a      	sxtb	r2, r3
 8001806:	4bb1      	ldr	r3, [pc, #708]	@ (8001acc <TIM14_IRQHandler+0x360>)
 8001808:	701a      	strb	r2, [r3, #0]
                	curr_w_l=w_l;
 800180a:	4bb1      	ldr	r3, [pc, #708]	@ (8001ad0 <TIM14_IRQHandler+0x364>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	1c18      	adds	r0, r3, #0
 8001810:	f7ff fdc0 	bl	8001394 <__aeabi_f2iz>
 8001814:	0003      	movs	r3, r0
 8001816:	b25a      	sxtb	r2, r3
 8001818:	4bae      	ldr	r3, [pc, #696]	@ (8001ad4 <TIM14_IRQHandler+0x368>)
 800181a:	701a      	strb	r2, [r3, #0]
                    pwm_log[sample_index].w_r = curr_w_r;
 800181c:	4ba9      	ldr	r3, [pc, #676]	@ (8001ac4 <TIM14_IRQHandler+0x358>)
 800181e:	881b      	ldrh	r3, [r3, #0]
 8001820:	b29b      	uxth	r3, r3
 8001822:	001a      	movs	r2, r3
 8001824:	4ba9      	ldr	r3, [pc, #676]	@ (8001acc <TIM14_IRQHandler+0x360>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	b259      	sxtb	r1, r3
 800182a:	4bab      	ldr	r3, [pc, #684]	@ (8001ad8 <TIM14_IRQHandler+0x36c>)
 800182c:	0052      	lsls	r2, r2, #1
 800182e:	54d1      	strb	r1, [r2, r3]
                    pwm_log[sample_index].w_l = curr_w_l;
 8001830:	4ba4      	ldr	r3, [pc, #656]	@ (8001ac4 <TIM14_IRQHandler+0x358>)
 8001832:	881b      	ldrh	r3, [r3, #0]
 8001834:	b29b      	uxth	r3, r3
 8001836:	0018      	movs	r0, r3
 8001838:	4ba6      	ldr	r3, [pc, #664]	@ (8001ad4 <TIM14_IRQHandler+0x368>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	b259      	sxtb	r1, r3
 800183e:	4aa6      	ldr	r2, [pc, #664]	@ (8001ad8 <TIM14_IRQHandler+0x36c>)
 8001840:	0043      	lsls	r3, r0, #1
 8001842:	18d3      	adds	r3, r2, r3
 8001844:	3301      	adds	r3, #1
 8001846:	1c0a      	adds	r2, r1, #0
 8001848:	701a      	strb	r2, [r3, #0]
                    sample_index++;
 800184a:	4b9e      	ldr	r3, [pc, #632]	@ (8001ac4 <TIM14_IRQHandler+0x358>)
 800184c:	881b      	ldrh	r3, [r3, #0]
 800184e:	b29b      	uxth	r3, r3
 8001850:	3301      	adds	r3, #1
 8001852:	b29a      	uxth	r2, r3
 8001854:	4b9b      	ldr	r3, [pc, #620]	@ (8001ac4 <TIM14_IRQHandler+0x358>)
 8001856:	801a      	strh	r2, [r3, #0]
 8001858:	e078      	b.n	800194c <TIM14_IRQHandler+0x1e0>
                }

                else if (menu_button == 5 && playback_index < sample_index) {
 800185a:	4b98      	ldr	r3, [pc, #608]	@ (8001abc <TIM14_IRQHandler+0x350>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	b2db      	uxtb	r3, r3
 8001860:	2b05      	cmp	r3, #5
 8001862:	d12f      	bne.n	80018c4 <TIM14_IRQHandler+0x158>
 8001864:	4b9d      	ldr	r3, [pc, #628]	@ (8001adc <TIM14_IRQHandler+0x370>)
 8001866:	881b      	ldrh	r3, [r3, #0]
 8001868:	b29a      	uxth	r2, r3
 800186a:	4b96      	ldr	r3, [pc, #600]	@ (8001ac4 <TIM14_IRQHandler+0x358>)
 800186c:	881b      	ldrh	r3, [r3, #0]
 800186e:	b29b      	uxth	r3, r3
 8001870:	429a      	cmp	r2, r3
 8001872:	d227      	bcs.n	80018c4 <TIM14_IRQHandler+0x158>
                    PwmSample s = pwm_log[playback_index];
 8001874:	4b99      	ldr	r3, [pc, #612]	@ (8001adc <TIM14_IRQHandler+0x370>)
 8001876:	881b      	ldrh	r3, [r3, #0]
 8001878:	b29b      	uxth	r3, r3
 800187a:	0019      	movs	r1, r3
 800187c:	2008      	movs	r0, #8
 800187e:	183b      	adds	r3, r7, r0
 8001880:	4a95      	ldr	r2, [pc, #596]	@ (8001ad8 <TIM14_IRQHandler+0x36c>)
 8001882:	0049      	lsls	r1, r1, #1
 8001884:	5a8a      	ldrh	r2, [r1, r2]
 8001886:	801a      	strh	r2, [r3, #0]
                    apply_wheels(s.w_r, s.w_l);
 8001888:	183b      	adds	r3, r7, r0
 800188a:	2200      	movs	r2, #0
 800188c:	569a      	ldrsb	r2, [r3, r2]
 800188e:	0004      	movs	r4, r0
 8001890:	183b      	adds	r3, r7, r0
 8001892:	785b      	ldrb	r3, [r3, #1]
 8001894:	b25b      	sxtb	r3, r3
 8001896:	0019      	movs	r1, r3
 8001898:	0010      	movs	r0, r2
 800189a:	f000 fa79 	bl	8001d90 <apply_wheels>
                    curr_w_r = s.w_r;
 800189e:	0021      	movs	r1, r4
 80018a0:	187b      	adds	r3, r7, r1
 80018a2:	2200      	movs	r2, #0
 80018a4:	569a      	ldrsb	r2, [r3, r2]
 80018a6:	4b89      	ldr	r3, [pc, #548]	@ (8001acc <TIM14_IRQHandler+0x360>)
 80018a8:	701a      	strb	r2, [r3, #0]
                    curr_w_l = s.w_l;
 80018aa:	187b      	adds	r3, r7, r1
 80018ac:	2201      	movs	r2, #1
 80018ae:	569a      	ldrsb	r2, [r3, r2]
 80018b0:	4b88      	ldr	r3, [pc, #544]	@ (8001ad4 <TIM14_IRQHandler+0x368>)
 80018b2:	701a      	strb	r2, [r3, #0]
                    playback_index++;
 80018b4:	4b89      	ldr	r3, [pc, #548]	@ (8001adc <TIM14_IRQHandler+0x370>)
 80018b6:	881b      	ldrh	r3, [r3, #0]
 80018b8:	b29b      	uxth	r3, r3
 80018ba:	3301      	adds	r3, #1
 80018bc:	b29a      	uxth	r2, r3
 80018be:	4b87      	ldr	r3, [pc, #540]	@ (8001adc <TIM14_IRQHandler+0x370>)
 80018c0:	801a      	strh	r2, [r3, #0]
                else if (menu_button == 5 && playback_index < sample_index) {
 80018c2:	e043      	b.n	800194c <TIM14_IRQHandler+0x1e0>
                }

                else if (menu_button == 6 && playback_index > 0) {
 80018c4:	4b7d      	ldr	r3, [pc, #500]	@ (8001abc <TIM14_IRQHandler+0x350>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	2b06      	cmp	r3, #6
 80018cc:	d129      	bne.n	8001922 <TIM14_IRQHandler+0x1b6>
 80018ce:	4b83      	ldr	r3, [pc, #524]	@ (8001adc <TIM14_IRQHandler+0x370>)
 80018d0:	881b      	ldrh	r3, [r3, #0]
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d024      	beq.n	8001922 <TIM14_IRQHandler+0x1b6>
                    playback_index--;
 80018d8:	4b80      	ldr	r3, [pc, #512]	@ (8001adc <TIM14_IRQHandler+0x370>)
 80018da:	881b      	ldrh	r3, [r3, #0]
 80018dc:	b29b      	uxth	r3, r3
 80018de:	3b01      	subs	r3, #1
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	4b7e      	ldr	r3, [pc, #504]	@ (8001adc <TIM14_IRQHandler+0x370>)
 80018e4:	801a      	strh	r2, [r3, #0]
                    PwmSample s = pwm_log[playback_index];
 80018e6:	4b7d      	ldr	r3, [pc, #500]	@ (8001adc <TIM14_IRQHandler+0x370>)
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	0019      	movs	r1, r3
 80018ee:	1d3b      	adds	r3, r7, #4
 80018f0:	4a79      	ldr	r2, [pc, #484]	@ (8001ad8 <TIM14_IRQHandler+0x36c>)
 80018f2:	0049      	lsls	r1, r1, #1
 80018f4:	5a8a      	ldrh	r2, [r1, r2]
 80018f6:	801a      	strh	r2, [r3, #0]
                    apply_wheels(s.w_r, s.w_l);
 80018f8:	1d3b      	adds	r3, r7, #4
 80018fa:	2200      	movs	r2, #0
 80018fc:	569a      	ldrsb	r2, [r3, r2]
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	785b      	ldrb	r3, [r3, #1]
 8001902:	b25b      	sxtb	r3, r3
 8001904:	0019      	movs	r1, r3
 8001906:	0010      	movs	r0, r2
 8001908:	f000 fa42 	bl	8001d90 <apply_wheels>
                    curr_w_r = s.w_r;
 800190c:	1d3b      	adds	r3, r7, #4
 800190e:	2200      	movs	r2, #0
 8001910:	569a      	ldrsb	r2, [r3, r2]
 8001912:	4b6e      	ldr	r3, [pc, #440]	@ (8001acc <TIM14_IRQHandler+0x360>)
 8001914:	701a      	strb	r2, [r3, #0]
                    curr_w_l = s.w_l;
 8001916:	1d3b      	adds	r3, r7, #4
 8001918:	2201      	movs	r2, #1
 800191a:	569a      	ldrsb	r2, [r3, r2]
 800191c:	4b6d      	ldr	r3, [pc, #436]	@ (8001ad4 <TIM14_IRQHandler+0x368>)
 800191e:	701a      	strb	r2, [r3, #0]
                else if (menu_button == 6 && playback_index > 0) {
 8001920:	e014      	b.n	800194c <TIM14_IRQHandler+0x1e0>
                }

                else if (menu_button != 4 && menu_button != 5 && menu_button != 6) {
 8001922:	4b66      	ldr	r3, [pc, #408]	@ (8001abc <TIM14_IRQHandler+0x350>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	b2db      	uxtb	r3, r3
 8001928:	2b04      	cmp	r3, #4
 800192a:	d00f      	beq.n	800194c <TIM14_IRQHandler+0x1e0>
 800192c:	4b63      	ldr	r3, [pc, #396]	@ (8001abc <TIM14_IRQHandler+0x350>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	b2db      	uxtb	r3, r3
 8001932:	2b05      	cmp	r3, #5
 8001934:	d00a      	beq.n	800194c <TIM14_IRQHandler+0x1e0>
 8001936:	4b61      	ldr	r3, [pc, #388]	@ (8001abc <TIM14_IRQHandler+0x350>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	2b06      	cmp	r3, #6
 800193e:	d005      	beq.n	800194c <TIM14_IRQHandler+0x1e0>
                    sample_index = 0;
 8001940:	4b60      	ldr	r3, [pc, #384]	@ (8001ac4 <TIM14_IRQHandler+0x358>)
 8001942:	2200      	movs	r2, #0
 8001944:	801a      	strh	r2, [r3, #0]
                    playback_index = 0;
 8001946:	4b65      	ldr	r3, [pc, #404]	@ (8001adc <TIM14_IRQHandler+0x370>)
 8001948:	2200      	movs	r2, #0
 800194a:	801a      	strh	r2, [r3, #0]
                }

                if ((menu_button == 5 && playback_index >= sample_index) ||
 800194c:	4b5b      	ldr	r3, [pc, #364]	@ (8001abc <TIM14_IRQHandler+0x350>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	b2db      	uxtb	r3, r3
 8001952:	2b05      	cmp	r3, #5
 8001954:	d107      	bne.n	8001966 <TIM14_IRQHandler+0x1fa>
 8001956:	4b61      	ldr	r3, [pc, #388]	@ (8001adc <TIM14_IRQHandler+0x370>)
 8001958:	881b      	ldrh	r3, [r3, #0]
 800195a:	b29a      	uxth	r2, r3
 800195c:	4b59      	ldr	r3, [pc, #356]	@ (8001ac4 <TIM14_IRQHandler+0x358>)
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	b29b      	uxth	r3, r3
 8001962:	429a      	cmp	r2, r3
 8001964:	d209      	bcs.n	800197a <TIM14_IRQHandler+0x20e>
                    (menu_button == 6 && playback_index == 0)) {
 8001966:	4b55      	ldr	r3, [pc, #340]	@ (8001abc <TIM14_IRQHandler+0x350>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	b2db      	uxtb	r3, r3
                if ((menu_button == 5 && playback_index >= sample_index) ||
 800196c:	2b06      	cmp	r3, #6
 800196e:	d108      	bne.n	8001982 <TIM14_IRQHandler+0x216>
                    (menu_button == 6 && playback_index == 0)) {
 8001970:	4b5a      	ldr	r3, [pc, #360]	@ (8001adc <TIM14_IRQHandler+0x370>)
 8001972:	881b      	ldrh	r3, [r3, #0]
 8001974:	b29b      	uxth	r3, r3
 8001976:	2b00      	cmp	r3, #0
 8001978:	d103      	bne.n	8001982 <TIM14_IRQHandler+0x216>
                    apply_wheels(0, 0);  // Stop
 800197a:	2100      	movs	r1, #0
 800197c:	2000      	movs	r0, #0
 800197e:	f000 fa07 	bl	8001d90 <apply_wheels>
                }
            }

        // Detect menu_button change
            if (menu_button != last_menu_button) {
 8001982:	4b4e      	ldr	r3, [pc, #312]	@ (8001abc <TIM14_IRQHandler+0x350>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	b2da      	uxtb	r2, r3
 8001988:	4b55      	ldr	r3, [pc, #340]	@ (8001ae0 <TIM14_IRQHandler+0x374>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	429a      	cmp	r2, r3
 800198e:	d100      	bne.n	8001992 <TIM14_IRQHandler+0x226>
 8001990:	e0ee      	b.n	8001b70 <TIM14_IRQHandler+0x404>
                last_menu_button = menu_button;
 8001992:	4b4a      	ldr	r3, [pc, #296]	@ (8001abc <TIM14_IRQHandler+0x350>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	b2da      	uxtb	r2, r3
 8001998:	4b51      	ldr	r3, [pc, #324]	@ (8001ae0 <TIM14_IRQHandler+0x374>)
 800199a:	701a      	strb	r2, [r3, #0]


				if (menu_button == 1) {
 800199c:	4b47      	ldr	r3, [pc, #284]	@ (8001abc <TIM14_IRQHandler+0x350>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d11a      	bne.n	80019dc <TIM14_IRQHandler+0x270>
					for (uint8_t i = 0; i < LED_NUM; i++) {
 80019a6:	2317      	movs	r3, #23
 80019a8:	18fb      	adds	r3, r7, r3
 80019aa:	2200      	movs	r2, #0
 80019ac:	701a      	strb	r2, [r3, #0]
 80019ae:	e00d      	b.n	80019cc <TIM14_IRQHandler+0x260>
						SetColor(i, 0, 0, 50); // Blue
 80019b0:	2417      	movs	r4, #23
 80019b2:	193b      	adds	r3, r7, r4
 80019b4:	7818      	ldrb	r0, [r3, #0]
 80019b6:	2332      	movs	r3, #50	@ 0x32
 80019b8:	2200      	movs	r2, #0
 80019ba:	2100      	movs	r1, #0
 80019bc:	f001 fa66 	bl	8002e8c <SetColor>
					for (uint8_t i = 0; i < LED_NUM; i++) {
 80019c0:	0021      	movs	r1, r4
 80019c2:	187b      	adds	r3, r7, r1
 80019c4:	781a      	ldrb	r2, [r3, #0]
 80019c6:	187b      	adds	r3, r7, r1
 80019c8:	3201      	adds	r2, #1
 80019ca:	701a      	strb	r2, [r3, #0]
 80019cc:	2317      	movs	r3, #23
 80019ce:	18fb      	adds	r3, r7, r3
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b62      	cmp	r3, #98	@ 0x62
 80019d4:	d9ec      	bls.n	80019b0 <TIM14_IRQHandler+0x244>
					}
					SendColors();
 80019d6:	f001 fb49 	bl	800306c <SendColors>
 80019da:	e0c9      	b.n	8001b70 <TIM14_IRQHandler+0x404>
				} else if (menu_button == 2) {
 80019dc:	4b37      	ldr	r3, [pc, #220]	@ (8001abc <TIM14_IRQHandler+0x350>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d11d      	bne.n	8001a22 <TIM14_IRQHandler+0x2b6>
					for (uint8_t i = 0; i < LED_NUM; i++) {
 80019e6:	2316      	movs	r3, #22
 80019e8:	18fb      	adds	r3, r7, r3
 80019ea:	2200      	movs	r2, #0
 80019ec:	701a      	strb	r2, [r3, #0]
 80019ee:	e00d      	b.n	8001a0c <TIM14_IRQHandler+0x2a0>
						SetColor(i, 0, 50, 0); // Green
 80019f0:	2416      	movs	r4, #22
 80019f2:	193b      	adds	r3, r7, r4
 80019f4:	7818      	ldrb	r0, [r3, #0]
 80019f6:	2300      	movs	r3, #0
 80019f8:	2232      	movs	r2, #50	@ 0x32
 80019fa:	2100      	movs	r1, #0
 80019fc:	f001 fa46 	bl	8002e8c <SetColor>
					for (uint8_t i = 0; i < LED_NUM; i++) {
 8001a00:	0021      	movs	r1, r4
 8001a02:	187b      	adds	r3, r7, r1
 8001a04:	781a      	ldrb	r2, [r3, #0]
 8001a06:	187b      	adds	r3, r7, r1
 8001a08:	3201      	adds	r2, #1
 8001a0a:	701a      	strb	r2, [r3, #0]
 8001a0c:	2316      	movs	r3, #22
 8001a0e:	18fb      	adds	r3, r7, r3
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b62      	cmp	r3, #98	@ 0x62
 8001a14:	d9ec      	bls.n	80019f0 <TIM14_IRQHandler+0x284>
					}
					SendColors();
 8001a16:	f001 fb29 	bl	800306c <SendColors>
					last_proximity_state = 0; // Reset to green
 8001a1a:	4b32      	ldr	r3, [pc, #200]	@ (8001ae4 <TIM14_IRQHandler+0x378>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	701a      	strb	r2, [r3, #0]
 8001a20:	e0a6      	b.n	8001b70 <TIM14_IRQHandler+0x404>
				}
				else if (menu_button == 4) {
 8001a22:	4b26      	ldr	r3, [pc, #152]	@ (8001abc <TIM14_IRQHandler+0x350>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2b04      	cmp	r3, #4
 8001a2a:	d120      	bne.n	8001a6e <TIM14_IRQHandler+0x302>
                    // Purple: R=50, B=50
                    for (uint8_t i = 0; i < LED_NUM; i++) {
 8001a2c:	2315      	movs	r3, #21
 8001a2e:	18fb      	adds	r3, r7, r3
 8001a30:	2200      	movs	r2, #0
 8001a32:	701a      	strb	r2, [r3, #0]
 8001a34:	e00d      	b.n	8001a52 <TIM14_IRQHandler+0x2e6>
                        SetColor(i, 50, 0, 50);
 8001a36:	2415      	movs	r4, #21
 8001a38:	193b      	adds	r3, r7, r4
 8001a3a:	7818      	ldrb	r0, [r3, #0]
 8001a3c:	2332      	movs	r3, #50	@ 0x32
 8001a3e:	2200      	movs	r2, #0
 8001a40:	2132      	movs	r1, #50	@ 0x32
 8001a42:	f001 fa23 	bl	8002e8c <SetColor>
                    for (uint8_t i = 0; i < LED_NUM; i++) {
 8001a46:	0021      	movs	r1, r4
 8001a48:	187b      	adds	r3, r7, r1
 8001a4a:	781a      	ldrb	r2, [r3, #0]
 8001a4c:	187b      	adds	r3, r7, r1
 8001a4e:	3201      	adds	r2, #1
 8001a50:	701a      	strb	r2, [r3, #0]
 8001a52:	2315      	movs	r3, #21
 8001a54:	18fb      	adds	r3, r7, r3
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b62      	cmp	r3, #98	@ 0x62
 8001a5a:	d9ec      	bls.n	8001a36 <TIM14_IRQHandler+0x2ca>
                    }
                    SendColors();
 8001a5c:	f001 fb06 	bl	800306c <SendColors>

                    // Clear previous recording
                    sample_index = 0;
 8001a60:	4b18      	ldr	r3, [pc, #96]	@ (8001ac4 <TIM14_IRQHandler+0x358>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	801a      	strh	r2, [r3, #0]
                    playback_index = 0;
 8001a66:	4b1d      	ldr	r3, [pc, #116]	@ (8001adc <TIM14_IRQHandler+0x370>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	801a      	strh	r2, [r3, #0]
 8001a6c:	e080      	b.n	8001b70 <TIM14_IRQHandler+0x404>
                }
                else if (menu_button == 5) {
 8001a6e:	4b13      	ldr	r3, [pc, #76]	@ (8001abc <TIM14_IRQHandler+0x350>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	2b05      	cmp	r3, #5
 8001a76:	d137      	bne.n	8001ae8 <TIM14_IRQHandler+0x37c>
                    // Forward playback start
                    playback_index = 0;
 8001a78:	4b18      	ldr	r3, [pc, #96]	@ (8001adc <TIM14_IRQHandler+0x370>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	801a      	strh	r2, [r3, #0]
                    for (uint8_t i = 0; i < LED_NUM; i++) {
 8001a7e:	2314      	movs	r3, #20
 8001a80:	18fb      	adds	r3, r7, r3
 8001a82:	2200      	movs	r2, #0
 8001a84:	701a      	strb	r2, [r3, #0]
 8001a86:	e00d      	b.n	8001aa4 <TIM14_IRQHandler+0x338>
                        SetColor(i, 0, 50, 0); // Green
 8001a88:	2414      	movs	r4, #20
 8001a8a:	193b      	adds	r3, r7, r4
 8001a8c:	7818      	ldrb	r0, [r3, #0]
 8001a8e:	2300      	movs	r3, #0
 8001a90:	2232      	movs	r2, #50	@ 0x32
 8001a92:	2100      	movs	r1, #0
 8001a94:	f001 f9fa 	bl	8002e8c <SetColor>
                    for (uint8_t i = 0; i < LED_NUM; i++) {
 8001a98:	0021      	movs	r1, r4
 8001a9a:	187b      	adds	r3, r7, r1
 8001a9c:	781a      	ldrb	r2, [r3, #0]
 8001a9e:	187b      	adds	r3, r7, r1
 8001aa0:	3201      	adds	r2, #1
 8001aa2:	701a      	strb	r2, [r3, #0]
 8001aa4:	2314      	movs	r3, #20
 8001aa6:	18fb      	adds	r3, r7, r3
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	2b62      	cmp	r3, #98	@ 0x62
 8001aac:	d9ec      	bls.n	8001a88 <TIM14_IRQHandler+0x31c>
                    }
                    SendColors();
 8001aae:	f001 fadd 	bl	800306c <SendColors>
 8001ab2:	e05d      	b.n	8001b70 <TIM14_IRQHandler+0x404>
 8001ab4:	40002000 	.word	0x40002000
 8001ab8:	20000034 	.word	0x20000034
 8001abc:	20000039 	.word	0x20000039
 8001ac0:	20001990 	.word	0x20001990
 8001ac4:	2000198c 	.word	0x2000198c
 8001ac8:	20000054 	.word	0x20000054
 8001acc:	20001991 	.word	0x20001991
 8001ad0:	20000050 	.word	0x20000050
 8001ad4:	20001992 	.word	0x20001992
 8001ad8:	200014dc 	.word	0x200014dc
 8001adc:	2000198e 	.word	0x2000198e
 8001ae0:	200014d9 	.word	0x200014d9
 8001ae4:	200014da 	.word	0x200014da
                }
                else if (menu_button == 6) {
 8001ae8:	4b9d      	ldr	r3, [pc, #628]	@ (8001d60 <TIM14_IRQHandler+0x5f4>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b06      	cmp	r3, #6
 8001af0:	d124      	bne.n	8001b3c <TIM14_IRQHandler+0x3d0>
                    // Reverse playback start
                    if (sample_index > 0) {
 8001af2:	4b9c      	ldr	r3, [pc, #624]	@ (8001d64 <TIM14_IRQHandler+0x5f8>)
 8001af4:	881b      	ldrh	r3, [r3, #0]
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d004      	beq.n	8001b06 <TIM14_IRQHandler+0x39a>
                        playback_index = sample_index;  // <-- Set to END
 8001afc:	4b99      	ldr	r3, [pc, #612]	@ (8001d64 <TIM14_IRQHandler+0x5f8>)
 8001afe:	881b      	ldrh	r3, [r3, #0]
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	4b99      	ldr	r3, [pc, #612]	@ (8001d68 <TIM14_IRQHandler+0x5fc>)
 8001b04:	801a      	strh	r2, [r3, #0]
                    }
                    for (uint8_t i = 0; i < LED_NUM; i++) {
 8001b06:	2313      	movs	r3, #19
 8001b08:	18fb      	adds	r3, r7, r3
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	701a      	strb	r2, [r3, #0]
 8001b0e:	e00d      	b.n	8001b2c <TIM14_IRQHandler+0x3c0>
                        SetColor(i, 0, 50, 0); // Green
 8001b10:	2413      	movs	r4, #19
 8001b12:	193b      	adds	r3, r7, r4
 8001b14:	7818      	ldrb	r0, [r3, #0]
 8001b16:	2300      	movs	r3, #0
 8001b18:	2232      	movs	r2, #50	@ 0x32
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	f001 f9b6 	bl	8002e8c <SetColor>
                    for (uint8_t i = 0; i < LED_NUM; i++) {
 8001b20:	0021      	movs	r1, r4
 8001b22:	187b      	adds	r3, r7, r1
 8001b24:	781a      	ldrb	r2, [r3, #0]
 8001b26:	187b      	adds	r3, r7, r1
 8001b28:	3201      	adds	r2, #1
 8001b2a:	701a      	strb	r2, [r3, #0]
 8001b2c:	2313      	movs	r3, #19
 8001b2e:	18fb      	adds	r3, r7, r3
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	2b62      	cmp	r3, #98	@ 0x62
 8001b34:	d9ec      	bls.n	8001b10 <TIM14_IRQHandler+0x3a4>
                    }
                    SendColors();
 8001b36:	f001 fa99 	bl	800306c <SendColors>
 8001b3a:	e019      	b.n	8001b70 <TIM14_IRQHandler+0x404>
                }
                else {
                    for (uint8_t i = 0; i < LED_NUM; i++) {
 8001b3c:	2312      	movs	r3, #18
 8001b3e:	18fb      	adds	r3, r7, r3
 8001b40:	2200      	movs	r2, #0
 8001b42:	701a      	strb	r2, [r3, #0]
 8001b44:	e00d      	b.n	8001b62 <TIM14_IRQHandler+0x3f6>
                        SetColor(i, 0, 0, 0); // Off
 8001b46:	2412      	movs	r4, #18
 8001b48:	193b      	adds	r3, r7, r4
 8001b4a:	7818      	ldrb	r0, [r3, #0]
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	2200      	movs	r2, #0
 8001b50:	2100      	movs	r1, #0
 8001b52:	f001 f99b 	bl	8002e8c <SetColor>
                    for (uint8_t i = 0; i < LED_NUM; i++) {
 8001b56:	0021      	movs	r1, r4
 8001b58:	187b      	adds	r3, r7, r1
 8001b5a:	781a      	ldrb	r2, [r3, #0]
 8001b5c:	187b      	adds	r3, r7, r1
 8001b5e:	3201      	adds	r2, #1
 8001b60:	701a      	strb	r2, [r3, #0]
 8001b62:	2312      	movs	r3, #18
 8001b64:	18fb      	adds	r3, r7, r3
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	2b62      	cmp	r3, #98	@ 0x62
 8001b6a:	d9ec      	bls.n	8001b46 <TIM14_IRQHandler+0x3da>
                    }
                    SendColors();
 8001b6c:	f001 fa7e 	bl	800306c <SendColors>
                }
            }

                // Update LED color only if proximity state changes
                if (menu_button == 2 || menu_button == 5 || menu_button == 6) {
 8001b70:	4b7b      	ldr	r3, [pc, #492]	@ (8001d60 <TIM14_IRQHandler+0x5f4>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d00a      	beq.n	8001b90 <TIM14_IRQHandler+0x424>
 8001b7a:	4b79      	ldr	r3, [pc, #484]	@ (8001d60 <TIM14_IRQHandler+0x5f4>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	2b05      	cmp	r3, #5
 8001b82:	d005      	beq.n	8001b90 <TIM14_IRQHandler+0x424>
 8001b84:	4b76      	ldr	r3, [pc, #472]	@ (8001d60 <TIM14_IRQHandler+0x5f4>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	2b06      	cmp	r3, #6
 8001b8c:	d000      	beq.n	8001b90 <TIM14_IRQHandler+0x424>
 8001b8e:	e0c8      	b.n	8001d22 <TIM14_IRQHandler+0x5b6>
                    uint8_t proximity_state = 0; // 0 = green, 1 = yellow, 2 = red
 8001b90:	2311      	movs	r3, #17
 8001b92:	18fb      	adds	r3, r7, r3
 8001b94:	2200      	movs	r2, #0
 8001b96:	701a      	strb	r2, [r3, #0]

                    for (uint8_t i = 0; i < 4; i++) {
 8001b98:	2310      	movs	r3, #16
 8001b9a:	18fb      	adds	r3, r7, r3
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	701a      	strb	r2, [r3, #0]
 8001ba0:	e059      	b.n	8001c56 <TIM14_IRQHandler+0x4ea>
                        if (distance[i] >= 2.0f && distance[i] <= 26.0f) {
 8001ba2:	2410      	movs	r4, #16
 8001ba4:	193b      	adds	r3, r7, r4
 8001ba6:	781a      	ldrb	r2, [r3, #0]
 8001ba8:	4b70      	ldr	r3, [pc, #448]	@ (8001d6c <TIM14_IRQHandler+0x600>)
 8001baa:	0092      	lsls	r2, r2, #2
 8001bac:	58d3      	ldr	r3, [r2, r3]
 8001bae:	2180      	movs	r1, #128	@ 0x80
 8001bb0:	05c9      	lsls	r1, r1, #23
 8001bb2:	1c18      	adds	r0, r3, #0
 8001bb4:	f7fe fc4e 	bl	8000454 <__aeabi_fcmpge>
 8001bb8:	1e03      	subs	r3, r0, #0
 8001bba:	d027      	beq.n	8001c0c <TIM14_IRQHandler+0x4a0>
 8001bbc:	193b      	adds	r3, r7, r4
 8001bbe:	781a      	ldrb	r2, [r3, #0]
 8001bc0:	4b6a      	ldr	r3, [pc, #424]	@ (8001d6c <TIM14_IRQHandler+0x600>)
 8001bc2:	0092      	lsls	r2, r2, #2
 8001bc4:	58d3      	ldr	r3, [r2, r3]
 8001bc6:	496a      	ldr	r1, [pc, #424]	@ (8001d70 <TIM14_IRQHandler+0x604>)
 8001bc8:	1c18      	adds	r0, r3, #0
 8001bca:	f7fe fc2f 	bl	800042c <__aeabi_fcmple>
 8001bce:	1e03      	subs	r3, r0, #0
 8001bd0:	d01c      	beq.n	8001c0c <TIM14_IRQHandler+0x4a0>
                            proximity_state = 2; // Red
 8001bd2:	2311      	movs	r3, #17
 8001bd4:	18fb      	adds	r3, r7, r3
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	701a      	strb	r2, [r3, #0]
                            right_LPWM(0);
 8001bda:	2380      	movs	r3, #128	@ 0x80
 8001bdc:	05db      	lsls	r3, r3, #23
 8001bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be0:	2380      	movs	r3, #128	@ 0x80
 8001be2:	05db      	lsls	r3, r3, #23
 8001be4:	2200      	movs	r2, #0
 8001be6:	635a      	str	r2, [r3, #52]	@ 0x34
                            right_RPWM(0);
 8001be8:	2380      	movs	r3, #128	@ 0x80
 8001bea:	05db      	lsls	r3, r3, #23
 8001bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bee:	2380      	movs	r3, #128	@ 0x80
 8001bf0:	05db      	lsls	r3, r3, #23
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	639a      	str	r2, [r3, #56]	@ 0x38
                            left_LPWM(0);
 8001bf6:	4b5f      	ldr	r3, [pc, #380]	@ (8001d74 <TIM14_IRQHandler+0x608>)
 8001bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bfa:	4b5e      	ldr	r3, [pc, #376]	@ (8001d74 <TIM14_IRQHandler+0x608>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	641a      	str	r2, [r3, #64]	@ 0x40
                            left_RPWM(0);
 8001c00:	4b5c      	ldr	r3, [pc, #368]	@ (8001d74 <TIM14_IRQHandler+0x608>)
 8001c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c04:	4b5b      	ldr	r3, [pc, #364]	@ (8001d74 <TIM14_IRQHandler+0x608>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	63da      	str	r2, [r3, #60]	@ 0x3c
                            break;
 8001c0a:	e029      	b.n	8001c60 <TIM14_IRQHandler+0x4f4>
                        } else if (distance[i] >= 27.0f && distance[i] <= 100.0f && proximity_state < 1) {
 8001c0c:	2410      	movs	r4, #16
 8001c0e:	193b      	adds	r3, r7, r4
 8001c10:	781a      	ldrb	r2, [r3, #0]
 8001c12:	4b56      	ldr	r3, [pc, #344]	@ (8001d6c <TIM14_IRQHandler+0x600>)
 8001c14:	0092      	lsls	r2, r2, #2
 8001c16:	58d3      	ldr	r3, [r2, r3]
 8001c18:	4957      	ldr	r1, [pc, #348]	@ (8001d78 <TIM14_IRQHandler+0x60c>)
 8001c1a:	1c18      	adds	r0, r3, #0
 8001c1c:	f7fe fc1a 	bl	8000454 <__aeabi_fcmpge>
 8001c20:	1e03      	subs	r3, r0, #0
 8001c22:	d012      	beq.n	8001c4a <TIM14_IRQHandler+0x4de>
 8001c24:	193b      	adds	r3, r7, r4
 8001c26:	781a      	ldrb	r2, [r3, #0]
 8001c28:	4b50      	ldr	r3, [pc, #320]	@ (8001d6c <TIM14_IRQHandler+0x600>)
 8001c2a:	0092      	lsls	r2, r2, #2
 8001c2c:	58d3      	ldr	r3, [r2, r3]
 8001c2e:	4953      	ldr	r1, [pc, #332]	@ (8001d7c <TIM14_IRQHandler+0x610>)
 8001c30:	1c18      	adds	r0, r3, #0
 8001c32:	f7fe fbfb 	bl	800042c <__aeabi_fcmple>
 8001c36:	1e03      	subs	r3, r0, #0
 8001c38:	d007      	beq.n	8001c4a <TIM14_IRQHandler+0x4de>
 8001c3a:	2211      	movs	r2, #17
 8001c3c:	18bb      	adds	r3, r7, r2
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d102      	bne.n	8001c4a <TIM14_IRQHandler+0x4de>
                            proximity_state = 1; // Yellow
 8001c44:	18bb      	adds	r3, r7, r2
 8001c46:	2201      	movs	r2, #1
 8001c48:	701a      	strb	r2, [r3, #0]
                    for (uint8_t i = 0; i < 4; i++) {
 8001c4a:	2110      	movs	r1, #16
 8001c4c:	187b      	adds	r3, r7, r1
 8001c4e:	781a      	ldrb	r2, [r3, #0]
 8001c50:	187b      	adds	r3, r7, r1
 8001c52:	3201      	adds	r2, #1
 8001c54:	701a      	strb	r2, [r3, #0]
 8001c56:	2310      	movs	r3, #16
 8001c58:	18fb      	adds	r3, r7, r3
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	2b03      	cmp	r3, #3
 8001c5e:	d9a0      	bls.n	8001ba2 <TIM14_IRQHandler+0x436>
                            // Do not break, continue in case red is also found
                        }
                    }

                    if (proximity_state != last_proximity_state) {
 8001c60:	4b47      	ldr	r3, [pc, #284]	@ (8001d80 <TIM14_IRQHandler+0x614>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2111      	movs	r1, #17
 8001c68:	187a      	adds	r2, r7, r1
 8001c6a:	7812      	ldrb	r2, [r2, #0]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d058      	beq.n	8001d22 <TIM14_IRQHandler+0x5b6>
                        last_proximity_state = proximity_state;
 8001c70:	4b43      	ldr	r3, [pc, #268]	@ (8001d80 <TIM14_IRQHandler+0x614>)
 8001c72:	187a      	adds	r2, r7, r1
 8001c74:	7812      	ldrb	r2, [r2, #0]
 8001c76:	701a      	strb	r2, [r3, #0]

                        if (proximity_state == 2) {
 8001c78:	187b      	adds	r3, r7, r1
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d118      	bne.n	8001cb2 <TIM14_IRQHandler+0x546>
                            for (uint8_t i = 0; i < LED_NUM; i++) {
 8001c80:	230f      	movs	r3, #15
 8001c82:	18fb      	adds	r3, r7, r3
 8001c84:	2200      	movs	r2, #0
 8001c86:	701a      	strb	r2, [r3, #0]
 8001c88:	e00d      	b.n	8001ca6 <TIM14_IRQHandler+0x53a>
                                SetColor(i, 50, 0, 0); // Red
 8001c8a:	240f      	movs	r4, #15
 8001c8c:	193b      	adds	r3, r7, r4
 8001c8e:	7818      	ldrb	r0, [r3, #0]
 8001c90:	2300      	movs	r3, #0
 8001c92:	2200      	movs	r2, #0
 8001c94:	2132      	movs	r1, #50	@ 0x32
 8001c96:	f001 f8f9 	bl	8002e8c <SetColor>
                            for (uint8_t i = 0; i < LED_NUM; i++) {
 8001c9a:	0021      	movs	r1, r4
 8001c9c:	187b      	adds	r3, r7, r1
 8001c9e:	781a      	ldrb	r2, [r3, #0]
 8001ca0:	187b      	adds	r3, r7, r1
 8001ca2:	3201      	adds	r2, #1
 8001ca4:	701a      	strb	r2, [r3, #0]
 8001ca6:	230f      	movs	r3, #15
 8001ca8:	18fb      	adds	r3, r7, r3
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	2b62      	cmp	r3, #98	@ 0x62
 8001cae:	d9ec      	bls.n	8001c8a <TIM14_IRQHandler+0x51e>
 8001cb0:	e035      	b.n	8001d1e <TIM14_IRQHandler+0x5b2>
                            }
                        } else if (proximity_state == 1) {
 8001cb2:	2311      	movs	r3, #17
 8001cb4:	18fb      	adds	r3, r7, r3
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d118      	bne.n	8001cee <TIM14_IRQHandler+0x582>
                            for (uint8_t i = 0; i < LED_NUM; i++) {
 8001cbc:	230e      	movs	r3, #14
 8001cbe:	18fb      	adds	r3, r7, r3
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	701a      	strb	r2, [r3, #0]
 8001cc4:	e00d      	b.n	8001ce2 <TIM14_IRQHandler+0x576>
                                SetColor(i, 50, 50, 0); // Yellow
 8001cc6:	240e      	movs	r4, #14
 8001cc8:	193b      	adds	r3, r7, r4
 8001cca:	7818      	ldrb	r0, [r3, #0]
 8001ccc:	2300      	movs	r3, #0
 8001cce:	2232      	movs	r2, #50	@ 0x32
 8001cd0:	2132      	movs	r1, #50	@ 0x32
 8001cd2:	f001 f8db 	bl	8002e8c <SetColor>
                            for (uint8_t i = 0; i < LED_NUM; i++) {
 8001cd6:	0021      	movs	r1, r4
 8001cd8:	187b      	adds	r3, r7, r1
 8001cda:	781a      	ldrb	r2, [r3, #0]
 8001cdc:	187b      	adds	r3, r7, r1
 8001cde:	3201      	adds	r2, #1
 8001ce0:	701a      	strb	r2, [r3, #0]
 8001ce2:	230e      	movs	r3, #14
 8001ce4:	18fb      	adds	r3, r7, r3
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	2b62      	cmp	r3, #98	@ 0x62
 8001cea:	d9ec      	bls.n	8001cc6 <TIM14_IRQHandler+0x55a>
 8001cec:	e017      	b.n	8001d1e <TIM14_IRQHandler+0x5b2>
                            }
                        } else {
                            for (uint8_t i = 0; i < LED_NUM; i++) {
 8001cee:	230d      	movs	r3, #13
 8001cf0:	18fb      	adds	r3, r7, r3
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	701a      	strb	r2, [r3, #0]
 8001cf6:	e00d      	b.n	8001d14 <TIM14_IRQHandler+0x5a8>
                                SetColor(i, 0, 50, 0); // Green
 8001cf8:	240d      	movs	r4, #13
 8001cfa:	193b      	adds	r3, r7, r4
 8001cfc:	7818      	ldrb	r0, [r3, #0]
 8001cfe:	2300      	movs	r3, #0
 8001d00:	2232      	movs	r2, #50	@ 0x32
 8001d02:	2100      	movs	r1, #0
 8001d04:	f001 f8c2 	bl	8002e8c <SetColor>
                            for (uint8_t i = 0; i < LED_NUM; i++) {
 8001d08:	0021      	movs	r1, r4
 8001d0a:	187b      	adds	r3, r7, r1
 8001d0c:	781a      	ldrb	r2, [r3, #0]
 8001d0e:	187b      	adds	r3, r7, r1
 8001d10:	3201      	adds	r2, #1
 8001d12:	701a      	strb	r2, [r3, #0]
 8001d14:	230d      	movs	r3, #13
 8001d16:	18fb      	adds	r3, r7, r3
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	2b62      	cmp	r3, #98	@ 0x62
 8001d1c:	d9ec      	bls.n	8001cf8 <TIM14_IRQHandler+0x58c>
                            }
                        }
                        SendColors();
 8001d1e:	f001 f9a5 	bl	800306c <SendColors>
                    }
                }

        if (t >= 100) {
 8001d22:	4b18      	ldr	r3, [pc, #96]	@ (8001d84 <TIM14_IRQHandler+0x618>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2b63      	cmp	r3, #99	@ 0x63
 8001d28:	d915      	bls.n	8001d56 <TIM14_IRQHandler+0x5ea>
			start_hcsr04_trigger(currentSensor);
 8001d2a:	4b17      	ldr	r3, [pc, #92]	@ (8001d88 <TIM14_IRQHandler+0x61c>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	0018      	movs	r0, r3
 8001d30:	f000 fee6 	bl	8002b00 <start_hcsr04_trigger>
			currentSensor = (currentSensor + 1) % 4;
 8001d34:	4b14      	ldr	r3, [pc, #80]	@ (8001d88 <TIM14_IRQHandler+0x61c>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	4a14      	ldr	r2, [pc, #80]	@ (8001d8c <TIM14_IRQHandler+0x620>)
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	d504      	bpl.n	8001d4a <TIM14_IRQHandler+0x5de>
 8001d40:	3b01      	subs	r3, #1
 8001d42:	2204      	movs	r2, #4
 8001d44:	4252      	negs	r2, r2
 8001d46:	4313      	orrs	r3, r2
 8001d48:	3301      	adds	r3, #1
 8001d4a:	b2da      	uxtb	r2, r3
 8001d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d88 <TIM14_IRQHandler+0x61c>)
 8001d4e:	701a      	strb	r2, [r3, #0]
			t = 0;
 8001d50:	4b0c      	ldr	r3, [pc, #48]	@ (8001d84 <TIM14_IRQHandler+0x618>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
         }

    }
}
 8001d56:	46c0      	nop			@ (mov r8, r8)
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	b007      	add	sp, #28
 8001d5c:	bd90      	pop	{r4, r7, pc}
 8001d5e:	46c0      	nop			@ (mov r8, r8)
 8001d60:	20000039 	.word	0x20000039
 8001d64:	2000198c 	.word	0x2000198c
 8001d68:	2000198e 	.word	0x2000198e
 8001d6c:	2000008c 	.word	0x2000008c
 8001d70:	41d00000 	.word	0x41d00000
 8001d74:	40012c00 	.word	0x40012c00
 8001d78:	41d80000 	.word	0x41d80000
 8001d7c:	42c80000 	.word	0x42c80000
 8001d80:	200014da 	.word	0x200014da
 8001d84:	20000034 	.word	0x20000034
 8001d88:	2000009c 	.word	0x2000009c
 8001d8c:	80000003 	.word	0x80000003

08001d90 <apply_wheels>:

void apply_wheels(int8_t w_r, int8_t w_l) {
 8001d90:	b590      	push	{r4, r7, lr}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	0002      	movs	r2, r0
 8001d98:	1dfb      	adds	r3, r7, #7
 8001d9a:	701a      	strb	r2, [r3, #0]
 8001d9c:	1dbb      	adds	r3, r7, #6
 8001d9e:	1c0a      	adds	r2, r1, #0
 8001da0:	701a      	strb	r2, [r3, #0]
    // Right motor
    if (w_r >= 0) {
 8001da2:	1dfb      	adds	r3, r7, #7
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	2b7f      	cmp	r3, #127	@ 0x7f
 8001da8:	d816      	bhi.n	8001dd8 <apply_wheels+0x48>
        right_LPWM(w_r);
 8001daa:	1dfb      	adds	r3, r7, #7
 8001dac:	2200      	movs	r2, #0
 8001dae:	569a      	ldrsb	r2, [r3, r2]
 8001db0:	2380      	movs	r3, #128	@ 0x80
 8001db2:	05db      	lsls	r3, r3, #23
 8001db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db6:	4353      	muls	r3, r2
 8001db8:	2280      	movs	r2, #128	@ 0x80
 8001dba:	05d4      	lsls	r4, r2, #23
 8001dbc:	2164      	movs	r1, #100	@ 0x64
 8001dbe:	0018      	movs	r0, r3
 8001dc0:	f7fe f9a2 	bl	8000108 <__udivsi3>
 8001dc4:	0003      	movs	r3, r0
 8001dc6:	6363      	str	r3, [r4, #52]	@ 0x34
        right_RPWM(0);
 8001dc8:	2380      	movs	r3, #128	@ 0x80
 8001dca:	05db      	lsls	r3, r3, #23
 8001dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dce:	2380      	movs	r3, #128	@ 0x80
 8001dd0:	05db      	lsls	r3, r3, #23
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	639a      	str	r2, [r3, #56]	@ 0x38
 8001dd6:	e017      	b.n	8001e08 <apply_wheels+0x78>
    } else {
        right_LPWM(0);
 8001dd8:	2380      	movs	r3, #128	@ 0x80
 8001dda:	05db      	lsls	r3, r3, #23
 8001ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dde:	2380      	movs	r3, #128	@ 0x80
 8001de0:	05db      	lsls	r3, r3, #23
 8001de2:	2200      	movs	r2, #0
 8001de4:	635a      	str	r2, [r3, #52]	@ 0x34
        right_RPWM(-w_r);
 8001de6:	1dfb      	adds	r3, r7, #7
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	b25b      	sxtb	r3, r3
 8001dec:	425b      	negs	r3, r3
 8001dee:	001a      	movs	r2, r3
 8001df0:	2380      	movs	r3, #128	@ 0x80
 8001df2:	05db      	lsls	r3, r3, #23
 8001df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df6:	4353      	muls	r3, r2
 8001df8:	2280      	movs	r2, #128	@ 0x80
 8001dfa:	05d4      	lsls	r4, r2, #23
 8001dfc:	2164      	movs	r1, #100	@ 0x64
 8001dfe:	0018      	movs	r0, r3
 8001e00:	f7fe f982 	bl	8000108 <__udivsi3>
 8001e04:	0003      	movs	r3, r0
 8001e06:	63a3      	str	r3, [r4, #56]	@ 0x38
    }

    // Left motor
    if (w_l >= 0) {
 8001e08:	1dbb      	adds	r3, r7, #6
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2b7f      	cmp	r3, #127	@ 0x7f
 8001e0e:	d812      	bhi.n	8001e36 <apply_wheels+0xa6>
        left_LPWM(w_l);
 8001e10:	1dbb      	adds	r3, r7, #6
 8001e12:	2200      	movs	r2, #0
 8001e14:	569a      	ldrsb	r2, [r3, r2]
 8001e16:	4b14      	ldr	r3, [pc, #80]	@ (8001e68 <apply_wheels+0xd8>)
 8001e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e1a:	4353      	muls	r3, r2
 8001e1c:	4c12      	ldr	r4, [pc, #72]	@ (8001e68 <apply_wheels+0xd8>)
 8001e1e:	2164      	movs	r1, #100	@ 0x64
 8001e20:	0018      	movs	r0, r3
 8001e22:	f7fe f971 	bl	8000108 <__udivsi3>
 8001e26:	0003      	movs	r3, r0
 8001e28:	6423      	str	r3, [r4, #64]	@ 0x40
        left_RPWM(0);
 8001e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e68 <apply_wheels+0xd8>)
 8001e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e68 <apply_wheels+0xd8>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	63da      	str	r2, [r3, #60]	@ 0x3c
    } else {
        left_LPWM(0);
        left_RPWM(-w_l);
    }
}
 8001e34:	e013      	b.n	8001e5e <apply_wheels+0xce>
        left_LPWM(0);
 8001e36:	4b0c      	ldr	r3, [pc, #48]	@ (8001e68 <apply_wheels+0xd8>)
 8001e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e68 <apply_wheels+0xd8>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	641a      	str	r2, [r3, #64]	@ 0x40
        left_RPWM(-w_l);
 8001e40:	1dbb      	adds	r3, r7, #6
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	b25b      	sxtb	r3, r3
 8001e46:	425b      	negs	r3, r3
 8001e48:	001a      	movs	r2, r3
 8001e4a:	4b07      	ldr	r3, [pc, #28]	@ (8001e68 <apply_wheels+0xd8>)
 8001e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e4e:	4353      	muls	r3, r2
 8001e50:	4c05      	ldr	r4, [pc, #20]	@ (8001e68 <apply_wheels+0xd8>)
 8001e52:	2164      	movs	r1, #100	@ 0x64
 8001e54:	0018      	movs	r0, r3
 8001e56:	f7fe f957 	bl	8000108 <__udivsi3>
 8001e5a:	0003      	movs	r3, r0
 8001e5c:	63e3      	str	r3, [r4, #60]	@ 0x3c
}
 8001e5e:	46c0      	nop			@ (mov r8, r8)
 8001e60:	46bd      	mov	sp, r7
 8001e62:	b003      	add	sp, #12
 8001e64:	bd90      	pop	{r4, r7, pc}
 8001e66:	46c0      	nop			@ (mov r8, r8)
 8001e68:	40012c00 	.word	0x40012c00

08001e6c <DifferentialDrive>:


void DifferentialDrive(void){
 8001e6c:	b5b0      	push	{r4, r5, r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
	//Logic calculation based on 250x250 map, where 125x125 is defined as center
	//Assume a +-20 deadzone for generous inputs

	 x = raw_x - 125; //Set initial coords to (0,0)
 8001e70:	4bbc      	ldr	r3, [pc, #752]	@ (8002164 <DifferentialDrive+0x2f8>)
 8001e72:	881b      	ldrh	r3, [r3, #0]
 8001e74:	b21b      	sxth	r3, r3
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	3b7d      	subs	r3, #125	@ 0x7d
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	b21a      	sxth	r2, r3
 8001e7e:	4bba      	ldr	r3, [pc, #744]	@ (8002168 <DifferentialDrive+0x2fc>)
 8001e80:	801a      	strh	r2, [r3, #0]
     y = 125- raw_y;
 8001e82:	4bba      	ldr	r3, [pc, #744]	@ (800216c <DifferentialDrive+0x300>)
 8001e84:	881b      	ldrh	r3, [r3, #0]
 8001e86:	b21b      	sxth	r3, r3
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	227d      	movs	r2, #125	@ 0x7d
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	b21a      	sxth	r2, r3
 8001e92:	4bb7      	ldr	r3, [pc, #732]	@ (8002170 <DifferentialDrive+0x304>)
 8001e94:	801a      	strh	r2, [r3, #0]
     if (abs(x) < 30){ x = 0;}
 8001e96:	4bb4      	ldr	r3, [pc, #720]	@ (8002168 <DifferentialDrive+0x2fc>)
 8001e98:	881b      	ldrh	r3, [r3, #0]
 8001e9a:	b21b      	sxth	r3, r3
 8001e9c:	17da      	asrs	r2, r3, #31
 8001e9e:	189b      	adds	r3, r3, r2
 8001ea0:	4053      	eors	r3, r2
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	2b1d      	cmp	r3, #29
 8001ea6:	d802      	bhi.n	8001eae <DifferentialDrive+0x42>
 8001ea8:	4baf      	ldr	r3, [pc, #700]	@ (8002168 <DifferentialDrive+0x2fc>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	801a      	strh	r2, [r3, #0]
     if (abs(y) < 30){ y = 0;}
 8001eae:	4bb0      	ldr	r3, [pc, #704]	@ (8002170 <DifferentialDrive+0x304>)
 8001eb0:	881b      	ldrh	r3, [r3, #0]
 8001eb2:	b21b      	sxth	r3, r3
 8001eb4:	17da      	asrs	r2, r3, #31
 8001eb6:	189b      	adds	r3, r3, r2
 8001eb8:	4053      	eors	r3, r2
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	2b1d      	cmp	r3, #29
 8001ebe:	d802      	bhi.n	8001ec6 <DifferentialDrive+0x5a>
 8001ec0:	4bab      	ldr	r3, [pc, #684]	@ (8002170 <DifferentialDrive+0x304>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	801a      	strh	r2, [r3, #0]
     //Normalize
     V_req = y/125.0f;
 8001ec6:	4baa      	ldr	r3, [pc, #680]	@ (8002170 <DifferentialDrive+0x304>)
 8001ec8:	881b      	ldrh	r3, [r3, #0]
 8001eca:	b21b      	sxth	r3, r3
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f7ff fa81 	bl	80013d4 <__aeabi_i2f>
 8001ed2:	1c03      	adds	r3, r0, #0
 8001ed4:	49a7      	ldr	r1, [pc, #668]	@ (8002174 <DifferentialDrive+0x308>)
 8001ed6:	1c18      	adds	r0, r3, #0
 8001ed8:	f7fe fcd0 	bl	800087c <__aeabi_fdiv>
 8001edc:	1c03      	adds	r3, r0, #0
 8001ede:	1c1a      	adds	r2, r3, #0
 8001ee0:	4ba5      	ldr	r3, [pc, #660]	@ (8002178 <DifferentialDrive+0x30c>)
 8001ee2:	601a      	str	r2, [r3, #0]
     W_req = x/125.0f;
 8001ee4:	4ba0      	ldr	r3, [pc, #640]	@ (8002168 <DifferentialDrive+0x2fc>)
 8001ee6:	881b      	ldrh	r3, [r3, #0]
 8001ee8:	b21b      	sxth	r3, r3
 8001eea:	0018      	movs	r0, r3
 8001eec:	f7ff fa72 	bl	80013d4 <__aeabi_i2f>
 8001ef0:	1c03      	adds	r3, r0, #0
 8001ef2:	49a0      	ldr	r1, [pc, #640]	@ (8002174 <DifferentialDrive+0x308>)
 8001ef4:	1c18      	adds	r0, r3, #0
 8001ef6:	f7fe fcc1 	bl	800087c <__aeabi_fdiv>
 8001efa:	1c03      	adds	r3, r0, #0
 8001efc:	1c1a      	adds	r2, r3, #0
 8001efe:	4b9f      	ldr	r3, [pc, #636]	@ (800217c <DifferentialDrive+0x310>)
 8001f00:	601a      	str	r2, [r3, #0]
     //Individual motor speeds (sistema de ecuaciones)
     w_l = ((V_req / WHEEL_RADIUS) - (WHEEL_DISTANCE * W_req / (2.0f * WHEEL_RADIUS))*2)*2;
 8001f02:	4b9d      	ldr	r3, [pc, #628]	@ (8002178 <DifferentialDrive+0x30c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	499e      	ldr	r1, [pc, #632]	@ (8002180 <DifferentialDrive+0x314>)
 8001f08:	1c18      	adds	r0, r3, #0
 8001f0a:	f7fe fcb7 	bl	800087c <__aeabi_fdiv>
 8001f0e:	1c03      	adds	r3, r0, #0
 8001f10:	1c1c      	adds	r4, r3, #0
 8001f12:	4b9a      	ldr	r3, [pc, #616]	@ (800217c <DifferentialDrive+0x310>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	499b      	ldr	r1, [pc, #620]	@ (8002184 <DifferentialDrive+0x318>)
 8001f18:	1c18      	adds	r0, r3, #0
 8001f1a:	f7fe fe7d 	bl	8000c18 <__aeabi_fmul>
 8001f1e:	1c03      	adds	r3, r0, #0
 8001f20:	4999      	ldr	r1, [pc, #612]	@ (8002188 <DifferentialDrive+0x31c>)
 8001f22:	1c18      	adds	r0, r3, #0
 8001f24:	f7fe fcaa 	bl	800087c <__aeabi_fdiv>
 8001f28:	1c03      	adds	r3, r0, #0
 8001f2a:	1c19      	adds	r1, r3, #0
 8001f2c:	1c18      	adds	r0, r3, #0
 8001f2e:	f7fe fab3 	bl	8000498 <__aeabi_fadd>
 8001f32:	1c03      	adds	r3, r0, #0
 8001f34:	1c19      	adds	r1, r3, #0
 8001f36:	1c20      	adds	r0, r4, #0
 8001f38:	f7fe ffc8 	bl	8000ecc <__aeabi_fsub>
 8001f3c:	1c03      	adds	r3, r0, #0
 8001f3e:	1c19      	adds	r1, r3, #0
 8001f40:	1c18      	adds	r0, r3, #0
 8001f42:	f7fe faa9 	bl	8000498 <__aeabi_fadd>
 8001f46:	1c03      	adds	r3, r0, #0
 8001f48:	1c1a      	adds	r2, r3, #0
 8001f4a:	4b90      	ldr	r3, [pc, #576]	@ (800218c <DifferentialDrive+0x320>)
 8001f4c:	601a      	str	r2, [r3, #0]
     w_r = ((V_req / WHEEL_RADIUS) + (WHEEL_DISTANCE * W_req / (2.0f * WHEEL_RADIUS))*2)*2;
 8001f4e:	4b8a      	ldr	r3, [pc, #552]	@ (8002178 <DifferentialDrive+0x30c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	498b      	ldr	r1, [pc, #556]	@ (8002180 <DifferentialDrive+0x314>)
 8001f54:	1c18      	adds	r0, r3, #0
 8001f56:	f7fe fc91 	bl	800087c <__aeabi_fdiv>
 8001f5a:	1c03      	adds	r3, r0, #0
 8001f5c:	1c1c      	adds	r4, r3, #0
 8001f5e:	4b87      	ldr	r3, [pc, #540]	@ (800217c <DifferentialDrive+0x310>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4988      	ldr	r1, [pc, #544]	@ (8002184 <DifferentialDrive+0x318>)
 8001f64:	1c18      	adds	r0, r3, #0
 8001f66:	f7fe fe57 	bl	8000c18 <__aeabi_fmul>
 8001f6a:	1c03      	adds	r3, r0, #0
 8001f6c:	4986      	ldr	r1, [pc, #536]	@ (8002188 <DifferentialDrive+0x31c>)
 8001f6e:	1c18      	adds	r0, r3, #0
 8001f70:	f7fe fc84 	bl	800087c <__aeabi_fdiv>
 8001f74:	1c03      	adds	r3, r0, #0
 8001f76:	1c19      	adds	r1, r3, #0
 8001f78:	1c18      	adds	r0, r3, #0
 8001f7a:	f7fe fa8d 	bl	8000498 <__aeabi_fadd>
 8001f7e:	1c03      	adds	r3, r0, #0
 8001f80:	1c19      	adds	r1, r3, #0
 8001f82:	1c20      	adds	r0, r4, #0
 8001f84:	f7fe fa88 	bl	8000498 <__aeabi_fadd>
 8001f88:	1c03      	adds	r3, r0, #0
 8001f8a:	1c19      	adds	r1, r3, #0
 8001f8c:	1c18      	adds	r0, r3, #0
 8001f8e:	f7fe fa83 	bl	8000498 <__aeabi_fadd>
 8001f92:	1c03      	adds	r3, r0, #0
 8001f94:	1c1a      	adds	r2, r3, #0
 8001f96:	4b7e      	ldr	r3, [pc, #504]	@ (8002190 <DifferentialDrive+0x324>)
 8001f98:	601a      	str	r2, [r3, #0]

     // 3. Direction change detection (including zero-crossing)
	 if ((last_w_r * w_r < 0) || (last_w_l * w_l < 0)) {
 8001f9a:	4b7e      	ldr	r3, [pc, #504]	@ (8002194 <DifferentialDrive+0x328>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	4b7c      	ldr	r3, [pc, #496]	@ (8002190 <DifferentialDrive+0x324>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	1c19      	adds	r1, r3, #0
 8001fa4:	1c10      	adds	r0, r2, #0
 8001fa6:	f7fe fe37 	bl	8000c18 <__aeabi_fmul>
 8001faa:	1c03      	adds	r3, r0, #0
 8001fac:	2100      	movs	r1, #0
 8001fae:	1c18      	adds	r0, r3, #0
 8001fb0:	f7fe fa32 	bl	8000418 <__aeabi_fcmplt>
 8001fb4:	1e03      	subs	r3, r0, #0
 8001fb6:	d10e      	bne.n	8001fd6 <DifferentialDrive+0x16a>
 8001fb8:	4b77      	ldr	r3, [pc, #476]	@ (8002198 <DifferentialDrive+0x32c>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	4b73      	ldr	r3, [pc, #460]	@ (800218c <DifferentialDrive+0x320>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	1c19      	adds	r1, r3, #0
 8001fc2:	1c10      	adds	r0, r2, #0
 8001fc4:	f7fe fe28 	bl	8000c18 <__aeabi_fmul>
 8001fc8:	1c03      	adds	r3, r0, #0
 8001fca:	2100      	movs	r1, #0
 8001fcc:	1c18      	adds	r0, r3, #0
 8001fce:	f7fe fa23 	bl	8000418 <__aeabi_fcmplt>
 8001fd2:	1e03      	subs	r3, r0, #0
 8001fd4:	d01b      	beq.n	800200e <DifferentialDrive+0x1a2>
		 right_RPWM(0);
 8001fd6:	2380      	movs	r3, #128	@ 0x80
 8001fd8:	05db      	lsls	r3, r3, #23
 8001fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fdc:	2380      	movs	r3, #128	@ 0x80
 8001fde:	05db      	lsls	r3, r3, #23
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	639a      	str	r2, [r3, #56]	@ 0x38
		 right_LPWM(0);
 8001fe4:	2380      	movs	r3, #128	@ 0x80
 8001fe6:	05db      	lsls	r3, r3, #23
 8001fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fea:	2380      	movs	r3, #128	@ 0x80
 8001fec:	05db      	lsls	r3, r3, #23
 8001fee:	2200      	movs	r2, #0
 8001ff0:	635a      	str	r2, [r3, #52]	@ 0x34
		 left_RPWM(0);
 8001ff2:	4b6a      	ldr	r3, [pc, #424]	@ (800219c <DifferentialDrive+0x330>)
 8001ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ff6:	4b69      	ldr	r3, [pc, #420]	@ (800219c <DifferentialDrive+0x330>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	63da      	str	r2, [r3, #60]	@ 0x3c
		 left_LPWM(0);
 8001ffc:	4b67      	ldr	r3, [pc, #412]	@ (800219c <DifferentialDrive+0x330>)
 8001ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002000:	4b66      	ldr	r3, [pc, #408]	@ (800219c <DifferentialDrive+0x330>)
 8002002:	2200      	movs	r2, #0
 8002004:	641a      	str	r2, [r3, #64]	@ 0x40
		 changed_direction = 1;
 8002006:	4b66      	ldr	r3, [pc, #408]	@ (80021a0 <DifferentialDrive+0x334>)
 8002008:	2201      	movs	r2, #1
 800200a:	701a      	strb	r2, [r3, #0]
 800200c:	e09c      	b.n	8002148 <DifferentialDrive+0x2dc>
	 }
	 else {
		 // 4. Apply PWM if no direction change
		 if (changed_direction == 0) {
 800200e:	4b64      	ldr	r3, [pc, #400]	@ (80021a0 <DifferentialDrive+0x334>)
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b00      	cmp	r3, #0
 8002016:	d000      	beq.n	800201a <DifferentialDrive+0x1ae>
 8002018:	e096      	b.n	8002148 <DifferentialDrive+0x2dc>
			 if (w_r >= 0){
 800201a:	4b5d      	ldr	r3, [pc, #372]	@ (8002190 <DifferentialDrive+0x324>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2100      	movs	r1, #0
 8002020:	1c18      	adds	r0, r3, #0
 8002022:	f7fe fa17 	bl	8000454 <__aeabi_fcmpge>
 8002026:	1e03      	subs	r3, r0, #0
 8002028:	d022      	beq.n	8002070 <DifferentialDrive+0x204>
				 right_LPWM(w_r);
 800202a:	2380      	movs	r3, #128	@ 0x80
 800202c:	05db      	lsls	r3, r3, #23
 800202e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002030:	0018      	movs	r0, r3
 8002032:	f7ff fa1f 	bl	8001474 <__aeabi_ui2f>
 8002036:	1c02      	adds	r2, r0, #0
 8002038:	4b55      	ldr	r3, [pc, #340]	@ (8002190 <DifferentialDrive+0x324>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	1c19      	adds	r1, r3, #0
 800203e:	1c10      	adds	r0, r2, #0
 8002040:	f7fe fdea 	bl	8000c18 <__aeabi_fmul>
 8002044:	1c03      	adds	r3, r0, #0
 8002046:	4957      	ldr	r1, [pc, #348]	@ (80021a4 <DifferentialDrive+0x338>)
 8002048:	1c18      	adds	r0, r3, #0
 800204a:	f7fe fc17 	bl	800087c <__aeabi_fdiv>
 800204e:	1c03      	adds	r3, r0, #0
 8002050:	1c1a      	adds	r2, r3, #0
 8002052:	2380      	movs	r3, #128	@ 0x80
 8002054:	05dc      	lsls	r4, r3, #23
 8002056:	1c10      	adds	r0, r2, #0
 8002058:	f7fe fa06 	bl	8000468 <__aeabi_f2uiz>
 800205c:	0003      	movs	r3, r0
 800205e:	6363      	str	r3, [r4, #52]	@ 0x34
				 right_RPWM(0);
 8002060:	2380      	movs	r3, #128	@ 0x80
 8002062:	05db      	lsls	r3, r3, #23
 8002064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002066:	2380      	movs	r3, #128	@ 0x80
 8002068:	05db      	lsls	r3, r3, #23
 800206a:	2200      	movs	r2, #0
 800206c:	639a      	str	r2, [r3, #56]	@ 0x38
 800206e:	e024      	b.n	80020ba <DifferentialDrive+0x24e>
			 }
			 else if (w_r < 0){
 8002070:	4b47      	ldr	r3, [pc, #284]	@ (8002190 <DifferentialDrive+0x324>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2100      	movs	r1, #0
 8002076:	1c18      	adds	r0, r3, #0
 8002078:	f7fe f9ce 	bl	8000418 <__aeabi_fcmplt>
 800207c:	1e03      	subs	r3, r0, #0
 800207e:	d01c      	beq.n	80020ba <DifferentialDrive+0x24e>
				 right_RPWM(abs(w_r));  // Note: BTS7960 needs positive duty cycle
 8002080:	4b43      	ldr	r3, [pc, #268]	@ (8002190 <DifferentialDrive+0x324>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	1c18      	adds	r0, r3, #0
 8002086:	f7ff f985 	bl	8001394 <__aeabi_f2iz>
 800208a:	0003      	movs	r3, r0
 800208c:	17da      	asrs	r2, r3, #31
 800208e:	189b      	adds	r3, r3, r2
 8002090:	4053      	eors	r3, r2
 8002092:	001a      	movs	r2, r3
 8002094:	2380      	movs	r3, #128	@ 0x80
 8002096:	05db      	lsls	r3, r3, #23
 8002098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800209a:	4353      	muls	r3, r2
 800209c:	2280      	movs	r2, #128	@ 0x80
 800209e:	05d4      	lsls	r4, r2, #23
 80020a0:	2164      	movs	r1, #100	@ 0x64
 80020a2:	0018      	movs	r0, r3
 80020a4:	f7fe f830 	bl	8000108 <__udivsi3>
 80020a8:	0003      	movs	r3, r0
 80020aa:	63a3      	str	r3, [r4, #56]	@ 0x38
				 right_LPWM(0);
 80020ac:	2380      	movs	r3, #128	@ 0x80
 80020ae:	05db      	lsls	r3, r3, #23
 80020b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020b2:	2380      	movs	r3, #128	@ 0x80
 80020b4:	05db      	lsls	r3, r3, #23
 80020b6:	2200      	movs	r2, #0
 80020b8:	635a      	str	r2, [r3, #52]	@ 0x34
			 }
			 if (w_l >= 0){
 80020ba:	4b34      	ldr	r3, [pc, #208]	@ (800218c <DifferentialDrive+0x320>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2100      	movs	r1, #0
 80020c0:	1c18      	adds	r0, r3, #0
 80020c2:	f7fe f9c7 	bl	8000454 <__aeabi_fcmpge>
 80020c6:	1e03      	subs	r3, r0, #0
 80020c8:	d01d      	beq.n	8002106 <DifferentialDrive+0x29a>
				 left_LPWM(w_l);
 80020ca:	4b34      	ldr	r3, [pc, #208]	@ (800219c <DifferentialDrive+0x330>)
 80020cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ce:	0018      	movs	r0, r3
 80020d0:	f7ff f9d0 	bl	8001474 <__aeabi_ui2f>
 80020d4:	1c02      	adds	r2, r0, #0
 80020d6:	4b2d      	ldr	r3, [pc, #180]	@ (800218c <DifferentialDrive+0x320>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	1c19      	adds	r1, r3, #0
 80020dc:	1c10      	adds	r0, r2, #0
 80020de:	f7fe fd9b 	bl	8000c18 <__aeabi_fmul>
 80020e2:	1c03      	adds	r3, r0, #0
 80020e4:	492f      	ldr	r1, [pc, #188]	@ (80021a4 <DifferentialDrive+0x338>)
 80020e6:	1c18      	adds	r0, r3, #0
 80020e8:	f7fe fbc8 	bl	800087c <__aeabi_fdiv>
 80020ec:	1c03      	adds	r3, r0, #0
 80020ee:	4c2b      	ldr	r4, [pc, #172]	@ (800219c <DifferentialDrive+0x330>)
 80020f0:	1c18      	adds	r0, r3, #0
 80020f2:	f7fe f9b9 	bl	8000468 <__aeabi_f2uiz>
 80020f6:	0003      	movs	r3, r0
 80020f8:	6423      	str	r3, [r4, #64]	@ 0x40
				 left_RPWM(0);
 80020fa:	4b28      	ldr	r3, [pc, #160]	@ (800219c <DifferentialDrive+0x330>)
 80020fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020fe:	4b27      	ldr	r3, [pc, #156]	@ (800219c <DifferentialDrive+0x330>)
 8002100:	2200      	movs	r2, #0
 8002102:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002104:	e020      	b.n	8002148 <DifferentialDrive+0x2dc>
			 }
			 else if (w_l < 0){
 8002106:	4b21      	ldr	r3, [pc, #132]	@ (800218c <DifferentialDrive+0x320>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2100      	movs	r1, #0
 800210c:	1c18      	adds	r0, r3, #0
 800210e:	f7fe f983 	bl	8000418 <__aeabi_fcmplt>
 8002112:	1e03      	subs	r3, r0, #0
 8002114:	d018      	beq.n	8002148 <DifferentialDrive+0x2dc>
				 left_RPWM(abs(w_l));   // Note: Negate for LPWMright_RPWM(0);
 8002116:	4b1d      	ldr	r3, [pc, #116]	@ (800218c <DifferentialDrive+0x320>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	1c18      	adds	r0, r3, #0
 800211c:	f7ff f93a 	bl	8001394 <__aeabi_f2iz>
 8002120:	0003      	movs	r3, r0
 8002122:	17da      	asrs	r2, r3, #31
 8002124:	189b      	adds	r3, r3, r2
 8002126:	4053      	eors	r3, r2
 8002128:	001a      	movs	r2, r3
 800212a:	4b1c      	ldr	r3, [pc, #112]	@ (800219c <DifferentialDrive+0x330>)
 800212c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800212e:	4353      	muls	r3, r2
 8002130:	4c1a      	ldr	r4, [pc, #104]	@ (800219c <DifferentialDrive+0x330>)
 8002132:	2164      	movs	r1, #100	@ 0x64
 8002134:	0018      	movs	r0, r3
 8002136:	f7fd ffe7 	bl	8000108 <__udivsi3>
 800213a:	0003      	movs	r3, r0
 800213c:	63e3      	str	r3, [r4, #60]	@ 0x3c
				 left_LPWM(0);
 800213e:	4b17      	ldr	r3, [pc, #92]	@ (800219c <DifferentialDrive+0x330>)
 8002140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002142:	4b16      	ldr	r3, [pc, #88]	@ (800219c <DifferentialDrive+0x330>)
 8002144:	2200      	movs	r2, #0
 8002146:	641a      	str	r2, [r3, #64]	@ 0x40
			 }
		 }
	 }

	 // 5. Update last speeds and reset flag
	 last_w_r = w_r;
 8002148:	4b11      	ldr	r3, [pc, #68]	@ (8002190 <DifferentialDrive+0x324>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <DifferentialDrive+0x328>)
 800214e:	601a      	str	r2, [r3, #0]
	 last_w_l = w_l;
 8002150:	4b0e      	ldr	r3, [pc, #56]	@ (800218c <DifferentialDrive+0x320>)
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	4b10      	ldr	r3, [pc, #64]	@ (8002198 <DifferentialDrive+0x32c>)
 8002156:	601a      	str	r2, [r3, #0]
	 changed_direction = 0;  // Reset after 10ms (next cycle)
 8002158:	4b11      	ldr	r3, [pc, #68]	@ (80021a0 <DifferentialDrive+0x334>)
 800215a:	2200      	movs	r2, #0
 800215c:	701a      	strb	r2, [r3, #0]
}
 800215e:	46c0      	nop			@ (mov r8, r8)
 8002160:	46bd      	mov	sp, r7
 8002162:	bdb0      	pop	{r4, r5, r7, pc}
 8002164:	20000000 	.word	0x20000000
 8002168:	20000042 	.word	0x20000042
 800216c:	20000002 	.word	0x20000002
 8002170:	20000044 	.word	0x20000044
 8002174:	42fa0000 	.word	0x42fa0000
 8002178:	20000048 	.word	0x20000048
 800217c:	2000004c 	.word	0x2000004c
 8002180:	3d5013a9 	.word	0x3d5013a9
 8002184:	3eb33333 	.word	0x3eb33333
 8002188:	3dd013a9 	.word	0x3dd013a9
 800218c:	20000050 	.word	0x20000050
 8002190:	20000054 	.word	0x20000054
 8002194:	20000060 	.word	0x20000060
 8002198:	2000005c 	.word	0x2000005c
 800219c:	40012c00 	.word	0x40012c00
 80021a0:	20000058 	.word	0x20000058
 80021a4:	42c80000 	.word	0x42c80000

080021a8 <autoline_init>:
void autoline_init(void) {
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
    RCC->AHBENR |= RCC_AHBENR_GPIOCEN;  // Enable GPIOC clock
 80021ac:	4b0d      	ldr	r3, [pc, #52]	@ (80021e4 <autoline_init+0x3c>)
 80021ae:	695a      	ldr	r2, [r3, #20]
 80021b0:	4b0c      	ldr	r3, [pc, #48]	@ (80021e4 <autoline_init+0x3c>)
 80021b2:	2180      	movs	r1, #128	@ 0x80
 80021b4:	0309      	lsls	r1, r1, #12
 80021b6:	430a      	orrs	r2, r1
 80021b8:	615a      	str	r2, [r3, #20]

    // PC0PC5 as input (6 sensors)
    GPIOC->MODER &= ~0x00003FFF;  // Clear mode bits for PC0-PC5
 80021ba:	4b0b      	ldr	r3, [pc, #44]	@ (80021e8 <autoline_init+0x40>)
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	4b0a      	ldr	r3, [pc, #40]	@ (80021e8 <autoline_init+0x40>)
 80021c0:	0b92      	lsrs	r2, r2, #14
 80021c2:	0392      	lsls	r2, r2, #14
 80021c4:	601a      	str	r2, [r3, #0]
    GPIOC->PUPDR &= ~0x00003FFF;  // Clear pull-up/pull-down
 80021c6:	4b08      	ldr	r3, [pc, #32]	@ (80021e8 <autoline_init+0x40>)
 80021c8:	68da      	ldr	r2, [r3, #12]
 80021ca:	4b07      	ldr	r3, [pc, #28]	@ (80021e8 <autoline_init+0x40>)
 80021cc:	0b92      	lsrs	r2, r2, #14
 80021ce:	0392      	lsls	r2, r2, #14
 80021d0:	60da      	str	r2, [r3, #12]
    GPIOC->PUPDR |=  0x00002AAA;  // Pull-downs for stability (01 for each pin)
 80021d2:	4b05      	ldr	r3, [pc, #20]	@ (80021e8 <autoline_init+0x40>)
 80021d4:	68da      	ldr	r2, [r3, #12]
 80021d6:	4b04      	ldr	r3, [pc, #16]	@ (80021e8 <autoline_init+0x40>)
 80021d8:	4904      	ldr	r1, [pc, #16]	@ (80021ec <autoline_init+0x44>)
 80021da:	430a      	orrs	r2, r1
 80021dc:	60da      	str	r2, [r3, #12]

}
 80021de:	46c0      	nop			@ (mov r8, r8)
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40021000 	.word	0x40021000
 80021e8:	48000800 	.word	0x48000800
 80021ec:	00002aaa 	.word	0x00002aaa

080021f0 <leerError>:

int leerError(void) {
 80021f0:	b590      	push	{r4, r7, lr}
 80021f2:	b08b      	sub	sp, #44	@ 0x2c
 80021f4:	af00      	add	r7, sp, #0
    // Weighting for 6 sensors: [-3, -2, -1, 1, 2, 3]
    int pesos[6] = {-3, -2, -1, 1, 2, 3};
 80021f6:	1d3b      	adds	r3, r7, #4
 80021f8:	4a1a      	ldr	r2, [pc, #104]	@ (8002264 <leerError+0x74>)
 80021fa:	ca13      	ldmia	r2!, {r0, r1, r4}
 80021fc:	c313      	stmia	r3!, {r0, r1, r4}
 80021fe:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002200:	c313      	stmia	r3!, {r0, r1, r4}
    int suma = 0, cuenta = 0;
 8002202:	2300      	movs	r3, #0
 8002204:	627b      	str	r3, [r7, #36]	@ 0x24
 8002206:	2300      	movs	r3, #0
 8002208:	623b      	str	r3, [r7, #32]

    for (int i = 0; i < 6; ++i) {
 800220a:	2300      	movs	r3, #0
 800220c:	61fb      	str	r3, [r7, #28]
 800220e:	e016      	b.n	800223e <leerError+0x4e>
        if (!(GPIOC->IDR & (1 << i))) {  // Sensor active (low)
 8002210:	4b15      	ldr	r3, [pc, #84]	@ (8002268 <leerError+0x78>)
 8002212:	691b      	ldr	r3, [r3, #16]
 8002214:	2101      	movs	r1, #1
 8002216:	69fa      	ldr	r2, [r7, #28]
 8002218:	4091      	lsls	r1, r2
 800221a:	000a      	movs	r2, r1
 800221c:	4013      	ands	r3, r2
 800221e:	d10b      	bne.n	8002238 <leerError+0x48>
            suma += pesos[i] * 100;
 8002220:	1d3b      	adds	r3, r7, #4
 8002222:	69fa      	ldr	r2, [r7, #28]
 8002224:	0092      	lsls	r2, r2, #2
 8002226:	58d3      	ldr	r3, [r2, r3]
 8002228:	2264      	movs	r2, #100	@ 0x64
 800222a:	4353      	muls	r3, r2
 800222c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800222e:	18d3      	adds	r3, r2, r3
 8002230:	627b      	str	r3, [r7, #36]	@ 0x24
            cuenta++;
 8002232:	6a3b      	ldr	r3, [r7, #32]
 8002234:	3301      	adds	r3, #1
 8002236:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < 6; ++i) {
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	3301      	adds	r3, #1
 800223c:	61fb      	str	r3, [r7, #28]
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	2b05      	cmp	r3, #5
 8002242:	dde5      	ble.n	8002210 <leerError+0x20>
        }
    }

    if (cuenta == 0) {
 8002244:	6a3b      	ldr	r3, [r7, #32]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d103      	bne.n	8002252 <leerError+0x62>
        // If no sensors are active, return the previous error multiplied by 2
        // This helps the robot recover when it loses the line completely
        return error_anterior * 2;
 800224a:	4b08      	ldr	r3, [pc, #32]	@ (800226c <leerError+0x7c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	e004      	b.n	800225c <leerError+0x6c>
    }
    return suma / cuenta;  // Weighted average
 8002252:	6a39      	ldr	r1, [r7, #32]
 8002254:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002256:	f7fd ffe1 	bl	800021c <__divsi3>
 800225a:	0003      	movs	r3, r0
}
 800225c:	0018      	movs	r0, r3
 800225e:	46bd      	mov	sp, r7
 8002260:	b00b      	add	sp, #44	@ 0x2c
 8002262:	bd90      	pop	{r4, r7, pc}
 8002264:	08003170 	.word	0x08003170
 8002268:	48000800 	.word	0x48000800
 800226c:	2000006c 	.word	0x2000006c

08002270 <autoline>:

void autoline(void) {
 8002270:	b590      	push	{r4, r7, lr}
 8002272:	b087      	sub	sp, #28
 8002274:	af00      	add	r7, sp, #0
    int error = leerError();
 8002276:	f7ff ffbb 	bl	80021f0 <leerError>
 800227a:	0003      	movs	r3, r0
 800227c:	617b      	str	r3, [r7, #20]

    // Calculate PID terms
    float p_term = Kp * error / 100.0f;
 800227e:	6978      	ldr	r0, [r7, #20]
 8002280:	f7ff f8a8 	bl	80013d4 <__aeabi_i2f>
 8002284:	1c02      	adds	r2, r0, #0
 8002286:	4b9f      	ldr	r3, [pc, #636]	@ (8002504 <autoline+0x294>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	1c19      	adds	r1, r3, #0
 800228c:	1c10      	adds	r0, r2, #0
 800228e:	f7fe fcc3 	bl	8000c18 <__aeabi_fmul>
 8002292:	1c03      	adds	r3, r0, #0
 8002294:	499c      	ldr	r1, [pc, #624]	@ (8002508 <autoline+0x298>)
 8002296:	1c18      	adds	r0, r3, #0
 8002298:	f7fe faf0 	bl	800087c <__aeabi_fdiv>
 800229c:	1c03      	adds	r3, r0, #0
 800229e:	613b      	str	r3, [r7, #16]

    // Update integral term with anti-windup
    error_integral += error;
 80022a0:	6978      	ldr	r0, [r7, #20]
 80022a2:	f7ff f897 	bl	80013d4 <__aeabi_i2f>
 80022a6:	1c02      	adds	r2, r0, #0
 80022a8:	4b98      	ldr	r3, [pc, #608]	@ (800250c <autoline+0x29c>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	1c19      	adds	r1, r3, #0
 80022ae:	1c10      	adds	r0, r2, #0
 80022b0:	f7fe f8f2 	bl	8000498 <__aeabi_fadd>
 80022b4:	1c03      	adds	r3, r0, #0
 80022b6:	1c1a      	adds	r2, r3, #0
 80022b8:	4b94      	ldr	r3, [pc, #592]	@ (800250c <autoline+0x29c>)
 80022ba:	601a      	str	r2, [r3, #0]
    if (error_integral > MAX_INTEGRAL) error_integral = MAX_INTEGRAL;
 80022bc:	4b93      	ldr	r3, [pc, #588]	@ (800250c <autoline+0x29c>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4993      	ldr	r1, [pc, #588]	@ (8002510 <autoline+0x2a0>)
 80022c2:	1c18      	adds	r0, r3, #0
 80022c4:	f7fe f8bc 	bl	8000440 <__aeabi_fcmpgt>
 80022c8:	1e03      	subs	r3, r0, #0
 80022ca:	d002      	beq.n	80022d2 <autoline+0x62>
 80022cc:	4b8f      	ldr	r3, [pc, #572]	@ (800250c <autoline+0x29c>)
 80022ce:	4a90      	ldr	r2, [pc, #576]	@ (8002510 <autoline+0x2a0>)
 80022d0:	601a      	str	r2, [r3, #0]
    if (error_integral < -MAX_INTEGRAL) error_integral = -MAX_INTEGRAL;
 80022d2:	4b8e      	ldr	r3, [pc, #568]	@ (800250c <autoline+0x29c>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	498f      	ldr	r1, [pc, #572]	@ (8002514 <autoline+0x2a4>)
 80022d8:	1c18      	adds	r0, r3, #0
 80022da:	f7fe f89d 	bl	8000418 <__aeabi_fcmplt>
 80022de:	1e03      	subs	r3, r0, #0
 80022e0:	d002      	beq.n	80022e8 <autoline+0x78>
 80022e2:	4b8a      	ldr	r3, [pc, #552]	@ (800250c <autoline+0x29c>)
 80022e4:	4a8b      	ldr	r2, [pc, #556]	@ (8002514 <autoline+0x2a4>)
 80022e6:	601a      	str	r2, [r3, #0]
    float i_term = ki * error_integral / 100.0f;
 80022e8:	4b8b      	ldr	r3, [pc, #556]	@ (8002518 <autoline+0x2a8>)
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	4b87      	ldr	r3, [pc, #540]	@ (800250c <autoline+0x29c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	1c19      	adds	r1, r3, #0
 80022f2:	1c10      	adds	r0, r2, #0
 80022f4:	f7fe fc90 	bl	8000c18 <__aeabi_fmul>
 80022f8:	1c03      	adds	r3, r0, #0
 80022fa:	4983      	ldr	r1, [pc, #524]	@ (8002508 <autoline+0x298>)
 80022fc:	1c18      	adds	r0, r3, #0
 80022fe:	f7fe fabd 	bl	800087c <__aeabi_fdiv>
 8002302:	1c03      	adds	r3, r0, #0
 8002304:	60fb      	str	r3, [r7, #12]

    int error_derivativo = error - error_anterior;
 8002306:	4b85      	ldr	r3, [pc, #532]	@ (800251c <autoline+0x2ac>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	60bb      	str	r3, [r7, #8]
    float d_term = kd * error_derivativo / 100.0f;
 8002310:	68b8      	ldr	r0, [r7, #8]
 8002312:	f7ff f85f 	bl	80013d4 <__aeabi_i2f>
 8002316:	1c02      	adds	r2, r0, #0
 8002318:	4b81      	ldr	r3, [pc, #516]	@ (8002520 <autoline+0x2b0>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	1c19      	adds	r1, r3, #0
 800231e:	1c10      	adds	r0, r2, #0
 8002320:	f7fe fc7a 	bl	8000c18 <__aeabi_fmul>
 8002324:	1c03      	adds	r3, r0, #0
 8002326:	4978      	ldr	r1, [pc, #480]	@ (8002508 <autoline+0x298>)
 8002328:	1c18      	adds	r0, r3, #0
 800232a:	f7fe faa7 	bl	800087c <__aeabi_fdiv>
 800232e:	1c03      	adds	r3, r0, #0
 8002330:	607b      	str	r3, [r7, #4]

    int ajuste = (int)(p_term + i_term + d_term);
 8002332:	68f9      	ldr	r1, [r7, #12]
 8002334:	6938      	ldr	r0, [r7, #16]
 8002336:	f7fe f8af 	bl	8000498 <__aeabi_fadd>
 800233a:	1c03      	adds	r3, r0, #0
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	1c18      	adds	r0, r3, #0
 8002340:	f7fe f8aa 	bl	8000498 <__aeabi_fadd>
 8002344:	1c03      	adds	r3, r0, #0
 8002346:	1c18      	adds	r0, r3, #0
 8002348:	f7ff f824 	bl	8001394 <__aeabi_f2iz>
 800234c:	0003      	movs	r3, r0
 800234e:	603b      	str	r3, [r7, #0]
    error_anterior = error;
 8002350:	4b72      	ldr	r3, [pc, #456]	@ (800251c <autoline+0x2ac>)
 8002352:	697a      	ldr	r2, [r7, #20]
 8002354:	601a      	str	r2, [r3, #0]

    // Calculate motor duties
    duty_r = VELOCIDAD_BASE - ajuste;
 8002356:	4b73      	ldr	r3, [pc, #460]	@ (8002524 <autoline+0x2b4>)
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	1ad2      	subs	r2, r2, r3
 800235e:	4b72      	ldr	r3, [pc, #456]	@ (8002528 <autoline+0x2b8>)
 8002360:	601a      	str	r2, [r3, #0]
    duty_l = VELOCIDAD_BASE + ajuste;
 8002362:	4b70      	ldr	r3, [pc, #448]	@ (8002524 <autoline+0x2b4>)
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	18d2      	adds	r2, r2, r3
 800236a:	4b70      	ldr	r3, [pc, #448]	@ (800252c <autoline+0x2bc>)
 800236c:	601a      	str	r2, [r3, #0]

    // Apply non-linear mapping for better response at extremes
    if (duty_r > 100) duty_r = 100 + (duty_r - 100)/2;
 800236e:	4b6e      	ldr	r3, [pc, #440]	@ (8002528 <autoline+0x2b8>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2b64      	cmp	r3, #100	@ 0x64
 8002374:	dd0a      	ble.n	800238c <autoline+0x11c>
 8002376:	4b6c      	ldr	r3, [pc, #432]	@ (8002528 <autoline+0x2b8>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	3b64      	subs	r3, #100	@ 0x64
 800237c:	2b00      	cmp	r3, #0
 800237e:	da00      	bge.n	8002382 <autoline+0x112>
 8002380:	3301      	adds	r3, #1
 8002382:	105b      	asrs	r3, r3, #1
 8002384:	3364      	adds	r3, #100	@ 0x64
 8002386:	001a      	movs	r2, r3
 8002388:	4b67      	ldr	r3, [pc, #412]	@ (8002528 <autoline+0x2b8>)
 800238a:	601a      	str	r2, [r3, #0]
    if (duty_r < 0) duty_r = duty_r/2;
 800238c:	4b66      	ldr	r3, [pc, #408]	@ (8002528 <autoline+0x2b8>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	da08      	bge.n	80023a6 <autoline+0x136>
 8002394:	4b64      	ldr	r3, [pc, #400]	@ (8002528 <autoline+0x2b8>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	da00      	bge.n	800239e <autoline+0x12e>
 800239c:	3301      	adds	r3, #1
 800239e:	105b      	asrs	r3, r3, #1
 80023a0:	001a      	movs	r2, r3
 80023a2:	4b61      	ldr	r3, [pc, #388]	@ (8002528 <autoline+0x2b8>)
 80023a4:	601a      	str	r2, [r3, #0]
    if (duty_l > 100) duty_l = 100 + (duty_l - 100)/2;
 80023a6:	4b61      	ldr	r3, [pc, #388]	@ (800252c <autoline+0x2bc>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2b64      	cmp	r3, #100	@ 0x64
 80023ac:	dd0a      	ble.n	80023c4 <autoline+0x154>
 80023ae:	4b5f      	ldr	r3, [pc, #380]	@ (800252c <autoline+0x2bc>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	3b64      	subs	r3, #100	@ 0x64
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	da00      	bge.n	80023ba <autoline+0x14a>
 80023b8:	3301      	adds	r3, #1
 80023ba:	105b      	asrs	r3, r3, #1
 80023bc:	3364      	adds	r3, #100	@ 0x64
 80023be:	001a      	movs	r2, r3
 80023c0:	4b5a      	ldr	r3, [pc, #360]	@ (800252c <autoline+0x2bc>)
 80023c2:	601a      	str	r2, [r3, #0]
    if (duty_l < 0) duty_l = duty_l/2;
 80023c4:	4b59      	ldr	r3, [pc, #356]	@ (800252c <autoline+0x2bc>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	da08      	bge.n	80023de <autoline+0x16e>
 80023cc:	4b57      	ldr	r3, [pc, #348]	@ (800252c <autoline+0x2bc>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	da00      	bge.n	80023d6 <autoline+0x166>
 80023d4:	3301      	adds	r3, #1
 80023d6:	105b      	asrs	r3, r3, #1
 80023d8:	001a      	movs	r2, r3
 80023da:	4b54      	ldr	r3, [pc, #336]	@ (800252c <autoline+0x2bc>)
 80023dc:	601a      	str	r2, [r3, #0]

    // Final saturation
    duty_r = (duty_r > 150) ? 150 : ((duty_r < -50) ? -50 : duty_r);
 80023de:	4b52      	ldr	r3, [pc, #328]	@ (8002528 <autoline+0x2b8>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2b96      	cmp	r3, #150	@ 0x96
 80023e4:	dc07      	bgt.n	80023f6 <autoline+0x186>
 80023e6:	4b50      	ldr	r3, [pc, #320]	@ (8002528 <autoline+0x2b8>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	001a      	movs	r2, r3
 80023ec:	3232      	adds	r2, #50	@ 0x32
 80023ee:	da03      	bge.n	80023f8 <autoline+0x188>
 80023f0:	2332      	movs	r3, #50	@ 0x32
 80023f2:	425b      	negs	r3, r3
 80023f4:	e000      	b.n	80023f8 <autoline+0x188>
 80023f6:	2396      	movs	r3, #150	@ 0x96
 80023f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002528 <autoline+0x2b8>)
 80023fa:	6013      	str	r3, [r2, #0]
    duty_l = (duty_l > 150) ? 150 : ((duty_l < -50) ? -50 : duty_l);
 80023fc:	4b4b      	ldr	r3, [pc, #300]	@ (800252c <autoline+0x2bc>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2b96      	cmp	r3, #150	@ 0x96
 8002402:	dc07      	bgt.n	8002414 <autoline+0x1a4>
 8002404:	4b49      	ldr	r3, [pc, #292]	@ (800252c <autoline+0x2bc>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	001a      	movs	r2, r3
 800240a:	3232      	adds	r2, #50	@ 0x32
 800240c:	da03      	bge.n	8002416 <autoline+0x1a6>
 800240e:	2332      	movs	r3, #50	@ 0x32
 8002410:	425b      	negs	r3, r3
 8002412:	e000      	b.n	8002416 <autoline+0x1a6>
 8002414:	2396      	movs	r3, #150	@ 0x96
 8002416:	4a45      	ldr	r2, [pc, #276]	@ (800252c <autoline+0x2bc>)
 8002418:	6013      	str	r3, [r2, #0]

    // Apply PWM values
    if (duty_r > 0) {
 800241a:	4b43      	ldr	r3, [pc, #268]	@ (8002528 <autoline+0x2b8>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2b00      	cmp	r3, #0
 8002420:	dd1b      	ble.n	800245a <autoline+0x1ea>
        right_LPWM(duty_r/3);
 8002422:	4b41      	ldr	r3, [pc, #260]	@ (8002528 <autoline+0x2b8>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2103      	movs	r1, #3
 8002428:	0018      	movs	r0, r3
 800242a:	f7fd fef7 	bl	800021c <__divsi3>
 800242e:	0003      	movs	r3, r0
 8002430:	001a      	movs	r2, r3
 8002432:	2380      	movs	r3, #128	@ 0x80
 8002434:	05db      	lsls	r3, r3, #23
 8002436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002438:	4353      	muls	r3, r2
 800243a:	2280      	movs	r2, #128	@ 0x80
 800243c:	05d4      	lsls	r4, r2, #23
 800243e:	2164      	movs	r1, #100	@ 0x64
 8002440:	0018      	movs	r0, r3
 8002442:	f7fd fe61 	bl	8000108 <__udivsi3>
 8002446:	0003      	movs	r3, r0
 8002448:	6363      	str	r3, [r4, #52]	@ 0x34
        right_RPWM(0);
 800244a:	2380      	movs	r3, #128	@ 0x80
 800244c:	05db      	lsls	r3, r3, #23
 800244e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002450:	2380      	movs	r3, #128	@ 0x80
 8002452:	05db      	lsls	r3, r3, #23
 8002454:	2200      	movs	r2, #0
 8002456:	639a      	str	r2, [r3, #56]	@ 0x38
 8002458:	e01b      	b.n	8002492 <autoline+0x222>
    } else {
        right_LPWM(0);
 800245a:	2380      	movs	r3, #128	@ 0x80
 800245c:	05db      	lsls	r3, r3, #23
 800245e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002460:	2380      	movs	r3, #128	@ 0x80
 8002462:	05db      	lsls	r3, r3, #23
 8002464:	2200      	movs	r2, #0
 8002466:	635a      	str	r2, [r3, #52]	@ 0x34
        right_RPWM(-duty_r/3);
 8002468:	4b2f      	ldr	r3, [pc, #188]	@ (8002528 <autoline+0x2b8>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2203      	movs	r2, #3
 800246e:	4251      	negs	r1, r2
 8002470:	0018      	movs	r0, r3
 8002472:	f7fd fed3 	bl	800021c <__divsi3>
 8002476:	0003      	movs	r3, r0
 8002478:	001a      	movs	r2, r3
 800247a:	2380      	movs	r3, #128	@ 0x80
 800247c:	05db      	lsls	r3, r3, #23
 800247e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002480:	4353      	muls	r3, r2
 8002482:	2280      	movs	r2, #128	@ 0x80
 8002484:	05d4      	lsls	r4, r2, #23
 8002486:	2164      	movs	r1, #100	@ 0x64
 8002488:	0018      	movs	r0, r3
 800248a:	f7fd fe3d 	bl	8000108 <__udivsi3>
 800248e:	0003      	movs	r3, r0
 8002490:	63a3      	str	r3, [r4, #56]	@ 0x38
    }

    if (duty_l > 0) {
 8002492:	4b26      	ldr	r3, [pc, #152]	@ (800252c <autoline+0x2bc>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2b00      	cmp	r3, #0
 8002498:	dd17      	ble.n	80024ca <autoline+0x25a>
        left_LPWM(duty_l/3);
 800249a:	4b24      	ldr	r3, [pc, #144]	@ (800252c <autoline+0x2bc>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2103      	movs	r1, #3
 80024a0:	0018      	movs	r0, r3
 80024a2:	f7fd febb 	bl	800021c <__divsi3>
 80024a6:	0003      	movs	r3, r0
 80024a8:	001a      	movs	r2, r3
 80024aa:	4b21      	ldr	r3, [pc, #132]	@ (8002530 <autoline+0x2c0>)
 80024ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ae:	4353      	muls	r3, r2
 80024b0:	4c1f      	ldr	r4, [pc, #124]	@ (8002530 <autoline+0x2c0>)
 80024b2:	2164      	movs	r1, #100	@ 0x64
 80024b4:	0018      	movs	r0, r3
 80024b6:	f7fd fe27 	bl	8000108 <__udivsi3>
 80024ba:	0003      	movs	r3, r0
 80024bc:	6423      	str	r3, [r4, #64]	@ 0x40
        left_RPWM(0);
 80024be:	4b1c      	ldr	r3, [pc, #112]	@ (8002530 <autoline+0x2c0>)
 80024c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002530 <autoline+0x2c0>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	63da      	str	r2, [r3, #60]	@ 0x3c
    } else {
        left_LPWM(0);
        left_RPWM(-duty_l/3);
    }
}
 80024c8:	e017      	b.n	80024fa <autoline+0x28a>
        left_LPWM(0);
 80024ca:	4b19      	ldr	r3, [pc, #100]	@ (8002530 <autoline+0x2c0>)
 80024cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ce:	4b18      	ldr	r3, [pc, #96]	@ (8002530 <autoline+0x2c0>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	641a      	str	r2, [r3, #64]	@ 0x40
        left_RPWM(-duty_l/3);
 80024d4:	4b15      	ldr	r3, [pc, #84]	@ (800252c <autoline+0x2bc>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2203      	movs	r2, #3
 80024da:	4251      	negs	r1, r2
 80024dc:	0018      	movs	r0, r3
 80024de:	f7fd fe9d 	bl	800021c <__divsi3>
 80024e2:	0003      	movs	r3, r0
 80024e4:	001a      	movs	r2, r3
 80024e6:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <autoline+0x2c0>)
 80024e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ea:	4353      	muls	r3, r2
 80024ec:	4c10      	ldr	r4, [pc, #64]	@ (8002530 <autoline+0x2c0>)
 80024ee:	2164      	movs	r1, #100	@ 0x64
 80024f0:	0018      	movs	r0, r3
 80024f2:	f7fd fe09 	bl	8000108 <__udivsi3>
 80024f6:	0003      	movs	r3, r0
 80024f8:	63e3      	str	r3, [r4, #60]	@ 0x3c
}
 80024fa:	46c0      	nop			@ (mov r8, r8)
 80024fc:	46bd      	mov	sp, r7
 80024fe:	b007      	add	sp, #28
 8002500:	bd90      	pop	{r4, r7, pc}
 8002502:	46c0      	nop			@ (mov r8, r8)
 8002504:	2000000c 	.word	0x2000000c
 8002508:	42c80000 	.word	0x42c80000
 800250c:	20000070 	.word	0x20000070
 8002510:	44fa0000 	.word	0x44fa0000
 8002514:	c4fa0000 	.word	0xc4fa0000
 8002518:	20000010 	.word	0x20000010
 800251c:	2000006c 	.word	0x2000006c
 8002520:	20000014 	.word	0x20000014
 8002524:	20000008 	.word	0x20000008
 8002528:	20000074 	.word	0x20000074
 800252c:	20000078 	.word	0x20000078
 8002530:	40012c00 	.word	0x40012c00

08002534 <Elevator>:


void Elevator(void){
 8002534:	b5b0      	push	{r4, r5, r7, lr}
 8002536:	af00      	add	r7, sp, #0
	elevator_duty = slider_x - 100;
 8002538:	4b30      	ldr	r3, [pc, #192]	@ (80025fc <Elevator+0xc8>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	b2db      	uxtb	r3, r3
 800253e:	3b64      	subs	r3, #100	@ 0x64
 8002540:	b29b      	uxth	r3, r3
 8002542:	b21a      	sxth	r2, r3
 8002544:	4b2e      	ldr	r3, [pc, #184]	@ (8002600 <Elevator+0xcc>)
 8002546:	801a      	strh	r2, [r3, #0]
	if ((prev_elevator_duty * elevator_duty) < 0){
 8002548:	4b2e      	ldr	r3, [pc, #184]	@ (8002604 <Elevator+0xd0>)
 800254a:	881b      	ldrh	r3, [r3, #0]
 800254c:	b21b      	sxth	r3, r3
 800254e:	001a      	movs	r2, r3
 8002550:	4b2b      	ldr	r3, [pc, #172]	@ (8002600 <Elevator+0xcc>)
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	b21b      	sxth	r3, r3
 8002556:	4353      	muls	r3, r2
 8002558:	2b00      	cmp	r3, #0
 800255a:	da0a      	bge.n	8002572 <Elevator+0x3e>
		elevator_LPWM(0);
 800255c:	4b2a      	ldr	r3, [pc, #168]	@ (8002608 <Elevator+0xd4>)
 800255e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002560:	4b29      	ldr	r3, [pc, #164]	@ (8002608 <Elevator+0xd4>)
 8002562:	2200      	movs	r2, #0
 8002564:	635a      	str	r2, [r3, #52]	@ 0x34
		elevator_RPWM(0);
 8002566:	4b28      	ldr	r3, [pc, #160]	@ (8002608 <Elevator+0xd4>)
 8002568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800256a:	4b27      	ldr	r3, [pc, #156]	@ (8002608 <Elevator+0xd4>)
 800256c:	2200      	movs	r2, #0
 800256e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002570:	e039      	b.n	80025e6 <Elevator+0xb2>
	}
	else{
		if(changed_dir_elevator == 0){
 8002572:	4b26      	ldr	r3, [pc, #152]	@ (800260c <Elevator+0xd8>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	b2db      	uxtb	r3, r3
 8002578:	2b00      	cmp	r3, #0
 800257a:	d134      	bne.n	80025e6 <Elevator+0xb2>
			if(elevator_duty >= 0){
 800257c:	4b20      	ldr	r3, [pc, #128]	@ (8002600 <Elevator+0xcc>)
 800257e:	881b      	ldrh	r3, [r3, #0]
 8002580:	b21b      	sxth	r3, r3
 8002582:	2b00      	cmp	r3, #0
 8002584:	db13      	blt.n	80025ae <Elevator+0x7a>
				elevator_LPWM(elevator_duty);
 8002586:	4b1e      	ldr	r3, [pc, #120]	@ (8002600 <Elevator+0xcc>)
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	b21b      	sxth	r3, r3
 800258c:	001a      	movs	r2, r3
 800258e:	4b1e      	ldr	r3, [pc, #120]	@ (8002608 <Elevator+0xd4>)
 8002590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002592:	4353      	muls	r3, r2
 8002594:	4c1c      	ldr	r4, [pc, #112]	@ (8002608 <Elevator+0xd4>)
 8002596:	2164      	movs	r1, #100	@ 0x64
 8002598:	0018      	movs	r0, r3
 800259a:	f7fd fdb5 	bl	8000108 <__udivsi3>
 800259e:	0003      	movs	r3, r0
 80025a0:	6363      	str	r3, [r4, #52]	@ 0x34
				elevator_RPWM(0);
 80025a2:	4b19      	ldr	r3, [pc, #100]	@ (8002608 <Elevator+0xd4>)
 80025a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a6:	4b18      	ldr	r3, [pc, #96]	@ (8002608 <Elevator+0xd4>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	639a      	str	r2, [r3, #56]	@ 0x38
 80025ac:	e01b      	b.n	80025e6 <Elevator+0xb2>
			}
			else if(elevator_duty < 0){
 80025ae:	4b14      	ldr	r3, [pc, #80]	@ (8002600 <Elevator+0xcc>)
 80025b0:	881b      	ldrh	r3, [r3, #0]
 80025b2:	b21b      	sxth	r3, r3
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	da16      	bge.n	80025e6 <Elevator+0xb2>
				elevator_RPWM(abs(elevator_duty));
 80025b8:	4b11      	ldr	r3, [pc, #68]	@ (8002600 <Elevator+0xcc>)
 80025ba:	881b      	ldrh	r3, [r3, #0]
 80025bc:	b21b      	sxth	r3, r3
 80025be:	17da      	asrs	r2, r3, #31
 80025c0:	189b      	adds	r3, r3, r2
 80025c2:	4053      	eors	r3, r2
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	001a      	movs	r2, r3
 80025c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002608 <Elevator+0xd4>)
 80025ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025cc:	4353      	muls	r3, r2
 80025ce:	4c0e      	ldr	r4, [pc, #56]	@ (8002608 <Elevator+0xd4>)
 80025d0:	2164      	movs	r1, #100	@ 0x64
 80025d2:	0018      	movs	r0, r3
 80025d4:	f7fd fd98 	bl	8000108 <__udivsi3>
 80025d8:	0003      	movs	r3, r0
 80025da:	63a3      	str	r3, [r4, #56]	@ 0x38
				elevator_LPWM(0);
 80025dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002608 <Elevator+0xd4>)
 80025de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e0:	4b09      	ldr	r3, [pc, #36]	@ (8002608 <Elevator+0xd4>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	635a      	str	r2, [r3, #52]	@ 0x34
			}
		}
	}
	prev_elevator_duty = elevator_duty;
 80025e6:	4b06      	ldr	r3, [pc, #24]	@ (8002600 <Elevator+0xcc>)
 80025e8:	881b      	ldrh	r3, [r3, #0]
 80025ea:	b21a      	sxth	r2, r3
 80025ec:	4b05      	ldr	r3, [pc, #20]	@ (8002604 <Elevator+0xd0>)
 80025ee:	801a      	strh	r2, [r3, #0]
	changed_dir_elevator = 0;
 80025f0:	4b06      	ldr	r3, [pc, #24]	@ (800260c <Elevator+0xd8>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	701a      	strb	r2, [r3, #0]
}
 80025f6:	46c0      	nop			@ (mov r8, r8)
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bdb0      	pop	{r4, r5, r7, pc}
 80025fc:	20000004 	.word	0x20000004
 8002600:	20000064 	.word	0x20000064
 8002604:	20000066 	.word	0x20000066
 8002608:	40012c00 	.word	0x40012c00
 800260c:	20000068 	.word	0x20000068

08002610 <pwm_init>:


void pwm_init(void) {
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
    // --- Enable clocks ---
    RCC->AHBENR  |= RCC_AHBENR_GPIOAEN;     // GPIOA clock
 8002614:	4b57      	ldr	r3, [pc, #348]	@ (8002774 <pwm_init+0x164>)
 8002616:	695a      	ldr	r2, [r3, #20]
 8002618:	4b56      	ldr	r3, [pc, #344]	@ (8002774 <pwm_init+0x164>)
 800261a:	2180      	movs	r1, #128	@ 0x80
 800261c:	0289      	lsls	r1, r1, #10
 800261e:	430a      	orrs	r2, r1
 8002620:	615a      	str	r2, [r3, #20]
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;     // TIM2 clock
 8002622:	4b54      	ldr	r3, [pc, #336]	@ (8002774 <pwm_init+0x164>)
 8002624:	69da      	ldr	r2, [r3, #28]
 8002626:	4b53      	ldr	r3, [pc, #332]	@ (8002774 <pwm_init+0x164>)
 8002628:	2101      	movs	r1, #1
 800262a:	430a      	orrs	r2, r1
 800262c:	61da      	str	r2, [r3, #28]
    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;     // TIM1 clock
 800262e:	4b51      	ldr	r3, [pc, #324]	@ (8002774 <pwm_init+0x164>)
 8002630:	699a      	ldr	r2, [r3, #24]
 8002632:	4b50      	ldr	r3, [pc, #320]	@ (8002774 <pwm_init+0x164>)
 8002634:	2180      	movs	r1, #128	@ 0x80
 8002636:	0109      	lsls	r1, r1, #4
 8002638:	430a      	orrs	r2, r1
 800263a:	619a      	str	r2, [r3, #24]

    // --- Configure GPIOA pins PA0, PA1, PA8, PA9, PA10, PA11 to AF mode (AF2) ---
    GPIOA->MODER &= ~((0b11 << 0)  | (0b11 << 2)  | (0b11 << 16) |
 800263c:	2390      	movs	r3, #144	@ 0x90
 800263e:	05db      	lsls	r3, r3, #23
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	2390      	movs	r3, #144	@ 0x90
 8002644:	05db      	lsls	r3, r3, #23
 8002646:	494c      	ldr	r1, [pc, #304]	@ (8002778 <pwm_init+0x168>)
 8002648:	400a      	ands	r2, r1
 800264a:	601a      	str	r2, [r3, #0]
                      (0b11 << 18) | (0b11 << 20) | (0b11 << 22));
    GPIOA->MODER |=  ((0b10 << 0)  | (0b10 << 2)  | (0b10 << 16) |
 800264c:	2390      	movs	r3, #144	@ 0x90
 800264e:	05db      	lsls	r3, r3, #23
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	2390      	movs	r3, #144	@ 0x90
 8002654:	05db      	lsls	r3, r3, #23
 8002656:	4949      	ldr	r1, [pc, #292]	@ (800277c <pwm_init+0x16c>)
 8002658:	430a      	orrs	r2, r1
 800265a:	601a      	str	r2, [r3, #0]
                      (0b10 << 18) | (0b10 << 20) | (0b10 << 22));

    // Push-pull output type
    GPIOA->OTYPER &= ~((1 << 0) | (1 << 1) | (1 << 8) | (1 << 9) | (1 << 10) | (1 << 11));
 800265c:	2390      	movs	r3, #144	@ 0x90
 800265e:	05db      	lsls	r3, r3, #23
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	2390      	movs	r3, #144	@ 0x90
 8002664:	05db      	lsls	r3, r3, #23
 8002666:	4946      	ldr	r1, [pc, #280]	@ (8002780 <pwm_init+0x170>)
 8002668:	400a      	ands	r2, r1
 800266a:	605a      	str	r2, [r3, #4]

    // High speed for pins
    GPIOA->OSPEEDR |= ((0b11 << 0)  | (0b11 << 2)  | (0b11 << 16) |
 800266c:	2390      	movs	r3, #144	@ 0x90
 800266e:	05db      	lsls	r3, r3, #23
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	2390      	movs	r3, #144	@ 0x90
 8002674:	05db      	lsls	r3, r3, #23
 8002676:	4943      	ldr	r1, [pc, #268]	@ (8002784 <pwm_init+0x174>)
 8002678:	430a      	orrs	r2, r1
 800267a:	609a      	str	r2, [r3, #8]
                       (0b11 << 18) | (0b11 << 20) | (0b11 << 22));

    // Set alternate function AF2 (TIM2 and TIM1)
    GPIOA->AFR[0] &= ~((0xF << (0*4)) | (0xF << (1*4))); // Clear PA0, PA1
 800267c:	2390      	movs	r3, #144	@ 0x90
 800267e:	05db      	lsls	r3, r3, #23
 8002680:	6a1a      	ldr	r2, [r3, #32]
 8002682:	2390      	movs	r3, #144	@ 0x90
 8002684:	05db      	lsls	r3, r3, #23
 8002686:	21ff      	movs	r1, #255	@ 0xff
 8002688:	438a      	bics	r2, r1
 800268a:	621a      	str	r2, [r3, #32]
    GPIOA->AFR[0] |=  ((2 << (0*4)) | (2 << (1*4)));     // AF2
 800268c:	2390      	movs	r3, #144	@ 0x90
 800268e:	05db      	lsls	r3, r3, #23
 8002690:	6a1a      	ldr	r2, [r3, #32]
 8002692:	2390      	movs	r3, #144	@ 0x90
 8002694:	05db      	lsls	r3, r3, #23
 8002696:	2122      	movs	r1, #34	@ 0x22
 8002698:	430a      	orrs	r2, r1
 800269a:	621a      	str	r2, [r3, #32]

    GPIOA->AFR[1] &= ~((0xF << ((8-8)*4)) | (0xF << ((9-8)*4)) |
 800269c:	2390      	movs	r3, #144	@ 0x90
 800269e:	05db      	lsls	r3, r3, #23
 80026a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026a2:	2390      	movs	r3, #144	@ 0x90
 80026a4:	05db      	lsls	r3, r3, #23
 80026a6:	0c12      	lsrs	r2, r2, #16
 80026a8:	0412      	lsls	r2, r2, #16
 80026aa:	625a      	str	r2, [r3, #36]	@ 0x24
                       (0xF << ((10-8)*4)) | (0xF << ((11-8)*4)));
    GPIOA->AFR[1] |=  ((2 << ((8-8)*4)) | (2 << ((9-8)*4)) |
 80026ac:	2390      	movs	r3, #144	@ 0x90
 80026ae:	05db      	lsls	r3, r3, #23
 80026b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026b2:	2390      	movs	r3, #144	@ 0x90
 80026b4:	05db      	lsls	r3, r3, #23
 80026b6:	4934      	ldr	r1, [pc, #208]	@ (8002788 <pwm_init+0x178>)
 80026b8:	430a      	orrs	r2, r1
 80026ba:	625a      	str	r2, [r3, #36]	@ 0x24
                       (2 << ((10-8)*4)) | (2 << ((11-8)*4))); // AF2

    // --- Configure TIM2 ---
    TIM2->PSC = 8 - 1;        // Prescaler for 1 MHz
 80026bc:	2380      	movs	r3, #128	@ 0x80
 80026be:	05db      	lsls	r3, r3, #23
 80026c0:	2207      	movs	r2, #7
 80026c2:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = 1000 - 1;     // 1 kHz PWM
 80026c4:	2380      	movs	r3, #128	@ 0x80
 80026c6:	05db      	lsls	r3, r3, #23
 80026c8:	4a30      	ldr	r2, [pc, #192]	@ (800278c <pwm_init+0x17c>)
 80026ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    TIM2->CCMR1 &= ~((TIM_CCMR1_OC1M) | (TIM_CCMR1_OC2M));
 80026cc:	2380      	movs	r3, #128	@ 0x80
 80026ce:	05db      	lsls	r3, r3, #23
 80026d0:	699a      	ldr	r2, [r3, #24]
 80026d2:	2380      	movs	r3, #128	@ 0x80
 80026d4:	05db      	lsls	r3, r3, #23
 80026d6:	492e      	ldr	r1, [pc, #184]	@ (8002790 <pwm_init+0x180>)
 80026d8:	400a      	ands	r2, r1
 80026da:	619a      	str	r2, [r3, #24]
    TIM2->CCMR1 |= ((6 << TIM_CCMR1_OC1M_Pos) | (6 << TIM_CCMR1_OC2M_Pos));
 80026dc:	2380      	movs	r3, #128	@ 0x80
 80026de:	05db      	lsls	r3, r3, #23
 80026e0:	699a      	ldr	r2, [r3, #24]
 80026e2:	2380      	movs	r3, #128	@ 0x80
 80026e4:	05db      	lsls	r3, r3, #23
 80026e6:	492b      	ldr	r1, [pc, #172]	@ (8002794 <pwm_init+0x184>)
 80026e8:	430a      	orrs	r2, r1
 80026ea:	619a      	str	r2, [r3, #24]

    TIM2->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E); // Enable CH1, CH2
 80026ec:	2380      	movs	r3, #128	@ 0x80
 80026ee:	05db      	lsls	r3, r3, #23
 80026f0:	6a1a      	ldr	r2, [r3, #32]
 80026f2:	2380      	movs	r3, #128	@ 0x80
 80026f4:	05db      	lsls	r3, r3, #23
 80026f6:	2111      	movs	r1, #17
 80026f8:	430a      	orrs	r2, r1
 80026fa:	621a      	str	r2, [r3, #32]

    TIM2->CR1 |= TIM_CR1_CEN; // Enable TIM2
 80026fc:	2380      	movs	r3, #128	@ 0x80
 80026fe:	05db      	lsls	r3, r3, #23
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	2380      	movs	r3, #128	@ 0x80
 8002704:	05db      	lsls	r3, r3, #23
 8002706:	2101      	movs	r1, #1
 8002708:	430a      	orrs	r2, r1
 800270a:	601a      	str	r2, [r3, #0]

    // --- Configure TIM1 ---
    TIM1->PSC = 8 - 1;        // 1 MHz timer clock
 800270c:	4b22      	ldr	r3, [pc, #136]	@ (8002798 <pwm_init+0x188>)
 800270e:	2207      	movs	r2, #7
 8002710:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->ARR = 1000 - 1;     // 1 kHz PWM
 8002712:	4b21      	ldr	r3, [pc, #132]	@ (8002798 <pwm_init+0x188>)
 8002714:	4a1d      	ldr	r2, [pc, #116]	@ (800278c <pwm_init+0x17c>)
 8002716:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Enable PWM mode 1 on CH1, CH2, CH3, CH4
    TIM1->CCMR1 &= ~((TIM_CCMR1_OC1M) | (TIM_CCMR1_OC2M));
 8002718:	4b1f      	ldr	r3, [pc, #124]	@ (8002798 <pwm_init+0x188>)
 800271a:	699a      	ldr	r2, [r3, #24]
 800271c:	4b1e      	ldr	r3, [pc, #120]	@ (8002798 <pwm_init+0x188>)
 800271e:	491c      	ldr	r1, [pc, #112]	@ (8002790 <pwm_init+0x180>)
 8002720:	400a      	ands	r2, r1
 8002722:	619a      	str	r2, [r3, #24]
    TIM1->CCMR1 |= ((6 << TIM_CCMR1_OC1M_Pos) | (6 << TIM_CCMR1_OC2M_Pos));
 8002724:	4b1c      	ldr	r3, [pc, #112]	@ (8002798 <pwm_init+0x188>)
 8002726:	699a      	ldr	r2, [r3, #24]
 8002728:	4b1b      	ldr	r3, [pc, #108]	@ (8002798 <pwm_init+0x188>)
 800272a:	491a      	ldr	r1, [pc, #104]	@ (8002794 <pwm_init+0x184>)
 800272c:	430a      	orrs	r2, r1
 800272e:	619a      	str	r2, [r3, #24]

    TIM1->CCMR2 &= ~((TIM_CCMR2_OC3M) | (TIM_CCMR2_OC4M));
 8002730:	4b19      	ldr	r3, [pc, #100]	@ (8002798 <pwm_init+0x188>)
 8002732:	69da      	ldr	r2, [r3, #28]
 8002734:	4b18      	ldr	r3, [pc, #96]	@ (8002798 <pwm_init+0x188>)
 8002736:	4916      	ldr	r1, [pc, #88]	@ (8002790 <pwm_init+0x180>)
 8002738:	400a      	ands	r2, r1
 800273a:	61da      	str	r2, [r3, #28]
    TIM1->CCMR2 |= ((6 << TIM_CCMR2_OC3M_Pos) | (6 << TIM_CCMR2_OC4M_Pos));
 800273c:	4b16      	ldr	r3, [pc, #88]	@ (8002798 <pwm_init+0x188>)
 800273e:	69da      	ldr	r2, [r3, #28]
 8002740:	4b15      	ldr	r3, [pc, #84]	@ (8002798 <pwm_init+0x188>)
 8002742:	4914      	ldr	r1, [pc, #80]	@ (8002794 <pwm_init+0x184>)
 8002744:	430a      	orrs	r2, r1
 8002746:	61da      	str	r2, [r3, #28]

    TIM1->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E); // Enable all 4 channels
 8002748:	4b13      	ldr	r3, [pc, #76]	@ (8002798 <pwm_init+0x188>)
 800274a:	6a1a      	ldr	r2, [r3, #32]
 800274c:	4b12      	ldr	r3, [pc, #72]	@ (8002798 <pwm_init+0x188>)
 800274e:	4913      	ldr	r1, [pc, #76]	@ (800279c <pwm_init+0x18c>)
 8002750:	430a      	orrs	r2, r1
 8002752:	621a      	str	r2, [r3, #32]

    TIM1->BDTR |= TIM_BDTR_MOE;  // Main output enable
 8002754:	4b10      	ldr	r3, [pc, #64]	@ (8002798 <pwm_init+0x188>)
 8002756:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002758:	4b0f      	ldr	r3, [pc, #60]	@ (8002798 <pwm_init+0x188>)
 800275a:	2180      	movs	r1, #128	@ 0x80
 800275c:	0209      	lsls	r1, r1, #8
 800275e:	430a      	orrs	r2, r1
 8002760:	645a      	str	r2, [r3, #68]	@ 0x44

    TIM1->CR1 |= TIM_CR1_CEN;    // Enable TIM1
 8002762:	4b0d      	ldr	r3, [pc, #52]	@ (8002798 <pwm_init+0x188>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	4b0c      	ldr	r3, [pc, #48]	@ (8002798 <pwm_init+0x188>)
 8002768:	2101      	movs	r1, #1
 800276a:	430a      	orrs	r2, r1
 800276c:	601a      	str	r2, [r3, #0]
}
 800276e:	46c0      	nop			@ (mov r8, r8)
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40021000 	.word	0x40021000
 8002778:	ff00fff0 	.word	0xff00fff0
 800277c:	00aa000a 	.word	0x00aa000a
 8002780:	fffff0fc 	.word	0xfffff0fc
 8002784:	00ff000f 	.word	0x00ff000f
 8002788:	00002222 	.word	0x00002222
 800278c:	000003e7 	.word	0x000003e7
 8002790:	ffff8f8f 	.word	0xffff8f8f
 8002794:	00006060 	.word	0x00006060
 8002798:	40012c00 	.word	0x40012c00
 800279c:	00001111 	.word	0x00001111

080027a0 <GPIOA_Init>:


void GPIOA_Init(void) //GPIOA para HC05
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
	// ENABLE A PINS...
    RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 80027a4:	4b15      	ldr	r3, [pc, #84]	@ (80027fc <GPIOA_Init+0x5c>)
 80027a6:	695a      	ldr	r2, [r3, #20]
 80027a8:	4b14      	ldr	r3, [pc, #80]	@ (80027fc <GPIOA_Init+0x5c>)
 80027aa:	2180      	movs	r1, #128	@ 0x80
 80027ac:	0289      	lsls	r1, r1, #10
 80027ae:	430a      	orrs	r2, r1
 80027b0:	615a      	str	r2, [r3, #20]
    // PA2 (TX) and PA3 (RX) to alternate function
    GPIOA->MODER &= ~((3 << (2 * 2)) | (3 << (3 * 2)));   // Clear
 80027b2:	2390      	movs	r3, #144	@ 0x90
 80027b4:	05db      	lsls	r3, r3, #23
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	2390      	movs	r3, #144	@ 0x90
 80027ba:	05db      	lsls	r3, r3, #23
 80027bc:	21f0      	movs	r1, #240	@ 0xf0
 80027be:	438a      	bics	r2, r1
 80027c0:	601a      	str	r2, [r3, #0]
    GPIOA->MODER |=  (2 << (2 * 2)) | (2 << (3 * 2));     // AF mode
 80027c2:	2390      	movs	r3, #144	@ 0x90
 80027c4:	05db      	lsls	r3, r3, #23
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	2390      	movs	r3, #144	@ 0x90
 80027ca:	05db      	lsls	r3, r3, #23
 80027cc:	21a0      	movs	r1, #160	@ 0xa0
 80027ce:	430a      	orrs	r2, r1
 80027d0:	601a      	str	r2, [r3, #0]
    GPIOA->AFR[0] |= (1 << (4 * 2)) | (1 << (4 * 3));     // AF1 (USART2)
 80027d2:	2390      	movs	r3, #144	@ 0x90
 80027d4:	05db      	lsls	r3, r3, #23
 80027d6:	6a1a      	ldr	r2, [r3, #32]
 80027d8:	2390      	movs	r3, #144	@ 0x90
 80027da:	05db      	lsls	r3, r3, #23
 80027dc:	2188      	movs	r1, #136	@ 0x88
 80027de:	0149      	lsls	r1, r1, #5
 80027e0:	430a      	orrs	r2, r1
 80027e2:	621a      	str	r2, [r3, #32]
    GPIOA->PUPDR |= (1 << (2*2)) | (1 << (3*2)); // Pull-up
 80027e4:	2390      	movs	r3, #144	@ 0x90
 80027e6:	05db      	lsls	r3, r3, #23
 80027e8:	68da      	ldr	r2, [r3, #12]
 80027ea:	2390      	movs	r3, #144	@ 0x90
 80027ec:	05db      	lsls	r3, r3, #23
 80027ee:	2150      	movs	r1, #80	@ 0x50
 80027f0:	430a      	orrs	r2, r1
 80027f2:	60da      	str	r2, [r3, #12]


}
 80027f4:	46c0      	nop			@ (mov r8, r8)
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	46c0      	nop			@ (mov r8, r8)
 80027fc:	40021000 	.word	0x40021000

08002800 <USART2_Init>:
void USART2_Init(void) //Bluetooth Setup
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8002804:	4b09      	ldr	r3, [pc, #36]	@ (800282c <USART2_Init+0x2c>)
 8002806:	69da      	ldr	r2, [r3, #28]
 8002808:	4b08      	ldr	r3, [pc, #32]	@ (800282c <USART2_Init+0x2c>)
 800280a:	2180      	movs	r1, #128	@ 0x80
 800280c:	0289      	lsls	r1, r1, #10
 800280e:	430a      	orrs	r2, r1
 8002810:	61da      	str	r2, [r3, #28]

    USART2->BRR = 8000000 / 9600; // 8 MHz clock, 9600 baud  BRR = 833
 8002812:	4b07      	ldr	r3, [pc, #28]	@ (8002830 <USART2_Init+0x30>)
 8002814:	4a07      	ldr	r2, [pc, #28]	@ (8002834 <USART2_Init+0x34>)
 8002816:	60da      	str	r2, [r3, #12]
    USART2->CR1 = USART_CR1_TE | USART_CR1_RE | USART_CR1_UE | USART_CR1_RXNEIE; // Enable TX, RX, USART
 8002818:	4b05      	ldr	r3, [pc, #20]	@ (8002830 <USART2_Init+0x30>)
 800281a:	222d      	movs	r2, #45	@ 0x2d
 800281c:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(USART2_IRQn); // Enable USART2 interrupt in NVIC
 800281e:	201c      	movs	r0, #28
 8002820:	f7fe fe8c 	bl	800153c <__NVIC_EnableIRQ>
}
 8002824:	46c0      	nop			@ (mov r8, r8)
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	46c0      	nop			@ (mov r8, r8)
 800282c:	40021000 	.word	0x40021000
 8002830:	40004400 	.word	0x40004400
 8002834:	00000341 	.word	0x00000341

08002838 <USART2_IRQHandler>:
void USART2_IRQHandler(void) //Bluetooth Signals
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
    if (USART2->ISR & USART_ISR_RXNE)
 800283c:	4b1c      	ldr	r3, [pc, #112]	@ (80028b0 <USART2_IRQHandler+0x78>)
 800283e:	69db      	ldr	r3, [r3, #28]
 8002840:	2220      	movs	r2, #32
 8002842:	4013      	ands	r3, r2
 8002844:	d030      	beq.n	80028a8 <USART2_IRQHandler+0x70>
    {
    	rx_buffer[rx_index++] = USART2->RDR;  // Store byte
 8002846:	4b1a      	ldr	r3, [pc, #104]	@ (80028b0 <USART2_IRQHandler+0x78>)
 8002848:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800284a:	b299      	uxth	r1, r3
 800284c:	4b19      	ldr	r3, [pc, #100]	@ (80028b4 <USART2_IRQHandler+0x7c>)
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	b2db      	uxtb	r3, r3
 8002852:	1c5a      	adds	r2, r3, #1
 8002854:	b2d0      	uxtb	r0, r2
 8002856:	4a17      	ldr	r2, [pc, #92]	@ (80028b4 <USART2_IRQHandler+0x7c>)
 8002858:	7010      	strb	r0, [r2, #0]
 800285a:	001a      	movs	r2, r3
 800285c:	b2c9      	uxtb	r1, r1
 800285e:	4b16      	ldr	r3, [pc, #88]	@ (80028b8 <USART2_IRQHandler+0x80>)
 8002860:	5499      	strb	r1, [r3, r2]

		if (rx_index == 5) {  // Complete packet received
 8002862:	4b14      	ldr	r3, [pc, #80]	@ (80028b4 <USART2_IRQHandler+0x7c>)
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	b2db      	uxtb	r3, r3
 8002868:	2b05      	cmp	r3, #5
 800286a:	d11d      	bne.n	80028a8 <USART2_IRQHandler+0x70>
			// Process data (e.g., update globals)
			//uint8_t delim = rx_buffer[0];  // Delimiter (255)
			raw_x      = rx_buffer[1];  // Example: Joystick X
 800286c:	4b12      	ldr	r3, [pc, #72]	@ (80028b8 <USART2_IRQHandler+0x80>)
 800286e:	785b      	ldrb	r3, [r3, #1]
 8002870:	b2db      	uxtb	r3, r3
 8002872:	b21a      	sxth	r2, r3
 8002874:	4b11      	ldr	r3, [pc, #68]	@ (80028bc <USART2_IRQHandler+0x84>)
 8002876:	801a      	strh	r2, [r3, #0]
			raw_y      = rx_buffer[2];  // Joystick Y
 8002878:	4b0f      	ldr	r3, [pc, #60]	@ (80028b8 <USART2_IRQHandler+0x80>)
 800287a:	789b      	ldrb	r3, [r3, #2]
 800287c:	b2db      	uxtb	r3, r3
 800287e:	b21a      	sxth	r2, r3
 8002880:	4b0f      	ldr	r3, [pc, #60]	@ (80028c0 <USART2_IRQHandler+0x88>)
 8002882:	801a      	strh	r2, [r3, #0]
			if(emergency_on == 0){
 8002884:	4b0f      	ldr	r3, [pc, #60]	@ (80028c4 <USART2_IRQHandler+0x8c>)
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	b2db      	uxtb	r3, r3
 800288a:	2b00      	cmp	r3, #0
 800288c:	d104      	bne.n	8002898 <USART2_IRQHandler+0x60>
				menu_button     = rx_buffer[3];  // Button state
 800288e:	4b0a      	ldr	r3, [pc, #40]	@ (80028b8 <USART2_IRQHandler+0x80>)
 8002890:	78db      	ldrb	r3, [r3, #3]
 8002892:	b2da      	uxtb	r2, r3
 8002894:	4b0c      	ldr	r3, [pc, #48]	@ (80028c8 <USART2_IRQHandler+0x90>)
 8002896:	701a      	strb	r2, [r3, #0]
			}
			slider_x     = rx_buffer[4];  // Button state
 8002898:	4b07      	ldr	r3, [pc, #28]	@ (80028b8 <USART2_IRQHandler+0x80>)
 800289a:	791b      	ldrb	r3, [r3, #4]
 800289c:	b2da      	uxtb	r2, r3
 800289e:	4b0b      	ldr	r3, [pc, #44]	@ (80028cc <USART2_IRQHandler+0x94>)
 80028a0:	701a      	strb	r2, [r3, #0]


			rx_index = 0;  // Reset for next packet
 80028a2:	4b04      	ldr	r3, [pc, #16]	@ (80028b4 <USART2_IRQHandler+0x7c>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	701a      	strb	r2, [r3, #0]
			// Optional: Echo back to MIT App for debugging
			//USART2->TDR = raw_x;  // Send first byte back
		}
    }
}
 80028a8:	46c0      	nop			@ (mov r8, r8)
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	46c0      	nop			@ (mov r8, r8)
 80028b0:	40004400 	.word	0x40004400
 80028b4:	20000041 	.word	0x20000041
 80028b8:	2000003c 	.word	0x2000003c
 80028bc:	20000000 	.word	0x20000000
 80028c0:	20000002 	.word	0x20000002
 80028c4:	20000038 	.word	0x20000038
 80028c8:	20000039 	.word	0x20000039
 80028cc:	20000004 	.word	0x20000004

080028d0 <init_GPIO_EXTI_encoders>:

void init_GPIO_EXTI_encoders(void) {
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
    GPIOB->MODER &= ~((3 << (4 * 2)) | (3 << (5 * 2)) | (3 << (10 * 2)) | (3 << (11 * 2)));
 80028d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002950 <init_GPIO_EXTI_encoders+0x80>)
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002950 <init_GPIO_EXTI_encoders+0x80>)
 80028da:	491e      	ldr	r1, [pc, #120]	@ (8002954 <init_GPIO_EXTI_encoders+0x84>)
 80028dc:	400a      	ands	r2, r1
 80028de:	601a      	str	r2, [r3, #0]
    GPIOB->PUPDR &= ~((3 << (4 * 2)) | (3 << (5 * 2)) | (3 << (10 * 2)) | (3 << (11 * 2)));
 80028e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002950 <init_GPIO_EXTI_encoders+0x80>)
 80028e2:	68da      	ldr	r2, [r3, #12]
 80028e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002950 <init_GPIO_EXTI_encoders+0x80>)
 80028e6:	491b      	ldr	r1, [pc, #108]	@ (8002954 <init_GPIO_EXTI_encoders+0x84>)
 80028e8:	400a      	ands	r2, r1
 80028ea:	60da      	str	r2, [r3, #12]
    GPIOB->PUPDR |=  ((1 << (4 * 2)) | (1 << (5 * 2)) | (1 << (10 * 2)) | (1 << (11 * 2)));
 80028ec:	4b18      	ldr	r3, [pc, #96]	@ (8002950 <init_GPIO_EXTI_encoders+0x80>)
 80028ee:	68da      	ldr	r2, [r3, #12]
 80028f0:	4b17      	ldr	r3, [pc, #92]	@ (8002950 <init_GPIO_EXTI_encoders+0x80>)
 80028f2:	4919      	ldr	r1, [pc, #100]	@ (8002958 <init_GPIO_EXTI_encoders+0x88>)
 80028f4:	430a      	orrs	r2, r1
 80028f6:	60da      	str	r2, [r3, #12]

    SYSCFG->EXTICR[1] |= SYSCFG_EXTICR2_EXTI4_PB;
 80028f8:	4b18      	ldr	r3, [pc, #96]	@ (800295c <init_GPIO_EXTI_encoders+0x8c>)
 80028fa:	68da      	ldr	r2, [r3, #12]
 80028fc:	4b17      	ldr	r3, [pc, #92]	@ (800295c <init_GPIO_EXTI_encoders+0x8c>)
 80028fe:	2101      	movs	r1, #1
 8002900:	430a      	orrs	r2, r1
 8002902:	60da      	str	r2, [r3, #12]
    SYSCFG->EXTICR[1] |= SYSCFG_EXTICR2_EXTI5_PB;
 8002904:	4b15      	ldr	r3, [pc, #84]	@ (800295c <init_GPIO_EXTI_encoders+0x8c>)
 8002906:	68da      	ldr	r2, [r3, #12]
 8002908:	4b14      	ldr	r3, [pc, #80]	@ (800295c <init_GPIO_EXTI_encoders+0x8c>)
 800290a:	2110      	movs	r1, #16
 800290c:	430a      	orrs	r2, r1
 800290e:	60da      	str	r2, [r3, #12]
    SYSCFG->EXTICR[2] |= SYSCFG_EXTICR3_EXTI10_PB;
 8002910:	4b12      	ldr	r3, [pc, #72]	@ (800295c <init_GPIO_EXTI_encoders+0x8c>)
 8002912:	691a      	ldr	r2, [r3, #16]
 8002914:	4b11      	ldr	r3, [pc, #68]	@ (800295c <init_GPIO_EXTI_encoders+0x8c>)
 8002916:	2180      	movs	r1, #128	@ 0x80
 8002918:	0049      	lsls	r1, r1, #1
 800291a:	430a      	orrs	r2, r1
 800291c:	611a      	str	r2, [r3, #16]
    SYSCFG->EXTICR[2] |= SYSCFG_EXTICR3_EXTI11_PB;
 800291e:	4b0f      	ldr	r3, [pc, #60]	@ (800295c <init_GPIO_EXTI_encoders+0x8c>)
 8002920:	691a      	ldr	r2, [r3, #16]
 8002922:	4b0e      	ldr	r3, [pc, #56]	@ (800295c <init_GPIO_EXTI_encoders+0x8c>)
 8002924:	2180      	movs	r1, #128	@ 0x80
 8002926:	0149      	lsls	r1, r1, #5
 8002928:	430a      	orrs	r2, r1
 800292a:	611a      	str	r2, [r3, #16]

    EXTI->IMR |= (1 << 4) | (1 << 10);
 800292c:	4b0c      	ldr	r3, [pc, #48]	@ (8002960 <init_GPIO_EXTI_encoders+0x90>)
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	4b0b      	ldr	r3, [pc, #44]	@ (8002960 <init_GPIO_EXTI_encoders+0x90>)
 8002932:	2182      	movs	r1, #130	@ 0x82
 8002934:	00c9      	lsls	r1, r1, #3
 8002936:	430a      	orrs	r2, r1
 8002938:	601a      	str	r2, [r3, #0]
    EXTI->RTSR |= (1 << 4) | (1 << 10);
 800293a:	4b09      	ldr	r3, [pc, #36]	@ (8002960 <init_GPIO_EXTI_encoders+0x90>)
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <init_GPIO_EXTI_encoders+0x90>)
 8002940:	2182      	movs	r1, #130	@ 0x82
 8002942:	00c9      	lsls	r1, r1, #3
 8002944:	430a      	orrs	r2, r1
 8002946:	609a      	str	r2, [r3, #8]
}
 8002948:	46c0      	nop			@ (mov r8, r8)
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	46c0      	nop			@ (mov r8, r8)
 8002950:	48000400 	.word	0x48000400
 8002954:	ff0ff0ff 	.word	0xff0ff0ff
 8002958:	00500500 	.word	0x00500500
 800295c:	40010000 	.word	0x40010000
 8002960:	40010400 	.word	0x40010400

08002964 <init_GPIO_EXTI_ultrasonic>:

void init_GPIO_EXTI_ultrasonic(void) {
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
    RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 800296a:	4b5f      	ldr	r3, [pc, #380]	@ (8002ae8 <init_GPIO_EXTI_ultrasonic+0x184>)
 800296c:	695a      	ldr	r2, [r3, #20]
 800296e:	4b5e      	ldr	r3, [pc, #376]	@ (8002ae8 <init_GPIO_EXTI_ultrasonic+0x184>)
 8002970:	2180      	movs	r1, #128	@ 0x80
 8002972:	02c9      	lsls	r1, r1, #11
 8002974:	430a      	orrs	r2, r1
 8002976:	615a      	str	r2, [r3, #20]
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGCOMPEN;
 8002978:	4b5b      	ldr	r3, [pc, #364]	@ (8002ae8 <init_GPIO_EXTI_ultrasonic+0x184>)
 800297a:	699a      	ldr	r2, [r3, #24]
 800297c:	4b5a      	ldr	r3, [pc, #360]	@ (8002ae8 <init_GPIO_EXTI_ultrasonic+0x184>)
 800297e:	2101      	movs	r1, #1
 8002980:	430a      	orrs	r2, r1
 8002982:	619a      	str	r2, [r3, #24]

    for (int i = 0; i < 4; i++) {
 8002984:	2300      	movs	r3, #0
 8002986:	607b      	str	r3, [r7, #4]
 8002988:	e0a2      	b.n	8002ad0 <init_GPIO_EXTI_ultrasonic+0x16c>
        uint8_t trigPin = trigPins[i];
 800298a:	1cfb      	adds	r3, r7, #3
 800298c:	4957      	ldr	r1, [pc, #348]	@ (8002aec <init_GPIO_EXTI_ultrasonic+0x188>)
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	188a      	adds	r2, r1, r2
 8002992:	7812      	ldrb	r2, [r2, #0]
 8002994:	701a      	strb	r2, [r3, #0]
        uint8_t echoPin = echoPins[i];
 8002996:	1cbb      	adds	r3, r7, #2
 8002998:	4955      	ldr	r1, [pc, #340]	@ (8002af0 <init_GPIO_EXTI_ultrasonic+0x18c>)
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	188a      	adds	r2, r1, r2
 800299e:	7812      	ldrb	r2, [r2, #0]
 80029a0:	701a      	strb	r2, [r3, #0]

        // Configure trigger pin as output
        GPIOB->MODER &= ~(3 << (trigPin * 2));
 80029a2:	4b54      	ldr	r3, [pc, #336]	@ (8002af4 <init_GPIO_EXTI_ultrasonic+0x190>)
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	1cfb      	adds	r3, r7, #3
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	2103      	movs	r1, #3
 80029ae:	4099      	lsls	r1, r3
 80029b0:	000b      	movs	r3, r1
 80029b2:	43db      	mvns	r3, r3
 80029b4:	0019      	movs	r1, r3
 80029b6:	4b4f      	ldr	r3, [pc, #316]	@ (8002af4 <init_GPIO_EXTI_ultrasonic+0x190>)
 80029b8:	400a      	ands	r2, r1
 80029ba:	601a      	str	r2, [r3, #0]
        GPIOB->MODER |=  (1 << (trigPin * 2));
 80029bc:	4b4d      	ldr	r3, [pc, #308]	@ (8002af4 <init_GPIO_EXTI_ultrasonic+0x190>)
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	1cfb      	adds	r3, r7, #3
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	005b      	lsls	r3, r3, #1
 80029c6:	2101      	movs	r1, #1
 80029c8:	4099      	lsls	r1, r3
 80029ca:	000b      	movs	r3, r1
 80029cc:	0019      	movs	r1, r3
 80029ce:	4b49      	ldr	r3, [pc, #292]	@ (8002af4 <init_GPIO_EXTI_ultrasonic+0x190>)
 80029d0:	430a      	orrs	r2, r1
 80029d2:	601a      	str	r2, [r3, #0]

        // Configure echo pin as input with pull-down
        GPIOB->MODER &= ~(3 << (echoPin * 2));
 80029d4:	4b47      	ldr	r3, [pc, #284]	@ (8002af4 <init_GPIO_EXTI_ultrasonic+0x190>)
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	1cbb      	adds	r3, r7, #2
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	2103      	movs	r1, #3
 80029e0:	4099      	lsls	r1, r3
 80029e2:	000b      	movs	r3, r1
 80029e4:	43db      	mvns	r3, r3
 80029e6:	0019      	movs	r1, r3
 80029e8:	4b42      	ldr	r3, [pc, #264]	@ (8002af4 <init_GPIO_EXTI_ultrasonic+0x190>)
 80029ea:	400a      	ands	r2, r1
 80029ec:	601a      	str	r2, [r3, #0]
        GPIOB->PUPDR &= ~(3 << (echoPin * 2));
 80029ee:	4b41      	ldr	r3, [pc, #260]	@ (8002af4 <init_GPIO_EXTI_ultrasonic+0x190>)
 80029f0:	68da      	ldr	r2, [r3, #12]
 80029f2:	1cbb      	adds	r3, r7, #2
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	2103      	movs	r1, #3
 80029fa:	4099      	lsls	r1, r3
 80029fc:	000b      	movs	r3, r1
 80029fe:	43db      	mvns	r3, r3
 8002a00:	0019      	movs	r1, r3
 8002a02:	4b3c      	ldr	r3, [pc, #240]	@ (8002af4 <init_GPIO_EXTI_ultrasonic+0x190>)
 8002a04:	400a      	ands	r2, r1
 8002a06:	60da      	str	r2, [r3, #12]
        GPIOB->PUPDR |=  (2 << (echoPin * 2));  // Pull-down
 8002a08:	4b3a      	ldr	r3, [pc, #232]	@ (8002af4 <init_GPIO_EXTI_ultrasonic+0x190>)
 8002a0a:	68da      	ldr	r2, [r3, #12]
 8002a0c:	1cbb      	adds	r3, r7, #2
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	2102      	movs	r1, #2
 8002a14:	4099      	lsls	r1, r3
 8002a16:	000b      	movs	r3, r1
 8002a18:	0019      	movs	r1, r3
 8002a1a:	4b36      	ldr	r3, [pc, #216]	@ (8002af4 <init_GPIO_EXTI_ultrasonic+0x190>)
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	60da      	str	r2, [r3, #12]

        // Connect EXTI line to GPIOB
        uint8_t exti_idx = echoPin >> 2;
 8002a20:	1c7b      	adds	r3, r7, #1
 8002a22:	1cba      	adds	r2, r7, #2
 8002a24:	7812      	ldrb	r2, [r2, #0]
 8002a26:	0892      	lsrs	r2, r2, #2
 8002a28:	701a      	strb	r2, [r3, #0]
        uint8_t exti_pos = (echoPin & 0x3) * 4;
 8002a2a:	1cbb      	adds	r3, r7, #2
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	2203      	movs	r2, #3
 8002a30:	4013      	ands	r3, r2
 8002a32:	b2da      	uxtb	r2, r3
 8002a34:	003b      	movs	r3, r7
 8002a36:	0092      	lsls	r2, r2, #2
 8002a38:	701a      	strb	r2, [r3, #0]
        SYSCFG->EXTICR[exti_idx] &= ~(0xF << exti_pos);
 8002a3a:	4a2f      	ldr	r2, [pc, #188]	@ (8002af8 <init_GPIO_EXTI_ultrasonic+0x194>)
 8002a3c:	1c7b      	adds	r3, r7, #1
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	3302      	adds	r3, #2
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	589a      	ldr	r2, [r3, r2]
 8002a46:	003b      	movs	r3, r7
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	210f      	movs	r1, #15
 8002a4c:	4099      	lsls	r1, r3
 8002a4e:	000b      	movs	r3, r1
 8002a50:	43db      	mvns	r3, r3
 8002a52:	0018      	movs	r0, r3
 8002a54:	4928      	ldr	r1, [pc, #160]	@ (8002af8 <init_GPIO_EXTI_ultrasonic+0x194>)
 8002a56:	1c7b      	adds	r3, r7, #1
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	4002      	ands	r2, r0
 8002a5c:	3302      	adds	r3, #2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	505a      	str	r2, [r3, r1]
        SYSCFG->EXTICR[exti_idx] |= (0x1 << exti_pos);  // GPIOB = 0x1
 8002a62:	4a25      	ldr	r2, [pc, #148]	@ (8002af8 <init_GPIO_EXTI_ultrasonic+0x194>)
 8002a64:	1c7b      	adds	r3, r7, #1
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	3302      	adds	r3, #2
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	589a      	ldr	r2, [r3, r2]
 8002a6e:	003b      	movs	r3, r7
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	2101      	movs	r1, #1
 8002a74:	4099      	lsls	r1, r3
 8002a76:	000b      	movs	r3, r1
 8002a78:	0018      	movs	r0, r3
 8002a7a:	491f      	ldr	r1, [pc, #124]	@ (8002af8 <init_GPIO_EXTI_ultrasonic+0x194>)
 8002a7c:	1c7b      	adds	r3, r7, #1
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	4302      	orrs	r2, r0
 8002a82:	3302      	adds	r3, #2
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	505a      	str	r2, [r3, r1]

        // Configure EXTI line
        EXTI->IMR  |= (1 << echoPin);
 8002a88:	4b1c      	ldr	r3, [pc, #112]	@ (8002afc <init_GPIO_EXTI_ultrasonic+0x198>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	1cbb      	adds	r3, r7, #2
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	2101      	movs	r1, #1
 8002a92:	4099      	lsls	r1, r3
 8002a94:	000b      	movs	r3, r1
 8002a96:	0019      	movs	r1, r3
 8002a98:	4b18      	ldr	r3, [pc, #96]	@ (8002afc <init_GPIO_EXTI_ultrasonic+0x198>)
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	601a      	str	r2, [r3, #0]
        EXTI->RTSR |= (1 << echoPin);
 8002a9e:	4b17      	ldr	r3, [pc, #92]	@ (8002afc <init_GPIO_EXTI_ultrasonic+0x198>)
 8002aa0:	689a      	ldr	r2, [r3, #8]
 8002aa2:	1cbb      	adds	r3, r7, #2
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	4099      	lsls	r1, r3
 8002aaa:	000b      	movs	r3, r1
 8002aac:	0019      	movs	r1, r3
 8002aae:	4b13      	ldr	r3, [pc, #76]	@ (8002afc <init_GPIO_EXTI_ultrasonic+0x198>)
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	609a      	str	r2, [r3, #8]
        EXTI->FTSR |= (1 << echoPin);
 8002ab4:	4b11      	ldr	r3, [pc, #68]	@ (8002afc <init_GPIO_EXTI_ultrasonic+0x198>)
 8002ab6:	68da      	ldr	r2, [r3, #12]
 8002ab8:	1cbb      	adds	r3, r7, #2
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	2101      	movs	r1, #1
 8002abe:	4099      	lsls	r1, r3
 8002ac0:	000b      	movs	r3, r1
 8002ac2:	0019      	movs	r1, r3
 8002ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8002afc <init_GPIO_EXTI_ultrasonic+0x198>)
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < 4; i++) {
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	3301      	adds	r3, #1
 8002ace:	607b      	str	r3, [r7, #4]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2b03      	cmp	r3, #3
 8002ad4:	dc00      	bgt.n	8002ad8 <init_GPIO_EXTI_ultrasonic+0x174>
 8002ad6:	e758      	b.n	800298a <init_GPIO_EXTI_ultrasonic+0x26>
    }

    // Enable EXTI4_15 interrupt
    NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002ad8:	2007      	movs	r0, #7
 8002ada:	f7fe fd2f 	bl	800153c <__NVIC_EnableIRQ>
}
 8002ade:	46c0      	nop			@ (mov r8, r8)
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	b002      	add	sp, #8
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	46c0      	nop			@ (mov r8, r8)
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	08003204 	.word	0x08003204
 8002af0:	08003208 	.word	0x08003208
 8002af4:	48000400 	.word	0x48000400
 8002af8:	40010000 	.word	0x40010000
 8002afc:	40010400 	.word	0x40010400

08002b00 <start_hcsr04_trigger>:
    TIM3->CR1 |= TIM_CR1_CEN;

    NVIC_EnableIRQ(TIM3_IRQn);
}

void start_hcsr04_trigger(uint8_t sensorIndex) {
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	0002      	movs	r2, r0
 8002b08:	1dfb      	adds	r3, r7, #7
 8002b0a:	701a      	strb	r2, [r3, #0]
    currentSensor = sensorIndex;
 8002b0c:	4b14      	ldr	r3, [pc, #80]	@ (8002b60 <start_hcsr04_trigger+0x60>)
 8002b0e:	1dfa      	adds	r2, r7, #7
 8002b10:	7812      	ldrb	r2, [r2, #0]
 8002b12:	701a      	strb	r2, [r3, #0]
    uint8_t trigPin = trigPins[sensorIndex];
 8002b14:	1dfb      	adds	r3, r7, #7
 8002b16:	781a      	ldrb	r2, [r3, #0]
 8002b18:	200f      	movs	r0, #15
 8002b1a:	183b      	adds	r3, r7, r0
 8002b1c:	4911      	ldr	r1, [pc, #68]	@ (8002b64 <start_hcsr04_trigger+0x64>)
 8002b1e:	5c8a      	ldrb	r2, [r1, r2]
 8002b20:	701a      	strb	r2, [r3, #0]
    GPIOB->BSRR = (1 << trigPin);              // Set high
 8002b22:	183b      	adds	r3, r7, r0
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	2201      	movs	r2, #1
 8002b28:	409a      	lsls	r2, r3
 8002b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b68 <start_hcsr04_trigger+0x68>)
 8002b2c:	619a      	str	r2, [r3, #24]

    uint16_t start = TIM3->CNT;
 8002b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b6c <start_hcsr04_trigger+0x6c>)
 8002b30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b32:	210c      	movs	r1, #12
 8002b34:	187b      	adds	r3, r7, r1
 8002b36:	801a      	strh	r2, [r3, #0]
    uint16_t target = start + 10;              // 10us pulse
 8002b38:	200a      	movs	r0, #10
 8002b3a:	183b      	adds	r3, r7, r0
 8002b3c:	187a      	adds	r2, r7, r1
 8002b3e:	8812      	ldrh	r2, [r2, #0]
 8002b40:	320a      	adds	r2, #10
 8002b42:	801a      	strh	r2, [r3, #0]
    TIM3->CCR1 = target;
 8002b44:	4b09      	ldr	r3, [pc, #36]	@ (8002b6c <start_hcsr04_trigger+0x6c>)
 8002b46:	183a      	adds	r2, r7, r0
 8002b48:	8812      	ldrh	r2, [r2, #0]
 8002b4a:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM3->DIER |= TIM_DIER_CC1IE;
 8002b4c:	4b07      	ldr	r3, [pc, #28]	@ (8002b6c <start_hcsr04_trigger+0x6c>)
 8002b4e:	68da      	ldr	r2, [r3, #12]
 8002b50:	4b06      	ldr	r3, [pc, #24]	@ (8002b6c <start_hcsr04_trigger+0x6c>)
 8002b52:	2102      	movs	r1, #2
 8002b54:	430a      	orrs	r2, r1
 8002b56:	60da      	str	r2, [r3, #12]
}
 8002b58:	46c0      	nop			@ (mov r8, r8)
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	b004      	add	sp, #16
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	2000009c 	.word	0x2000009c
 8002b64:	08003204 	.word	0x08003204
 8002b68:	48000400 	.word	0x48000400
 8002b6c:	40000400 	.word	0x40000400

08002b70 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void) {
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
    if (TIM3->SR & TIM_SR_CC1IF) {
 8002b76:	4b11      	ldr	r3, [pc, #68]	@ (8002bbc <TIM3_IRQHandler+0x4c>)
 8002b78:	691b      	ldr	r3, [r3, #16]
 8002b7a:	2202      	movs	r2, #2
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	d018      	beq.n	8002bb2 <TIM3_IRQHandler+0x42>
        TIM3->SR &= ~TIM_SR_CC1IF;
 8002b80:	4b0e      	ldr	r3, [pc, #56]	@ (8002bbc <TIM3_IRQHandler+0x4c>)
 8002b82:	691a      	ldr	r2, [r3, #16]
 8002b84:	4b0d      	ldr	r3, [pc, #52]	@ (8002bbc <TIM3_IRQHandler+0x4c>)
 8002b86:	2102      	movs	r1, #2
 8002b88:	438a      	bics	r2, r1
 8002b8a:	611a      	str	r2, [r3, #16]
        uint8_t trigPin = trigPins[currentSensor];
 8002b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc0 <TIM3_IRQHandler+0x50>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	0019      	movs	r1, r3
 8002b92:	1dfb      	adds	r3, r7, #7
 8002b94:	4a0b      	ldr	r2, [pc, #44]	@ (8002bc4 <TIM3_IRQHandler+0x54>)
 8002b96:	5c52      	ldrb	r2, [r2, r1]
 8002b98:	701a      	strb	r2, [r3, #0]
        GPIOB->BRR = (1 << trigPin);           // Set low
 8002b9a:	1dfb      	adds	r3, r7, #7
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	409a      	lsls	r2, r3
 8002ba2:	4b09      	ldr	r3, [pc, #36]	@ (8002bc8 <TIM3_IRQHandler+0x58>)
 8002ba4:	629a      	str	r2, [r3, #40]	@ 0x28
        TIM3->DIER &= ~TIM_DIER_CC1IE;
 8002ba6:	4b05      	ldr	r3, [pc, #20]	@ (8002bbc <TIM3_IRQHandler+0x4c>)
 8002ba8:	68da      	ldr	r2, [r3, #12]
 8002baa:	4b04      	ldr	r3, [pc, #16]	@ (8002bbc <TIM3_IRQHandler+0x4c>)
 8002bac:	2102      	movs	r1, #2
 8002bae:	438a      	bics	r2, r1
 8002bb0:	60da      	str	r2, [r3, #12]
    }
}
 8002bb2:	46c0      	nop			@ (mov r8, r8)
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	b002      	add	sp, #8
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	46c0      	nop			@ (mov r8, r8)
 8002bbc:	40000400 	.word	0x40000400
 8002bc0:	2000009c 	.word	0x2000009c
 8002bc4:	08003204 	.word	0x08003204
 8002bc8:	48000400 	.word	0x48000400

08002bcc <EXTI4_15_IRQHandler>:

void EXTI4_15_IRQHandler(void) {
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 4; i++) {
 8002bd2:	1dfb      	adds	r3, r7, #7
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	701a      	strb	r2, [r3, #0]
 8002bd8:	e08f      	b.n	8002cfa <EXTI4_15_IRQHandler+0x12e>
        uint8_t echoPin = echoPins[i];
 8002bda:	1dfb      	adds	r3, r7, #7
 8002bdc:	781a      	ldrb	r2, [r3, #0]
 8002bde:	1dbb      	adds	r3, r7, #6
 8002be0:	494b      	ldr	r1, [pc, #300]	@ (8002d10 <EXTI4_15_IRQHandler+0x144>)
 8002be2:	5c8a      	ldrb	r2, [r1, r2]
 8002be4:	701a      	strb	r2, [r3, #0]
        if (EXTI->PR & (1 << echoPin)) {
 8002be6:	4b4b      	ldr	r3, [pc, #300]	@ (8002d14 <EXTI4_15_IRQHandler+0x148>)
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	1dba      	adds	r2, r7, #6
 8002bec:	7812      	ldrb	r2, [r2, #0]
 8002bee:	2101      	movs	r1, #1
 8002bf0:	4091      	lsls	r1, r2
 8002bf2:	000a      	movs	r2, r1
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	d100      	bne.n	8002bfa <EXTI4_15_IRQHandler+0x2e>
 8002bf8:	e07a      	b.n	8002cf0 <EXTI4_15_IRQHandler+0x124>
            EXTI->PR = (1 << echoPin);
 8002bfa:	1dbb      	adds	r3, r7, #6
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	409a      	lsls	r2, r3
 8002c02:	4b44      	ldr	r3, [pc, #272]	@ (8002d14 <EXTI4_15_IRQHandler+0x148>)
 8002c04:	615a      	str	r2, [r3, #20]
            if (GPIOB->IDR & (1 << echoPin)) {
 8002c06:	4b44      	ldr	r3, [pc, #272]	@ (8002d18 <EXTI4_15_IRQHandler+0x14c>)
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	1dba      	adds	r2, r7, #6
 8002c0c:	7812      	ldrb	r2, [r2, #0]
 8002c0e:	2101      	movs	r1, #1
 8002c10:	4091      	lsls	r1, r2
 8002c12:	000a      	movs	r2, r1
 8002c14:	4013      	ands	r3, r2
 8002c16:	d008      	beq.n	8002c2a <EXTI4_15_IRQHandler+0x5e>
                // Rising edge
                echoStart[i] = TIM3->CNT;
 8002c18:	4b40      	ldr	r3, [pc, #256]	@ (8002d1c <EXTI4_15_IRQHandler+0x150>)
 8002c1a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002c1c:	1dfb      	adds	r3, r7, #7
 8002c1e:	781a      	ldrb	r2, [r3, #0]
 8002c20:	b289      	uxth	r1, r1
 8002c22:	4b3f      	ldr	r3, [pc, #252]	@ (8002d20 <EXTI4_15_IRQHandler+0x154>)
 8002c24:	0052      	lsls	r2, r2, #1
 8002c26:	52d1      	strh	r1, [r2, r3]
 8002c28:	e062      	b.n	8002cf0 <EXTI4_15_IRQHandler+0x124>
            } else {
                // Falling edge
                if (echoStart[i] != 0) {
 8002c2a:	1dfb      	adds	r3, r7, #7
 8002c2c:	781a      	ldrb	r2, [r3, #0]
 8002c2e:	4b3c      	ldr	r3, [pc, #240]	@ (8002d20 <EXTI4_15_IRQHandler+0x154>)
 8002c30:	0052      	lsls	r2, r2, #1
 8002c32:	5ad3      	ldrh	r3, [r2, r3]
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d05a      	beq.n	8002cf0 <EXTI4_15_IRQHandler+0x124>
                    echoEnd[i] = TIM3->CNT;
 8002c3a:	4b38      	ldr	r3, [pc, #224]	@ (8002d1c <EXTI4_15_IRQHandler+0x150>)
 8002c3c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002c3e:	1dfb      	adds	r3, r7, #7
 8002c40:	781a      	ldrb	r2, [r3, #0]
 8002c42:	b289      	uxth	r1, r1
 8002c44:	4b37      	ldr	r3, [pc, #220]	@ (8002d24 <EXTI4_15_IRQHandler+0x158>)
 8002c46:	0052      	lsls	r2, r2, #1
 8002c48:	52d1      	strh	r1, [r2, r3]
                    uint16_t duration = (echoEnd[i] >= echoStart[i])
 8002c4a:	1dfb      	adds	r3, r7, #7
 8002c4c:	781a      	ldrb	r2, [r3, #0]
 8002c4e:	4b35      	ldr	r3, [pc, #212]	@ (8002d24 <EXTI4_15_IRQHandler+0x158>)
 8002c50:	0052      	lsls	r2, r2, #1
 8002c52:	5ad3      	ldrh	r3, [r2, r3]
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	1dfb      	adds	r3, r7, #7
 8002c58:	7819      	ldrb	r1, [r3, #0]
 8002c5a:	4b31      	ldr	r3, [pc, #196]	@ (8002d20 <EXTI4_15_IRQHandler+0x154>)
 8002c5c:	0049      	lsls	r1, r1, #1
 8002c5e:	5acb      	ldrh	r3, [r1, r3]
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d30e      	bcc.n	8002c84 <EXTI4_15_IRQHandler+0xb8>
                                        ? (echoEnd[i] - echoStart[i])
 8002c66:	1dfb      	adds	r3, r7, #7
 8002c68:	781a      	ldrb	r2, [r3, #0]
 8002c6a:	4b2e      	ldr	r3, [pc, #184]	@ (8002d24 <EXTI4_15_IRQHandler+0x158>)
 8002c6c:	0052      	lsls	r2, r2, #1
 8002c6e:	5ad3      	ldrh	r3, [r2, r3]
 8002c70:	b29a      	uxth	r2, r3
 8002c72:	1dfb      	adds	r3, r7, #7
 8002c74:	7819      	ldrb	r1, [r3, #0]
 8002c76:	4b2a      	ldr	r3, [pc, #168]	@ (8002d20 <EXTI4_15_IRQHandler+0x154>)
 8002c78:	0049      	lsls	r1, r1, #1
 8002c7a:	5acb      	ldrh	r3, [r1, r3]
 8002c7c:	b29b      	uxth	r3, r3
                    uint16_t duration = (echoEnd[i] >= echoStart[i])
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	e00f      	b.n	8002ca4 <EXTI4_15_IRQHandler+0xd8>
                                        : (0xFFFF - echoStart[i] + echoEnd[i]);
 8002c84:	1dfb      	adds	r3, r7, #7
 8002c86:	781a      	ldrb	r2, [r3, #0]
 8002c88:	4b26      	ldr	r3, [pc, #152]	@ (8002d24 <EXTI4_15_IRQHandler+0x158>)
 8002c8a:	0052      	lsls	r2, r2, #1
 8002c8c:	5ad3      	ldrh	r3, [r2, r3]
 8002c8e:	b29a      	uxth	r2, r3
 8002c90:	1dfb      	adds	r3, r7, #7
 8002c92:	7819      	ldrb	r1, [r3, #0]
 8002c94:	4b22      	ldr	r3, [pc, #136]	@ (8002d20 <EXTI4_15_IRQHandler+0x154>)
 8002c96:	0049      	lsls	r1, r1, #1
 8002c98:	5acb      	ldrh	r3, [r1, r3]
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	b29b      	uxth	r3, r3
                    uint16_t duration = (echoEnd[i] >= echoStart[i])
 8002ca0:	3b01      	subs	r3, #1
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	1d3a      	adds	r2, r7, #4
 8002ca6:	8013      	strh	r3, [r2, #0]
                    float d = (duration * 0.0343f) / 2.0f;
 8002ca8:	1d3b      	adds	r3, r7, #4
 8002caa:	881b      	ldrh	r3, [r3, #0]
 8002cac:	0018      	movs	r0, r3
 8002cae:	f7fe fb91 	bl	80013d4 <__aeabi_i2f>
 8002cb2:	1c03      	adds	r3, r0, #0
 8002cb4:	491c      	ldr	r1, [pc, #112]	@ (8002d28 <EXTI4_15_IRQHandler+0x15c>)
 8002cb6:	1c18      	adds	r0, r3, #0
 8002cb8:	f7fd ffae 	bl	8000c18 <__aeabi_fmul>
 8002cbc:	1c03      	adds	r3, r0, #0
 8002cbe:	2180      	movs	r1, #128	@ 0x80
 8002cc0:	05c9      	lsls	r1, r1, #23
 8002cc2:	1c18      	adds	r0, r3, #0
 8002cc4:	f7fd fdda 	bl	800087c <__aeabi_fdiv>
 8002cc8:	1c03      	adds	r3, r0, #0
 8002cca:	603b      	str	r3, [r7, #0]
                    if (d < 900.0f)  // Valid reading check
 8002ccc:	4917      	ldr	r1, [pc, #92]	@ (8002d2c <EXTI4_15_IRQHandler+0x160>)
 8002cce:	6838      	ldr	r0, [r7, #0]
 8002cd0:	f7fd fba2 	bl	8000418 <__aeabi_fcmplt>
 8002cd4:	1e03      	subs	r3, r0, #0
 8002cd6:	d005      	beq.n	8002ce4 <EXTI4_15_IRQHandler+0x118>
                        distance[i] = d;
 8002cd8:	1dfb      	adds	r3, r7, #7
 8002cda:	781a      	ldrb	r2, [r3, #0]
 8002cdc:	4b14      	ldr	r3, [pc, #80]	@ (8002d30 <EXTI4_15_IRQHandler+0x164>)
 8002cde:	0092      	lsls	r2, r2, #2
 8002ce0:	6839      	ldr	r1, [r7, #0]
 8002ce2:	50d1      	str	r1, [r2, r3]
                    echoStart[i] = 0;
 8002ce4:	1dfb      	adds	r3, r7, #7
 8002ce6:	781a      	ldrb	r2, [r3, #0]
 8002ce8:	4b0d      	ldr	r3, [pc, #52]	@ (8002d20 <EXTI4_15_IRQHandler+0x154>)
 8002cea:	0052      	lsls	r2, r2, #1
 8002cec:	2100      	movs	r1, #0
 8002cee:	52d1      	strh	r1, [r2, r3]
    for (uint8_t i = 0; i < 4; i++) {
 8002cf0:	1dfb      	adds	r3, r7, #7
 8002cf2:	781a      	ldrb	r2, [r3, #0]
 8002cf4:	1dfb      	adds	r3, r7, #7
 8002cf6:	3201      	adds	r2, #1
 8002cf8:	701a      	strb	r2, [r3, #0]
 8002cfa:	1dfb      	adds	r3, r7, #7
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	2b03      	cmp	r3, #3
 8002d00:	d800      	bhi.n	8002d04 <EXTI4_15_IRQHandler+0x138>
 8002d02:	e76a      	b.n	8002bda <EXTI4_15_IRQHandler+0xe>
                }
            }
        }
    }
}
 8002d04:	46c0      	nop			@ (mov r8, r8)
 8002d06:	46c0      	nop			@ (mov r8, r8)
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	b002      	add	sp, #8
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	46c0      	nop			@ (mov r8, r8)
 8002d10:	08003208 	.word	0x08003208
 8002d14:	40010400 	.word	0x40010400
 8002d18:	48000400 	.word	0x48000400
 8002d1c:	40000400 	.word	0x40000400
 8002d20:	2000007c 	.word	0x2000007c
 8002d24:	20000084 	.word	0x20000084
 8002d28:	3d0c7e28 	.word	0x3d0c7e28
 8002d2c:	44610000 	.word	0x44610000
 8002d30:	2000008c 	.word	0x2000008c

08002d34 <init_emergency_buttons>:
        revolutionsInt2 = (int32_t)revolutionsFloat2;
    }
}


void init_emergency_buttons(void) {
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
    // Enable GPIOC clock
    RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 8002d38:	4b0e      	ldr	r3, [pc, #56]	@ (8002d74 <init_emergency_buttons+0x40>)
 8002d3a:	695a      	ldr	r2, [r3, #20]
 8002d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002d74 <init_emergency_buttons+0x40>)
 8002d3e:	2180      	movs	r1, #128	@ 0x80
 8002d40:	0309      	lsls	r1, r1, #12
 8002d42:	430a      	orrs	r2, r1
 8002d44:	615a      	str	r2, [r3, #20]

    // Set PC6 and PC7 as inputs (MODER = 00)
    GPIOC->MODER &= ~((3 << (6 * 2)) | (3 << (7 * 2)));
 8002d46:	4b0c      	ldr	r3, [pc, #48]	@ (8002d78 <init_emergency_buttons+0x44>)
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d78 <init_emergency_buttons+0x44>)
 8002d4c:	490b      	ldr	r1, [pc, #44]	@ (8002d7c <init_emergency_buttons+0x48>)
 8002d4e:	400a      	ands	r2, r1
 8002d50:	601a      	str	r2, [r3, #0]

    // Optional: enable pull-downs if buttons are active-high
    GPIOC->PUPDR &= ~((3 << (6 * 2)) | (3 << (7 * 2))); // Clear
 8002d52:	4b09      	ldr	r3, [pc, #36]	@ (8002d78 <init_emergency_buttons+0x44>)
 8002d54:	68da      	ldr	r2, [r3, #12]
 8002d56:	4b08      	ldr	r3, [pc, #32]	@ (8002d78 <init_emergency_buttons+0x44>)
 8002d58:	4908      	ldr	r1, [pc, #32]	@ (8002d7c <init_emergency_buttons+0x48>)
 8002d5a:	400a      	ands	r2, r1
 8002d5c:	60da      	str	r2, [r3, #12]
    GPIOC->PUPDR |=  ((2 << (6 * 2)) | (2 << (7 * 2))); // Pull-down (10)
 8002d5e:	4b06      	ldr	r3, [pc, #24]	@ (8002d78 <init_emergency_buttons+0x44>)
 8002d60:	68da      	ldr	r2, [r3, #12]
 8002d62:	4b05      	ldr	r3, [pc, #20]	@ (8002d78 <init_emergency_buttons+0x44>)
 8002d64:	21a0      	movs	r1, #160	@ 0xa0
 8002d66:	0209      	lsls	r1, r1, #8
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	60da      	str	r2, [r3, #12]
}
 8002d6c:	46c0      	nop			@ (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	46c0      	nop			@ (mov r8, r8)
 8002d74:	40021000 	.word	0x40021000
 8002d78:	48000800 	.word	0x48000800
 8002d7c:	ffff0fff 	.word	0xffff0fff

08002d80 <check_emergency_buttons>:
void check_emergency_buttons(void) {
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
    // If PC6 is HIGH
    if (!(GPIOC->IDR & (1 << 6))) {
 8002d84:	4b03      	ldr	r3, [pc, #12]	@ (8002d94 <check_emergency_buttons+0x14>)
 8002d86:	691b      	ldr	r3, [r3, #16]
        //emergency_stop();
    }

    // If PC7 is HIGH
    if (!(GPIOC->IDR & (1 << 7))) {
 8002d88:	4b02      	ldr	r3, [pc, #8]	@ (8002d94 <check_emergency_buttons+0x14>)
 8002d8a:	691b      	ldr	r3, [r3, #16]
        //emergency_stop();
    }
}
 8002d8c:	46c0      	nop			@ (mov r8, r8)
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	46c0      	nop			@ (mov r8, r8)
 8002d94:	48000800 	.word	0x48000800

08002d98 <WS2812_Init>:
	}
    SendColors();
}


void WS2812_Init(void) {
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
    // 1. Enable clocks
    RCC->AHBENR |= RCC_AHBENR_GPIOBEN;    // Enable GPIOB clock
 8002d9c:	4b33      	ldr	r3, [pc, #204]	@ (8002e6c <WS2812_Init+0xd4>)
 8002d9e:	695a      	ldr	r2, [r3, #20]
 8002da0:	4b32      	ldr	r3, [pc, #200]	@ (8002e6c <WS2812_Init+0xd4>)
 8002da2:	2180      	movs	r1, #128	@ 0x80
 8002da4:	02c9      	lsls	r1, r1, #11
 8002da6:	430a      	orrs	r2, r1
 8002da8:	615a      	str	r2, [r3, #20]
    RCC->APB2ENR |= RCC_APB2ENR_TIM15EN;  // Enable TIM15 clock
 8002daa:	4b30      	ldr	r3, [pc, #192]	@ (8002e6c <WS2812_Init+0xd4>)
 8002dac:	699a      	ldr	r2, [r3, #24]
 8002dae:	4b2f      	ldr	r3, [pc, #188]	@ (8002e6c <WS2812_Init+0xd4>)
 8002db0:	2180      	movs	r1, #128	@ 0x80
 8002db2:	0249      	lsls	r1, r1, #9
 8002db4:	430a      	orrs	r2, r1
 8002db6:	619a      	str	r2, [r3, #24]
    RCC->AHBENR |= RCC_AHBENR_DMA1EN;     // Enable DMA1 clock
 8002db8:	4b2c      	ldr	r3, [pc, #176]	@ (8002e6c <WS2812_Init+0xd4>)
 8002dba:	695a      	ldr	r2, [r3, #20]
 8002dbc:	4b2b      	ldr	r3, [pc, #172]	@ (8002e6c <WS2812_Init+0xd4>)
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	615a      	str	r2, [r3, #20]

    // 2. Configure PB15 as TIM15_CH2 alternate function
    GPIOB->MODER &= ~GPIO_MODER_MODER15_Msk;
 8002dc4:	4b2a      	ldr	r3, [pc, #168]	@ (8002e70 <WS2812_Init+0xd8>)
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	4b29      	ldr	r3, [pc, #164]	@ (8002e70 <WS2812_Init+0xd8>)
 8002dca:	0092      	lsls	r2, r2, #2
 8002dcc:	0892      	lsrs	r2, r2, #2
 8002dce:	601a      	str	r2, [r3, #0]
    GPIOB->MODER |= (0x2 << GPIO_MODER_MODER15_Pos);  // Alternate function
 8002dd0:	4b27      	ldr	r3, [pc, #156]	@ (8002e70 <WS2812_Init+0xd8>)
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	4b26      	ldr	r3, [pc, #152]	@ (8002e70 <WS2812_Init+0xd8>)
 8002dd6:	2180      	movs	r1, #128	@ 0x80
 8002dd8:	0609      	lsls	r1, r1, #24
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	601a      	str	r2, [r3, #0]
    GPIOB->AFR[1] |= (0x1 << ((15 - 8) * 4));        // AF1 = TIM15_CH2
 8002dde:	4b24      	ldr	r3, [pc, #144]	@ (8002e70 <WS2812_Init+0xd8>)
 8002de0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002de2:	4b23      	ldr	r3, [pc, #140]	@ (8002e70 <WS2812_Init+0xd8>)
 8002de4:	2180      	movs	r1, #128	@ 0x80
 8002de6:	0549      	lsls	r1, r1, #21
 8002de8:	430a      	orrs	r2, r1
 8002dea:	625a      	str	r2, [r3, #36]	@ 0x24

    // 3. Configure TIM15 for PWM
    TIM15->PSC = 0;                        // No prescaler
 8002dec:	4b21      	ldr	r3, [pc, #132]	@ (8002e74 <WS2812_Init+0xdc>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM15->ARR = PWM_PERIOD;               // 1.25us period
 8002df2:	4b20      	ldr	r3, [pc, #128]	@ (8002e74 <WS2812_Init+0xdc>)
 8002df4:	2209      	movs	r2, #9
 8002df6:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM15->CCR2 = 0;                       // Start with duty cycle 0
 8002df8:	4b1e      	ldr	r3, [pc, #120]	@ (8002e74 <WS2812_Init+0xdc>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM15->CCMR1 = (6 << TIM_CCMR1_OC2M_Pos) | TIM_CCMR1_OC2PE; // PWM mode 1, preload
 8002dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8002e74 <WS2812_Init+0xdc>)
 8002e00:	22d0      	movs	r2, #208	@ 0xd0
 8002e02:	01d2      	lsls	r2, r2, #7
 8002e04:	619a      	str	r2, [r3, #24]
    TIM15->CCER |= TIM_CCER_CC2E;          // Enable channel 2
 8002e06:	4b1b      	ldr	r3, [pc, #108]	@ (8002e74 <WS2812_Init+0xdc>)
 8002e08:	6a1a      	ldr	r2, [r3, #32]
 8002e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002e74 <WS2812_Init+0xdc>)
 8002e0c:	2110      	movs	r1, #16
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	621a      	str	r2, [r3, #32]
    TIM15->BDTR |= TIM_BDTR_MOE;           // Main output enable
 8002e12:	4b18      	ldr	r3, [pc, #96]	@ (8002e74 <WS2812_Init+0xdc>)
 8002e14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e16:	4b17      	ldr	r3, [pc, #92]	@ (8002e74 <WS2812_Init+0xdc>)
 8002e18:	2180      	movs	r1, #128	@ 0x80
 8002e1a:	0209      	lsls	r1, r1, #8
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	645a      	str	r2, [r3, #68]	@ 0x44
    TIM15->CR1 |= TIM_CR1_ARPE;            // Auto-reload preload
 8002e20:	4b14      	ldr	r3, [pc, #80]	@ (8002e74 <WS2812_Init+0xdc>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	4b13      	ldr	r3, [pc, #76]	@ (8002e74 <WS2812_Init+0xdc>)
 8002e26:	2180      	movs	r1, #128	@ 0x80
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	601a      	str	r2, [r3, #0]
    TIM15->DIER |= TIM_DIER_UDE;           // Update DMA request
 8002e2c:	4b11      	ldr	r3, [pc, #68]	@ (8002e74 <WS2812_Init+0xdc>)
 8002e2e:	68da      	ldr	r2, [r3, #12]
 8002e30:	4b10      	ldr	r3, [pc, #64]	@ (8002e74 <WS2812_Init+0xdc>)
 8002e32:	2180      	movs	r1, #128	@ 0x80
 8002e34:	0049      	lsls	r1, r1, #1
 8002e36:	430a      	orrs	r2, r1
 8002e38:	60da      	str	r2, [r3, #12]

    // 4. Configure DMA for PWM data transfer
    DMA1_Channel5->CCR = 0;
 8002e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e78 <WS2812_Init+0xe0>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]
    DMA1_Channel5->CPAR = (uint32_t)&TIM15->CCR2;  // PWM compare register
 8002e40:	4b0d      	ldr	r3, [pc, #52]	@ (8002e78 <WS2812_Init+0xe0>)
 8002e42:	4a0e      	ldr	r2, [pc, #56]	@ (8002e7c <WS2812_Init+0xe4>)
 8002e44:	609a      	str	r2, [r3, #8]
    DMA1_Channel5->CMAR = (uint32_t)pwm_buffer;    // Our data buffer
 8002e46:	4b0c      	ldr	r3, [pc, #48]	@ (8002e78 <WS2812_Init+0xe0>)
 8002e48:	4a0d      	ldr	r2, [pc, #52]	@ (8002e80 <WS2812_Init+0xe8>)
 8002e4a:	60da      	str	r2, [r3, #12]
    DMA1_Channel5->CNDTR = sizeof(pwm_buffer)/sizeof(pwm_buffer[0]);
 8002e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e78 <WS2812_Init+0xe0>)
 8002e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8002e84 <WS2812_Init+0xec>)
 8002e50:	605a      	str	r2, [r3, #4]
    DMA1_Channel5->CCR = DMA_CCR_DIR | DMA_CCR_MINC | DMA_CCR_PSIZE_0 |
 8002e52:	4b09      	ldr	r3, [pc, #36]	@ (8002e78 <WS2812_Init+0xe0>)
 8002e54:	4a0c      	ldr	r2, [pc, #48]	@ (8002e88 <WS2812_Init+0xf0>)
 8002e56:	601a      	str	r2, [r3, #0]
                         DMA_CCR_MSIZE_0 | DMA_CCR_PL | DMA_CCR_TCIE;

    // 5. Enable DMA interrupt
    NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8002e58:	200b      	movs	r0, #11
 8002e5a:	f7fe fb6f 	bl	800153c <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA1_Channel4_5_IRQn, 2);
 8002e5e:	2102      	movs	r1, #2
 8002e60:	200b      	movs	r0, #11
 8002e62:	f7fe fb85 	bl	8001570 <__NVIC_SetPriority>
}
 8002e66:	46c0      	nop			@ (mov r8, r8)
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	48000400 	.word	0x48000400
 8002e74:	40014000 	.word	0x40014000
 8002e78:	40020058 	.word	0x40020058
 8002e7c:	40014038 	.word	0x40014038
 8002e80:	200000a0 	.word	0x200000a0
 8002e84:	00000988 	.word	0x00000988
 8002e88:	00003592 	.word	0x00003592

08002e8c <SetColor>:

// Set color for a specific LED (RGB format)
void SetColor(uint8_t led, uint8_t red, uint8_t green, uint8_t blue) {
 8002e8c:	b5b0      	push	{r4, r5, r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	0005      	movs	r5, r0
 8002e94:	000c      	movs	r4, r1
 8002e96:	0010      	movs	r0, r2
 8002e98:	0019      	movs	r1, r3
 8002e9a:	1dfb      	adds	r3, r7, #7
 8002e9c:	1c2a      	adds	r2, r5, #0
 8002e9e:	701a      	strb	r2, [r3, #0]
 8002ea0:	1dbb      	adds	r3, r7, #6
 8002ea2:	1c22      	adds	r2, r4, #0
 8002ea4:	701a      	strb	r2, [r3, #0]
 8002ea6:	1d7b      	adds	r3, r7, #5
 8002ea8:	1c02      	adds	r2, r0, #0
 8002eaa:	701a      	strb	r2, [r3, #0]
 8002eac:	1d3b      	adds	r3, r7, #4
 8002eae:	1c0a      	adds	r2, r1, #0
 8002eb0:	701a      	strb	r2, [r3, #0]
    if (led >= LED_NUM) return;
 8002eb2:	1dfb      	adds	r3, r7, #7
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	2b62      	cmp	r3, #98	@ 0x62
 8002eb8:	d81f      	bhi.n	8002efa <SetColor+0x6e>
    led_colors[led][0] = green;  // WS2812 expects GRB order
 8002eba:	1dfb      	adds	r3, r7, #7
 8002ebc:	781a      	ldrb	r2, [r3, #0]
 8002ebe:	4911      	ldr	r1, [pc, #68]	@ (8002f04 <SetColor+0x78>)
 8002ec0:	0013      	movs	r3, r2
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	189b      	adds	r3, r3, r2
 8002ec6:	1d7a      	adds	r2, r7, #5
 8002ec8:	7812      	ldrb	r2, [r2, #0]
 8002eca:	545a      	strb	r2, [r3, r1]
    led_colors[led][1] = red;
 8002ecc:	1dfb      	adds	r3, r7, #7
 8002ece:	781a      	ldrb	r2, [r3, #0]
 8002ed0:	490c      	ldr	r1, [pc, #48]	@ (8002f04 <SetColor+0x78>)
 8002ed2:	0013      	movs	r3, r2
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	189b      	adds	r3, r3, r2
 8002ed8:	18cb      	adds	r3, r1, r3
 8002eda:	3301      	adds	r3, #1
 8002edc:	1dba      	adds	r2, r7, #6
 8002ede:	7812      	ldrb	r2, [r2, #0]
 8002ee0:	701a      	strb	r2, [r3, #0]
    led_colors[led][2] = blue;
 8002ee2:	1dfb      	adds	r3, r7, #7
 8002ee4:	781a      	ldrb	r2, [r3, #0]
 8002ee6:	4907      	ldr	r1, [pc, #28]	@ (8002f04 <SetColor+0x78>)
 8002ee8:	0013      	movs	r3, r2
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	189b      	adds	r3, r3, r2
 8002eee:	18cb      	adds	r3, r1, r3
 8002ef0:	3302      	adds	r3, #2
 8002ef2:	1d3a      	adds	r2, r7, #4
 8002ef4:	7812      	ldrb	r2, [r2, #0]
 8002ef6:	701a      	strb	r2, [r3, #0]
 8002ef8:	e000      	b.n	8002efc <SetColor+0x70>
    if (led >= LED_NUM) return;
 8002efa:	46c0      	nop			@ (mov r8, r8)
}
 8002efc:	46bd      	mov	sp, r7
 8002efe:	b002      	add	sp, #8
 8002f00:	bdb0      	pop	{r4, r5, r7, pc}
 8002f02:	46c0      	nop			@ (mov r8, r8)
 8002f04:	200013b0 	.word	0x200013b0

08002f08 <PreparePWMBuffer>:

// Convert color data to PWM buffer
void PreparePWMBuffer(void) {
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
    uint16_t *p = pwm_buffer;
 8002f0e:	4b55      	ldr	r3, [pc, #340]	@ (8003064 <PreparePWMBuffer+0x15c>)
 8002f10:	60fb      	str	r3, [r7, #12]

    // Convert each LED's color to PWM bits
    for (uint8_t i = 0; i < LED_NUM; i++) {
 8002f12:	230b      	movs	r3, #11
 8002f14:	18fb      	adds	r3, r7, r3
 8002f16:	2200      	movs	r2, #0
 8002f18:	701a      	strb	r2, [r3, #0]
 8002f1a:	e085      	b.n	8003028 <PreparePWMBuffer+0x120>
        uint8_t *color = led_colors[i];
 8002f1c:	230b      	movs	r3, #11
 8002f1e:	18fb      	adds	r3, r7, r3
 8002f20:	781a      	ldrb	r2, [r3, #0]
 8002f22:	0013      	movs	r3, r2
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	189b      	adds	r3, r3, r2
 8002f28:	4a4f      	ldr	r2, [pc, #316]	@ (8003068 <PreparePWMBuffer+0x160>)
 8002f2a:	189b      	adds	r3, r3, r2
 8002f2c:	603b      	str	r3, [r7, #0]

        // Green (bit 0 to 7)
        for (int8_t bit = 7; bit >= 0; bit--) {
 8002f2e:	230a      	movs	r3, #10
 8002f30:	18fb      	adds	r3, r7, r3
 8002f32:	2207      	movs	r2, #7
 8002f34:	701a      	strb	r2, [r3, #0]
 8002f36:	e01c      	b.n	8002f72 <PreparePWMBuffer+0x6a>
            *p++ = (color[0] & (1 << bit)) ? HIGH_PULSE : LOW_PULSE;
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	001a      	movs	r2, r3
 8002f3e:	230a      	movs	r3, #10
 8002f40:	18fb      	adds	r3, r7, r3
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	b25b      	sxtb	r3, r3
 8002f46:	411a      	asrs	r2, r3
 8002f48:	0013      	movs	r3, r2
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d001      	beq.n	8002f54 <PreparePWMBuffer+0x4c>
 8002f50:	2107      	movs	r1, #7
 8002f52:	e000      	b.n	8002f56 <PreparePWMBuffer+0x4e>
 8002f54:	2103      	movs	r1, #3
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	1c9a      	adds	r2, r3, #2
 8002f5a:	60fa      	str	r2, [r7, #12]
 8002f5c:	1c0a      	adds	r2, r1, #0
 8002f5e:	801a      	strh	r2, [r3, #0]
        for (int8_t bit = 7; bit >= 0; bit--) {
 8002f60:	210a      	movs	r1, #10
 8002f62:	187b      	adds	r3, r7, r1
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	b25b      	sxtb	r3, r3
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	b2da      	uxtb	r2, r3
 8002f6e:	187b      	adds	r3, r7, r1
 8002f70:	701a      	strb	r2, [r3, #0]
 8002f72:	230a      	movs	r3, #10
 8002f74:	18fb      	adds	r3, r7, r3
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f7a:	d9dd      	bls.n	8002f38 <PreparePWMBuffer+0x30>
        }

        // Red (bit 8 to 15)
        for (int8_t bit = 7; bit >= 0; bit--) {
 8002f7c:	2309      	movs	r3, #9
 8002f7e:	18fb      	adds	r3, r7, r3
 8002f80:	2207      	movs	r2, #7
 8002f82:	701a      	strb	r2, [r3, #0]
 8002f84:	e01d      	b.n	8002fc2 <PreparePWMBuffer+0xba>
            *p++ = (color[1] & (1 << bit)) ? HIGH_PULSE : LOW_PULSE;
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	3301      	adds	r3, #1
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	001a      	movs	r2, r3
 8002f8e:	2309      	movs	r3, #9
 8002f90:	18fb      	adds	r3, r7, r3
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	b25b      	sxtb	r3, r3
 8002f96:	411a      	asrs	r2, r3
 8002f98:	0013      	movs	r3, r2
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	d001      	beq.n	8002fa4 <PreparePWMBuffer+0x9c>
 8002fa0:	2107      	movs	r1, #7
 8002fa2:	e000      	b.n	8002fa6 <PreparePWMBuffer+0x9e>
 8002fa4:	2103      	movs	r1, #3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	1c9a      	adds	r2, r3, #2
 8002faa:	60fa      	str	r2, [r7, #12]
 8002fac:	1c0a      	adds	r2, r1, #0
 8002fae:	801a      	strh	r2, [r3, #0]
        for (int8_t bit = 7; bit >= 0; bit--) {
 8002fb0:	2109      	movs	r1, #9
 8002fb2:	187b      	adds	r3, r7, r1
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	b25b      	sxtb	r3, r3
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	187b      	adds	r3, r7, r1
 8002fc0:	701a      	strb	r2, [r3, #0]
 8002fc2:	2309      	movs	r3, #9
 8002fc4:	18fb      	adds	r3, r7, r3
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	2b7f      	cmp	r3, #127	@ 0x7f
 8002fca:	d9dc      	bls.n	8002f86 <PreparePWMBuffer+0x7e>
        }

        // Blue (bit 16 to 23)
        for (int8_t bit = 7; bit >= 0; bit--) {
 8002fcc:	2308      	movs	r3, #8
 8002fce:	18fb      	adds	r3, r7, r3
 8002fd0:	2207      	movs	r2, #7
 8002fd2:	701a      	strb	r2, [r3, #0]
 8002fd4:	e01d      	b.n	8003012 <PreparePWMBuffer+0x10a>
            *p++ = (color[2] & (1 << bit)) ? HIGH_PULSE : LOW_PULSE;
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	3302      	adds	r3, #2
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	001a      	movs	r2, r3
 8002fde:	2308      	movs	r3, #8
 8002fe0:	18fb      	adds	r3, r7, r3
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	b25b      	sxtb	r3, r3
 8002fe6:	411a      	asrs	r2, r3
 8002fe8:	0013      	movs	r3, r2
 8002fea:	2201      	movs	r2, #1
 8002fec:	4013      	ands	r3, r2
 8002fee:	d001      	beq.n	8002ff4 <PreparePWMBuffer+0xec>
 8002ff0:	2107      	movs	r1, #7
 8002ff2:	e000      	b.n	8002ff6 <PreparePWMBuffer+0xee>
 8002ff4:	2103      	movs	r1, #3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	1c9a      	adds	r2, r3, #2
 8002ffa:	60fa      	str	r2, [r7, #12]
 8002ffc:	1c0a      	adds	r2, r1, #0
 8002ffe:	801a      	strh	r2, [r3, #0]
        for (int8_t bit = 7; bit >= 0; bit--) {
 8003000:	2108      	movs	r1, #8
 8003002:	187b      	adds	r3, r7, r1
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	b25b      	sxtb	r3, r3
 8003008:	b2db      	uxtb	r3, r3
 800300a:	3b01      	subs	r3, #1
 800300c:	b2da      	uxtb	r2, r3
 800300e:	187b      	adds	r3, r7, r1
 8003010:	701a      	strb	r2, [r3, #0]
 8003012:	2308      	movs	r3, #8
 8003014:	18fb      	adds	r3, r7, r3
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	2b7f      	cmp	r3, #127	@ 0x7f
 800301a:	d9dc      	bls.n	8002fd6 <PreparePWMBuffer+0xce>
    for (uint8_t i = 0; i < LED_NUM; i++) {
 800301c:	210b      	movs	r1, #11
 800301e:	187b      	adds	r3, r7, r1
 8003020:	781a      	ldrb	r2, [r3, #0]
 8003022:	187b      	adds	r3, r7, r1
 8003024:	3201      	adds	r2, #1
 8003026:	701a      	strb	r2, [r3, #0]
 8003028:	230b      	movs	r3, #11
 800302a:	18fb      	adds	r3, r7, r3
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	2b62      	cmp	r3, #98	@ 0x62
 8003030:	d800      	bhi.n	8003034 <PreparePWMBuffer+0x12c>
 8003032:	e773      	b.n	8002f1c <PreparePWMBuffer+0x14>
        }
    }

    // Add reset code (all zeros)
    for (uint16_t i = 0; i < RESET_SLOTS; i++) {
 8003034:	1dbb      	adds	r3, r7, #6
 8003036:	2200      	movs	r2, #0
 8003038:	801a      	strh	r2, [r3, #0]
 800303a:	e009      	b.n	8003050 <PreparePWMBuffer+0x148>
        *p++ = 0;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	1c9a      	adds	r2, r3, #2
 8003040:	60fa      	str	r2, [r7, #12]
 8003042:	2200      	movs	r2, #0
 8003044:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < RESET_SLOTS; i++) {
 8003046:	1dbb      	adds	r3, r7, #6
 8003048:	881a      	ldrh	r2, [r3, #0]
 800304a:	1dbb      	adds	r3, r7, #6
 800304c:	3201      	adds	r2, #1
 800304e:	801a      	strh	r2, [r3, #0]
 8003050:	1dbb      	adds	r3, r7, #6
 8003052:	881b      	ldrh	r3, [r3, #0]
 8003054:	2b3f      	cmp	r3, #63	@ 0x3f
 8003056:	d9f1      	bls.n	800303c <PreparePWMBuffer+0x134>
    }
}
 8003058:	46c0      	nop			@ (mov r8, r8)
 800305a:	46c0      	nop			@ (mov r8, r8)
 800305c:	46bd      	mov	sp, r7
 800305e:	b004      	add	sp, #16
 8003060:	bd80      	pop	{r7, pc}
 8003062:	46c0      	nop			@ (mov r8, r8)
 8003064:	200000a0 	.word	0x200000a0
 8003068:	200013b0 	.word	0x200013b0

0800306c <SendColors>:

// Send colors to LED strip
void SendColors(void) {
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0

    PreparePWMBuffer();
 8003070:	f7ff ff4a 	bl	8002f08 <PreparePWMBuffer>

    DMA1_Channel5->CCR &= ~DMA_CCR_EN;
 8003074:	4b0d      	ldr	r3, [pc, #52]	@ (80030ac <SendColors+0x40>)
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	4b0c      	ldr	r3, [pc, #48]	@ (80030ac <SendColors+0x40>)
 800307a:	2101      	movs	r1, #1
 800307c:	438a      	bics	r2, r1
 800307e:	601a      	str	r2, [r3, #0]
    DMA1_Channel5->CMAR = (uint32_t)pwm_buffer;
 8003080:	4b0a      	ldr	r3, [pc, #40]	@ (80030ac <SendColors+0x40>)
 8003082:	4a0b      	ldr	r2, [pc, #44]	@ (80030b0 <SendColors+0x44>)
 8003084:	60da      	str	r2, [r3, #12]
    DMA1_Channel5->CNDTR = sizeof(pwm_buffer)/sizeof(pwm_buffer[0]);
 8003086:	4b09      	ldr	r3, [pc, #36]	@ (80030ac <SendColors+0x40>)
 8003088:	4a0a      	ldr	r2, [pc, #40]	@ (80030b4 <SendColors+0x48>)
 800308a:	605a      	str	r2, [r3, #4]
    DMA1_Channel5->CCR |= DMA_CCR_EN;
 800308c:	4b07      	ldr	r3, [pc, #28]	@ (80030ac <SendColors+0x40>)
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	4b06      	ldr	r3, [pc, #24]	@ (80030ac <SendColors+0x40>)
 8003092:	2101      	movs	r1, #1
 8003094:	430a      	orrs	r2, r1
 8003096:	601a      	str	r2, [r3, #0]

    TIM15->CR1 |= TIM_CR1_CEN;
 8003098:	4b07      	ldr	r3, [pc, #28]	@ (80030b8 <SendColors+0x4c>)
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	4b06      	ldr	r3, [pc, #24]	@ (80030b8 <SendColors+0x4c>)
 800309e:	2101      	movs	r1, #1
 80030a0:	430a      	orrs	r2, r1
 80030a2:	601a      	str	r2, [r3, #0]
}
 80030a4:	46c0      	nop			@ (mov r8, r8)
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	46c0      	nop			@ (mov r8, r8)
 80030ac:	40020058 	.word	0x40020058
 80030b0:	200000a0 	.word	0x200000a0
 80030b4:	00000988 	.word	0x00000988
 80030b8:	40014000 	.word	0x40014000

080030bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80030bc:	480d      	ldr	r0, [pc, #52]	@ (80030f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80030be:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80030c0:	e000      	b.n	80030c4 <Reset_Handler+0x8>
 80030c2:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030c4:	480c      	ldr	r0, [pc, #48]	@ (80030f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80030c6:	490d      	ldr	r1, [pc, #52]	@ (80030fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80030c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003100 <LoopForever+0xe>)
  movs r3, #0
 80030ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030cc:	e002      	b.n	80030d4 <LoopCopyDataInit>

080030ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030d2:	3304      	adds	r3, #4

080030d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030d8:	d3f9      	bcc.n	80030ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030da:	4a0a      	ldr	r2, [pc, #40]	@ (8003104 <LoopForever+0x12>)
  ldr r4, =_ebss
 80030dc:	4c0a      	ldr	r4, [pc, #40]	@ (8003108 <LoopForever+0x16>)
  movs r3, #0
 80030de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030e0:	e001      	b.n	80030e6 <LoopFillZerobss>

080030e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030e4:	3204      	adds	r2, #4

080030e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030e8:	d3fb      	bcc.n	80030e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80030ea:	f000 f811 	bl	8003110 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80030ee:	f7fe faad 	bl	800164c <main>

080030f2 <LoopForever>:

LoopForever:
  b LoopForever
 80030f2:	e7fe      	b.n	80030f2 <LoopForever>
  ldr   r0, =_estack
 80030f4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80030f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030fc:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8003100:	08003214 	.word	0x08003214
  ldr r2, =_sbss
 8003104:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8003108:	20001994 	.word	0x20001994

0800310c <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800310c:	e7fe      	b.n	800310c <ADC_COMP_IRQHandler>
	...

08003110 <__libc_init_array>:
 8003110:	b570      	push	{r4, r5, r6, lr}
 8003112:	2600      	movs	r6, #0
 8003114:	4c0c      	ldr	r4, [pc, #48]	@ (8003148 <__libc_init_array+0x38>)
 8003116:	4d0d      	ldr	r5, [pc, #52]	@ (800314c <__libc_init_array+0x3c>)
 8003118:	1b64      	subs	r4, r4, r5
 800311a:	10a4      	asrs	r4, r4, #2
 800311c:	42a6      	cmp	r6, r4
 800311e:	d109      	bne.n	8003134 <__libc_init_array+0x24>
 8003120:	2600      	movs	r6, #0
 8003122:	f000 f819 	bl	8003158 <_init>
 8003126:	4c0a      	ldr	r4, [pc, #40]	@ (8003150 <__libc_init_array+0x40>)
 8003128:	4d0a      	ldr	r5, [pc, #40]	@ (8003154 <__libc_init_array+0x44>)
 800312a:	1b64      	subs	r4, r4, r5
 800312c:	10a4      	asrs	r4, r4, #2
 800312e:	42a6      	cmp	r6, r4
 8003130:	d105      	bne.n	800313e <__libc_init_array+0x2e>
 8003132:	bd70      	pop	{r4, r5, r6, pc}
 8003134:	00b3      	lsls	r3, r6, #2
 8003136:	58eb      	ldr	r3, [r5, r3]
 8003138:	4798      	blx	r3
 800313a:	3601      	adds	r6, #1
 800313c:	e7ee      	b.n	800311c <__libc_init_array+0xc>
 800313e:	00b3      	lsls	r3, r6, #2
 8003140:	58eb      	ldr	r3, [r5, r3]
 8003142:	4798      	blx	r3
 8003144:	3601      	adds	r6, #1
 8003146:	e7f2      	b.n	800312e <__libc_init_array+0x1e>
 8003148:	0800320c 	.word	0x0800320c
 800314c:	0800320c 	.word	0x0800320c
 8003150:	08003210 	.word	0x08003210
 8003154:	0800320c 	.word	0x0800320c

08003158 <_init>:
 8003158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800315a:	46c0      	nop			@ (mov r8, r8)
 800315c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800315e:	bc08      	pop	{r3}
 8003160:	469e      	mov	lr, r3
 8003162:	4770      	bx	lr

08003164 <_fini>:
 8003164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003166:	46c0      	nop			@ (mov r8, r8)
 8003168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800316a:	bc08      	pop	{r3}
 800316c:	469e      	mov	lr, r3
 800316e:	4770      	bx	lr
