# RISC-V-Processor
Designed and Implemented a Sequential and 5-stage Pipelined RISC V Processor using SystemVerilog with Hazard detection, forwarding.
