
---------- Begin Simulation Statistics ----------
final_tick                               307067214000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209090                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714804                       # Number of bytes of host memory used
host_op_rate                                   385095                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   478.26                       # Real time elapsed on the host
host_tick_rate                              642047407                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184176409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.307067                       # Number of seconds simulated
sim_ticks                                307067214000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955508                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561273                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565974                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562291                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              170                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570595                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2719                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184176409                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.070672                       # CPI: cycles per instruction
system.cpu.discardedOps                          4289                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894299                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086383                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169228                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        90471404                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325662                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        307067214                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640473     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84338620     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184176409                       # Class of committed instruction
system.cpu.tickCycles                       216595810                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       649890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1308145                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       657874                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          207                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1316194                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            207                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                299                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       649798                       # Transaction distribution
system.membus.trans_dist::CleanEvict               75                       # Transaction distribution
system.membus.trans_dist::ReadExReq            657973                       # Transaction distribution
system.membus.trans_dist::ReadExResp           657973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           299                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1966417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1966417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    669731840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               669731840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            658272                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  658272    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              658272                       # Request fanout histogram
system.membus.respLayer1.occupancy        22031170750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22101681000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1307548                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             406                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           657979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          657979                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           190                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1974134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1974514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        97280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673730560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673827840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          650080                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332696576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1308400                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000195                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013959                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1308145     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    255      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1308400                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11840194000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11188216993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3230000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   40                       # number of demand (read+write) hits
system.l2.demand_hits::total                       41                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                  40                       # number of overall hits
system.l2.overall_hits::total                      41                       # number of overall hits
system.l2.demand_misses::.cpu.inst                189                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             658090                       # number of demand (read+write) misses
system.l2.demand_misses::total                 658279                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               189                       # number of overall misses
system.l2.overall_misses::.cpu.data            658090                       # number of overall misses
system.l2.overall_misses::total                658279                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28409000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  95435185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      95463594000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28409000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  95435185000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     95463594000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           658130                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               658320                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          658130                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              658320                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.994737                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999939                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999938                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.994737                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999939                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999938                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 150312.169312                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 145018.439727                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 145019.959622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 150312.169312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 145018.439727                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 145019.959622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              649798                       # number of writebacks
system.l2.writebacks::total                    649798                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        658083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            658272                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       658083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           658272                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24629000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  82272708000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  82297337000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24629000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  82272708000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  82297337000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.994737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999927                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.994737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999927                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 130312.169312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 125018.740797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 125020.260622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 130312.169312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 125018.740797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 125020.260622                       # average overall mshr miss latency
system.l2.replacements                         650080                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657750                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657750                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657750                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          657973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              657973                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  95416701000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   95416701000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        657979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            657979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 145016.134401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145016.134401                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       657973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         657973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  82257241000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  82257241000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 125016.134401                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125016.134401                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          189                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              189                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28409000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28409000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 150312.169312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 150312.169312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          189                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          189                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24629000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24629000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 130312.169312                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 130312.169312                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            34                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                34                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18484000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18484000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.774834                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.774834                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 157982.905983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 157982.905983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15467000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15467000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.728477                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.728477                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 140609.090909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 140609.090909                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7998.873874                       # Cycle average of tags in use
system.l2.tags.total_refs                     1316139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    658272                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999385                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.569891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7994.303983                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976425                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6008                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3290564                       # Number of tag accesses
system.l2.tags.data_accesses                  3290564                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          96768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336938496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337035264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    332696576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       332696576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          658083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              658272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       649798                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             649798                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            315136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1097279295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1097594431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       315136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           315136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1083464990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1083464990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1083464990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           315136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1097279295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2181059421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5198384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002295862750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       216612                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       216612                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6647801                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4984135                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      658272                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     649798                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5266176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5198384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            328984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            325129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            325008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            324944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            324976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            324976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            324864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            324672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            324920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           324928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           324872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           324800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           324856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           325040                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 196431150000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26330880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            295171950000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37300.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56050.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4826753                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4762707                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5266176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5198384                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  658150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  658150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  658154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  658154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  658154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  658154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  658185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  658187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 215770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 216565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 216569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 216572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 216574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 216574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 216579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 216583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 216611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 216615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 216618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 216620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 216619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 216619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 216618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 216618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 216617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 216616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 216609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 216604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 216603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 216603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 216599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 216595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       875076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    765.339075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   693.783832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.024354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23113      2.64%      2.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            2      0.00%      2.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            2      0.00%      2.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23912      2.73%      5.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       371145     42.41%     47.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          797      0.09%     47.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17558      2.01%     49.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       438547     50.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       875076                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       216612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.311525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.007518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.628801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       216608    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        216612                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       216612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      23.998490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     23.997976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.145513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               39      0.02%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              796      0.37%      0.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24           214966     99.24%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              796      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        216612                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              337035264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               332695104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337035264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332696576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1097.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1083.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1097.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1083.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  307067161000                       # Total gap between requests
system.mem_ctrls.avgGap                     234748.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        96768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336938496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    332695104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 315136.216398537450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1097279294.688882112503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1083460196.437643766403                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264664                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5198384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     90554000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 295081396000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7413700596250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     59890.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56049.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1426154.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3123871380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1660377015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18798477600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13566738240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24239557680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      67701861150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      60901716960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       189992600025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.732940                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 155707169750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10253620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 141106424250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3124178400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1660536405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18802019040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13568706180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24239557680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      67715821020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      60889961280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       190000780005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        618.759579                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 155677877500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10253620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 141135716500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    307067214000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31710391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31710391                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31710391                       # number of overall hits
system.cpu.icache.overall_hits::total        31710391                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          190                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            190                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          190                       # number of overall misses
system.cpu.icache.overall_misses::total           190                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29458000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29458000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29458000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29458000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31710581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31710581                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31710581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31710581                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 155042.105263                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 155042.105263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 155042.105263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 155042.105263                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          190                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          190                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29078000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29078000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29078000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29078000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 153042.105263                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 153042.105263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 153042.105263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 153042.105263                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31710391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31710391                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          190                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           190                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29458000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29458000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31710581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31710581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 155042.105263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 155042.105263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29078000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29078000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 153042.105263                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 153042.105263                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           166.228953                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31710581                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               190                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          166897.794737                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   166.228953                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.649332                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.649332                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         507369486                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        507369486                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     85066346                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         85066346                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     85066406                       # number of overall hits
system.cpu.dcache.overall_hits::total        85066406                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1315728                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1315728                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1315740                       # number of overall misses
system.cpu.dcache.overall_misses::total       1315740                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 207236527000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 207236527000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 207236527000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 207236527000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382074                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382074                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382146                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382146                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015231                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015231                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015232                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015232                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 157507.119253                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 157507.119253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 157505.682734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 157505.682734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       657750                       # number of writebacks
system.cpu.dcache.writebacks::total            657750                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       657604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       657604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       657604                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       657604                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       658124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       658124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       658130                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       658130                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  97409964000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  97409964000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  97410961000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  97410961000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007619                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007619                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 148011.566209                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 148011.566209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 148011.731725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 148011.731725                       # average overall mshr miss latency
system.cpu.dcache.replacements                 657874                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043667                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043667                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          160                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           160                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21416000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21416000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       133850                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total       133850                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19103000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19103000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 131744.827586                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 131744.827586                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     83022679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       83022679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1315568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1315568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 207215111000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 207215111000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338247                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338247                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 157509.996443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 157509.996443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       657589                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       657589                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       657979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       657979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  97390861000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  97390861000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 148015.150939                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 148015.150939                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           60                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            60                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           72                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           72                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       997000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       997000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 166166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 166166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.615783                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85724604                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            658130                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.254819                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            318000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.615783                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         346186986                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        346186986                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 307067214000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
