<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>experience section</title>
        <link rel="stylesheet" href="style.css">

</head>
<body>
    <ul>
        <pre>
            <li><b>Scaledge Technology</b>                     Jan 2025â€“ Sep 2025</li>
            <li> ASIC Design Verification Trainee              Bhubaneswar, India </li>     
        </pre>
       <ul>
          <p>
            <li>  Developed UVM-based testbenches for AXI, APB, FIFO, ALU, and RAM verification.</li>
            <li>  Created testcases, assertions, and checkers to validate corner cases and ensure protocol compliance.</li>
            <li>  Achieved 100% functional and code coverage using coverage-driven verification.</li>
            <li>  Used industry tools like QuestaSim, ModelSim, Synopsys VCS, and Vivado for verification and debugging.</li>
            <li>  Received structured SystemVerilog & UVM training delivered by VLSI Guru in collaboration with Scaledge Technology.</li>
          </p>
       </ul>
    </ul>


</body>
</html>