#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Tue Sep 03 11:22:01 2013
# Process ID: 6272
# Log file: D:/Projects_SisDigAva/P00_Nexys4/planAhead_run_1/planAhead.log
# Journal file: D:/Projects_SisDigAva/P00_Nexys4/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Projects_SisDigAva/P00_Nexys4/pa.fromNetlist.tcl
# create_project -name P00_Nexys4 -dir "D:/Projects_SisDigAva/P00_Nexys4/planAhead_run_1" -part xc7a100tcsg324-3
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 416.484 ; gain = 61.199
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Projects_SisDigAva/P00_Nexys4/Nexys4.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Projects_SisDigAva/P00_Nexys4} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Nexys4.ucf" [current_fileset -constrset]
Adding file 'D:/Projects_SisDigAva/P00_Nexys4/Nexys4.ucf' to fileset 'constrs_1'
# add_files [list {Nexys4.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Nexys4.ngc ...
WARNING:NetListWriters:298 - No output is written to Nexys4.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Nexys4.edif ...
ngc2edif: Total memory usage is 75296 kilobytes

Parsing EDIF File [./planAhead_run_1/P00_Nexys4.data/cache/Nexys4_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/P00_Nexys4.data/cache/Nexys4_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/Projects_SisDigAva/P00_Nexys4/Nexys4.ucf]
Finished Parsing UCF File [D:/Projects_SisDigAva/P00_Nexys4/Nexys4.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f9cb36b5
link_design: Time (s): elapsed = 00:00:49 . Memory (MB): peak = 794.129 ; gain = 373.520
startgroup
set_property package_pin U9 [get_ports A]
endgroup
startgroup
set_property package_pin T8 [get_ports Y]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/Projects_SisDigAva/P00_Nexys4\planAhead_pid6272.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Sep 03 11:24:28 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
