// Generated by CIRCT firtool-1.44.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// VCS coverage exclude_file
module regs_combMem(	// @[cpu/src/unit/GPRFile.scala:24:17]
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  input  [4:0]  R2_addr,
  input         R2_en,
                R2_clk,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  output [31:0] R0_data,
                R1_data,
                R2_data
);

  reg [31:0] Memory[0:31];	// @[cpu/src/unit/GPRFile.scala:24:17]
  always @(posedge W0_clk) begin	// @[cpu/src/unit/GPRFile.scala:24:17]
    if (W0_en)	// @[cpu/src/unit/GPRFile.scala:24:17]
      Memory[W0_addr] <= W0_data;	// @[cpu/src/unit/GPRFile.scala:24:17]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[cpu/src/unit/GPRFile.scala:24:17]
    reg [31:0] _RANDOM_MEM;	// @[cpu/src/unit/GPRFile.scala:24:17]
    initial begin	// @[cpu/src/unit/GPRFile.scala:24:17]
      `INIT_RANDOM_PROLOG_	// @[cpu/src/unit/GPRFile.scala:24:17]
      `ifdef RANDOMIZE_MEM_INIT	// @[cpu/src/unit/GPRFile.scala:24:17]
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[cpu/src/unit/GPRFile.scala:24:17]
          Memory[i[4:0]] = _RANDOM_MEM;	// @[cpu/src/unit/GPRFile.scala:24:17]
        end	// @[cpu/src/unit/GPRFile.scala:24:17]
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[cpu/src/unit/GPRFile.scala:24:17]
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// @[cpu/src/unit/GPRFile.scala:24:17]
  assign R2_data = R2_en ? Memory[R2_addr] : 32'bx;	// @[cpu/src/unit/GPRFile.scala:24:17]
endmodule

module PCRegister(	// @[<stdin>:3:10]
  input         clock,	// @[<stdin>:4:11]
                reset,	// @[<stdin>:5:11]
  output [31:0] io_pc	// @[cpu/src/unit/PCRegister.scala:25:14]
);

  reg [31:0] pcReg;	// @[cpu/src/unit/PCRegister.scala:27:22]
  always @(posedge clock) begin	// @[<stdin>:4:11]
    if (reset)	// @[<stdin>:4:11]
      pcReg <= 32'h80000000;	// @[cpu/src/unit/PCRegister.scala:27:22]
    else	// @[<stdin>:4:11]
      pcReg <= pcReg + 32'h4;	// @[cpu/src/unit/PCRegister.scala:27:22, :32:20]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[<stdin>:3:10]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[<stdin>:3:10]
      `FIRRTL_BEFORE_INITIAL	// @[<stdin>:3:10]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[<stdin>:3:10]
    initial begin	// @[<stdin>:3:10]
      `ifdef INIT_RANDOM_PROLOG_	// @[<stdin>:3:10]
        `INIT_RANDOM_PROLOG_	// @[<stdin>:3:10]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[<stdin>:3:10]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[<stdin>:3:10]
        pcReg = _RANDOM[/*Zero width*/ 1'b0];	// @[<stdin>:3:10, cpu/src/unit/PCRegister.scala:27:22]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[<stdin>:3:10]
      `FIRRTL_AFTER_INITIAL	// @[<stdin>:3:10]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_pc = pcReg;	// @[<stdin>:3:10, cpu/src/unit/PCRegister.scala:27:22]
endmodule

module ID(	// @[<stdin>:20:10]
  input  [31:0] io_inst,	// @[cpu/src/stage/ID.scala:32:14]
  output        io_BundleControl_isALUSrc,	// @[cpu/src/stage/ID.scala:32:14]
                io_BundleControl_isJAL,	// @[cpu/src/stage/ID.scala:32:14]
  output [4:0]  io_bundleReg_rs1,	// @[cpu/src/stage/ID.scala:32:14]
                io_bundleReg_rs2,	// @[cpu/src/stage/ID.scala:32:14]
                io_bundleReg_rd,	// @[cpu/src/stage/ID.scala:32:14]
  output [31:0] io_imm,	// @[cpu/src/stage/ID.scala:32:14]
  output        io_isEbreak	// @[cpu/src/stage/ID.scala:32:14]
);

  reg  [31:0] casez_tmp;	// @[cpu/src/stage/ID.scala:55:18, :56:20]
  wire        _csignals_T_1 = {io_inst[14:12], io_inst[6:0]} == 10'h13;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_15 = io_inst[6:0] == 7'h17;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  always_comb begin	// @[cpu/src/stage/ID.scala:38:28, :55:18, :56:20, :57:20, :58:20, :59:20, :60:20]
    casez (_csignals_T_1 ? 3'h0 : _csignals_T_15 ? 3'h1 : 3'h6)	// @[cpu/src/stage/ID.scala:38:28, :55:18, :56:20, :57:20, :58:20, :59:20, :60:20, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
      3'b000:
        casez_tmp = {{20{io_inst[31]}}, io_inst[31:20]};	// @[cpu/src/stage/ID.scala:38:28, :55:18, :56:20, :57:20, :58:20, :59:20, :60:20, cpu/src/utils/DecodeUtils.scala:11:{32,37,43,51}]
      3'b001:
        casez_tmp = {io_inst[31:12], 12'h0};	// @[cpu/src/stage/ID.scala:38:28, :55:18, :56:20, :57:20, :58:20, :59:20, :60:20, cpu/src/utils/DecodeUtils.scala:12:{32,34,48}]
      3'b010:
        casez_tmp = {{20{io_inst[31]}}, io_inst[31:25], io_inst[11:7]};	// @[cpu/src/stage/ID.scala:38:28, :55:18, :56:20, :57:20, :58:20, :59:20, :60:20, cpu/src/utils/DecodeUtils.scala:13:{32,37,43,51,62}]
      3'b011:
        casez_tmp =
          {{12{io_inst[31]}}, io_inst[19:12], io_inst[20], io_inst[30:21], 1'h0};	// @[cpu/src/stage/ID.scala:38:28, :55:18, :56:20, :57:20, :58:20, :59:20, :60:20, cpu/src/utils/DecodeUtils.scala:14:{43,58,69,76}, src/main/scala/chisel3/util/Lookup.scala:34:39]
      3'b100:
        casez_tmp = {{20{io_inst[31]}}, io_inst[7], io_inst[30:25], io_inst[11:8], 1'h0};	// @[cpu/src/stage/ID.scala:38:28, :55:18, :56:20, :57:20, :58:20, :59:20, :60:20, cpu/src/utils/DecodeUtils.scala:15:{32,37,43,51,57,68}, src/main/scala/chisel3/util/Lookup.scala:34:39]
      3'b101:
        casez_tmp = 32'h0;	// @[cpu/src/stage/ID.scala:38:28, :55:18, :56:20, :57:20, :58:20, :59:20, :60:20]
      3'b110:
        casez_tmp = 32'h0;	// @[cpu/src/stage/ID.scala:38:28, :55:18, :56:20, :57:20, :58:20, :59:20, :60:20]
      default:
        casez_tmp = 32'h0;	// @[cpu/src/stage/ID.scala:38:28, :55:18, :56:20, :57:20, :58:20, :59:20, :60:20]
    endcase	// @[cpu/src/stage/ID.scala:38:28, :55:18, :56:20, :57:20, :58:20, :59:20, :60:20, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  end // always_comb
  assign io_BundleControl_isALUSrc = _csignals_T_1 | _csignals_T_15;	// @[<stdin>:20:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_BundleControl_isJAL = ~_csignals_T_1 & _csignals_T_15;	// @[<stdin>:20:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_bundleReg_rs1 = io_inst[19:15];	// @[<stdin>:20:10, cpu/src/stage/ID.scala:34:30]
  assign io_bundleReg_rs2 = io_inst[24:20];	// @[<stdin>:20:10, cpu/src/stage/ID.scala:35:30]
  assign io_bundleReg_rd = io_inst[11:7];	// @[<stdin>:20:10, cpu/src/stage/ID.scala:36:30]
  assign io_imm = casez_tmp;	// @[<stdin>:20:10, cpu/src/stage/ID.scala:55:18, :56:20]
  assign io_isEbreak = ~_csignals_T_1 & ~_csignals_T_15;	// @[<stdin>:20:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
endmodule

module GPRFile(	// @[<stdin>:140:10]
  input         clock,	// @[<stdin>:141:11]
  input  [31:0] io_dataWrite,	// @[cpu/src/unit/GPRFile.scala:21:14]
  input  [4:0]  io_bundleReg_rs1,	// @[cpu/src/unit/GPRFile.scala:21:14]
                io_bundleReg_rs2,	// @[cpu/src/unit/GPRFile.scala:21:14]
                io_bundleReg_rd,	// @[cpu/src/unit/GPRFile.scala:21:14]
  output [31:0] io_dataRead1,	// @[cpu/src/unit/GPRFile.scala:21:14]
                io_dataRead2,	// @[cpu/src/unit/GPRFile.scala:21:14]
                io_test	// @[cpu/src/unit/GPRFile.scala:21:14]
);

  regs_combMem regs_ext (	// @[cpu/src/unit/GPRFile.scala:24:17]
    .R0_addr (io_bundleReg_rs1),
    .R0_en   (1'h1),	// @[<stdin>:140:10, cpu/src/unit/GPRFile.scala:21:14, :24:17, :35:22, :37:29]
    .R0_clk  (clock),
    .R1_addr (io_bundleReg_rs2),
    .R1_en   (1'h1),	// @[<stdin>:140:10, cpu/src/unit/GPRFile.scala:21:14, :24:17, :35:22, :37:29]
    .R1_clk  (clock),
    .R2_addr (5'h2),	// @[cpu/src/unit/GPRFile.scala:40:26]
    .R2_en   (1'h1),	// @[<stdin>:140:10, cpu/src/unit/GPRFile.scala:21:14, :24:17, :35:22, :37:29]
    .R2_clk  (clock),
    .W0_addr (io_bundleReg_rd),
    .W0_en   (|io_bundleReg_rd),	// @[cpu/src/unit/GPRFile.scala:34:42]
    .W0_clk  (clock),
    .W0_data (io_dataWrite),
    .R0_data (io_dataRead1),
    .R1_data (io_dataRead2),
    .R2_data (io_test)
  );
endmodule

module EX(	// @[<stdin>:170:10]
  input         clock,	// @[<stdin>:171:11]
                reset,	// @[<stdin>:172:11]
                io_bundleEXControl_isALUSrc,	// @[cpu/src/stage/EX.scala:34:16]
                io_bundleEXControl_isJAL,	// @[cpu/src/stage/EX.scala:34:16]
  input  [31:0] io_dataRead1,	// @[cpu/src/stage/EX.scala:34:16]
                io_dataRead2,	// @[cpu/src/stage/EX.scala:34:16]
                io_imm,	// @[cpu/src/stage/EX.scala:34:16]
                io_pc,	// @[cpu/src/stage/EX.scala:34:16]
  output [31:0] io_res,	// @[cpu/src/stage/EX.scala:34:16]
                io_src1,	// @[cpu/src/stage/EX.scala:34:16]
                io_src2	// @[cpu/src/stage/EX.scala:34:16]
);

  wire [31:0] src1 = io_bundleEXControl_isJAL ? io_pc : io_dataRead1;	// @[cpu/src/stage/EX.scala:42:16]
  wire [31:0] src2 = io_bundleEXControl_isALUSrc ? io_imm : io_dataRead2;	// @[cpu/src/stage/EX.scala:43:16]
  wire [31:0] res = src1 + src2;	// @[cpu/src/stage/EX.scala:42:16, :43:16, :55:25]
  `ifndef SYNTHESIS	// @[cpu/src/stage/EX.scala:46:11]
    always @(posedge clock) begin	// @[cpu/src/stage/EX.scala:46:11]
      if ((`PRINTF_COND_) & ~reset) begin	// @[cpu/src/stage/EX.scala:46:11, :60:11]
        $fwrite(32'h80000002, "jal=%d\n", io_bundleEXControl_isJAL);	// @[cpu/src/stage/EX.scala:46:11]
        $fwrite(32'h80000002, "ALUsrc=%d\n", io_bundleEXControl_isALUSrc);	// @[cpu/src/stage/EX.scala:46:11, :47:11]
        $fwrite(32'h80000002, "src111=%x\n", src1);	// @[cpu/src/stage/EX.scala:42:16, :46:11, :48:11]
        $fwrite(32'h80000002, "src222=%x\n", src2);	// @[cpu/src/stage/EX.scala:43:16, :46:11, :49:11]
        $fwrite(32'h80000002, "pcccccc=%x\n", io_pc);	// @[cpu/src/stage/EX.scala:46:11, :50:11]
        $fwrite(32'h80000002, "res=%x\n", res);	// @[cpu/src/stage/EX.scala:46:11, :55:25, :60:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_res = res;	// @[<stdin>:170:10, cpu/src/stage/EX.scala:55:25]
  assign io_src1 = src1;	// @[<stdin>:170:10, cpu/src/stage/EX.scala:42:16]
  assign io_src2 = src2;	// @[<stdin>:170:10, cpu/src/stage/EX.scala:43:16]
endmodule

module Controller(	// @[<stdin>:224:10]
  input  io_bundleControlIn_isALUSrc,	// @[cpu/src/Controller.scala:14:16]
         io_bundleControlIn_isJAL,	// @[cpu/src/Controller.scala:14:16]
  output io_bundleEXControl_isALUSrc,	// @[cpu/src/Controller.scala:14:16]
         io_bundleEXControl_isJAL	// @[cpu/src/Controller.scala:14:16]
);

  assign io_bundleEXControl_isALUSrc = io_bundleControlIn_isALUSrc;	// @[<stdin>:224:10]
  assign io_bundleEXControl_isJAL = io_bundleControlIn_isJAL;	// @[<stdin>:224:10]
endmodule

// external module Trap

// external module GetPC

module TOP(	// @[<stdin>:248:10]
  input         clock,	// @[<stdin>:249:11]
                reset,	// @[<stdin>:250:11]
  input  [31:0] io_inst,	// @[cpu/src/TOP.scala:30:14]
                io_res,	// @[cpu/src/TOP.scala:30:14]
  output [31:0] io_pc,	// @[cpu/src/TOP.scala:30:14]
  output        io_bundleControl_isALUSrc,	// @[cpu/src/TOP.scala:30:14]
                io_bundleControl_isJump,	// @[cpu/src/TOP.scala:30:14]
                io_bundleControl_isBranch,	// @[cpu/src/TOP.scala:30:14]
                io_bundleControl_isJAL,	// @[cpu/src/TOP.scala:30:14]
                io_bundleControl_isLoad,	// @[cpu/src/TOP.scala:30:14]
                io_bundleControl_isStore,	// @[cpu/src/TOP.scala:30:14]
                io_bundleControl_isSigned,	// @[cpu/src/TOP.scala:30:14]
  output [3:0]  io_bundleControl_lsType,	// @[cpu/src/TOP.scala:30:14]
                io_bundleControl_exeType,	// @[cpu/src/TOP.scala:30:14]
  output [31:0] io_resEX,	// @[cpu/src/TOP.scala:30:14]
                io_src1,	// @[cpu/src/TOP.scala:30:14]
                io_src2,	// @[cpu/src/TOP.scala:30:14]
  output [4:0]  io_rs1,	// @[cpu/src/TOP.scala:30:14]
                io_rs2,	// @[cpu/src/TOP.scala:30:14]
                io_rd,	// @[cpu/src/TOP.scala:30:14]
  output [31:0] io_imm,	// @[cpu/src/TOP.scala:30:14]
  output        io_resBranch,	// @[cpu/src/TOP.scala:30:14]
                io_writeEnable,	// @[cpu/src/TOP.scala:30:14]
  output [31:0] io_test	// @[cpu/src/TOP.scala:30:14]
);

  wire        _controller_io_bundleEXControl_isALUSrc;	// @[cpu/src/TOP.scala:36:26]
  wire        _controller_io_bundleEXControl_isJAL;	// @[cpu/src/TOP.scala:36:26]
  wire [31:0] _ex_io_res;	// @[cpu/src/TOP.scala:35:26]
  wire [31:0] _gprFile_io_dataRead1;	// @[cpu/src/TOP.scala:34:26]
  wire [31:0] _gprFile_io_dataRead2;	// @[cpu/src/TOP.scala:34:26]
  wire        _id_io_BundleControl_isALUSrc;	// @[cpu/src/TOP.scala:33:26]
  wire        _id_io_BundleControl_isJAL;	// @[cpu/src/TOP.scala:33:26]
  wire [4:0]  _id_io_bundleReg_rs1;	// @[cpu/src/TOP.scala:33:26]
  wire [4:0]  _id_io_bundleReg_rs2;	// @[cpu/src/TOP.scala:33:26]
  wire [4:0]  _id_io_bundleReg_rd;	// @[cpu/src/TOP.scala:33:26]
  wire [31:0] _id_io_imm;	// @[cpu/src/TOP.scala:33:26]
  wire        _id_io_isEbreak;	// @[cpu/src/TOP.scala:33:26]
  wire [31:0] _pcReg_io_pc;	// @[cpu/src/TOP.scala:32:26]
  PCRegister pcReg (	// @[cpu/src/TOP.scala:32:26]
    .clock (clock),
    .reset (reset),
    .io_pc (_pcReg_io_pc)
  );
  ID id (	// @[cpu/src/TOP.scala:33:26]
    .io_inst                   (io_inst),
    .io_BundleControl_isALUSrc (_id_io_BundleControl_isALUSrc),
    .io_BundleControl_isJAL    (_id_io_BundleControl_isJAL),
    .io_bundleReg_rs1          (_id_io_bundleReg_rs1),
    .io_bundleReg_rs2          (_id_io_bundleReg_rs2),
    .io_bundleReg_rd           (_id_io_bundleReg_rd),
    .io_imm                    (_id_io_imm),
    .io_isEbreak               (_id_io_isEbreak)
  );
  GPRFile gprFile (	// @[cpu/src/TOP.scala:34:26]
    .clock            (clock),
    .io_dataWrite     (_ex_io_res),	// @[cpu/src/TOP.scala:35:26]
    .io_bundleReg_rs1 (_id_io_bundleReg_rs1),	// @[cpu/src/TOP.scala:33:26]
    .io_bundleReg_rs2 (_id_io_bundleReg_rs2),	// @[cpu/src/TOP.scala:33:26]
    .io_bundleReg_rd  (_id_io_bundleReg_rd),	// @[cpu/src/TOP.scala:33:26]
    .io_dataRead1     (_gprFile_io_dataRead1),
    .io_dataRead2     (_gprFile_io_dataRead2),
    .io_test          (io_test)
  );
  EX ex (	// @[cpu/src/TOP.scala:35:26]
    .clock                       (clock),
    .reset                       (reset),
    .io_bundleEXControl_isALUSrc (_controller_io_bundleEXControl_isALUSrc),	// @[cpu/src/TOP.scala:36:26]
    .io_bundleEXControl_isJAL    (_controller_io_bundleEXControl_isJAL),	// @[cpu/src/TOP.scala:36:26]
    .io_dataRead1                (_gprFile_io_dataRead1),	// @[cpu/src/TOP.scala:34:26]
    .io_dataRead2                (_gprFile_io_dataRead2),	// @[cpu/src/TOP.scala:34:26]
    .io_imm                      (_id_io_imm),	// @[cpu/src/TOP.scala:33:26]
    .io_pc                       (_pcReg_io_pc),	// @[cpu/src/TOP.scala:32:26]
    .io_res                      (_ex_io_res),
    .io_src1                     (io_src1),
    .io_src2                     (io_src2)
  );
  Controller controller (	// @[cpu/src/TOP.scala:36:26]
    .io_bundleControlIn_isALUSrc (_id_io_BundleControl_isALUSrc),	// @[cpu/src/TOP.scala:33:26]
    .io_bundleControlIn_isJAL    (_id_io_BundleControl_isJAL),	// @[cpu/src/TOP.scala:33:26]
    .io_bundleEXControl_isALUSrc (_controller_io_bundleEXControl_isALUSrc),
    .io_bundleEXControl_isJAL    (_controller_io_bundleEXControl_isJAL)
  );
  Trap trap (	// @[cpu/src/TOP.scala:37:26]
    .clock    (clock),
    .reset    (reset),
    .isEbreak (_id_io_isEbreak)	// @[cpu/src/TOP.scala:33:26]
  );
  GetPC getPC (	// @[cpu/src/TOP.scala:38:26]
    .clock (clock),
    .reset (reset),
    .pc    (_pcReg_io_pc)	// @[cpu/src/TOP.scala:32:26]
  );
  assign io_pc = _pcReg_io_pc;	// @[<stdin>:248:10, cpu/src/TOP.scala:32:26]
  assign io_bundleControl_isALUSrc = _id_io_BundleControl_isALUSrc;	// @[<stdin>:248:10, cpu/src/TOP.scala:33:26]
  assign io_bundleControl_isJump = 1'h0;	// @[<stdin>:248:10, cpu/src/TOP.scala:32:26, :33:26, :34:26, :35:26, :36:26]
  assign io_bundleControl_isBranch = 1'h0;	// @[<stdin>:248:10, cpu/src/TOP.scala:32:26, :33:26, :34:26, :35:26, :36:26]
  assign io_bundleControl_isJAL = _id_io_BundleControl_isJAL;	// @[<stdin>:248:10, cpu/src/TOP.scala:33:26]
  assign io_bundleControl_isLoad = 1'h0;	// @[<stdin>:248:10, cpu/src/TOP.scala:32:26, :33:26, :34:26, :35:26, :36:26]
  assign io_bundleControl_isStore = 1'h0;	// @[<stdin>:248:10, cpu/src/TOP.scala:32:26, :33:26, :34:26, :35:26, :36:26]
  assign io_bundleControl_isSigned = 1'h0;	// @[<stdin>:248:10, cpu/src/TOP.scala:32:26, :33:26, :34:26, :35:26, :36:26]
  assign io_bundleControl_lsType = 4'h1;	// @[<stdin>:248:10, cpu/src/TOP.scala:33:26, :35:26, :36:26]
  assign io_bundleControl_exeType = 4'h1;	// @[<stdin>:248:10, cpu/src/TOP.scala:33:26, :35:26, :36:26]
  assign io_resEX = _ex_io_res;	// @[<stdin>:248:10, cpu/src/TOP.scala:35:26]
  assign io_rs1 = _id_io_bundleReg_rs1;	// @[<stdin>:248:10, cpu/src/TOP.scala:33:26]
  assign io_rs2 = _id_io_bundleReg_rs2;	// @[<stdin>:248:10, cpu/src/TOP.scala:33:26]
  assign io_rd = _id_io_bundleReg_rd;	// @[<stdin>:248:10, cpu/src/TOP.scala:33:26]
  assign io_imm = _id_io_imm;	// @[<stdin>:248:10, cpu/src/TOP.scala:33:26]
  assign io_resBranch = 1'h0;	// @[<stdin>:248:10, cpu/src/TOP.scala:32:26, :33:26, :34:26, :35:26, :36:26]
  assign io_writeEnable = 1'h1;	// @[<stdin>:248:10, cpu/src/TOP.scala:34:26, :35:26]
endmodule


// ----- 8< ----- FILE "./trap.v" ----- 8< -----

import "DPI-C" context function void check_ebreak(input bit flag);

module Trap(
    input wire      clock,
    input wire      reset,
    input wire      isEbreak
);

  always @(isEbreak) begin
      check_ebreak(isEbreak);
  end

endmodule

// ----- 8< ----- FILE "./getPC.v" ----- 8< -----

import "DPI-C" context function void get_pc(input int flag);

module GetPC(
    input wire        clock,
    input wire        reset,
    input wire [31:0] pc
);

  always @(*) begin
      get_pc(pc);
  end

endmodule

