# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_2.srcs/sources_1/new/ALU_Comp.vhd" \
"../../../../Lab_2.srcs/sources_1/new/ALU_Logical.vhd" \
"../../../../Lab_2.srcs/sources_1/new/ALU_Mux.vhd" \
"../../../../Lab_2.srcs/sources_1/new/ALU_Shift.vhd" \
"../../../../../IntraLab_resources/ECE1195_repo/Arith_Unit/src/Arith_Unit.vhd" \
"../../../../Lab_2.srcs/sources_1/new/ALU.vhd" \

# Do not sort compile order
nosort
