Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 13:03:54 2020
| Host         : LAPTOP-IC7HNLMF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.331        0.000                      0                   79        0.245        0.000                      0                   79        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.331        0.000                      0                   79        0.245        0.000                      0                   79        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.978ns (23.268%)  route 3.225ns (76.732%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.200    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.348    button_cond/M_ctr_q_reg[19]
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.472 r  button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.780    button_cond/M_last_q_i_4_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.904 r  button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.710    button_cond/M_last_q_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.834 f  button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.744     8.578    button_cond/M_button_cond_out
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.150     8.728 r  button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.675     9.403    button_cond/sel
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.501    14.905    button_cond/CLK
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.407    14.735    button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.978ns (23.268%)  route 3.225ns (76.732%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.200    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.348    button_cond/M_ctr_q_reg[19]
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.472 r  button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.780    button_cond/M_last_q_i_4_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.904 r  button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.710    button_cond/M_last_q_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.834 f  button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.744     8.578    button_cond/M_button_cond_out
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.150     8.728 r  button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.675     9.403    button_cond/sel
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.501    14.905    button_cond/CLK
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[13]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.407    14.735    button_cond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.978ns (23.268%)  route 3.225ns (76.732%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.200    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.348    button_cond/M_ctr_q_reg[19]
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.472 r  button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.780    button_cond/M_last_q_i_4_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.904 r  button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.710    button_cond/M_last_q_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.834 f  button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.744     8.578    button_cond/M_button_cond_out
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.150     8.728 r  button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.675     9.403    button_cond/sel
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.501    14.905    button_cond/CLK
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[14]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.407    14.735    button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.978ns (23.268%)  route 3.225ns (76.732%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.200    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.348    button_cond/M_ctr_q_reg[19]
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.472 r  button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.780    button_cond/M_last_q_i_4_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.904 r  button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.710    button_cond/M_last_q_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.834 f  button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.744     8.578    button_cond/M_button_cond_out
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.150     8.728 r  button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.675     9.403    button_cond/sel
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.501    14.905    button_cond/CLK
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[15]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.407    14.735    button_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.978ns (23.267%)  route 3.225ns (76.733%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.200    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.348    button_cond/M_ctr_q_reg[19]
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.472 r  button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.780    button_cond/M_last_q_i_4_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.904 r  button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.710    button_cond/M_last_q_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.834 f  button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.744     8.578    button_cond/M_button_cond_out
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.150     8.728 r  button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.675     9.403    button_cond/sel
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.500    14.904    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[16]/C
                         clock pessimism              0.296    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X61Y67         FDRE (Setup_fdre_C_CE)      -0.407    14.758    button_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.978ns (23.267%)  route 3.225ns (76.733%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.200    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.348    button_cond/M_ctr_q_reg[19]
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.472 r  button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.780    button_cond/M_last_q_i_4_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.904 r  button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.710    button_cond/M_last_q_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.834 f  button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.744     8.578    button_cond/M_button_cond_out
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.150     8.728 r  button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.675     9.403    button_cond/sel
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.500    14.904    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[17]/C
                         clock pessimism              0.296    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X61Y67         FDRE (Setup_fdre_C_CE)      -0.407    14.758    button_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.978ns (23.267%)  route 3.225ns (76.733%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.200    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.348    button_cond/M_ctr_q_reg[19]
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.472 r  button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.780    button_cond/M_last_q_i_4_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.904 r  button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.710    button_cond/M_last_q_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.834 f  button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.744     8.578    button_cond/M_button_cond_out
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.150     8.728 r  button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.675     9.403    button_cond/sel
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.500    14.904    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[18]/C
                         clock pessimism              0.296    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X61Y67         FDRE (Setup_fdre_C_CE)      -0.407    14.758    button_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.978ns (23.267%)  route 3.225ns (76.733%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.200    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.348    button_cond/M_ctr_q_reg[19]
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.472 r  button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.780    button_cond/M_last_q_i_4_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.904 r  button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.710    button_cond/M_last_q_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.834 f  button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.744     8.578    button_cond/M_button_cond_out
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.150     8.728 r  button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.675     9.403    button_cond/sel
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.500    14.904    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
                         clock pessimism              0.296    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X61Y67         FDRE (Setup_fdre_C_CE)      -0.407    14.758    button_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.978ns (24.190%)  route 3.065ns (75.810%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.200    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.348    button_cond/M_ctr_q_reg[19]
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.472 r  button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.780    button_cond/M_last_q_i_4_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.904 r  button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.710    button_cond/M_last_q_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.834 f  button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.744     8.578    button_cond/M_button_cond_out
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.150     8.728 r  button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.515     9.243    button_cond/sel
    SLICE_X61Y63         FDRE                                         r  button_cond/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.503    14.907    button_cond/CLK
    SLICE_X61Y63         FDRE                                         r  button_cond/M_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.407    14.737    button_cond/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.978ns (24.190%)  route 3.065ns (75.810%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.200    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.348    button_cond/M_ctr_q_reg[19]
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.472 r  button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.780    button_cond/M_last_q_i_4_n_0
    SLICE_X60Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.904 r  button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.710    button_cond/M_last_q_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.834 f  button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.744     8.578    button_cond/M_button_cond_out
    SLICE_X62Y64         LUT1 (Prop_lut1_I0_O)        0.150     8.728 r  button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.515     9.243    button_cond/sel
    SLICE_X61Y63         FDRE                                         r  button_cond/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.503    14.907    button_cond/CLK
    SLICE_X61Y63         FDRE                                         r  button_cond/M_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.407    14.737    button_cond/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.529    button_cond/sync/CLK
    SLICE_X61Y68         FDRE                                         r  button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.840    button_cond/sync/M_pipe_d[1]
    SLICE_X61Y68         FDRE                                         r  button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     2.042    button_cond/sync/CLK
    SLICE_X61Y68         FDRE                                         r  button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.066     1.595    button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.532    button_cond/CLK
    SLICE_X61Y63         FDRE                                         r  button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.792    button_cond/M_ctr_q_reg[3]
    SLICE_X61Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  button_cond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.900    button_cond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X61Y63         FDRE                                         r  button_cond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     2.046    button_cond/CLK
    SLICE_X61Y63         FDRE                                         r  button_cond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.105     1.637    button_cond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.532    button_cond/CLK
    SLICE_X61Y64         FDRE                                         r  button_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  button_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.792    button_cond/M_ctr_q_reg[7]
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  button_cond/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    button_cond/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X61Y64         FDRE                                         r  button_cond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     2.046    button_cond/CLK
    SLICE_X61Y64         FDRE                                         r  button_cond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.105     1.637    button_cond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.532    button_cond/CLK
    SLICE_X61Y65         FDRE                                         r  button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.792    button_cond/M_ctr_q_reg[11]
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  button_cond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    button_cond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X61Y65         FDRE                                         r  button_cond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.855     2.045    button_cond/CLK
    SLICE_X61Y65         FDRE                                         r  button_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.105     1.637    button_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.531    button_cond/CLK
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.791    button_cond/M_ctr_q_reg[15]
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  button_cond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    button_cond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.855     2.044    button_cond/CLK
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.105     1.636    button_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.586     1.530    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.790    button_cond/M_ctr_q_reg[19]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  button_cond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    button_cond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.854     2.043    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.105     1.635    button_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 button_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.532    button_cond/CLK
    SLICE_X61Y64         FDRE                                         r  button_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  button_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.116     1.789    button_cond/M_ctr_q_reg[4]
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.904 r  button_cond/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    button_cond/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X61Y64         FDRE                                         r  button_cond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     2.046    button_cond/CLK
    SLICE_X61Y64         FDRE                                         r  button_cond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.105     1.637    button_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.531    button_cond/CLK
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.116     1.788    button_cond/M_ctr_q_reg[12]
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.903 r  button_cond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    button_cond/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.855     2.044    button_cond/CLK
    SLICE_X61Y66         FDRE                                         r  button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.105     1.636    button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 button_cond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.586     1.530    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  button_cond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.116     1.787    button_cond/M_ctr_q_reg[16]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.902 r  button_cond/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    button_cond/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.854     2.043    button_cond/CLK
    SLICE_X61Y67         FDRE                                         r  button_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.105     1.635    button_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 button_cond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.532    button_cond/CLK
    SLICE_X61Y65         FDRE                                         r  button_cond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  button_cond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.116     1.789    button_cond/M_ctr_q_reg[8]
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.904 r  button_cond/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    button_cond/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X61Y65         FDRE                                         r  button_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.855     2.045    button_cond/CLK
    SLICE_X61Y65         FDRE                                         r  button_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.105     1.637    button_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y64   M_state_q_reg_inv/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y61   M_storeX_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y59   M_storeX_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y59   M_storeX_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y59   M_storeX_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y59   M_storeX_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y58   M_storeX_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y59   M_storeX_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y59   M_storeX_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64   M_state_q_reg_inv/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   M_storeX_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   M_storeX_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59   M_storeX_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59   M_storeX_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   M_storeX_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57   M_storeX_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   M_storeX_q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   M_storeX_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   M_storeX_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y58   M_storeX_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   M_storeX_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   M_storeX_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   M_storeX_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57   M_storeX_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   M_storeX_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   button_cond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   button_cond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y65   button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y65   button_cond/M_ctr_q_reg[11]/C



