List of CLB Tiles
CLEM_R_X27Y35
CLEL_R_X27Y35
CLEL_L_X15Y172
CLEL_R_X15Y172
CLEM_R_X29Y36
CLEL_R_X29Y36
CLEL_L_X7Y37
CLEL_R_X7Y37
CLEL_L_X7Y100
CLEL_R_X7Y100
CLEM_R_X29Y86
CLEL_R_X29Y86
CLEM_X22Y127
CLEL_R_X22Y127
CLEM_X16Y141
CLEL_R_X16Y141
CLEL_L_X15Y174
CLEL_R_X15Y174
CLEL_L_X7Y88
CLEL_R_X7Y88

List of Congested Nets
system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/skid2vector_q
system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[24]
system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[26]
system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[25]
system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[0]
system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]
system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[3]
system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/p_0_in0_in[2]
system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/p_0_in0_in[4]
system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/p_0_in0_in[8]
system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg_n_4_[16]
system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg_n_4_[15]
system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg_n_4_[10]
system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg_n_4_[9]
system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg_n_4_[8]
system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg_n_4_[4]
system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg_n_4_[3]
system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg_n_4_[1]
system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg_n_4_[0]
system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_sreg/m_vector_i_reg[1128]_0[30]
system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_sreg/m_vector_i_reg[1128]_0[31]
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/axis_arb_fifo_afull
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/is_zero_r_reg_0
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[6].inst_req_counter/is_zero_r_reg_0
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[7].inst_req_counter/is_zero_r_reg_0
system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/skid_buffer_reg_n_4_[1094]
system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/skid_buffer_reg_n_4_[1104]
system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_sreg/m_vector_i_reg[1128]_0[40]
system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/skid_buffer_reg_n_4_[1105]
system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]
system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[5]
system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[8]_i_2_n_4
system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[9]
system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_child_qual_first_of_2_reg
system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[4]
system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[4]_i_2_n_4
system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[6]
system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[8]
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i[6]_i_3_n_4
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/next_grant[0]
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_0
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_0
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/p_3_in
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/next_grant[1]
system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/next_grant[4]
system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg_n_4_[1049]
system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg_n_4_[1050]
system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg_n_4_[1051]
system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[31]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_2_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/ram_reg_1_2[28]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp2_i_i_0_i_reg_595[14]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp2_i_i_0_i_reg_595[6]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp2_i_i_0_i_reg_595[8]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i11[15]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/ap_CS_fsm_reg[5]_rep__0_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i11[6]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i11[14]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i11[7]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i11[8]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/ap_CS_fsm_reg[5]_rep_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i11[2]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i11[11]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i01[15]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp2_i_i_0_i_reg_595[4]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/l00_buf_V_9_1_fu_176[2]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i11[12]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/zext_ln116_reg_475[5]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_CS_fsm[2]_i_2__3_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/j_1_reg_552[4]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/j_reg_144_reg_n_4_[12]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/j_reg_144_reg_n_4_[7]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/j_reg_144_reg_n_4_[14]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/j_1_reg_552[14]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/j_1_reg_552[15]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/j_1_reg_552[13]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/j_reg_144_reg_n_4_[13]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/j_reg_144_reg_n_4_[10]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/j_reg_144_reg_n_4_[8]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/zext_ln116_reg_475[6]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i11[9]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i11[5]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i11[3]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp2_i_i_0_i_reg_595[3]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp2_i_i_0_i_reg_595[0]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/l00_buf_V_9_1_fu_176[0]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp20_i_i_assign_1_i_reg_547[2]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp20_i_i_assign_1_i_reg_547[3]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/l20_buf_V_9_1_fu_208[3]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp20_i_i_assign_1_i_reg_547[12]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/l20_buf_V_9_1_fu_208[10]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp20_i_i_assign_1_i_reg_547[4]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/l20_buf_V_9_1_fu_208[4]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp20_i_i_assign_1_i_reg_547[14]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp20_i_i_assign_1_i_reg_547[15]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i01[2]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/l00_buf_V_9_1_fu_176[3]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i21[14]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i21[15]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/l20_buf_V_9_1_fu_208[6]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i21[13]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/grp_xFFindmax3x3_4_0_13_s_fu_642_p_i21[3]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/icmp_ln129_reg_502_reg_n_4_[0]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_enable_reg_pp0_iter1_reg_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_CS_fsm[6]_i_22__0_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ap_enable_reg_pp1_iter4_reg
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/val_assign_1_reg_2422[7]_i_52_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/t1_V_fu_170[5]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/src_buf2_V_8_reg_2402[0]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/val_assign_1_reg_2422[7]_i_36_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/val_assign_1_reg_2422[7]_i_60_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/SRL_SIG[0][63]_i_14_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/val_assign_1_reg_2422[7]_i_32_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/val_assign_1_reg_2422[7]_i_53_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/val_assign_1_reg_2422[7]_i_50_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ram_reg_39
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/val_assign_1_reg_2422[7]_i_51_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/val_assign_1_reg_2422[7]_i_48_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/zext_ln52_2_fu_2125_p1[4]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/src_buf3_V_8_reg_2412[6]
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/SRL_SIG[0][59]_i_23_n_4
system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/SRL_SIG[0][63]_i_15__0_n_4
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/sect_cnt_reg_n_4_[0]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in[38]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/sect_cnt_reg_n_4_[38]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in[40]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/sect_cnt_reg_n_4_[41]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in[45]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/sect_cnt_reg_n_4_[45]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/sect_cnt_reg_n_4_[8]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/sect_cnt_reg_n_4_[3]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/sect_cnt_reg_n_4_[29]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/sect_cnt_reg_n_4_[27]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/sect_cnt_reg_n_4_[37]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/sect_cnt_reg_n_4_[34]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/sect_cnt_reg_n_4_[43]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/sect_cnt_reg_n_4_[42]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in[42]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/trunc_ln674_reg_858[4]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/icmp_ln674_1_reg_820
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/trunc_ln674_1_reg_827[5]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in0_in[2]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in0_in[5]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in0_in[8]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in0_in[9]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in0_in[11]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in0_in[22]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in0_in[23]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in[34]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in[29]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in[37]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/trunc_ln674_reg_858[5]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in[27]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in[26]
system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/p_0_in[24]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/icmp_ln674_reg_851_reg[0]_rep__1_n_4
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/trunc_ln414_reg_878[1]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/trunc_ln414_reg_878[2]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/tmp_82_fu_507_p4[37]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/tmp_82_fu_507_p4[26]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/tmp_82_fu_507_p4[43]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/tmp_82_fu_507_p4[59]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/tmp_82_fu_507_p4[4]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/tmp_82_fu_507_p4[11]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/tmp_82_fu_507_p4[36]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/tmp_82_fu_507_p4[27]
system_i/edgetracing_accel_0/inst/zext_ln302_1_reg_2655_reg[3]
system_i/edgetracing_accel_0/inst/zext_ln302_1_reg_2655_reg[7]
system_i/edgetracing_accel_0/inst/zext_ln302_1_reg_2655_reg[4]
system_i/edgetracing_accel_0/inst/select_ln312_reg_2738[1]
system_i/edgetracing_accel_0/inst/select_ln312_reg_2738[2]
system_i/edgetracing_accel_0/inst/zext_ln302_1_reg_2655_reg[0]
system_i/edgetracing_accel_0/inst/zext_ln302_1_reg_2655_reg[6]
system_i/edgetracing_accel_0/inst/mul_8ns_3ns_11_1_1_U46/edgetracing_accel_mul_8ns_3ns_11_1_1_Multiplier_0_U/p__0_carry_i_1_n_4
system_i/edgetracing_accel_0/inst/mul_8ns_3ns_11_1_1_U46/edgetracing_accel_mul_8ns_3ns_11_1_1_Multiplier_0_U/p__0_carry_i_3_n_4
system_i/edgetracing_accel_0/inst/mul_8ns_3ns_11_1_1_U46/edgetracing_accel_mul_8ns_3ns_11_1_1_Multiplier_0_U/p__0_carry_i_18_n_4
system_i/edgetracing_accel_0/inst/select_ln312_reg_2738[0]
system_i/edgetracing_accel_0/inst/zext_ln302_1_reg_2655_reg[5]
system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/m_axi_gmem4_WDATA[26]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/SRL_SIG[0][4]_i_11_n_4
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/add_ln674_1_reg_865_reg[6]_0[0]
system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/ldata_U/U_canny_accel_fifo_w64_d2_S_ram/SRL_SIG_reg[0][63]_0[53]

