--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/6111_Project.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/src/labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.336(F)|    0.885(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+--------------------+--------+
              |  Setup to  |  Hold to   |                    | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
--------------+------------+------------+--------------------+--------+
button_down   |    2.075(R)|   -0.350(R)|analyzer4_clock_OBUF|   0.000|
button_enter  |    2.201(R)|   -0.712(R)|analyzer4_clock_OBUF|   0.000|
button_up     |    5.897(R)|   -2.255(R)|analyzer4_clock_OBUF|   0.000|
flash_data<0> |   -0.137(R)|    0.409(R)|analyzer4_clock_OBUF|   0.000|
flash_data<1> |    0.006(R)|    0.266(R)|analyzer4_clock_OBUF|   0.000|
flash_data<2> |   -0.846(R)|    1.118(R)|analyzer4_clock_OBUF|   0.000|
flash_data<3> |   -0.827(R)|    1.099(R)|analyzer4_clock_OBUF|   0.000|
flash_data<4> |    0.402(R)|   -0.130(R)|analyzer4_clock_OBUF|   0.000|
flash_data<5> |    0.153(R)|    0.119(R)|analyzer4_clock_OBUF|   0.000|
flash_data<6> |   -0.026(R)|    0.298(R)|analyzer4_clock_OBUF|   0.000|
flash_data<7> |   -0.378(R)|    0.650(R)|analyzer4_clock_OBUF|   0.000|
flash_data<8> |    0.266(R)|    0.006(R)|analyzer4_clock_OBUF|   0.000|
flash_data<9> |    0.798(R)|   -0.526(R)|analyzer4_clock_OBUF|   0.000|
flash_data<10>|   -0.315(R)|    0.587(R)|analyzer4_clock_OBUF|   0.000|
flash_data<11>|   -0.362(R)|    0.634(R)|analyzer4_clock_OBUF|   0.000|
flash_data<12>|    0.406(R)|   -0.134(R)|analyzer4_clock_OBUF|   0.000|
flash_data<13>|    0.999(R)|   -0.727(R)|analyzer4_clock_OBUF|   0.000|
flash_data<14>|    0.394(R)|   -0.122(R)|analyzer4_clock_OBUF|   0.000|
flash_data<15>|    0.780(R)|   -0.508(R)|analyzer4_clock_OBUF|   0.000|
flash_sts     |    2.144(R)|   -0.087(R)|analyzer4_clock_OBUF|   0.000|
switch<0>     |    2.083(R)|   -0.093(R)|analyzer4_clock_OBUF|   0.000|
switch<1>     |    1.819(R)|   -0.719(R)|analyzer4_clock_OBUF|   0.000|
switch<2>     |    6.390(R)|   -3.672(R)|analyzer4_clock_OBUF|   0.000|
switch<3>     |    2.814(R)|   -1.840(R)|analyzer4_clock_OBUF|   0.000|
switch<4>     |    4.855(R)|   -0.983(R)|analyzer4_clock_OBUF|   0.000|
switch<5>     |    2.013(R)|    0.342(R)|analyzer4_clock_OBUF|   0.000|
switch<6>     |    1.967(R)|    0.135(R)|analyzer4_clock_OBUF|   0.000|
switch<7>     |    1.183(R)|    0.259(R)|analyzer4_clock_OBUF|   0.000|
--------------+------------+------------+--------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.558(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.181(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   19.066(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.986(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.445(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   16.163(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   13.458(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   13.126(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   13.417(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.154(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   13.785(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   14.053(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+--------------------+--------+
                 | clk (edge) |                    | Clock  |
Destination      |   to PAD   |Internal Clock(s)   | Phase  |
-----------------+------------+--------------------+--------+
analyzer1_data<0>|   13.762(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_clock  |   20.596(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<0>|   12.465(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<1>|   12.528(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<2>|   11.825(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<3>|   12.721(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<4>|   12.617(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<5>|   14.385(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<6>|   12.718(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<7>|   12.736(R)|analyzer4_clock_OBUF|   0.000|
audio_reset_b    |   12.240(R)|analyzer4_clock_OBUF|   0.000|
disp_clock       |    8.716(R)|analyzer4_clock_OBUF|   0.000|
flash_address<1> |   10.924(R)|analyzer4_clock_OBUF|   0.000|
flash_address<2> |    9.419(R)|analyzer4_clock_OBUF|   0.000|
flash_address<3> |    9.471(R)|analyzer4_clock_OBUF|   0.000|
flash_address<4> |    9.465(R)|analyzer4_clock_OBUF|   0.000|
flash_address<5> |    9.503(R)|analyzer4_clock_OBUF|   0.000|
flash_address<6> |    9.774(R)|analyzer4_clock_OBUF|   0.000|
flash_address<7> |    9.505(R)|analyzer4_clock_OBUF|   0.000|
flash_address<8> |   10.115(R)|analyzer4_clock_OBUF|   0.000|
flash_address<9> |    9.460(R)|analyzer4_clock_OBUF|   0.000|
flash_address<10>|    9.439(R)|analyzer4_clock_OBUF|   0.000|
flash_address<11>|   10.208(R)|analyzer4_clock_OBUF|   0.000|
flash_address<12>|   10.141(R)|analyzer4_clock_OBUF|   0.000|
flash_address<13>|    9.478(R)|analyzer4_clock_OBUF|   0.000|
flash_address<14>|    9.792(R)|analyzer4_clock_OBUF|   0.000|
flash_address<15>|    9.529(R)|analyzer4_clock_OBUF|   0.000|
flash_address<16>|    9.819(R)|analyzer4_clock_OBUF|   0.000|
flash_address<17>|    9.531(R)|analyzer4_clock_OBUF|   0.000|
flash_address<18>|   10.123(R)|analyzer4_clock_OBUF|   0.000|
flash_address<19>|   10.247(R)|analyzer4_clock_OBUF|   0.000|
flash_address<20>|   10.596(R)|analyzer4_clock_OBUF|   0.000|
flash_address<21>|   10.251(R)|analyzer4_clock_OBUF|   0.000|
flash_address<22>|   10.691(R)|analyzer4_clock_OBUF|   0.000|
flash_address<23>|    9.321(R)|analyzer4_clock_OBUF|   0.000|
flash_ce_b       |   12.169(R)|analyzer4_clock_OBUF|   0.000|
flash_data<0>    |   10.007(R)|analyzer4_clock_OBUF|   0.000|
flash_data<1>    |   10.963(R)|analyzer4_clock_OBUF|   0.000|
flash_data<2>    |   10.740(R)|analyzer4_clock_OBUF|   0.000|
flash_data<3>    |   10.744(R)|analyzer4_clock_OBUF|   0.000|
flash_data<4>    |   10.348(R)|analyzer4_clock_OBUF|   0.000|
flash_data<5>    |   10.347(R)|analyzer4_clock_OBUF|   0.000|
flash_data<6>    |   10.984(R)|analyzer4_clock_OBUF|   0.000|
flash_data<7>    |   10.985(R)|analyzer4_clock_OBUF|   0.000|
flash_data<8>    |   10.323(R)|analyzer4_clock_OBUF|   0.000|
flash_data<9>    |   12.015(R)|analyzer4_clock_OBUF|   0.000|
flash_data<10>   |   10.099(R)|analyzer4_clock_OBUF|   0.000|
flash_data<11>   |   10.105(R)|analyzer4_clock_OBUF|   0.000|
flash_data<12>   |   10.060(R)|analyzer4_clock_OBUF|   0.000|
flash_data<13>   |   11.272(R)|analyzer4_clock_OBUF|   0.000|
flash_data<14>   |   11.274(R)|analyzer4_clock_OBUF|   0.000|
flash_data<15>   |   11.740(R)|analyzer4_clock_OBUF|   0.000|
flash_oe_b       |    9.082(R)|analyzer4_clock_OBUF|   0.000|
flash_reset_b    |    9.991(R)|analyzer4_clock_OBUF|   0.000|
flash_we_b       |    9.114(R)|analyzer4_clock_OBUF|   0.000|
led<7>           |   10.468(R)|analyzer4_clock_OBUF|   0.000|
-----------------+------------+--------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.710|         |   10.293|    4.315|
clock_27mhz    |    2.600|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.397|         |         |         |
clock_27mhz    |   14.835|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+------------------+---------+
Source Pad     |Destination Pad   |  Delay  |
---------------+------------------+---------+
ac97_bit_clock |analyzer1_clock   |   17.015|
ac97_sdata_in  |analyzer1_data<2> |   14.662|
clock_27mhz    |analyzer4_clock   |   16.071|
user1<23>      |analyzer4_data<15>|   15.028|
user1<24>      |analyzer4_data<0> |   10.168|
user1<25>      |analyzer4_data<1> |   10.807|
user1<26>      |analyzer4_data<2> |   10.238|
user1<27>      |analyzer4_data<3> |   12.746|
user1<28>      |analyzer4_data<4> |   12.728|
user1<29>      |analyzer4_data<5> |   16.337|
user1<30>      |analyzer4_data<6> |   16.235|
user1<31>      |analyzer4_data<7> |   15.974|
---------------+------------------+---------+


Analysis completed Thu Dec  4 20:50:54 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 363 MB



