
vl53l1_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c620  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  0800c7b0  0800c7b0  0000d7b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbc8  0800cbc8  0000e204  2**0
                  CONTENTS
  4 .ARM          00000008  0800cbc8  0800cbc8  0000dbc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbd0  0800cbd0  0000e204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbd0  0800cbd0  0000dbd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cbd4  0800cbd4  0000dbd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  0800cbd8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e204  2**0
                  CONTENTS
 10 .bss          0000034c  20000204  20000204  0000e204  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000550  20000550  0000e204  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023f29  00000000  00000000  0000e234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e7e  00000000  00000000  0003215d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012b8  00000000  00000000  00034fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e6e  00000000  00000000  00036298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000211fb  00000000  00000000  00037106  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018ecb  00000000  00000000  00058301  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000be01a  00000000  00000000  000711cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012f1e6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005fa0  00000000  00000000  0012f22c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000055  00000000  00000000  001351cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c798 	.word	0x0800c798

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	0800c798 	.word	0x0800c798

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	b29a      	uxth	r2, r3
 8000bb8:	230a      	movs	r3, #10
 8000bba:	68b9      	ldr	r1, [r7, #8]
 8000bbc:	4803      	ldr	r0, [pc, #12]	@ (8000bcc <_write+0x24>)
 8000bbe:	f003 f8db 	bl	8003d78 <HAL_UART_Transmit>
  return len;
 8000bc2:	687b      	ldr	r3, [r7, #4]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3710      	adds	r7, #16
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	20000274 	.word	0x20000274

08000bd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000bd4:	f5ad 6d8a 	sub.w	sp, sp, #1104	@ 0x450
 8000bd8:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
  setbuf(stdout, NULL);
 8000bda:	4bce      	ldr	r3, [pc, #824]	@ (8000f14 <main+0x344>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	689b      	ldr	r3, [r3, #8]
 8000be0:	2100      	movs	r1, #0
 8000be2:	4618      	mov	r0, r3
 8000be4:	f009 fda2 	bl	800a72c <setbuf>
  VL53L1_Dev_t Dev;
  VL53L1_RangingMeasurementData_t data;
  int8_t Status;

  VL53L1_UserRoi_t roiConfig;
  int roi[18] = {0, 0, 3, 15,
 8000be8:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000bec:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	2348      	movs	r3, #72	@ 0x48
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	f009 fe97 	bl	800a92a <memset>
 8000bfc:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000c00:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000c04:	2203      	movs	r2, #3
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000c0c:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000c10:	220f      	movs	r2, #15
 8000c12:	60da      	str	r2, [r3, #12]
 8000c14:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000c18:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000c1c:	2204      	movs	r2, #4
 8000c1e:	611a      	str	r2, [r3, #16]
 8000c20:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000c24:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000c28:	2207      	movs	r2, #7
 8000c2a:	619a      	str	r2, [r3, #24]
 8000c2c:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000c30:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000c34:	220f      	movs	r2, #15
 8000c36:	61da      	str	r2, [r3, #28]
 8000c38:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000c3c:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000c40:	2208      	movs	r2, #8
 8000c42:	621a      	str	r2, [r3, #32]
 8000c44:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000c48:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000c4c:	220b      	movs	r2, #11
 8000c4e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c50:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000c54:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000c58:	220f      	movs	r2, #15
 8000c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c5c:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000c60:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000c64:	220c      	movs	r2, #12
 8000c66:	631a      	str	r2, [r3, #48]	@ 0x30
 8000c68:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000c6c:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000c70:	220f      	movs	r2, #15
 8000c72:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c74:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000c78:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000c7c:	220f      	movs	r2, #15
 8000c7e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c80:	f000 fc0a 	bl	8001498 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c84:	f000 f950 	bl	8000f28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c88:	f000 fa0e 	bl	80010a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c8c:	f000 f9dc 	bl	8001048 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000c90:	f000 f99c 	bl	8000fcc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  Dev.I2cDevAddr = 0x52;
 8000c94:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000c98:	f5a3 736e 	sub.w	r3, r3, #952	@ 0x3b8
 8000c9c:	2252      	movs	r2, #82	@ 0x52
 8000c9e:	f883 2398 	strb.w	r2, [r3, #920]	@ 0x398
  Dev.I2cHandle = &hi2c1;
 8000ca2:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000ca6:	f5a3 736e 	sub.w	r3, r3, #952	@ 0x3b8
 8000caa:	4a9b      	ldr	r2, [pc, #620]	@ (8000f18 <main+0x348>)
 8000cac:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
//  Dev.comms_type = 1;
//  Dev.comms_speed_khz = 400;

  //sensor initialize;
  while(1){
	  Status = VL53L1_WaitDeviceBooted(&Dev);
 8000cb0:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f003 fccc 	bl	8004652 <VL53L1_WaitDeviceBooted>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
	  if(Status == 0){
 8000cc0:	f997 3437 	ldrsb.w	r3, [r7, #1079]	@ 0x437
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d000      	beq.n	8000cca <main+0xfa>
	  Status = VL53L1_WaitDeviceBooted(&Dev);
 8000cc8:	e7f2      	b.n	8000cb0 <main+0xe0>
	  	  break;
 8000cca:	bf00      	nop
	    }
  }
  printf("%d\n\r",Status);
 8000ccc:	f997 3437 	ldrsb.w	r3, [r7, #1079]	@ 0x437
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4892      	ldr	r0, [pc, #584]	@ (8000f1c <main+0x34c>)
 8000cd4:	f009 fd18 	bl	800a708 <iprintf>
  Status = VL53L1_DataInit(&Dev);
 8000cd8:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f003 fc46 	bl	800456e <VL53L1_DataInit>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
  printf("%d\n\r",Status);
 8000ce8:	f997 3437 	ldrsb.w	r3, [r7, #1079]	@ 0x437
 8000cec:	4619      	mov	r1, r3
 8000cee:	488b      	ldr	r0, [pc, #556]	@ (8000f1c <main+0x34c>)
 8000cf0:	f009 fd0a 	bl	800a708 <iprintf>
  Status = VL53L1_StaticInit(&Dev);
 8000cf4:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f003 fc8b 	bl	8004614 <VL53L1_StaticInit>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
  printf("%d\n\r",Status);
 8000d04:	f997 3437 	ldrsb.w	r3, [r7, #1079]	@ 0x437
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4884      	ldr	r0, [pc, #528]	@ (8000f1c <main+0x34c>)
 8000d0c:	f009 fcfc 	bl	800a708 <iprintf>
  Status = VL53L1_SetPresetMode(&Dev, VL53L1_PRESETMODE_AUTONOMOUS);
 8000d10:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000d14:	2103      	movs	r1, #3
 8000d16:	4618      	mov	r0, r3
 8000d18:	f003 fd85 	bl	8004826 <VL53L1_SetPresetMode>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
  printf("%d\n\r",Status);
 8000d22:	f997 3437 	ldrsb.w	r3, [r7, #1079]	@ 0x437
 8000d26:	4619      	mov	r1, r3
 8000d28:	487c      	ldr	r0, [pc, #496]	@ (8000f1c <main+0x34c>)
 8000d2a:	f009 fced 	bl	800a708 <iprintf>
  Status = VL53L1_SetDistanceMode(&Dev, VL53L1_DISTANCEMODE_LONG);
 8000d2e:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000d32:	2103      	movs	r1, #3
 8000d34:	4618      	mov	r0, r3
 8000d36:	f003 fdbb 	bl	80048b0 <VL53L1_SetDistanceMode>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
  printf("%d\n\r",Status);
 8000d40:	f997 3437 	ldrsb.w	r3, [r7, #1079]	@ 0x437
 8000d44:	4619      	mov	r1, r3
 8000d46:	4875      	ldr	r0, [pc, #468]	@ (8000f1c <main+0x34c>)
 8000d48:	f009 fcde 	bl	800a708 <iprintf>
  Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(&Dev, 50);
 8000d4c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000d50:	2132      	movs	r1, #50	@ 0x32
 8000d52:	4618      	mov	r0, r3
 8000d54:	f003 ffac 	bl	8004cb0 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
  printf("%d\n\r",Status);
 8000d5e:	f997 3437 	ldrsb.w	r3, [r7, #1079]	@ 0x437
 8000d62:	4619      	mov	r1, r3
 8000d64:	486d      	ldr	r0, [pc, #436]	@ (8000f1c <main+0x34c>)
 8000d66:	f009 fccf 	bl	800a708 <iprintf>
  VL53L1_SetMeasurementTimingBudgetMicroSeconds(&Dev, 50000);
 8000d6a:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000d6e:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8000d72:	4618      	mov	r0, r3
 8000d74:	f003 fe12 	bl	800499c <VL53L1_SetMeasurementTimingBudgetMicroSeconds>

  //start
  VL53L1_StartMeasurement(&Dev);
 8000d78:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f004 f929 	bl	8004fd4 <VL53L1_StartMeasurement>
//   roiConfig.TopLeftX = 12;
//   roiConfig.TopLeftY = 0;
//   roiConfig.BotRightX = 15;
//   roiConfig.BotRightY = 15;

   for(i=0; i <= 3; i++){
 8000d82:	2300      	movs	r3, #0
 8000d84:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
 8000d88:	e071      	b.n	8000e6e <main+0x29e>
	   int j;
	   j = i+(i*3);
 8000d8a:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8000d8e:	009b      	lsls	r3, r3, #2
 8000d90:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
	   roiConfig.TopLeftX = roi[j];
 8000d94:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000d98:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000d9c:	f8d7 242c 	ldr.w	r2, [r7, #1068]	@ 0x42c
 8000da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000da4:	b2da      	uxtb	r2, r3
 8000da6:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000daa:	f5a3 7376 	sub.w	r3, r3, #984	@ 0x3d8
 8000dae:	701a      	strb	r2, [r3, #0]
	   roiConfig.TopLeftY = roi[j+1];
 8000db0:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
 8000db4:	1c5a      	adds	r2, r3, #1
 8000db6:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000dba:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000dbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000dc8:	f5a3 7376 	sub.w	r3, r3, #984	@ 0x3d8
 8000dcc:	705a      	strb	r2, [r3, #1]
	   roiConfig.BotRightX = roi[j+2];
 8000dce:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
 8000dd2:	1c9a      	adds	r2, r3, #2
 8000dd4:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000dd8:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000ddc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000de0:	b2da      	uxtb	r2, r3
 8000de2:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000de6:	f5a3 7376 	sub.w	r3, r3, #984	@ 0x3d8
 8000dea:	709a      	strb	r2, [r3, #2]
	   roiConfig.BotRightY = roi[j+3];
 8000dec:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
 8000df0:	1cda      	adds	r2, r3, #3
 8000df2:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000df6:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8000dfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dfe:	b2da      	uxtb	r2, r3
 8000e00:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000e04:	f5a3 7376 	sub.w	r3, r3, #984	@ 0x3d8
 8000e08:	70da      	strb	r2, [r3, #3]
	   Status = VL53L1_SetUserROI(&Dev, &roiConfig);
 8000e0a:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8000e0e:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000e12:	4611      	mov	r1, r2
 8000e14:	4618      	mov	r0, r3
 8000e16:	f004 f872 	bl	8004efe <VL53L1_SetUserROI>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437

	   VL53L1_WaitMeasurementDataReady(&Dev);
 8000e20:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000e24:	4618      	mov	r0, r3
 8000e26:	f004 f957 	bl	80050d8 <VL53L1_WaitMeasurementDataReady>
	   VL53L1_GetRangingMeasurementData(&Dev,&data);
 8000e2a:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8000e2e:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000e32:	4611      	mov	r1, r2
 8000e34:	4618      	mov	r0, r3
 8000e36:	f004 fb0b 	bl	8005450 <VL53L1_GetRangingMeasurementData>
	   range[i] = data.RangeMilliMeter;
 8000e3a:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000e3e:	f5a3 7375 	sub.w	r3, r3, #980	@ 0x3d4
 8000e42:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8000e46:	4619      	mov	r1, r3
 8000e48:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000e4c:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8000e50:	f8d7 243c 	ldr.w	r2, [r7, #1084]	@ 0x43c
 8000e54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	   VL53L1_clear_interrupt_and_enable_next_range(&Dev, VL53L1_DEVICEMEASUREMENTMODE_SINGLESHOT);
 8000e58:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000e5c:	2110      	movs	r1, #16
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f005 fd3e 	bl	80068e0 <VL53L1_clear_interrupt_and_enable_next_range>
   for(i=0; i <= 3; i++){
 8000e64:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8000e68:	3301      	adds	r3, #1
 8000e6a:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
 8000e6e:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8000e72:	2b03      	cmp	r3, #3
 8000e74:	dd89      	ble.n	8000d8a <main+0x1ba>
   }
   hz = 1/((float)HAL_GetTick()-(float)pre_tim)*1000;
 8000e76:	f000 fb69 	bl	800154c <HAL_GetTick>
 8000e7a:	ee07 0a90 	vmov	s15, r0
 8000e7e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e82:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8000e86:	ee07 3a90 	vmov	s15, r3
 8000e8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000e96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e9a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000f20 <main+0x350>
 8000e9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ea2:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8000ea6:	edc3 7a00 	vstr	s15, [r3]
   printf("%d VL53L1X: %4d, %4d, %4d, %4d, %fHz\n\r", HAL_GetTick(), range[0], range[1], range[2], range[3], hz);
 8000eaa:	f000 fb4f 	bl	800154c <HAL_GetTick>
 8000eae:	4680      	mov	r8, r0
 8000eb0:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000eb4:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8000eb8:	681e      	ldr	r6, [r3, #0]
 8000eba:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000ebe:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	607b      	str	r3, [r7, #4]
 8000ec6:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000eca:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8000ece:	689c      	ldr	r4, [r3, #8]
 8000ed0:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 8000ed4:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8000ed8:	68dd      	ldr	r5, [r3, #12]
 8000eda:	f507 6286 	add.w	r2, r7, #1072	@ 0x430
 8000ede:	6810      	ldr	r0, [r2, #0]
 8000ee0:	f7ff fb32 	bl	8000548 <__aeabi_f2d>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000eec:	9501      	str	r5, [sp, #4]
 8000eee:	9400      	str	r4, [sp, #0]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4632      	mov	r2, r6
 8000ef4:	4641      	mov	r1, r8
 8000ef6:	480b      	ldr	r0, [pc, #44]	@ (8000f24 <main+0x354>)
 8000ef8:	f009 fc06 	bl	800a708 <iprintf>
   pre_tim = HAL_GetTick();
 8000efc:	f000 fb26 	bl	800154c <HAL_GetTick>
 8000f00:	4603      	mov	r3, r0
 8000f02:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438
   VL53L1_ClearInterruptAndStartMeasurement(&Dev);
 8000f06:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f004 f8ce 	bl	80050ac <VL53L1_ClearInterruptAndStartMeasurement>
  {
 8000f10:	e737      	b.n	8000d82 <main+0x1b2>
 8000f12:	bf00      	nop
 8000f14:	20000048 	.word	0x20000048
 8000f18:	20000220 	.word	0x20000220
 8000f1c:	0800c7b0 	.word	0x0800c7b0
 8000f20:	447a0000 	.word	0x447a0000
 8000f24:	0800c7b8 	.word	0x0800c7b8

08000f28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b096      	sub	sp, #88	@ 0x58
 8000f2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f2e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f32:	2228      	movs	r2, #40	@ 0x28
 8000f34:	2100      	movs	r1, #0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f009 fcf7 	bl	800a92a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f3c:	f107 031c 	add.w	r3, r7, #28
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]
 8000f58:	611a      	str	r2, [r3, #16]
 8000f5a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f60:	2301      	movs	r3, #1
 8000f62:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f64:	2310      	movs	r3, #16
 8000f66:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f6c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f70:	4618      	mov	r0, r3
 8000f72:	f001 fb17 	bl	80025a4 <HAL_RCC_OscConfig>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000f7c:	f000 f8c4 	bl	8001108 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f80:	230f      	movs	r3, #15
 8000f82:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f84:	2300      	movs	r3, #0
 8000f86:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f94:	f107 031c 	add.w	r3, r7, #28
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f002 fb40 	bl	8003620 <HAL_RCC_ClockConfig>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000fa6:	f000 f8af 	bl	8001108 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000faa:	2320      	movs	r3, #32
 8000fac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f002 fd6b 	bl	8003a90 <HAL_RCCEx_PeriphCLKConfig>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000fc0:	f000 f8a2 	bl	8001108 <Error_Handler>
  }
}
 8000fc4:	bf00      	nop
 8000fc6:	3758      	adds	r7, #88	@ 0x58
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fd0:	4b1b      	ldr	r3, [pc, #108]	@ (8001040 <MX_I2C1_Init+0x74>)
 8000fd2:	4a1c      	ldr	r2, [pc, #112]	@ (8001044 <MX_I2C1_Init+0x78>)
 8000fd4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8000fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8001040 <MX_I2C1_Init+0x74>)
 8000fd8:	f240 220b 	movw	r2, #523	@ 0x20b
 8000fdc:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fde:	4b18      	ldr	r3, [pc, #96]	@ (8001040 <MX_I2C1_Init+0x74>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fe4:	4b16      	ldr	r3, [pc, #88]	@ (8001040 <MX_I2C1_Init+0x74>)
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fea:	4b15      	ldr	r3, [pc, #84]	@ (8001040 <MX_I2C1_Init+0x74>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ff0:	4b13      	ldr	r3, [pc, #76]	@ (8001040 <MX_I2C1_Init+0x74>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ff6:	4b12      	ldr	r3, [pc, #72]	@ (8001040 <MX_I2C1_Init+0x74>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ffc:	4b10      	ldr	r3, [pc, #64]	@ (8001040 <MX_I2C1_Init+0x74>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001002:	4b0f      	ldr	r3, [pc, #60]	@ (8001040 <MX_I2C1_Init+0x74>)
 8001004:	2200      	movs	r2, #0
 8001006:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001008:	480d      	ldr	r0, [pc, #52]	@ (8001040 <MX_I2C1_Init+0x74>)
 800100a:	f000 fd27 	bl	8001a5c <HAL_I2C_Init>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001014:	f000 f878 	bl	8001108 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001018:	2100      	movs	r1, #0
 800101a:	4809      	ldr	r0, [pc, #36]	@ (8001040 <MX_I2C1_Init+0x74>)
 800101c:	f001 fa2a 	bl	8002474 <HAL_I2CEx_ConfigAnalogFilter>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001026:	f000 f86f 	bl	8001108 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800102a:	2100      	movs	r1, #0
 800102c:	4804      	ldr	r0, [pc, #16]	@ (8001040 <MX_I2C1_Init+0x74>)
 800102e:	f001 fa6c 	bl	800250a <HAL_I2CEx_ConfigDigitalFilter>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001038:	f000 f866 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800103c:	bf00      	nop
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000220 	.word	0x20000220
 8001044:	40005400 	.word	0x40005400

08001048 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800104c:	4b14      	ldr	r3, [pc, #80]	@ (80010a0 <MX_USART2_UART_Init+0x58>)
 800104e:	4a15      	ldr	r2, [pc, #84]	@ (80010a4 <MX_USART2_UART_Init+0x5c>)
 8001050:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001052:	4b13      	ldr	r3, [pc, #76]	@ (80010a0 <MX_USART2_UART_Init+0x58>)
 8001054:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001058:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800105a:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <MX_USART2_UART_Init+0x58>)
 800105c:	2200      	movs	r2, #0
 800105e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001060:	4b0f      	ldr	r3, [pc, #60]	@ (80010a0 <MX_USART2_UART_Init+0x58>)
 8001062:	2200      	movs	r2, #0
 8001064:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001066:	4b0e      	ldr	r3, [pc, #56]	@ (80010a0 <MX_USART2_UART_Init+0x58>)
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800106c:	4b0c      	ldr	r3, [pc, #48]	@ (80010a0 <MX_USART2_UART_Init+0x58>)
 800106e:	220c      	movs	r2, #12
 8001070:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001072:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <MX_USART2_UART_Init+0x58>)
 8001074:	2200      	movs	r2, #0
 8001076:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001078:	4b09      	ldr	r3, [pc, #36]	@ (80010a0 <MX_USART2_UART_Init+0x58>)
 800107a:	2200      	movs	r2, #0
 800107c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800107e:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <MX_USART2_UART_Init+0x58>)
 8001080:	2200      	movs	r2, #0
 8001082:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001084:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <MX_USART2_UART_Init+0x58>)
 8001086:	2200      	movs	r2, #0
 8001088:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800108a:	4805      	ldr	r0, [pc, #20]	@ (80010a0 <MX_USART2_UART_Init+0x58>)
 800108c:	f002 fe26 	bl	8003cdc <HAL_UART_Init>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001096:	f000 f837 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000274 	.word	0x20000274
 80010a4:	40004400 	.word	0x40004400

080010a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010ae:	4b15      	ldr	r3, [pc, #84]	@ (8001104 <MX_GPIO_Init+0x5c>)
 80010b0:	695b      	ldr	r3, [r3, #20]
 80010b2:	4a14      	ldr	r2, [pc, #80]	@ (8001104 <MX_GPIO_Init+0x5c>)
 80010b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010b8:	6153      	str	r3, [r2, #20]
 80010ba:	4b12      	ldr	r3, [pc, #72]	@ (8001104 <MX_GPIO_Init+0x5c>)
 80010bc:	695b      	ldr	r3, [r3, #20]
 80010be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001104 <MX_GPIO_Init+0x5c>)
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001104 <MX_GPIO_Init+0x5c>)
 80010cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010d0:	6153      	str	r3, [r2, #20]
 80010d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001104 <MX_GPIO_Init+0x5c>)
 80010d4:	695b      	ldr	r3, [r3, #20]
 80010d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010de:	4b09      	ldr	r3, [pc, #36]	@ (8001104 <MX_GPIO_Init+0x5c>)
 80010e0:	695b      	ldr	r3, [r3, #20]
 80010e2:	4a08      	ldr	r2, [pc, #32]	@ (8001104 <MX_GPIO_Init+0x5c>)
 80010e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010e8:	6153      	str	r3, [r2, #20]
 80010ea:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <MX_GPIO_Init+0x5c>)
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010f6:	bf00      	nop
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	40021000 	.word	0x40021000

08001108 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800110c:	b672      	cpsid	i
}
 800110e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001110:	bf00      	nop
 8001112:	e7fd      	b.n	8001110 <Error_Handler+0x8>

08001114 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800111a:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <HAL_MspInit+0x44>)
 800111c:	699b      	ldr	r3, [r3, #24]
 800111e:	4a0e      	ldr	r2, [pc, #56]	@ (8001158 <HAL_MspInit+0x44>)
 8001120:	f043 0301 	orr.w	r3, r3, #1
 8001124:	6193      	str	r3, [r2, #24]
 8001126:	4b0c      	ldr	r3, [pc, #48]	@ (8001158 <HAL_MspInit+0x44>)
 8001128:	699b      	ldr	r3, [r3, #24]
 800112a:	f003 0301 	and.w	r3, r3, #1
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001132:	4b09      	ldr	r3, [pc, #36]	@ (8001158 <HAL_MspInit+0x44>)
 8001134:	69db      	ldr	r3, [r3, #28]
 8001136:	4a08      	ldr	r2, [pc, #32]	@ (8001158 <HAL_MspInit+0x44>)
 8001138:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800113c:	61d3      	str	r3, [r2, #28]
 800113e:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <HAL_MspInit+0x44>)
 8001140:	69db      	ldr	r3, [r3, #28]
 8001142:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001146:	603b      	str	r3, [r7, #0]
 8001148:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800114a:	bf00      	nop
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	40021000 	.word	0x40021000

0800115c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08a      	sub	sp, #40	@ 0x28
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a17      	ldr	r2, [pc, #92]	@ (80011d8 <HAL_I2C_MspInit+0x7c>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d127      	bne.n	80011ce <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800117e:	4b17      	ldr	r3, [pc, #92]	@ (80011dc <HAL_I2C_MspInit+0x80>)
 8001180:	695b      	ldr	r3, [r3, #20]
 8001182:	4a16      	ldr	r2, [pc, #88]	@ (80011dc <HAL_I2C_MspInit+0x80>)
 8001184:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001188:	6153      	str	r3, [r2, #20]
 800118a:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <HAL_I2C_MspInit+0x80>)
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001192:	613b      	str	r3, [r7, #16]
 8001194:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001196:	23c0      	movs	r3, #192	@ 0xc0
 8001198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800119a:	2312      	movs	r3, #18
 800119c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011a2:	2303      	movs	r3, #3
 80011a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011a6:	2304      	movs	r3, #4
 80011a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011aa:	f107 0314 	add.w	r3, r7, #20
 80011ae:	4619      	mov	r1, r3
 80011b0:	480b      	ldr	r0, [pc, #44]	@ (80011e0 <HAL_I2C_MspInit+0x84>)
 80011b2:	f000 fae1 	bl	8001778 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011b6:	4b09      	ldr	r3, [pc, #36]	@ (80011dc <HAL_I2C_MspInit+0x80>)
 80011b8:	69db      	ldr	r3, [r3, #28]
 80011ba:	4a08      	ldr	r2, [pc, #32]	@ (80011dc <HAL_I2C_MspInit+0x80>)
 80011bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011c0:	61d3      	str	r3, [r2, #28]
 80011c2:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <HAL_I2C_MspInit+0x80>)
 80011c4:	69db      	ldr	r3, [r3, #28]
 80011c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80011ce:	bf00      	nop
 80011d0:	3728      	adds	r7, #40	@ 0x28
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40005400 	.word	0x40005400
 80011dc:	40021000 	.word	0x40021000
 80011e0:	48000400 	.word	0x48000400

080011e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08a      	sub	sp, #40	@ 0x28
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ec:	f107 0314 	add.w	r3, r7, #20
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a18      	ldr	r2, [pc, #96]	@ (8001264 <HAL_UART_MspInit+0x80>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d129      	bne.n	800125a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001206:	4b18      	ldr	r3, [pc, #96]	@ (8001268 <HAL_UART_MspInit+0x84>)
 8001208:	69db      	ldr	r3, [r3, #28]
 800120a:	4a17      	ldr	r2, [pc, #92]	@ (8001268 <HAL_UART_MspInit+0x84>)
 800120c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001210:	61d3      	str	r3, [r2, #28]
 8001212:	4b15      	ldr	r3, [pc, #84]	@ (8001268 <HAL_UART_MspInit+0x84>)
 8001214:	69db      	ldr	r3, [r3, #28]
 8001216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800121a:	613b      	str	r3, [r7, #16]
 800121c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800121e:	4b12      	ldr	r3, [pc, #72]	@ (8001268 <HAL_UART_MspInit+0x84>)
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	4a11      	ldr	r2, [pc, #68]	@ (8001268 <HAL_UART_MspInit+0x84>)
 8001224:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001228:	6153      	str	r3, [r2, #20]
 800122a:	4b0f      	ldr	r3, [pc, #60]	@ (8001268 <HAL_UART_MspInit+0x84>)
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001236:	f248 0304 	movw	r3, #32772	@ 0x8004
 800123a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123c:	2302      	movs	r3, #2
 800123e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001244:	2303      	movs	r3, #3
 8001246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001248:	2307      	movs	r3, #7
 800124a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4619      	mov	r1, r3
 8001252:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001256:	f000 fa8f 	bl	8001778 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800125a:	bf00      	nop
 800125c:	3728      	adds	r7, #40	@ 0x28
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40004400 	.word	0x40004400
 8001268:	40021000 	.word	0x40021000

0800126c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <NMI_Handler+0x4>

08001274 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <HardFault_Handler+0x4>

0800127c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <MemManage_Handler+0x4>

08001284 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <BusFault_Handler+0x4>

0800128c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <UsageFault_Handler+0x4>

08001294 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr

080012a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012a2:	b480      	push	{r7}
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012c2:	f000 f92f 	bl	8001524 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}

080012ca <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012ca:	b480      	push	{r7}
 80012cc:	af00      	add	r7, sp, #0
  return 1;
 80012ce:	2301      	movs	r3, #1
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <_kill>:

int _kill(int pid, int sig)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
 80012e2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012e4:	f009 fb86 	bl	800a9f4 <__errno>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2216      	movs	r2, #22
 80012ec:	601a      	str	r2, [r3, #0]
  return -1;
 80012ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <_exit>:

void _exit (int status)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b082      	sub	sp, #8
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001302:	f04f 31ff 	mov.w	r1, #4294967295
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff ffe7 	bl	80012da <_kill>
  while (1) {}    /* Make sure we hang here */
 800130c:	bf00      	nop
 800130e:	e7fd      	b.n	800130c <_exit+0x12>

08001310 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b086      	sub	sp, #24
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800131c:	2300      	movs	r3, #0
 800131e:	617b      	str	r3, [r7, #20]
 8001320:	e00a      	b.n	8001338 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001322:	f3af 8000 	nop.w
 8001326:	4601      	mov	r1, r0
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	1c5a      	adds	r2, r3, #1
 800132c:	60ba      	str	r2, [r7, #8]
 800132e:	b2ca      	uxtb	r2, r1
 8001330:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	3301      	adds	r3, #1
 8001336:	617b      	str	r3, [r7, #20]
 8001338:	697a      	ldr	r2, [r7, #20]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	429a      	cmp	r2, r3
 800133e:	dbf0      	blt.n	8001322 <_read+0x12>
  }

  return len;
 8001340:	687b      	ldr	r3, [r7, #4]
}
 8001342:	4618      	mov	r0, r3
 8001344:	3718      	adds	r7, #24
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <_close>:
  }
  return len;
}

int _close(int file)
{
 800134a:	b480      	push	{r7}
 800134c:	b083      	sub	sp, #12
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001352:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001356:	4618      	mov	r0, r3
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr

08001362 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001362:	b480      	push	{r7}
 8001364:	b083      	sub	sp, #12
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
 800136a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001372:	605a      	str	r2, [r3, #4]
  return 0;
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <_isatty>:

int _isatty(int file)
{
 8001382:	b480      	push	{r7}
 8001384:	b083      	sub	sp, #12
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800138a:	2301      	movs	r3, #1
}
 800138c:	4618      	mov	r0, r3
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3714      	adds	r7, #20
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
	...

080013b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013bc:	4a14      	ldr	r2, [pc, #80]	@ (8001410 <_sbrk+0x5c>)
 80013be:	4b15      	ldr	r3, [pc, #84]	@ (8001414 <_sbrk+0x60>)
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013c8:	4b13      	ldr	r3, [pc, #76]	@ (8001418 <_sbrk+0x64>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d102      	bne.n	80013d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013d0:	4b11      	ldr	r3, [pc, #68]	@ (8001418 <_sbrk+0x64>)
 80013d2:	4a12      	ldr	r2, [pc, #72]	@ (800141c <_sbrk+0x68>)
 80013d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013d6:	4b10      	ldr	r3, [pc, #64]	@ (8001418 <_sbrk+0x64>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4413      	add	r3, r2
 80013de:	693a      	ldr	r2, [r7, #16]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d207      	bcs.n	80013f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013e4:	f009 fb06 	bl	800a9f4 <__errno>
 80013e8:	4603      	mov	r3, r0
 80013ea:	220c      	movs	r2, #12
 80013ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ee:	f04f 33ff 	mov.w	r3, #4294967295
 80013f2:	e009      	b.n	8001408 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013f4:	4b08      	ldr	r3, [pc, #32]	@ (8001418 <_sbrk+0x64>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013fa:	4b07      	ldr	r3, [pc, #28]	@ (8001418 <_sbrk+0x64>)
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4413      	add	r3, r2
 8001402:	4a05      	ldr	r2, [pc, #20]	@ (8001418 <_sbrk+0x64>)
 8001404:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001406:	68fb      	ldr	r3, [r7, #12]
}
 8001408:	4618      	mov	r0, r3
 800140a:	3718      	adds	r7, #24
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20003000 	.word	0x20003000
 8001414:	00000400 	.word	0x00000400
 8001418:	200002fc 	.word	0x200002fc
 800141c:	20000550 	.word	0x20000550

08001420 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001424:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <SystemInit+0x20>)
 8001426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800142a:	4a05      	ldr	r2, [pc, #20]	@ (8001440 <SystemInit+0x20>)
 800142c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001430:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001444:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800147c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001448:	f7ff ffea 	bl	8001420 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800144c:	480c      	ldr	r0, [pc, #48]	@ (8001480 <LoopForever+0x6>)
  ldr r1, =_edata
 800144e:	490d      	ldr	r1, [pc, #52]	@ (8001484 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001450:	4a0d      	ldr	r2, [pc, #52]	@ (8001488 <LoopForever+0xe>)
  movs r3, #0
 8001452:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001454:	e002      	b.n	800145c <LoopCopyDataInit>

08001456 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001456:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001458:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800145a:	3304      	adds	r3, #4

0800145c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800145c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800145e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001460:	d3f9      	bcc.n	8001456 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001462:	4a0a      	ldr	r2, [pc, #40]	@ (800148c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001464:	4c0a      	ldr	r4, [pc, #40]	@ (8001490 <LoopForever+0x16>)
  movs r3, #0
 8001466:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001468:	e001      	b.n	800146e <LoopFillZerobss>

0800146a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800146a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800146c:	3204      	adds	r2, #4

0800146e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800146e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001470:	d3fb      	bcc.n	800146a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001472:	f009 fac5 	bl	800aa00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001476:	f7ff fbab 	bl	8000bd0 <main>

0800147a <LoopForever>:

LoopForever:
    b LoopForever
 800147a:	e7fe      	b.n	800147a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800147c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001480:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001484:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8001488:	0800cbd8 	.word	0x0800cbd8
  ldr r2, =_sbss
 800148c:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8001490:	20000550 	.word	0x20000550

08001494 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001494:	e7fe      	b.n	8001494 <ADC1_2_IRQHandler>
	...

08001498 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800149c:	4b08      	ldr	r3, [pc, #32]	@ (80014c0 <HAL_Init+0x28>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a07      	ldr	r2, [pc, #28]	@ (80014c0 <HAL_Init+0x28>)
 80014a2:	f043 0310 	orr.w	r3, r3, #16
 80014a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014a8:	2003      	movs	r0, #3
 80014aa:	f000 f931 	bl	8001710 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ae:	2000      	movs	r0, #0
 80014b0:	f000 f808 	bl	80014c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014b4:	f7ff fe2e 	bl	8001114 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40022000 	.word	0x40022000

080014c4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014cc:	4b12      	ldr	r3, [pc, #72]	@ (8001518 <HAL_InitTick+0x54>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	4b12      	ldr	r3, [pc, #72]	@ (800151c <HAL_InitTick+0x58>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	4619      	mov	r1, r3
 80014d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014da:	fbb3 f3f1 	udiv	r3, r3, r1
 80014de:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e2:	4618      	mov	r0, r3
 80014e4:	f000 f93b 	bl	800175e <HAL_SYSTICK_Config>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e00e      	b.n	8001510 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2b0f      	cmp	r3, #15
 80014f6:	d80a      	bhi.n	800150e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014f8:	2200      	movs	r2, #0
 80014fa:	6879      	ldr	r1, [r7, #4]
 80014fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001500:	f000 f911 	bl	8001726 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001504:	4a06      	ldr	r2, [pc, #24]	@ (8001520 <HAL_InitTick+0x5c>)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800150a:	2300      	movs	r3, #0
 800150c:	e000      	b.n	8001510 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
}
 8001510:	4618      	mov	r0, r3
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000000 	.word	0x20000000
 800151c:	20000008 	.word	0x20000008
 8001520:	20000004 	.word	0x20000004

08001524 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001528:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <HAL_IncTick+0x20>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	461a      	mov	r2, r3
 800152e:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <HAL_IncTick+0x24>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4413      	add	r3, r2
 8001534:	4a04      	ldr	r2, [pc, #16]	@ (8001548 <HAL_IncTick+0x24>)
 8001536:	6013      	str	r3, [r2, #0]
}
 8001538:	bf00      	nop
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	20000008 	.word	0x20000008
 8001548:	20000300 	.word	0x20000300

0800154c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001550:	4b03      	ldr	r3, [pc, #12]	@ (8001560 <HAL_GetTick+0x14>)
 8001552:	681b      	ldr	r3, [r3, #0]
}
 8001554:	4618      	mov	r0, r3
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	20000300 	.word	0x20000300

08001564 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800156c:	f7ff ffee 	bl	800154c <HAL_GetTick>
 8001570:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800157c:	d005      	beq.n	800158a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800157e:	4b0a      	ldr	r3, [pc, #40]	@ (80015a8 <HAL_Delay+0x44>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	461a      	mov	r2, r3
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	4413      	add	r3, r2
 8001588:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800158a:	bf00      	nop
 800158c:	f7ff ffde 	bl	800154c <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	68fa      	ldr	r2, [r7, #12]
 8001598:	429a      	cmp	r2, r3
 800159a:	d8f7      	bhi.n	800158c <HAL_Delay+0x28>
  {
  }
}
 800159c:	bf00      	nop
 800159e:	bf00      	nop
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000008 	.word	0x20000008

080015ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015bc:	4b0c      	ldr	r3, [pc, #48]	@ (80015f0 <__NVIC_SetPriorityGrouping+0x44>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015c2:	68ba      	ldr	r2, [r7, #8]
 80015c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015c8:	4013      	ands	r3, r2
 80015ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015de:	4a04      	ldr	r2, [pc, #16]	@ (80015f0 <__NVIC_SetPriorityGrouping+0x44>)
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	60d3      	str	r3, [r2, #12]
}
 80015e4:	bf00      	nop
 80015e6:	3714      	adds	r7, #20
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr
 80015f0:	e000ed00 	.word	0xe000ed00

080015f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015f8:	4b04      	ldr	r3, [pc, #16]	@ (800160c <__NVIC_GetPriorityGrouping+0x18>)
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	0a1b      	lsrs	r3, r3, #8
 80015fe:	f003 0307 	and.w	r3, r3, #7
}
 8001602:	4618      	mov	r0, r3
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	e000ed00 	.word	0xe000ed00

08001610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	6039      	str	r1, [r7, #0]
 800161a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800161c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001620:	2b00      	cmp	r3, #0
 8001622:	db0a      	blt.n	800163a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	b2da      	uxtb	r2, r3
 8001628:	490c      	ldr	r1, [pc, #48]	@ (800165c <__NVIC_SetPriority+0x4c>)
 800162a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162e:	0112      	lsls	r2, r2, #4
 8001630:	b2d2      	uxtb	r2, r2
 8001632:	440b      	add	r3, r1
 8001634:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001638:	e00a      	b.n	8001650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	b2da      	uxtb	r2, r3
 800163e:	4908      	ldr	r1, [pc, #32]	@ (8001660 <__NVIC_SetPriority+0x50>)
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	f003 030f 	and.w	r3, r3, #15
 8001646:	3b04      	subs	r3, #4
 8001648:	0112      	lsls	r2, r2, #4
 800164a:	b2d2      	uxtb	r2, r2
 800164c:	440b      	add	r3, r1
 800164e:	761a      	strb	r2, [r3, #24]
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	e000e100 	.word	0xe000e100
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001664:	b480      	push	{r7}
 8001666:	b089      	sub	sp, #36	@ 0x24
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f003 0307 	and.w	r3, r3, #7
 8001676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	f1c3 0307 	rsb	r3, r3, #7
 800167e:	2b04      	cmp	r3, #4
 8001680:	bf28      	it	cs
 8001682:	2304      	movcs	r3, #4
 8001684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	3304      	adds	r3, #4
 800168a:	2b06      	cmp	r3, #6
 800168c:	d902      	bls.n	8001694 <NVIC_EncodePriority+0x30>
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	3b03      	subs	r3, #3
 8001692:	e000      	b.n	8001696 <NVIC_EncodePriority+0x32>
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001698:	f04f 32ff 	mov.w	r2, #4294967295
 800169c:	69bb      	ldr	r3, [r7, #24]
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	43da      	mvns	r2, r3
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	401a      	ands	r2, r3
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016ac:	f04f 31ff 	mov.w	r1, #4294967295
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	fa01 f303 	lsl.w	r3, r1, r3
 80016b6:	43d9      	mvns	r1, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016bc:	4313      	orrs	r3, r2
         );
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3724      	adds	r7, #36	@ 0x24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
	...

080016cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3b01      	subs	r3, #1
 80016d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016dc:	d301      	bcc.n	80016e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016de:	2301      	movs	r3, #1
 80016e0:	e00f      	b.n	8001702 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016e2:	4a0a      	ldr	r2, [pc, #40]	@ (800170c <SysTick_Config+0x40>)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3b01      	subs	r3, #1
 80016e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ea:	210f      	movs	r1, #15
 80016ec:	f04f 30ff 	mov.w	r0, #4294967295
 80016f0:	f7ff ff8e 	bl	8001610 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016f4:	4b05      	ldr	r3, [pc, #20]	@ (800170c <SysTick_Config+0x40>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016fa:	4b04      	ldr	r3, [pc, #16]	@ (800170c <SysTick_Config+0x40>)
 80016fc:	2207      	movs	r2, #7
 80016fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	e000e010 	.word	0xe000e010

08001710 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f7ff ff47 	bl	80015ac <__NVIC_SetPriorityGrouping>
}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b086      	sub	sp, #24
 800172a:	af00      	add	r7, sp, #0
 800172c:	4603      	mov	r3, r0
 800172e:	60b9      	str	r1, [r7, #8]
 8001730:	607a      	str	r2, [r7, #4]
 8001732:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001734:	2300      	movs	r3, #0
 8001736:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001738:	f7ff ff5c 	bl	80015f4 <__NVIC_GetPriorityGrouping>
 800173c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	68b9      	ldr	r1, [r7, #8]
 8001742:	6978      	ldr	r0, [r7, #20]
 8001744:	f7ff ff8e 	bl	8001664 <NVIC_EncodePriority>
 8001748:	4602      	mov	r2, r0
 800174a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800174e:	4611      	mov	r1, r2
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff ff5d 	bl	8001610 <__NVIC_SetPriority>
}
 8001756:	bf00      	nop
 8001758:	3718      	adds	r7, #24
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b082      	sub	sp, #8
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff ffb0 	bl	80016cc <SysTick_Config>
 800176c:	4603      	mov	r3, r0
}
 800176e:	4618      	mov	r0, r3
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001778:	b480      	push	{r7}
 800177a:	b087      	sub	sp, #28
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001782:	2300      	movs	r3, #0
 8001784:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001786:	e14e      	b.n	8001a26 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	2101      	movs	r1, #1
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	fa01 f303 	lsl.w	r3, r1, r3
 8001794:	4013      	ands	r3, r2
 8001796:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2b00      	cmp	r3, #0
 800179c:	f000 8140 	beq.w	8001a20 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f003 0303 	and.w	r3, r3, #3
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d005      	beq.n	80017b8 <HAL_GPIO_Init+0x40>
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f003 0303 	and.w	r3, r3, #3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d130      	bne.n	800181a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	005b      	lsls	r3, r3, #1
 80017c2:	2203      	movs	r2, #3
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	43db      	mvns	r3, r3
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	4013      	ands	r3, r2
 80017ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	68da      	ldr	r2, [r3, #12]
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	693a      	ldr	r2, [r7, #16]
 80017de:	4313      	orrs	r3, r2
 80017e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	693a      	ldr	r2, [r7, #16]
 80017e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017ee:	2201      	movs	r2, #1
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	fa02 f303 	lsl.w	r3, r2, r3
 80017f6:	43db      	mvns	r3, r3
 80017f8:	693a      	ldr	r2, [r7, #16]
 80017fa:	4013      	ands	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	091b      	lsrs	r3, r3, #4
 8001804:	f003 0201 	and.w	r2, r3, #1
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	4313      	orrs	r3, r2
 8001812:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f003 0303 	and.w	r3, r3, #3
 8001822:	2b03      	cmp	r3, #3
 8001824:	d017      	beq.n	8001856 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	2203      	movs	r2, #3
 8001832:	fa02 f303 	lsl.w	r3, r2, r3
 8001836:	43db      	mvns	r3, r3
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	4013      	ands	r3, r2
 800183c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	689a      	ldr	r2, [r3, #8]
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	4313      	orrs	r3, r2
 800184e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f003 0303 	and.w	r3, r3, #3
 800185e:	2b02      	cmp	r3, #2
 8001860:	d123      	bne.n	80018aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	08da      	lsrs	r2, r3, #3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	3208      	adds	r2, #8
 800186a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800186e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	f003 0307 	and.w	r3, r3, #7
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	220f      	movs	r2, #15
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	43db      	mvns	r3, r3
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	4013      	ands	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	691a      	ldr	r2, [r3, #16]
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	f003 0307 	and.w	r3, r3, #7
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	4313      	orrs	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	08da      	lsrs	r2, r3, #3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3208      	adds	r2, #8
 80018a4:	6939      	ldr	r1, [r7, #16]
 80018a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	2203      	movs	r2, #3
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	43db      	mvns	r3, r3
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	4013      	ands	r3, r2
 80018c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f003 0203 	and.w	r2, r3, #3
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f000 809a 	beq.w	8001a20 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ec:	4b55      	ldr	r3, [pc, #340]	@ (8001a44 <HAL_GPIO_Init+0x2cc>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	4a54      	ldr	r2, [pc, #336]	@ (8001a44 <HAL_GPIO_Init+0x2cc>)
 80018f2:	f043 0301 	orr.w	r3, r3, #1
 80018f6:	6193      	str	r3, [r2, #24]
 80018f8:	4b52      	ldr	r3, [pc, #328]	@ (8001a44 <HAL_GPIO_Init+0x2cc>)
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	f003 0301 	and.w	r3, r3, #1
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001904:	4a50      	ldr	r2, [pc, #320]	@ (8001a48 <HAL_GPIO_Init+0x2d0>)
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	089b      	lsrs	r3, r3, #2
 800190a:	3302      	adds	r3, #2
 800190c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001910:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	f003 0303 	and.w	r3, r3, #3
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	220f      	movs	r2, #15
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	43db      	mvns	r3, r3
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	4013      	ands	r3, r2
 8001926:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800192e:	d013      	beq.n	8001958 <HAL_GPIO_Init+0x1e0>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a46      	ldr	r2, [pc, #280]	@ (8001a4c <HAL_GPIO_Init+0x2d4>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d00d      	beq.n	8001954 <HAL_GPIO_Init+0x1dc>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4a45      	ldr	r2, [pc, #276]	@ (8001a50 <HAL_GPIO_Init+0x2d8>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d007      	beq.n	8001950 <HAL_GPIO_Init+0x1d8>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a44      	ldr	r2, [pc, #272]	@ (8001a54 <HAL_GPIO_Init+0x2dc>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d101      	bne.n	800194c <HAL_GPIO_Init+0x1d4>
 8001948:	2303      	movs	r3, #3
 800194a:	e006      	b.n	800195a <HAL_GPIO_Init+0x1e2>
 800194c:	2305      	movs	r3, #5
 800194e:	e004      	b.n	800195a <HAL_GPIO_Init+0x1e2>
 8001950:	2302      	movs	r3, #2
 8001952:	e002      	b.n	800195a <HAL_GPIO_Init+0x1e2>
 8001954:	2301      	movs	r3, #1
 8001956:	e000      	b.n	800195a <HAL_GPIO_Init+0x1e2>
 8001958:	2300      	movs	r3, #0
 800195a:	697a      	ldr	r2, [r7, #20]
 800195c:	f002 0203 	and.w	r2, r2, #3
 8001960:	0092      	lsls	r2, r2, #2
 8001962:	4093      	lsls	r3, r2
 8001964:	693a      	ldr	r2, [r7, #16]
 8001966:	4313      	orrs	r3, r2
 8001968:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800196a:	4937      	ldr	r1, [pc, #220]	@ (8001a48 <HAL_GPIO_Init+0x2d0>)
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	089b      	lsrs	r3, r3, #2
 8001970:	3302      	adds	r3, #2
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001978:	4b37      	ldr	r3, [pc, #220]	@ (8001a58 <HAL_GPIO_Init+0x2e0>)
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	43db      	mvns	r3, r3
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	4013      	ands	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001990:	2b00      	cmp	r3, #0
 8001992:	d003      	beq.n	800199c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	4313      	orrs	r3, r2
 800199a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800199c:	4a2e      	ldr	r2, [pc, #184]	@ (8001a58 <HAL_GPIO_Init+0x2e0>)
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001a58 <HAL_GPIO_Init+0x2e0>)
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	43db      	mvns	r3, r3
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	4013      	ands	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d003      	beq.n	80019c6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80019c6:	4a24      	ldr	r2, [pc, #144]	@ (8001a58 <HAL_GPIO_Init+0x2e0>)
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019cc:	4b22      	ldr	r3, [pc, #136]	@ (8001a58 <HAL_GPIO_Init+0x2e0>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	43db      	mvns	r3, r3
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	4013      	ands	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d003      	beq.n	80019f0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80019e8:	693a      	ldr	r2, [r7, #16]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80019f0:	4a19      	ldr	r2, [pc, #100]	@ (8001a58 <HAL_GPIO_Init+0x2e0>)
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019f6:	4b18      	ldr	r3, [pc, #96]	@ (8001a58 <HAL_GPIO_Init+0x2e0>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	43db      	mvns	r3, r3
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	4013      	ands	r3, r2
 8001a04:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d003      	beq.n	8001a1a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a1a:	4a0f      	ldr	r2, [pc, #60]	@ (8001a58 <HAL_GPIO_Init+0x2e0>)
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	3301      	adds	r3, #1
 8001a24:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f47f aea9 	bne.w	8001788 <HAL_GPIO_Init+0x10>
  }
}
 8001a36:	bf00      	nop
 8001a38:	bf00      	nop
 8001a3a:	371c      	adds	r7, #28
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	40021000 	.word	0x40021000
 8001a48:	40010000 	.word	0x40010000
 8001a4c:	48000400 	.word	0x48000400
 8001a50:	48000800 	.word	0x48000800
 8001a54:	48000c00 	.word	0x48000c00
 8001a58:	40010400 	.word	0x40010400

08001a5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d101      	bne.n	8001a6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e081      	b.n	8001b72 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d106      	bne.n	8001a88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7ff fb6a 	bl	800115c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2224      	movs	r2, #36	@ 0x24
 8001a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f022 0201 	bic.w	r2, r2, #1
 8001a9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685a      	ldr	r2, [r3, #4]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001aac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	689a      	ldr	r2, [r3, #8]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001abc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d107      	bne.n	8001ad6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	689a      	ldr	r2, [r3, #8]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ad2:	609a      	str	r2, [r3, #8]
 8001ad4:	e006      	b.n	8001ae4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	689a      	ldr	r2, [r3, #8]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001ae2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d104      	bne.n	8001af6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001af4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	6812      	ldr	r2, [r2, #0]
 8001b00:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b08:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	68da      	ldr	r2, [r3, #12]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001b18:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	691a      	ldr	r2, [r3, #16]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	695b      	ldr	r3, [r3, #20]
 8001b22:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	430a      	orrs	r2, r1
 8001b32:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	69d9      	ldr	r1, [r3, #28]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a1a      	ldr	r2, [r3, #32]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	430a      	orrs	r2, r1
 8001b42:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f042 0201 	orr.w	r2, r2, #1
 8001b52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2200      	movs	r2, #0
 8001b58:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2220      	movs	r2, #32
 8001b5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2200      	movs	r2, #0
 8001b66:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b088      	sub	sp, #32
 8001b80:	af02      	add	r7, sp, #8
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	607a      	str	r2, [r7, #4]
 8001b86:	461a      	mov	r2, r3
 8001b88:	460b      	mov	r3, r1
 8001b8a:	817b      	strh	r3, [r7, #10]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	2b20      	cmp	r3, #32
 8001b9a:	f040 80da 	bne.w	8001d52 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d101      	bne.n	8001bac <HAL_I2C_Master_Transmit+0x30>
 8001ba8:	2302      	movs	r3, #2
 8001baa:	e0d3      	b.n	8001d54 <HAL_I2C_Master_Transmit+0x1d8>
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001bb4:	f7ff fcca 	bl	800154c <HAL_GetTick>
 8001bb8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	2319      	movs	r3, #25
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bc6:	68f8      	ldr	r0, [r7, #12]
 8001bc8:	f000 f9e6 	bl	8001f98 <I2C_WaitOnFlagUntilTimeout>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e0be      	b.n	8001d54 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	2221      	movs	r2, #33	@ 0x21
 8001bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2210      	movs	r2, #16
 8001be2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2200      	movs	r2, #0
 8001bea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	893a      	ldrh	r2, [r7, #8]
 8001bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	2bff      	cmp	r3, #255	@ 0xff
 8001c06:	d90e      	bls.n	8001c26 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	22ff      	movs	r2, #255	@ 0xff
 8001c0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	8979      	ldrh	r1, [r7, #10]
 8001c16:	4b51      	ldr	r3, [pc, #324]	@ (8001d5c <HAL_I2C_Master_Transmit+0x1e0>)
 8001c18:	9300      	str	r3, [sp, #0]
 8001c1a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c1e:	68f8      	ldr	r0, [r7, #12]
 8001c20:	f000 fbf6 	bl	8002410 <I2C_TransferConfig>
 8001c24:	e06c      	b.n	8001d00 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c34:	b2da      	uxtb	r2, r3
 8001c36:	8979      	ldrh	r1, [r7, #10]
 8001c38:	4b48      	ldr	r3, [pc, #288]	@ (8001d5c <HAL_I2C_Master_Transmit+0x1e0>)
 8001c3a:	9300      	str	r3, [sp, #0]
 8001c3c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c40:	68f8      	ldr	r0, [r7, #12]
 8001c42:	f000 fbe5 	bl	8002410 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001c46:	e05b      	b.n	8001d00 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	6a39      	ldr	r1, [r7, #32]
 8001c4c:	68f8      	ldr	r0, [r7, #12]
 8001c4e:	f000 f9f2 	bl	8002036 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e07b      	b.n	8001d54 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c60:	781a      	ldrb	r2, [r3, #0]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c6c:	1c5a      	adds	r2, r3, #1
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c84:	3b01      	subs	r3, #1
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d034      	beq.n	8001d00 <HAL_I2C_Master_Transmit+0x184>
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d130      	bne.n	8001d00 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	6a3b      	ldr	r3, [r7, #32]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2180      	movs	r1, #128	@ 0x80
 8001ca8:	68f8      	ldr	r0, [r7, #12]
 8001caa:	f000 f975 	bl	8001f98 <I2C_WaitOnFlagUntilTimeout>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e04d      	b.n	8001d54 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	2bff      	cmp	r3, #255	@ 0xff
 8001cc0:	d90e      	bls.n	8001ce0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	22ff      	movs	r2, #255	@ 0xff
 8001cc6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	8979      	ldrh	r1, [r7, #10]
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	9300      	str	r3, [sp, #0]
 8001cd4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cd8:	68f8      	ldr	r0, [r7, #12]
 8001cda:	f000 fb99 	bl	8002410 <I2C_TransferConfig>
 8001cde:	e00f      	b.n	8001d00 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ce4:	b29a      	uxth	r2, r3
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cee:	b2da      	uxtb	r2, r3
 8001cf0:	8979      	ldrh	r1, [r7, #10]
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cfa:	68f8      	ldr	r0, [r7, #12]
 8001cfc:	f000 fb88 	bl	8002410 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d19e      	bne.n	8001c48 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d0a:	697a      	ldr	r2, [r7, #20]
 8001d0c:	6a39      	ldr	r1, [r7, #32]
 8001d0e:	68f8      	ldr	r0, [r7, #12]
 8001d10:	f000 f9d8 	bl	80020c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e01a      	b.n	8001d54 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	2220      	movs	r2, #32
 8001d24:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	6859      	ldr	r1, [r3, #4]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	4b0b      	ldr	r3, [pc, #44]	@ (8001d60 <HAL_I2C_Master_Transmit+0x1e4>)
 8001d32:	400b      	ands	r3, r1
 8001d34:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2220      	movs	r2, #32
 8001d3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2200      	movs	r2, #0
 8001d42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	e000      	b.n	8001d54 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8001d52:	2302      	movs	r3, #2
  }
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	80002000 	.word	0x80002000
 8001d60:	fe00e800 	.word	0xfe00e800

08001d64 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b088      	sub	sp, #32
 8001d68:	af02      	add	r7, sp, #8
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	607a      	str	r2, [r7, #4]
 8001d6e:	461a      	mov	r2, r3
 8001d70:	460b      	mov	r3, r1
 8001d72:	817b      	strh	r3, [r7, #10]
 8001d74:	4613      	mov	r3, r2
 8001d76:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	2b20      	cmp	r3, #32
 8001d82:	f040 80db 	bne.w	8001f3c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <HAL_I2C_Master_Receive+0x30>
 8001d90:	2302      	movs	r3, #2
 8001d92:	e0d4      	b.n	8001f3e <HAL_I2C_Master_Receive+0x1da>
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d9c:	f7ff fbd6 	bl	800154c <HAL_GetTick>
 8001da0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	2319      	movs	r3, #25
 8001da8:	2201      	movs	r2, #1
 8001daa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001dae:	68f8      	ldr	r0, [r7, #12]
 8001db0:	f000 f8f2 	bl	8001f98 <I2C_WaitOnFlagUntilTimeout>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e0bf      	b.n	8001f3e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2222      	movs	r2, #34	@ 0x22
 8001dc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2210      	movs	r2, #16
 8001dca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	893a      	ldrh	r2, [r7, #8]
 8001dde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2200      	movs	r2, #0
 8001de4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	2bff      	cmp	r3, #255	@ 0xff
 8001dee:	d90e      	bls.n	8001e0e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	22ff      	movs	r2, #255	@ 0xff
 8001df4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dfa:	b2da      	uxtb	r2, r3
 8001dfc:	8979      	ldrh	r1, [r7, #10]
 8001dfe:	4b52      	ldr	r3, [pc, #328]	@ (8001f48 <HAL_I2C_Master_Receive+0x1e4>)
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e06:	68f8      	ldr	r0, [r7, #12]
 8001e08:	f000 fb02 	bl	8002410 <I2C_TransferConfig>
 8001e0c:	e06d      	b.n	8001eea <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e12:	b29a      	uxth	r2, r3
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	8979      	ldrh	r1, [r7, #10]
 8001e20:	4b49      	ldr	r3, [pc, #292]	@ (8001f48 <HAL_I2C_Master_Receive+0x1e4>)
 8001e22:	9300      	str	r3, [sp, #0]
 8001e24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e28:	68f8      	ldr	r0, [r7, #12]
 8001e2a:	f000 faf1 	bl	8002410 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001e2e:	e05c      	b.n	8001eea <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e30:	697a      	ldr	r2, [r7, #20]
 8001e32:	6a39      	ldr	r1, [r7, #32]
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	f000 f989 	bl	800214c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e07c      	b.n	8001f3e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e56:	1c5a      	adds	r2, r3, #1
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e60:	3b01      	subs	r3, #1
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	b29a      	uxth	r2, r3
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d034      	beq.n	8001eea <HAL_I2C_Master_Receive+0x186>
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d130      	bne.n	8001eea <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	9300      	str	r3, [sp, #0]
 8001e8c:	6a3b      	ldr	r3, [r7, #32]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2180      	movs	r1, #128	@ 0x80
 8001e92:	68f8      	ldr	r0, [r7, #12]
 8001e94:	f000 f880 	bl	8001f98 <I2C_WaitOnFlagUntilTimeout>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e04d      	b.n	8001f3e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	2bff      	cmp	r3, #255	@ 0xff
 8001eaa:	d90e      	bls.n	8001eca <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	22ff      	movs	r2, #255	@ 0xff
 8001eb0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eb6:	b2da      	uxtb	r2, r3
 8001eb8:	8979      	ldrh	r1, [r7, #10]
 8001eba:	2300      	movs	r3, #0
 8001ebc:	9300      	str	r3, [sp, #0]
 8001ebe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ec2:	68f8      	ldr	r0, [r7, #12]
 8001ec4:	f000 faa4 	bl	8002410 <I2C_TransferConfig>
 8001ec8:	e00f      	b.n	8001eea <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ed8:	b2da      	uxtb	r2, r3
 8001eda:	8979      	ldrh	r1, [r7, #10]
 8001edc:	2300      	movs	r3, #0
 8001ede:	9300      	str	r3, [sp, #0]
 8001ee0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ee4:	68f8      	ldr	r0, [r7, #12]
 8001ee6:	f000 fa93 	bl	8002410 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d19d      	bne.n	8001e30 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ef4:	697a      	ldr	r2, [r7, #20]
 8001ef6:	6a39      	ldr	r1, [r7, #32]
 8001ef8:	68f8      	ldr	r0, [r7, #12]
 8001efa:	f000 f8e3 	bl	80020c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e01a      	b.n	8001f3e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2220      	movs	r2, #32
 8001f0e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	6859      	ldr	r1, [r3, #4]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f4c <HAL_I2C_Master_Receive+0x1e8>)
 8001f1c:	400b      	ands	r3, r1
 8001f1e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2220      	movs	r2, #32
 8001f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2200      	movs	r2, #0
 8001f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	e000      	b.n	8001f3e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001f3c:	2302      	movs	r3, #2
  }
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	80002400 	.word	0x80002400
 8001f4c:	fe00e800 	.word	0xfe00e800

08001f50 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	699b      	ldr	r3, [r3, #24]
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d103      	bne.n	8001f6e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	f003 0301 	and.w	r3, r3, #1
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d007      	beq.n	8001f8c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	699a      	ldr	r2, [r3, #24]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f042 0201 	orr.w	r2, r2, #1
 8001f8a:	619a      	str	r2, [r3, #24]
  }
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	60f8      	str	r0, [r7, #12]
 8001fa0:	60b9      	str	r1, [r7, #8]
 8001fa2:	603b      	str	r3, [r7, #0]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001fa8:	e031      	b.n	800200e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fb0:	d02d      	beq.n	800200e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fb2:	f7ff facb 	bl	800154c <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d302      	bcc.n	8001fc8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d122      	bne.n	800200e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	699a      	ldr	r2, [r3, #24]
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	68ba      	ldr	r2, [r7, #8]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	bf0c      	ite	eq
 8001fd8:	2301      	moveq	r3, #1
 8001fda:	2300      	movne	r3, #0
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	461a      	mov	r2, r3
 8001fe0:	79fb      	ldrb	r3, [r7, #7]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d113      	bne.n	800200e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fea:	f043 0220 	orr.w	r2, r3, #32
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2220      	movs	r2, #32
 8001ff6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e00f      	b.n	800202e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	699a      	ldr	r2, [r3, #24]
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	4013      	ands	r3, r2
 8002018:	68ba      	ldr	r2, [r7, #8]
 800201a:	429a      	cmp	r2, r3
 800201c:	bf0c      	ite	eq
 800201e:	2301      	moveq	r3, #1
 8002020:	2300      	movne	r3, #0
 8002022:	b2db      	uxtb	r3, r3
 8002024:	461a      	mov	r2, r3
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	429a      	cmp	r2, r3
 800202a:	d0be      	beq.n	8001faa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b084      	sub	sp, #16
 800203a:	af00      	add	r7, sp, #0
 800203c:	60f8      	str	r0, [r7, #12]
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002042:	e033      	b.n	80020ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	68b9      	ldr	r1, [r7, #8]
 8002048:	68f8      	ldr	r0, [r7, #12]
 800204a:	f000 f901 	bl	8002250 <I2C_IsErrorOccurred>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e031      	b.n	80020bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800205e:	d025      	beq.n	80020ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002060:	f7ff fa74 	bl	800154c <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	429a      	cmp	r2, r3
 800206e:	d302      	bcc.n	8002076 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d11a      	bne.n	80020ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b02      	cmp	r3, #2
 8002082:	d013      	beq.n	80020ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002088:	f043 0220 	orr.w	r2, r3, #32
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2220      	movs	r2, #32
 8002094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2200      	movs	r2, #0
 800209c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e007      	b.n	80020bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d1c4      	bne.n	8002044 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020d0:	e02f      	b.n	8002132 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	68b9      	ldr	r1, [r7, #8]
 80020d6:	68f8      	ldr	r0, [r7, #12]
 80020d8:	f000 f8ba 	bl	8002250 <I2C_IsErrorOccurred>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e02d      	b.n	8002142 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020e6:	f7ff fa31 	bl	800154c <HAL_GetTick>
 80020ea:	4602      	mov	r2, r0
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	68ba      	ldr	r2, [r7, #8]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d302      	bcc.n	80020fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d11a      	bne.n	8002132 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	f003 0320 	and.w	r3, r3, #32
 8002106:	2b20      	cmp	r3, #32
 8002108:	d013      	beq.n	8002132 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800210e:	f043 0220 	orr.w	r2, r3, #32
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2220      	movs	r2, #32
 800211a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2200      	movs	r2, #0
 8002122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e007      	b.n	8002142 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	f003 0320 	and.w	r3, r3, #32
 800213c:	2b20      	cmp	r3, #32
 800213e:	d1c8      	bne.n	80020d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002158:	e06b      	b.n	8002232 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	68b9      	ldr	r1, [r7, #8]
 800215e:	68f8      	ldr	r0, [r7, #12]
 8002160:	f000 f876 	bl	8002250 <I2C_IsErrorOccurred>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e069      	b.n	8002242 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	f003 0320 	and.w	r3, r3, #32
 8002178:	2b20      	cmp	r3, #32
 800217a:	d138      	bne.n	80021ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	699b      	ldr	r3, [r3, #24]
 8002182:	f003 0304 	and.w	r3, r3, #4
 8002186:	2b04      	cmp	r3, #4
 8002188:	d105      	bne.n	8002196 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002192:	2300      	movs	r3, #0
 8002194:	e055      	b.n	8002242 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	f003 0310 	and.w	r3, r3, #16
 80021a0:	2b10      	cmp	r3, #16
 80021a2:	d107      	bne.n	80021b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2210      	movs	r2, #16
 80021aa:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2204      	movs	r2, #4
 80021b0:	645a      	str	r2, [r3, #68]	@ 0x44
 80021b2:	e002      	b.n	80021ba <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2200      	movs	r2, #0
 80021b8:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2220      	movs	r2, #32
 80021c0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6859      	ldr	r1, [r3, #4]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	4b1f      	ldr	r3, [pc, #124]	@ (800224c <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 80021ce:	400b      	ands	r3, r1
 80021d0:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2220      	movs	r2, #32
 80021d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e029      	b.n	8002242 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021ee:	f7ff f9ad 	bl	800154c <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	68ba      	ldr	r2, [r7, #8]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d302      	bcc.n	8002204 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d116      	bne.n	8002232 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	f003 0304 	and.w	r3, r3, #4
 800220e:	2b04      	cmp	r3, #4
 8002210:	d00f      	beq.n	8002232 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002216:	f043 0220 	orr.w	r2, r3, #32
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2220      	movs	r2, #32
 8002222:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e007      	b.n	8002242 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	f003 0304 	and.w	r3, r3, #4
 800223c:	2b04      	cmp	r3, #4
 800223e:	d18c      	bne.n	800215a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	fe00e800 	.word	0xfe00e800

08002250 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08a      	sub	sp, #40	@ 0x28
 8002254:	af00      	add	r7, sp, #0
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800225c:	2300      	movs	r3, #0
 800225e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	699b      	ldr	r3, [r3, #24]
 8002268:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800226a:	2300      	movs	r3, #0
 800226c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	f003 0310 	and.w	r3, r3, #16
 8002278:	2b00      	cmp	r3, #0
 800227a:	d068      	beq.n	800234e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2210      	movs	r2, #16
 8002282:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002284:	e049      	b.n	800231a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800228c:	d045      	beq.n	800231a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800228e:	f7ff f95d 	bl	800154c <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	68ba      	ldr	r2, [r7, #8]
 800229a:	429a      	cmp	r2, r3
 800229c:	d302      	bcc.n	80022a4 <I2C_IsErrorOccurred+0x54>
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d13a      	bne.n	800231a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022ae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80022b6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80022c6:	d121      	bne.n	800230c <I2C_IsErrorOccurred+0xbc>
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80022ce:	d01d      	beq.n	800230c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80022d0:	7cfb      	ldrb	r3, [r7, #19]
 80022d2:	2b20      	cmp	r3, #32
 80022d4:	d01a      	beq.n	800230c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022e4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80022e6:	f7ff f931 	bl	800154c <HAL_GetTick>
 80022ea:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022ec:	e00e      	b.n	800230c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80022ee:	f7ff f92d 	bl	800154c <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b19      	cmp	r3, #25
 80022fa:	d907      	bls.n	800230c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80022fc:	6a3b      	ldr	r3, [r7, #32]
 80022fe:	f043 0320 	orr.w	r3, r3, #32
 8002302:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800230a:	e006      	b.n	800231a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	699b      	ldr	r3, [r3, #24]
 8002312:	f003 0320 	and.w	r3, r3, #32
 8002316:	2b20      	cmp	r3, #32
 8002318:	d1e9      	bne.n	80022ee <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f003 0320 	and.w	r3, r3, #32
 8002324:	2b20      	cmp	r3, #32
 8002326:	d003      	beq.n	8002330 <I2C_IsErrorOccurred+0xe0>
 8002328:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800232c:	2b00      	cmp	r3, #0
 800232e:	d0aa      	beq.n	8002286 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002330:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002334:	2b00      	cmp	r3, #0
 8002336:	d103      	bne.n	8002340 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2220      	movs	r2, #32
 800233e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002340:	6a3b      	ldr	r3, [r7, #32]
 8002342:	f043 0304 	orr.w	r3, r3, #4
 8002346:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800235c:	2b00      	cmp	r3, #0
 800235e:	d00b      	beq.n	8002378 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002360:	6a3b      	ldr	r3, [r7, #32]
 8002362:	f043 0301 	orr.w	r3, r3, #1
 8002366:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002370:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00b      	beq.n	800239a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002382:	6a3b      	ldr	r3, [r7, #32]
 8002384:	f043 0308 	orr.w	r3, r3, #8
 8002388:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002392:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d00b      	beq.n	80023bc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80023a4:	6a3b      	ldr	r3, [r7, #32]
 80023a6:	f043 0302 	orr.w	r3, r3, #2
 80023aa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80023bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d01c      	beq.n	80023fe <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80023c4:	68f8      	ldr	r0, [r7, #12]
 80023c6:	f7ff fdc3 	bl	8001f50 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	6859      	ldr	r1, [r3, #4]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	4b0d      	ldr	r3, [pc, #52]	@ (800240c <I2C_IsErrorOccurred+0x1bc>)
 80023d6:	400b      	ands	r3, r1
 80023d8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023de:	6a3b      	ldr	r3, [r7, #32]
 80023e0:	431a      	orrs	r2, r3
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2220      	movs	r2, #32
 80023ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80023fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002402:	4618      	mov	r0, r3
 8002404:	3728      	adds	r7, #40	@ 0x28
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	fe00e800 	.word	0xfe00e800

08002410 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002410:	b480      	push	{r7}
 8002412:	b087      	sub	sp, #28
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	607b      	str	r3, [r7, #4]
 800241a:	460b      	mov	r3, r1
 800241c:	817b      	strh	r3, [r7, #10]
 800241e:	4613      	mov	r3, r2
 8002420:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002422:	897b      	ldrh	r3, [r7, #10]
 8002424:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002428:	7a7b      	ldrb	r3, [r7, #9]
 800242a:	041b      	lsls	r3, r3, #16
 800242c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002430:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002436:	6a3b      	ldr	r3, [r7, #32]
 8002438:	4313      	orrs	r3, r2
 800243a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800243e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	685a      	ldr	r2, [r3, #4]
 8002446:	6a3b      	ldr	r3, [r7, #32]
 8002448:	0d5b      	lsrs	r3, r3, #21
 800244a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800244e:	4b08      	ldr	r3, [pc, #32]	@ (8002470 <I2C_TransferConfig+0x60>)
 8002450:	430b      	orrs	r3, r1
 8002452:	43db      	mvns	r3, r3
 8002454:	ea02 0103 	and.w	r1, r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	697a      	ldr	r2, [r7, #20]
 800245e:	430a      	orrs	r2, r1
 8002460:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002462:	bf00      	nop
 8002464:	371c      	adds	r7, #28
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	03ff63ff 	.word	0x03ff63ff

08002474 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b20      	cmp	r3, #32
 8002488:	d138      	bne.n	80024fc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002490:	2b01      	cmp	r3, #1
 8002492:	d101      	bne.n	8002498 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002494:	2302      	movs	r3, #2
 8002496:	e032      	b.n	80024fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2224      	movs	r2, #36	@ 0x24
 80024a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f022 0201 	bic.w	r2, r2, #1
 80024b6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80024c6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6819      	ldr	r1, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	683a      	ldr	r2, [r7, #0]
 80024d4:	430a      	orrs	r2, r1
 80024d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f042 0201 	orr.w	r2, r2, #1
 80024e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2220      	movs	r2, #32
 80024ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80024f8:	2300      	movs	r3, #0
 80024fa:	e000      	b.n	80024fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80024fc:	2302      	movs	r3, #2
  }
}
 80024fe:	4618      	mov	r0, r3
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800250a:	b480      	push	{r7}
 800250c:	b085      	sub	sp, #20
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
 8002512:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800251a:	b2db      	uxtb	r3, r3
 800251c:	2b20      	cmp	r3, #32
 800251e:	d139      	bne.n	8002594 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002526:	2b01      	cmp	r3, #1
 8002528:	d101      	bne.n	800252e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800252a:	2302      	movs	r3, #2
 800252c:	e033      	b.n	8002596 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2224      	movs	r2, #36	@ 0x24
 800253a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f022 0201 	bic.w	r2, r2, #1
 800254c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800255c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	021b      	lsls	r3, r3, #8
 8002562:	68fa      	ldr	r2, [r7, #12]
 8002564:	4313      	orrs	r3, r2
 8002566:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f042 0201 	orr.w	r2, r2, #1
 800257e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2220      	movs	r2, #32
 8002584:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002590:	2300      	movs	r3, #0
 8002592:	e000      	b.n	8002596 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002594:	2302      	movs	r3, #2
  }
}
 8002596:	4618      	mov	r0, r3
 8002598:	3714      	adds	r7, #20
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
	...

080025a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025b4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d102      	bne.n	80025ca <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	f001 b823 	b.w	8003610 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	2b00      	cmp	r3, #0
 80025dc:	f000 817d 	beq.w	80028da <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80025e0:	4bbc      	ldr	r3, [pc, #752]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f003 030c 	and.w	r3, r3, #12
 80025e8:	2b04      	cmp	r3, #4
 80025ea:	d00c      	beq.n	8002606 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025ec:	4bb9      	ldr	r3, [pc, #740]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f003 030c 	and.w	r3, r3, #12
 80025f4:	2b08      	cmp	r3, #8
 80025f6:	d15c      	bne.n	80026b2 <HAL_RCC_OscConfig+0x10e>
 80025f8:	4bb6      	ldr	r3, [pc, #728]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002600:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002604:	d155      	bne.n	80026b2 <HAL_RCC_OscConfig+0x10e>
 8002606:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800260a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002612:	fa93 f3a3 	rbit	r3, r3
 8002616:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800261a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800261e:	fab3 f383 	clz	r3, r3
 8002622:	b2db      	uxtb	r3, r3
 8002624:	095b      	lsrs	r3, r3, #5
 8002626:	b2db      	uxtb	r3, r3
 8002628:	f043 0301 	orr.w	r3, r3, #1
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b01      	cmp	r3, #1
 8002630:	d102      	bne.n	8002638 <HAL_RCC_OscConfig+0x94>
 8002632:	4ba8      	ldr	r3, [pc, #672]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	e015      	b.n	8002664 <HAL_RCC_OscConfig+0xc0>
 8002638:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800263c:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002640:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002644:	fa93 f3a3 	rbit	r3, r3
 8002648:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800264c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002650:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002654:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002658:	fa93 f3a3 	rbit	r3, r3
 800265c:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002660:	4b9c      	ldr	r3, [pc, #624]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 8002662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002664:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002668:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800266c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002670:	fa92 f2a2 	rbit	r2, r2
 8002674:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002678:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800267c:	fab2 f282 	clz	r2, r2
 8002680:	b2d2      	uxtb	r2, r2
 8002682:	f042 0220 	orr.w	r2, r2, #32
 8002686:	b2d2      	uxtb	r2, r2
 8002688:	f002 021f 	and.w	r2, r2, #31
 800268c:	2101      	movs	r1, #1
 800268e:	fa01 f202 	lsl.w	r2, r1, r2
 8002692:	4013      	ands	r3, r2
 8002694:	2b00      	cmp	r3, #0
 8002696:	f000 811f 	beq.w	80028d8 <HAL_RCC_OscConfig+0x334>
 800269a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800269e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	f040 8116 	bne.w	80028d8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	f000 bfaf 	b.w	8003610 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026c2:	d106      	bne.n	80026d2 <HAL_RCC_OscConfig+0x12e>
 80026c4:	4b83      	ldr	r3, [pc, #524]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a82      	ldr	r2, [pc, #520]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 80026ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026ce:	6013      	str	r3, [r2, #0]
 80026d0:	e036      	b.n	8002740 <HAL_RCC_OscConfig+0x19c>
 80026d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10c      	bne.n	80026fc <HAL_RCC_OscConfig+0x158>
 80026e2:	4b7c      	ldr	r3, [pc, #496]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a7b      	ldr	r2, [pc, #492]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 80026e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026ec:	6013      	str	r3, [r2, #0]
 80026ee:	4b79      	ldr	r3, [pc, #484]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a78      	ldr	r2, [pc, #480]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 80026f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026f8:	6013      	str	r3, [r2, #0]
 80026fa:	e021      	b.n	8002740 <HAL_RCC_OscConfig+0x19c>
 80026fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002700:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800270c:	d10c      	bne.n	8002728 <HAL_RCC_OscConfig+0x184>
 800270e:	4b71      	ldr	r3, [pc, #452]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a70      	ldr	r2, [pc, #448]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 8002714:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002718:	6013      	str	r3, [r2, #0]
 800271a:	4b6e      	ldr	r3, [pc, #440]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a6d      	ldr	r2, [pc, #436]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 8002720:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002724:	6013      	str	r3, [r2, #0]
 8002726:	e00b      	b.n	8002740 <HAL_RCC_OscConfig+0x19c>
 8002728:	4b6a      	ldr	r3, [pc, #424]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a69      	ldr	r2, [pc, #420]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 800272e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002732:	6013      	str	r3, [r2, #0]
 8002734:	4b67      	ldr	r3, [pc, #412]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a66      	ldr	r2, [pc, #408]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 800273a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800273e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002740:	4b64      	ldr	r3, [pc, #400]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 8002742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002744:	f023 020f 	bic.w	r2, r3, #15
 8002748:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800274c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	495f      	ldr	r1, [pc, #380]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 8002756:	4313      	orrs	r3, r2
 8002758:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800275a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800275e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d059      	beq.n	800281e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276a:	f7fe feef 	bl	800154c <HAL_GetTick>
 800276e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002772:	e00a      	b.n	800278a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002774:	f7fe feea 	bl	800154c <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b64      	cmp	r3, #100	@ 0x64
 8002782:	d902      	bls.n	800278a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	f000 bf43 	b.w	8003610 <HAL_RCC_OscConfig+0x106c>
 800278a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800278e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002792:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002796:	fa93 f3a3 	rbit	r3, r3
 800279a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 800279e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027a2:	fab3 f383 	clz	r3, r3
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	095b      	lsrs	r3, r3, #5
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d102      	bne.n	80027bc <HAL_RCC_OscConfig+0x218>
 80027b6:	4b47      	ldr	r3, [pc, #284]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	e015      	b.n	80027e8 <HAL_RCC_OscConfig+0x244>
 80027bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80027c0:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80027c8:	fa93 f3a3 	rbit	r3, r3
 80027cc:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80027d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80027d4:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80027d8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80027dc:	fa93 f3a3 	rbit	r3, r3
 80027e0:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80027e4:	4b3b      	ldr	r3, [pc, #236]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 80027e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80027ec:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80027f0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80027f4:	fa92 f2a2 	rbit	r2, r2
 80027f8:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80027fc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002800:	fab2 f282 	clz	r2, r2
 8002804:	b2d2      	uxtb	r2, r2
 8002806:	f042 0220 	orr.w	r2, r2, #32
 800280a:	b2d2      	uxtb	r2, r2
 800280c:	f002 021f 	and.w	r2, r2, #31
 8002810:	2101      	movs	r1, #1
 8002812:	fa01 f202 	lsl.w	r2, r1, r2
 8002816:	4013      	ands	r3, r2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0ab      	beq.n	8002774 <HAL_RCC_OscConfig+0x1d0>
 800281c:	e05d      	b.n	80028da <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800281e:	f7fe fe95 	bl	800154c <HAL_GetTick>
 8002822:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002826:	e00a      	b.n	800283e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002828:	f7fe fe90 	bl	800154c <HAL_GetTick>
 800282c:	4602      	mov	r2, r0
 800282e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	2b64      	cmp	r3, #100	@ 0x64
 8002836:	d902      	bls.n	800283e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002838:	2303      	movs	r3, #3
 800283a:	f000 bee9 	b.w	8003610 <HAL_RCC_OscConfig+0x106c>
 800283e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002842:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002846:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800284a:	fa93 f3a3 	rbit	r3, r3
 800284e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002852:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002856:	fab3 f383 	clz	r3, r3
 800285a:	b2db      	uxtb	r3, r3
 800285c:	095b      	lsrs	r3, r3, #5
 800285e:	b2db      	uxtb	r3, r3
 8002860:	f043 0301 	orr.w	r3, r3, #1
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b01      	cmp	r3, #1
 8002868:	d102      	bne.n	8002870 <HAL_RCC_OscConfig+0x2cc>
 800286a:	4b1a      	ldr	r3, [pc, #104]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	e015      	b.n	800289c <HAL_RCC_OscConfig+0x2f8>
 8002870:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002874:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002878:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800287c:	fa93 f3a3 	rbit	r3, r3
 8002880:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002884:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002888:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800288c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002890:	fa93 f3a3 	rbit	r3, r3
 8002894:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002898:	4b0e      	ldr	r3, [pc, #56]	@ (80028d4 <HAL_RCC_OscConfig+0x330>)
 800289a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80028a0:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80028a4:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80028a8:	fa92 f2a2 	rbit	r2, r2
 80028ac:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80028b0:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80028b4:	fab2 f282 	clz	r2, r2
 80028b8:	b2d2      	uxtb	r2, r2
 80028ba:	f042 0220 	orr.w	r2, r2, #32
 80028be:	b2d2      	uxtb	r2, r2
 80028c0:	f002 021f 	and.w	r2, r2, #31
 80028c4:	2101      	movs	r1, #1
 80028c6:	fa01 f202 	lsl.w	r2, r1, r2
 80028ca:	4013      	ands	r3, r2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d1ab      	bne.n	8002828 <HAL_RCC_OscConfig+0x284>
 80028d0:	e003      	b.n	80028da <HAL_RCC_OscConfig+0x336>
 80028d2:	bf00      	nop
 80028d4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	f000 817d 	beq.w	8002bea <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80028f0:	4ba6      	ldr	r3, [pc, #664]	@ (8002b8c <HAL_RCC_OscConfig+0x5e8>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f003 030c 	and.w	r3, r3, #12
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d00b      	beq.n	8002914 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80028fc:	4ba3      	ldr	r3, [pc, #652]	@ (8002b8c <HAL_RCC_OscConfig+0x5e8>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 030c 	and.w	r3, r3, #12
 8002904:	2b08      	cmp	r3, #8
 8002906:	d172      	bne.n	80029ee <HAL_RCC_OscConfig+0x44a>
 8002908:	4ba0      	ldr	r3, [pc, #640]	@ (8002b8c <HAL_RCC_OscConfig+0x5e8>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d16c      	bne.n	80029ee <HAL_RCC_OscConfig+0x44a>
 8002914:	2302      	movs	r3, #2
 8002916:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800291a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800291e:	fa93 f3a3 	rbit	r3, r3
 8002922:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002926:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800292a:	fab3 f383 	clz	r3, r3
 800292e:	b2db      	uxtb	r3, r3
 8002930:	095b      	lsrs	r3, r3, #5
 8002932:	b2db      	uxtb	r3, r3
 8002934:	f043 0301 	orr.w	r3, r3, #1
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b01      	cmp	r3, #1
 800293c:	d102      	bne.n	8002944 <HAL_RCC_OscConfig+0x3a0>
 800293e:	4b93      	ldr	r3, [pc, #588]	@ (8002b8c <HAL_RCC_OscConfig+0x5e8>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	e013      	b.n	800296c <HAL_RCC_OscConfig+0x3c8>
 8002944:	2302      	movs	r3, #2
 8002946:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800294e:	fa93 f3a3 	rbit	r3, r3
 8002952:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002956:	2302      	movs	r3, #2
 8002958:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800295c:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002960:	fa93 f3a3 	rbit	r3, r3
 8002964:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002968:	4b88      	ldr	r3, [pc, #544]	@ (8002b8c <HAL_RCC_OscConfig+0x5e8>)
 800296a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296c:	2202      	movs	r2, #2
 800296e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002972:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002976:	fa92 f2a2 	rbit	r2, r2
 800297a:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800297e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002982:	fab2 f282 	clz	r2, r2
 8002986:	b2d2      	uxtb	r2, r2
 8002988:	f042 0220 	orr.w	r2, r2, #32
 800298c:	b2d2      	uxtb	r2, r2
 800298e:	f002 021f 	and.w	r2, r2, #31
 8002992:	2101      	movs	r1, #1
 8002994:	fa01 f202 	lsl.w	r2, r1, r2
 8002998:	4013      	ands	r3, r2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d00a      	beq.n	80029b4 <HAL_RCC_OscConfig+0x410>
 800299e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d002      	beq.n	80029b4 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	f000 be2e 	b.w	8003610 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b4:	4b75      	ldr	r3, [pc, #468]	@ (8002b8c <HAL_RCC_OscConfig+0x5e8>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	21f8      	movs	r1, #248	@ 0xf8
 80029ca:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ce:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80029d2:	fa91 f1a1 	rbit	r1, r1
 80029d6:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80029da:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80029de:	fab1 f181 	clz	r1, r1
 80029e2:	b2c9      	uxtb	r1, r1
 80029e4:	408b      	lsls	r3, r1
 80029e6:	4969      	ldr	r1, [pc, #420]	@ (8002b8c <HAL_RCC_OscConfig+0x5e8>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ec:	e0fd      	b.n	8002bea <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f000 8088 	beq.w	8002b10 <HAL_RCC_OscConfig+0x56c>
 8002a00:	2301      	movs	r3, #1
 8002a02:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a06:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002a0a:	fa93 f3a3 	rbit	r3, r3
 8002a0e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002a12:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a16:	fab3 f383 	clz	r3, r3
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002a20:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	461a      	mov	r2, r3
 8002a28:	2301      	movs	r3, #1
 8002a2a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a2c:	f7fe fd8e 	bl	800154c <HAL_GetTick>
 8002a30:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a34:	e00a      	b.n	8002a4c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a36:	f7fe fd89 	bl	800154c <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d902      	bls.n	8002a4c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	f000 bde2 	b.w	8003610 <HAL_RCC_OscConfig+0x106c>
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a52:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002a56:	fa93 f3a3 	rbit	r3, r3
 8002a5a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002a5e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a62:	fab3 f383 	clz	r3, r3
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	095b      	lsrs	r3, r3, #5
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	f043 0301 	orr.w	r3, r3, #1
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d102      	bne.n	8002a7c <HAL_RCC_OscConfig+0x4d8>
 8002a76:	4b45      	ldr	r3, [pc, #276]	@ (8002b8c <HAL_RCC_OscConfig+0x5e8>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	e013      	b.n	8002aa4 <HAL_RCC_OscConfig+0x500>
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a82:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002a86:	fa93 f3a3 	rbit	r3, r3
 8002a8a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002a8e:	2302      	movs	r3, #2
 8002a90:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002a94:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002a98:	fa93 f3a3 	rbit	r3, r3
 8002a9c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002aa0:	4b3a      	ldr	r3, [pc, #232]	@ (8002b8c <HAL_RCC_OscConfig+0x5e8>)
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002aaa:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002aae:	fa92 f2a2 	rbit	r2, r2
 8002ab2:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002ab6:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002aba:	fab2 f282 	clz	r2, r2
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	f042 0220 	orr.w	r2, r2, #32
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	f002 021f 	and.w	r2, r2, #31
 8002aca:	2101      	movs	r1, #1
 8002acc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d0af      	beq.n	8002a36 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad6:	4b2d      	ldr	r3, [pc, #180]	@ (8002b8c <HAL_RCC_OscConfig+0x5e8>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ade:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	21f8      	movs	r1, #248	@ 0xf8
 8002aec:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af0:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002af4:	fa91 f1a1 	rbit	r1, r1
 8002af8:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002afc:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002b00:	fab1 f181 	clz	r1, r1
 8002b04:	b2c9      	uxtb	r1, r1
 8002b06:	408b      	lsls	r3, r1
 8002b08:	4920      	ldr	r1, [pc, #128]	@ (8002b8c <HAL_RCC_OscConfig+0x5e8>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	600b      	str	r3, [r1, #0]
 8002b0e:	e06c      	b.n	8002bea <HAL_RCC_OscConfig+0x646>
 8002b10:	2301      	movs	r3, #1
 8002b12:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b16:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002b1a:	fa93 f3a3 	rbit	r3, r3
 8002b1e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002b22:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b26:	fab3 f383 	clz	r3, r3
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002b30:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	461a      	mov	r2, r3
 8002b38:	2300      	movs	r3, #0
 8002b3a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b3c:	f7fe fd06 	bl	800154c <HAL_GetTick>
 8002b40:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b44:	e00a      	b.n	8002b5c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b46:	f7fe fd01 	bl	800154c <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d902      	bls.n	8002b5c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	f000 bd5a 	b.w	8003610 <HAL_RCC_OscConfig+0x106c>
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b62:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002b66:	fa93 f3a3 	rbit	r3, r3
 8002b6a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002b6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b72:	fab3 f383 	clz	r3, r3
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	095b      	lsrs	r3, r3, #5
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	f043 0301 	orr.w	r3, r3, #1
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d104      	bne.n	8002b90 <HAL_RCC_OscConfig+0x5ec>
 8002b86:	4b01      	ldr	r3, [pc, #4]	@ (8002b8c <HAL_RCC_OscConfig+0x5e8>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	e015      	b.n	8002bb8 <HAL_RCC_OscConfig+0x614>
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	2302      	movs	r3, #2
 8002b92:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b96:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002b9a:	fa93 f3a3 	rbit	r3, r3
 8002b9e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002ba8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002bac:	fa93 f3a3 	rbit	r3, r3
 8002bb0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002bb4:	4bc8      	ldr	r3, [pc, #800]	@ (8002ed8 <HAL_RCC_OscConfig+0x934>)
 8002bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb8:	2202      	movs	r2, #2
 8002bba:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002bbe:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002bc2:	fa92 f2a2 	rbit	r2, r2
 8002bc6:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002bca:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002bce:	fab2 f282 	clz	r2, r2
 8002bd2:	b2d2      	uxtb	r2, r2
 8002bd4:	f042 0220 	orr.w	r2, r2, #32
 8002bd8:	b2d2      	uxtb	r2, r2
 8002bda:	f002 021f 	and.w	r2, r2, #31
 8002bde:	2101      	movs	r1, #1
 8002be0:	fa01 f202 	lsl.w	r2, r1, r2
 8002be4:	4013      	ands	r3, r2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1ad      	bne.n	8002b46 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0308 	and.w	r3, r3, #8
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 8110 	beq.w	8002e20 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d079      	beq.n	8002d04 <HAL_RCC_OscConfig+0x760>
 8002c10:	2301      	movs	r3, #1
 8002c12:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c16:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002c1a:	fa93 f3a3 	rbit	r3, r3
 8002c1e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002c22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c26:	fab3 f383 	clz	r3, r3
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4bab      	ldr	r3, [pc, #684]	@ (8002edc <HAL_RCC_OscConfig+0x938>)
 8002c30:	4413      	add	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	461a      	mov	r2, r3
 8002c36:	2301      	movs	r3, #1
 8002c38:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c3a:	f7fe fc87 	bl	800154c <HAL_GetTick>
 8002c3e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c42:	e00a      	b.n	8002c5a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c44:	f7fe fc82 	bl	800154c <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d902      	bls.n	8002c5a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	f000 bcdb 	b.w	8003610 <HAL_RCC_OscConfig+0x106c>
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c60:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002c64:	fa93 f3a3 	rbit	r3, r3
 8002c68:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002c6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c70:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002c74:	2202      	movs	r2, #2
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c7c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	fa93 f2a3 	rbit	r2, r3
 8002c86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c8a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002c98:	2202      	movs	r2, #2
 8002c9a:	601a      	str	r2, [r3, #0]
 8002c9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	fa93 f2a3 	rbit	r2, r3
 8002caa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002cb2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cb4:	4b88      	ldr	r3, [pc, #544]	@ (8002ed8 <HAL_RCC_OscConfig+0x934>)
 8002cb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cbc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002cc0:	2102      	movs	r1, #2
 8002cc2:	6019      	str	r1, [r3, #0]
 8002cc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cc8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	fa93 f1a3 	rbit	r1, r3
 8002cd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cd6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002cda:	6019      	str	r1, [r3, #0]
  return result;
 8002cdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ce0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	fab3 f383 	clz	r3, r3
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	f003 031f 	and.w	r3, r3, #31
 8002cf6:	2101      	movs	r1, #1
 8002cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d0a0      	beq.n	8002c44 <HAL_RCC_OscConfig+0x6a0>
 8002d02:	e08d      	b.n	8002e20 <HAL_RCC_OscConfig+0x87c>
 8002d04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d08:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d14:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	fa93 f2a3 	rbit	r2, r3
 8002d1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d22:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002d26:	601a      	str	r2, [r3, #0]
  return result;
 8002d28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d2c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002d30:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d32:	fab3 f383 	clz	r3, r3
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	461a      	mov	r2, r3
 8002d3a:	4b68      	ldr	r3, [pc, #416]	@ (8002edc <HAL_RCC_OscConfig+0x938>)
 8002d3c:	4413      	add	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	461a      	mov	r2, r3
 8002d42:	2300      	movs	r3, #0
 8002d44:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d46:	f7fe fc01 	bl	800154c <HAL_GetTick>
 8002d4a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d4e:	e00a      	b.n	8002d66 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d50:	f7fe fbfc 	bl	800154c <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d902      	bls.n	8002d66 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	f000 bc55 	b.w	8003610 <HAL_RCC_OscConfig+0x106c>
 8002d66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d6a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002d6e:	2202      	movs	r2, #2
 8002d70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d76:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	fa93 f2a3 	rbit	r2, r3
 8002d80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d84:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002d88:	601a      	str	r2, [r3, #0]
 8002d8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d8e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002d92:	2202      	movs	r2, #2
 8002d94:	601a      	str	r2, [r3, #0]
 8002d96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d9a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	fa93 f2a3 	rbit	r2, r3
 8002da4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002da8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002dac:	601a      	str	r2, [r3, #0]
 8002dae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002db2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002db6:	2202      	movs	r2, #2
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dbe:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	fa93 f2a3 	rbit	r2, r3
 8002dc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dcc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002dd0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dd2:	4b41      	ldr	r3, [pc, #260]	@ (8002ed8 <HAL_RCC_OscConfig+0x934>)
 8002dd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002dd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dda:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002dde:	2102      	movs	r1, #2
 8002de0:	6019      	str	r1, [r3, #0]
 8002de2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002de6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	fa93 f1a3 	rbit	r1, r3
 8002df0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002df4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002df8:	6019      	str	r1, [r3, #0]
  return result;
 8002dfa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dfe:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	fab3 f383 	clz	r3, r3
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	f003 031f 	and.w	r3, r3, #31
 8002e14:	2101      	movs	r1, #1
 8002e16:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d197      	bne.n	8002d50 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e24:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0304 	and.w	r3, r3, #4
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f000 81a1 	beq.w	8003178 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e36:	2300      	movs	r3, #0
 8002e38:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e3c:	4b26      	ldr	r3, [pc, #152]	@ (8002ed8 <HAL_RCC_OscConfig+0x934>)
 8002e3e:	69db      	ldr	r3, [r3, #28]
 8002e40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d116      	bne.n	8002e76 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e48:	4b23      	ldr	r3, [pc, #140]	@ (8002ed8 <HAL_RCC_OscConfig+0x934>)
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	4a22      	ldr	r2, [pc, #136]	@ (8002ed8 <HAL_RCC_OscConfig+0x934>)
 8002e4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e52:	61d3      	str	r3, [r2, #28]
 8002e54:	4b20      	ldr	r3, [pc, #128]	@ (8002ed8 <HAL_RCC_OscConfig+0x934>)
 8002e56:	69db      	ldr	r3, [r3, #28]
 8002e58:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002e5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e60:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002e64:	601a      	str	r2, [r3, #0]
 8002e66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e6a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002e6e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002e70:	2301      	movs	r3, #1
 8002e72:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e76:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee0 <HAL_RCC_OscConfig+0x93c>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d11a      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e82:	4b17      	ldr	r3, [pc, #92]	@ (8002ee0 <HAL_RCC_OscConfig+0x93c>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a16      	ldr	r2, [pc, #88]	@ (8002ee0 <HAL_RCC_OscConfig+0x93c>)
 8002e88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e8c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e8e:	f7fe fb5d 	bl	800154c <HAL_GetTick>
 8002e92:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e96:	e009      	b.n	8002eac <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e98:	f7fe fb58 	bl	800154c <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2b64      	cmp	r3, #100	@ 0x64
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e3b1      	b.n	8003610 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eac:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee0 <HAL_RCC_OscConfig+0x93c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d0ef      	beq.n	8002e98 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ebc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d10d      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x940>
 8002ec8:	4b03      	ldr	r3, [pc, #12]	@ (8002ed8 <HAL_RCC_OscConfig+0x934>)
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	4a02      	ldr	r2, [pc, #8]	@ (8002ed8 <HAL_RCC_OscConfig+0x934>)
 8002ece:	f043 0301 	orr.w	r3, r3, #1
 8002ed2:	6213      	str	r3, [r2, #32]
 8002ed4:	e03c      	b.n	8002f50 <HAL_RCC_OscConfig+0x9ac>
 8002ed6:	bf00      	nop
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	10908120 	.word	0x10908120
 8002ee0:	40007000 	.word	0x40007000
 8002ee4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ee8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10c      	bne.n	8002f0e <HAL_RCC_OscConfig+0x96a>
 8002ef4:	4bc1      	ldr	r3, [pc, #772]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002ef6:	6a1b      	ldr	r3, [r3, #32]
 8002ef8:	4ac0      	ldr	r2, [pc, #768]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002efa:	f023 0301 	bic.w	r3, r3, #1
 8002efe:	6213      	str	r3, [r2, #32]
 8002f00:	4bbe      	ldr	r3, [pc, #760]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002f02:	6a1b      	ldr	r3, [r3, #32]
 8002f04:	4abd      	ldr	r2, [pc, #756]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002f06:	f023 0304 	bic.w	r3, r3, #4
 8002f0a:	6213      	str	r3, [r2, #32]
 8002f0c:	e020      	b.n	8002f50 <HAL_RCC_OscConfig+0x9ac>
 8002f0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f12:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	2b05      	cmp	r3, #5
 8002f1c:	d10c      	bne.n	8002f38 <HAL_RCC_OscConfig+0x994>
 8002f1e:	4bb7      	ldr	r3, [pc, #732]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002f20:	6a1b      	ldr	r3, [r3, #32]
 8002f22:	4ab6      	ldr	r2, [pc, #728]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002f24:	f043 0304 	orr.w	r3, r3, #4
 8002f28:	6213      	str	r3, [r2, #32]
 8002f2a:	4bb4      	ldr	r3, [pc, #720]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
 8002f2e:	4ab3      	ldr	r2, [pc, #716]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002f30:	f043 0301 	orr.w	r3, r3, #1
 8002f34:	6213      	str	r3, [r2, #32]
 8002f36:	e00b      	b.n	8002f50 <HAL_RCC_OscConfig+0x9ac>
 8002f38:	4bb0      	ldr	r3, [pc, #704]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	4aaf      	ldr	r2, [pc, #700]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002f3e:	f023 0301 	bic.w	r3, r3, #1
 8002f42:	6213      	str	r3, [r2, #32]
 8002f44:	4bad      	ldr	r3, [pc, #692]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	4aac      	ldr	r2, [pc, #688]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002f4a:	f023 0304 	bic.w	r3, r3, #4
 8002f4e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f000 8081 	beq.w	8003064 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f62:	f7fe faf3 	bl	800154c <HAL_GetTick>
 8002f66:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f6a:	e00b      	b.n	8002f84 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f6c:	f7fe faee 	bl	800154c <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d901      	bls.n	8002f84 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e345      	b.n	8003610 <HAL_RCC_OscConfig+0x106c>
 8002f84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f88:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002f8c:	2202      	movs	r2, #2
 8002f8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f94:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	fa93 f2a3 	rbit	r2, r3
 8002f9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fa2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fac:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fb8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	fa93 f2a3 	rbit	r2, r3
 8002fc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002fca:	601a      	str	r2, [r3, #0]
  return result;
 8002fcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002fd4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fd6:	fab3 f383 	clz	r3, r3
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	095b      	lsrs	r3, r3, #5
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	f043 0302 	orr.w	r3, r3, #2
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d102      	bne.n	8002ff0 <HAL_RCC_OscConfig+0xa4c>
 8002fea:	4b84      	ldr	r3, [pc, #528]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8002fec:	6a1b      	ldr	r3, [r3, #32]
 8002fee:	e013      	b.n	8003018 <HAL_RCC_OscConfig+0xa74>
 8002ff0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ff4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002ff8:	2202      	movs	r2, #2
 8002ffa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003000:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	fa93 f2a3 	rbit	r2, r3
 800300a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800300e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003012:	601a      	str	r2, [r3, #0]
 8003014:	4b79      	ldr	r3, [pc, #484]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8003016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003018:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800301c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003020:	2102      	movs	r1, #2
 8003022:	6011      	str	r1, [r2, #0]
 8003024:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003028:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800302c:	6812      	ldr	r2, [r2, #0]
 800302e:	fa92 f1a2 	rbit	r1, r2
 8003032:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003036:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800303a:	6011      	str	r1, [r2, #0]
  return result;
 800303c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003040:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003044:	6812      	ldr	r2, [r2, #0]
 8003046:	fab2 f282 	clz	r2, r2
 800304a:	b2d2      	uxtb	r2, r2
 800304c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003050:	b2d2      	uxtb	r2, r2
 8003052:	f002 021f 	and.w	r2, r2, #31
 8003056:	2101      	movs	r1, #1
 8003058:	fa01 f202 	lsl.w	r2, r1, r2
 800305c:	4013      	ands	r3, r2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d084      	beq.n	8002f6c <HAL_RCC_OscConfig+0x9c8>
 8003062:	e07f      	b.n	8003164 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003064:	f7fe fa72 	bl	800154c <HAL_GetTick>
 8003068:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800306c:	e00b      	b.n	8003086 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800306e:	f7fe fa6d 	bl	800154c <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800307e:	4293      	cmp	r3, r2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e2c4      	b.n	8003610 <HAL_RCC_OscConfig+0x106c>
 8003086:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800308a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800308e:	2202      	movs	r2, #2
 8003090:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003092:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003096:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	fa93 f2a3 	rbit	r2, r3
 80030a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a4:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80030a8:	601a      	str	r2, [r3, #0]
 80030aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ae:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80030b2:	2202      	movs	r2, #2
 80030b4:	601a      	str	r2, [r3, #0]
 80030b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ba:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	fa93 f2a3 	rbit	r2, r3
 80030c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030c8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80030cc:	601a      	str	r2, [r3, #0]
  return result;
 80030ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030d2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80030d6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030d8:	fab3 f383 	clz	r3, r3
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	095b      	lsrs	r3, r3, #5
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	f043 0302 	orr.w	r3, r3, #2
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d102      	bne.n	80030f2 <HAL_RCC_OscConfig+0xb4e>
 80030ec:	4b43      	ldr	r3, [pc, #268]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 80030ee:	6a1b      	ldr	r3, [r3, #32]
 80030f0:	e013      	b.n	800311a <HAL_RCC_OscConfig+0xb76>
 80030f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030f6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80030fa:	2202      	movs	r2, #2
 80030fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003102:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	fa93 f2a3 	rbit	r2, r3
 800310c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003110:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003114:	601a      	str	r2, [r3, #0]
 8003116:	4b39      	ldr	r3, [pc, #228]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8003118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800311e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003122:	2102      	movs	r1, #2
 8003124:	6011      	str	r1, [r2, #0]
 8003126:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800312a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800312e:	6812      	ldr	r2, [r2, #0]
 8003130:	fa92 f1a2 	rbit	r1, r2
 8003134:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003138:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800313c:	6011      	str	r1, [r2, #0]
  return result;
 800313e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003142:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003146:	6812      	ldr	r2, [r2, #0]
 8003148:	fab2 f282 	clz	r2, r2
 800314c:	b2d2      	uxtb	r2, r2
 800314e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003152:	b2d2      	uxtb	r2, r2
 8003154:	f002 021f 	and.w	r2, r2, #31
 8003158:	2101      	movs	r1, #1
 800315a:	fa01 f202 	lsl.w	r2, r1, r2
 800315e:	4013      	ands	r3, r2
 8003160:	2b00      	cmp	r3, #0
 8003162:	d184      	bne.n	800306e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003164:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003168:	2b01      	cmp	r3, #1
 800316a:	d105      	bne.n	8003178 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800316c:	4b23      	ldr	r3, [pc, #140]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 800316e:	69db      	ldr	r3, [r3, #28]
 8003170:	4a22      	ldr	r2, [pc, #136]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 8003172:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003176:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003178:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800317c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	69db      	ldr	r3, [r3, #28]
 8003184:	2b00      	cmp	r3, #0
 8003186:	f000 8242 	beq.w	800360e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800318a:	4b1c      	ldr	r3, [pc, #112]	@ (80031fc <HAL_RCC_OscConfig+0xc58>)
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f003 030c 	and.w	r3, r3, #12
 8003192:	2b08      	cmp	r3, #8
 8003194:	f000 8213 	beq.w	80035be <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003198:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800319c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	69db      	ldr	r3, [r3, #28]
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	f040 8162 	bne.w	800346e <HAL_RCC_OscConfig+0xeca>
 80031aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ae:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80031b2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80031b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031bc:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	fa93 f2a3 	rbit	r2, r3
 80031c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ca:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80031ce:	601a      	str	r2, [r3, #0]
  return result;
 80031d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80031d8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031da:	fab3 f383 	clz	r3, r3
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80031e4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	461a      	mov	r2, r3
 80031ec:	2300      	movs	r3, #0
 80031ee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031f0:	f7fe f9ac 	bl	800154c <HAL_GetTick>
 80031f4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031f8:	e00c      	b.n	8003214 <HAL_RCC_OscConfig+0xc70>
 80031fa:	bf00      	nop
 80031fc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003200:	f7fe f9a4 	bl	800154c <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	2b02      	cmp	r3, #2
 800320e:	d901      	bls.n	8003214 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003210:	2303      	movs	r3, #3
 8003212:	e1fd      	b.n	8003610 <HAL_RCC_OscConfig+0x106c>
 8003214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003218:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800321c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003220:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003222:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003226:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	fa93 f2a3 	rbit	r2, r3
 8003230:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003234:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003238:	601a      	str	r2, [r3, #0]
  return result;
 800323a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800323e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003242:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003244:	fab3 f383 	clz	r3, r3
 8003248:	b2db      	uxtb	r3, r3
 800324a:	095b      	lsrs	r3, r3, #5
 800324c:	b2db      	uxtb	r3, r3
 800324e:	f043 0301 	orr.w	r3, r3, #1
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b01      	cmp	r3, #1
 8003256:	d102      	bne.n	800325e <HAL_RCC_OscConfig+0xcba>
 8003258:	4bb0      	ldr	r3, [pc, #704]	@ (800351c <HAL_RCC_OscConfig+0xf78>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	e027      	b.n	80032ae <HAL_RCC_OscConfig+0xd0a>
 800325e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003262:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003266:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800326a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003270:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	fa93 f2a3 	rbit	r2, r3
 800327a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800327e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003288:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800328c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003290:	601a      	str	r2, [r3, #0]
 8003292:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003296:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	fa93 f2a3 	rbit	r2, r3
 80032a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032a4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	4b9c      	ldr	r3, [pc, #624]	@ (800351c <HAL_RCC_OscConfig+0xf78>)
 80032ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032b2:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80032b6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80032ba:	6011      	str	r1, [r2, #0]
 80032bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032c0:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80032c4:	6812      	ldr	r2, [r2, #0]
 80032c6:	fa92 f1a2 	rbit	r1, r2
 80032ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032ce:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80032d2:	6011      	str	r1, [r2, #0]
  return result;
 80032d4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032d8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80032dc:	6812      	ldr	r2, [r2, #0]
 80032de:	fab2 f282 	clz	r2, r2
 80032e2:	b2d2      	uxtb	r2, r2
 80032e4:	f042 0220 	orr.w	r2, r2, #32
 80032e8:	b2d2      	uxtb	r2, r2
 80032ea:	f002 021f 	and.w	r2, r2, #31
 80032ee:	2101      	movs	r1, #1
 80032f0:	fa01 f202 	lsl.w	r2, r1, r2
 80032f4:	4013      	ands	r3, r2
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d182      	bne.n	8003200 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032fa:	4b88      	ldr	r3, [pc, #544]	@ (800351c <HAL_RCC_OscConfig+0xf78>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003302:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003306:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800330e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003312:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	430b      	orrs	r3, r1
 800331c:	497f      	ldr	r1, [pc, #508]	@ (800351c <HAL_RCC_OscConfig+0xf78>)
 800331e:	4313      	orrs	r3, r2
 8003320:	604b      	str	r3, [r1, #4]
 8003322:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003326:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800332a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800332e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003330:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003334:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	fa93 f2a3 	rbit	r2, r3
 800333e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003342:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003346:	601a      	str	r2, [r3, #0]
  return result;
 8003348:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800334c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003350:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003352:	fab3 f383 	clz	r3, r3
 8003356:	b2db      	uxtb	r3, r3
 8003358:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800335c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	461a      	mov	r2, r3
 8003364:	2301      	movs	r3, #1
 8003366:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003368:	f7fe f8f0 	bl	800154c <HAL_GetTick>
 800336c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003370:	e009      	b.n	8003386 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003372:	f7fe f8eb 	bl	800154c <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e144      	b.n	8003610 <HAL_RCC_OscConfig+0x106c>
 8003386:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800338a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800338e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003392:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003394:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003398:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	fa93 f2a3 	rbit	r2, r3
 80033a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033a6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80033aa:	601a      	str	r2, [r3, #0]
  return result;
 80033ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033b0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80033b4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033b6:	fab3 f383 	clz	r3, r3
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	095b      	lsrs	r3, r3, #5
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	f043 0301 	orr.w	r3, r3, #1
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d102      	bne.n	80033d0 <HAL_RCC_OscConfig+0xe2c>
 80033ca:	4b54      	ldr	r3, [pc, #336]	@ (800351c <HAL_RCC_OscConfig+0xf78>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	e027      	b.n	8003420 <HAL_RCC_OscConfig+0xe7c>
 80033d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033d4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80033d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80033dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033e2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	fa93 f2a3 	rbit	r2, r3
 80033ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033f0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80033f4:	601a      	str	r2, [r3, #0]
 80033f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033fa:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80033fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003402:	601a      	str	r2, [r3, #0]
 8003404:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003408:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	fa93 f2a3 	rbit	r2, r3
 8003412:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003416:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800341a:	601a      	str	r2, [r3, #0]
 800341c:	4b3f      	ldr	r3, [pc, #252]	@ (800351c <HAL_RCC_OscConfig+0xf78>)
 800341e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003420:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003424:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003428:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800342c:	6011      	str	r1, [r2, #0]
 800342e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003432:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003436:	6812      	ldr	r2, [r2, #0]
 8003438:	fa92 f1a2 	rbit	r1, r2
 800343c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003440:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003444:	6011      	str	r1, [r2, #0]
  return result;
 8003446:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800344a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800344e:	6812      	ldr	r2, [r2, #0]
 8003450:	fab2 f282 	clz	r2, r2
 8003454:	b2d2      	uxtb	r2, r2
 8003456:	f042 0220 	orr.w	r2, r2, #32
 800345a:	b2d2      	uxtb	r2, r2
 800345c:	f002 021f 	and.w	r2, r2, #31
 8003460:	2101      	movs	r1, #1
 8003462:	fa01 f202 	lsl.w	r2, r1, r2
 8003466:	4013      	ands	r3, r2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d082      	beq.n	8003372 <HAL_RCC_OscConfig+0xdce>
 800346c:	e0cf      	b.n	800360e <HAL_RCC_OscConfig+0x106a>
 800346e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003472:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003476:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800347a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800347c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003480:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	fa93 f2a3 	rbit	r2, r3
 800348a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800348e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003492:	601a      	str	r2, [r3, #0]
  return result;
 8003494:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003498:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800349c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800349e:	fab3 f383 	clz	r3, r3
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80034a8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	461a      	mov	r2, r3
 80034b0:	2300      	movs	r3, #0
 80034b2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034b4:	f7fe f84a 	bl	800154c <HAL_GetTick>
 80034b8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034bc:	e009      	b.n	80034d2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034be:	f7fe f845 	bl	800154c <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e09e      	b.n	8003610 <HAL_RCC_OscConfig+0x106c>
 80034d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034d6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80034da:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80034de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034e4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	fa93 f2a3 	rbit	r2, r3
 80034ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034f2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80034f6:	601a      	str	r2, [r3, #0]
  return result;
 80034f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034fc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003500:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003502:	fab3 f383 	clz	r3, r3
 8003506:	b2db      	uxtb	r3, r3
 8003508:	095b      	lsrs	r3, r3, #5
 800350a:	b2db      	uxtb	r3, r3
 800350c:	f043 0301 	orr.w	r3, r3, #1
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b01      	cmp	r3, #1
 8003514:	d104      	bne.n	8003520 <HAL_RCC_OscConfig+0xf7c>
 8003516:	4b01      	ldr	r3, [pc, #4]	@ (800351c <HAL_RCC_OscConfig+0xf78>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	e029      	b.n	8003570 <HAL_RCC_OscConfig+0xfcc>
 800351c:	40021000 	.word	0x40021000
 8003520:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003524:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003528:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800352c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003532:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	fa93 f2a3 	rbit	r2, r3
 800353c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003540:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800354a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800354e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003552:	601a      	str	r2, [r3, #0]
 8003554:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003558:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	fa93 f2a3 	rbit	r2, r3
 8003562:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003566:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800356a:	601a      	str	r2, [r3, #0]
 800356c:	4b2b      	ldr	r3, [pc, #172]	@ (800361c <HAL_RCC_OscConfig+0x1078>)
 800356e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003570:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003574:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003578:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800357c:	6011      	str	r1, [r2, #0]
 800357e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003582:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003586:	6812      	ldr	r2, [r2, #0]
 8003588:	fa92 f1a2 	rbit	r1, r2
 800358c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003590:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003594:	6011      	str	r1, [r2, #0]
  return result;
 8003596:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800359a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800359e:	6812      	ldr	r2, [r2, #0]
 80035a0:	fab2 f282 	clz	r2, r2
 80035a4:	b2d2      	uxtb	r2, r2
 80035a6:	f042 0220 	orr.w	r2, r2, #32
 80035aa:	b2d2      	uxtb	r2, r2
 80035ac:	f002 021f 	and.w	r2, r2, #31
 80035b0:	2101      	movs	r1, #1
 80035b2:	fa01 f202 	lsl.w	r2, r1, r2
 80035b6:	4013      	ands	r3, r2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d180      	bne.n	80034be <HAL_RCC_OscConfig+0xf1a>
 80035bc:	e027      	b.n	800360e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d101      	bne.n	80035d2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e01e      	b.n	8003610 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035d2:	4b12      	ldr	r3, [pc, #72]	@ (800361c <HAL_RCC_OscConfig+0x1078>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80035da:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80035de:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80035e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	6a1b      	ldr	r3, [r3, #32]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d10b      	bne.n	800360a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80035f2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80035f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80035fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003606:	429a      	cmp	r2, r3
 8003608:	d001      	beq.n	800360e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e000      	b.n	8003610 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	40021000 	.word	0x40021000

08003620 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b09e      	sub	sp, #120	@ 0x78
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800362a:	2300      	movs	r3, #0
 800362c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d101      	bne.n	8003638 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e162      	b.n	80038fe <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003638:	4b90      	ldr	r3, [pc, #576]	@ (800387c <HAL_RCC_ClockConfig+0x25c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0307 	and.w	r3, r3, #7
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	429a      	cmp	r2, r3
 8003644:	d910      	bls.n	8003668 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003646:	4b8d      	ldr	r3, [pc, #564]	@ (800387c <HAL_RCC_ClockConfig+0x25c>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f023 0207 	bic.w	r2, r3, #7
 800364e:	498b      	ldr	r1, [pc, #556]	@ (800387c <HAL_RCC_ClockConfig+0x25c>)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	4313      	orrs	r3, r2
 8003654:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003656:	4b89      	ldr	r3, [pc, #548]	@ (800387c <HAL_RCC_ClockConfig+0x25c>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	683a      	ldr	r2, [r7, #0]
 8003660:	429a      	cmp	r2, r3
 8003662:	d001      	beq.n	8003668 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e14a      	b.n	80038fe <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0302 	and.w	r3, r3, #2
 8003670:	2b00      	cmp	r3, #0
 8003672:	d008      	beq.n	8003686 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003674:	4b82      	ldr	r3, [pc, #520]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	497f      	ldr	r1, [pc, #508]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 8003682:	4313      	orrs	r3, r2
 8003684:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	f000 80dc 	beq.w	800384c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d13c      	bne.n	8003716 <HAL_RCC_ClockConfig+0xf6>
 800369c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036a0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80036a4:	fa93 f3a3 	rbit	r3, r3
 80036a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80036aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ac:	fab3 f383 	clz	r3, r3
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	095b      	lsrs	r3, r3, #5
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	f043 0301 	orr.w	r3, r3, #1
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d102      	bne.n	80036c6 <HAL_RCC_ClockConfig+0xa6>
 80036c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	e00f      	b.n	80036e6 <HAL_RCC_ClockConfig+0xc6>
 80036c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036ca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036ce:	fa93 f3a3 	rbit	r3, r3
 80036d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80036d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80036da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036dc:	fa93 f3a3 	rbit	r3, r3
 80036e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80036e2:	4b67      	ldr	r3, [pc, #412]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 80036e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80036ea:	65ba      	str	r2, [r7, #88]	@ 0x58
 80036ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80036ee:	fa92 f2a2 	rbit	r2, r2
 80036f2:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80036f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80036f6:	fab2 f282 	clz	r2, r2
 80036fa:	b2d2      	uxtb	r2, r2
 80036fc:	f042 0220 	orr.w	r2, r2, #32
 8003700:	b2d2      	uxtb	r2, r2
 8003702:	f002 021f 	and.w	r2, r2, #31
 8003706:	2101      	movs	r1, #1
 8003708:	fa01 f202 	lsl.w	r2, r1, r2
 800370c:	4013      	ands	r3, r2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d17b      	bne.n	800380a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e0f3      	b.n	80038fe <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	2b02      	cmp	r3, #2
 800371c:	d13c      	bne.n	8003798 <HAL_RCC_ClockConfig+0x178>
 800371e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003722:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003724:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003726:	fa93 f3a3 	rbit	r3, r3
 800372a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800372c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800372e:	fab3 f383 	clz	r3, r3
 8003732:	b2db      	uxtb	r3, r3
 8003734:	095b      	lsrs	r3, r3, #5
 8003736:	b2db      	uxtb	r3, r3
 8003738:	f043 0301 	orr.w	r3, r3, #1
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b01      	cmp	r3, #1
 8003740:	d102      	bne.n	8003748 <HAL_RCC_ClockConfig+0x128>
 8003742:	4b4f      	ldr	r3, [pc, #316]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	e00f      	b.n	8003768 <HAL_RCC_ClockConfig+0x148>
 8003748:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800374c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003750:	fa93 f3a3 	rbit	r3, r3
 8003754:	647b      	str	r3, [r7, #68]	@ 0x44
 8003756:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800375a:	643b      	str	r3, [r7, #64]	@ 0x40
 800375c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800375e:	fa93 f3a3 	rbit	r3, r3
 8003762:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003764:	4b46      	ldr	r3, [pc, #280]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 8003766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003768:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800376c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800376e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003770:	fa92 f2a2 	rbit	r2, r2
 8003774:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003776:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003778:	fab2 f282 	clz	r2, r2
 800377c:	b2d2      	uxtb	r2, r2
 800377e:	f042 0220 	orr.w	r2, r2, #32
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	f002 021f 	and.w	r2, r2, #31
 8003788:	2101      	movs	r1, #1
 800378a:	fa01 f202 	lsl.w	r2, r1, r2
 800378e:	4013      	ands	r3, r2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d13a      	bne.n	800380a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e0b2      	b.n	80038fe <HAL_RCC_ClockConfig+0x2de>
 8003798:	2302      	movs	r3, #2
 800379a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379e:	fa93 f3a3 	rbit	r3, r3
 80037a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80037a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a6:	fab3 f383 	clz	r3, r3
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	095b      	lsrs	r3, r3, #5
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	f043 0301 	orr.w	r3, r3, #1
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d102      	bne.n	80037c0 <HAL_RCC_ClockConfig+0x1a0>
 80037ba:	4b31      	ldr	r3, [pc, #196]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	e00d      	b.n	80037dc <HAL_RCC_ClockConfig+0x1bc>
 80037c0:	2302      	movs	r3, #2
 80037c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c6:	fa93 f3a3 	rbit	r3, r3
 80037ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80037cc:	2302      	movs	r3, #2
 80037ce:	623b      	str	r3, [r7, #32]
 80037d0:	6a3b      	ldr	r3, [r7, #32]
 80037d2:	fa93 f3a3 	rbit	r3, r3
 80037d6:	61fb      	str	r3, [r7, #28]
 80037d8:	4b29      	ldr	r3, [pc, #164]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 80037da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037dc:	2202      	movs	r2, #2
 80037de:	61ba      	str	r2, [r7, #24]
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	fa92 f2a2 	rbit	r2, r2
 80037e6:	617a      	str	r2, [r7, #20]
  return result;
 80037e8:	697a      	ldr	r2, [r7, #20]
 80037ea:	fab2 f282 	clz	r2, r2
 80037ee:	b2d2      	uxtb	r2, r2
 80037f0:	f042 0220 	orr.w	r2, r2, #32
 80037f4:	b2d2      	uxtb	r2, r2
 80037f6:	f002 021f 	and.w	r2, r2, #31
 80037fa:	2101      	movs	r1, #1
 80037fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003800:	4013      	ands	r3, r2
 8003802:	2b00      	cmp	r3, #0
 8003804:	d101      	bne.n	800380a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e079      	b.n	80038fe <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800380a:	4b1d      	ldr	r3, [pc, #116]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f023 0203 	bic.w	r2, r3, #3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	491a      	ldr	r1, [pc, #104]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 8003818:	4313      	orrs	r3, r2
 800381a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800381c:	f7fd fe96 	bl	800154c <HAL_GetTick>
 8003820:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003822:	e00a      	b.n	800383a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003824:	f7fd fe92 	bl	800154c <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003832:	4293      	cmp	r3, r2
 8003834:	d901      	bls.n	800383a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e061      	b.n	80038fe <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800383a:	4b11      	ldr	r3, [pc, #68]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	f003 020c 	and.w	r2, r3, #12
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	429a      	cmp	r2, r3
 800384a:	d1eb      	bne.n	8003824 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800384c:	4b0b      	ldr	r3, [pc, #44]	@ (800387c <HAL_RCC_ClockConfig+0x25c>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0307 	and.w	r3, r3, #7
 8003854:	683a      	ldr	r2, [r7, #0]
 8003856:	429a      	cmp	r2, r3
 8003858:	d214      	bcs.n	8003884 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800385a:	4b08      	ldr	r3, [pc, #32]	@ (800387c <HAL_RCC_ClockConfig+0x25c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f023 0207 	bic.w	r2, r3, #7
 8003862:	4906      	ldr	r1, [pc, #24]	@ (800387c <HAL_RCC_ClockConfig+0x25c>)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	4313      	orrs	r3, r2
 8003868:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800386a:	4b04      	ldr	r3, [pc, #16]	@ (800387c <HAL_RCC_ClockConfig+0x25c>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0307 	and.w	r3, r3, #7
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	429a      	cmp	r2, r3
 8003876:	d005      	beq.n	8003884 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e040      	b.n	80038fe <HAL_RCC_ClockConfig+0x2de>
 800387c:	40022000 	.word	0x40022000
 8003880:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b00      	cmp	r3, #0
 800388e:	d008      	beq.n	80038a2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003890:	4b1d      	ldr	r3, [pc, #116]	@ (8003908 <HAL_RCC_ClockConfig+0x2e8>)
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	491a      	ldr	r1, [pc, #104]	@ (8003908 <HAL_RCC_ClockConfig+0x2e8>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0308 	and.w	r3, r3, #8
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d009      	beq.n	80038c2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038ae:	4b16      	ldr	r3, [pc, #88]	@ (8003908 <HAL_RCC_ClockConfig+0x2e8>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	691b      	ldr	r3, [r3, #16]
 80038ba:	00db      	lsls	r3, r3, #3
 80038bc:	4912      	ldr	r1, [pc, #72]	@ (8003908 <HAL_RCC_ClockConfig+0x2e8>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80038c2:	f000 f829 	bl	8003918 <HAL_RCC_GetSysClockFreq>
 80038c6:	4601      	mov	r1, r0
 80038c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003908 <HAL_RCC_ClockConfig+0x2e8>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038d0:	22f0      	movs	r2, #240	@ 0xf0
 80038d2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d4:	693a      	ldr	r2, [r7, #16]
 80038d6:	fa92 f2a2 	rbit	r2, r2
 80038da:	60fa      	str	r2, [r7, #12]
  return result;
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	fab2 f282 	clz	r2, r2
 80038e2:	b2d2      	uxtb	r2, r2
 80038e4:	40d3      	lsrs	r3, r2
 80038e6:	4a09      	ldr	r2, [pc, #36]	@ (800390c <HAL_RCC_ClockConfig+0x2ec>)
 80038e8:	5cd3      	ldrb	r3, [r2, r3]
 80038ea:	fa21 f303 	lsr.w	r3, r1, r3
 80038ee:	4a08      	ldr	r2, [pc, #32]	@ (8003910 <HAL_RCC_ClockConfig+0x2f0>)
 80038f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80038f2:	4b08      	ldr	r3, [pc, #32]	@ (8003914 <HAL_RCC_ClockConfig+0x2f4>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7fd fde4 	bl	80014c4 <HAL_InitTick>
  
  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3778      	adds	r7, #120	@ 0x78
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	40021000 	.word	0x40021000
 800390c:	0800c81c 	.word	0x0800c81c
 8003910:	20000000 	.word	0x20000000
 8003914:	20000004 	.word	0x20000004

08003918 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003918:	b480      	push	{r7}
 800391a:	b08b      	sub	sp, #44	@ 0x2c
 800391c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800391e:	2300      	movs	r3, #0
 8003920:	61fb      	str	r3, [r7, #28]
 8003922:	2300      	movs	r3, #0
 8003924:	61bb      	str	r3, [r7, #24]
 8003926:	2300      	movs	r3, #0
 8003928:	627b      	str	r3, [r7, #36]	@ 0x24
 800392a:	2300      	movs	r3, #0
 800392c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800392e:	2300      	movs	r3, #0
 8003930:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003932:	4b29      	ldr	r3, [pc, #164]	@ (80039d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f003 030c 	and.w	r3, r3, #12
 800393e:	2b04      	cmp	r3, #4
 8003940:	d002      	beq.n	8003948 <HAL_RCC_GetSysClockFreq+0x30>
 8003942:	2b08      	cmp	r3, #8
 8003944:	d003      	beq.n	800394e <HAL_RCC_GetSysClockFreq+0x36>
 8003946:	e03c      	b.n	80039c2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003948:	4b24      	ldr	r3, [pc, #144]	@ (80039dc <HAL_RCC_GetSysClockFreq+0xc4>)
 800394a:	623b      	str	r3, [r7, #32]
      break;
 800394c:	e03c      	b.n	80039c8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003954:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8003958:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800395a:	68ba      	ldr	r2, [r7, #8]
 800395c:	fa92 f2a2 	rbit	r2, r2
 8003960:	607a      	str	r2, [r7, #4]
  return result;
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	fab2 f282 	clz	r2, r2
 8003968:	b2d2      	uxtb	r2, r2
 800396a:	40d3      	lsrs	r3, r2
 800396c:	4a1c      	ldr	r2, [pc, #112]	@ (80039e0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800396e:	5cd3      	ldrb	r3, [r2, r3]
 8003970:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003972:	4b19      	ldr	r3, [pc, #100]	@ (80039d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003976:	f003 030f 	and.w	r3, r3, #15
 800397a:	220f      	movs	r2, #15
 800397c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	fa92 f2a2 	rbit	r2, r2
 8003984:	60fa      	str	r2, [r7, #12]
  return result;
 8003986:	68fa      	ldr	r2, [r7, #12]
 8003988:	fab2 f282 	clz	r2, r2
 800398c:	b2d2      	uxtb	r2, r2
 800398e:	40d3      	lsrs	r3, r2
 8003990:	4a14      	ldr	r2, [pc, #80]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003992:	5cd3      	ldrb	r3, [r2, r3]
 8003994:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d008      	beq.n	80039b2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80039a0:	4a0e      	ldr	r2, [pc, #56]	@ (80039dc <HAL_RCC_GetSysClockFreq+0xc4>)
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	fb02 f303 	mul.w	r3, r2, r3
 80039ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80039b0:	e004      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	4a0c      	ldr	r2, [pc, #48]	@ (80039e8 <HAL_RCC_GetSysClockFreq+0xd0>)
 80039b6:	fb02 f303 	mul.w	r3, r2, r3
 80039ba:	627b      	str	r3, [r7, #36]	@ 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80039bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039be:	623b      	str	r3, [r7, #32]
      break;
 80039c0:	e002      	b.n	80039c8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80039c2:	4b0a      	ldr	r3, [pc, #40]	@ (80039ec <HAL_RCC_GetSysClockFreq+0xd4>)
 80039c4:	623b      	str	r3, [r7, #32]
      break;
 80039c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039c8:	6a3b      	ldr	r3, [r7, #32]
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	372c      	adds	r7, #44	@ 0x2c
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	40021000 	.word	0x40021000
 80039dc:	01e84800 	.word	0x01e84800
 80039e0:	0800c834 	.word	0x0800c834
 80039e4:	0800c844 	.word	0x0800c844
 80039e8:	003d0900 	.word	0x003d0900
 80039ec:	007a1200 	.word	0x007a1200

080039f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039f0:	b480      	push	{r7}
 80039f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039f4:	4b03      	ldr	r3, [pc, #12]	@ (8003a04 <HAL_RCC_GetHCLKFreq+0x14>)
 80039f6:	681b      	ldr	r3, [r3, #0]
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	20000000 	.word	0x20000000

08003a08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003a0e:	f7ff ffef 	bl	80039f0 <HAL_RCC_GetHCLKFreq>
 8003a12:	4601      	mov	r1, r0
 8003a14:	4b0b      	ldr	r3, [pc, #44]	@ (8003a44 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003a1c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003a20:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	fa92 f2a2 	rbit	r2, r2
 8003a28:	603a      	str	r2, [r7, #0]
  return result;
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	fab2 f282 	clz	r2, r2
 8003a30:	b2d2      	uxtb	r2, r2
 8003a32:	40d3      	lsrs	r3, r2
 8003a34:	4a04      	ldr	r2, [pc, #16]	@ (8003a48 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003a36:	5cd3      	ldrb	r3, [r2, r3]
 8003a38:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	40021000 	.word	0x40021000
 8003a48:	0800c82c 	.word	0x0800c82c

08003a4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003a52:	f7ff ffcd 	bl	80039f0 <HAL_RCC_GetHCLKFreq>
 8003a56:	4601      	mov	r1, r0
 8003a58:	4b0b      	ldr	r3, [pc, #44]	@ (8003a88 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003a60:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003a64:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	fa92 f2a2 	rbit	r2, r2
 8003a6c:	603a      	str	r2, [r7, #0]
  return result;
 8003a6e:	683a      	ldr	r2, [r7, #0]
 8003a70:	fab2 f282 	clz	r2, r2
 8003a74:	b2d2      	uxtb	r2, r2
 8003a76:	40d3      	lsrs	r3, r2
 8003a78:	4a04      	ldr	r2, [pc, #16]	@ (8003a8c <HAL_RCC_GetPCLK2Freq+0x40>)
 8003a7a:	5cd3      	ldrb	r3, [r2, r3]
 8003a7c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003a80:	4618      	mov	r0, r3
 8003a82:	3708      	adds	r7, #8
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	0800c82c 	.word	0x0800c82c

08003a90 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b092      	sub	sp, #72	@ 0x48
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f000 80cd 	beq.w	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ab4:	4b86      	ldr	r3, [pc, #536]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ab6:	69db      	ldr	r3, [r3, #28]
 8003ab8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d10e      	bne.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ac0:	4b83      	ldr	r3, [pc, #524]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ac2:	69db      	ldr	r3, [r3, #28]
 8003ac4:	4a82      	ldr	r2, [pc, #520]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ac6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003aca:	61d3      	str	r3, [r2, #28]
 8003acc:	4b80      	ldr	r3, [pc, #512]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ad4:	60bb      	str	r3, [r7, #8]
 8003ad6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ade:	4b7d      	ldr	r3, [pc, #500]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d118      	bne.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aea:	4b7a      	ldr	r3, [pc, #488]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a79      	ldr	r2, [pc, #484]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003af0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003af4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003af6:	f7fd fd29 	bl	800154c <HAL_GetTick>
 8003afa:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003afc:	e008      	b.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003afe:	f7fd fd25 	bl	800154c <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	2b64      	cmp	r3, #100	@ 0x64
 8003b0a:	d901      	bls.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e0db      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b10:	4b70      	ldr	r3, [pc, #448]	@ (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d0f0      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b1c:	4b6c      	ldr	r3, [pc, #432]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b1e:	6a1b      	ldr	r3, [r3, #32]
 8003b20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d07d      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d076      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b3a:	4b65      	ldr	r3, [pc, #404]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003b48:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4c:	fa93 f3a3 	rbit	r3, r3
 8003b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003b52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b54:	fab3 f383 	clz	r3, r3
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	4b5e      	ldr	r3, [pc, #376]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b5e:	4413      	add	r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	461a      	mov	r2, r3
 8003b64:	2301      	movs	r3, #1
 8003b66:	6013      	str	r3, [r2, #0]
 8003b68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003b6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b70:	fa93 f3a3 	rbit	r3, r3
 8003b74:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b78:	fab3 f383 	clz	r3, r3
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	461a      	mov	r2, r3
 8003b80:	4b55      	ldr	r3, [pc, #340]	@ (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b82:	4413      	add	r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	461a      	mov	r2, r3
 8003b88:	2300      	movs	r3, #0
 8003b8a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b8c:	4a50      	ldr	r2, [pc, #320]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b90:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d045      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b9c:	f7fd fcd6 	bl	800154c <HAL_GetTick>
 8003ba0:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba2:	e00a      	b.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ba4:	f7fd fcd2 	bl	800154c <HAL_GetTick>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e086      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003bba:	2302      	movs	r3, #2
 8003bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bc0:	fa93 f3a3 	rbit	r3, r3
 8003bc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	623b      	str	r3, [r7, #32]
 8003bca:	6a3b      	ldr	r3, [r7, #32]
 8003bcc:	fa93 f3a3 	rbit	r3, r3
 8003bd0:	61fb      	str	r3, [r7, #28]
  return result;
 8003bd2:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd4:	fab3 f383 	clz	r3, r3
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	095b      	lsrs	r3, r3, #5
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	f043 0302 	orr.w	r3, r3, #2
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d102      	bne.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003be8:	4b39      	ldr	r3, [pc, #228]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	e007      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003bee:	2302      	movs	r3, #2
 8003bf0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	fa93 f3a3 	rbit	r3, r3
 8003bf8:	617b      	str	r3, [r7, #20]
 8003bfa:	4b35      	ldr	r3, [pc, #212]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfe:	2202      	movs	r2, #2
 8003c00:	613a      	str	r2, [r7, #16]
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	fa92 f2a2 	rbit	r2, r2
 8003c08:	60fa      	str	r2, [r7, #12]
  return result;
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	fab2 f282 	clz	r2, r2
 8003c10:	b2d2      	uxtb	r2, r2
 8003c12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c16:	b2d2      	uxtb	r2, r2
 8003c18:	f002 021f 	and.w	r2, r2, #31
 8003c1c:	2101      	movs	r1, #1
 8003c1e:	fa01 f202 	lsl.w	r2, r1, r2
 8003c22:	4013      	ands	r3, r2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d0bd      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003c28:	4b29      	ldr	r3, [pc, #164]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c2a:	6a1b      	ldr	r3, [r3, #32]
 8003c2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	4926      	ldr	r1, [pc, #152]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c3a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d105      	bne.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c42:	4b23      	ldr	r3, [pc, #140]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	4a22      	ldr	r2, [pc, #136]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c4c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0301 	and.w	r3, r3, #1
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d008      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c5a:	4b1d      	ldr	r3, [pc, #116]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5e:	f023 0203 	bic.w	r2, r3, #3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	491a      	ldr	r1, [pc, #104]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0320 	and.w	r3, r3, #32
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d008      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c78:	4b15      	ldr	r3, [pc, #84]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c7c:	f023 0210 	bic.w	r2, r3, #16
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	4912      	ldr	r1, [pc, #72]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d008      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003c96:	4b0e      	ldr	r3, [pc, #56]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c9a:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	691b      	ldr	r3, [r3, #16]
 8003ca2:	490b      	ldr	r1, [pc, #44]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d008      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003cb4:	4b06      	ldr	r3, [pc, #24]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	4903      	ldr	r1, [pc, #12]	@ (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3748      	adds	r7, #72	@ 0x48
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	40007000 	.word	0x40007000
 8003cd8:	10908100 	.word	0x10908100

08003cdc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d101      	bne.n	8003cee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e040      	b.n	8003d70 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d106      	bne.n	8003d04 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f7fd fa70 	bl	80011e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2224      	movs	r2, #36	@ 0x24
 8003d08:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f022 0201 	bic.w	r2, r2, #1
 8003d18:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 f8b6 	bl	8003e8c <UART_SetConfig>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d101      	bne.n	8003d2a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e022      	b.n	8003d70 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d002      	beq.n	8003d38 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 f9e0 	bl	80040f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	685a      	ldr	r2, [r3, #4]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	689a      	ldr	r2, [r3, #8]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f042 0201 	orr.w	r2, r2, #1
 8003d66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f000 fa67 	bl	800423c <UART_CheckIdleState>
 8003d6e:	4603      	mov	r3, r0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3708      	adds	r7, #8
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08a      	sub	sp, #40	@ 0x28
 8003d7c:	af02      	add	r7, sp, #8
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	603b      	str	r3, [r7, #0]
 8003d84:	4613      	mov	r3, r2
 8003d86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d8c:	2b20      	cmp	r3, #32
 8003d8e:	d177      	bne.n	8003e80 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d002      	beq.n	8003d9c <HAL_UART_Transmit+0x24>
 8003d96:	88fb      	ldrh	r3, [r7, #6]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e070      	b.n	8003e82 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2221      	movs	r2, #33	@ 0x21
 8003dac:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003dae:	f7fd fbcd 	bl	800154c <HAL_GetTick>
 8003db2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	88fa      	ldrh	r2, [r7, #6]
 8003db8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	88fa      	ldrh	r2, [r7, #6]
 8003dc0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dcc:	d108      	bne.n	8003de0 <HAL_UART_Transmit+0x68>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d104      	bne.n	8003de0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	61bb      	str	r3, [r7, #24]
 8003dde:	e003      	b.n	8003de8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003de4:	2300      	movs	r3, #0
 8003de6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003de8:	e02f      	b.n	8003e4a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	2200      	movs	r2, #0
 8003df2:	2180      	movs	r1, #128	@ 0x80
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f000 fac9 	bl	800438c <UART_WaitOnFlagUntilTimeout>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d004      	beq.n	8003e0a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2220      	movs	r2, #32
 8003e04:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e03b      	b.n	8003e82 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d10b      	bne.n	8003e28 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	881a      	ldrh	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e1c:	b292      	uxth	r2, r2
 8003e1e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	3302      	adds	r3, #2
 8003e24:	61bb      	str	r3, [r7, #24]
 8003e26:	e007      	b.n	8003e38 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	781a      	ldrb	r2, [r3, #0]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	3301      	adds	r3, #1
 8003e36:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	3b01      	subs	r3, #1
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d1c9      	bne.n	8003dea <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	2140      	movs	r1, #64	@ 0x40
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 fa93 	bl	800438c <UART_WaitOnFlagUntilTimeout>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d004      	beq.n	8003e76 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2220      	movs	r2, #32
 8003e70:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e005      	b.n	8003e82 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	e000      	b.n	8003e82 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003e80:	2302      	movs	r3, #2
  }
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3720      	adds	r7, #32
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
	...

08003e8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b088      	sub	sp, #32
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e94:	2300      	movs	r3, #0
 8003e96:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689a      	ldr	r2, [r3, #8]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	431a      	orrs	r2, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	4b8a      	ldr	r3, [pc, #552]	@ (80040e0 <UART_SetConfig+0x254>)
 8003eb8:	4013      	ands	r3, r2
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	6812      	ldr	r2, [r2, #0]
 8003ebe:	6979      	ldr	r1, [r7, #20]
 8003ec0:	430b      	orrs	r3, r1
 8003ec2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	68da      	ldr	r2, [r3, #12]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	699b      	ldr	r3, [r3, #24]
 8003ede:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	697a      	ldr	r2, [r7, #20]
 8003efa:	430a      	orrs	r2, r1
 8003efc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a78      	ldr	r2, [pc, #480]	@ (80040e4 <UART_SetConfig+0x258>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d120      	bne.n	8003f4a <UART_SetConfig+0xbe>
 8003f08:	4b77      	ldr	r3, [pc, #476]	@ (80040e8 <UART_SetConfig+0x25c>)
 8003f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0c:	f003 0303 	and.w	r3, r3, #3
 8003f10:	2b03      	cmp	r3, #3
 8003f12:	d817      	bhi.n	8003f44 <UART_SetConfig+0xb8>
 8003f14:	a201      	add	r2, pc, #4	@ (adr r2, 8003f1c <UART_SetConfig+0x90>)
 8003f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f1a:	bf00      	nop
 8003f1c:	08003f2d 	.word	0x08003f2d
 8003f20:	08003f39 	.word	0x08003f39
 8003f24:	08003f3f 	.word	0x08003f3f
 8003f28:	08003f33 	.word	0x08003f33
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	77fb      	strb	r3, [r7, #31]
 8003f30:	e01d      	b.n	8003f6e <UART_SetConfig+0xe2>
 8003f32:	2302      	movs	r3, #2
 8003f34:	77fb      	strb	r3, [r7, #31]
 8003f36:	e01a      	b.n	8003f6e <UART_SetConfig+0xe2>
 8003f38:	2304      	movs	r3, #4
 8003f3a:	77fb      	strb	r3, [r7, #31]
 8003f3c:	e017      	b.n	8003f6e <UART_SetConfig+0xe2>
 8003f3e:	2308      	movs	r3, #8
 8003f40:	77fb      	strb	r3, [r7, #31]
 8003f42:	e014      	b.n	8003f6e <UART_SetConfig+0xe2>
 8003f44:	2310      	movs	r3, #16
 8003f46:	77fb      	strb	r3, [r7, #31]
 8003f48:	e011      	b.n	8003f6e <UART_SetConfig+0xe2>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a67      	ldr	r2, [pc, #412]	@ (80040ec <UART_SetConfig+0x260>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d102      	bne.n	8003f5a <UART_SetConfig+0xce>
 8003f54:	2300      	movs	r3, #0
 8003f56:	77fb      	strb	r3, [r7, #31]
 8003f58:	e009      	b.n	8003f6e <UART_SetConfig+0xe2>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a64      	ldr	r2, [pc, #400]	@ (80040f0 <UART_SetConfig+0x264>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d102      	bne.n	8003f6a <UART_SetConfig+0xde>
 8003f64:	2300      	movs	r3, #0
 8003f66:	77fb      	strb	r3, [r7, #31]
 8003f68:	e001      	b.n	8003f6e <UART_SetConfig+0xe2>
 8003f6a:	2310      	movs	r3, #16
 8003f6c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	69db      	ldr	r3, [r3, #28]
 8003f72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f76:	d15a      	bne.n	800402e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003f78:	7ffb      	ldrb	r3, [r7, #31]
 8003f7a:	2b08      	cmp	r3, #8
 8003f7c:	d827      	bhi.n	8003fce <UART_SetConfig+0x142>
 8003f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f84 <UART_SetConfig+0xf8>)
 8003f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f84:	08003fa9 	.word	0x08003fa9
 8003f88:	08003fb1 	.word	0x08003fb1
 8003f8c:	08003fb9 	.word	0x08003fb9
 8003f90:	08003fcf 	.word	0x08003fcf
 8003f94:	08003fbf 	.word	0x08003fbf
 8003f98:	08003fcf 	.word	0x08003fcf
 8003f9c:	08003fcf 	.word	0x08003fcf
 8003fa0:	08003fcf 	.word	0x08003fcf
 8003fa4:	08003fc7 	.word	0x08003fc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fa8:	f7ff fd2e 	bl	8003a08 <HAL_RCC_GetPCLK1Freq>
 8003fac:	61b8      	str	r0, [r7, #24]
        break;
 8003fae:	e013      	b.n	8003fd8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fb0:	f7ff fd4c 	bl	8003a4c <HAL_RCC_GetPCLK2Freq>
 8003fb4:	61b8      	str	r0, [r7, #24]
        break;
 8003fb6:	e00f      	b.n	8003fd8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fb8:	4b4e      	ldr	r3, [pc, #312]	@ (80040f4 <UART_SetConfig+0x268>)
 8003fba:	61bb      	str	r3, [r7, #24]
        break;
 8003fbc:	e00c      	b.n	8003fd8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fbe:	f7ff fcab 	bl	8003918 <HAL_RCC_GetSysClockFreq>
 8003fc2:	61b8      	str	r0, [r7, #24]
        break;
 8003fc4:	e008      	b.n	8003fd8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fca:	61bb      	str	r3, [r7, #24]
        break;
 8003fcc:	e004      	b.n	8003fd8 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	77bb      	strb	r3, [r7, #30]
        break;
 8003fd6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d074      	beq.n	80040c8 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	005a      	lsls	r2, r3, #1
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	085b      	lsrs	r3, r3, #1
 8003fe8:	441a      	add	r2, r3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ff2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	2b0f      	cmp	r3, #15
 8003ff8:	d916      	bls.n	8004028 <UART_SetConfig+0x19c>
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004000:	d212      	bcs.n	8004028 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	b29b      	uxth	r3, r3
 8004006:	f023 030f 	bic.w	r3, r3, #15
 800400a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	085b      	lsrs	r3, r3, #1
 8004010:	b29b      	uxth	r3, r3
 8004012:	f003 0307 	and.w	r3, r3, #7
 8004016:	b29a      	uxth	r2, r3
 8004018:	89fb      	ldrh	r3, [r7, #14]
 800401a:	4313      	orrs	r3, r2
 800401c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	89fa      	ldrh	r2, [r7, #14]
 8004024:	60da      	str	r2, [r3, #12]
 8004026:	e04f      	b.n	80040c8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	77bb      	strb	r3, [r7, #30]
 800402c:	e04c      	b.n	80040c8 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800402e:	7ffb      	ldrb	r3, [r7, #31]
 8004030:	2b08      	cmp	r3, #8
 8004032:	d828      	bhi.n	8004086 <UART_SetConfig+0x1fa>
 8004034:	a201      	add	r2, pc, #4	@ (adr r2, 800403c <UART_SetConfig+0x1b0>)
 8004036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800403a:	bf00      	nop
 800403c:	08004061 	.word	0x08004061
 8004040:	08004069 	.word	0x08004069
 8004044:	08004071 	.word	0x08004071
 8004048:	08004087 	.word	0x08004087
 800404c:	08004077 	.word	0x08004077
 8004050:	08004087 	.word	0x08004087
 8004054:	08004087 	.word	0x08004087
 8004058:	08004087 	.word	0x08004087
 800405c:	0800407f 	.word	0x0800407f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004060:	f7ff fcd2 	bl	8003a08 <HAL_RCC_GetPCLK1Freq>
 8004064:	61b8      	str	r0, [r7, #24]
        break;
 8004066:	e013      	b.n	8004090 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004068:	f7ff fcf0 	bl	8003a4c <HAL_RCC_GetPCLK2Freq>
 800406c:	61b8      	str	r0, [r7, #24]
        break;
 800406e:	e00f      	b.n	8004090 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004070:	4b20      	ldr	r3, [pc, #128]	@ (80040f4 <UART_SetConfig+0x268>)
 8004072:	61bb      	str	r3, [r7, #24]
        break;
 8004074:	e00c      	b.n	8004090 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004076:	f7ff fc4f 	bl	8003918 <HAL_RCC_GetSysClockFreq>
 800407a:	61b8      	str	r0, [r7, #24]
        break;
 800407c:	e008      	b.n	8004090 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800407e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004082:	61bb      	str	r3, [r7, #24]
        break;
 8004084:	e004      	b.n	8004090 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004086:	2300      	movs	r3, #0
 8004088:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	77bb      	strb	r3, [r7, #30]
        break;
 800408e:	bf00      	nop
    }

    if (pclk != 0U)
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d018      	beq.n	80040c8 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	085a      	lsrs	r2, r3, #1
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	441a      	add	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	2b0f      	cmp	r3, #15
 80040ae:	d909      	bls.n	80040c4 <UART_SetConfig+0x238>
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040b6:	d205      	bcs.n	80040c4 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	60da      	str	r2, [r3, #12]
 80040c2:	e001      	b.n	80040c8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80040d4:	7fbb      	ldrb	r3, [r7, #30]
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3720      	adds	r7, #32
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	efff69f3 	.word	0xefff69f3
 80040e4:	40013800 	.word	0x40013800
 80040e8:	40021000 	.word	0x40021000
 80040ec:	40004400 	.word	0x40004400
 80040f0:	40004800 	.word	0x40004800
 80040f4:	007a1200 	.word	0x007a1200

080040f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b00      	cmp	r3, #0
 800410a:	d00a      	beq.n	8004122 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	430a      	orrs	r2, r1
 8004120:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004126:	f003 0302 	and.w	r3, r3, #2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00a      	beq.n	8004144 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	430a      	orrs	r2, r1
 8004142:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004148:	f003 0304 	and.w	r3, r3, #4
 800414c:	2b00      	cmp	r3, #0
 800414e:	d00a      	beq.n	8004166 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	430a      	orrs	r2, r1
 8004164:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416a:	f003 0308 	and.w	r3, r3, #8
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00a      	beq.n	8004188 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	430a      	orrs	r2, r1
 8004186:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418c:	f003 0310 	and.w	r3, r3, #16
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00a      	beq.n	80041aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	430a      	orrs	r2, r1
 80041a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00a      	beq.n	80041cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	430a      	orrs	r2, r1
 80041ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d01a      	beq.n	800420e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	430a      	orrs	r2, r1
 80041ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041f6:	d10a      	bne.n	800420e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	430a      	orrs	r2, r1
 800420c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004216:	2b00      	cmp	r3, #0
 8004218:	d00a      	beq.n	8004230 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	430a      	orrs	r2, r1
 800422e:	605a      	str	r2, [r3, #4]
  }
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b098      	sub	sp, #96	@ 0x60
 8004240:	af02      	add	r7, sp, #8
 8004242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800424c:	f7fd f97e 	bl	800154c <HAL_GetTick>
 8004250:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0308 	and.w	r3, r3, #8
 800425c:	2b08      	cmp	r3, #8
 800425e:	d12e      	bne.n	80042be <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004260:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004268:	2200      	movs	r2, #0
 800426a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f88c 	bl	800438c <UART_WaitOnFlagUntilTimeout>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d021      	beq.n	80042be <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004282:	e853 3f00 	ldrex	r3, [r3]
 8004286:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800428a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800428e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	461a      	mov	r2, r3
 8004296:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004298:	647b      	str	r3, [r7, #68]	@ 0x44
 800429a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800429e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042a0:	e841 2300 	strex	r3, r2, [r1]
 80042a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d1e6      	bne.n	800427a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2220      	movs	r2, #32
 80042b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e062      	b.n	8004384 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0304 	and.w	r3, r3, #4
 80042c8:	2b04      	cmp	r3, #4
 80042ca:	d149      	bne.n	8004360 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042d4:	2200      	movs	r2, #0
 80042d6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f000 f856 	bl	800438c <UART_WaitOnFlagUntilTimeout>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d03c      	beq.n	8004360 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ee:	e853 3f00 	ldrex	r3, [r3]
 80042f2:	623b      	str	r3, [r7, #32]
   return(result);
 80042f4:	6a3b      	ldr	r3, [r7, #32]
 80042f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	461a      	mov	r2, r3
 8004302:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004304:	633b      	str	r3, [r7, #48]	@ 0x30
 8004306:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004308:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800430a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800430c:	e841 2300 	strex	r3, r2, [r1]
 8004310:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1e6      	bne.n	80042e6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	3308      	adds	r3, #8
 800431e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	e853 3f00 	ldrex	r3, [r3]
 8004326:	60fb      	str	r3, [r7, #12]
   return(result);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f023 0301 	bic.w	r3, r3, #1
 800432e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	3308      	adds	r3, #8
 8004336:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004338:	61fa      	str	r2, [r7, #28]
 800433a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800433c:	69b9      	ldr	r1, [r7, #24]
 800433e:	69fa      	ldr	r2, [r7, #28]
 8004340:	e841 2300 	strex	r3, r2, [r1]
 8004344:	617b      	str	r3, [r7, #20]
   return(result);
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1e5      	bne.n	8004318 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2220      	movs	r2, #32
 8004350:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e011      	b.n	8004384 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2220      	movs	r2, #32
 8004364:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2220      	movs	r2, #32
 800436a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004382:	2300      	movs	r3, #0
}
 8004384:	4618      	mov	r0, r3
 8004386:	3758      	adds	r7, #88	@ 0x58
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	603b      	str	r3, [r7, #0]
 8004398:	4613      	mov	r3, r2
 800439a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800439c:	e049      	b.n	8004432 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a4:	d045      	beq.n	8004432 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043a6:	f7fd f8d1 	bl	800154c <HAL_GetTick>
 80043aa:	4602      	mov	r2, r0
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	69ba      	ldr	r2, [r7, #24]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d302      	bcc.n	80043bc <UART_WaitOnFlagUntilTimeout+0x30>
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d101      	bne.n	80043c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043bc:	2303      	movs	r3, #3
 80043be:	e048      	b.n	8004452 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0304 	and.w	r3, r3, #4
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d031      	beq.n	8004432 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	69db      	ldr	r3, [r3, #28]
 80043d4:	f003 0308 	and.w	r3, r3, #8
 80043d8:	2b08      	cmp	r3, #8
 80043da:	d110      	bne.n	80043fe <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2208      	movs	r2, #8
 80043e2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f000 f838 	bl	800445a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2208      	movs	r2, #8
 80043ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

           return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e029      	b.n	8004452 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	69db      	ldr	r3, [r3, #28]
 8004404:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004408:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800440c:	d111      	bne.n	8004432 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004416:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004418:	68f8      	ldr	r0, [r7, #12]
 800441a:	f000 f81e 	bl	800445a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2220      	movs	r2, #32
 8004422:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e00f      	b.n	8004452 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	69da      	ldr	r2, [r3, #28]
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	4013      	ands	r3, r2
 800443c:	68ba      	ldr	r2, [r7, #8]
 800443e:	429a      	cmp	r2, r3
 8004440:	bf0c      	ite	eq
 8004442:	2301      	moveq	r3, #1
 8004444:	2300      	movne	r3, #0
 8004446:	b2db      	uxtb	r3, r3
 8004448:	461a      	mov	r2, r3
 800444a:	79fb      	ldrb	r3, [r7, #7]
 800444c:	429a      	cmp	r2, r3
 800444e:	d0a6      	beq.n	800439e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800445a:	b480      	push	{r7}
 800445c:	b095      	sub	sp, #84	@ 0x54
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004468:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800446a:	e853 3f00 	ldrex	r3, [r3]
 800446e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004472:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004476:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	461a      	mov	r2, r3
 800447e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004480:	643b      	str	r3, [r7, #64]	@ 0x40
 8004482:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004484:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004486:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004488:	e841 2300 	strex	r3, r2, [r1]
 800448c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800448e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1e6      	bne.n	8004462 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	3308      	adds	r3, #8
 800449a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	e853 3f00 	ldrex	r3, [r3]
 80044a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	f023 0301 	bic.w	r3, r3, #1
 80044aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	3308      	adds	r3, #8
 80044b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044bc:	e841 2300 	strex	r3, r2, [r1]
 80044c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1e5      	bne.n	8004494 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d118      	bne.n	8004502 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	e853 3f00 	ldrex	r3, [r3]
 80044dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	f023 0310 	bic.w	r3, r3, #16
 80044e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	461a      	mov	r2, r3
 80044ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044ee:	61bb      	str	r3, [r7, #24]
 80044f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f2:	6979      	ldr	r1, [r7, #20]
 80044f4:	69ba      	ldr	r2, [r7, #24]
 80044f6:	e841 2300 	strex	r3, r2, [r1]
 80044fa:	613b      	str	r3, [r7, #16]
   return(result);
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1e6      	bne.n	80044d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2220      	movs	r2, #32
 8004506:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004516:	bf00      	nop
 8004518:	3754      	adds	r7, #84	@ 0x54
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr

08004522 <CheckValidRectRoi>:
 *   0------------------------- >15
 *   check Rectangle definition conforms to the (0,15,15) coordinate system
 *   with a minimum of 4x4 size
 */
static VL53L1_Error CheckValidRectRoi(VL53L1_UserRoi_t ROI)
{
 8004522:	b480      	push	{r7}
 8004524:	b085      	sub	sp, #20
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800452a:	2300      	movs	r3, #0
 800452c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Negative check are not necessary because value is unsigned */
	if ((ROI.TopLeftX > 15) || (ROI.TopLeftY > 15) ||
 800452e:	793b      	ldrb	r3, [r7, #4]
 8004530:	2b0f      	cmp	r3, #15
 8004532:	d808      	bhi.n	8004546 <CheckValidRectRoi+0x24>
 8004534:	797b      	ldrb	r3, [r7, #5]
 8004536:	2b0f      	cmp	r3, #15
 8004538:	d805      	bhi.n	8004546 <CheckValidRectRoi+0x24>
		(ROI.BotRightX > 15) || (ROI.BotRightY > 15))
 800453a:	79bb      	ldrb	r3, [r7, #6]
	if ((ROI.TopLeftX > 15) || (ROI.TopLeftY > 15) ||
 800453c:	2b0f      	cmp	r3, #15
 800453e:	d802      	bhi.n	8004546 <CheckValidRectRoi+0x24>
		(ROI.BotRightX > 15) || (ROI.BotRightY > 15))
 8004540:	79fb      	ldrb	r3, [r7, #7]
 8004542:	2b0f      	cmp	r3, #15
 8004544:	d901      	bls.n	800454a <CheckValidRectRoi+0x28>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004546:	23fc      	movs	r3, #252	@ 0xfc
 8004548:	73fb      	strb	r3, [r7, #15]

	if ((ROI.TopLeftX > ROI.BotRightX) || (ROI.TopLeftY < ROI.BotRightY))
 800454a:	793a      	ldrb	r2, [r7, #4]
 800454c:	79bb      	ldrb	r3, [r7, #6]
 800454e:	429a      	cmp	r2, r3
 8004550:	d803      	bhi.n	800455a <CheckValidRectRoi+0x38>
 8004552:	797a      	ldrb	r2, [r7, #5]
 8004554:	79fb      	ldrb	r3, [r7, #7]
 8004556:	429a      	cmp	r2, r3
 8004558:	d201      	bcs.n	800455e <CheckValidRectRoi+0x3c>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800455a:	23fc      	movs	r3, #252	@ 0xfc
 800455c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800455e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004562:	4618      	mov	r0, r3
 8004564:	3714      	adds	r7, #20
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr

0800456e <VL53L1_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_DataInit(VL53L1_DEV Dev)
{
 800456e:	b580      	push	{r7, lr}
 8004570:	b084      	sub	sp, #16
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004576:	2300      	movs	r3, #0
 8004578:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* 2V8 power mode selection codex 447463 */
#ifdef USE_I2C_2V8
	Status = VL53L1_RdByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG, &i);
 800457a:	f107 030e 	add.w	r3, r7, #14
 800457e:	461a      	mov	r2, r3
 8004580:	212e      	movs	r1, #46	@ 0x2e
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f005 fa54 	bl	8009a30 <VL53L1_RdByte>
 8004588:	4603      	mov	r3, r0
 800458a:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L1_ERROR_NONE) {
 800458c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10c      	bne.n	80045ae <VL53L1_DataInit+0x40>
		i = (i & 0xfe) | 0x01;
 8004594:	7bbb      	ldrb	r3, [r7, #14]
 8004596:	f043 0301 	orr.w	r3, r3, #1
 800459a:	b2db      	uxtb	r3, r3
 800459c:	73bb      	strb	r3, [r7, #14]
		Status = VL53L1_WrByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG,
 800459e:	7bbb      	ldrb	r3, [r7, #14]
 80045a0:	461a      	mov	r2, r3
 80045a2:	212e      	movs	r1, #46	@ 0x2e
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f005 fa19 	bl	80099dc <VL53L1_WrByte>
 80045aa:	4603      	mov	r3, r0
 80045ac:	73fb      	strb	r3, [r7, #15]
				i);
	}
#endif

	if (Status == VL53L1_ERROR_NONE)
 80045ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d105      	bne.n	80045c2 <VL53L1_DataInit+0x54>
		Status = VL53L1_data_init(Dev, 1);
 80045b6:	2101      	movs	r1, #1
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f001 f8ad 	bl	8005718 <VL53L1_data_init>
 80045be:	4603      	mov	r3, r0
 80045c0:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L1_ERROR_NONE)
 80045c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d103      	bne.n	80045d2 <VL53L1_DataInit+0x64>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2201      	movs	r2, #1
 80045ce:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378

	/* Enable all check */
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80045d2:	2300      	movs	r3, #0
 80045d4:	73bb      	strb	r3, [r7, #14]
 80045d6:	e012      	b.n	80045fe <VL53L1_DataInit+0x90>
		if (Status == VL53L1_ERROR_NONE)
 80045d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d112      	bne.n	8004606 <VL53L1_DataInit+0x98>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 80045e0:	7bbb      	ldrb	r3, [r7, #14]
 80045e2:	2201      	movs	r2, #1
 80045e4:	4619      	mov	r1, r3
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 fbcf 	bl	8004d8a <VL53L1_SetLimitCheckEnable>
 80045ec:	4603      	mov	r3, r0
 80045ee:	461a      	mov	r2, r3
 80045f0:	7bfb      	ldrb	r3, [r7, #15]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80045f6:	7bbb      	ldrb	r3, [r7, #14]
 80045f8:	3301      	adds	r3, #1
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	73bb      	strb	r3, [r7, #14]
 80045fe:	7bbb      	ldrb	r3, [r7, #14]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d9e9      	bls.n	80045d8 <VL53L1_DataInit+0x6a>
 8004604:	e000      	b.n	8004608 <VL53L1_DataInit+0x9a>
		else
			break;
 8004606:	bf00      	nop

	}


	LOG_FUNCTION_END(Status);
	return Status;
 8004608:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800460c:	4618      	mov	r0, r3
 800460e:	3710      	adds	r7, #16
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <VL53L1_StaticInit>:


VL53L1_Error VL53L1_StaticInit(VL53L1_DEV Dev)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800461c:	2300      	movs	r3, #0
 800461e:	73fb      	strb	r3, [r7, #15]
	uint8_t  measurement_mode;

	LOG_FUNCTION_START("");

	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2203      	movs	r2, #3
 8004624:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378

	measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 8004628:	2320      	movs	r3, #32
 800462a:	73bb      	strb	r3, [r7, #14]
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	7bba      	ldrb	r2, [r7, #14]
 8004630:	709a      	strb	r2, [r3, #2]

	/* ticket 472728 fix */
	Status = VL53L1_SetPresetMode(Dev,
 8004632:	2108      	movs	r1, #8
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 f8f6 	bl	8004826 <VL53L1_SetPresetMode>
 800463a:	4603      	mov	r3, r0
 800463c:	73fb      	strb	r3, [r7, #15]
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2208      	movs	r2, #8
 8004642:	f883 237c 	strb.w	r2, [r3, #892]	@ 0x37c
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	/* end of ticket 472728 fix */

	LOG_FUNCTION_END(Status);
	return Status;
 8004646:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800464a:	4618      	mov	r0, r3
 800464c:	3710      	adds	r7, #16
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <VL53L1_WaitDeviceBooted>:

VL53L1_Error VL53L1_WaitDeviceBooted(VL53L1_DEV Dev)
{
 8004652:	b580      	push	{r7, lr}
 8004654:	b084      	sub	sp, #16
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800465a:	2300      	movs	r3, #0
 800465c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_poll_for_boot_completion(Dev,
 800465e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f005 f8b3 	bl	80097ce <VL53L1_poll_for_boot_completion>
 8004668:	4603      	mov	r3, r0
 800466a:	73fb      	strb	r3, [r7, #15]
			VL53L1_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800466c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004670:	4618      	mov	r0, r3
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		VL53L1_DevicePresetModes *pDevicePresetMode)
{
 8004678:	b480      	push	{r7}
 800467a:	b087      	sub	sp, #28
 800467c:	af00      	add	r7, sp, #0
 800467e:	4603      	mov	r3, r0
 8004680:	603a      	str	r2, [r7, #0]
 8004682:	71fb      	strb	r3, [r7, #7]
 8004684:	460b      	mov	r3, r1
 8004686:	71bb      	strb	r3, [r7, #6]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004688:	2300      	movs	r3, #0
 800468a:	75fb      	strb	r3, [r7, #23]

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 800468c:	4a2b      	ldr	r2, [pc, #172]	@ (800473c <ComputeDevicePresetMode+0xc4>)
 800468e:	f107 0310 	add.w	r3, r7, #16
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	4611      	mov	r1, r2
 8004696:	8019      	strh	r1, [r3, #0]
 8004698:	3302      	adds	r3, #2
 800469a:	0c12      	lsrs	r2, r2, #16
 800469c:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE};


	VL53L1_DevicePresetModes TimedModes[3] = {
 800469e:	4a28      	ldr	r2, [pc, #160]	@ (8004740 <ComputeDevicePresetMode+0xc8>)
 80046a0:	f107 030c 	add.w	r3, r7, #12
 80046a4:	6812      	ldr	r2, [r2, #0]
 80046a6:	4611      	mov	r1, r2
 80046a8:	8019      	strh	r1, [r3, #0]
 80046aa:	3302      	adds	r3, #2
 80046ac:	0c12      	lsrs	r2, r2, #16
 80046ae:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 80046b0:	4a24      	ldr	r2, [pc, #144]	@ (8004744 <ComputeDevicePresetMode+0xcc>)
 80046b2:	f107 0308 	add.w	r3, r7, #8
 80046b6:	6812      	ldr	r2, [r2, #0]
 80046b8:	4611      	mov	r1, r2
 80046ba:	8019      	strh	r1, [r3, #0]
 80046bc:	3302      	adds	r3, #2
 80046be:	0c12      	lsrs	r2, r2, #16
 80046c0:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	2201      	movs	r2, #1
 80046c6:	701a      	strb	r2, [r3, #0]

	switch (DistanceMode) {
 80046c8:	79bb      	ldrb	r3, [r7, #6]
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d002      	beq.n	80046d4 <ComputeDevicePresetMode+0x5c>
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d003      	beq.n	80046da <ComputeDevicePresetMode+0x62>
 80046d2:	e005      	b.n	80046e0 <ComputeDevicePresetMode+0x68>
	case VL53L1_DISTANCEMODE_SHORT:
		DistIdx = 0;
 80046d4:	2300      	movs	r3, #0
 80046d6:	75bb      	strb	r3, [r7, #22]
		break;
 80046d8:	e004      	b.n	80046e4 <ComputeDevicePresetMode+0x6c>
	case VL53L1_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 80046da:	2301      	movs	r3, #1
 80046dc:	75bb      	strb	r3, [r7, #22]
		break;
 80046de:	e001      	b.n	80046e4 <ComputeDevicePresetMode+0x6c>
	default:
		DistIdx = 2;
 80046e0:	2302      	movs	r3, #2
 80046e2:	75bb      	strb	r3, [r7, #22]
	}

	switch (PresetMode) {
 80046e4:	79fb      	ldrb	r3, [r7, #7]
 80046e6:	2b08      	cmp	r3, #8
 80046e8:	d015      	beq.n	8004716 <ComputeDevicePresetMode+0x9e>
 80046ea:	2b08      	cmp	r3, #8
 80046ec:	dc1b      	bgt.n	8004726 <ComputeDevicePresetMode+0xae>
 80046ee:	2b03      	cmp	r3, #3
 80046f0:	d009      	beq.n	8004706 <ComputeDevicePresetMode+0x8e>
 80046f2:	2b04      	cmp	r3, #4
 80046f4:	d117      	bne.n	8004726 <ComputeDevicePresetMode+0xae>
	case VL53L1_PRESETMODE_LITE_RANGING:
		*pDevicePresetMode = LightModes[DistIdx];
 80046f6:	7dbb      	ldrb	r3, [r7, #22]
 80046f8:	3318      	adds	r3, #24
 80046fa:	443b      	add	r3, r7
 80046fc:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	701a      	strb	r2, [r3, #0]
		break;
 8004704:	e011      	b.n	800472a <ComputeDevicePresetMode+0xb2>


	case VL53L1_PRESETMODE_AUTONOMOUS:
		*pDevicePresetMode = TimedModes[DistIdx];
 8004706:	7dbb      	ldrb	r3, [r7, #22]
 8004708:	3318      	adds	r3, #24
 800470a:	443b      	add	r3, r7
 800470c:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	701a      	strb	r2, [r3, #0]
		break;
 8004714:	e009      	b.n	800472a <ComputeDevicePresetMode+0xb2>

	case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 8004716:	7dbb      	ldrb	r3, [r7, #22]
 8004718:	3318      	adds	r3, #24
 800471a:	443b      	add	r3, r7
 800471c:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	701a      	strb	r2, [r3, #0]
		break;
 8004724:	e001      	b.n	800472a <ComputeDevicePresetMode+0xb2>

	default:
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8004726:	23f8      	movs	r3, #248	@ 0xf8
 8004728:	75fb      	strb	r3, [r7, #23]
	}

	return Status;
 800472a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800472e:	4618      	mov	r0, r3
 8004730:	371c      	adds	r7, #28
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	0800c80c 	.word	0x0800c80c
 8004740:	0800c810 	.word	0x0800c810
 8004744:	0800c814 	.word	0x0800c814

08004748 <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 8004748:	b5b0      	push	{r4, r5, r7, lr}
 800474a:	b08e      	sub	sp, #56	@ 0x38
 800474c:	af04      	add	r7, sp, #16
 800474e:	60f8      	str	r0, [r7, #12]
 8004750:	607b      	str	r3, [r7, #4]
 8004752:	460b      	mov	r3, r1
 8004754:	72fb      	strb	r3, [r7, #11]
 8004756:	4613      	mov	r3, r2
 8004758:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800475a:	2300      	movs	r3, #0
 800475c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L1_DevicePresetModes   device_preset_mode;
	uint8_t measurement_mode;
	uint16_t dss_config__target_total_rate_mcps = 0;
 8004760:	2300      	movs	r3, #0
 8004762:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint32_t phasecal_config_timeout_us = 0;
 8004764:	2300      	movs	r3, #0
 8004766:	61fb      	str	r3, [r7, #28]
	uint32_t mm_config_timeout_us = 0;
 8004768:	2300      	movs	r3, #0
 800476a:	61bb      	str	r3, [r7, #24]
	uint32_t lld_range_config_timeout_us = 0;
 800476c:	2300      	movs	r3, #0
 800476e:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8004770:	7afb      	ldrb	r3, [r7, #11]
 8004772:	2b03      	cmp	r3, #3
 8004774:	d002      	beq.n	800477c <SetPresetMode+0x34>
 8004776:	7afb      	ldrb	r3, [r7, #11]
 8004778:	2b08      	cmp	r3, #8
 800477a:	d103      	bne.n	8004784 <SetPresetMode+0x3c>
		(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 800477c:	2340      	movs	r3, #64	@ 0x40
 800477e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004782:	e002      	b.n	800478a <SetPresetMode+0x42>
	else
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 8004784:	2320      	movs	r3, #32
 8004786:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26


	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 800478a:	f107 0225 	add.w	r2, r7, #37	@ 0x25
 800478e:	7ab9      	ldrb	r1, [r7, #10]
 8004790:	7afb      	ldrb	r3, [r7, #11]
 8004792:	4618      	mov	r0, r3
 8004794:	f7ff ff70 	bl	8004678 <ComputeDevicePresetMode>
 8004798:	4603      	mov	r3, r0
 800479a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			&device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
 800479e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d112      	bne.n	80047cc <SetPresetMode+0x84>
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 80047a6:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 80047aa:	f107 001c 	add.w	r0, r7, #28
 80047ae:	f107 0222 	add.w	r2, r7, #34	@ 0x22
 80047b2:	f107 0314 	add.w	r3, r7, #20
 80047b6:	9301      	str	r3, [sp, #4]
 80047b8:	f107 0318 	add.w	r3, r7, #24
 80047bc:	9300      	str	r3, [sp, #0]
 80047be:	4603      	mov	r3, r0
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f001 fa67 	bl	8005c94 <VL53L1_get_preset_mode_timing_cfg>
 80047c6:	4603      	mov	r3, r0
 80047c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 80047cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d112      	bne.n	80047fa <SetPresetMode+0xb2>
		Status = VL53L1_set_preset_mode(
 80047d4:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
 80047d8:	8c7c      	ldrh	r4, [r7, #34]	@ 0x22
 80047da:	69fd      	ldr	r5, [r7, #28]
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	6879      	ldr	r1, [r7, #4]
 80047e2:	9102      	str	r1, [sp, #8]
 80047e4:	9201      	str	r2, [sp, #4]
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	462b      	mov	r3, r5
 80047ea:	4622      	mov	r2, r4
 80047ec:	4601      	mov	r1, r0
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f001 fafa 	bl	8005de8 <VL53L1_set_preset_mode>
 80047f4:	4603      	mov	r3, r0
 80047f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 80047fa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d103      	bne.n	800480a <SetPresetMode+0xc2>
		VL53L1DevDataSet(Dev, LLData.measurement_mode,
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8004808:	709a      	strb	r2, [r3, #2]
				measurement_mode);

	if (Status == VL53L1_ERROR_NONE)
 800480a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800480e:	2b00      	cmp	r3, #0
 8004810:	d103      	bne.n	800481a <SetPresetMode+0xd2>
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	7afa      	ldrb	r2, [r7, #11]
 8004816:	f883 237c 	strb.w	r2, [r3, #892]	@ 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
 800481a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800481e:	4618      	mov	r0, r3
 8004820:	3728      	adds	r7, #40	@ 0x28
 8004822:	46bd      	mov	sp, r7
 8004824:	bdb0      	pop	{r4, r5, r7, pc}

08004826 <VL53L1_SetPresetMode>:
	return Status;
}


VL53L1_Error VL53L1_SetPresetMode(VL53L1_DEV Dev, VL53L1_PresetModes PresetMode)
{
 8004826:	b580      	push	{r7, lr}
 8004828:	b084      	sub	sp, #16
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
 800482e:	460b      	mov	r3, r1
 8004830:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004832:	2300      	movs	r3, #0
 8004834:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes DistanceMode = VL53L1_DISTANCEMODE_LONG;
 8004836:	2303      	movs	r3, #3
 8004838:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	/* fix for bug 495690 */
	Status = VL53L1_low_power_auto_data_init(Dev);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f003 fe02 	bl	8008444 <VL53L1_low_power_auto_data_init>
 8004840:	4603      	mov	r3, r0
 8004842:	73fb      	strb	r3, [r7, #15]

	Status = SetPresetMode(Dev,
 8004844:	7bba      	ldrb	r2, [r7, #14]
 8004846:	78f9      	ldrb	r1, [r7, #3]
 8004848:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f7ff ff7b 	bl	8004748 <SetPresetMode>
 8004852:	4603      	mov	r3, r0
 8004854:	73fb      	strb	r3, [r7, #15]
			PresetMode,
			DistanceMode,
			1000);

	if (Status == VL53L1_ERROR_NONE) {
 8004856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d117      	bne.n	800488e <VL53L1_SetPresetMode+0x68>
		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 800485e:	78fb      	ldrb	r3, [r7, #3]
 8004860:	2b04      	cmp	r3, #4
 8004862:	d005      	beq.n	8004870 <VL53L1_SetPresetMode+0x4a>
 8004864:	78fb      	ldrb	r3, [r7, #3]
 8004866:	2b03      	cmp	r3, #3
 8004868:	d002      	beq.n	8004870 <VL53L1_SetPresetMode+0x4a>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 800486a:	78fb      	ldrb	r3, [r7, #3]
 800486c:	2b08      	cmp	r3, #8
 800486e:	d107      	bne.n	8004880 <VL53L1_SetPresetMode+0x5a>
			(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8004870:	f24a 0128 	movw	r1, #41000	@ 0xa028
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f891 	bl	800499c <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 800487a:	4603      	mov	r3, r0
 800487c:	73fb      	strb	r3, [r7, #15]
 800487e:	e006      	b.n	800488e <VL53L1_SetPresetMode+0x68>
				Dev, 41000);
		else
			/* Set default timing budget to 30Hz (33.33 ms)*/
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8004880:	f248 2135 	movw	r1, #33333	@ 0x8235
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f000 f889 	bl	800499c <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 800488a:	4603      	mov	r3, r0
 800488c:	73fb      	strb	r3, [r7, #15]
				Dev, 33333);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800488e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d106      	bne.n	80048a4 <VL53L1_SetPresetMode+0x7e>
		/* Set default intermeasurement period to 1000 ms */
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 8004896:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 fa08 	bl	8004cb0 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 80048a0:	4603      	mov	r3, r0
 80048a2:	73fb      	strb	r3, [r7, #15]
				1000);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80048a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3710      	adds	r7, #16
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <VL53L1_SetDistanceMode>:
	return Status;
}

VL53L1_Error VL53L1_SetDistanceMode(VL53L1_DEV Dev,
		VL53L1_DistanceModes DistanceMode)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b088      	sub	sp, #32
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	460b      	mov	r3, r1
 80048ba:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80048bc:	2300      	movs	r3, #0
 80048be:	77fb      	strb	r3, [r7, #31]
	VL53L1_PresetModes PresetMode;
	uint32_t inter_measurement_period_ms;
	uint32_t TimingBudget = 0;
 80048c0:	2300      	movs	r3, #0
 80048c2:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 80048c4:	2300      	movs	r3, #0
 80048c6:	613b      	str	r3, [r7, #16]
	uint32_t PhaseCalTimeoutUs = 0;
 80048c8:	2300      	movs	r3, #0
 80048ca:	60fb      	str	r3, [r7, #12]
	VL53L1_user_zone_t user_zone;

	LOG_FUNCTION_START("%d", (int)DistanceMode);

	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f893 337c 	ldrb.w	r3, [r3, #892]	@ 0x37c
 80048d2:	77bb      	strb	r3, [r7, #30]
	/* when the distance mode is valid:
	 * Manual Mode: all modes
	 * AUTO AUTO_LITE : LITE_RANGING, RANGING
	 */

	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 80048d4:	78fb      	ldrb	r3, [r7, #3]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d008      	beq.n	80048ec <VL53L1_SetDistanceMode+0x3c>
 80048da:	78fb      	ldrb	r3, [r7, #3]
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d005      	beq.n	80048ec <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 80048e0:	78fb      	ldrb	r3, [r7, #3]
 80048e2:	2b03      	cmp	r3, #3
 80048e4:	d002      	beq.n	80048ec <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_LONG))
		return VL53L1_ERROR_INVALID_PARAMS;
 80048e6:	f06f 0303 	mvn.w	r3, #3
 80048ea:	e052      	b.n	8004992 <VL53L1_SetDistanceMode+0xe2>

	if (Status == VL53L1_ERROR_NONE)
 80048ec:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d107      	bne.n	8004904 <VL53L1_SetDistanceMode+0x54>
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 80048f4:	f107 0308 	add.w	r3, r7, #8
 80048f8:	4619      	mov	r1, r3
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f001 f973 	bl	8005be6 <VL53L1_get_user_zone>
 8004900:	4603      	mov	r3, r0
 8004902:	77fb      	strb	r3, [r7, #31]

	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	695b      	ldr	r3, [r3, #20]
 8004908:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 800490a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d10a      	bne.n	8004928 <VL53L1_SetDistanceMode+0x78>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 8004912:	f107 0314 	add.w	r3, r7, #20
 8004916:	f107 0210 	add.w	r2, r7, #16
 800491a:	f107 010c 	add.w	r1, r7, #12
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f001 f89e 	bl	8005a60 <VL53L1_get_timeouts_us>
 8004924:	4603      	mov	r3, r0
 8004926:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 8004928:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d107      	bne.n	8004940 <VL53L1_SetDistanceMode+0x90>
		Status = SetPresetMode(Dev,
 8004930:	78fa      	ldrb	r2, [r7, #3]
 8004932:	7fb9      	ldrb	r1, [r7, #30]
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f7ff ff06 	bl	8004748 <SetPresetMode>
 800493c:	4603      	mov	r3, r0
 800493e:	77fb      	strb	r3, [r7, #31]
				PresetMode,
				DistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE) {
 8004940:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d103      	bne.n	8004950 <VL53L1_SetDistanceMode+0xa0>
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	78fa      	ldrb	r2, [r7, #3]
 800494c:	f883 237d 	strb.w	r2, [r3, #893]	@ 0x37d
				DistanceMode);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8004950:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d10e      	bne.n	8004976 <VL53L1_SetDistanceMode+0xc6>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 8004958:	68f9      	ldr	r1, [r7, #12]
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f001 f846 	bl	80059f0 <VL53L1_set_timeouts_us>
 8004964:	4603      	mov	r3, r0
 8004966:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 8004968:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d102      	bne.n	8004976 <VL53L1_SetDistanceMode+0xc6>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 8004970:	697a      	ldr	r2, [r7, #20]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 8004976:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d107      	bne.n	800498e <VL53L1_SetDistanceMode+0xde>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 800497e:	f107 0308 	add.w	r3, r7, #8
 8004982:	4619      	mov	r1, r3
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f001 f90b 	bl	8005ba0 <VL53L1_set_user_zone>
 800498a:	4603      	mov	r3, r0
 800498c:	77fb      	strb	r3, [r7, #31]

	LOG_FUNCTION_END(Status);
	return Status;
 800498e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8004992:	4618      	mov	r0, r3
 8004994:	3720      	adds	r7, #32
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
	...

0800499c <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:



VL53L1_Error VL53L1_SetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b08c      	sub	sp, #48	@ 0x30
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80049a6:	2300      	movs	r3, #0
 80049a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t Mm1Enabled = 0;
 80049ac:	2300      	movs	r3, #0
 80049ae:	76bb      	strb	r3, [r7, #26]
	uint8_t Mm2Enabled = 0;
 80049b0:	2300      	movs	r3, #0
 80049b2:	767b      	strb	r3, [r7, #25]
	uint32_t TimingGuard;
	uint32_t divisor;
	uint32_t TimingBudget = 0;
 80049b4:	2300      	movs	r3, #0
 80049b6:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 80049b8:	2300      	movs	r3, #0
 80049ba:	613b      	str	r3, [r7, #16]
	VL53L1_PresetModes PresetMode;
	uint32_t PhaseCalTimeoutUs = 0;
 80049bc:	2300      	movs	r3, #0
 80049be:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 80049c0:	4b64      	ldr	r3, [pc, #400]	@ (8004b54 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1b8>)
 80049c2:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	/* Timing budget is limited to 10 seconds */
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	4a64      	ldr	r2, [pc, #400]	@ (8004b58 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1bc>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d902      	bls.n	80049d2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x36>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 80049cc:	23fc      	movs	r3, #252	@ 0xfc
 80049ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L1_ERROR_NONE) {
 80049d2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d109      	bne.n	80049ee <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x52>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 80049da:	f107 031a 	add.w	r3, r7, #26
 80049de:	461a      	mov	r2, r3
 80049e0:	2105      	movs	r1, #5
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 fade 	bl	8004fa4 <VL53L1_GetSequenceStepEnable>
 80049e8:	4603      	mov	r3, r0
 80049ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);
	}

	if (Status == VL53L1_ERROR_NONE) {
 80049ee:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d109      	bne.n	8004a0a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x6e>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 80049f6:	f107 0319 	add.w	r3, r7, #25
 80049fa:	461a      	mov	r2, r3
 80049fc:	2106      	movs	r1, #6
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f000 fad0 	bl	8004fa4 <VL53L1_GetSequenceStepEnable>
 8004a04:	4603      	mov	r3, r0
 8004a06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);
	}

	if (Status == VL53L1_ERROR_NONE)
 8004a0a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10b      	bne.n	8004a2a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x8e>
		Status = VL53L1_get_timeouts_us(Dev,
 8004a12:	f107 0314 	add.w	r3, r7, #20
 8004a16:	f107 0210 	add.w	r2, r7, #16
 8004a1a:	f107 010c 	add.w	r1, r7, #12
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f001 f81e 	bl	8005a60 <VL53L1_get_timeouts_us>
 8004a24:	4603      	mov	r3, r0
 8004a26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	if (Status == VL53L1_ERROR_NONE) {
 8004a2a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f040 8081 	bne.w	8004b36 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
		PresetMode = VL53L1DevDataGet(Dev,
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f893 337c 	ldrb.w	r3, [r3, #892]	@ 0x37c
 8004a3a:	76fb      	strb	r3, [r7, #27]
				CurrentParameters.PresetMode);

		TimingGuard = 0;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
		divisor = 1;
 8004a40:	2301      	movs	r3, #1
 8004a42:	627b      	str	r3, [r7, #36]	@ 0x24
		switch (PresetMode) {
 8004a44:	7efb      	ldrb	r3, [r7, #27]
 8004a46:	2b08      	cmp	r3, #8
 8004a48:	d026      	beq.n	8004a98 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xfc>
 8004a4a:	2b08      	cmp	r3, #8
 8004a4c:	dc43      	bgt.n	8004ad6 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
 8004a4e:	2b03      	cmp	r3, #3
 8004a50:	d00f      	beq.n	8004a72 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
 8004a52:	2b04      	cmp	r3, #4
 8004a54:	d13f      	bne.n	8004ad6 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8004a56:	7ebb      	ldrb	r3, [r7, #26]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d002      	beq.n	8004a62 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xc6>
 8004a5c:	7e7b      	ldrb	r3, [r7, #25]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d103      	bne.n	8004a6a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xce>
				TimingGuard = 5000;
 8004a62:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004a66:	62bb      	str	r3, [r7, #40]	@ 0x28
			else
				TimingGuard = 1000;
		break;
 8004a68:	e038      	b.n	8004adc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>
				TimingGuard = 1000;
 8004a6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
		break;
 8004a70:	e034      	b.n	8004adc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 8004a72:	69fb      	ldr	r3, [r7, #28]
 8004a74:	005b      	lsls	r3, r3, #1
 8004a76:	61fb      	str	r3, [r7, #28]
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8004a78:	7ebb      	ldrb	r3, [r7, #26]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d002      	beq.n	8004a84 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe8>
 8004a7e:	7e7b      	ldrb	r3, [r7, #25]
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d103      	bne.n	8004a8c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
				TimingGuard = 26600;
 8004a84:	f246 73e8 	movw	r3, #26600	@ 0x67e8
 8004a88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a8a:	e002      	b.n	8004a92 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf6>
			else
				TimingGuard = 21600;
 8004a8c:	f245 4360 	movw	r3, #21600	@ 0x5460
 8004a90:	62bb      	str	r3, [r7, #40]	@ 0x28
			divisor = 2;
 8004a92:	2302      	movs	r3, #2
 8004a94:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8004a96:	e021      	b.n	8004adc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	005b      	lsls	r3, r3, #1
 8004a9c:	61fb      	str	r3, [r7, #28]
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8004a9e:	23f5      	movs	r3, #245	@ 0xf5
 8004aa0:	623b      	str	r3, [r7, #32]
			VL53L1_get_tuning_parm(Dev,
 8004aa2:	f107 0308 	add.w	r3, r7, #8
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	f248 0136 	movw	r1, #32822	@ 0x8036
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f002 f84b 	bl	8006b48 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	dd07      	ble.n	8004ac8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12c>
				vhv += vhv_loops *
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	22f5      	movs	r2, #245	@ 0xf5
 8004abc:	fb02 f303 	mul.w	r3, r2, r3
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	6a3b      	ldr	r3, [r7, #32]
 8004ac4:	4413      	add	r3, r2
 8004ac6:	623b      	str	r3, [r7, #32]
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8004ac8:	6a3b      	ldr	r3, [r7, #32]
 8004aca:	f603 53dc 	addw	r3, r3, #3548	@ 0xddc
 8004ace:	62bb      	str	r3, [r7, #40]	@ 0x28
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			divisor = 2;
 8004ad0:	2302      	movs	r3, #2
 8004ad2:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8004ad4:	e002      	b.n	8004adc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8004ad6:	23f8      	movs	r3, #248	@ 0xf8
 8004ad8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}

		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 8004adc:	683a      	ldr	r2, [r7, #0]
 8004ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d803      	bhi.n	8004aec <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x150>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 8004ae4:	23fc      	movs	r3, #252	@ 0xfc
 8004ae6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004aea:	e003      	b.n	8004af4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x158>
		else {
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
					- TimingGuard);
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af0:	1ad3      	subs	r3, r2, r3
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 8004af2:	617b      	str	r3, [r7, #20]
		}

		if (Status == VL53L1_ERROR_NONE) {
 8004af4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d11c      	bne.n	8004b36 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	69fa      	ldr	r2, [r7, #28]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d203      	bcs.n	8004b0c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x170>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 8004b04:	23fc      	movs	r3, #252	@ 0xfc
 8004b06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004b0a:	e00d      	b.n	8004b28 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x18c>
			else {
				TimingBudget /= divisor;
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b14:	617b      	str	r3, [r7, #20]
				Status = VL53L1_set_timeouts_us(
 8004b16:	68f9      	ldr	r1, [r7, #12]
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 ff67 	bl	80059f0 <VL53L1_set_timeouts_us>
 8004b22:	4603      	mov	r3, r0
 8004b24:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					PhaseCalTimeoutUs,
					MmTimeoutUs,
					TimingBudget);
			}

			if (Status == VL53L1_ERROR_NONE)
 8004b28:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d102      	bne.n	8004b36 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
				VL53L1DevDataSet(Dev,
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	611a      	str	r2, [r3, #16]
					LLData.range_config_timeout_us,
					TimingBudget);
		}
	}
	if (Status == VL53L1_ERROR_NONE) {
 8004b36:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d103      	bne.n	8004b46 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1aa>
		VL53L1DevDataSet(Dev,
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	683a      	ldr	r2, [r7, #0]
 8004b42:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004b46:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3730      	adds	r7, #48	@ 0x30
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	00086470 	.word	0x00086470
 8004b58:	00989680 	.word	0x00989680

08004b5c <VL53L1_GetMeasurementTimingBudgetMicroSeconds>:


VL53L1_Error VL53L1_GetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b08c      	sub	sp, #48	@ 0x30
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004b66:	2300      	movs	r3, #0
 8004b68:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t Mm1Enabled = 0;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	76fb      	strb	r3, [r7, #27]
	uint8_t Mm2Enabled = 0;
 8004b70:	2300      	movs	r3, #0
 8004b72:	76bb      	strb	r3, [r7, #26]
	uint32_t  MmTimeoutUs = 0;
 8004b74:	2300      	movs	r3, #0
 8004b76:	617b      	str	r3, [r7, #20]
	uint32_t  RangeTimeoutUs = 0;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	613b      	str	r3, [r7, #16]
	uint32_t  MeasTimingBdg = 0;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PhaseCalTimeoutUs = 0;
 8004b80:	2300      	movs	r3, #0
 8004b82:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;

	LOG_FUNCTION_START("");

	*pMeasurementTimingBudgetMicroSeconds = 0;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	2200      	movs	r2, #0
 8004b88:	601a      	str	r2, [r3, #0]

	if (Status == VL53L1_ERROR_NONE)
 8004b8a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d109      	bne.n	8004ba6 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x4a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8004b92:	f107 031b 	add.w	r3, r7, #27
 8004b96:	461a      	mov	r2, r3
 8004b98:	2105      	movs	r1, #5
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 fa02 	bl	8004fa4 <VL53L1_GetSequenceStepEnable>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);

	if (Status == VL53L1_ERROR_NONE)
 8004ba6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d109      	bne.n	8004bc2 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x66>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8004bae:	f107 031a 	add.w	r3, r7, #26
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	2106      	movs	r1, #6
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f9f4 	bl	8004fa4 <VL53L1_GetSequenceStepEnable>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);

	if (Status == VL53L1_ERROR_NONE)
 8004bc2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d10b      	bne.n	8004be2 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x86>
		Status = VL53L1_get_timeouts_us(Dev,
 8004bca:	f107 0310 	add.w	r3, r7, #16
 8004bce:	f107 0214 	add.w	r2, r7, #20
 8004bd2:	f107 010c 	add.w	r1, r7, #12
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 ff42 	bl	8005a60 <VL53L1_get_timeouts_us>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&RangeTimeoutUs);

	if (Status == VL53L1_ERROR_NONE) {
 8004be2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d155      	bne.n	8004c96 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13a>
		PresetMode = VL53L1DevDataGet(Dev,
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f893 337c 	ldrb.w	r3, [r3, #892]	@ 0x37c
 8004bf0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				CurrentParameters.PresetMode);

		switch (PresetMode) {
 8004bf4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004bf8:	2b08      	cmp	r3, #8
 8004bfa:	d02a      	beq.n	8004c52 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf6>
 8004bfc:	2b08      	cmp	r3, #8
 8004bfe:	dc47      	bgt.n	8004c90 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
 8004c00:	2b03      	cmp	r3, #3
 8004c02:	d012      	beq.n	8004c2a <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
 8004c04:	2b04      	cmp	r3, #4
 8004c06:	d143      	bne.n	8004c90 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8004c08:	7efb      	ldrb	r3, [r7, #27]
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d002      	beq.n	8004c14 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xb8>
 8004c0e:	7ebb      	ldrb	r3, [r7, #26]
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d105      	bne.n	8004c20 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xc4>
				MeasTimingBdg = RangeTimeoutUs + 5000;
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8004c1a:	3308      	adds	r3, #8
 8004c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
			else
				MeasTimingBdg = RangeTimeoutUs + 1000;

		break;
 8004c1e:	e03a      	b.n	8004c96 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13a>
				MeasTimingBdg = RangeTimeoutUs + 1000;
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8004c26:	62bb      	str	r3, [r7, #40]	@ 0x28
		break;
 8004c28:	e035      	b.n	8004c96 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13a>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8004c2a:	7efb      	ldrb	r3, [r7, #27]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d002      	beq.n	8004c36 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xda>
 8004c30:	7ebb      	ldrb	r3, [r7, #26]
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d106      	bne.n	8004c44 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xe8>
				MeasTimingBdg = 2 * RangeTimeoutUs + 26600;
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	f503 534f 	add.w	r3, r3, #13248	@ 0x33c0
 8004c3c:	3334      	adds	r3, #52	@ 0x34
 8004c3e:	005b      	lsls	r3, r3, #1
 8004c40:	62bb      	str	r3, [r7, #40]	@ 0x28
			else
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;

		break;
 8004c42:	e028      	b.n	8004c96 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13a>
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	f503 5328 	add.w	r3, r3, #10752	@ 0x2a00
 8004c4a:	3330      	adds	r3, #48	@ 0x30
 8004c4c:	005b      	lsls	r3, r3, #1
 8004c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
		break;
 8004c50:	e021      	b.n	8004c96 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13a>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8004c52:	23f5      	movs	r3, #245	@ 0xf5
 8004c54:	627b      	str	r3, [r7, #36]	@ 0x24
			VL53L1_get_tuning_parm(Dev,
 8004c56:	f107 0308 	add.w	r3, r7, #8
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	f248 0136 	movw	r1, #32822	@ 0x8036
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f001 ff71 	bl	8006b48 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	dd07      	ble.n	8004c7c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x120>
				vhv += vhv_loops *
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	22f5      	movs	r2, #245	@ 0xf5
 8004c70:	fb02 f303 	mul.w	r3, r2, r3
 8004c74:	461a      	mov	r2, r3
 8004c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c78:	4413      	add	r3, r2
 8004c7a:	627b      	str	r3, [r7, #36]	@ 0x24
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8004c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7e:	f603 53dc 	addw	r3, r3, #3548	@ 0xddc
 8004c82:	61fb      	str	r3, [r7, #28]
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	69fa      	ldr	r2, [r7, #28]
 8004c8a:	4413      	add	r3, r2
 8004c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
		break;
 8004c8e:	e002      	b.n	8004c96 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13a>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8004c90:	23f8      	movs	r3, #248	@ 0xf8
 8004c92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
	}
	if (Status == VL53L1_ERROR_NONE)
 8004c96:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d102      	bne.n	8004ca4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x148>
		*pMeasurementTimingBudgetMicroSeconds = MeasTimingBdg;
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ca2:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8004ca4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3730      	adds	r7, #48	@ 0x30
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <VL53L1_SetInterMeasurementPeriodMilliSeconds>:



VL53L1_Error VL53L1_SetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP = InterMeasurementPeriodMilliSeconds;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	60bb      	str	r3, [r7, #8]
	adjustedIMP += (adjustedIMP * 64) / 1000;
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	019b      	lsls	r3, r3, #6
 8004cc6:	4a09      	ldr	r2, [pc, #36]	@ (8004cec <VL53L1_SetInterMeasurementPeriodMilliSeconds+0x3c>)
 8004cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ccc:	099b      	lsrs	r3, r3, #6
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	4413      	add	r3, r2
 8004cd2:	60bb      	str	r3, [r7, #8]
	/* End of fix for Ticket 468205 */
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 8004cd4:	68b9      	ldr	r1, [r7, #8]
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f000 fe3b 	bl	8005952 <VL53L1_set_inter_measurement_period_ms>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	73fb      	strb	r3, [r7, #15]
			adjustedIMP);

	LOG_FUNCTION_END(Status);
	return Status;
 8004ce0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	10624dd3 	.word	0x10624dd3

08004cf0 <VL53L1_GetInterMeasurementPeriodMilliSeconds>:

VL53L1_Error VL53L1_GetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_inter_measurement_period_ms(Dev, &adjustedIMP);
 8004cfe:	f107 0308 	add.w	r3, r7, #8
 8004d02:	4619      	mov	r1, r3
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 fe4d 	bl	80059a4 <VL53L1_get_inter_measurement_period_ms>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	73fb      	strb	r3, [r7, #15]
	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP -= (adjustedIMP * 64) / 1000;
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	019b      	lsls	r3, r3, #6
 8004d14:	4907      	ldr	r1, [pc, #28]	@ (8004d34 <VL53L1_GetInterMeasurementPeriodMilliSeconds+0x44>)
 8004d16:	fba1 1303 	umull	r1, r3, r1, r3
 8004d1a:	099b      	lsrs	r3, r3, #6
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	60bb      	str	r3, [r7, #8]
	*pInterMeasurementPeriodMilliSeconds = adjustedIMP;
 8004d20:	68ba      	ldr	r2, [r7, #8]
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	601a      	str	r2, [r3, #0]
	/* End of fix for Ticket 468205 */

	LOG_FUNCTION_END(Status);
	return Status;
 8004d26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3710      	adds	r7, #16
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	10624dd3 	.word	0x10624dd3

08004d38 <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
		FixPoint1616_t value)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	460b      	mov	r3, r1
 8004d42:	607a      	str	r2, [r7, #4]
 8004d44:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004d46:	2300      	movs	r3, #0
 8004d48:	75fb      	strb	r3, [r7, #23]
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8004d4a:	897b      	ldrh	r3, [r7, #10]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d002      	beq.n	8004d56 <SetLimitValue+0x1e>
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d009      	beq.n	8004d68 <SetLimitValue+0x30>
 8004d54:	e011      	b.n	8004d7a <SetLimitValue+0x42>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT142(value);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	0b9b      	lsrs	r3, r3, #14
 8004d5a:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 8004d5c:	8abb      	ldrh	r3, [r7, #20]
 8004d5e:	4619      	mov	r1, r3
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f001 f9cd 	bl	8006100 <VL53L1_set_lite_sigma_threshold>
		break;
 8004d66:	e00a      	b.n	8004d7e <SetLimitValue+0x46>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	0a5b      	lsrs	r3, r3, #9
 8004d6c:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 8004d6e:	8abb      	ldrh	r3, [r7, #20]
 8004d70:	4619      	mov	r1, r3
 8004d72:	68f8      	ldr	r0, [r7, #12]
 8004d74:	f001 f9f0 	bl	8006158 <VL53L1_set_lite_min_count_rate>
		break;
 8004d78:	e001      	b.n	8004d7e <SetLimitValue+0x46>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004d7a:	23fc      	movs	r3, #252	@ 0xfc
 8004d7c:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004d7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3718      	adds	r7, #24
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <VL53L1_SetLimitCheckEnable>:


VL53L1_Error VL53L1_SetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b084      	sub	sp, #16
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
 8004d92:	460b      	mov	r3, r1
 8004d94:	807b      	strh	r3, [r7, #2]
 8004d96:	4613      	mov	r3, r2
 8004d98:	707b      	strb	r3, [r7, #1]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	73fb      	strb	r3, [r7, #15]
	FixPoint1616_t TempFix1616 = 0;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004da2:	887b      	ldrh	r3, [r7, #2]
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d902      	bls.n	8004dae <VL53L1_SetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004da8:	23fc      	movs	r3, #252	@ 0xfc
 8004daa:	73fb      	strb	r3, [r7, #15]
 8004dac:	e014      	b.n	8004dd8 <VL53L1_SetLimitCheckEnable+0x4e>
	} else {
		/* TempFix1616 contains either 0 or the limit value */
		if (LimitCheckEnable == 0)
 8004dae:	787b      	ldrb	r3, [r7, #1]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d102      	bne.n	8004dba <VL53L1_SetLimitCheckEnable+0x30>
			TempFix1616 = 0;
 8004db4:	2300      	movs	r3, #0
 8004db6:	60bb      	str	r3, [r7, #8]
 8004db8:	e006      	b.n	8004dc8 <VL53L1_SetLimitCheckEnable+0x3e>
		else
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004dba:	887b      	ldrh	r3, [r7, #2]
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	33e0      	adds	r3, #224	@ 0xe0
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	4413      	add	r3, r2
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	60bb      	str	r3, [r7, #8]
				LimitCheckId, TempFix1616);

		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 8004dc8:	887b      	ldrh	r3, [r7, #2]
 8004dca:	68ba      	ldr	r2, [r7, #8]
 8004dcc:	4619      	mov	r1, r3
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f7ff ffb2 	bl	8004d38 <SetLimitValue>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	73fb      	strb	r3, [r7, #15]
	}

	if (Status == VL53L1_ERROR_NONE)
 8004dd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d10c      	bne.n	8004dfa <VL53L1_SetLimitCheckEnable+0x70>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004de0:	787b      	ldrb	r3, [r7, #1]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	bf14      	ite	ne
 8004de6:	2301      	movne	r3, #1
 8004de8:	2300      	moveq	r3, #0
 8004dea:	b2da      	uxtb	r2, r3
 8004dec:	887b      	ldrh	r3, [r7, #2]
 8004dee:	4611      	mov	r1, r2
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	4413      	add	r3, r2
 8004df4:	460a      	mov	r2, r1
 8004df6:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
			((LimitCheckEnable == 0) ? 0 : 1));



	LOG_FUNCTION_END(Status);
	return Status;
 8004dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3710      	adds	r7, #16
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <VL53L1_GetLimitCheckEnable>:

VL53L1_Error VL53L1_GetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b087      	sub	sp, #28
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	60f8      	str	r0, [r7, #12]
 8004e0e:	460b      	mov	r3, r1
 8004e10:	607a      	str	r2, [r7, #4]
 8004e12:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004e14:	2300      	movs	r3, #0
 8004e16:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004e18:	897b      	ldrh	r3, [r7, #10]
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d905      	bls.n	8004e2a <VL53L1_GetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004e1e:	23fc      	movs	r3, #252	@ 0xfc
 8004e20:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	701a      	strb	r2, [r3, #0]
 8004e28:	e008      	b.n	8004e3c <VL53L1_GetLimitCheckEnable+0x36>
	} else {
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004e2a:	897b      	ldrh	r3, [r7, #10]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	4413      	add	r3, r2
 8004e30:	f893 3384 	ldrb.w	r3, [r3, #900]	@ 0x384
 8004e34:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	7dba      	ldrb	r2, [r7, #22]
 8004e3a:	701a      	strb	r2, [r3, #0]
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8004e3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	371c      	adds	r7, #28
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <VL53L1_GetLimitCheckValue>:
	return Status;
}

VL53L1_Error VL53L1_GetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	460b      	mov	r3, r1
 8004e56:	607a      	str	r2, [r7, #4]
 8004e58:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	77fb      	strb	r3, [r7, #31]
	uint16_t MinCountRate;
	FixPoint1616_t TempFix1616 = 0;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	61bb      	str	r3, [r7, #24]
	uint16_t SigmaThresh;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8004e62:	897b      	ldrh	r3, [r7, #10]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d002      	beq.n	8004e6e <VL53L1_GetLimitCheckValue+0x22>
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d00c      	beq.n	8004e86 <VL53L1_GetLimitCheckValue+0x3a>
 8004e6c:	e017      	b.n	8004e9e <VL53L1_GetLimitCheckValue+0x52>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		Status = VL53L1_get_lite_sigma_threshold(Dev, &SigmaThresh);
 8004e6e:	f107 0314 	add.w	r3, r7, #20
 8004e72:	4619      	mov	r1, r3
 8004e74:	68f8      	ldr	r0, [r7, #12]
 8004e76:	f001 f92d 	bl	80060d4 <VL53L1_get_lite_sigma_threshold>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT142TOFIXPOINT1616(SigmaThresh);
 8004e7e:	8abb      	ldrh	r3, [r7, #20]
 8004e80:	039b      	lsls	r3, r3, #14
 8004e82:	61bb      	str	r3, [r7, #24]
		break;
 8004e84:	e00d      	b.n	8004ea2 <VL53L1_GetLimitCheckValue+0x56>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L1_get_lite_min_count_rate(Dev, &MinCountRate);
 8004e86:	f107 0316 	add.w	r3, r7, #22
 8004e8a:	4619      	mov	r1, r3
 8004e8c:	68f8      	ldr	r0, [r7, #12]
 8004e8e:	f001 f94d 	bl	800612c <VL53L1_get_lite_min_count_rate>
 8004e92:	4603      	mov	r3, r0
 8004e94:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(MinCountRate);
 8004e96:	8afb      	ldrh	r3, [r7, #22]
 8004e98:	025b      	lsls	r3, r3, #9
 8004e9a:	61bb      	str	r3, [r7, #24]
		break;
 8004e9c:	e001      	b.n	8004ea2 <VL53L1_GetLimitCheckValue+0x56>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004e9e:	23fc      	movs	r3, #252	@ 0xfc
 8004ea0:	77fb      	strb	r3, [r7, #31]
	}

	if (Status == VL53L1_ERROR_NONE) {
 8004ea2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d123      	bne.n	8004ef2 <VL53L1_GetLimitCheckValue+0xa6>

		if (TempFix1616 == 0) {
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d110      	bne.n	8004ed2 <VL53L1_GetLimitCheckValue+0x86>
			/* disabled: return value from memory */
			VL53L1_GETARRAYPARAMETERFIELD(Dev,
 8004eb0:	897b      	ldrh	r3, [r7, #10]
 8004eb2:	68fa      	ldr	r2, [r7, #12]
 8004eb4:	33e0      	adds	r3, #224	@ 0xe0
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	4413      	add	r3, r2
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	61bb      	str	r3, [r7, #24]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			*pLimitCheckValue = TempFix1616;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004ec4:	897b      	ldrh	r3, [r7, #10]
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	4413      	add	r3, r2
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
 8004ed0:	e00f      	b.n	8004ef2 <VL53L1_GetLimitCheckValue+0xa6>
				LimitChecksEnable, LimitCheckId, 0);
		} else {
			*pLimitCheckValue = TempFix1616;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	69ba      	ldr	r2, [r7, #24]
 8004ed6:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004ed8:	897b      	ldrh	r3, [r7, #10]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	33e0      	adds	r3, #224	@ 0xe0
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	4413      	add	r3, r2
 8004ee2:	69ba      	ldr	r2, [r7, #24]
 8004ee4:	609a      	str	r2, [r3, #8]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004ee6:	897b      	ldrh	r3, [r7, #10]
 8004ee8:	68fa      	ldr	r2, [r7, #12]
 8004eea:	4413      	add	r3, r2
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 2384 	strb.w	r2, [r3, #900]	@ 0x384
				LimitChecksEnable, LimitCheckId, 1);
		}
	}
	LOG_FUNCTION_END(Status);
	return Status;
 8004ef2:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3720      	adds	r7, #32
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <VL53L1_SetUserROI>:

/* Group ROI Functions */

VL53L1_Error VL53L1_SetUserROI(VL53L1_DEV Dev,
		VL53L1_UserRoi_t *pRoi)
{
 8004efe:	b580      	push	{r7, lr}
 8004f00:	b084      	sub	sp, #16
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	6078      	str	r0, [r7, #4]
 8004f06:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	73fb      	strb	r3, [r7, #15]
	VL53L1_user_zone_t user_zone;

	Status = CheckValidRectRoi(*pRoi);
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	4613      	mov	r3, r2
 8004f12:	4618      	mov	r0, r3
 8004f14:	f7ff fb05 	bl	8004522 <CheckValidRectRoi>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	73fb      	strb	r3, [r7, #15]
	if (Status != VL53L1_ERROR_NONE)
 8004f1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d002      	beq.n	8004f2a <VL53L1_SetUserROI+0x2c>
		return VL53L1_ERROR_INVALID_PARAMS;
 8004f24:	f06f 0303 	mvn.w	r3, #3
 8004f28:	e038      	b.n	8004f9c <VL53L1_SetUserROI+0x9e>

	user_zone.x_centre = (pRoi->BotRightX + pRoi->TopLeftX  + 1) / 2;
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	789b      	ldrb	r3, [r3, #2]
 8004f2e:	461a      	mov	r2, r3
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	781b      	ldrb	r3, [r3, #0]
 8004f34:	4413      	add	r3, r2
 8004f36:	3301      	adds	r3, #1
 8004f38:	0fda      	lsrs	r2, r3, #31
 8004f3a:	4413      	add	r3, r2
 8004f3c:	105b      	asrs	r3, r3, #1
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	723b      	strb	r3, [r7, #8]
	user_zone.y_centre = (pRoi->TopLeftY  + pRoi->BotRightY + 1) / 2;
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	785b      	ldrb	r3, [r3, #1]
 8004f46:	461a      	mov	r2, r3
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	78db      	ldrb	r3, [r3, #3]
 8004f4c:	4413      	add	r3, r2
 8004f4e:	3301      	adds	r3, #1
 8004f50:	0fda      	lsrs	r2, r3, #31
 8004f52:	4413      	add	r3, r2
 8004f54:	105b      	asrs	r3, r3, #1
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	727b      	strb	r3, [r7, #9]
	user_zone.width =    (pRoi->BotRightX - pRoi->TopLeftX);
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	789a      	ldrb	r2, [r3, #2]
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	72bb      	strb	r3, [r7, #10]
	user_zone.height =   (pRoi->TopLeftY  - pRoi->BotRightY);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	785a      	ldrb	r2, [r3, #1]
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	78db      	ldrb	r3, [r3, #3]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	72fb      	strb	r3, [r7, #11]
	if ((user_zone.width < 3) || (user_zone.height < 3))
 8004f76:	7abb      	ldrb	r3, [r7, #10]
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	d902      	bls.n	8004f82 <VL53L1_SetUserROI+0x84>
 8004f7c:	7afb      	ldrb	r3, [r7, #11]
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d802      	bhi.n	8004f88 <VL53L1_SetUserROI+0x8a>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004f82:	23fc      	movs	r3, #252	@ 0xfc
 8004f84:	73fb      	strb	r3, [r7, #15]
 8004f86:	e007      	b.n	8004f98 <VL53L1_SetUserROI+0x9a>
	else
		Status =  VL53L1_set_user_zone(Dev, &user_zone);
 8004f88:	f107 0308 	add.w	r3, r7, #8
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 fe06 	bl	8005ba0 <VL53L1_set_user_zone>
 8004f94:	4603      	mov	r3, r0
 8004f96:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8004f98:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3710      	adds	r7, #16
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <VL53L1_GetSequenceStepEnable>:
}


VL53L1_Error VL53L1_GetSequenceStepEnable(VL53L1_DEV Dev,
	VL53L1_SequenceStepId SequenceStepId, uint8_t *pSequenceStepEnabled)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b086      	sub	sp, #24
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	460b      	mov	r3, r1
 8004fae:	607a      	str	r2, [r7, #4]
 8004fb0:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 8004fb6:	7afb      	ldrb	r3, [r7, #11]
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	4619      	mov	r1, r3
 8004fbc:	68f8      	ldr	r0, [r7, #12]
 8004fbe:	f000 fdb8 	bl	8005b32 <VL53L1_get_sequence_config_bit>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	75fb      	strb	r3, [r7, #23]
		(VL53L1_DeviceSequenceConfig)SequenceStepId,
		pSequenceStepEnabled);

	LOG_FUNCTION_END(Status);
	return Status;
 8004fc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3718      	adds	r7, #24
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
	...

08004fd4 <VL53L1_StartMeasurement>:
/* Group PAL Measurement Functions */



VL53L1_Error VL53L1_StartMeasurement(VL53L1_DEV Dev)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b086      	sub	sp, #24
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
#define TIMED_MODE_TIMING_GUARD_MILLISECONDS 4
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	75fb      	strb	r3, [r7, #23]
	uint32_t MTBus, IMPms;


	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	789b      	ldrb	r3, [r3, #2]
 8004fe4:	75bb      	strb	r3, [r7, #22]
	if (DeviceMeasurementMode != VL53L1_DEVICEMEASUREMENTMODE_TIMED)
 8004fe6:	7dbb      	ldrb	r3, [r7, #22]
 8004fe8:	2b40      	cmp	r3, #64	@ 0x40
 8004fea:	d002      	beq.n	8004ff2 <VL53L1_StartMeasurement+0x1e>
		VL53L1_LoadPatch(Dev);
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f000 fa6b 	bl	80054c8 <VL53L1_LoadPatch>
	CurrPalState = VL53L1DevDataGet(Dev, PalState);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f893 3378 	ldrb.w	r3, [r3, #888]	@ 0x378
 8004ff8:	757b      	strb	r3, [r7, #21]
	switch (CurrPalState) {
 8004ffa:	7d7b      	ldrb	r3, [r7, #21]
 8004ffc:	2b63      	cmp	r3, #99	@ 0x63
 8004ffe:	dc12      	bgt.n	8005026 <VL53L1_StartMeasurement+0x52>
 8005000:	2b62      	cmp	r3, #98	@ 0x62
 8005002:	da0d      	bge.n	8005020 <VL53L1_StartMeasurement+0x4c>
 8005004:	2b05      	cmp	r3, #5
 8005006:	dc0e      	bgt.n	8005026 <VL53L1_StartMeasurement+0x52>
 8005008:	2b04      	cmp	r3, #4
 800500a:	da09      	bge.n	8005020 <VL53L1_StartMeasurement+0x4c>
 800500c:	2b02      	cmp	r3, #2
 800500e:	dc02      	bgt.n	8005016 <VL53L1_StartMeasurement+0x42>
 8005010:	2b00      	cmp	r3, #0
 8005012:	da05      	bge.n	8005020 <VL53L1_StartMeasurement+0x4c>
 8005014:	e007      	b.n	8005026 <VL53L1_StartMeasurement+0x52>
 8005016:	2b03      	cmp	r3, #3
 8005018:	d105      	bne.n	8005026 <VL53L1_StartMeasurement+0x52>
	case VL53L1_STATE_IDLE:
		Status = VL53L1_ERROR_NONE;
 800501a:	2300      	movs	r3, #0
 800501c:	75fb      	strb	r3, [r7, #23]
		break;
 800501e:	e004      	b.n	800502a <VL53L1_StartMeasurement+0x56>
	case VL53L1_STATE_STANDBY:
	case VL53L1_STATE_RUNNING:
	case VL53L1_STATE_RESET:
	case VL53L1_STATE_UNKNOWN:
	case VL53L1_STATE_ERROR:
		Status = VL53L1_ERROR_INVALID_COMMAND;
 8005020:	23f2      	movs	r3, #242	@ 0xf2
 8005022:	75fb      	strb	r3, [r7, #23]
		break;
 8005024:	e001      	b.n	800502a <VL53L1_StartMeasurement+0x56>
	default:
		Status = VL53L1_ERROR_UNDEFINED;
 8005026:	23fd      	movs	r3, #253	@ 0xfd
 8005028:	75fb      	strb	r3, [r7, #23]
	}

	/* Check timing configuration between timing budget and
	 * inter measurement period */
	if ((Status == VL53L1_ERROR_NONE) &&
 800502a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d11f      	bne.n	8005072 <VL53L1_StartMeasurement+0x9e>
 8005032:	7dbb      	ldrb	r3, [r7, #22]
 8005034:	2b40      	cmp	r3, #64	@ 0x40
 8005036:	d11c      	bne.n	8005072 <VL53L1_StartMeasurement+0x9e>
		(DeviceMeasurementMode == VL53L1_DEVICEMEASUREMENTMODE_TIMED)) {
		lStatus = VL53L1_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8005038:	f107 0310 	add.w	r3, r7, #16
 800503c:	4619      	mov	r1, r3
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f7ff fd8c 	bl	8004b5c <VL53L1_GetMeasurementTimingBudgetMicroSeconds>
 8005044:	4603      	mov	r3, r0
 8005046:	753b      	strb	r3, [r7, #20]
				&MTBus);
		/* convert timing budget in ms */
		MTBus /= 1000;
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	4a17      	ldr	r2, [pc, #92]	@ (80050a8 <VL53L1_StartMeasurement+0xd4>)
 800504c:	fba2 2303 	umull	r2, r3, r2, r3
 8005050:	099b      	lsrs	r3, r3, #6
 8005052:	613b      	str	r3, [r7, #16]
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 8005054:	f107 030c 	add.w	r3, r7, #12
 8005058:	4619      	mov	r1, r3
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f7ff fe48 	bl	8004cf0 <VL53L1_GetInterMeasurementPeriodMilliSeconds>
 8005060:	4603      	mov	r3, r0
 8005062:	753b      	strb	r3, [r7, #20]
				&IMPms);
		/* trick to get rid of compiler "set but not used" warning */
		SUPPRESS_UNUSED_WARNING(lStatus);
		if (IMPms < MTBus + TIMED_MODE_TIMING_GUARD_MILLISECONDS)
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	1d1a      	adds	r2, r3, #4
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	429a      	cmp	r2, r3
 800506c:	d901      	bls.n	8005072 <VL53L1_StartMeasurement+0x9e>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 800506e:	23fc      	movs	r3, #252	@ 0xfc
 8005070:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L1_ERROR_NONE)
 8005072:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d107      	bne.n	800508a <VL53L1_StartMeasurement+0xb6>
		Status = VL53L1_init_and_start_range(
 800507a:	7dbb      	ldrb	r3, [r7, #22]
 800507c:	2206      	movs	r2, #6
 800507e:	4619      	mov	r1, r3
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f001 f89f 	bl	80061c4 <VL53L1_init_and_start_range>
 8005086:	4603      	mov	r3, r0
 8005088:	75fb      	strb	r3, [r7, #23]
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);

	/* Set PAL State to Running */
	if (Status == VL53L1_ERROR_NONE)
 800508a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d103      	bne.n	800509a <VL53L1_StartMeasurement+0xc6>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2204      	movs	r2, #4
 8005096:	f883 2378 	strb.w	r2, [r3, #888]	@ 0x378


	LOG_FUNCTION_END(Status);
	return Status;
 800509a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	10624dd3 	.word	0x10624dd3

080050ac <VL53L1_ClearInterruptAndStartMeasurement>:
	return Status;
}


VL53L1_Error VL53L1_ClearInterruptAndStartMeasurement(VL53L1_DEV Dev)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80050b4:	2300      	movs	r3, #0
 80050b6:	73fb      	strb	r3, [r7, #15]
	uint8_t DeviceMeasurementMode;

	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	789b      	ldrb	r3, [r3, #2]
 80050bc:	73bb      	strb	r3, [r7, #14]

	Status = VL53L1_clear_interrupt_and_enable_next_range(Dev,
 80050be:	7bbb      	ldrb	r3, [r7, #14]
 80050c0:	4619      	mov	r1, r3
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f001 fc0c 	bl	80068e0 <VL53L1_clear_interrupt_and_enable_next_range>
 80050c8:	4603      	mov	r3, r0
 80050ca:	73fb      	strb	r3, [r7, #15]
			DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
 80050cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3710      	adds	r7, #16
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <VL53L1_WaitMeasurementDataReady>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_WaitMeasurementDataReady(VL53L1_DEV Dev)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80050e0:	2300      	movs	r3, #0
 80050e2:	73fb      	strb	r3, [r7, #15]

	/* Note that the timeout is given by:
	* VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS defined in def.h
	*/

	Status = VL53L1_poll_for_range_completion(Dev,
 80050e4:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f004 fb9c 	bl	8009826 <VL53L1_poll_for_range_completion>
 80050ee:	4603      	mov	r3, r0
 80050f0:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 80050f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
	...

08005100 <ComputeRQL>:


static uint8_t ComputeRQL(uint8_t active_results,
		uint8_t FilteredRangeStatus,
		VL53L1_range_data_t *presults_data)
{
 8005100:	b480      	push	{r7}
 8005102:	b08d      	sub	sp, #52	@ 0x34
 8005104:	af00      	add	r7, sp, #0
 8005106:	4603      	mov	r3, r0
 8005108:	603a      	str	r2, [r7, #0]
 800510a:	71fb      	strb	r3, [r7, #7]
 800510c:	460b      	mov	r3, r1
 800510e:	71bb      	strb	r3, [r7, #6]
	int16_t SRL = 300;
 8005110:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8005114:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t SRAS = 30;
 8005116:	231e      	movs	r3, #30
 8005118:	847b      	strh	r3, [r7, #34]	@ 0x22
	FixPoint1616_t RAS;
	FixPoint1616_t SRQL;
	FixPoint1616_t GI =   7713587; /* 117.7 * 65536 */
 800511a:	4b33      	ldr	r3, [pc, #204]	@ (80051e8 <ComputeRQL+0xe8>)
 800511c:	61fb      	str	r3, [r7, #28]
	FixPoint1616_t GGm =  3198157; /* 48.8 * 65536 */
 800511e:	4b33      	ldr	r3, [pc, #204]	@ (80051ec <ComputeRQL+0xec>)
 8005120:	61bb      	str	r3, [r7, #24]
	FixPoint1616_t LRAP = 6554;    /* 0.1 * 65536 */
 8005122:	f641 139a 	movw	r3, #6554	@ 0x199a
 8005126:	617b      	str	r3, [r7, #20]
	FixPoint1616_t partial;
	uint8_t finalvalue;
	uint8_t returnvalue;

	if (active_results == 0)
 8005128:	79fb      	ldrb	r3, [r7, #7]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d103      	bne.n	8005136 <ComputeRQL+0x36>
		returnvalue = 0;
 800512e:	2300      	movs	r3, #0
 8005130:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005134:	e04f      	b.n	80051d6 <ComputeRQL+0xd6>
	else if (FilteredRangeStatus == VL53L1_DEVICEERROR_PHASECONSISTENCY)
 8005136:	79bb      	ldrb	r3, [r7, #6]
 8005138:	2b07      	cmp	r3, #7
 800513a:	d103      	bne.n	8005144 <ComputeRQL+0x44>
		returnvalue = 50;
 800513c:	2332      	movs	r3, #50	@ 0x32
 800513e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005142:	e048      	b.n	80051d6 <ComputeRQL+0xd6>
	else {
		if (presults_data->median_range_mm < SRL)
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800514a:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 800514e:	429a      	cmp	r2, r3
 8005150:	dd03      	ble.n	800515a <ComputeRQL+0x5a>
			RAS = SRAS * 65536;
 8005152:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005154:	041b      	lsls	r3, r3, #16
 8005156:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005158:	e007      	b.n	800516a <ComputeRQL+0x6a>
		else
			RAS = LRAP * presults_data->median_range_mm;
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8005160:	461a      	mov	r2, r3
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	fb02 f303 	mul.w	r3, r2, r3
 8005168:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Fix1616 + (fix1616 * uint16_t / fix1616) * 65536 = fix1616 */
		if (RAS != 0) {
 800516a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800516c:	2b00      	cmp	r3, #0
 800516e:	d020      	beq.n	80051b2 <ComputeRQL+0xb2>
			partial = (GGm * presults_data->sigma_mm);
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8005174:	461a      	mov	r2, r3
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	fb02 f303 	mul.w	r3, r2, r3
 800517c:	613b      	str	r3, [r7, #16]
			partial = partial + (RAS >> 1);
 800517e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005180:	085b      	lsrs	r3, r3, #1
 8005182:	693a      	ldr	r2, [r7, #16]
 8005184:	4413      	add	r3, r2
 8005186:	613b      	str	r3, [r7, #16]
			partial = partial / RAS;
 8005188:	693a      	ldr	r2, [r7, #16]
 800518a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800518c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005190:	613b      	str	r3, [r7, #16]
			partial = partial * 65536;
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	041b      	lsls	r3, r3, #16
 8005196:	613b      	str	r3, [r7, #16]
			if (partial <= GI)
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	429a      	cmp	r2, r3
 800519e:	d804      	bhi.n	80051aa <ComputeRQL+0xaa>
				SRQL = GI - partial;
 80051a0:	69fa      	ldr	r2, [r7, #28]
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051a8:	e006      	b.n	80051b8 <ComputeRQL+0xb8>
			else
				SRQL = 50 * 65536;
 80051aa:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 80051ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051b0:	e002      	b.n	80051b8 <ComputeRQL+0xb8>
		} else
			SRQL = 100 * 65536;
 80051b2:	f44f 03c8 	mov.w	r3, #6553600	@ 0x640000
 80051b6:	62bb      	str	r3, [r7, #40]	@ 0x28

		finalvalue = (uint8_t)(SRQL >> 16);
 80051b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ba:	0c1b      	lsrs	r3, r3, #16
 80051bc:	73fb      	strb	r3, [r7, #15]
		returnvalue = MAX(50, MIN(100, finalvalue));
 80051be:	7bfb      	ldrb	r3, [r7, #15]
 80051c0:	2b32      	cmp	r3, #50	@ 0x32
 80051c2:	d905      	bls.n	80051d0 <ComputeRQL+0xd0>
 80051c4:	7bfb      	ldrb	r3, [r7, #15]
 80051c6:	2b64      	cmp	r3, #100	@ 0x64
 80051c8:	bf28      	it	cs
 80051ca:	2364      	movcs	r3, #100	@ 0x64
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	e000      	b.n	80051d2 <ComputeRQL+0xd2>
 80051d0:	2332      	movs	r3, #50	@ 0x32
 80051d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	return returnvalue;
 80051d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3734      	adds	r7, #52	@ 0x34
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	0075b333 	.word	0x0075b333
 80051ec:	0030cccd 	.word	0x0030cccd

080051f0 <ConvertStatusLite>:


static uint8_t ConvertStatusLite(uint8_t FilteredRangeStatus)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	4603      	mov	r3, r0
 80051f8:	71fb      	strb	r3, [r7, #7]
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 80051fa:	79fb      	ldrb	r3, [r7, #7]
 80051fc:	3b04      	subs	r3, #4
 80051fe:	2b0f      	cmp	r3, #15
 8005200:	d83d      	bhi.n	800527e <ConvertStatusLite+0x8e>
 8005202:	a201      	add	r2, pc, #4	@ (adr r2, 8005208 <ConvertStatusLite+0x18>)
 8005204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005208:	0800525b 	.word	0x0800525b
 800520c:	08005255 	.word	0x08005255
 8005210:	08005261 	.word	0x08005261
 8005214:	08005267 	.word	0x08005267
 8005218:	08005273 	.word	0x08005273
 800521c:	08005279 	.word	0x08005279
 8005220:	0800527f 	.word	0x0800527f
 8005224:	0800527f 	.word	0x0800527f
 8005228:	0800526d 	.word	0x0800526d
 800522c:	0800527f 	.word	0x0800527f
 8005230:	0800527f 	.word	0x0800527f
 8005234:	0800527f 	.word	0x0800527f
 8005238:	0800527f 	.word	0x0800527f
 800523c:	0800527f 	.word	0x0800527f
 8005240:	08005249 	.word	0x08005249
 8005244:	0800524f 	.word	0x0800524f
	case VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY:
		RangeStatus = VL53L1_RANGESTATUS_SYNCRONISATION_INT;
 8005248:	230a      	movs	r3, #10
 800524a:	73fb      	strb	r3, [r7, #15]
		break;
 800524c:	e019      	b.n	8005282 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
 800524e:	2306      	movs	r3, #6
 8005250:	73fb      	strb	r3, [r7, #15]
		break;
 8005252:	e016      	b.n	8005282 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53L1_RANGESTATUS_OUTOFBOUNDS_FAIL;
 8005254:	2304      	movs	r3, #4
 8005256:	73fb      	strb	r3, [r7, #15]
		break;
 8005258:	e013      	b.n	8005282 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MSRCNOTARGET:
		RangeStatus = VL53L1_RANGESTATUS_SIGNAL_FAIL;
 800525a:	2302      	movs	r3, #2
 800525c:	73fb      	strb	r3, [r7, #15]
		break;
 800525e:	e010      	b.n	8005282 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK:
		RangeStatus = VL53L1_RANGESTATUS_SIGMA_FAIL;
 8005260:	2301      	movs	r3, #1
 8005262:	73fb      	strb	r3, [r7, #15]
		break;
 8005264:	e00d      	b.n	8005282 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_PHASECONSISTENCY:
		RangeStatus = VL53L1_RANGESTATUS_WRAP_TARGET_FAIL;
 8005266:	2307      	movs	r3, #7
 8005268:	73fb      	strb	r3, [r7, #15]
		break;
 800526a:	e00a      	b.n	8005282 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEIGNORETHRESHOLD:
		RangeStatus = VL53L1_RANGESTATUS_XTALK_SIGNAL_FAIL;
 800526c:	2309      	movs	r3, #9
 800526e:	73fb      	strb	r3, [r7, #15]
		break;
 8005270:	e007      	b.n	8005282 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MINCLIP:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_MIN_RANGE_CLIPPED;
 8005272:	2303      	movs	r3, #3
 8005274:	73fb      	strb	r3, [r7, #15]
		break;
 8005276:	e004      	b.n	8005282 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 8005278:	2300      	movs	r3, #0
 800527a:	73fb      	strb	r3, [r7, #15]
		break;
 800527c:	e001      	b.n	8005282 <ConvertStatusLite+0x92>
	default:
		RangeStatus = VL53L1_RANGESTATUS_NONE;
 800527e:	23ff      	movs	r3, #255	@ 0xff
 8005280:	73fb      	strb	r3, [r7, #15]
	}

	return RangeStatus;
 8005282:	7bfb      	ldrb	r3, [r7, #15]
}
 8005284:	4618      	mov	r0, r3
 8005286:	3714      	adds	r7, #20
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <SetSimpleData>:

static VL53L1_Error SetSimpleData(VL53L1_DEV Dev,
	uint8_t active_results, uint8_t device_status,
	VL53L1_range_data_t *presults_data,
	VL53L1_RangingMeasurementData_t *pRangeData)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08c      	sub	sp, #48	@ 0x30
 8005294:	af00      	add	r7, sp, #0
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	607b      	str	r3, [r7, #4]
 800529a:	460b      	mov	r3, r1
 800529c:	72fb      	strb	r3, [r7, #11]
 800529e:	4613      	mov	r3, r2
 80052a0:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80052a2:	2300      	movs	r3, #0
 80052a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	FixPoint1616_t LimitCheckValue;
	int16_t Range;

	pRangeData->TimeStamp = presults_data->time_stamp;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685a      	ldr	r2, [r3, #4]
 80052ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ae:	601a      	str	r2, [r3, #0]

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052b6:	f003 031f 	and.w	r3, r3, #31
 80052ba:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	pRangeData->RangeQualityLevel = ComputeRQL(active_results,
 80052be:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 80052c2:	7afb      	ldrb	r3, [r7, #11]
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	4618      	mov	r0, r3
 80052c8:	f7ff ff1a 	bl	8005100 <ComputeRQL>
 80052cc:	4603      	mov	r3, r0
 80052ce:	461a      	mov	r2, r3
 80052d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052d2:	715a      	strb	r2, [r3, #5]
					FilteredRangeStatus,
					presults_data);

	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80052d8:	025b      	lsls	r3, r3, #9
 80052da:	62bb      	str	r3, [r7, #40]	@ 0x28
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 80052dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052e0:	609a      	str	r2, [r3, #8]

	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80052e6:	025b      	lsls	r3, r3, #9
 80052e8:	627b      	str	r3, [r7, #36]	@ 0x24
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 80052ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ee:	60da      	str	r2, [r3, #12]

	pRangeData->EffectiveSpadRtnCount =
		presults_data->actual_effective_spads;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	8a1a      	ldrh	r2, [r3, #16]
	pRangeData->EffectiveSpadRtnCount =
 80052f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f6:	821a      	strh	r2, [r3, #16]

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 80052fc:	025b      	lsls	r3, r3, #9
 80052fe:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);

	pRangeData->SigmaMilliMeter = TempFix1616;
 8005300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005302:	6a3a      	ldr	r2, [r7, #32]
 8005304:	615a      	str	r2, [r3, #20]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	@ 0x3c
 800530c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800530e:	831a      	strh	r2, [r3, #24]

	pRangeData->RangeFractionalPart = 0;
 8005310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005312:	2200      	movs	r2, #0
 8005314:	769a      	strb	r2, [r3, #26]

	/* Treat device error status first */
	switch (device_status) {
 8005316:	7abb      	ldrb	r3, [r7, #10]
 8005318:	2b11      	cmp	r3, #17
 800531a:	d009      	beq.n	8005330 <SetSimpleData+0xa0>
 800531c:	2b11      	cmp	r3, #17
 800531e:	dc0f      	bgt.n	8005340 <SetSimpleData+0xb0>
 8005320:	2b03      	cmp	r3, #3
 8005322:	dc02      	bgt.n	800532a <SetSimpleData+0x9a>
 8005324:	2b00      	cmp	r3, #0
 8005326:	dc03      	bgt.n	8005330 <SetSimpleData+0xa0>
 8005328:	e00a      	b.n	8005340 <SetSimpleData+0xb0>
 800532a:	2b0d      	cmp	r3, #13
 800532c:	d004      	beq.n	8005338 <SetSimpleData+0xa8>
 800532e:	e007      	b.n	8005340 <SetSimpleData+0xb0>
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_VCSELCONTINUITYTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_HARDWARE_FAIL;
 8005330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005332:	2205      	movs	r2, #5
 8005334:	76da      	strb	r2, [r3, #27]
		break;
 8005336:	e006      	b.n	8005346 <SetSimpleData+0xb6>
	case VL53L1_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
 8005338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800533a:	220d      	movs	r2, #13
 800533c:	76da      	strb	r2, [r3, #27]
		break;
 800533e:	e002      	b.n	8005346 <SetSimpleData+0xb6>
	default:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 8005340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005342:	2200      	movs	r2, #0
 8005344:	76da      	strb	r2, [r3, #27]
	}

	/* Now deal with range status according to the ranging preset */
	if (pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) {
 8005346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005348:	7edb      	ldrb	r3, [r3, #27]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d108      	bne.n	8005360 <SetSimpleData+0xd0>
			pRangeData->RangeStatus =
				ConvertStatusLite(FilteredRangeStatus);
 800534e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005352:	4618      	mov	r0, r3
 8005354:	f7ff ff4c 	bl	80051f0 <ConvertStatusLite>
 8005358:	4603      	mov	r3, r0
 800535a:	461a      	mov	r2, r3
			pRangeData->RangeStatus =
 800535c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800535e:	76da      	strb	r2, [r3, #27]
	}

	/* Update current Limit Check */
	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8005364:	025b      	lsls	r3, r3, #9
 8005366:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6a3a      	ldr	r2, [r7, #32]
 800536c:	f8c3 2390 	str.w	r2, [r3, #912]	@ 0x390
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
		TempFix1616);

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005374:	025b      	lsls	r3, r3, #9
 8005376:	623b      	str	r3, [r7, #32]
			presults_data->peak_signal_count_rate_mcps);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6a3a      	ldr	r2, [r7, #32]
 800537c:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
		TempFix1616);

	/* Update Limit Check Status */
	/* Sigma */
	VL53L1_GetLimitCheckValue(Dev,
 8005380:	f107 0314 	add.w	r3, r7, #20
 8005384:	461a      	mov	r2, r3
 8005386:	2100      	movs	r1, #0
 8005388:	68f8      	ldr	r0, [r7, #12]
 800538a:	f7ff fd5f 	bl	8004e4c <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&LimitCheckValue);

	SigmaLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK)
			? 1 : 0;
 800538e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005392:	2b06      	cmp	r3, #6
 8005394:	bf0c      	ite	eq
 8005396:	2301      	moveq	r3, #1
 8005398:	2300      	movne	r3, #0
 800539a:	b2db      	uxtb	r3, r3
	SigmaLimitflag = (FilteredRangeStatus ==
 800539c:	77fb      	strb	r3, [r7, #31]

	VL53L1_GetLimitCheckEnable(Dev,
 800539e:	f107 0319 	add.w	r3, r7, #25
 80053a2:	461a      	mov	r2, r3
 80053a4:	2100      	movs	r1, #0
 80053a6:	68f8      	ldr	r0, [r7, #12]
 80053a8:	f7ff fd2d 	bl	8004e06 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 80053ac:	7e7b      	ldrb	r3, [r7, #25]
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d104      	bne.n	80053bc <SetSimpleData+0x12c>
 80053b2:	7ffb      	ldrb	r3, [r7, #31]
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d101      	bne.n	80053bc <SetSimpleData+0x12c>
 80053b8:	2301      	movs	r3, #1
 80053ba:	e000      	b.n	80053be <SetSimpleData+0x12e>
 80053bc:	2300      	movs	r3, #0
 80053be:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	7fba      	ldrb	r2, [r7, #30]
 80053c4:	f883 2386 	strb.w	r2, [r3, #902]	@ 0x386
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

	/* Signal Rate */
	VL53L1_GetLimitCheckValue(Dev,
 80053c8:	f107 0314 	add.w	r3, r7, #20
 80053cc:	461a      	mov	r2, r3
 80053ce:	2101      	movs	r1, #1
 80053d0:	68f8      	ldr	r0, [r7, #12]
 80053d2:	f7ff fd3b 	bl	8004e4c <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&LimitCheckValue);

	SignalLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_MSRCNOTARGET)
			? 1 : 0;
 80053d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80053da:	2b04      	cmp	r3, #4
 80053dc:	bf0c      	ite	eq
 80053de:	2301      	moveq	r3, #1
 80053e0:	2300      	movne	r3, #0
 80053e2:	b2db      	uxtb	r3, r3
	SignalLimitflag = (FilteredRangeStatus ==
 80053e4:	777b      	strb	r3, [r7, #29]

	VL53L1_GetLimitCheckEnable(Dev,
 80053e6:	f107 0319 	add.w	r3, r7, #25
 80053ea:	461a      	mov	r2, r3
 80053ec:	2101      	movs	r1, #1
 80053ee:	68f8      	ldr	r0, [r7, #12]
 80053f0:	f7ff fd09 	bl	8004e06 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 80053f4:	7e7b      	ldrb	r3, [r7, #25]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d104      	bne.n	8005404 <SetSimpleData+0x174>
 80053fa:	7f7b      	ldrb	r3, [r7, #29]
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d101      	bne.n	8005404 <SetSimpleData+0x174>
 8005400:	2301      	movs	r3, #1
 8005402:	e000      	b.n	8005406 <SetSimpleData+0x176>
 8005404:	2300      	movs	r3, #0
 8005406:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	7fba      	ldrb	r2, [r7, #30]
 800540c:	f883 2387 	strb.w	r2, [r3, #903]	@ 0x387
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, Temp8);

	Range = pRangeData->RangeMilliMeter;
 8005410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005412:	8b1b      	ldrh	r3, [r3, #24]
 8005414:	837b      	strh	r3, [r7, #26]
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 8005416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005418:	7edb      	ldrb	r3, [r3, #27]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d110      	bne.n	8005440 <SetSimpleData+0x1b0>
 800541e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8005422:	2b00      	cmp	r3, #0
 8005424:	da0c      	bge.n	8005440 <SetSimpleData+0x1b0>
		(Range < 0)) {
		if (Range < BDTable[VL53L1_TUNING_PROXY_MIN])
 8005426:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800542a:	4b08      	ldr	r3, [pc, #32]	@ (800544c <SetSimpleData+0x1bc>)
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	429a      	cmp	r2, r3
 8005430:	da03      	bge.n	800543a <SetSimpleData+0x1aa>
			pRangeData->RangeStatus =
 8005432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005434:	220e      	movs	r2, #14
 8005436:	76da      	strb	r2, [r3, #27]
 8005438:	e002      	b.n	8005440 <SetSimpleData+0x1b0>
					VL53L1_RANGESTATUS_RANGE_INVALID;
		else
			pRangeData->RangeMilliMeter = 0;
 800543a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800543c:	2200      	movs	r2, #0
 800543e:	831a      	strh	r2, [r3, #24]
	}

	return Status;
 8005440:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8005444:	4618      	mov	r0, r3
 8005446:	3730      	adds	r7, #48	@ 0x30
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}
 800544c:	2000000c 	.word	0x2000000c

08005450 <VL53L1_GetRangingMeasurementData>:



VL53L1_Error VL53L1_GetRangingMeasurementData(VL53L1_DEV Dev,
	VL53L1_RangingMeasurementData_t *pRangingMeasurementData)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b0a8      	sub	sp, #160	@ 0xa0
 8005454:	af02      	add	r7, sp, #8
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800545a:	2300      	movs	r3, #0
 800545c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	VL53L1_range_results_t results;
	VL53L1_range_results_t *presults = &results;
 8005460:	f107 0308 	add.w	r3, r7, #8
 8005464:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	LOG_FUNCTION_START("");


	/* Clear Ranging Data */
	memset(pRangingMeasurementData, 0xFF,
 8005468:	221c      	movs	r2, #28
 800546a:	21ff      	movs	r1, #255	@ 0xff
 800546c:	6838      	ldr	r0, [r7, #0]
 800546e:	f005 fa5c 	bl	800a92a <memset>
		sizeof(VL53L1_RangingMeasurementData_t));

	/* Get Ranging Data */
	Status = VL53L1_get_device_results(
 8005472:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8005476:	2102      	movs	r1, #2
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f001 f9c1 	bl	8006800 <VL53L1_get_device_results>
 800547e:	4603      	mov	r3, r0
 8005480:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
			Dev,
			VL53L1_DEVICERESULTSLEVEL_FULL,
			presults);

	if (Status == VL53L1_ERROR_NONE) {
 8005484:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8005488:	2b00      	cmp	r3, #0
 800548a:	d117      	bne.n	80054bc <VL53L1_GetRangingMeasurementData+0x6c>
		pRangingMeasurementData->StreamCount = presults->stream_count;
 800548c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005490:	789a      	ldrb	r2, [r3, #2]
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	711a      	strb	r2, [r3, #4]

		/* in case of lite ranging or autonomous the following function
		 * returns index = 0
		 */
		presults_data = &(presults->data[0]);
 8005496:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800549a:	3304      	adds	r3, #4
 800549c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		Status = SetSimpleData(Dev, 1,
 80054a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80054a4:	78da      	ldrb	r2, [r3, #3]
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054ae:	2101      	movs	r1, #1
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f7ff feed 	bl	8005290 <SetSimpleData>
 80054b6:	4603      	mov	r3, r0
 80054b8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
				presults_data,
				pRangingMeasurementData);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80054bc:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3798      	adds	r7, #152	@ 0x98
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <VL53L1_LoadPatch>:

/* End Group PAL IRQ Triggered events Functions */


static VL53L1_Error VL53L1_LoadPatch(VL53L1_DEV Dev)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b0c6      	sub	sp, #280	@ 0x118
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80054d2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80054d6:	6018      	str	r0, [r3, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80054d8:	2300      	movs	r3, #0
 80054da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
	uint32_t patch_tuning = 0;
 80054de:	2300      	movs	r3, #0
 80054e0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	uint8_t comms_buffer[256];
	uint32_t patch_power;
	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 80054e4:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d10b      	bne.n	8005504 <VL53L1_LoadPatch+0x3c>
		status = VL53L1_WrByte(
 80054ec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80054f0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80054f4:	2200      	movs	r2, #0
 80054f6:	2185      	movs	r1, #133	@ 0x85
 80054f8:	6818      	ldr	r0, [r3, #0]
 80054fa:	f004 fa6f 	bl	80099dc <VL53L1_WrByte>
 80054fe:	4603      	mov	r3, r0
 8005500:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				Dev,
				VL53L1_FIRMWARE__ENABLE,
				0x00);
	/* Force GO1 on */
	if (status == VL53L1_ERROR_NONE)
 8005504:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8005508:	2b00      	cmp	r3, #0
 800550a:	d106      	bne.n	800551a <VL53L1_LoadPatch+0x52>
		VL53L1_enable_powerforce(Dev);
 800550c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005510:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005514:	6818      	ldr	r0, [r3, #0]
 8005516:	f002 fd5c 	bl	8007fd2 <VL53L1_enable_powerforce>

	patch_tuning = BDTable[VL53L1_TUNING_PHASECAL_PATCH_POWER];
 800551a:	4b7e      	ldr	r3, [pc, #504]	@ (8005714 <VL53L1_LoadPatch+0x24c>)
 800551c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800551e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	switch(patch_tuning) {
 8005522:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005526:	2b03      	cmp	r3, #3
 8005528:	d81a      	bhi.n	8005560 <VL53L1_LoadPatch+0x98>
 800552a:	a201      	add	r2, pc, #4	@ (adr r2, 8005530 <VL53L1_LoadPatch+0x68>)
 800552c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005530:	08005541 	.word	0x08005541
 8005534:	08005549 	.word	0x08005549
 8005538:	08005551 	.word	0x08005551
 800553c:	08005559 	.word	0x08005559
	case 0:
		patch_power = 0x00;
 8005540:	2300      	movs	r3, #0
 8005542:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 8005546:	e00e      	b.n	8005566 <VL53L1_LoadPatch+0x9e>
	case 1:
		patch_power = 0x10;
 8005548:	2310      	movs	r3, #16
 800554a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 800554e:	e00a      	b.n	8005566 <VL53L1_LoadPatch+0x9e>
	case 2:
		patch_power = 0x20;
 8005550:	2320      	movs	r3, #32
 8005552:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 8005556:	e006      	b.n	8005566 <VL53L1_LoadPatch+0x9e>
	case 3:
		patch_power = 0x40;
 8005558:	2340      	movs	r3, #64	@ 0x40
 800555a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 800555e:	e002      	b.n	8005566 <VL53L1_LoadPatch+0x9e>
	default:
		patch_power = 0x00;
 8005560:	2300      	movs	r3, #0
 8005562:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	}
	/* Set patch RAM offsets */
	if (status == VL53L1_ERROR_NONE) {
 8005566:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 800556a:	2b00      	cmp	r3, #0
 800556c:	d134      	bne.n	80055d8 <VL53L1_LoadPatch+0x110>
		/* Package up MultiByte transaction */
		comms_buffer[0] = 0x29;
 800556e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005572:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005576:	2229      	movs	r2, #41	@ 0x29
 8005578:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0xC9;
 800557a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800557e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005582:	22c9      	movs	r2, #201	@ 0xc9
 8005584:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x0E;
 8005586:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800558a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800558e:	220e      	movs	r2, #14
 8005590:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x40;
 8005592:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005596:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800559a:	2240      	movs	r2, #64	@ 0x40
 800559c:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x28;
 800559e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80055a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80055a6:	2228      	movs	r2, #40	@ 0x28
 80055a8:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = patch_power;
 80055aa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80055ae:	b2da      	uxtb	r2, r3
 80055b0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80055b4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80055b8:	715a      	strb	r2, [r3, #5]
		/* 0x10 for 60ms, 0x20 for 240ms and 0x40 for 3580ms */
		status = VL53L1_WriteMulti(
 80055ba:	f107 020c 	add.w	r2, r7, #12
 80055be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80055c2:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 80055c6:	2306      	movs	r3, #6
 80055c8:	f240 4176 	movw	r1, #1142	@ 0x476
 80055cc:	6800      	ldr	r0, [r0, #0]
 80055ce:	f004 f999 	bl	8009904 <VL53L1_WriteMulti>
 80055d2:	4603      	mov	r3, r0
 80055d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				VL53L1_PATCH__OFFSET_0,
				comms_buffer,
				6);
	}
	/* Set patch breakpoints */
	if (status == VL53L1_ERROR_NONE) {
 80055d8:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d132      	bne.n	8005646 <VL53L1_LoadPatch+0x17e>
		comms_buffer[0] = 0x03;
 80055e0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80055e4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80055e8:	2203      	movs	r2, #3
 80055ea:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x6D;
 80055ec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80055f0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80055f4:	226d      	movs	r2, #109	@ 0x6d
 80055f6:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x03;
 80055f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80055fc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005600:	2203      	movs	r2, #3
 8005602:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x6F;
 8005604:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005608:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800560c:	226f      	movs	r2, #111	@ 0x6f
 800560e:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x07;
 8005610:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005614:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005618:	2207      	movs	r2, #7
 800561a:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = 0x29;
 800561c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005620:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005624:	2229      	movs	r2, #41	@ 0x29
 8005626:	715a      	strb	r2, [r3, #5]
		status = VL53L1_WriteMulti(
 8005628:	f107 020c 	add.w	r2, r7, #12
 800562c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005630:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 8005634:	2306      	movs	r3, #6
 8005636:	f240 4196 	movw	r1, #1174	@ 0x496
 800563a:	6800      	ldr	r0, [r0, #0]
 800563c:	f004 f962 	bl	8009904 <VL53L1_WriteMulti>
 8005640:	4603      	mov	r3, r0
 8005642:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				VL53L1_PATCH__ADDRESS_0,
				comms_buffer,
				6);
	}
	/* Enable patch JMP patches */
	if (status == VL53L1_ERROR_NONE) {
 8005646:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 800564a:	2b00      	cmp	r3, #0
 800564c:	d11a      	bne.n	8005684 <VL53L1_LoadPatch+0x1bc>
		comms_buffer[0] = 0x00;
 800564e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005652:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005656:	2200      	movs	r2, #0
 8005658:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 800565a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800565e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005662:	2207      	movs	r2, #7
 8005664:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 8005666:	f107 020c 	add.w	r2, r7, #12
 800566a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800566e:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 8005672:	2302      	movs	r3, #2
 8005674:	f240 4172 	movw	r1, #1138	@ 0x472
 8005678:	6800      	ldr	r0, [r0, #0]
 800567a:	f004 f943 	bl	8009904 <VL53L1_WriteMulti>
 800567e:	4603      	mov	r3, r0
 8005680:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				VL53L1_PATCH__JMP_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable patch DATA patches */
	if (status == VL53L1_ERROR_NONE) {
 8005684:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8005688:	2b00      	cmp	r3, #0
 800568a:	d11a      	bne.n	80056c2 <VL53L1_LoadPatch+0x1fa>
		comms_buffer[0] = 0x00;
 800568c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005690:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005694:	2200      	movs	r2, #0
 8005696:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 8005698:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800569c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80056a0:	2207      	movs	r2, #7
 80056a2:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 80056a4:	f107 020c 	add.w	r2, r7, #12
 80056a8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80056ac:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 80056b0:	2302      	movs	r3, #2
 80056b2:	f240 4174 	movw	r1, #1140	@ 0x474
 80056b6:	6800      	ldr	r0, [r0, #0]
 80056b8:	f004 f924 	bl	8009904 <VL53L1_WriteMulti>
 80056bc:	4603      	mov	r3, r0
 80056be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				VL53L1_PATCH__DATA_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable firmware patching */
	if (status == VL53L1_ERROR_NONE)
 80056c2:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d10c      	bne.n	80056e4 <VL53L1_LoadPatch+0x21c>
		status = VL53L1_WrByte(
 80056ca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80056ce:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80056d2:	2201      	movs	r2, #1
 80056d4:	f44f 618e 	mov.w	r1, #1136	@ 0x470
 80056d8:	6818      	ldr	r0, [r3, #0]
 80056da:	f004 f97f 	bl	80099dc <VL53L1_WrByte>
 80056de:	4603      	mov	r3, r0
 80056e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				Dev,
				VL53L1_PATCH__CTRL,
				0x01);
	/* Enable Firmware */
	if (status == VL53L1_ERROR_NONE)
 80056e4:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d10b      	bne.n	8005704 <VL53L1_LoadPatch+0x23c>
		status = VL53L1_WrByte(
 80056ec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80056f0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80056f4:	2201      	movs	r2, #1
 80056f6:	2185      	movs	r1, #133	@ 0x85
 80056f8:	6818      	ldr	r0, [r3, #0]
 80056fa:	f004 f96f 	bl	80099dc <VL53L1_WrByte>
 80056fe:	4603      	mov	r3, r0
 8005700:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				VL53L1_FIRMWARE__ENABLE,
				0x01);

	LOG_FUNCTION_END(status);

	return status;
 8005704:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
}
 8005708:	4618      	mov	r0, r3
 800570a:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	2000000c 	.word	0x2000000c

08005718 <VL53L1_data_init>:


VL53L1_Error VL53L1_data_init(
	VL53L1_DEV        Dev,
	uint8_t           read_p2p_data)
{
 8005718:	b5b0      	push	{r4, r5, r7, lr}
 800571a:	b088      	sub	sp, #32
 800571c:	af04      	add	r7, sp, #16
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	460b      	mov	r3, r1
 8005722:	70fb      	strb	r3, [r7, #3]
	/*
	 * Initialise pdev data structure
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8005724:	2300      	movs	r3, #0
 8005726:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t    *pdev =
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_init_ll_driver_state(
 800572c:	2162      	movs	r1, #98	@ 0x62
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f002 f909 	bl	8007946 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_UNKNOWN);

	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	2200      	movs	r2, #0
 8005738:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	2201      	movs	r2, #1
 800573e:	705a      	strb	r2, [r3, #1]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	2200      	movs	r2, #0
 8005744:	709a      	strb	r2, [r3, #2]

	pdev->offset_calibration_mode =
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	2201      	movs	r2, #1
 800574a:	70da      	strb	r2, [r3, #3]
		VL53L1_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	2201      	movs	r2, #1
 8005750:	711a      	strb	r2, [r3, #4]
		VL53L1_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;

	pdev->phasecal_config_timeout_us  =  1000;
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005758:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8005760:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8005768:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	2264      	movs	r2, #100	@ 0x64
 800576e:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8005776:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	2200      	movs	r2, #0
 800577c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	/* initialise gain calibration values to tuning parameter values */

	pdev->gain_cal.standard_ranging_gain_factor =
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	f240 72db 	movw	r2, #2011	@ 0x7db
 8005786:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
			VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;

	/*
	 * Initialise version structure
	 */
	VL53L1_init_version(Dev);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f002 f8bf 	bl	800790e <VL53L1_init_version>
	 *
	 *  Contains the key NVM data e.g identification info fast oscillator
	 *  freq, max trim and laser safety info
	 */

	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8005790:	78fb      	ldrb	r3, [r7, #3]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d008      	beq.n	80057a8 <VL53L1_data_init+0x90>
 8005796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d104      	bne.n	80057a8 <VL53L1_data_init+0x90>
			status = VL53L1_read_p2p_data(Dev);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f857 	bl	8005852 <VL53L1_read_p2p_data>
 80057a4:	4603      	mov	r3, r0
 80057a6:	73fb      	strb	r3, [r7, #15]

	/* Initialise Ref SPAD Char configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_refspadchar_config_struct(
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80057ae:	4618      	mov	r0, r3
 80057b0:	f001 fbee 	bl	8006f90 <VL53L1_init_refspadchar_config_struct>
 80057b4:	4603      	mov	r3, r0
 80057b6:	73fb      	strb	r3, [r7, #15]
#endif

	/* Initialise SPAD Self Check (SSC) configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_ssc_config_struct(
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80057be:	4618      	mov	r0, r3
 80057c0:	f001 fc0a 	bl	8006fd8 <VL53L1_init_ssc_config_struct>
 80057c4:	4603      	mov	r3, r0
 80057c6:	73fb      	strb	r3, [r7, #15]

	/* Initialise Private Xtalk configuration structure
	 * - Fill with customer NVM data to begin
	 */
	status =
		VL53L1_init_xtalk_config_struct(
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	f103 0242 	add.w	r2, r3, #66	@ 0x42
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80057d4:	4619      	mov	r1, r3
 80057d6:	4610      	mov	r0, r2
 80057d8:	f001 fc1f 	bl	800701a <VL53L1_init_xtalk_config_struct>
 80057dc:	4603      	mov	r3, r0
 80057de:	73fb      	strb	r3, [r7, #15]

	/* Initialise Offset Calibration configuration structure
	 */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_offset_cal_config_struct(
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 80057e6:	4618      	mov	r0, r3
 80057e8:	f001 fc79 	bl	80070de <VL53L1_init_offset_cal_config_struct>
 80057ec:	4603      	mov	r3, r0
 80057ee:	73fb      	strb	r3, [r7, #15]

	/* Initialise Tuning Parameter structure
	 * - Added as part of Patch_AddingTuningParmStorage_11821
	 */
	status =
		VL53L1_init_tuning_parm_storage_struct(
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	33a4      	adds	r3, #164	@ 0xa4
 80057f4:	4618      	mov	r0, r3
 80057f6:	f001 fc99 	bl	800712c <VL53L1_init_tuning_parm_storage_struct>
 80057fa:	4603      	mov	r3, r0
 80057fc:	73fb      	strb	r3, [r7, #15]
			&(pdev->tuning_parms));

	status = VL53L1_set_vhv_loopbound(Dev,
 80057fe:	2120      	movs	r1, #32
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 fcbf 	bl	8006184 <VL53L1_set_vhv_loopbound>
 8005806:	4603      	mov	r3, r0
 8005808:	73fb      	strb	r3, [r7, #15]
	/*
	 * Initialise default settings - much happen *after*
	 * reading /setting  of static_nvm_managed
	 */

	if (status == VL53L1_ERROR_NONE)
 800580a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d116      	bne.n	8005840 <VL53L1_data_init+0x128>
		status = VL53L1_set_preset_mode(
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	7858      	ldrb	r0, [r3, #1]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	8b1c      	ldrh	r4, [r3, #24]
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	689d      	ldr	r5, [r3, #8]
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	68ba      	ldr	r2, [r7, #8]
 8005824:	6912      	ldr	r2, [r2, #16]
 8005826:	68b9      	ldr	r1, [r7, #8]
 8005828:	6949      	ldr	r1, [r1, #20]
 800582a:	9102      	str	r1, [sp, #8]
 800582c:	9201      	str	r2, [sp, #4]
 800582e:	9300      	str	r3, [sp, #0]
 8005830:	462b      	mov	r3, r5
 8005832:	4622      	mov	r2, r4
 8005834:	4601      	mov	r1, r0
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 fad6 	bl	8005de8 <VL53L1_set_preset_mode>
 800583c:	4603      	mov	r3, r0
 800583e:	73fb      	strb	r3, [r7, #15]
						pdev->range_config_timeout_us,
						pdev->inter_measurement_period_ms);

	/* Initial Low Power Auto Mode data structures */
	/* Added for Patch_LowPowerAutoMode */
	VL53L1_low_power_auto_data_init(
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f002 fdff 	bl	8008444 <VL53L1_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 8005846:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800584a:	4618      	mov	r0, r3
 800584c:	3710      	adds	r7, #16
 800584e:	46bd      	mov	sp, r7
 8005850:	bdb0      	pop	{r4, r5, r7, pc}

08005852 <VL53L1_read_p2p_data>:


VL53L1_Error VL53L1_read_p2p_data(
	VL53L1_DEV        Dev)
{
 8005852:	b580      	push	{r7, lr}
 8005854:	b084      	sub	sp, #16
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
	 *
	 *  Contains the key NVM data e.g identification info
	 *  fast oscillator freq, max trim and laser safety info
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800585a:	2300      	movs	r3, #0
 800585c:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 8005862:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d108      	bne.n	800587c <VL53L1_read_p2p_data+0x2a>
		status = VL53L1_get_static_nvm_managed(
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8005870:	4619      	mov	r1, r3
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f002 ff83 	bl	800877e <VL53L1_get_static_nvm_managed>
 8005878:	4603      	mov	r3, r0
 800587a:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53L1_ERROR_NONE)
 800587c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d107      	bne.n	8005894 <VL53L1_read_p2p_data+0x42>
		status = VL53L1_get_customer_nvm_managed(
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	3342      	adds	r3, #66	@ 0x42
 8005888:	4619      	mov	r1, r3
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f003 f8b5 	bl	80089fa <VL53L1_get_customer_nvm_managed>
 8005890:	4603      	mov	r3, r0
 8005892:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->customer));

	if (status == VL53L1_ERROR_NONE) {
 8005894:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d115      	bne.n	80058c8 <VL53L1_read_p2p_data+0x76>

		status = VL53L1_get_nvm_copy_data(
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	f503 73fd 	add.w	r3, r3, #506	@ 0x1fa
 80058a2:	4619      	mov	r1, r3
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f003 ff67 	bl	8009778 <VL53L1_get_nvm_copy_data>
 80058aa:	4603      	mov	r3, r0
 80058ac:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->nvm_copy_data));

		/* copy Return Good SPADs to buffer */
		if (status == VL53L1_ERROR_NONE)
 80058ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d108      	bne.n	80058c8 <VL53L1_read_p2p_data+0x76>
			VL53L1_copy_rtn_good_spads_to_buffer(
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	f503 72fd 	add.w	r2, r3, #506	@ 0x1fa
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	33f0      	adds	r3, #240	@ 0xf0
 80058c0:	4619      	mov	r1, r3
 80058c2:	4610      	mov	r0, r2
 80058c4:	f002 f9a1 	bl	8007c0a <VL53L1_copy_rtn_good_spads_to_buffer>

	/*
	 * read slow osc calibration value
	 * counts per ms
	 */
	if (status == VL53L1_ERROR_NONE)
 80058c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d109      	bne.n	80058e4 <VL53L1_read_p2p_data+0x92>
		status =
			VL53L1_RdWord(
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	f503 732d 	add.w	r3, r3, #692	@ 0x2b4
 80058d6:	461a      	mov	r2, r3
 80058d8:	21de      	movs	r1, #222	@ 0xde
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f004 f8dc 	bl	8009a98 <VL53L1_RdWord>
 80058e0:	4603      	mov	r3, r0
 80058e2:	73fb      	strb	r3, [r7, #15]

	/*
	 * Check if there a sensible value for osc_measured__fast_osc__frequency
	 */

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	f8b3 315e 	ldrh.w	r3, [r3, #350]	@ 0x15e
 80058ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058ee:	d204      	bcs.n	80058fa <VL53L1_read_p2p_data+0xa8>
			VL53L1_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	f64b 42cc 	movw	r2, #48332	@ 0xbccc
 80058f6:	f8a3 215e 	strh.w	r2, [r3, #350]	@ 0x15e

	/*
	 * Get MM ROI - contains optical centre as SPAD number
	 */

	if (status == VL53L1_ERROR_NONE)
 80058fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d107      	bne.n	8005912 <VL53L1_read_p2p_data+0xc0>
		status =
			VL53L1_get_mode_mitigation_roi(
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	339e      	adds	r3, #158	@ 0x9e
 8005906:	4619      	mov	r1, r3
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 f98e 	bl	8005c2a <VL53L1_get_mode_mitigation_roi>
 800590e:	4603      	mov	r3, r0
 8005910:	73fb      	strb	r3, [r7, #15]

	/* catch parts where the optical centre is
	 * no programmed in to the NVM
	 */

	if (pdev->optical_centre.x_centre == 0 &&
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8005918:	2b00      	cmp	r3, #0
 800591a:	d114      	bne.n	8005946 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.y_centre == 0) {
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
	if (pdev->optical_centre.x_centre == 0 &&
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10f      	bne.n	8005946 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	f893 309e 	ldrb.w	r3, [r3, #158]	@ 0x9e
 800592c:	011b      	lsls	r3, r3, #4
 800592e:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	f893 309f 	ldrb.w	r3, [r3, #159]	@ 0x9f
 800593c:	011b      	lsls	r3, r3, #4
 800593e:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
	}

	LOG_FUNCTION_END(status);

	return status;
 8005946:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800594a:	4618      	mov	r0, r3
 800594c:	3710      	adds	r7, #16
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}

08005952 <VL53L1_set_inter_measurement_period_ms>:


VL53L1_Error VL53L1_set_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 8005952:	b480      	push	{r7}
 8005954:	b085      	sub	sp, #20
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
 800595a:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800595c:	2300      	movs	r3, #0
 800595e:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	@ 0x2b4
 800596a:	2b00      	cmp	r3, #0
 800596c:	d101      	bne.n	8005972 <VL53L1_set_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800596e:	23f1      	movs	r3, #241	@ 0xf1
 8005970:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE) {
 8005972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d10c      	bne.n	8005994 <VL53L1_set_inter_measurement_period_ms+0x42>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	683a      	ldr	r2, [r7, #0]
 800597e:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	@ 0x2b4
 8005986:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period = \
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
	}

	LOG_FUNCTION_END(status);

	return status;
 8005994:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005998:	4618      	mov	r0, r3
 800599a:	3714      	adds	r7, #20
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <VL53L1_get_inter_measurement_period_ms>:


VL53L1_Error VL53L1_get_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t               *pinter_measurement_period_ms)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80059ae:	2300      	movs	r3, #0
 80059b0:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	@ 0x2b4
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d101      	bne.n	80059c4 <VL53L1_get_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 80059c0:	23f1      	movs	r3, #241	@ 0xf1
 80059c2:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE)
 80059c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d109      	bne.n	80059e0 <VL53L1_get_inter_measurement_period_ms+0x3c>
		*pinter_measurement_period_ms = \
			pdev->tim_cfg.system__intermeasurement_period /
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	f8d3 31ac 	ldr.w	r3, [r3, #428]	@ 0x1ac
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 80059d2:	68ba      	ldr	r2, [r7, #8]
 80059d4:	f8b2 22b4 	ldrh.w	r2, [r2, #692]	@ 0x2b4
			pdev->tim_cfg.system__intermeasurement_period /
 80059d8:	fbb3 f2f2 	udiv	r2, r3, r2
		*pinter_measurement_period_ms = \
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	601a      	str	r2, [r3, #0]


	LOG_FUNCTION_END(status);

	return status;
 80059e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3714      	adds	r7, #20
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b088      	sub	sp, #32
 80059f4:	af02      	add	r7, sp, #8
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	607a      	str	r2, [r7, #4]
 80059fc:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for setting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80059fe:	2300      	movs	r3, #0
 8005a00:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	f8b3 315e 	ldrh.w	r3, [r3, #350]	@ 0x15e
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d101      	bne.n	8005a14 <VL53L1_set_timeouts_us+0x24>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8005a10:	23f1      	movs	r3, #241	@ 0xf1
 8005a12:	75fb      	strb	r3, [r7, #23]

	if (status == VL53L1_ERROR_NONE) {
 8005a14:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d11b      	bne.n	8005a54 <VL53L1_set_timeouts_us+0x64>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	68ba      	ldr	r2, [r7, #8]
 8005a20:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	683a      	ldr	r2, [r7, #0]
 8005a2c:	611a      	str	r2, [r3, #16]

		status =
			VL53L1_calc_timeout_register_values(
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	f8b3 115e 	ldrh.w	r1, [r3, #350]	@ 0x15e
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	f502 72ce 	add.w	r2, r2, #412	@ 0x19c
 8005a40:	9201      	str	r2, [sp, #4]
 8005a42:	9300      	str	r3, [sp, #0]
 8005a44:	460b      	mov	r3, r1
 8005a46:	683a      	ldr	r2, [r7, #0]
 8005a48:	6879      	ldr	r1, [r7, #4]
 8005a4a:	68b8      	ldr	r0, [r7, #8]
 8005a4c:	f002 fc2c 	bl	80082a8 <VL53L1_calc_timeout_register_values>
 8005a50:	4603      	mov	r3, r0
 8005a52:	75fb      	strb	r3, [r7, #23]
				&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 8005a54:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3718      	adds	r7, #24
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b088      	sub	sp, #32
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]
 8005a6c:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for getting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t *pdev =
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 8005a76:	2300      	movs	r3, #0
 8005a78:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	f8b3 315e 	ldrh.w	r3, [r3, #350]	@ 0x15e
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d101      	bne.n	8005a8c <VL53L1_get_timeouts_us+0x2c>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8005a88:	23f1      	movs	r3, #241	@ 0xf1
 8005a8a:	77fb      	strb	r3, [r7, #31]

	if (status == VL53L1_ERROR_NONE) {
 8005a8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d148      	bne.n	8005b26 <VL53L1_get_timeouts_us+0xc6>

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
			VL53L1_calc_macro_period_us(
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	f8b3 215e 	ldrh.w	r2, [r3, #350]	@ 0x15e
 8005a9a:	69bb      	ldr	r3, [r7, #24]
 8005a9c:	f893 31a2 	ldrb.w	r3, [r3, #418]	@ 0x1a2
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	4610      	mov	r0, r2
 8005aa4:	f002 faa7 	bl	8007ff6 <VL53L1_calc_macro_period_us>
 8005aa8:	6178      	str	r0, [r7, #20]

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	f893 318b 	ldrb.w	r3, [r3, #395]	@ 0x18b
			VL53L1_calc_timeout_us(
 8005ab0:	6979      	ldr	r1, [r7, #20]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f002 fb5f 	bl	8008176 <VL53L1_calc_timeout_us>
 8005ab8:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
		timeout_encoded =
 8005ac4:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 8005ac6:	8a7b      	ldrh	r3, [r7, #18]
 8005ac8:	021b      	lsls	r3, r3, #8
 8005aca:	b29b      	uxth	r3, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 8005acc:	69ba      	ldr	r2, [r7, #24]
 8005ace:	f892 219d 	ldrb.w	r2, [r2, #413]	@ 0x19d
		timeout_encoded = (timeout_encoded << 8) +
 8005ad2:	4413      	add	r3, r2
 8005ad4:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 8005ad6:	8a7b      	ldrh	r3, [r7, #18]
 8005ad8:	6979      	ldr	r1, [r7, #20]
 8005ada:	4618      	mov	r0, r3
 8005adc:	f002 fb8b 	bl	80081f6 <VL53L1_calc_decoded_timeout_us>
 8005ae0:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	f893 31a0 	ldrb.w	r3, [r3, #416]	@ 0x1a0
		timeout_encoded =
 8005aec:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 8005aee:	8a7b      	ldrh	r3, [r7, #18]
 8005af0:	021b      	lsls	r3, r3, #8
 8005af2:	b29b      	uxth	r3, r3
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 8005af4:	69ba      	ldr	r2, [r7, #24]
 8005af6:	f892 21a1 	ldrb.w	r2, [r2, #417]	@ 0x1a1
		timeout_encoded = (timeout_encoded << 8) +
 8005afa:	4413      	add	r3, r2
 8005afc:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 8005afe:	8a7b      	ldrh	r3, [r7, #18]
 8005b00:	6979      	ldr	r1, [r7, #20]
 8005b02:	4618      	mov	r0, r3
 8005b04:	f002 fb77 	bl	80081f6 <VL53L1_calc_decoded_timeout_us>
 8005b08:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 8005b26:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3720      	adds	r7, #32
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}

08005b32 <VL53L1_get_sequence_config_bit>:

VL53L1_Error VL53L1_get_sequence_config_bit(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceSequenceConfig   bit_id,
	uint8_t                      *pvalue)
{
 8005b32:	b480      	push	{r7}
 8005b34:	b087      	sub	sp, #28
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	60f8      	str	r0, [r7, #12]
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	607a      	str	r2, [r7, #4]
 8005b3e:	72fb      	strb	r3, [r7, #11]
	/**
	 * Convenience function for getting sequence
	 * config enable bits
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005b40:	2300      	movs	r3, #0
 8005b42:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	613b      	str	r3, [r7, #16]
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	75bb      	strb	r3, [r7, #22]

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 8005b4c:	7afb      	ldrb	r3, [r7, #11]
 8005b4e:	2b07      	cmp	r3, #7
 8005b50:	d81c      	bhi.n	8005b8c <VL53L1_get_sequence_config_bit+0x5a>

		if (bit_id > 0) {
 8005b52:	7afb      	ldrb	r3, [r7, #11]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d004      	beq.n	8005b62 <VL53L1_get_sequence_config_bit+0x30>
			bit_mask  = 0x01 << bit_id;
 8005b58:	7afb      	ldrb	r3, [r7, #11]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b60:	75bb      	strb	r3, [r7, #22]
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	f893 21c5 	ldrb.w	r2, [r3, #453]	@ 0x1c5
		*pvalue =
 8005b68:	7dbb      	ldrb	r3, [r7, #22]
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	b2da      	uxtb	r2, r3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	701a      	strb	r2, [r3, #0]

		if (bit_id > 0) {
 8005b72:	7afb      	ldrb	r3, [r7, #11]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d00b      	beq.n	8005b90 <VL53L1_get_sequence_config_bit+0x5e>
			*pvalue  = *pvalue >> bit_id;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	7afb      	ldrb	r3, [r7, #11]
 8005b80:	fa42 f303 	asr.w	r3, r2, r3
 8005b84:	b2da      	uxtb	r2, r3
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	701a      	strb	r2, [r3, #0]
 8005b8a:	e001      	b.n	8005b90 <VL53L1_get_sequence_config_bit+0x5e>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 8005b8c:	23fc      	movs	r3, #252	@ 0xfc
 8005b8e:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 8005b90:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	371c      	adds	r7, #28
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b084      	sub	sp, #16
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005baa:	2300      	movs	r3, #0
 8005bac:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	7858      	ldrb	r0, [r3, #1]
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	7819      	ldrb	r1, [r3, #0]
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	f203 13c3 	addw	r3, r3, #451	@ 0x1c3
 8005bc0:	461a      	mov	r2, r3
 8005bc2:	f002 fbea 	bl	800839a <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	7898      	ldrb	r0, [r3, #2]
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	78d9      	ldrb	r1, [r3, #3]
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	f503 73e2 	add.w	r3, r3, #452	@ 0x1c4
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	f002 fc1f 	bl	8008418 <VL53L1_encode_zone_size>

	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
 8005bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3710      	adds	r7, #16
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8005be6:	b580      	push	{r7, lr}
 8005be8:	b084      	sub	sp, #16
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
 8005bee:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	f893 01c3 	ldrb.w	r0, [r3, #451]	@ 0x1c3
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	3301      	adds	r3, #1
 8005c02:	683a      	ldr	r2, [r7, #0]
 8005c04:	4619      	mov	r1, r3
 8005c06:	f002 fcd6 	bl	80085b6 <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	f893 01c4 	ldrb.w	r0, [r3, #452]	@ 0x1c4
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	1c99      	adds	r1, r3, #2
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	3303      	adds	r3, #3
 8005c18:	461a      	mov	r2, r3
 8005c1a:	f002 fbe5 	bl	80083e8 <VL53L1_decode_zone_size>
		&(puser_zone->width),
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
 8005c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3710      	adds	r7, #16
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}

08005c2a <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 8005c2a:	b580      	push	{r7, lr}
 8005c2c:	b086      	sub	sp, #24
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	6078      	str	r0, [r7, #4]
 8005c32:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the mode mitigation ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005c34:	2300      	movs	r3, #0
 8005c36:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 8005c40:	2300      	movs	r3, #0
 8005c42:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 8005c44:	2300      	movs	r3, #0
 8005c46:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	f893 322a 	ldrb.w	r3, [r3, #554]	@ 0x22a
 8005c4e:	f107 020e 	add.w	r2, r7, #14
 8005c52:	f107 010d 	add.w	r1, r7, #13
 8005c56:	4618      	mov	r0, r3
 8005c58:	f002 fcad 	bl	80085b6 <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 8005c5c:	7bba      	ldrb	r2, [r7, #14]
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 8005c62:	7b7a      	ldrb	r2, [r7, #13]
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	705a      	strb	r2, [r3, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	f893 322b 	ldrb.w	r3, [r3, #555]	@ 0x22b
 8005c6e:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 8005c70:	7bfb      	ldrb	r3, [r7, #15]
 8005c72:	091b      	lsrs	r3, r3, #4
 8005c74:	b2da      	uxtb	r2, r3
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 8005c7a:	7bfb      	ldrb	r3, [r7, #15]
 8005c7c:	f003 030f 	and.w	r3, r3, #15
 8005c80:	b2da      	uxtb	r2, r3
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 8005c86:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3718      	adds	r7, #24
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
	...

08005c94 <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b087      	sub	sp, #28
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	60f8      	str	r0, [r7, #12]
 8005c9c:	607a      	str	r2, [r7, #4]
 8005c9e:	603b      	str	r3, [r7, #0]
 8005ca0:	460b      	mov	r3, r1
 8005ca2:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 8005cac:	7afb      	ldrb	r3, [r7, #11]
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	2b25      	cmp	r3, #37	@ 0x25
 8005cb2:	f200 808e 	bhi.w	8005dd2 <VL53L1_get_preset_mode_timing_cfg+0x13e>
 8005cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8005cbc <VL53L1_get_preset_mode_timing_cfg+0x28>)
 8005cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cbc:	08005d55 	.word	0x08005d55
 8005cc0:	08005d55 	.word	0x08005d55
 8005cc4:	08005d55 	.word	0x08005d55
 8005cc8:	08005d55 	.word	0x08005d55
 8005ccc:	08005d55 	.word	0x08005d55
 8005cd0:	08005d7f 	.word	0x08005d7f
 8005cd4:	08005d7f 	.word	0x08005d7f
 8005cd8:	08005d7f 	.word	0x08005d7f
 8005cdc:	08005dd3 	.word	0x08005dd3
 8005ce0:	08005dd3 	.word	0x08005dd3
 8005ce4:	08005dd3 	.word	0x08005dd3
 8005ce8:	08005dd3 	.word	0x08005dd3
 8005cec:	08005dd3 	.word	0x08005dd3
 8005cf0:	08005dd3 	.word	0x08005dd3
 8005cf4:	08005dd3 	.word	0x08005dd3
 8005cf8:	08005dd3 	.word	0x08005dd3
 8005cfc:	08005d55 	.word	0x08005d55
 8005d00:	08005d7f 	.word	0x08005d7f
 8005d04:	08005dd3 	.word	0x08005dd3
 8005d08:	08005dd3 	.word	0x08005dd3
 8005d0c:	08005dd3 	.word	0x08005dd3
 8005d10:	08005dd3 	.word	0x08005dd3
 8005d14:	08005dd3 	.word	0x08005dd3
 8005d18:	08005dd3 	.word	0x08005dd3
 8005d1c:	08005dd3 	.word	0x08005dd3
 8005d20:	08005dd3 	.word	0x08005dd3
 8005d24:	08005dd3 	.word	0x08005dd3
 8005d28:	08005dd3 	.word	0x08005dd3
 8005d2c:	08005dd3 	.word	0x08005dd3
 8005d30:	08005dd3 	.word	0x08005dd3
 8005d34:	08005dd3 	.word	0x08005dd3
 8005d38:	08005dd3 	.word	0x08005dd3
 8005d3c:	08005dd3 	.word	0x08005dd3
 8005d40:	08005dd3 	.word	0x08005dd3
 8005d44:	08005dd3 	.word	0x08005dd3
 8005d48:	08005da9 	.word	0x08005da9
 8005d4c:	08005da9 	.word	0x08005da9
 8005d50:	08005da9 	.word	0x08005da9
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	@ 0xca
		*pdss_config__target_total_rate_mcps =
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
		*pphasecal_config_timeout_us =
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
		*pmm_config_timeout_us =
 8005d6e:	6a3b      	ldr	r3, [r7, #32]
 8005d70:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	f8d3 20e4 	ldr.w	r2, [r3, #228]	@ 0xe4
		*prange_config_timeout_us =
 8005d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7a:	601a      	str	r2, [r3, #0]
	break;
 8005d7c:	e02c      	b.n	8005dd8 <VL53L1_get_preset_mode_timing_cfg+0x144>
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	@ 0xcc
		*pdss_config__target_total_rate_mcps =
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
		*pphasecal_config_timeout_us =
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
		*pmm_config_timeout_us =
 8005d98:	6a3b      	ldr	r3, [r7, #32]
 8005d9a:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_timed_us;
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
		*prange_config_timeout_us =
 8005da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da4:	601a      	str	r2, [r3, #0]
	break;
 8005da6:	e017      	b.n	8005dd8 <VL53L1_get_preset_mode_timing_cfg+0x144>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	@ 0xcc
		*pdss_config__target_total_rate_mcps =
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
		*pphasecal_config_timeout_us =
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
		*pmm_config_timeout_us =
 8005dc2:	6a3b      	ldr	r3, [r7, #32]
 8005dc4:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
		*prange_config_timeout_us =
 8005dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dce:	601a      	str	r2, [r3, #0]
	break;
 8005dd0:	e002      	b.n	8005dd8 <VL53L1_get_preset_mode_timing_cfg+0x144>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 8005dd2:	23fc      	movs	r3, #252	@ 0xfc
 8005dd4:	75fb      	strb	r3, [r7, #23]
		break;
 8005dd6:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 8005dd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	371c      	adds	r7, #28
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b092      	sub	sp, #72	@ 0x48
 8005dec:	af04      	add	r7, sp, #16
 8005dee:	60f8      	str	r0, [r7, #12]
 8005df0:	607b      	str	r3, [r7, #4]
 8005df2:	460b      	mov	r3, r1
 8005df4:	72fb      	strb	r3, [r7, #11]
 8005df6:	4613      	mov	r3, r2
 8005df8:	813b      	strh	r3, [r7, #8]
	/**
	 * Initializes static and dynamic data structures for
	 * the provided preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	VL53L1_LLDriverData_t *pdev =
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	633b      	str	r3, [r7, #48]	@ 0x30
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8005e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e06:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 8005e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e0e:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8005e12:	62bb      	str	r3, [r7, #40]	@ 0x28
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 8005e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e16:	f503 73ce 	add.w	r3, r3, #412	@ 0x19c
 8005e1a:	627b      	str	r3, [r7, #36]	@ 0x24
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 8005e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1e:	f503 73da 	add.w	r3, r3, #436	@ 0x1b4
 8005e22:	623b      	str	r3, [r7, #32]
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 8005e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e26:	f503 73e4 	add.w	r3, r3, #456	@ 0x1c8
 8005e2a:	61fb      	str	r3, [r7, #28]
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 8005e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e2e:	33a4      	adds	r3, #164	@ 0xa4
 8005e30:	61bb      	str	r3, [r7, #24]
	VL53L1_low_power_auto_data_t  *plpadata      =
 8005e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e34:	f503 7339 	add.w	r3, r3, #740	@ 0x2e4
 8005e38:	617b      	str	r3, [r7, #20]
					&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
 8005e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e3c:	7afa      	ldrb	r2, [r7, #11]
 8005e3e:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 8005e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e44:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 8005e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e4a:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8005e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e50:	615a      	str	r2, [r3, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 8005e52:	2103      	movs	r1, #3
 8005e54:	68f8      	ldr	r0, [r7, #12]
 8005e56:	f001 fd76 	bl	8007946 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 8005e5a:	7afb      	ldrb	r3, [r7, #11]
 8005e5c:	3b01      	subs	r3, #1
 8005e5e:	2b25      	cmp	r3, #37	@ 0x25
 8005e60:	f200 810c 	bhi.w	800607c <VL53L1_set_preset_mode+0x294>
 8005e64:	a201      	add	r2, pc, #4	@ (adr r2, 8005e6c <VL53L1_set_preset_mode+0x84>)
 8005e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e6a:	bf00      	nop
 8005e6c:	08005f05 	.word	0x08005f05
 8005e70:	08005f21 	.word	0x08005f21
 8005e74:	08005f3d 	.word	0x08005f3d
 8005e78:	08005f59 	.word	0x08005f59
 8005e7c:	08005f75 	.word	0x08005f75
 8005e80:	08005f91 	.word	0x08005f91
 8005e84:	08005fad 	.word	0x08005fad
 8005e88:	08005fc9 	.word	0x08005fc9
 8005e8c:	0800607d 	.word	0x0800607d
 8005e90:	0800607d 	.word	0x0800607d
 8005e94:	0800607d 	.word	0x0800607d
 8005e98:	0800607d 	.word	0x0800607d
 8005e9c:	0800607d 	.word	0x0800607d
 8005ea0:	0800607d 	.word	0x0800607d
 8005ea4:	0800607d 	.word	0x0800607d
 8005ea8:	0800607d 	.word	0x0800607d
 8005eac:	08005fe5 	.word	0x08005fe5
 8005eb0:	08006001 	.word	0x08006001
 8005eb4:	0800607d 	.word	0x0800607d
 8005eb8:	0800607d 	.word	0x0800607d
 8005ebc:	0800607d 	.word	0x0800607d
 8005ec0:	0800607d 	.word	0x0800607d
 8005ec4:	0800607d 	.word	0x0800607d
 8005ec8:	0800607d 	.word	0x0800607d
 8005ecc:	0800607d 	.word	0x0800607d
 8005ed0:	0800607d 	.word	0x0800607d
 8005ed4:	0800607d 	.word	0x0800607d
 8005ed8:	0800607d 	.word	0x0800607d
 8005edc:	0800607d 	.word	0x0800607d
 8005ee0:	0800607d 	.word	0x0800607d
 8005ee4:	0800607d 	.word	0x0800607d
 8005ee8:	0800607d 	.word	0x0800607d
 8005eec:	0800607d 	.word	0x0800607d
 8005ef0:	0800607d 	.word	0x0800607d
 8005ef4:	0800607d 	.word	0x0800607d
 8005ef8:	0800601d 	.word	0x0800601d
 8005efc:	0800603d 	.word	0x0800603d
 8005f00:	0800605d 	.word	0x0800605d

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	9301      	str	r3, [sp, #4]
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	6a3b      	ldr	r3, [r7, #32]
 8005f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f12:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f14:	f001 f999 	bl	800724a <VL53L1_preset_mode_standard_ranging>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005f1e:	e0b1      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_standard_ranging_short_range(
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	9301      	str	r3, [sp, #4]
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	6a3b      	ldr	r3, [r7, #32]
 8005f2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f30:	f001 faa9 	bl	8007486 <VL53L1_preset_mode_standard_ranging_short_range>
 8005f34:	4603      	mov	r3, r0
 8005f36:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005f3a:	e0a3      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_standard_ranging_long_range(
 8005f3c:	69bb      	ldr	r3, [r7, #24]
 8005f3e:	9301      	str	r3, [sp, #4]
 8005f40:	69fb      	ldr	r3, [r7, #28]
 8005f42:	9300      	str	r3, [sp, #0]
 8005f44:	6a3b      	ldr	r3, [r7, #32]
 8005f46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f4a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f4c:	f001 fadc 	bl	8007508 <VL53L1_preset_mode_standard_ranging_long_range>
 8005f50:	4603      	mov	r3, r0
 8005f52:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005f56:	e095      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>

#ifndef VL53L1_NOCALIB
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	9301      	str	r3, [sp, #4]
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	9300      	str	r3, [sp, #0]
 8005f60:	6a3b      	ldr	r3, [r7, #32]
 8005f62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f66:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f68:	f001 fb0f 	bl	800758a <VL53L1_preset_mode_standard_ranging_mm1_cal>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005f72:	e087      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 8005f74:	69bb      	ldr	r3, [r7, #24]
 8005f76:	9301      	str	r3, [sp, #4]
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	9300      	str	r3, [sp, #0]
 8005f7c:	6a3b      	ldr	r3, [r7, #32]
 8005f7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f82:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f84:	f001 fb26 	bl	80075d4 <VL53L1_preset_mode_standard_ranging_mm2_cal>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005f8e:	e079      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>
#endif

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
		status = VL53L1_preset_mode_timed_ranging(
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	9301      	str	r3, [sp, #4]
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	9300      	str	r3, [sp, #0]
 8005f98:	6a3b      	ldr	r3, [r7, #32]
 8005f9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005fa0:	f001 fb3d 	bl	800761e <VL53L1_preset_mode_timed_ranging>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005faa:	e06b      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_timed_ranging_short_range(
 8005fac:	69bb      	ldr	r3, [r7, #24]
 8005fae:	9301      	str	r3, [sp, #4]
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	9300      	str	r3, [sp, #0]
 8005fb4:	6a3b      	ldr	r3, [r7, #32]
 8005fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005fbc:	f001 fb69 	bl	8007692 <VL53L1_preset_mode_timed_ranging_short_range>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005fc6:	e05d      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_timed_ranging_long_range(
 8005fc8:	69bb      	ldr	r3, [r7, #24]
 8005fca:	9301      	str	r3, [sp, #4]
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	9300      	str	r3, [sp, #0]
 8005fd0:	6a3b      	ldr	r3, [r7, #32]
 8005fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fd4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fd6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005fd8:	f001 fb95 	bl	8007706 <VL53L1_preset_mode_timed_ranging_long_range>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005fe2:	e04f      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_OLT:
		status = VL53L1_preset_mode_olt(
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	9301      	str	r3, [sp, #4]
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	9300      	str	r3, [sp, #0]
 8005fec:	6a3b      	ldr	r3, [r7, #32]
 8005fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ff0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ff2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ff4:	f001 fc69 	bl	80078ca <VL53L1_preset_mode_olt>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 8005ffe:	e041      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		status = VL53L1_preset_mode_singleshot_ranging(
 8006000:	69bb      	ldr	r3, [r7, #24]
 8006002:	9301      	str	r3, [sp, #4]
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	9300      	str	r3, [sp, #0]
 8006008:	6a3b      	ldr	r3, [r7, #32]
 800600a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800600c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800600e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006010:	f001 fc25 	bl	800785e <VL53L1_preset_mode_singleshot_ranging>
 8006014:	4603      	mov	r3, r0
 8006016:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800601a:	e033      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	9302      	str	r3, [sp, #8]
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	9301      	str	r3, [sp, #4]
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	9300      	str	r3, [sp, #0]
 8006028:	6a3b      	ldr	r3, [r7, #32]
 800602a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800602c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800602e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006030:	f001 fbc9 	bl	80077c6 <VL53L1_preset_mode_low_power_auto_short_ranging>
 8006034:	4603      	mov	r3, r0
 8006036:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800603a:	e023      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
		status = VL53L1_preset_mode_low_power_auto_ranging(
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	9302      	str	r3, [sp, #8]
 8006040:	69bb      	ldr	r3, [r7, #24]
 8006042:	9301      	str	r3, [sp, #4]
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	9300      	str	r3, [sp, #0]
 8006048:	6a3b      	ldr	r3, [r7, #32]
 800604a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800604c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800604e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006050:	f001 fb93 	bl	800777a <VL53L1_preset_mode_low_power_auto_ranging>
 8006054:	4603      	mov	r3, r0
 8006056:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800605a:	e013      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	9302      	str	r3, [sp, #8]
 8006060:	69bb      	ldr	r3, [r7, #24]
 8006062:	9301      	str	r3, [sp, #4]
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	9300      	str	r3, [sp, #0]
 8006068:	6a3b      	ldr	r3, [r7, #32]
 800606a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800606c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800606e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006070:	f001 fbcf 	bl	8007812 <VL53L1_preset_mode_low_power_auto_long_ranging>
 8006074:	4603      	mov	r3, r0
 8006076:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800607a:	e003      	b.n	8006084 <VL53L1_set_preset_mode+0x29c>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 800607c:	23fc      	movs	r3, #252	@ 0xfc
 800607e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		break;
 8006082:	bf00      	nop

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 8006084:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8006088:	2b00      	cmp	r3, #0
 800608a:	d105      	bne.n	8006098 <VL53L1_set_preset_mode+0x2b0>

		pstatic->dss_config__target_total_rate_mcps =
 800608c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800608e:	893a      	ldrh	r2, [r7, #8]
 8006090:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 8006092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006094:	893a      	ldrh	r2, [r7, #8]
 8006096:	831a      	strh	r2, [r3, #24]
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 8006098:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800609c:	2b00      	cmp	r3, #0
 800609e:	d108      	bne.n	80060b2 <VL53L1_set_preset_mode+0x2ca>
		status =
			VL53L1_set_timeouts_us(
 80060a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060a4:	6879      	ldr	r1, [r7, #4]
 80060a6:	68f8      	ldr	r0, [r7, #12]
 80060a8:	f7ff fca2 	bl	80059f0 <VL53L1_set_timeouts_us>
 80060ac:	4603      	mov	r3, r0
 80060ae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 80060b2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d106      	bne.n	80060c8 <VL53L1_set_preset_mode+0x2e0>
		status =
			VL53L1_set_inter_measurement_period_ms(
 80060ba:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80060bc:	68f8      	ldr	r0, [r7, #12]
 80060be:	f7ff fc48 	bl	8005952 <VL53L1_set_inter_measurement_period_ms>
 80060c2:	4603      	mov	r3, r0
 80060c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				Dev,
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
 80060c8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3738      	adds	r7, #56	@ 0x38
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <VL53L1_get_lite_sigma_threshold>:
}

VL53L1_Error VL53L1_get_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_sigma)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b085      	sub	sp, #20
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
	 * Gets the Sigma Threshold value for Lite Mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80060de:	2300      	movs	r3, #0
 80060e0:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_sigma =
			pdev->tim_cfg.range_config__sigma_thresh;
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	f8b3 21a6 	ldrh.w	r2, [r3, #422]	@ 0x1a6
	*plite_sigma =
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 80060f0:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3714      	adds	r7, #20
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <VL53L1_set_lite_sigma_threshold>:

VL53L1_Error VL53L1_set_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           lite_sigma)
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	460b      	mov	r3, r1
 800610a:	807b      	strh	r3, [r7, #2]
	 * Sets the Sigma threshold value for Lite mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800610c:	2300      	movs	r3, #0
 800610e:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	887a      	ldrh	r2, [r7, #2]
 8006118:	f8a3 21a6 	strh.w	r2, [r3, #422]	@ 0x1a6

	LOG_FUNCTION_END(status);

	return status;
 800611c:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8006120:	4618      	mov	r0, r3
 8006122:	3714      	adds	r7, #20
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <VL53L1_get_lite_min_count_rate>:

VL53L1_Error VL53L1_get_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_mincountrate)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
	 * Gets the Min Count Rate value for Lite Mode
	 *
	 * (fixed point 9.7 Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8006136:	2300      	movs	r3, #0
 8006138:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_mincountrate =
			pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps;
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	f8b3 21a8 	ldrh.w	r2, [r3, #424]	@ 0x1a8
	*plite_mincountrate =
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 8006148:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800614c:	4618      	mov	r0, r3
 800614e:	3714      	adds	r7, #20
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <VL53L1_set_lite_min_count_rate>:

VL53L1_Error VL53L1_set_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                            lite_mincountrate)
{
 8006158:	b480      	push	{r7}
 800615a:	b085      	sub	sp, #20
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	460b      	mov	r3, r1
 8006162:	807b      	strh	r3, [r7, #2]
	 * Sets the Min COunt Rate value for Lite mode
	 *
	 * (fixed point 19.7Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8006164:	2300      	movs	r3, #0
 8006166:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	887a      	ldrh	r2, [r7, #2]
 8006170:	f8a3 21a8 	strh.w	r2, [r3, #424]	@ 0x1a8
		lite_mincountrate;

	LOG_FUNCTION_END(status);

	return status;
 8006174:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8006178:	4618      	mov	r0, r3
 800617a:	3714      	adds	r7, #20
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <VL53L1_set_vhv_loopbound>:


VL53L1_Error VL53L1_set_vhv_loopbound(
	VL53L1_DEV                   Dev,
	uint8_t                      vhv_loopbound)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	460b      	mov	r3, r1
 800618e:	70fb      	strb	r3, [r7, #3]
	 * - ensure that any change here is followed by a
	 * init_and_start_range with full i2c packet
	 * configuration.
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8006190:	2300      	movs	r3, #0
 8006192:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800619e:	f003 0303 	and.w	r3, r3, #3
 80061a2:	b2da      	uxtb	r2, r3
 80061a4:	78fb      	ldrb	r3, [r7, #3]
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	4413      	add	r3, r2
 80061ac:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160
			(vhv_loopbound * 4);

	LOG_FUNCTION_END(status);

	return status;
 80061b4:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3714      	adds	r7, #20
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b0d0      	sub	sp, #320	@ 0x140
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80061ce:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80061d2:	6018      	str	r0, [r3, #0]
 80061d4:	4608      	mov	r0, r1
 80061d6:	4611      	mov	r1, r2
 80061d8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80061dc:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 80061e0:	4602      	mov	r2, r0
 80061e2:	701a      	strb	r2, [r3, #0]
 80061e4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80061e8:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 80061ec:	460a      	mov	r2, r1
 80061ee:	701a      	strb	r2, [r3, #0]
	 * system_control is always sent as the last byte of this
	 * register group (mode_start) either triggers the range
	 * or enables the next range
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80061f0:	2300      	movs	r3, #0
 80061f2:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80061f6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80061fa:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 8006204:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006208:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800620c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	VL53L1_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 8006210:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006214:	3342      	adds	r3, #66	@ 0x42
 8006216:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 800621a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800621e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006222:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 8006226:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800622a:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 800622e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 8006232:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006236:	f503 73ce 	add.w	r3, r3, #412	@ 0x19c
 800623a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 800623e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006242:	f503 73da 	add.w	r3, r3, #436	@ 0x1b4
 8006246:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 800624a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800624e:	f503 73e4 	add.w	r3, r3, #456	@ 0x1c8
 8006252:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

	VL53L1_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 8006256:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800625a:	332c      	adds	r3, #44	@ 0x2c
 800625c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 8006260:	f107 030c 	add.w	r3, r7, #12
 8006264:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
	uint16_t i                          = 0;
 8006268:	2300      	movs	r3, #0
 800626a:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
	uint16_t i2c_index                  = 0;
 800626e:	2300      	movs	r3, #0
 8006270:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
	uint16_t i2c_buffer_offset_bytes    = 0;
 8006274:	2300      	movs	r3, #0
 8006276:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 800627a:	2300      	movs	r3, #0
 800627c:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c

	LOG_FUNCTION_START("");

	/* save measurement mode */
	pdev->measurement_mode = measurement_mode;
 8006280:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006284:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006288:	f2a2 123d 	subw	r2, r2, #317	@ 0x13d
 800628c:	7812      	ldrb	r2, [r2, #0]
 800628e:	709a      	strb	r2, [r3, #2]

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 8006290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006294:	791b      	ldrb	r3, [r3, #4]
 8006296:	b25b      	sxtb	r3, r3
 8006298:	f003 030f 	and.w	r3, r3, #15
 800629c:	b25a      	sxtb	r2, r3
		VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 800629e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80062a2:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 80062a6:	f993 3000 	ldrsb.w	r3, [r3]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	b25b      	sxtb	r3, r3
 80062ae:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 80062b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062b4:	711a      	strb	r2, [r3, #4]
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 80062b6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80062ba:	f8b3 2142 	ldrh.w	r2, [r3, #322]	@ 0x142
	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 80062be:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80062c2:	f8a3 217c 	strh.w	r2, [r3, #380]	@ 0x17c
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 80062c6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80062ca:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
 80062ce:	2bff      	cmp	r3, #255	@ 0xff
 80062d0:	d104      	bne.n	80062dc <VL53L1_init_and_start_range+0x118>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 80062d2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80062d6:	2200      	movs	r2, #0
 80062d8:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80062dc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80062e0:	f893 32e5 	ldrb.w	r3, [r3, #741]	@ 0x2e5
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	d139      	bne.n	800635c <VL53L1_init_and_start_range+0x198>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 80062e8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80062ec:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d133      	bne.n	800635c <VL53L1_init_and_start_range+0x198>
		/* save interrupt config */
		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 80062f4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80062f8:	f893 2186 	ldrb.w	r2, [r3, #390]	@ 0x186
		pdev->low_power_auto_data.saved_interrupt_config =
 80062fc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006300:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7
		/* set intr_new_measure_ready */
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 8006304:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006308:	2220      	movs	r2, #32
 800630a:	f883 2186 	strb.w	r2, [r3, #390]	@ 0x186
		/* check MM1/MM2 disabled? */
		if ((pdev->dyn_cfg.system__sequence_config & (
 800630e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006312:	f893 31c5 	ldrb.w	r3, [r3, #453]	@ 0x1c5
 8006316:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800631a:	2b00      	cmp	r3, #0
 800631c:	d10c      	bne.n	8006338 <VL53L1_init_and_start_range+0x174>
			VL53L1_SEQUENCE_MM1_EN | VL53L1_SEQUENCE_MM2_EN)) ==
				0x0) {
			pdev->customer.algo__part_to_part_range_offset_mm =
				pdev->customer.mm_config__outer_offset_mm * 4;
 800631e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006322:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 8006326:	b29b      	uxth	r3, r3
 8006328:	009b      	lsls	r3, r3, #2
 800632a:	b29b      	uxth	r3, r3
 800632c:	b21a      	sxth	r2, r3
			pdev->customer.algo__part_to_part_range_offset_mm =
 800632e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006332:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8006336:	e004      	b.n	8006342 <VL53L1_init_and_start_range+0x17e>
		} else {
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 8006338:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800633c:	2200      	movs	r2, #0
 800633e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
		}

		/* make sure config gets written out */
		if (device_config_level <
 8006342:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006346:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	2b04      	cmp	r3, #4
 800634e:	d805      	bhi.n	800635c <VL53L1_init_and_start_range+0x198>
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 8006350:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006354:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8006358:	2205      	movs	r2, #5
 800635a:	701a      	strb	r2, [r3, #0]
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800635c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006360:	f893 32e5 	ldrb.w	r3, [r3, #741]	@ 0x2e5
 8006364:	2b01      	cmp	r3, #1
 8006366:	d113      	bne.n	8006390 <VL53L1_init_and_start_range+0x1cc>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 8006368:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800636c:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8006370:	2b01      	cmp	r3, #1
 8006372:	d10d      	bne.n	8006390 <VL53L1_init_and_start_range+0x1cc>
		/* restore interrupt config */
		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 8006374:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006378:	f893 22e7 	ldrb.w	r2, [r3, #743]	@ 0x2e7
		pdev->gen_cfg.system__interrupt_config_gpio =
 800637c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006380:	f883 2186 	strb.w	r2, [r3, #390]	@ 0x186

		/* make sure config gets written out including VHV config */
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 8006384:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006388:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 800638c:	2206      	movs	r2, #6
 800638e:	701a      	strb	r2, [r3, #0]

	/*
	 * Determine Initial I2C index
	 */

	switch (device_config_level) {
 8006390:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006394:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8006398:	781b      	ldrb	r3, [r3, #0]
 800639a:	3b01      	subs	r3, #1
 800639c:	2b05      	cmp	r3, #5
 800639e:	d827      	bhi.n	80063f0 <VL53L1_init_and_start_range+0x22c>
 80063a0:	a201      	add	r2, pc, #4	@ (adr r2, 80063a8 <VL53L1_init_and_start_range+0x1e4>)
 80063a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a6:	bf00      	nop
 80063a8:	080063e9 	.word	0x080063e9
 80063ac:	080063e1 	.word	0x080063e1
 80063b0:	080063d9 	.word	0x080063d9
 80063b4:	080063d1 	.word	0x080063d1
 80063b8:	080063c9 	.word	0x080063c9
 80063bc:	080063c1 	.word	0x080063c1
	case VL53L1_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53L1_STATIC_NVM_MANAGED_I2C_INDEX;
 80063c0:	2301      	movs	r3, #1
 80063c2:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 80063c6:	e017      	b.n	80063f8 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 80063c8:	230d      	movs	r3, #13
 80063ca:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 80063ce:	e013      	b.n	80063f8 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53L1_STATIC_CONFIG_I2C_INDEX;
 80063d0:	2324      	movs	r3, #36	@ 0x24
 80063d2:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 80063d6:	e00f      	b.n	80063f8 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53L1_GENERAL_CONFIG_I2C_INDEX;
 80063d8:	2344      	movs	r3, #68	@ 0x44
 80063da:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 80063de:	e00b      	b.n	80063f8 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53L1_TIMING_CONFIG_I2C_INDEX;
 80063e0:	235a      	movs	r3, #90	@ 0x5a
 80063e2:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 80063e6:	e007      	b.n	80063f8 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53L1_DYNAMIC_CONFIG_I2C_INDEX;
 80063e8:	2371      	movs	r3, #113	@ 0x71
 80063ea:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 80063ee:	e003      	b.n	80063f8 <VL53L1_init_and_start_range+0x234>
	default:
		i2c_index = VL53L1_SYSTEM_CONTROL_I2C_INDEX;
 80063f0:	2383      	movs	r3, #131	@ 0x83
 80063f2:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
		break;
 80063f6:	bf00      	nop
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 80063f8:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80063fc:	f1c3 0388 	rsb	r3, r3, #136	@ 0x88
 8006400:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
			 VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
 8006404:	f107 030c 	add.w	r3, r7, #12
 8006408:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800640c:	2300      	movs	r3, #0
 800640e:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
 8006412:	e00b      	b.n	800642c <VL53L1_init_and_start_range+0x268>
		*pbuffer++ = 0;
 8006414:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8006418:	1c5a      	adds	r2, r3, #1
 800641a:	f8c7 2138 	str.w	r2, [r7, #312]	@ 0x138
 800641e:	2200      	movs	r2, #0
 8006420:	701a      	strb	r2, [r3, #0]
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 8006422:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8006426:	3301      	adds	r3, #1
 8006428:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
 800642c:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8006430:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8006434:	429a      	cmp	r2, r3
 8006436:	d3ed      	bcc.n	8006414 <VL53L1_init_and_start_range+0x250>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 8006438:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800643c:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	2b05      	cmp	r3, #5
 8006444:	d917      	bls.n	8006476 <VL53L1_init_and_start_range+0x2b2>
 8006446:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 800644a:	2b00      	cmp	r3, #0
 800644c:	d113      	bne.n	8006476 <VL53L1_init_and_start_range+0x2b2>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800644e:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8006452:	f1c3 0301 	rsb	r3, r3, #1
 8006456:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53L1_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800645a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_static_nvm_managed(
 800645e:	f107 020c 	add.w	r2, r7, #12
 8006462:	4413      	add	r3, r2
 8006464:	461a      	mov	r2, r3
 8006466:	210b      	movs	r1, #11
 8006468:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 800646c:	f002 f8d2 	bl	8008614 <VL53L1_i2c_encode_static_nvm_managed>
 8006470:	4603      	mov	r3, r0
 8006472:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 8006476:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800647a:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 800647e:	781b      	ldrb	r3, [r3, #0]
 8006480:	2b04      	cmp	r3, #4
 8006482:	d917      	bls.n	80064b4 <VL53L1_init_and_start_range+0x2f0>
 8006484:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 8006488:	2b00      	cmp	r3, #0
 800648a:	d113      	bne.n	80064b4 <VL53L1_init_and_start_range+0x2f0>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800648c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8006490:	f1c3 030d 	rsb	r3, r3, #13
 8006494:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53L1_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8006498:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_customer_nvm_managed(
 800649c:	f107 020c 	add.w	r2, r7, #12
 80064a0:	4413      	add	r3, r2
 80064a2:	461a      	mov	r2, r3
 80064a4:	2117      	movs	r1, #23
 80064a6:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80064aa:	f002 f98f 	bl	80087cc <VL53L1_i2c_encode_customer_nvm_managed>
 80064ae:	4603      	mov	r3, r0
 80064b0:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 80064b4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80064b8:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	2b03      	cmp	r3, #3
 80064c0:	d917      	bls.n	80064f2 <VL53L1_init_and_start_range+0x32e>
 80064c2:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d113      	bne.n	80064f2 <VL53L1_init_and_start_range+0x32e>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 80064ca:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80064ce:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
 80064d2:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53L1_i2c_encode_static_config(
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80064d6:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_static_config(
 80064da:	f107 020c 	add.w	r2, r7, #12
 80064de:	4413      	add	r3, r2
 80064e0:	461a      	mov	r2, r3
 80064e2:	2120      	movs	r1, #32
 80064e4:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 80064e8:	f002 faae 	bl	8008a48 <VL53L1_i2c_encode_static_config>
 80064ec:	4603      	mov	r3, r0
 80064ee:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 80064f2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80064f6:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 80064fa:	781b      	ldrb	r3, [r3, #0]
 80064fc:	2b02      	cmp	r3, #2
 80064fe:	d917      	bls.n	8006530 <VL53L1_init_and_start_range+0x36c>
 8006500:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 8006504:	2b00      	cmp	r3, #0
 8006506:	d113      	bne.n	8006530 <VL53L1_init_and_start_range+0x36c>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8006508:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 800650c:	f1c3 0344 	rsb	r3, r3, #68	@ 0x44
 8006510:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53L1_i2c_encode_general_config(
				pgeneral,
				VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8006514:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_general_config(
 8006518:	f107 020c 	add.w	r2, r7, #12
 800651c:	4413      	add	r3, r2
 800651e:	461a      	mov	r2, r3
 8006520:	2116      	movs	r1, #22
 8006522:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8006526:	f002 fb72 	bl	8008c0e <VL53L1_i2c_encode_general_config>
 800652a:	4603      	mov	r3, r0
 800652c:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 8006530:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006534:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8006538:	781b      	ldrb	r3, [r3, #0]
 800653a:	2b01      	cmp	r3, #1
 800653c:	d917      	bls.n	800656e <VL53L1_init_and_start_range+0x3aa>
 800653e:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 8006542:	2b00      	cmp	r3, #0
 8006544:	d113      	bne.n	800656e <VL53L1_init_and_start_range+0x3aa>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8006546:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 800654a:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
 800654e:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53L1_i2c_encode_timing_config(
				ptiming,
				VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8006552:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_timing_config(
 8006556:	f107 020c 	add.w	r2, r7, #12
 800655a:	4413      	add	r3, r2
 800655c:	461a      	mov	r2, r3
 800655e:	2117      	movs	r1, #23
 8006560:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8006564:	f002 fbd7 	bl	8008d16 <VL53L1_i2c_encode_timing_config>
 8006568:	4603      	mov	r3, r0
 800656a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 800656e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006572:	f5a3 739f 	sub.w	r3, r3, #318	@ 0x13e
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d036      	beq.n	80065ea <VL53L1_init_and_start_range+0x426>
 800657c:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 8006580:	2b00      	cmp	r3, #0
 8006582:	d132      	bne.n	80065ea <VL53L1_init_and_start_range+0x426>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8006584:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8006588:	f1c3 0371 	rsb	r3, r3, #113	@ 0x71
 800658c:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;

		/* If in back to back mode, use GPH ID from cfg_state */
		if ((psystem->system__mode_start &
 8006590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006594:	791b      	ldrb	r3, [r3, #4]
 8006596:	f003 0320 	and.w	r3, r3, #32
 800659a:	2b00      	cmp	r3, #0
 800659c:	d017      	beq.n	80065ce <VL53L1_init_and_start_range+0x40a>
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 800659e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80065a2:	789b      	ldrb	r3, [r3, #2]
 80065a4:	f043 0301 	orr.w	r3, r3, #1
 80065a8:	b2da      	uxtb	r2, r3
 80065aa:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80065ae:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 80065b0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80065b4:	789b      	ldrb	r3, [r3, #2]
 80065b6:	f043 0301 	orr.w	r3, r3, #1
 80065ba:	b2da      	uxtb	r2, r3
 80065bc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80065c0:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 80065c2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80065c6:	789a      	ldrb	r2, [r3, #2]
 80065c8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80065cc:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53L1_i2c_encode_dynamic_config(
				pdynamic,
				VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80065ce:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_dynamic_config(
 80065d2:	f107 020c 	add.w	r2, r7, #12
 80065d6:	4413      	add	r3, r2
 80065d8:	461a      	mov	r2, r3
 80065da:	2112      	movs	r1, #18
 80065dc:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 80065e0:	f002 fc1b 	bl	8008e1a <VL53L1_i2c_encode_dynamic_config>
 80065e4:	4603      	mov	r3, r0
 80065e6:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	if (status == VL53L1_ERROR_NONE) {
 80065ea:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d113      	bne.n	800661a <VL53L1_init_and_start_range+0x456>

		i2c_buffer_offset_bytes = \
 80065f2:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80065f6:	f1c3 0383 	rsb	r3, r3, #131	@ 0x83
 80065fa:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53L1_i2c_encode_system_control(
				psystem,
				VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80065fe:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53L1_i2c_encode_system_control(
 8006602:	f107 020c 	add.w	r2, r7, #12
 8006606:	4413      	add	r3, r2
 8006608:	461a      	mov	r2, r3
 800660a:	2105      	movs	r1, #5
 800660c:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8006610:	f002 fc88 	bl	8008f24 <VL53L1_i2c_encode_system_control>
 8006614:	4603      	mov	r3, r0
 8006616:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	/* Send I2C Buffer */

	if (status == VL53L1_ERROR_NONE) {
 800661a:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10f      	bne.n	8006642 <VL53L1_init_and_start_range+0x47e>
		status =
			VL53L1_WriteMulti(
 8006622:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8006626:	f107 020c 	add.w	r2, r7, #12
 800662a:	f8b7 1134 	ldrh.w	r1, [r7, #308]	@ 0x134
 800662e:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8006632:	f5a0 709e 	sub.w	r0, r0, #316	@ 0x13c
 8006636:	6800      	ldr	r0, [r0, #0]
 8006638:	f003 f964 	bl	8009904 <VL53L1_WriteMulti>
 800663c:	4603      	mov	r3, r0
 800663e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	}

	/*
	 * Update LL Driver State
	 */
	if (status == VL53L1_ERROR_NONE)
 8006642:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 8006646:	2b00      	cmp	r3, #0
 8006648:	d109      	bne.n	800665e <VL53L1_init_and_start_range+0x49a>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 800664a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800664e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8006652:	6818      	ldr	r0, [r3, #0]
 8006654:	f001 f9a0 	bl	8007998 <VL53L1_update_ll_driver_rd_state>
 8006658:	4603      	mov	r3, r0
 800665a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

	if (status == VL53L1_ERROR_NONE)
 800665e:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 8006662:	2b00      	cmp	r3, #0
 8006664:	d109      	bne.n	800667a <VL53L1_init_and_start_range+0x4b6>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 8006666:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800666a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800666e:	6818      	ldr	r0, [r3, #0]
 8006670:	f001 fa65 	bl	8007b3e <VL53L1_update_ll_driver_cfg_state>
 8006674:	4603      	mov	r3, r0
 8006676:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

	LOG_FUNCTION_END(status);

	return status;
 800667a:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
}
 800667e:	4618      	mov	r0, r3
 8006680:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <VL53L1_get_measurement_results>:


VL53L1_Error VL53L1_get_measurement_results(
	VL53L1_DEV                     Dev,
	VL53L1_DeviceResultsLevel      device_results_level)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b0c8      	sub	sp, #288	@ 0x120
 800668c:	af00      	add	r7, sp, #0
 800668e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006692:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8006696:	6018      	str	r0, [r3, #0]
 8006698:	460a      	mov	r2, r1
 800669a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800669e:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 80066a2:	701a      	strb	r2, [r3, #0]
	/*
	 * Read via a single I2C multiple byte transaction all
	 * of the requested device measurement data results
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80066a4:	2300      	movs	r3, #0
 80066a6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80066aa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80066ae:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_system_results_t   *psystem_results = &(pdev->sys_results);
 80066b8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80066bc:	f503 73e7 	add.w	r3, r3, #462	@ 0x1ce
 80066c0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
	VL53L1_core_results_t     *pcore_results   = &(pdev->core_results);
 80066c4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80066c8:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80066cc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	VL53L1_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 80066d0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80066d4:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 80066d8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	uint16_t i2c_index               = VL53L1_SYSTEM_RESULTS_I2C_INDEX;
 80066dc:	2388      	movs	r3, #136	@ 0x88
 80066de:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
	uint16_t i2c_buffer_offset_bytes = 0;
 80066e2:	2300      	movs	r3, #0
 80066e4:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
	uint16_t i2c_buffer_size_bytes   = 0;
 80066e8:	2300      	movs	r3, #0
 80066ea:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

	LOG_FUNCTION_START("");

	/* Determine multi byte read transaction size */

	switch (device_results_level) {
 80066ee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80066f2:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 80066f6:	781b      	ldrb	r3, [r3, #0]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d008      	beq.n	800670e <VL53L1_get_measurement_results+0x86>
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	d10d      	bne.n	800671c <VL53L1_get_measurement_results+0x94>
	case VL53L1_DEVICERESULTSLEVEL_FULL:
		i2c_buffer_size_bytes =
 8006700:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8006704:	f5c3 7387 	rsb	r3, r3, #270	@ 0x10e
 8006708:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				(VL53L1_DEBUG_RESULTS_I2C_INDEX +
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800670c:	e00a      	b.n	8006724 <VL53L1_get_measurement_results+0x9c>
	case VL53L1_DEVICERESULTSLEVEL_UPTO_CORE:
		i2c_buffer_size_bytes =
 800670e:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8006712:	f1c3 03d5 	rsb	r3, r3, #213	@ 0xd5
 8006716:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				(VL53L1_CORE_RESULTS_I2C_INDEX +
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800671a:	e003      	b.n	8006724 <VL53L1_get_measurement_results+0x9c>
	default:
		i2c_buffer_size_bytes =
 800671c:	232c      	movs	r3, #44	@ 0x2c
 800671e:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES;
		break;
 8006722:	bf00      	nop
	}

	/* Read  Result Data */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8006724:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8006728:	2b00      	cmp	r3, #0
 800672a:	d10f      	bne.n	800674c <VL53L1_get_measurement_results+0xc4>
		status =
			VL53L1_ReadMulti(
 800672c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8006730:	f107 0208 	add.w	r2, r7, #8
 8006734:	f8b7 110a 	ldrh.w	r1, [r7, #266]	@ 0x10a
 8006738:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 800673c:	f5a0 708e 	sub.w	r0, r0, #284	@ 0x11c
 8006740:	6800      	ldr	r0, [r0, #0]
 8006742:	f003 f915 	bl	8009970 <VL53L1_ReadMulti>
 8006746:	4603      	mov	r3, r0
 8006748:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				buffer,
				(uint32_t)i2c_buffer_size_bytes);

	/* Decode  I2C buffer */

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_FULL &&
 800674c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006750:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	2b01      	cmp	r3, #1
 8006758:	d917      	bls.n	800678a <VL53L1_get_measurement_results+0x102>
 800675a:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 800675e:	2b00      	cmp	r3, #0
 8006760:	d113      	bne.n	800678a <VL53L1_get_measurement_results+0x102>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8006762:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8006766:	f1c3 03d6 	rsb	r3, r3, #214	@ 0xd6
 800676a:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
				VL53L1_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_debug_results(
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800676e:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
			VL53L1_i2c_decode_debug_results(
 8006772:	f107 0208 	add.w	r2, r7, #8
 8006776:	4413      	add	r3, r2
 8006778:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 800677c:	4619      	mov	r1, r3
 800677e:	2038      	movs	r0, #56	@ 0x38
 8006780:	f002 fd62 	bl	8009248 <VL53L1_i2c_decode_debug_results>
 8006784:	4603      	mov	r3, r0
 8006786:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				pdebug_results);
	}

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 800678a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800678e:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8006792:	781b      	ldrb	r3, [r3, #0]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d017      	beq.n	80067c8 <VL53L1_get_measurement_results+0x140>
 8006798:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 800679c:	2b00      	cmp	r3, #0
 800679e:	d113      	bne.n	80067c8 <VL53L1_get_measurement_results+0x140>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 80067a0:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80067a4:	f1c3 03b4 	rsb	r3, r3, #180	@ 0xb4
 80067a8:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
				VL53L1_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_core_results(
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 80067ac:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
			VL53L1_i2c_decode_core_results(
 80067b0:	f107 0208 	add.w	r2, r7, #8
 80067b4:	4413      	add	r3, r2
 80067b6:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80067ba:	4619      	mov	r1, r3
 80067bc:	2021      	movs	r0, #33	@ 0x21
 80067be:	f002 fce2 	bl	8009186 <VL53L1_i2c_decode_core_results>
 80067c2:	4603      	mov	r3, r0
 80067c4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				pcore_results);
	}

	if (status == VL53L1_ERROR_NONE) {
 80067c8:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d110      	bne.n	80067f2 <VL53L1_get_measurement_results+0x16a>

		i2c_buffer_offset_bytes = 0;
 80067d0:	2300      	movs	r3, #0
 80067d2:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
		status =
			VL53L1_i2c_decode_system_results(
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 80067d6:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
			VL53L1_i2c_decode_system_results(
 80067da:	f107 0208 	add.w	r2, r7, #8
 80067de:	4413      	add	r3, r2
 80067e0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80067e4:	4619      	mov	r1, r3
 80067e6:	202c      	movs	r0, #44	@ 0x2c
 80067e8:	f002 fbd7 	bl	8008f9a <VL53L1_i2c_decode_system_results>
 80067ec:	4603      	mov	r3, r0
 80067ee:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				psystem_results);
	}

	LOG_FUNCTION_END(status);

	return status;
 80067f2:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <VL53L1_get_device_results>:

VL53L1_Error VL53L1_get_device_results(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceResultsLevel     device_results_level,
	VL53L1_range_results_t       *prange_results)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b088      	sub	sp, #32
 8006804:	af00      	add	r7, sp, #0
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	460b      	mov	r3, r1
 800680a:	607a      	str	r2, [r7, #4]
 800680c:	72fb      	strb	r3, [r7, #11]
	 *  VL53L1_copy_sys_and_core_results_to_range_results()
	 *
	 *  The input measurement mode controls what happens next ...
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800680e:	2300      	movs	r3, #0
 8006810:	77fb      	strb	r3, [r7, #31]

	VL53L1_LLDriverData_t *pdev =
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_LLDriverResults_t *pres =
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f503 733d 	add.w	r3, r3, #756	@ 0x2f4
 800681c:	617b      	str	r3, [r7, #20]
			VL53L1DevStructGetLLResultsHandle(Dev);

	VL53L1_range_results_t   *presults = &(pres->range_results);
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	/* Get device results */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8006822:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d106      	bne.n	8006838 <VL53L1_get_device_results+0x38>
		status = VL53L1_get_measurement_results(
 800682a:	7afb      	ldrb	r3, [r7, #11]
 800682c:	4619      	mov	r1, r3
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f7ff ff2a 	bl	8006688 <VL53L1_get_measurement_results>
 8006834:	4603      	mov	r3, r0
 8006836:	77fb      	strb	r3, [r7, #31]
						Dev,
						device_results_level);

	if (status == VL53L1_ERROR_NONE)
 8006838:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d10c      	bne.n	800685a <VL53L1_get_device_results+0x5a>
		VL53L1_copy_sys_and_core_results_to_range_results(
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 8006840:	69bb      	ldr	r3, [r7, #24]
 8006842:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
		VL53L1_copy_sys_and_core_results_to_range_results(
 8006846:	4618      	mov	r0, r3
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	f503 71e7 	add.w	r1, r3, #462	@ 0x1ce
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	f503 7222 	add.w	r2, r3, #648	@ 0x288
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	f000 f85d 	bl	8006914 <VL53L1_copy_sys_and_core_results_to_range_results>
				&(pdev->core_results),
				presults);

	/* Start Patch_LowPowerAutoMode */
	/* process results from first range of low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1) {
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	f893 32e5 	ldrb.w	r3, [r3, #741]	@ 0x2e5
 8006860:	2b01      	cmp	r3, #1
 8006862:	d11f      	bne.n	80068a4 <VL53L1_get_device_results+0xa4>
		/* change to manual calibrations. Only needed on the
		 * first range out  */
		if ((status == VL53L1_ERROR_NONE) &&
 8006864:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d10e      	bne.n	800688a <VL53L1_get_device_results+0x8a>
			(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 800686c:	69bb      	ldr	r3, [r7, #24]
 800686e:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
		if ((status == VL53L1_ERROR_NONE) &&
 8006872:	2b00      	cmp	r3, #0
 8006874:	d109      	bne.n	800688a <VL53L1_get_device_results+0x8a>
			status = VL53L1_low_power_auto_setup_manual_calibration(
 8006876:	68f8      	ldr	r0, [r7, #12]
 8006878:	f001 fe31 	bl	80084de <VL53L1_low_power_auto_setup_manual_calibration>
 800687c:	4603      	mov	r3, r0
 800687e:	77fb      	strb	r3, [r7, #31]
					Dev);
			pdev->low_power_auto_data.low_power_auto_range_count = 1;
 8006880:	69bb      	ldr	r3, [r7, #24]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6
 8006888:	e00c      	b.n	80068a4 <VL53L1_get_device_results+0xa4>
		} else if ((status == VL53L1_ERROR_NONE) &&
 800688a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d108      	bne.n	80068a4 <VL53L1_get_device_results+0xa4>
			(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
		} else if ((status == VL53L1_ERROR_NONE) &&
 8006898:	2b01      	cmp	r3, #1
 800689a:	d103      	bne.n	80068a4 <VL53L1_get_device_results+0xa4>
			pdev->low_power_auto_data.low_power_auto_range_count = 2;
 800689c:	69bb      	ldr	r3, [r7, #24]
 800689e:	2202      	movs	r2, #2
 80068a0:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6
	}
	/* End Patch_LowPowerAutoMode */

	/* copy current state into results */

	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 80068a4:	69bb      	ldr	r3, [r7, #24]
 80068a6:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	705a      	strb	r2, [r3, #1]

	/* copy internal structure to supplied output pointer */

	memcpy(
 80068b8:	2284      	movs	r2, #132	@ 0x84
 80068ba:	6939      	ldr	r1, [r7, #16]
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f004 f8c6 	bl	800aa4e <memcpy>
	/*
	 * Check LL driver and Device are in Sync
	 * If not an error is raised
	 */

	if (status == VL53L1_ERROR_NONE)
 80068c2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d104      	bne.n	80068d4 <VL53L1_get_device_results+0xd4>
		status = VL53L1_check_ll_driver_rd_state(Dev);
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f001 f8ec 	bl	8007aa8 <VL53L1_check_ll_driver_rd_state>
 80068d0:	4603      	mov	r3, r0
 80068d2:	77fb      	strb	r3, [r7, #31]
			VL53L1_TRACE_MODULE_RANGE_RESULTS_DATA);
#endif

	LOG_FUNCTION_END(status);

	return status;
 80068d4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3720      	adds	r7, #32
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <VL53L1_clear_interrupt_and_enable_next_range>:


VL53L1_Error VL53L1_clear_interrupt_and_enable_next_range(
	VL53L1_DEV        Dev,
	uint8_t           measurement_mode)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	460b      	mov	r3, r1
 80068ea:	70fb      	strb	r3, [r7, #3]
	/*
	 * Enable next range by sending handshake which
	 * clears the interrupt
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80068ec:	2300      	movs	r3, #0
 80068ee:	73fb      	strb	r3, [r7, #15]
	/* Dynamic GPH Management     */
	/* Setup GPH absorption point and config values for next measurement */

	/* Update GPH registers, clear interrupt and set measurement mode */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80068f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d107      	bne.n	8006908 <VL53L1_clear_interrupt_and_enable_next_range+0x28>
		status = VL53L1_init_and_start_range(
 80068f8:	78fb      	ldrb	r3, [r7, #3]
 80068fa:	2203      	movs	r2, #3
 80068fc:	4619      	mov	r1, r3
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f7ff fc60 	bl	80061c4 <VL53L1_init_and_start_range>
 8006904:	4603      	mov	r3, r0
 8006906:	73fb      	strb	r3, [r7, #15]
					measurement_mode,
					VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
 8006908:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800690c:	4618      	mov	r0, r3
 800690e:	3710      	adds	r7, #16
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <VL53L1_copy_sys_and_core_results_to_range_results>:
void VL53L1_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53L1_system_results_t          *psys,
	VL53L1_core_results_t            *pcore,
	VL53L1_range_results_t           *presults)
{
 8006914:	b480      	push	{r7}
 8006916:	b089      	sub	sp, #36	@ 0x24
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	607a      	str	r2, [r7, #4]
 8006920:	603b      	str	r3, [r7, #0]
	uint8_t  i = 0;
 8006922:	2300      	movs	r3, #0
 8006924:	77fb      	strb	r3, [r7, #31]

	VL53L1_range_data_t *pdata;
	int32_t range_mm = 0;
 8006926:	2300      	movs	r3, #0
 8006928:	613b      	str	r3, [r7, #16]
	uint32_t tmpu32 = 0;
 800692a:	2300      	movs	r3, #0
 800692c:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");

	/* copy results */

	presults->stream_count    = psys->result__stream_count;
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	78da      	ldrb	r2, [r3, #3]
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	709a      	strb	r2, [r3, #2]

	pdata = &(presults->data[0]);
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	3304      	adds	r3, #4
 800693a:	61bb      	str	r3, [r7, #24]

	for (i = 0 ; i < 2 ; i++) {
 800693c:	2300      	movs	r3, #0
 800693e:	77fb      	strb	r3, [r7, #31]
 8006940:	e0d0      	b.n	8006ae4 <VL53L1_copy_sys_and_core_results_to_range_results+0x1d0>

		pdata->range_id     = i;
 8006942:	69bb      	ldr	r3, [r7, #24]
 8006944:	7ffa      	ldrb	r2, [r7, #31]
 8006946:	701a      	strb	r2, [r3, #0]
		pdata->time_stamp   = 0;
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	2200      	movs	r2, #0
 800694c:	605a      	str	r2, [r3, #4]

		if ((psys->result__stream_count == 0) &&
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	78db      	ldrb	r3, [r3, #3]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d10a      	bne.n	800696c <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	785b      	ldrb	r3, [r3, #1]
 800695a:	f003 031f 	and.w	r3, r3, #31
		if ((psys->result__stream_count == 0) &&
 800695e:	2b09      	cmp	r3, #9
 8006960:	d104      	bne.n	800696c <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			VL53L1_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 8006962:	69bb      	ldr	r3, [r7, #24]
 8006964:	2213      	movs	r2, #19
 8006966:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800696a:	e007      	b.n	800697c <VL53L1_copy_sys_and_core_results_to_range_results+0x68>
		} else {
			pdata->range_status =
					psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	785b      	ldrb	r3, [r3, #1]
 8006970:	f003 031f 	and.w	r3, r3, #31
 8006974:	b2da      	uxtb	r2, r3
			pdata->range_status =
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
		}

		switch (i) {
 800697c:	7ffb      	ldrb	r3, [r7, #31]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d002      	beq.n	8006988 <VL53L1_copy_sys_and_core_results_to_range_results+0x74>
 8006982:	2b01      	cmp	r3, #1
 8006984:	d05d      	beq.n	8006a42 <VL53L1_copy_sys_and_core_results_to_range_results+0x12e>
 8006986:	e0a7      	b.n	8006ad8 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>

		case 0:

			if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM1)
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	789b      	ldrb	r3, [r3, #2]
 800698c:	2b07      	cmp	r3, #7
 800698e:	d104      	bne.n	800699a <VL53L1_copy_sys_and_core_results_to_range_results+0x86>
				pdata->actual_effective_spads =
					psys->result__mm_inner_actual_effective_spads_sd0;
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	8a5a      	ldrh	r2, [r3, #18]
				pdata->actual_effective_spads =
 8006994:	69bb      	ldr	r3, [r7, #24]
 8006996:	821a      	strh	r2, [r3, #16]
 8006998:	e00c      	b.n	80069b4 <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM2)
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	789b      	ldrb	r3, [r3, #2]
 800699e:	2b08      	cmp	r3, #8
 80069a0:	d104      	bne.n	80069ac <VL53L1_copy_sys_and_core_results_to_range_results+0x98>
				pdata->actual_effective_spads =
						psys->result__mm_outer_actual_effective_spads_sd0;
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	8a9a      	ldrh	r2, [r3, #20]
				pdata->actual_effective_spads =
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	821a      	strh	r2, [r3, #16]
 80069aa:	e003      	b.n	80069b4 <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else
				pdata->actual_effective_spads =
					psys->result__dss_actual_effective_spads_sd0;
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	889a      	ldrh	r2, [r3, #4]
				pdata->actual_effective_spads =
 80069b0:	69bb      	ldr	r3, [r7, #24]
 80069b2:	821a      	strh	r2, [r3, #16]

			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	8a1a      	ldrh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	859a      	strh	r2, [r3, #44]	@ 0x2c
			pdata->avg_signal_count_rate_mcps =
				psys->result__avg_signal_count_rate_mcps_sd0;
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	8ada      	ldrh	r2, [r3, #22]
			pdata->avg_signal_count_rate_mcps =
 80069c0:	69bb      	ldr	r3, [r7, #24]
 80069c2:	85da      	strh	r2, [r3, #46]	@ 0x2e
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd0;
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	891a      	ldrh	r2, [r3, #8]
			pdata->ambient_count_rate_mcps =
 80069c8:	69bb      	ldr	r3, [r7, #24]
 80069ca:	861a      	strh	r2, [r3, #48]	@ 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	895b      	ldrh	r3, [r3, #10]
 80069d0:	015b      	lsls	r3, r3, #5
 80069d2:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069da:	d302      	bcc.n	80069e2 <VL53L1_copy_sys_and_core_results_to_range_results+0xce>
				tmpu32 = 0xFFFF;
 80069dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80069e0:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	b29a      	uxth	r2, r3
 80069e6:	69bb      	ldr	r3, [r7, #24]
 80069e8:	871a      	strh	r2, [r3, #56]	@ 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd0;
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	899a      	ldrh	r2, [r3, #12]
			pdata->median_phase =
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	875a      	strh	r2, [r3, #58]	@ 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd0;
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	89db      	ldrh	r3, [r3, #14]
			range_mm =
 80069f6:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	68fa      	ldr	r2, [r7, #12]
 80069fc:	fb02 f303 	mul.w	r3, r2, r3
 8006a00:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a08:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	da01      	bge.n	8006a14 <VL53L1_copy_sys_and_core_results_to_range_results+0x100>
 8006a10:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8006a14:	12db      	asrs	r3, r3, #11
 8006a16:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	b21a      	sxth	r2, r3
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	879a      	strh	r2, [r3, #60]	@ 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd0;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	685a      	ldr	r2, [r3, #4]
			pdata->ranging_total_events =
 8006a24:	69bb      	ldr	r3, [r7, #24]
 8006a26:	625a      	str	r2, [r3, #36]	@ 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd0;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	689a      	ldr	r2, [r3, #8]
			pdata->signal_total_events =
 8006a2c:	69bb      	ldr	r3, [r7, #24]
 8006a2e:	629a      	str	r2, [r3, #40]	@ 0x28
			pdata->total_periods_elapsed =
				pcore->result_core__total_periods_elapsed_sd0;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	68da      	ldr	r2, [r3, #12]
			pdata->total_periods_elapsed =
 8006a34:	69bb      	ldr	r3, [r7, #24]
 8006a36:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd0;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681a      	ldr	r2, [r3, #0]
			pdata->ambient_window_events =
 8006a3c:	69bb      	ldr	r3, [r7, #24]
 8006a3e:	621a      	str	r2, [r3, #32]

			break;
 8006a40:	e04a      	b.n	8006ad8 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>
		case 1:

			pdata->actual_effective_spads =
				psys->result__dss_actual_effective_spads_sd1;
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	8b1a      	ldrh	r2, [r3, #24]
			pdata->actual_effective_spads =
 8006a46:	69bb      	ldr	r3, [r7, #24]
 8006a48:	821a      	strh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	8b5a      	ldrh	r2, [r3, #26]
			pdata->peak_signal_count_rate_mcps =
 8006a4e:	69bb      	ldr	r3, [r7, #24]
 8006a50:	859a      	strh	r2, [r3, #44]	@ 0x2c
			pdata->avg_signal_count_rate_mcps =
 8006a52:	69bb      	ldr	r3, [r7, #24]
 8006a54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a58:	85da      	strh	r2, [r3, #46]	@ 0x2e
				0xFFFF;
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd1;
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	8b9a      	ldrh	r2, [r3, #28]
			pdata->ambient_count_rate_mcps =
 8006a5e:	69bb      	ldr	r3, [r7, #24]
 8006a60:	861a      	strh	r2, [r3, #48]	@ 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	8bdb      	ldrh	r3, [r3, #30]
 8006a66:	015b      	lsls	r3, r3, #5
 8006a68:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a70:	d302      	bcc.n	8006a78 <VL53L1_copy_sys_and_core_results_to_range_results+0x164>
				tmpu32 = 0xFFFF;
 8006a72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006a76:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	b29a      	uxth	r2, r3
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	871a      	strh	r2, [r3, #56]	@ 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd1;
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	8c1a      	ldrh	r2, [r3, #32]
			pdata->median_phase =
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	875a      	strh	r2, [r3, #58]	@ 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd1;
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
			range_mm =
 8006a8c:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	68fa      	ldr	r2, [r7, #12]
 8006a92:	fb02 f303 	mul.w	r3, r2, r3
 8006a96:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a9e:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	da01      	bge.n	8006aaa <VL53L1_copy_sys_and_core_results_to_range_results+0x196>
 8006aa6:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8006aaa:	12db      	asrs	r3, r3, #11
 8006aac:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	b21a      	sxth	r2, r3
 8006ab2:	69bb      	ldr	r3, [r7, #24]
 8006ab4:	879a      	strh	r2, [r3, #60]	@ 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd1;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	695a      	ldr	r2, [r3, #20]
			pdata->ranging_total_events =
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	625a      	str	r2, [r3, #36]	@ 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd1;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	699a      	ldr	r2, [r3, #24]
			pdata->signal_total_events =
 8006ac2:	69bb      	ldr	r3, [r7, #24]
 8006ac4:	629a      	str	r2, [r3, #40]	@ 0x28
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	69da      	ldr	r2, [r3, #28]
			pdata->total_periods_elapsed  =
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd1;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	691a      	ldr	r2, [r3, #16]
			pdata->ambient_window_events =
 8006ad2:	69bb      	ldr	r3, [r7, #24]
 8006ad4:	621a      	str	r2, [r3, #32]

			break;
 8006ad6:	bf00      	nop
		}

		pdata++;
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	3340      	adds	r3, #64	@ 0x40
 8006adc:	61bb      	str	r3, [r7, #24]
	for (i = 0 ; i < 2 ; i++) {
 8006ade:	7ffb      	ldrb	r3, [r7, #31]
 8006ae0:	3301      	adds	r3, #1
 8006ae2:	77fb      	strb	r3, [r7, #31]
 8006ae4:	7ffb      	ldrb	r3, [r7, #31]
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	f67f af2b 	bls.w	8006942 <VL53L1_copy_sys_and_core_results_to_range_results+0x2e>

	/* Update Global Device Status for results
	 * - Default to no update
	 */

	presults->device_status = VL53L1_DEVICEERROR_NOUPDATE;
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	2200      	movs	r2, #0
 8006af0:	70da      	strb	r2, [r3, #3]
	 * - If device error condition, update device status
	 * - Remove device status from range status output this should
	 * only contain information relating to range data
	 */

	switch (psys->result__range_status &
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	785b      	ldrb	r3, [r3, #1]
 8006af6:	f003 031f 	and.w	r3, r3, #31
 8006afa:	2b11      	cmp	r3, #17
 8006afc:	bf8c      	ite	hi
 8006afe:	2201      	movhi	r2, #1
 8006b00:	2200      	movls	r2, #0
 8006b02:	b2d2      	uxtb	r2, r2
 8006b04:	2a00      	cmp	r2, #0
 8006b06:	d117      	bne.n	8006b38 <VL53L1_copy_sys_and_core_results_to_range_results+0x224>
 8006b08:	4a0e      	ldr	r2, [pc, #56]	@ (8006b44 <VL53L1_copy_sys_and_core_results_to_range_results+0x230>)
 8006b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8006b0e:	f003 0301 	and.w	r3, r3, #1
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	bf14      	ite	ne
 8006b16:	2301      	movne	r3, #1
 8006b18:	2300      	moveq	r3, #0
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00b      	beq.n	8006b38 <VL53L1_copy_sys_and_core_results_to_range_results+0x224>
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53L1_DEVICEERROR_USERROICLIP:
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	785b      	ldrb	r3, [r3, #1]
 8006b24:	f003 031f 	and.w	r3, r3, #31
 8006b28:	b2da      	uxtb	r2, r3
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	70da      	strb	r2, [r3, #3]
				VL53L1_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->data[0].range_status = VL53L1_DEVICEERROR_NOUPDATE;
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	2200      	movs	r2, #0
 8006b32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	break;
 8006b36:	bf00      	nop

	}

	LOG_FUNCTION_END(0);
}
 8006b38:	bf00      	nop
 8006b3a:	3724      	adds	r7, #36	@ 0x24
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr
 8006b44:	0002200e 	.word	0x0002200e

08006b48 <VL53L1_get_tuning_parm>:

VL53L1_Error VL53L1_get_tuning_parm(
	VL53L1_DEV                     Dev,
	VL53L1_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b087      	sub	sp, #28
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	60f8      	str	r0, [r7, #12]
 8006b50:	460b      	mov	r3, r1
 8006b52:	607a      	str	r2, [r7, #4]
 8006b54:	817b      	strh	r3, [r7, #10]
	 * Gets the requested tuning parm value
	 * - Large case statement for returns
	 * - if key does not match, INVALID parm error returned
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8006b56:	2300      	movs	r3, #0
 8006b58:	75fb      	strb	r3, [r7, #23]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 8006b5e:	897b      	ldrh	r3, [r7, #10]
 8006b60:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8006b64:	2b38      	cmp	r3, #56	@ 0x38
 8006b66:	f200 8204 	bhi.w	8006f72 <VL53L1_get_tuning_parm+0x42a>
 8006b6a:	a201      	add	r2, pc, #4	@ (adr r2, 8006b70 <VL53L1_get_tuning_parm+0x28>)
 8006b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b70:	08006c55 	.word	0x08006c55
 8006b74:	08006c63 	.word	0x08006c63
 8006b78:	08006c71 	.word	0x08006c71
 8006b7c:	08006c7f 	.word	0x08006c7f
 8006b80:	08006c8d 	.word	0x08006c8d
 8006b84:	08006c9b 	.word	0x08006c9b
 8006b88:	08006ca9 	.word	0x08006ca9
 8006b8c:	08006cb7 	.word	0x08006cb7
 8006b90:	08006cc5 	.word	0x08006cc5
 8006b94:	08006cd3 	.word	0x08006cd3
 8006b98:	08006ce1 	.word	0x08006ce1
 8006b9c:	08006cef 	.word	0x08006cef
 8006ba0:	08006cfd 	.word	0x08006cfd
 8006ba4:	08006d0b 	.word	0x08006d0b
 8006ba8:	08006d19 	.word	0x08006d19
 8006bac:	08006d27 	.word	0x08006d27
 8006bb0:	08006d35 	.word	0x08006d35
 8006bb4:	08006d43 	.word	0x08006d43
 8006bb8:	08006d51 	.word	0x08006d51
 8006bbc:	08006d5f 	.word	0x08006d5f
 8006bc0:	08006d6d 	.word	0x08006d6d
 8006bc4:	08006d7b 	.word	0x08006d7b
 8006bc8:	08006d89 	.word	0x08006d89
 8006bcc:	08006d97 	.word	0x08006d97
 8006bd0:	08006da5 	.word	0x08006da5
 8006bd4:	08006db3 	.word	0x08006db3
 8006bd8:	08006dc1 	.word	0x08006dc1
 8006bdc:	08006dcf 	.word	0x08006dcf
 8006be0:	08006ddd 	.word	0x08006ddd
 8006be4:	08006deb 	.word	0x08006deb
 8006be8:	08006df9 	.word	0x08006df9
 8006bec:	08006e07 	.word	0x08006e07
 8006bf0:	08006e15 	.word	0x08006e15
 8006bf4:	08006e23 	.word	0x08006e23
 8006bf8:	08006e31 	.word	0x08006e31
 8006bfc:	08006e3f 	.word	0x08006e3f
 8006c00:	08006e4d 	.word	0x08006e4d
 8006c04:	08006e5b 	.word	0x08006e5b
 8006c08:	08006e69 	.word	0x08006e69
 8006c0c:	08006e77 	.word	0x08006e77
 8006c10:	08006e85 	.word	0x08006e85
 8006c14:	08006e93 	.word	0x08006e93
 8006c18:	08006ea1 	.word	0x08006ea1
 8006c1c:	08006eaf 	.word	0x08006eaf
 8006c20:	08006ebd 	.word	0x08006ebd
 8006c24:	08006ecb 	.word	0x08006ecb
 8006c28:	08006ed9 	.word	0x08006ed9
 8006c2c:	08006ee7 	.word	0x08006ee7
 8006c30:	08006ef5 	.word	0x08006ef5
 8006c34:	08006f03 	.word	0x08006f03
 8006c38:	08006f11 	.word	0x08006f11
 8006c3c:	08006f1f 	.word	0x08006f1f
 8006c40:	08006f2d 	.word	0x08006f2d
 8006c44:	08006f3b 	.word	0x08006f3b
 8006c48:	08006f49 	.word	0x08006f49
 8006c4c:	08006f57 	.word	0x08006f57
 8006c50:	08006f65 	.word	0x08006f65

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 8006c5a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	601a      	str	r2, [r3, #0]
	break;
 8006c60:	e18e      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	@ 0xa6
 8006c68:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	601a      	str	r2, [r3, #0]
	break;
 8006c6e:	e187      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8006c76:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	601a      	str	r2, [r3, #0]
	break;
 8006c7c:	e180      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8006c84:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	601a      	str	r2, [r3, #0]
	break;
 8006c8a:	e179      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 8006c92:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	601a      	str	r2, [r3, #0]
	break;
 8006c98:	e172      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	@ 0xb2
 8006ca0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	601a      	str	r2, [r3, #0]
	break;
 8006ca6:	e16b      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 8006cae:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	601a      	str	r2, [r3, #0]
	break;
 8006cb4:	e164      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 8006cbc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	601a      	str	r2, [r3, #0]
	break;
 8006cc2:	e15d      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 8006cc4:	693b      	ldr	r3, [r7, #16]
 8006cc6:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	@ 0xb6
 8006cca:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	601a      	str	r2, [r3, #0]
	break;
 8006cd0:	e156      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	@ 0xb8
 8006cd8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	601a      	str	r2, [r3, #0]
	break;
 8006cde:	e14f      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	@ 0xba
 8006ce6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	601a      	str	r2, [r3, #0]
	break;
 8006cec:	e148      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8006cf4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	601a      	str	r2, [r3, #0]
	break;
 8006cfa:	e141      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8006d02:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	601a      	str	r2, [r3, #0]
	break;
 8006d08:	e13a      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	@ 0xc0
 8006d10:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	601a      	str	r2, [r3, #0]
	break;
 8006d16:	e133      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 8006d1e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	601a      	str	r2, [r3, #0]
	break;
 8006d24:	e12c      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8006d2c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	601a      	str	r2, [r3, #0]
	break;
 8006d32:	e125      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 8006d3a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	601a      	str	r2, [r3, #0]
	break;
 8006d40:	e11e      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	f893 3140 	ldrb.w	r3, [r3, #320]	@ 0x140
 8006d48:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	601a      	str	r2, [r3, #0]
	break;
 8006d4e:	e117      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8006d56:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	601a      	str	r2, [r3, #0]
	break;
 8006d5c:	e110      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 8006d64:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	601a      	str	r2, [r3, #0]
	break;
 8006d6a:	e109      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8006d72:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	601a      	str	r2, [r3, #0]
	break;
 8006d78:	e102      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	f9b3 313e 	ldrsh.w	r3, [r3, #318]	@ 0x13e
 8006d80:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	601a      	str	r2, [r3, #0]
	break;
 8006d86:	e0fb      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	f893 30aa 	ldrb.w	r3, [r3, #170]	@ 0xaa
 8006d8e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	601a      	str	r2, [r3, #0]
	break;
 8006d94:	e0f4      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	f893 30ab 	ldrb.w	r3, [r3, #171]	@ 0xab
 8006d9c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	601a      	str	r2, [r3, #0]
	break;
 8006da2:	e0ed      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8006daa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	601a      	str	r2, [r3, #0]
	break;
 8006db0:	e0e6      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 8006db8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	601a      	str	r2, [r3, #0]
	break;
 8006dbe:	e0df      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	f893 30ae 	ldrb.w	r3, [r3, #174]	@ 0xae
 8006dc6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	601a      	str	r2, [r3, #0]
	break;
 8006dcc:	e0d8      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	f893 30af 	ldrb.w	r3, [r3, #175]	@ 0xaf
 8006dd4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	601a      	str	r2, [r3, #0]
	break;
 8006dda:	e0d1      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	f893 30c6 	ldrb.w	r3, [r3, #198]	@ 0xc6
 8006de2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	601a      	str	r2, [r3, #0]
	break;
 8006de8:	e0ca      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 8006df0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	601a      	str	r2, [r3, #0]
	break;
 8006df6:	e0c3      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.device_test_mode;
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8006dfe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	601a      	str	r2, [r3, #0]
	break;
 8006e04:	e0bc      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.vcsel_period;
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8006e0c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	601a      	str	r2, [r3, #0]
	break;
 8006e12:	e0b5      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.timeout_us;
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006e1a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	601a      	str	r2, [r3, #0]
	break;
 8006e20:	e0ae      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	f8b3 3118 	ldrh.w	r3, [r3, #280]	@ 0x118
 8006e28:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	601a      	str	r2, [r3, #0]
	break;
 8006e2e:	e0a7      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	f8b3 311a 	ldrh.w	r3, [r3, #282]	@ 0x11a
 8006e36:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	601a      	str	r2, [r3, #0]
	break;
 8006e3c:	e0a0      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	f8b3 311c 	ldrh.w	r3, [r3, #284]	@ 0x11c
 8006e44:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	601a      	str	r2, [r3, #0]
	break;
 8006e4a:	e099      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8006e52:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	601a      	str	r2, [r3, #0]
	break;
 8006e58:	e092      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8006e60:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	601a      	str	r2, [r3, #0]
	break;
 8006e66:	e08b      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8006e6e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	601a      	str	r2, [r3, #0]
	break;
 8006e74:	e084      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8006e7c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	601a      	str	r2, [r3, #0]
	break;
 8006e82:	e07d      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 8006e84:	693b      	ldr	r3, [r7, #16]
 8006e86:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8006e8a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	601a      	str	r2, [r3, #0]
	break;
 8006e90:	e076      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	f893 3155 	ldrb.w	r3, [r3, #341]	@ 0x155
 8006e98:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	601a      	str	r2, [r3, #0]
	break;
 8006e9e:	e06f      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	f893 3156 	ldrb.w	r3, [r3, #342]	@ 0x156
 8006ea6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	601a      	str	r2, [r3, #0]
	break;
 8006eac:	e068      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_period;
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8006eb4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	601a      	str	r2, [r3, #0]
	break;
 8006eba:	e061      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_start;
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8006ec2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	601a      	str	r2, [r3, #0]
	break;
 8006ec8:	e05a      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	f8b3 3128 	ldrh.w	r3, [r3, #296]	@ 0x128
 8006ed0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	601a      	str	r2, [r3, #0]
	break;
 8006ed6:	e053      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	@ 0xca
 8006ede:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	601a      	str	r2, [r3, #0]
	break;
 8006ee4:	e04c      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 8006eec:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	601a      	str	r2, [r3, #0]
	break;
 8006ef2:	e045      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006efa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	601a      	str	r2, [r3, #0]
	break;
 8006f00:	e03e      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006f08:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	601a      	str	r2, [r3, #0]
	break;
 8006f0e:	e037      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006f16:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	601a      	str	r2, [r3, #0]
	break;
 8006f1c:	e030      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006f24:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	601a      	str	r2, [r3, #0]
	break;
 8006f2a:	e029      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f32:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	601a      	str	r2, [r3, #0]
	break;
 8006f38:	e022      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006f40:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	601a      	str	r2, [r3, #0]
	break;
 8006f46:	e01b      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	f893 32e4 	ldrb.w	r3, [r3, #740]	@ 0x2e4
 8006f4e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	601a      	str	r2, [r3, #0]
	break;
 8006f54:	e014      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f5c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	601a      	str	r2, [r3, #0]
	break;
 8006f62:	e00d      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8006f6a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	601a      	str	r2, [r3, #0]
	break;
 8006f70:	e006      	b.n	8006f80 <VL53L1_get_tuning_parm+0x438>


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8006f78:	601a      	str	r2, [r3, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 8006f7a:	23fc      	movs	r3, #252	@ 0xfc
 8006f7c:	75fb      	strb	r3, [r7, #23]
	break;
 8006f7e:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 8006f80:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	371c      	adds	r7, #28
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <VL53L1_init_refspadchar_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_refspadchar_config_struct(
	VL53L1_refspadchar_config_t   *pdata)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b085      	sub	sp, #20
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Ref SPAD Char data structures preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	73fb      	strb	r3, [r7, #15]
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2208      	movs	r2, #8
 8006fa0:	701a      	strb	r2, [r3, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	220b      	movs	r2, #11
 8006fa6:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006fae:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8006fb6:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8006fbe:	815a      	strh	r2, [r3, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 8006fc6:	819a      	strh	r2, [r3, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8006fc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3714      	adds	r7, #20
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes SPAD Self Check (SSC) data structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	73fb      	strb	r3, [r7, #15]
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	701a      	strb	r2, [r3, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2212      	movs	r2, #18
 8006fee:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	220f      	movs	r2, #15
 8006ff4:	709a      	strb	r2, [r3, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2202      	movs	r2, #2
 8006ffa:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f648 42a0 	movw	r2, #36000	@ 0x8ca0
 8007002:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	220c      	movs	r2, #12
 8007008:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800700a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800700e:	4618      	mov	r0, r3
 8007010:	3714      	adds	r7, #20
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 800701a:	b580      	push	{r7, lr}
 800701c:	b084      	sub	sp, #16
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
 8007022:	6039      	str	r1, [r7, #0]
	/*
	 * Initializes Xtalk Config structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007024:	2300      	movs	r3, #0
 8007026:	73fb      	strb	r3, [r7, #15]
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	895b      	ldrh	r3, [r3, #10]
 800702c:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	80da      	strh	r2, [r3, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	895b      	ldrh	r3, [r3, #10]
 800704a:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	81da      	strh	r2, [r3, #14]

	pdata->lite_mode_crosstalk_margin_kcps                     =
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	2200      	movs	r2, #0
 8007068:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	2240      	movs	r2, #64	@ 0x40
 800706e:	751a      	strb	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d10d      	bne.n	8007094 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d108      	bne.n	8007094 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d103      	bne.n	8007094 <VL53L1_init_xtalk_config_struct+0x7a>
		pdata->global_crosstalk_compensation_enable = 0x00;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	2200      	movs	r2, #0
 8007090:	741a      	strb	r2, [r3, #16]
 8007092:	e002      	b.n	800709a <VL53L1_init_xtalk_config_struct+0x80>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	2201      	movs	r2, #1
 8007098:	741a      	strb	r2, [r3, #16]


	if ((status == VL53L1_ERROR_NONE) &&
 800709a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d114      	bne.n	80070cc <VL53L1_init_xtalk_config_struct+0xb2>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d110      	bne.n	80070cc <VL53L1_init_xtalk_config_struct+0xb2>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
			VL53L1_calc_range_ignore_threshold(
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	6818      	ldr	r0, [r3, #0]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	7d1b      	ldrb	r3, [r3, #20]
 80070be:	f000 ffc9 	bl	8008054 <VL53L1_calc_range_ignore_threshold>
 80070c2:	4603      	mov	r3, r0
 80070c4:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	82da      	strh	r2, [r3, #22]
 80070ca:	e002      	b.n	80070d2 <VL53L1_init_xtalk_config_struct+0xb8>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	2200      	movs	r2, #0
 80070d0:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 80070d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3710      	adds	r7, #16
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <VL53L1_init_offset_cal_config_struct>:

#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_offset_cal_config_struct(
	VL53L1_offsetcal_config_t   *pdata)
{
 80070de:	b480      	push	{r7}
 80070e0:	b085      	sub	sp, #20
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Offset Calibration Config structure
	 * - for use with VL53L1_run_offset_calibration()
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80070e6:	2300      	movs	r3, #0
 80070e8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 80070f0:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80070f8:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8007100:	609a      	str	r2, [r3, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8007108:	60da      	str	r2, [r3, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2208      	movs	r2, #8
 800710e:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2228      	movs	r2, #40	@ 0x28
 8007114:	745a      	strb	r2, [r3, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2209      	movs	r2, #9
 800711a:	749a      	strb	r2, [r3, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800711c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007120:	4618      	mov	r0, r3
 8007122:	3714      	adds	r7, #20
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 800712c:	b480      	push	{r7}
 800712e:	b085      	sub	sp, #20
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes  Tuning Param storage structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007134:	2300      	movs	r3, #0
 8007136:	73fb      	strb	r3, [r7, #15]
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f248 0203 	movw	r2, #32771	@ 0x8003
 800713e:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007146:	805a      	strh	r2, [r3, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f248 0241 	movw	r2, #32833	@ 0x8041
 800714e:	809a      	strh	r2, [r3, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	220e      	movs	r2, #14
 8007154:	719a      	strb	r2, [r3, #6]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	220a      	movs	r2, #10
 800715a:	71da      	strb	r2, [r3, #7]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2206      	movs	r2, #6
 8007160:	721a      	strb	r2, [r3, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	220e      	movs	r2, #14
 8007166:	725a      	strb	r2, [r3, #9]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	220a      	movs	r2, #10
 800716c:	729a      	strb	r2, [r3, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2206      	movs	r2, #6
 8007172:	72da      	strb	r2, [r3, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2202      	movs	r2, #2
 8007178:	731a      	strb	r2, [r3, #12]
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2221      	movs	r2, #33	@ 0x21
 800717e:	735a      	strb	r2, [r3, #13]
			VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	81da      	strh	r2, [r3, #14]
			VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8007192:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800719a:	829a      	strh	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 80071a2:	82da      	strh	r2, [r3, #22]
			VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	22c0      	movs	r2, #192	@ 0xc0
 80071a8:	831a      	strh	r2, [r3, #24]
			VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	22c0      	movs	r2, #192	@ 0xc0
 80071ae:	835a      	strh	r2, [r3, #26]
			VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	22c0      	movs	r2, #192	@ 0xc0
 80071b4:	839a      	strh	r2, [r3, #28]
			VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2208      	movs	r2, #8
 80071ba:	779a      	strb	r2, [r3, #30]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2210      	movs	r2, #16
 80071c0:	77da      	strb	r2, [r3, #31]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2201      	movs	r2, #1
 80071c6:	f883 2020 	strb.w	r2, [r3, #32]
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2202      	movs	r2, #2
 80071ce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2201      	movs	r2, #1
 80071d6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2202      	movs	r2, #2
 80071de:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
			VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2200      	movs	r2, #0
 80071e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 80071f0:	84da      	strh	r2, [r3, #38]	@ 0x26
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 80071f8:	851a      	strh	r2, [r3, #40]	@ 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f248 0230 	movw	r2, #32816	@ 0x8030
 8007200:	62da      	str	r2, [r3, #44]	@ 0x2c
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007208:	631a      	str	r2, [r3, #48]	@ 0x30
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8007210:	635a      	str	r2, [r3, #52]	@ 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8007218:	639a      	str	r2, [r3, #56]	@ 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f24f 6218 	movw	r2, #63000	@ 0xf618
 8007220:	641a      	str	r2, [r3, #64]	@ 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8007228:	645a      	str	r2, [r3, #68]	@ 0x44
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8007230:	63da      	str	r2, [r3, #60]	@ 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8007238:	649a      	str	r2, [r3, #72]	@ 0x48
			VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 800723a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800723e:	4618      	mov	r0, r3
 8007240:	3714      	adds	r7, #20
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr

0800724a <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800724a:	b480      	push	{r7}
 800724c:	b087      	sub	sp, #28
 800724e:	af00      	add	r7, sp, #0
 8007250:	60f8      	str	r0, [r7, #12]
 8007252:	60b9      	str	r1, [r7, #8]
 8007254:	607a      	str	r2, [r7, #4]
 8007256:	603b      	str	r3, [r7, #0]
	 *  - back to back
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007258:	2300      	movs	r3, #0
 800725a:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8007262:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl                                      = 0x00;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2200      	movs	r2, #0
 8007268:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2200      	movs	r2, #0
 800726e:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2200      	movs	r2, #0
 8007274:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2200      	movs	r2, #0
 8007280:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2200      	movs	r2, #0
 8007286:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status                                  = 0x00;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2200      	movs	r2, #0
 800728c:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2200      	movs	r2, #0
 8007292:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2200      	movs	r2, #0
 8007298:	729a      	strb	r2, [r3, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	72da      	strb	r2, [r3, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl  = \
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2211      	movs	r2, #17
 80072a4:	731a      	strb	r2, [r3, #12]
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2202      	movs	r2, #2
 80072aa:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2200      	movs	r2, #0
 80072b0:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2202      	movs	r2, #2
 80072b6:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2208      	movs	r2, #8
 80072bc:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2200      	movs	r2, #0
 80072c2:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 80072c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c6:	7f9a      	ldrb	r2, [r3, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 80072cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ce:	7fda      	ldrb	r2, [r3, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 80072d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d6:	f893 2020 	ldrb.w	r2, [r3, #32]
	pstatic->sigma_estimator__sigma_ref_mm                    =
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	751a      	strb	r2, [r3, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2201      	movs	r2, #1
 80072e2:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2200      	movs	r2, #0
 80072f4:	831a      	strh	r2, [r3, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	22ff      	movs	r2, #255	@ 0xff
 80072fa:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 80072fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072fe:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->algo__range_min_clip                             =
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	76da      	strb	r2, [r3, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 8007304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007306:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->algo__consistency_check__tolerance               =
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2200      	movs	r2, #0
 8007310:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2200      	movs	r2, #0
 8007316:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2200      	movs	r2, #0
 800731c:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	2200      	movs	r2, #0
 8007322:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	2200      	movs	r2, #0
 8007328:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	2220      	movs	r2, #32
 800732e:	709a      	strb	r2, [r3, #2]
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	220b      	movs	r2, #11
 8007334:	70da      	strb	r2, [r3, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 8007336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007338:	89da      	ldrh	r2, [r3, #14]
	pgeneral->cal_config__repeat_rate                         =
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width                      = 0x02;
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	2202      	movs	r2, #2
 8007342:	719a      	strb	r2, [r3, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	220d      	movs	r2, #13
 8007348:	71da      	strb	r2, [r3, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 800734a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800734c:	7b5a      	ldrb	r2, [r3, #13]
	pgeneral->phasecal_config__target                         =
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override                       = 0x00;
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	2200      	movs	r2, #0
 8007356:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	2201      	movs	r2, #1
 800735c:	729a      	strb	r2, [r3, #10]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	2200      	movs	r2, #0
 8007362:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	2200      	movs	r2, #0
 8007368:	81da      	strh	r2, [r3, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	f44f 420c 	mov.w	r2, #35840	@ 0x8c00
 8007370:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	2200      	movs	r2, #0
 8007376:	749a      	strb	r2, [r3, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	2238      	movs	r2, #56	@ 0x38
 800737c:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	22ff      	movs	r2, #255	@ 0xff
 8007382:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	2201      	movs	r2, #1
 8007388:	755a      	strb	r2, [r3, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	221a      	movs	r2, #26
 8007394:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2200      	movs	r2, #0
 800739a:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2220      	movs	r2, #32
 80073a0:	70da      	strb	r2, [r3, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2201      	movs	r2, #1
 80073a6:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	22cc      	movs	r2, #204	@ 0xcc
 80073ac:	715a      	strb	r2, [r3, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	220b      	movs	r2, #11
 80073b2:	719a      	strb	r2, [r3, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	22f5      	movs	r2, #245	@ 0xf5
 80073be:	721a      	strb	r2, [r3, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2209      	movs	r2, #9
 80073c4:	725a      	strb	r2, [r3, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 80073c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c8:	8a9a      	ldrh	r2, [r3, #20]
	ptiming->range_config__sigma_thresh                       =
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	815a      	strh	r2, [r3, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 80073ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d0:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	819a      	strh	r2, [r3, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2208      	movs	r2, #8
 80073da:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2278      	movs	r2, #120	@ 0x78
 80073e0:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable                        = 0x00;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2200      	movs	r2, #0
 80073ec:	751a      	strb	r2, [r3, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	2201      	movs	r2, #1
 80073f2:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	2200      	movs	r2, #0
 80073f8:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	2200      	movs	r2, #0
 80073fe:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	2200      	movs	r2, #0
 8007404:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 8007406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007408:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
	pdynamic->system__seed_config =
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	71da      	strb	r2, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	220b      	movs	r2, #11
 8007414:	721a      	strb	r2, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	2209      	movs	r2, #9
 800741a:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 800741c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741e:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;;
 8007424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007426:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	2201      	movs	r2, #1
 8007430:	731a      	strb	r2, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 8007432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007434:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
	pdynamic->sd_config__first_order_select =
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 800743c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800743e:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
	pdynamic->sd_config__quantifier         =
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	22c7      	movs	r2, #199	@ 0xc7
 800744a:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	22ff      	movs	r2, #255	@ 0xff
 8007450:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          = \
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	22db      	movs	r2, #219	@ 0xdb
 8007456:	745a      	strb	r2, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	2202      	movs	r2, #2
 800745c:	749a      	strb	r2, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl                         = 0x00;
 800745e:	6a3b      	ldr	r3, [r7, #32]
 8007460:	2200      	movs	r2, #0
 8007462:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable                                  = 0x01;
 8007464:	6a3b      	ldr	r3, [r7, #32]
 8007466:	2201      	movs	r2, #1
 8007468:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           = \
 800746a:	6a3b      	ldr	r3, [r7, #32]
 800746c:	2201      	movs	r2, #1
 800746e:	70da      	strb	r2, [r3, #3]
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 8007470:	6a3b      	ldr	r3, [r7, #32]
 8007472:	2221      	movs	r2, #33	@ 0x21
 8007474:	711a      	strb	r2, [r3, #4]
			VL53L1_DEVICEREADOUTMODE_SINGLE_SD | \
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 8007476:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800747a:	4618      	mov	r0, r3
 800747c:	371c      	adds	r7, #28
 800747e:	46bd      	mov	sp, r7
 8007480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007484:	4770      	bx	lr

08007486 <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8007486:	b580      	push	{r7, lr}
 8007488:	b088      	sub	sp, #32
 800748a:	af02      	add	r7, sp, #8
 800748c:	60f8      	str	r0, [r7, #12]
 800748e:	60b9      	str	r1, [r7, #8]
 8007490:	607a      	str	r2, [r7, #4]
 8007492:	603b      	str	r3, [r7, #0]
	 * (up to 1.4 metres)
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007494:	2300      	movs	r3, #0
 8007496:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 8007498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800749a:	9301      	str	r3, [sp, #4]
 800749c:	6a3b      	ldr	r3, [r7, #32]
 800749e:	9300      	str	r3, [sp, #0]
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	687a      	ldr	r2, [r7, #4]
 80074a4:	68b9      	ldr	r1, [r7, #8]
 80074a6:	68f8      	ldr	r0, [r7, #12]
 80074a8:	f7ff fecf 	bl	800724a <VL53L1_preset_mode_standard_ranging>
 80074ac:	4603      	mov	r3, r0
 80074ae:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80074b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d121      	bne.n	80074fc <VL53L1_preset_mode_standard_ranging_short_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2207      	movs	r2, #7
 80074bc:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2205      	movs	r2, #5
 80074c2:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
 80074c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c6:	8ada      	ldrh	r2, [r3, #22]
		ptiming->range_config__sigma_thresh                  =
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 80074cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ce:	8b9a      	ldrh	r2, [r3, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2208      	movs	r2, #8
 80074d8:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2238      	movs	r2, #56	@ 0x38
 80074de:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	2207      	movs	r2, #7
 80074e4:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	2205      	movs	r2, #5
 80074ea:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_short;
 80074ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ee:	7a1a      	ldrb	r2, [r3, #8]
		pdynamic->sd_config__initial_phase_sd0               =
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_short;
 80074f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f6:	7ada      	ldrb	r2, [r3, #11]
		pdynamic->sd_config__initial_phase_sd1               =
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 80074fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007500:	4618      	mov	r0, r3
 8007502:	3718      	adds	r7, #24
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}

08007508 <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b088      	sub	sp, #32
 800750c:	af02      	add	r7, sp, #8
 800750e:	60f8      	str	r0, [r7, #12]
 8007510:	60b9      	str	r1, [r7, #8]
 8007512:	607a      	str	r2, [r7, #4]
 8007514:	603b      	str	r3, [r7, #0]
	 * (up to 4.8 metres)
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007516:	2300      	movs	r3, #0
 8007518:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800751a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800751c:	9301      	str	r3, [sp, #4]
 800751e:	6a3b      	ldr	r3, [r7, #32]
 8007520:	9300      	str	r3, [sp, #0]
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	68b9      	ldr	r1, [r7, #8]
 8007528:	68f8      	ldr	r0, [r7, #12]
 800752a:	f7ff fe8e 	bl	800724a <VL53L1_preset_mode_standard_ranging>
 800752e:	4603      	mov	r3, r0
 8007530:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8007532:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d121      	bne.n	800757e <VL53L1_preset_mode_standard_ranging_long_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	220f      	movs	r2, #15
 800753e:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	220d      	movs	r2, #13
 8007544:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
 8007546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007548:	8a5a      	ldrh	r2, [r3, #18]
		ptiming->range_config__sigma_thresh                  =
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 800754e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007550:	8b1a      	ldrh	r2, [r3, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2208      	movs	r2, #8
 800755a:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	22b8      	movs	r2, #184	@ 0xb8
 8007560:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	220f      	movs	r2, #15
 8007566:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	220d      	movs	r2, #13
 800756c:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_long;
 800756e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007570:	799a      	ldrb	r2, [r3, #6]
		pdynamic->sd_config__initial_phase_sd0               =
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_long;
 8007576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007578:	7a5a      	ldrb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd1               =
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800757e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007582:	4618      	mov	r0, r3
 8007584:	3718      	adds	r7, #24
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}

0800758a <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800758a:	b580      	push	{r7, lr}
 800758c:	b088      	sub	sp, #32
 800758e:	af02      	add	r7, sp, #8
 8007590:	60f8      	str	r0, [r7, #12]
 8007592:	60b9      	str	r1, [r7, #8]
 8007594:	607a      	str	r2, [r7, #4]
 8007596:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007598:	2300      	movs	r3, #0
 800759a:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800759c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800759e:	9301      	str	r3, [sp, #4]
 80075a0:	6a3b      	ldr	r3, [r7, #32]
 80075a2:	9300      	str	r3, [sp, #0]
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	68b9      	ldr	r1, [r7, #8]
 80075aa:	68f8      	ldr	r0, [r7, #12]
 80075ac:	f7ff fe4d 	bl	800724a <VL53L1_preset_mode_standard_ranging>
 80075b0:	4603      	mov	r3, r0
 80075b2:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80075b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d105      	bne.n	80075c8 <VL53L1_preset_mode_standard_ranging_mm1_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	2202      	movs	r2, #2
 80075c0:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	223b      	movs	r2, #59	@ 0x3b
 80075c6:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM1_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 80075c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3718      	adds	r7, #24
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b088      	sub	sp, #32
 80075d8:	af02      	add	r7, sp, #8
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	607a      	str	r2, [r7, #4]
 80075e0:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80075e2:	2300      	movs	r3, #0
 80075e4:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 80075e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e8:	9301      	str	r3, [sp, #4]
 80075ea:	6a3b      	ldr	r3, [r7, #32]
 80075ec:	9300      	str	r3, [sp, #0]
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	687a      	ldr	r2, [r7, #4]
 80075f2:	68b9      	ldr	r1, [r7, #8]
 80075f4:	68f8      	ldr	r0, [r7, #12]
 80075f6:	f7ff fe28 	bl	800724a <VL53L1_preset_mode_standard_ranging>
 80075fa:	4603      	mov	r3, r0
 80075fc:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80075fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d105      	bne.n	8007612 <VL53L1_preset_mode_standard_ranging_mm2_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	2202      	movs	r2, #2
 800760a:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	225b      	movs	r2, #91	@ 0x5b
 8007610:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM2_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 8007612:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007616:	4618      	mov	r0, r3
 8007618:	3718      	adds	r7, #24
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800761e:	b580      	push	{r7, lr}
 8007620:	b088      	sub	sp, #32
 8007622:	af02      	add	r7, sp, #8
 8007624:	60f8      	str	r0, [r7, #12]
 8007626:	60b9      	str	r1, [r7, #8]
 8007628:	607a      	str	r2, [r7, #4]
 800762a:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800762c:	2300      	movs	r3, #0
 800762e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8007630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007632:	9301      	str	r3, [sp, #4]
 8007634:	6a3b      	ldr	r3, [r7, #32]
 8007636:	9300      	str	r3, [sp, #0]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	68b9      	ldr	r1, [r7, #8]
 800763e:	68f8      	ldr	r0, [r7, #12]
 8007640:	f7ff fe03 	bl	800724a <VL53L1_preset_mode_standard_ranging>
 8007644:	4603      	mov	r3, r0
 8007646:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8007648:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d11a      	bne.n	8007686 <VL53L1_preset_mode_timed_ranging+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	2200      	movs	r2, #0
 8007654:	749a      	strb	r2, [r3, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2200      	movs	r2, #0
 800765a:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	22b1      	movs	r2, #177	@ 0xb1
 8007660:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2200      	movs	r2, #0
 8007666:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	22d4      	movs	r2, #212	@ 0xd4
 800766c:	721a      	strb	r2, [r3, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8007674:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 8007676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007678:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
		pdynamic->system__seed_config =
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 8007680:	6a3b      	ldr	r3, [r7, #32]
 8007682:	2240      	movs	r2, #64	@ 0x40
 8007684:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 8007686:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800768a:	4618      	mov	r0, r3
 800768c:	3718      	adds	r7, #24
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}

08007692 <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8007692:	b580      	push	{r7, lr}
 8007694:	b088      	sub	sp, #32
 8007696:	af02      	add	r7, sp, #8
 8007698:	60f8      	str	r0, [r7, #12]
 800769a:	60b9      	str	r1, [r7, #8]
 800769c:	607a      	str	r2, [r7, #4]
 800769e:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80076a0:	2300      	movs	r3, #0
 80076a2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 80076a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a6:	9301      	str	r3, [sp, #4]
 80076a8:	6a3b      	ldr	r3, [r7, #32]
 80076aa:	9300      	str	r3, [sp, #0]
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	68b9      	ldr	r1, [r7, #8]
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f7ff fee7 	bl	8007486 <VL53L1_preset_mode_standard_ranging_short_range>
 80076b8:	4603      	mov	r3, r0
 80076ba:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80076bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d11a      	bne.n	80076fa <VL53L1_preset_mode_timed_ranging_short_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	2200      	movs	r2, #0
 80076c8:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2201      	movs	r2, #1
 80076ce:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2284      	movs	r2, #132	@ 0x84
 80076d4:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2201      	movs	r2, #1
 80076da:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	22b1      	movs	r2, #177	@ 0xb1
 80076e0:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80076e8:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 80076ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ec:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
		pdynamic->system__seed_config =
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 80076f4:	6a3b      	ldr	r3, [r7, #32]
 80076f6:	2240      	movs	r2, #64	@ 0x40
 80076f8:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 80076fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3718      	adds	r7, #24
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}

08007706 <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8007706:	b580      	push	{r7, lr}
 8007708:	b088      	sub	sp, #32
 800770a:	af02      	add	r7, sp, #8
 800770c:	60f8      	str	r0, [r7, #12]
 800770e:	60b9      	str	r1, [r7, #8]
 8007710:	607a      	str	r2, [r7, #4]
 8007712:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007714:	2300      	movs	r3, #0
 8007716:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 8007718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800771a:	9301      	str	r3, [sp, #4]
 800771c:	6a3b      	ldr	r3, [r7, #32]
 800771e:	9300      	str	r3, [sp, #0]
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	68b9      	ldr	r1, [r7, #8]
 8007726:	68f8      	ldr	r0, [r7, #12]
 8007728:	f7ff feee 	bl	8007508 <VL53L1_preset_mode_standard_ranging_long_range>
 800772c:	4603      	mov	r3, r0
 800772e:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8007730:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d11a      	bne.n	800776e <VL53L1_preset_mode_timed_ranging_long_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	2200      	movs	r2, #0
 800773c:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2200      	movs	r2, #0
 8007742:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2297      	movs	r2, #151	@ 0x97
 8007748:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2200      	movs	r2, #0
 800774e:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	22b1      	movs	r2, #177	@ 0xb1
 8007754:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800775c:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800775e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007760:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
		pdynamic->system__seed_config =
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 8007768:	6a3b      	ldr	r3, [r7, #32]
 800776a:	2240      	movs	r2, #64	@ 0x40
 800776c:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800776e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007772:	4618      	mov	r0, r3
 8007774:	3718      	adds	r7, #24
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}

0800777a <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800777a:	b580      	push	{r7, lr}
 800777c:	b088      	sub	sp, #32
 800777e:	af02      	add	r7, sp, #8
 8007780:	60f8      	str	r0, [r7, #12]
 8007782:	60b9      	str	r1, [r7, #8]
 8007784:	607a      	str	r2, [r7, #4]
 8007786:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007788:	2300      	movs	r3, #0
 800778a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 800778c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778e:	9301      	str	r3, [sp, #4]
 8007790:	6a3b      	ldr	r3, [r7, #32]
 8007792:	9300      	str	r3, [sp, #0]
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	68b9      	ldr	r1, [r7, #8]
 800779a:	68f8      	ldr	r0, [r7, #12]
 800779c:	f7ff ff3f 	bl	800761e <VL53L1_preset_mode_timed_ranging>
 80077a0:	4603      	mov	r3, r0
 80077a2:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 80077a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d106      	bne.n	80077ba <VL53L1_preset_mode_low_power_auto_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 80077ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077ae:	6839      	ldr	r1, [r7, #0]
 80077b0:	68b8      	ldr	r0, [r7, #8]
 80077b2:	f000 fe7b 	bl	80084ac <VL53L1_config_low_power_auto_mode>
 80077b6:	4603      	mov	r3, r0
 80077b8:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 80077ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3718      	adds	r7, #24
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}

080077c6 <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 80077c6:	b580      	push	{r7, lr}
 80077c8:	b088      	sub	sp, #32
 80077ca:	af02      	add	r7, sp, #8
 80077cc:	60f8      	str	r0, [r7, #12]
 80077ce:	60b9      	str	r1, [r7, #8]
 80077d0:	607a      	str	r2, [r7, #4]
 80077d2:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80077d4:	2300      	movs	r3, #0
 80077d6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 80077d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077da:	9301      	str	r3, [sp, #4]
 80077dc:	6a3b      	ldr	r3, [r7, #32]
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	687a      	ldr	r2, [r7, #4]
 80077e4:	68b9      	ldr	r1, [r7, #8]
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f7ff ff53 	bl	8007692 <VL53L1_preset_mode_timed_ranging_short_range>
 80077ec:	4603      	mov	r3, r0
 80077ee:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 80077f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d106      	bne.n	8007806 <VL53L1_preset_mode_low_power_auto_short_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 80077f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077fa:	6839      	ldr	r1, [r7, #0]
 80077fc:	68b8      	ldr	r0, [r7, #8]
 80077fe:	f000 fe55 	bl	80084ac <VL53L1_config_low_power_auto_mode>
 8007802:	4603      	mov	r3, r0
 8007804:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 8007806:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800780a:	4618      	mov	r0, r3
 800780c:	3718      	adds	r7, #24
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}

08007812 <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 8007812:	b580      	push	{r7, lr}
 8007814:	b088      	sub	sp, #32
 8007816:	af02      	add	r7, sp, #8
 8007818:	60f8      	str	r0, [r7, #12]
 800781a:	60b9      	str	r1, [r7, #8]
 800781c:	607a      	str	r2, [r7, #4]
 800781e:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8007820:	2300      	movs	r3, #0
 8007822:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 8007824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007826:	9301      	str	r3, [sp, #4]
 8007828:	6a3b      	ldr	r3, [r7, #32]
 800782a:	9300      	str	r3, [sp, #0]
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	687a      	ldr	r2, [r7, #4]
 8007830:	68b9      	ldr	r1, [r7, #8]
 8007832:	68f8      	ldr	r0, [r7, #12]
 8007834:	f7ff ff67 	bl	8007706 <VL53L1_preset_mode_timed_ranging_long_range>
 8007838:	4603      	mov	r3, r0
 800783a:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800783c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d106      	bne.n	8007852 <VL53L1_preset_mode_low_power_auto_long_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 8007844:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007846:	6839      	ldr	r1, [r7, #0]
 8007848:	68b8      	ldr	r0, [r7, #8]
 800784a:	f000 fe2f 	bl	80084ac <VL53L1_config_low_power_auto_mode>
 800784e:	4603      	mov	r3, r0
 8007850:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 8007852:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007856:	4618      	mov	r0, r3
 8007858:	3718      	adds	r7, #24
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}

0800785e <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800785e:	b580      	push	{r7, lr}
 8007860:	b088      	sub	sp, #32
 8007862:	af02      	add	r7, sp, #8
 8007864:	60f8      	str	r0, [r7, #12]
 8007866:	60b9      	str	r1, [r7, #8]
 8007868:	607a      	str	r2, [r7, #4]
 800786a:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800786c:	2300      	movs	r3, #0
 800786e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8007870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007872:	9301      	str	r3, [sp, #4]
 8007874:	6a3b      	ldr	r3, [r7, #32]
 8007876:	9300      	str	r3, [sp, #0]
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	68b9      	ldr	r1, [r7, #8]
 800787e:	68f8      	ldr	r0, [r7, #12]
 8007880:	f7ff fce3 	bl	800724a <VL53L1_preset_mode_standard_ranging>
 8007884:	4603      	mov	r3, r0
 8007886:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8007888:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d116      	bne.n	80078be <VL53L1_preset_mode_singleshot_ranging+0x60>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	2200      	movs	r2, #0
 8007894:	749a      	strb	r2, [r3, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	22b1      	movs	r2, #177	@ 0xb1
 80078a0:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2200      	movs	r2, #0
 80078a6:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	22d4      	movs	r2, #212	@ 0xd4
 80078ac:	721a      	strb	r2, [r3, #8]

		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 80078ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b0:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
		pdynamic->system__seed_config =
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 80078b8:	6a3b      	ldr	r3, [r7, #32]
 80078ba:	2210      	movs	r2, #16
 80078bc:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_SINGLESHOT;
	}

	LOG_FUNCTION_END(status);

	return status;
 80078be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3718      	adds	r7, #24
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}

080078ca <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80078ca:	b580      	push	{r7, lr}
 80078cc:	b088      	sub	sp, #32
 80078ce:	af02      	add	r7, sp, #8
 80078d0:	60f8      	str	r0, [r7, #12]
 80078d2:	60b9      	str	r1, [r7, #8]
 80078d4:	607a      	str	r2, [r7, #4]
 80078d6:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_OLT
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80078d8:	2300      	movs	r3, #0
 80078da:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 80078dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078de:	9301      	str	r3, [sp, #4]
 80078e0:	6a3b      	ldr	r3, [r7, #32]
 80078e2:	9300      	str	r3, [sp, #0]
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	687a      	ldr	r2, [r7, #4]
 80078e8:	68b9      	ldr	r1, [r7, #8]
 80078ea:	68f8      	ldr	r0, [r7, #12]
 80078ec:	f7ff fcad 	bl	800724a <VL53L1_preset_mode_standard_ranging>
 80078f0:	4603      	mov	r3, r0
 80078f2:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80078f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d102      	bne.n	8007902 <VL53L1_preset_mode_olt+0x38>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 80078fc:	6a3b      	ldr	r3, [r7, #32]
 80078fe:	2201      	movs	r2, #1
 8007900:	705a      	strb	r2, [r3, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
 8007902:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007906:	4618      	mov	r0, r3
 8007908:	3718      	adds	r7, #24
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}

0800790e <VL53L1_init_version>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53L1_init_version(
	VL53L1_DEV        Dev)
{
 800790e:	b480      	push	{r7}
 8007910:	b085      	sub	sp, #20
 8007912:	af00      	add	r7, sp, #0
 8007914:	6078      	str	r0, [r7, #4]
	/**
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2202      	movs	r2, #2
 8007926:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	220d      	movs	r2, #13
 800792e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f640 028e 	movw	r2, #2190	@ 0x88e
 8007938:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800793a:	bf00      	nop
 800793c:	3714      	adds	r7, #20
 800793e:	46bd      	mov	sp, r7
 8007940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007944:	4770      	bx	lr

08007946 <VL53L1_init_ll_driver_state>:


void  VL53L1_init_ll_driver_state(
	VL53L1_DEV         Dev,
	VL53L1_DeviceState device_state)
{
 8007946:	b480      	push	{r7}
 8007948:	b085      	sub	sp, #20
 800794a:	af00      	add	r7, sp, #0
 800794c:	6078      	str	r0, [r7, #4]
 800794e:	460b      	mov	r3, r1
 8007950:	70fb      	strb	r3, [r7, #3]
	/**
	 * Initialise LL Driver state variables
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	60fb      	str	r3, [r7, #12]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	332c      	adds	r3, #44	@ 0x2c
 800795a:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	78fa      	ldrb	r2, [r7, #3]
 8007960:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	2200      	movs	r2, #0
 8007966:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	2202      	movs	r2, #2
 800796c:	709a      	strb	r2, [r3, #2]
	pstate->cfg_timing_status = 0;
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	2200      	movs	r2, #0
 8007972:	70da      	strb	r2, [r3, #3]

	pstate->rd_device_state   = device_state;
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	78fa      	ldrb	r2, [r7, #3]
 8007978:	711a      	strb	r2, [r3, #4]
	pstate->rd_stream_count   = 0;
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	2200      	movs	r2, #0
 800797e:	715a      	strb	r2, [r3, #5]
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	2202      	movs	r2, #2
 8007984:	719a      	strb	r2, [r3, #6]
	pstate->rd_timing_status  = 0;
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	2200      	movs	r2, #0
 800798a:	71da      	strb	r2, [r3, #7]

}
 800798c:	bf00      	nop
 800798e:	3714      	adds	r7, #20
 8007990:	46bd      	mov	sp, r7
 8007992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007996:	4770      	bx	lr

08007998 <VL53L1_update_ll_driver_rd_state>:


VL53L1_Error  VL53L1_update_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 8007998:	b480      	push	{r7}
 800799a:	b087      	sub	sp, #28
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
	 * VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC
	 * VL53L1_DEVICESTATE_RANGING_GATHER_DATA
	 * VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA
	 */

	VL53L1_Error        status  = VL53L1_ERROR_NONE;
 80079a0:	2300      	movs	r3, #0
 80079a2:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	613b      	str	r3, [r7, #16]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	332c      	adds	r3, #44	@ 0x2c
 80079ac:	60fb      	str	r3, [r7, #12]

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 80079b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d10c      	bne.n	80079d6 <VL53L1_update_ll_driver_rd_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2203      	movs	r2, #3
 80079c0:	711a      	strb	r2, [r3, #4]
		pstate->rd_stream_count  = 0;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2200      	movs	r2, #0
 80079c6:	715a      	strb	r2, [r3, #5]
		pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2202      	movs	r2, #2
 80079cc:	719a      	strb	r2, [r3, #6]
		pstate->rd_timing_status = 0;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2200      	movs	r2, #0
 80079d2:	71da      	strb	r2, [r3, #7]
 80079d4:	e060      	b.n	8007a98 <VL53L1_update_ll_driver_rd_state+0x100>

		/*
		 * implement read stream count
		 */

		if (pstate->rd_stream_count == 0xFF) {
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	795b      	ldrb	r3, [r3, #5]
 80079da:	2bff      	cmp	r3, #255	@ 0xff
 80079dc:	d103      	bne.n	80079e6 <VL53L1_update_ll_driver_rd_state+0x4e>
			pstate->rd_stream_count = 0x80;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2280      	movs	r2, #128	@ 0x80
 80079e2:	715a      	strb	r2, [r3, #5]
 80079e4:	e005      	b.n	80079f2 <VL53L1_update_ll_driver_rd_state+0x5a>
		} else {
			pstate->rd_stream_count++;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	795b      	ldrb	r3, [r3, #5]
 80079ea:	3301      	adds	r3, #1
 80079ec:	b2da      	uxtb	r2, r3
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	715a      	strb	r2, [r3, #5]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	799b      	ldrb	r3, [r3, #6]
 80079f6:	f083 0302 	eor.w	r3, r3, #2
 80079fa:	b2da      	uxtb	r2, r3
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	719a      	strb	r2, [r3, #6]

		/* Ok now ranging  */

		switch (pstate->rd_device_state) {
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	791b      	ldrb	r3, [r3, #4]
 8007a04:	3b03      	subs	r3, #3
 8007a06:	2b05      	cmp	r3, #5
 8007a08:	d839      	bhi.n	8007a7e <VL53L1_update_ll_driver_rd_state+0xe6>
 8007a0a:	a201      	add	r2, pc, #4	@ (adr r2, 8007a10 <VL53L1_update_ll_driver_rd_state+0x78>)
 8007a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a10:	08007a29 	.word	0x08007a29
 8007a14:	08007a7f 	.word	0x08007a7f
 8007a18:	08007a7f 	.word	0x08007a7f
 8007a1c:	08007a53 	.word	0x08007a53
 8007a20:	08007a61 	.word	0x08007a61
 8007a24:	08007a69 	.word	0x08007a69

		case VL53L1_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	f893 31c6 	ldrb.w	r3, [r3, #454]	@ 0x1c6
 8007a2e:	f003 0302 	and.w	r3, r3, #2
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	dd03      	ble.n	8007a3e <VL53L1_update_ll_driver_rd_state+0xa6>
				VL53L1_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2206      	movs	r2, #6
 8007a3a:	711a      	strb	r2, [r3, #4]
 8007a3c:	e002      	b.n	8007a44 <VL53L1_update_ll_driver_rd_state+0xac>
					VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				pstate->rd_device_state =
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2208      	movs	r2, #8
 8007a42:	711a      	strb	r2, [r3, #4]
					VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;
			}

			pstate->rd_stream_count  = 0;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2200      	movs	r2, #0
 8007a48:	715a      	strb	r2, [r3, #5]
			pstate->rd_timing_status = 0;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	71da      	strb	r2, [r3, #7]

		break;
 8007a50:	e022      	b.n	8007a98 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC:

			pstate->rd_stream_count = 0;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2200      	movs	r2, #0
 8007a56:	715a      	strb	r2, [r3, #5]
			pstate->rd_device_state =
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2208      	movs	r2, #8
 8007a5c:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 8007a5e:	e01b      	b.n	8007a98 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_GATHER_DATA:

			pstate->rd_device_state =
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2208      	movs	r2, #8
 8007a64:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 8007a66:	e017      	b.n	8007a98 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA:

			pstate->rd_timing_status ^= 0x01;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	79db      	ldrb	r3, [r3, #7]
 8007a6c:	f083 0301 	eor.w	r3, r3, #1
 8007a70:	b2da      	uxtb	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	71da      	strb	r2, [r3, #7]

			pstate->rd_device_state =
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2208      	movs	r2, #8
 8007a7a:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 8007a7c:	e00c      	b.n	8007a98 <VL53L1_update_ll_driver_rd_state+0x100>

		default:

			pstate->rd_device_state  =
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2203      	movs	r2, #3
 8007a82:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2200      	movs	r2, #0
 8007a88:	715a      	strb	r2, [r3, #5]
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2202      	movs	r2, #2
 8007a8e:	719a      	strb	r2, [r3, #6]
			pstate->rd_timing_status = 0;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2200      	movs	r2, #0
 8007a94:	71da      	strb	r2, [r3, #7]

		break;
 8007a96:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 8007a98:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	371c      	adds	r7, #28
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <VL53L1_check_ll_driver_rd_state>:


VL53L1_Error VL53L1_check_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b089      	sub	sp, #36	@ 0x24
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
	 * matches the state and stream count received from the device
	 *
	 * Check is only use in back to back mode
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t  *pdev =
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t  *pstate       = &(pdev->ll_state);
 8007ab8:	69bb      	ldr	r3, [r7, #24]
 8007aba:	332c      	adds	r3, #44	@ 0x2c
 8007abc:	617b      	str	r3, [r7, #20]
	VL53L1_system_results_t   *psys_results = &(pdev->sys_results);
 8007abe:	69bb      	ldr	r3, [r7, #24]
 8007ac0:	f503 73e7 	add.w	r3, r3, #462	@ 0x1ce
 8007ac4:	613b      	str	r3, [r7, #16]

	uint8_t   device_range_status   = 0;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	73fb      	strb	r3, [r7, #15]
	uint8_t   device_stream_count   = 0;
 8007aca:	2300      	movs	r3, #0
 8007acc:	73bb      	strb	r3, [r7, #14]
	uint8_t   device_gph_id         = 0;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	737b      	strb	r3, [r7, #13]
#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	device_range_status =
			psys_results->result__range_status &
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	785b      	ldrb	r3, [r3, #1]
	device_range_status =
 8007ad6:	f003 031f 	and.w	r3, r3, #31
 8007ada:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	78db      	ldrb	r3, [r3, #3]
 8007ae0:	73bb      	strb	r3, [r7, #14]

	/* load the correct GPH ID */
	device_gph_id = (psys_results->result__interrupt_status &
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	781b      	ldrb	r3, [r3, #0]
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 8007ae6:	111b      	asrs	r3, r3, #4
 8007ae8:	b2db      	uxtb	r3, r3
	device_gph_id = (psys_results->result__interrupt_status &
 8007aea:	f003 0302 	and.w	r3, r3, #2
 8007aee:	737b      	strb	r3, [r7, #13]

	/* only apply checks in back to back mode */

	if ((pdev->sys_ctrl.system__mode_start &
 8007af0:	69bb      	ldr	r3, [r7, #24]
 8007af2:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 8007af6:	f003 0320 	and.w	r3, r3, #32
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d017      	beq.n	8007b2e <VL53L1_check_ll_driver_rd_state+0x86>
		 *
		 * In theory the stream count should zero for the GPH interrupt
		 * but that is not the case after at abort ....
		 */

		if (pstate->rd_device_state ==
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	791b      	ldrb	r3, [r3, #4]
 8007b02:	2b06      	cmp	r3, #6
 8007b04:	d105      	bne.n	8007b12 <VL53L1_check_ll_driver_rd_state+0x6a>
			VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

			if (device_range_status !=
 8007b06:	7bfb      	ldrb	r3, [r7, #15]
 8007b08:	2b12      	cmp	r3, #18
 8007b0a:	d010      	beq.n	8007b2e <VL53L1_check_ll_driver_rd_state+0x86>
				VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY) {
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
 8007b0c:	23ef      	movs	r3, #239	@ 0xef
 8007b0e:	77fb      	strb	r3, [r7, #31]
 8007b10:	e00d      	b.n	8007b2e <VL53L1_check_ll_driver_rd_state+0x86>
			}
		} else {
			if (pstate->rd_stream_count != device_stream_count) {
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	795b      	ldrb	r3, [r3, #5]
 8007b16:	7bba      	ldrb	r2, [r7, #14]
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d001      	beq.n	8007b20 <VL53L1_check_ll_driver_rd_state+0x78>
				status = VL53L1_ERROR_STREAM_COUNT_CHECK_FAIL;
 8007b1c:	23ee      	movs	r3, #238	@ 0xee
 8007b1e:	77fb      	strb	r3, [r7, #31]

		/*
		 * Check Read state GPH ID
		 */

		if (pstate->rd_gph_id != device_gph_id) {
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	799b      	ldrb	r3, [r3, #6]
 8007b24:	7b7a      	ldrb	r2, [r7, #13]
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d001      	beq.n	8007b2e <VL53L1_check_ll_driver_rd_state+0x86>
			status = VL53L1_ERROR_GPH_ID_CHECK_FAIL;
 8007b2a:	23ed      	movs	r3, #237	@ 0xed
 8007b2c:	77fb      	strb	r3, [r7, #31]

	} /* if back to back */

	LOG_FUNCTION_END(status);

	return status;
 8007b2e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3724      	adds	r7, #36	@ 0x24
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr

08007b3e <VL53L1_update_ll_driver_cfg_state>:


VL53L1_Error  VL53L1_update_ll_driver_cfg_state(
	VL53L1_DEV         Dev)
{
 8007b3e:	b480      	push	{r7}
 8007b40:	b087      	sub	sp, #28
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]
	/**
	 * State machine for configuration device state
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 8007b46:	2300      	movs	r3, #0
 8007b48:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t  *pdev =
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	332c      	adds	r3, #44	@ 0x2c
 8007b52:	60fb      	str	r3, [r7, #12]
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 8007b5a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d10c      	bne.n	8007b7c <VL53L1_update_ll_driver_cfg_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2203      	movs	r2, #3
 8007b66:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	705a      	strb	r2, [r3, #1]
		pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2202      	movs	r2, #2
 8007b72:	709a      	strb	r2, [r3, #2]
		pstate->cfg_timing_status = 0;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2200      	movs	r2, #0
 8007b78:	70da      	strb	r2, [r3, #3]
 8007b7a:	e03e      	b.n	8007bfa <VL53L1_update_ll_driver_cfg_state+0xbc>

		/*
		 * implement configuration stream count
		 */

		if (pstate->cfg_stream_count == 0xFF) {
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	785b      	ldrb	r3, [r3, #1]
 8007b80:	2bff      	cmp	r3, #255	@ 0xff
 8007b82:	d103      	bne.n	8007b8c <VL53L1_update_ll_driver_cfg_state+0x4e>
			pstate->cfg_stream_count = 0x80;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2280      	movs	r2, #128	@ 0x80
 8007b88:	705a      	strb	r2, [r3, #1]
 8007b8a:	e005      	b.n	8007b98 <VL53L1_update_ll_driver_cfg_state+0x5a>
		} else {
			pstate->cfg_stream_count++;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	785b      	ldrb	r3, [r3, #1]
 8007b90:	3301      	adds	r3, #1
 8007b92:	b2da      	uxtb	r2, r3
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	705a      	strb	r2, [r3, #1]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	789b      	ldrb	r3, [r3, #2]
 8007b9c:	f083 0302 	eor.w	r3, r3, #2
 8007ba0:	b2da      	uxtb	r2, r3
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	709a      	strb	r2, [r3, #2]

		/*
		 * Implement configuration state machine
		 */

		switch (pstate->cfg_device_state) {
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	2b03      	cmp	r3, #3
 8007bac:	d002      	beq.n	8007bb4 <VL53L1_update_ll_driver_cfg_state+0x76>
 8007bae:	2b04      	cmp	r3, #4
 8007bb0:	d00e      	beq.n	8007bd0 <VL53L1_update_ll_driver_cfg_state+0x92>
 8007bb2:	e015      	b.n	8007be0 <VL53L1_update_ll_driver_cfg_state+0xa2>

		case VL53L1_DEVICESTATE_SW_STANDBY:

			pstate->cfg_timing_status ^= 0x01;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	78db      	ldrb	r3, [r3, #3]
 8007bb8:	f083 0301 	eor.w	r3, r3, #1
 8007bbc:	b2da      	uxtb	r2, r3
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	70da      	strb	r2, [r3, #3]
			pstate->cfg_stream_count = 1;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	705a      	strb	r2, [r3, #1]

			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2204      	movs	r2, #4
 8007bcc:	701a      	strb	r2, [r3, #0]
		break;
 8007bce:	e014      	b.n	8007bfa <VL53L1_update_ll_driver_cfg_state+0xbc>

		case VL53L1_DEVICESTATE_RANGING_DSS_AUTO:

			pstate->cfg_timing_status ^= 0x01;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	78db      	ldrb	r3, [r3, #3]
 8007bd4:	f083 0301 	eor.w	r3, r3, #1
 8007bd8:	b2da      	uxtb	r2, r3
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	70da      	strb	r2, [r3, #3]

		break;
 8007bde:	e00c      	b.n	8007bfa <VL53L1_update_ll_driver_cfg_state+0xbc>

		default:

			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2203      	movs	r2, #3
 8007be4:	701a      	strb	r2, [r3, #0]
			pstate->cfg_stream_count = 0;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2200      	movs	r2, #0
 8007bea:	705a      	strb	r2, [r3, #1]
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2202      	movs	r2, #2
 8007bf0:	709a      	strb	r2, [r3, #2]
			pstate->cfg_timing_status = 0;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	70da      	strb	r2, [r3, #3]

		break;
 8007bf8:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 8007bfa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	371c      	adds	r7, #28
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr

08007c0a <VL53L1_copy_rtn_good_spads_to_buffer>:


void VL53L1_copy_rtn_good_spads_to_buffer(
	VL53L1_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 8007c0a:	b480      	push	{r7}
 8007c0c:	b083      	sub	sp, #12
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]
 8007c12:	6039      	str	r1, [r7, #0]
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	7c1a      	ldrb	r2, [r3, #16]
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	3301      	adds	r3, #1
 8007c20:	687a      	ldr	r2, [r7, #4]
 8007c22:	7c52      	ldrb	r2, [r2, #17]
 8007c24:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	3302      	adds	r3, #2
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	7c92      	ldrb	r2, [r2, #18]
 8007c2e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	3303      	adds	r3, #3
 8007c34:	687a      	ldr	r2, [r7, #4]
 8007c36:	7cd2      	ldrb	r2, [r2, #19]
 8007c38:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	3304      	adds	r3, #4
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	7d12      	ldrb	r2, [r2, #20]
 8007c42:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	3305      	adds	r3, #5
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	7d52      	ldrb	r2, [r2, #21]
 8007c4c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	3306      	adds	r3, #6
 8007c52:	687a      	ldr	r2, [r7, #4]
 8007c54:	7d92      	ldrb	r2, [r2, #22]
 8007c56:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	3307      	adds	r3, #7
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	7dd2      	ldrb	r2, [r2, #23]
 8007c60:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	3308      	adds	r3, #8
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	7e12      	ldrb	r2, [r2, #24]
 8007c6a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	3309      	adds	r3, #9
 8007c70:	687a      	ldr	r2, [r7, #4]
 8007c72:	7e52      	ldrb	r2, [r2, #25]
 8007c74:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	330a      	adds	r3, #10
 8007c7a:	687a      	ldr	r2, [r7, #4]
 8007c7c:	7e92      	ldrb	r2, [r2, #26]
 8007c7e:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	330b      	adds	r3, #11
 8007c84:	687a      	ldr	r2, [r7, #4]
 8007c86:	7ed2      	ldrb	r2, [r2, #27]
 8007c88:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	330c      	adds	r3, #12
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	7f12      	ldrb	r2, [r2, #28]
 8007c92:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	330d      	adds	r3, #13
 8007c98:	687a      	ldr	r2, [r7, #4]
 8007c9a:	7f52      	ldrb	r2, [r2, #29]
 8007c9c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	330e      	adds	r3, #14
 8007ca2:	687a      	ldr	r2, [r7, #4]
 8007ca4:	7f92      	ldrb	r2, [r2, #30]
 8007ca6:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	330f      	adds	r3, #15
 8007cac:	687a      	ldr	r2, [r7, #4]
 8007cae:	7fd2      	ldrb	r2, [r2, #31]
 8007cb0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	3310      	adds	r3, #16
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	f892 2020 	ldrb.w	r2, [r2, #32]
 8007cbc:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	3311      	adds	r3, #17
 8007cc2:	687a      	ldr	r2, [r7, #4]
 8007cc4:	f892 2021 	ldrb.w	r2, [r2, #33]	@ 0x21
 8007cc8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	3312      	adds	r3, #18
 8007cce:	687a      	ldr	r2, [r7, #4]
 8007cd0:	f892 2022 	ldrb.w	r2, [r2, #34]	@ 0x22
 8007cd4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	3313      	adds	r3, #19
 8007cda:	687a      	ldr	r2, [r7, #4]
 8007cdc:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8007ce0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	3314      	adds	r3, #20
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 8007cec:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	3315      	adds	r3, #21
 8007cf2:	687a      	ldr	r2, [r7, #4]
 8007cf4:	f892 2025 	ldrb.w	r2, [r2, #37]	@ 0x25
 8007cf8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	3316      	adds	r3, #22
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	f892 2026 	ldrb.w	r2, [r2, #38]	@ 0x26
 8007d04:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	3317      	adds	r3, #23
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	f892 2027 	ldrb.w	r2, [r2, #39]	@ 0x27
 8007d10:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	3318      	adds	r3, #24
 8007d16:	687a      	ldr	r2, [r7, #4]
 8007d18:	f892 2028 	ldrb.w	r2, [r2, #40]	@ 0x28
 8007d1c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	3319      	adds	r3, #25
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
 8007d28:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	331a      	adds	r3, #26
 8007d2e:	687a      	ldr	r2, [r7, #4]
 8007d30:	f892 202a 	ldrb.w	r2, [r2, #42]	@ 0x2a
 8007d34:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	331b      	adds	r3, #27
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8007d40:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	331c      	adds	r3, #28
 8007d46:	687a      	ldr	r2, [r7, #4]
 8007d48:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 8007d4c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	331d      	adds	r3, #29
 8007d52:	687a      	ldr	r2, [r7, #4]
 8007d54:	f892 202d 	ldrb.w	r2, [r2, #45]	@ 0x2d
 8007d58:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	331e      	adds	r3, #30
 8007d5e:	687a      	ldr	r2, [r7, #4]
 8007d60:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 8007d64:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	331f      	adds	r3, #31
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	f892 202f 	ldrb.w	r2, [r2, #47]	@ 0x2f
 8007d70:	701a      	strb	r2, [r3, #0]
}
 8007d72:	bf00      	nop
 8007d74:	370c      	adds	r7, #12
 8007d76:	46bd      	mov	sp, r7
 8007d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7c:	4770      	bx	lr

08007d7e <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007d7e:	b480      	push	{r7}
 8007d80:	b085      	sub	sp, #20
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	4603      	mov	r3, r0
 8007d86:	603a      	str	r2, [r7, #0]
 8007d88:	80fb      	strh	r3, [r7, #6]
 8007d8a:	460b      	mov	r3, r1
 8007d8c:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a uint16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	81fb      	strh	r3, [r7, #14]
	uint16_t   data = 0;
 8007d92:	2300      	movs	r3, #0
 8007d94:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 8007d96:	88fb      	ldrh	r3, [r7, #6]
 8007d98:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	81fb      	strh	r3, [r7, #14]
 8007d9e:	e00e      	b.n	8007dbe <VL53L1_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8007da0:	88ba      	ldrh	r2, [r7, #4]
 8007da2:	89fb      	ldrh	r3, [r7, #14]
 8007da4:	1ad3      	subs	r3, r2, r3
 8007da6:	3b01      	subs	r3, #1
 8007da8:	683a      	ldr	r2, [r7, #0]
 8007daa:	4413      	add	r3, r2
 8007dac:	89ba      	ldrh	r2, [r7, #12]
 8007dae:	b2d2      	uxtb	r2, r2
 8007db0:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 8007db2:	89bb      	ldrh	r3, [r7, #12]
 8007db4:	0a1b      	lsrs	r3, r3, #8
 8007db6:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 8007db8:	89fb      	ldrh	r3, [r7, #14]
 8007dba:	3301      	adds	r3, #1
 8007dbc:	81fb      	strh	r3, [r7, #14]
 8007dbe:	89fa      	ldrh	r2, [r7, #14]
 8007dc0:	88bb      	ldrh	r3, [r7, #4]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d3ec      	bcc.n	8007da0 <VL53L1_i2c_encode_uint16_t+0x22>
	}
}
 8007dc6:	bf00      	nop
 8007dc8:	bf00      	nop
 8007dca:	3714      	adds	r7, #20
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b085      	sub	sp, #20
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	4603      	mov	r3, r0
 8007ddc:	6039      	str	r1, [r7, #0]
 8007dde:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 8007de0:	2300      	movs	r3, #0
 8007de2:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0) {
 8007de4:	e00a      	b.n	8007dfc <VL53L1_i2c_decode_uint16_t+0x28>
		value = (value << 8) | (uint16_t)*pbuffer++;
 8007de6:	89fb      	ldrh	r3, [r7, #14]
 8007de8:	021b      	lsls	r3, r3, #8
 8007dea:	b21a      	sxth	r2, r3
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	1c59      	adds	r1, r3, #1
 8007df0:	6039      	str	r1, [r7, #0]
 8007df2:	781b      	ldrb	r3, [r3, #0]
 8007df4:	b21b      	sxth	r3, r3
 8007df6:	4313      	orrs	r3, r2
 8007df8:	b21b      	sxth	r3, r3
 8007dfa:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 8007dfc:	88fb      	ldrh	r3, [r7, #6]
 8007dfe:	1e5a      	subs	r2, r3, #1
 8007e00:	80fa      	strh	r2, [r7, #6]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d1ef      	bne.n	8007de6 <VL53L1_i2c_decode_uint16_t+0x12>
	}

	return value;
 8007e06:	89fb      	ldrh	r3, [r7, #14]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3714      	adds	r7, #20
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr

08007e14 <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b085      	sub	sp, #20
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	603a      	str	r2, [r7, #0]
 8007e1e:	80fb      	strh	r3, [r7, #6]
 8007e20:	460b      	mov	r3, r1
 8007e22:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a int16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 8007e24:	2300      	movs	r3, #0
 8007e26:	81fb      	strh	r3, [r7, #14]
	int16_t    data = 0;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 8007e2c:	88fb      	ldrh	r3, [r7, #6]
 8007e2e:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 8007e30:	2300      	movs	r3, #0
 8007e32:	81fb      	strh	r3, [r7, #14]
 8007e34:	e00f      	b.n	8007e56 <VL53L1_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8007e36:	88ba      	ldrh	r2, [r7, #4]
 8007e38:	89fb      	ldrh	r3, [r7, #14]
 8007e3a:	1ad3      	subs	r3, r2, r3
 8007e3c:	3b01      	subs	r3, #1
 8007e3e:	683a      	ldr	r2, [r7, #0]
 8007e40:	4413      	add	r3, r2
 8007e42:	89ba      	ldrh	r2, [r7, #12]
 8007e44:	b2d2      	uxtb	r2, r2
 8007e46:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 8007e48:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007e4c:	121b      	asrs	r3, r3, #8
 8007e4e:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 8007e50:	89fb      	ldrh	r3, [r7, #14]
 8007e52:	3301      	adds	r3, #1
 8007e54:	81fb      	strh	r3, [r7, #14]
 8007e56:	89fa      	ldrh	r2, [r7, #14]
 8007e58:	88bb      	ldrh	r3, [r7, #4]
 8007e5a:	429a      	cmp	r2, r3
 8007e5c:	d3eb      	bcc.n	8007e36 <VL53L1_i2c_encode_int16_t+0x22>
	}
}
 8007e5e:	bf00      	nop
 8007e60:	bf00      	nop
 8007e62:	3714      	adds	r7, #20
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <VL53L1_i2c_decode_int16_t>:

int16_t VL53L1_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b085      	sub	sp, #20
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	4603      	mov	r3, r0
 8007e74:	6039      	str	r1, [r7, #0]
 8007e76:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int16_t    value = 0x00;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	81fb      	strh	r3, [r7, #14]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	b25b      	sxtb	r3, r3
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	da0e      	bge.n	8007ea4 <VL53L1_i2c_decode_int16_t+0x38>
		value = 0xFFFF;
 8007e86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007e8a:	81fb      	strh	r3, [r7, #14]
	}

	while (count-- > 0) {
 8007e8c:	e00a      	b.n	8007ea4 <VL53L1_i2c_decode_int16_t+0x38>
		value = (value << 8) | (int16_t)*pbuffer++;
 8007e8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007e92:	021b      	lsls	r3, r3, #8
 8007e94:	b21a      	sxth	r2, r3
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	1c59      	adds	r1, r3, #1
 8007e9a:	6039      	str	r1, [r7, #0]
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	b21b      	sxth	r3, r3
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 8007ea4:	88fb      	ldrh	r3, [r7, #6]
 8007ea6:	1e5a      	subs	r2, r3, #1
 8007ea8:	80fa      	strh	r2, [r7, #6]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1ef      	bne.n	8007e8e <VL53L1_i2c_decode_int16_t+0x22>
	}

	return value;
 8007eae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3714      	adds	r7, #20
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr

08007ebe <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007ebe:	b480      	push	{r7}
 8007ec0:	b087      	sub	sp, #28
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	60f8      	str	r0, [r7, #12]
 8007ec6:	460b      	mov	r3, r1
 8007ec8:	607a      	str	r2, [r7, #4]
 8007eca:	817b      	strh	r3, [r7, #10]
	/*
	 * Encodes a uint32_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	82fb      	strh	r3, [r7, #22]
	uint32_t   data = 0;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	613b      	str	r3, [r7, #16]

	data =  ip_value;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count ; i++) {
 8007ed8:	2300      	movs	r3, #0
 8007eda:	82fb      	strh	r3, [r7, #22]
 8007edc:	e00e      	b.n	8007efc <VL53L1_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8007ede:	897a      	ldrh	r2, [r7, #10]
 8007ee0:	8afb      	ldrh	r3, [r7, #22]
 8007ee2:	1ad3      	subs	r3, r2, r3
 8007ee4:	3b01      	subs	r3, #1
 8007ee6:	687a      	ldr	r2, [r7, #4]
 8007ee8:	4413      	add	r3, r2
 8007eea:	693a      	ldr	r2, [r7, #16]
 8007eec:	b2d2      	uxtb	r2, r2
 8007eee:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	0a1b      	lsrs	r3, r3, #8
 8007ef4:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count ; i++) {
 8007ef6:	8afb      	ldrh	r3, [r7, #22]
 8007ef8:	3301      	adds	r3, #1
 8007efa:	82fb      	strh	r3, [r7, #22]
 8007efc:	8afa      	ldrh	r2, [r7, #22]
 8007efe:	897b      	ldrh	r3, [r7, #10]
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d3ec      	bcc.n	8007ede <VL53L1_i2c_encode_uint32_t+0x20>
	}
}
 8007f04:	bf00      	nop
 8007f06:	bf00      	nop
 8007f08:	371c      	adds	r7, #28
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f10:	4770      	bx	lr

08007f12 <VL53L1_i2c_decode_uint32_t>:

uint32_t VL53L1_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007f12:	b480      	push	{r7}
 8007f14:	b085      	sub	sp, #20
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	4603      	mov	r3, r0
 8007f1a:	6039      	str	r1, [r7, #0]
 8007f1c:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint32_t   value = 0x00;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	60fb      	str	r3, [r7, #12]

	while (count-- > 0) {
 8007f22:	e007      	b.n	8007f34 <VL53L1_i2c_decode_uint32_t+0x22>
		value = (value << 8) | (uint32_t)*pbuffer++;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	021a      	lsls	r2, r3, #8
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	1c59      	adds	r1, r3, #1
 8007f2c:	6039      	str	r1, [r7, #0]
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 8007f34:	88fb      	ldrh	r3, [r7, #6]
 8007f36:	1e5a      	subs	r2, r3, #1
 8007f38:	80fa      	strh	r2, [r7, #6]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d1f2      	bne.n	8007f24 <VL53L1_i2c_decode_uint32_t+0x12>
	}

	return value;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3714      	adds	r7, #20
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <VL53L1_i2c_decode_int32_t>:
}

int32_t VL53L1_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b085      	sub	sp, #20
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	4603      	mov	r3, r0
 8007f54:	6039      	str	r1, [r7, #0]
 8007f56:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int32_t    value = 0x00;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	60fb      	str	r3, [r7, #12]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	b25b      	sxtb	r3, r3
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	da0b      	bge.n	8007f7e <VL53L1_i2c_decode_int32_t+0x32>
		value = 0xFFFFFFFF;
 8007f66:	f04f 33ff 	mov.w	r3, #4294967295
 8007f6a:	60fb      	str	r3, [r7, #12]
	}

	while (count-- > 0) {
 8007f6c:	e007      	b.n	8007f7e <VL53L1_i2c_decode_int32_t+0x32>
		value = (value << 8) | (int32_t)*pbuffer++;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	021a      	lsls	r2, r3, #8
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	1c59      	adds	r1, r3, #1
 8007f76:	6039      	str	r1, [r7, #0]
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	4313      	orrs	r3, r2
 8007f7c:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 8007f7e:	88fb      	ldrh	r3, [r7, #6]
 8007f80:	1e5a      	subs	r2, r3, #1
 8007f82:	80fa      	strh	r2, [r7, #6]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d1f2      	bne.n	8007f6e <VL53L1_i2c_decode_int32_t+0x22>
	}

	return value;
 8007f88:	68fb      	ldr	r3, [r7, #12]
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	3714      	adds	r7, #20
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f94:	4770      	bx	lr

08007f96 <VL53L1_set_powerforce_register>:


VL53L1_Error VL53L1_set_powerforce_register(
	VL53L1_DEV    Dev,
	uint8_t       value)
{
 8007f96:	b580      	push	{r7, lr}
 8007f98:	b084      	sub	sp, #16
 8007f9a:	af00      	add	r7, sp, #0
 8007f9c:	6078      	str	r0, [r7, #4]
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	70fb      	strb	r3, [r7, #3]
	/*
	 * Set power force register
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	60bb      	str	r3, [r7, #8]

	pdev->sys_ctrl.power_management__go1_power_force = value;
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	78fa      	ldrb	r2, [r7, #3]
 8007fae:	f883 21c8 	strb.w	r2, [r3, #456]	@ 0x1c8

	status = VL53L1_WrByte(
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	f893 31c8 	ldrb.w	r3, [r3, #456]	@ 0x1c8
 8007fb8:	461a      	mov	r2, r3
 8007fba:	2183      	movs	r1, #131	@ 0x83
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f001 fd0d 	bl	80099dc <VL53L1_WrByte>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_POWER_MANAGEMENT__GO1_POWER_FORCE,
			pdev->sys_ctrl.power_management__go1_power_force);

	return status;
 8007fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <VL53L1_enable_powerforce>:


VL53L1_Error VL53L1_enable_powerforce(
	VL53L1_DEV    Dev)
{
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b084      	sub	sp, #16
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
	/*
	 * Enable power force
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53L1_set_powerforce_register(Dev, 0x01);
 8007fde:	2101      	movs	r1, #1
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f7ff ffd8 	bl	8007f96 <VL53L1_set_powerforce_register>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 8007fea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3710      	adds	r7, #16
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}

08007ff6 <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 8007ff6:	b580      	push	{r7, lr}
 8007ff8:	b086      	sub	sp, #24
 8007ffa:	af00      	add	r7, sp, #0
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	460a      	mov	r2, r1
 8008000:	80fb      	strh	r3, [r7, #6]
 8008002:	4613      	mov	r3, r2
 8008004:	717b      	strb	r3, [r7, #5]
	 *
	 * Macro period fixed point format = unsigned 12.12
	 * Maximum supported macro period  = 4095.9999 us
	 */

	uint32_t  pll_period_us        = 0;
 8008006:	2300      	movs	r3, #0
 8008008:	617b      	str	r3, [r7, #20]
	uint8_t   vcsel_period_pclks   = 0;
 800800a:	2300      	movs	r3, #0
 800800c:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 800800e:	2300      	movs	r3, #0
 8008010:	60fb      	str	r3, [r7, #12]

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 8008012:	88fb      	ldrh	r3, [r7, #6]
 8008014:	4618      	mov	r0, r3
 8008016:	f000 faa7 	bl	8008568 <VL53L1_calc_pll_period_us>
 800801a:	6178      	str	r0, [r7, #20]

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 800801c:	797b      	ldrb	r3, [r7, #5]
 800801e:	4618      	mov	r0, r3
 8008020:	f000 fab6 	bl	8008590 <VL53L1_decode_vcsel_period>
 8008024:	4603      	mov	r3, r0
 8008026:	74fb      	strb	r3, [r7, #19]
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 8008028:	697a      	ldr	r2, [r7, #20]
 800802a:	4613      	mov	r3, r2
 800802c:	00db      	lsls	r3, r3, #3
 800802e:	4413      	add	r3, r2
 8008030:	021b      	lsls	r3, r3, #8
 8008032:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	099b      	lsrs	r3, r3, #6
 8008038:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 800803a:	7cfa      	ldrb	r2, [r7, #19]
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	fb02 f303 	mul.w	r3, r2, r3
 8008042:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	099b      	lsrs	r3, r3, #6
 8008048:	60fb      	str	r3, [r7, #12]
			macro_period_us);
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
 800804a:	68fb      	ldr	r3, [r7, #12]
}
 800804c:	4618      	mov	r0, r3
 800804e:	3718      	adds	r7, #24
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}

08008054 <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 8008054:	b480      	push	{r7}
 8008056:	b089      	sub	sp, #36	@ 0x24
 8008058:	af00      	add	r7, sp, #0
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	4608      	mov	r0, r1
 800805e:	4611      	mov	r1, r2
 8008060:	461a      	mov	r2, r3
 8008062:	4603      	mov	r3, r0
 8008064:	817b      	strh	r3, [r7, #10]
 8008066:	460b      	mov	r3, r1
 8008068:	813b      	strh	r3, [r7, #8]
 800806a:	4613      	mov	r3, r2
 800806c:	71fb      	strb	r3, [r7, #7]
	 * Range ignore threshold rate is then multiplied by user input
	 * rate_mult (in 3.5 fractional format)
	 *
	 */

	int32_t    range_ignore_thresh_int  = 0;
 800806e:	2300      	movs	r3, #0
 8008070:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 8008072:	2300      	movs	r3, #0
 8008074:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 8008076:	2300      	movs	r3, #0
 8008078:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 800807a:	2300      	movs	r3, #0
 800807c:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 800807e:	2300      	movs	r3, #0
 8008080:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	011b      	lsls	r3, r3, #4
 8008086:	4a23      	ldr	r2, [pc, #140]	@ (8008114 <VL53L1_calc_range_ignore_threshold+0xc0>)
 8008088:	fb82 1203 	smull	r1, r2, r2, r3
 800808c:	1192      	asrs	r2, r2, #6
 800808e:	17db      	asrs	r3, r3, #31
 8008090:	1ad3      	subs	r3, r2, r3
 8008092:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0) {
 8008094:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8008098:	2b00      	cmp	r3, #0
 800809a:	da03      	bge.n	80080a4 <VL53L1_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 800809c:	897b      	ldrh	r3, [r7, #10]
 800809e:	425b      	negs	r3, r3
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	83bb      	strh	r3, [r7, #28]
	}

	if (y_gradient < 0) {
 80080a4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	da03      	bge.n	80080b4 <VL53L1_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 80080ac:	893b      	ldrh	r3, [r7, #8]
 80080ae:	425b      	negs	r3, r3
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	837b      	strh	r3, [r7, #26]

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 80080b4:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80080b8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80080bc:	4413      	add	r3, r2
 80080be:	015b      	lsls	r3, r3, #5
 80080c0:	617b      	str	r3, [r7, #20]

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	4a13      	ldr	r2, [pc, #76]	@ (8008114 <VL53L1_calc_range_ignore_threshold+0xc0>)
 80080c6:	fb82 1203 	smull	r1, r2, r2, r3
 80080ca:	1192      	asrs	r2, r2, #6
 80080cc:	17db      	asrs	r3, r3, #31
 80080ce:	1ad3      	subs	r3, r2, r3
 80080d0:	617b      	str	r3, [r7, #20]

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 80080d2:	697a      	ldr	r2, [r7, #20]
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	4413      	add	r3, r2
 80080d8:	617b      	str	r3, [r7, #20]

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 80080da:	79fa      	ldrb	r2, [r7, #7]
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	fb02 f303 	mul.w	r3, r2, r3
 80080e2:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	3310      	adds	r3, #16
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	da00      	bge.n	80080ee <VL53L1_calc_range_ignore_threshold+0x9a>
 80080ec:	331f      	adds	r3, #31
 80080ee:	115b      	asrs	r3, r3, #5
 80080f0:	617b      	str	r3, [r7, #20]

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080f8:	db03      	blt.n	8008102 <VL53L1_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 80080fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80080fe:	83fb      	strh	r3, [r7, #30]
 8008100:	e001      	b.n	8008106 <VL53L1_calc_range_ignore_threshold+0xb2>
	} else {
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	83fb      	strh	r3, [r7, #30]
			range_ignore_thresh_kcps);
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 8008106:	8bfb      	ldrh	r3, [r7, #30]
}
 8008108:	4618      	mov	r0, r3
 800810a:	3724      	adds	r7, #36	@ 0x24
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr
 8008114:	10624dd3 	.word	0x10624dd3

08008118 <VL53L1_calc_timeout_mclks>:


uint32_t VL53L1_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 8008118:	b480      	push	{r7}
 800811a:	b085      	sub	sp, #20
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
 8008120:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 8008122:	2300      	movs	r3, #0
 8008124:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	031a      	lsls	r2, r3, #12
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	085b      	lsrs	r3, r3, #1
 800812e:	441a      	add	r2, r3
	timeout_mclks   =
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	fbb2 f3f3 	udiv	r3, r2, r3
 8008136:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 8008138:	68fb      	ldr	r3, [r7, #12]
}
 800813a:	4618      	mov	r0, r3
 800813c:	3714      	adds	r7, #20
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr

08008146 <VL53L1_calc_encoded_timeout>:


uint16_t VL53L1_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 8008146:	b580      	push	{r7, lr}
 8008148:	b084      	sub	sp, #16
 800814a:	af00      	add	r7, sp, #0
 800814c:	6078      	str	r0, [r7, #4]
 800814e:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 8008150:	2300      	movs	r3, #0
 8008152:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 8008154:	2300      	movs	r3, #0
 8008156:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
		VL53L1_calc_timeout_mclks(timeout_us, macro_period_us);
 8008158:	6839      	ldr	r1, [r7, #0]
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f7ff ffdc 	bl	8008118 <VL53L1_calc_timeout_mclks>
 8008160:	60f8      	str	r0, [r7, #12]

	timeout_encoded =
		VL53L1_encode_timeout(timeout_mclks);
 8008162:	68f8      	ldr	r0, [r7, #12]
 8008164:	f000 f860 	bl	8008228 <VL53L1_encode_timeout>
 8008168:	4603      	mov	r3, r0
 800816a:	817b      	strh	r3, [r7, #10]
			timeout_encoded, timeout_encoded);
#endif

	LOG_FUNCTION_END(0);

	return timeout_encoded;
 800816c:	897b      	ldrh	r3, [r7, #10]
}
 800816e:	4618      	mov	r0, r3
 8008170:	3710      	adds	r7, #16
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}

08008176 <VL53L1_calc_timeout_us>:


uint32_t VL53L1_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 8008176:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800817a:	b087      	sub	sp, #28
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_us     = 0;
 8008182:	2100      	movs	r1, #0
 8008184:	6179      	str	r1, [r7, #20]
	uint64_t tmp            = 0;
 8008186:	f04f 0000 	mov.w	r0, #0
 800818a:	f04f 0100 	mov.w	r1, #0
 800818e:	e9c7 0102 	strd	r0, r1, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 8008192:	6879      	ldr	r1, [r7, #4]
 8008194:	2000      	movs	r0, #0
 8008196:	4688      	mov	r8, r1
 8008198:	4681      	mov	r9, r0
 800819a:	6839      	ldr	r1, [r7, #0]
 800819c:	2000      	movs	r0, #0
 800819e:	460c      	mov	r4, r1
 80081a0:	4605      	mov	r5, r0
 80081a2:	fb04 f009 	mul.w	r0, r4, r9
 80081a6:	fb08 f105 	mul.w	r1, r8, r5
 80081aa:	4401      	add	r1, r0
 80081ac:	fba8 2304 	umull	r2, r3, r8, r4
 80081b0:	4419      	add	r1, r3
 80081b2:	460b      	mov	r3, r1
 80081b4:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80081b8:	e9c7 2302 	strd	r2, r3, [r7, #8]
	tmp += 0x00800;
 80081bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80081c0:	f512 6a00 	adds.w	sl, r2, #2048	@ 0x800
 80081c4:	f143 0b00 	adc.w	fp, r3, #0
 80081c8:	e9c7 ab02 	strd	sl, fp, [r7, #8]
	tmp  = tmp >> 12;
 80081cc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80081d0:	f04f 0200 	mov.w	r2, #0
 80081d4:	f04f 0300 	mov.w	r3, #0
 80081d8:	0b02      	lsrs	r2, r0, #12
 80081da:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80081de:	0b0b      	lsrs	r3, r1, #12
 80081e0:	e9c7 2302 	strd	r2, r3, [r7, #8]

	timeout_us = (uint32_t)tmp;
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	617b      	str	r3, [r7, #20]
			timeout_us, timeout_us);
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
 80081e8:	697b      	ldr	r3, [r7, #20]
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	371c      	adds	r7, #28
 80081ee:	46bd      	mov	sp, r7
 80081f0:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80081f4:	4770      	bx	lr

080081f6 <VL53L1_calc_decoded_timeout_us>:
}

uint32_t VL53L1_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b084      	sub	sp, #16
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	4603      	mov	r3, r0
 80081fe:	6039      	str	r1, [r7, #0]
 8008200:	80fb      	strh	r3, [r7, #6]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks  = 0;
 8008202:	2300      	movs	r3, #0
 8008204:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 8008206:	2300      	movs	r3, #0
 8008208:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
		VL53L1_decode_timeout(timeout_encoded);
 800820a:	88fb      	ldrh	r3, [r7, #6]
 800820c:	4618      	mov	r0, r3
 800820e:	f000 f835 	bl	800827c <VL53L1_decode_timeout>
 8008212:	60f8      	str	r0, [r7, #12]

	timeout_us    =
		VL53L1_calc_timeout_us(timeout_mclks, macro_period_us);
 8008214:	6839      	ldr	r1, [r7, #0]
 8008216:	68f8      	ldr	r0, [r7, #12]
 8008218:	f7ff ffad 	bl	8008176 <VL53L1_calc_timeout_us>
 800821c:	60b8      	str	r0, [r7, #8]

	LOG_FUNCTION_END(0);

	return timeout_us;
 800821e:	68bb      	ldr	r3, [r7, #8]
}
 8008220:	4618      	mov	r0, r3
 8008222:	3710      	adds	r7, #16
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <VL53L1_encode_timeout>:


uint16_t VL53L1_encode_timeout(uint32_t timeout_mclks)
{
 8008228:	b480      	push	{r7}
 800822a:	b087      	sub	sp, #28
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
	/*
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8008230:	2300      	movs	r3, #0
 8008232:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8008234:	2300      	movs	r3, #0
 8008236:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8008238:	2300      	movs	r3, #0
 800823a:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d015      	beq.n	800826e <VL53L1_encode_timeout+0x46>
		ls_byte = timeout_mclks - 1;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	3b01      	subs	r3, #1
 8008246:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8008248:	e005      	b.n	8008256 <VL53L1_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	085b      	lsrs	r3, r3, #1
 800824e:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8008250:	89fb      	ldrh	r3, [r7, #14]
 8008252:	3301      	adds	r3, #1
 8008254:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8008256:	693b      	ldr	r3, [r7, #16]
 8008258:	2bff      	cmp	r3, #255	@ 0xff
 800825a:	d8f6      	bhi.n	800824a <VL53L1_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800825c:	89fb      	ldrh	r3, [r7, #14]
 800825e:	021b      	lsls	r3, r3, #8
 8008260:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	b29b      	uxth	r3, r3
 8008266:	b2db      	uxtb	r3, r3
 8008268:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800826a:	4413      	add	r3, r2
 800826c:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800826e:	8afb      	ldrh	r3, [r7, #22]
}
 8008270:	4618      	mov	r0, r3
 8008272:	371c      	adds	r7, #28
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr

0800827c <VL53L1_decode_timeout>:


uint32_t VL53L1_decode_timeout(uint16_t encoded_timeout)
{
 800827c:	b480      	push	{r7}
 800827e:	b085      	sub	sp, #20
 8008280:	af00      	add	r7, sp, #0
 8008282:	4603      	mov	r3, r0
 8008284:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decode 16-bit timeout register value
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8008286:	2300      	movs	r3, #0
 8008288:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800828a:	88fb      	ldrh	r3, [r7, #6]
 800828c:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800828e:	88fa      	ldrh	r2, [r7, #6]
 8008290:	0a12      	lsrs	r2, r2, #8
 8008292:	b292      	uxth	r2, r2
 8008294:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8008296:	3301      	adds	r3, #1
 8008298:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800829a:	68fb      	ldr	r3, [r7, #12]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3714      	adds	r7, #20
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b088      	sub	sp, #32
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	607a      	str	r2, [r7, #4]
 80082b4:	807b      	strh	r3, [r7, #2]
	 * into the appropriate register values
	 *
	 * Must also be run after the VCSEL period settings are changed
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80082b6:	2300      	movs	r3, #0
 80082b8:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 80082ba:	2300      	movs	r3, #0
 80082bc:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 80082be:	2300      	movs	r3, #0
 80082c0:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 80082c2:	2300      	movs	r3, #0
 80082c4:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 80082c6:	887b      	ldrh	r3, [r7, #2]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d102      	bne.n	80082d2 <VL53L1_calc_timeout_register_values+0x2a>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 80082cc:	23f1      	movs	r3, #241	@ 0xf1
 80082ce:	77fb      	strb	r3, [r7, #31]
 80082d0:	e05d      	b.n	800838e <VL53L1_calc_timeout_register_values+0xe6>
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 80082d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082d4:	799a      	ldrb	r2, [r3, #6]
 80082d6:	887b      	ldrh	r3, [r7, #2]
 80082d8:	4611      	mov	r1, r2
 80082da:	4618      	mov	r0, r3
 80082dc:	f7ff fe8b 	bl	8007ff6 <VL53L1_calc_macro_period_us>
 80082e0:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
			VL53L1_calc_timeout_mclks(
 80082e2:	6979      	ldr	r1, [r7, #20]
 80082e4:	68f8      	ldr	r0, [r7, #12]
 80082e6:	f7ff ff17 	bl	8008118 <VL53L1_calc_timeout_mclks>
 80082ea:	61b8      	str	r0, [r7, #24]
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 80082ec:	69bb      	ldr	r3, [r7, #24]
 80082ee:	2bff      	cmp	r3, #255	@ 0xff
 80082f0:	d901      	bls.n	80082f6 <VL53L1_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 80082f2:	23ff      	movs	r3, #255	@ 0xff
 80082f4:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 80082f6:	69bb      	ldr	r3, [r7, #24]
 80082f8:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 80082fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082fc:	71da      	strb	r2, [r3, #7]

		/*  Update MM Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 80082fe:	6979      	ldr	r1, [r7, #20]
 8008300:	68b8      	ldr	r0, [r7, #8]
 8008302:	f7ff ff20 	bl	8008146 <VL53L1_calc_encoded_timeout>
 8008306:	4603      	mov	r3, r0
 8008308:	827b      	strh	r3, [r7, #18]
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800830a:	8a7b      	ldrh	r3, [r7, #18]
 800830c:	0a1b      	lsrs	r3, r3, #8
 800830e:	b29b      	uxth	r3, r3
 8008310:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 8008312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008314:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 8008316:	8a7b      	ldrh	r3, [r7, #18]
 8008318:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 800831a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800831c:	705a      	strb	r2, [r3, #1]

		/* Update Range Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 800831e:	6979      	ldr	r1, [r7, #20]
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f7ff ff10 	bl	8008146 <VL53L1_calc_encoded_timeout>
 8008326:	4603      	mov	r3, r0
 8008328:	827b      	strh	r3, [r7, #18]
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800832a:	8a7b      	ldrh	r3, [r7, #18]
 800832c:	0a1b      	lsrs	r3, r3, #8
 800832e:	b29b      	uxth	r3, r3
 8008330:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 8008332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008334:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 8008336:	8a7b      	ldrh	r3, [r7, #18]
 8008338:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 800833a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800833c:	715a      	strb	r2, [r3, #5]

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800833e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008340:	7a5a      	ldrb	r2, [r3, #9]
 8008342:	887b      	ldrh	r3, [r7, #2]
 8008344:	4611      	mov	r1, r2
 8008346:	4618      	mov	r0, r3
 8008348:	f7ff fe55 	bl	8007ff6 <VL53L1_calc_macro_period_us>
 800834c:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
				VL53L1_calc_encoded_timeout(
 800834e:	6979      	ldr	r1, [r7, #20]
 8008350:	68b8      	ldr	r0, [r7, #8]
 8008352:	f7ff fef8 	bl	8008146 <VL53L1_calc_encoded_timeout>
 8008356:	4603      	mov	r3, r0
 8008358:	827b      	strh	r3, [r7, #18]
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800835a:	8a7b      	ldrh	r3, [r7, #18]
 800835c:	0a1b      	lsrs	r3, r3, #8
 800835e:	b29b      	uxth	r3, r3
 8008360:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 8008362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008364:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 8008366:	8a7b      	ldrh	r3, [r7, #18]
 8008368:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 800836a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800836c:	70da      	strb	r2, [r3, #3]

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 800836e:	6979      	ldr	r1, [r7, #20]
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f7ff fee8 	bl	8008146 <VL53L1_calc_encoded_timeout>
 8008376:	4603      	mov	r3, r0
 8008378:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800837a:	8a7b      	ldrh	r3, [r7, #18]
 800837c:	0a1b      	lsrs	r3, r3, #8
 800837e:	b29b      	uxth	r3, r3
 8008380:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 8008382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008384:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 8008386:	8a7b      	ldrh	r3, [r7, #18]
 8008388:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 800838a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800838c:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 800838e:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8008392:	4618      	mov	r0, r3
 8008394:	3720      	adds	r7, #32
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}

0800839a <VL53L1_encode_row_col>:

void VL53L1_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 800839a:	b480      	push	{r7}
 800839c:	b083      	sub	sp, #12
 800839e:	af00      	add	r7, sp, #0
 80083a0:	4603      	mov	r3, r0
 80083a2:	603a      	str	r2, [r7, #0]
 80083a4:	71fb      	strb	r3, [r7, #7]
 80083a6:	460b      	mov	r3, r1
 80083a8:	71bb      	strb	r3, [r7, #6]
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 80083aa:	79fb      	ldrb	r3, [r7, #7]
 80083ac:	2b07      	cmp	r3, #7
 80083ae:	d90a      	bls.n	80083c6 <VL53L1_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 80083b0:	79bb      	ldrb	r3, [r7, #6]
 80083b2:	00db      	lsls	r3, r3, #3
 80083b4:	b2da      	uxtb	r2, r3
 80083b6:	79fb      	ldrb	r3, [r7, #7]
 80083b8:	1ad3      	subs	r3, r2, r3
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	3b71      	subs	r3, #113	@ 0x71
 80083be:	b2da      	uxtb	r2, r3
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	701a      	strb	r2, [r3, #0]
	} else {
		*pspad_number = ((15-col) << 3) + row;
	}
}
 80083c4:	e00a      	b.n	80083dc <VL53L1_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 80083c6:	79bb      	ldrb	r3, [r7, #6]
 80083c8:	f1c3 030f 	rsb	r3, r3, #15
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	00db      	lsls	r3, r3, #3
 80083d0:	b2da      	uxtb	r2, r3
 80083d2:	79fb      	ldrb	r3, [r7, #7]
 80083d4:	4413      	add	r3, r2
 80083d6:	b2da      	uxtb	r2, r3
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	701a      	strb	r2, [r3, #0]
}
 80083dc:	bf00      	nop
 80083de:	370c      	adds	r7, #12
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <VL53L1_decode_zone_size>:

void VL53L1_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	4603      	mov	r3, r0
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]
 80083f4:	73fb      	strb	r3, [r7, #15]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 80083f6:	7bfb      	ldrb	r3, [r7, #15]
 80083f8:	091b      	lsrs	r3, r3, #4
 80083fa:	b2da      	uxtb	r2, r3
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 8008400:	7bfb      	ldrb	r3, [r7, #15]
 8008402:	f003 030f 	and.w	r3, r3, #15
 8008406:	b2da      	uxtb	r2, r3
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	701a      	strb	r2, [r3, #0]

}
 800840c:	bf00      	nop
 800840e:	3714      	adds	r7, #20
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr

08008418 <VL53L1_encode_zone_size>:

void VL53L1_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 8008418:	b480      	push	{r7}
 800841a:	b083      	sub	sp, #12
 800841c:	af00      	add	r7, sp, #0
 800841e:	4603      	mov	r3, r0
 8008420:	603a      	str	r2, [r7, #0]
 8008422:	71fb      	strb	r3, [r7, #7]
 8008424:	460b      	mov	r3, r1
 8008426:	71bb      	strb	r3, [r7, #6]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 8008428:	79bb      	ldrb	r3, [r7, #6]
 800842a:	011b      	lsls	r3, r3, #4
 800842c:	b2da      	uxtb	r2, r3
 800842e:	79fb      	ldrb	r3, [r7, #7]
 8008430:	4413      	add	r3, r2
 8008432:	b2da      	uxtb	r2, r3
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	701a      	strb	r2, [r3, #0]

}
 8008438:	bf00      	nop
 800843a:	370c      	adds	r7, #12
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <VL53L1_low_power_auto_data_init>:
/* Start Patch_LowPowerAutoMode */

VL53L1_Error VL53L1_low_power_auto_data_init(
	VL53L1_DEV                          Dev
	)
{
 8008444:	b480      	push	{r7}
 8008446:	b085      	sub	sp, #20
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes internal data structures for low power auto mode
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800844c:	2300      	movs	r3, #0
 800844e:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	2203      	movs	r2, #3
 8008458:	f883 22e4 	strb.w	r2, [r3, #740]	@ 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	2200      	movs	r2, #0
 8008460:	f883 22e5 	strb.w	r2, [r3, #741]	@ 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	2200      	movs	r2, #0
 8008468:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	2200      	movs	r2, #0
 8008470:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	2200      	movs	r2, #0
 8008478:	f883 22e8 	strb.w	r2, [r3, #744]	@ 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	2200      	movs	r2, #0
 8008480:	f883 22e9 	strb.w	r2, [r3, #745]	@ 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	2200      	movs	r2, #0
 8008488:	f883 22ea 	strb.w	r2, [r3, #746]	@ 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	2200      	movs	r2, #0
 8008490:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	2200      	movs	r2, #0
 8008498:	f8a3 22f0 	strh.w	r2, [r3, #752]	@ 0x2f0

	LOG_FUNCTION_END(status);

	return status;
 800849c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	3714      	adds	r7, #20
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr

080084ac <VL53L1_config_low_power_auto_mode>:
VL53L1_Error VL53L1_config_low_power_auto_mode(
	VL53L1_general_config_t   *pgeneral,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_low_power_auto_data_t *plpadata
	)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b087      	sub	sp, #28
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	60f8      	str	r0, [r7, #12]
 80084b4:	60b9      	str	r1, [r7, #8]
 80084b6:	607a      	str	r2, [r7, #4]
	/*
	 * Initializes configs for when low power auto presets are selected
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80084b8:	2300      	movs	r3, #0
 80084ba:	75fb      	strb	r3, [r7, #23]
	SUPPRESS_UNUSED_WARNING(pgeneral);

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2201      	movs	r2, #1
 80084c0:	705a      	strb	r2, [r3, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2200      	movs	r2, #0
 80084c6:	709a      	strb	r2, [r3, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	229b      	movs	r2, #155	@ 0x9b
 80084cc:	745a      	strb	r2, [r3, #17]
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	LOG_FUNCTION_END(status);

	return status;
 80084ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	371c      	adds	r7, #28
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr

080084de <VL53L1_low_power_auto_setup_manual_calibration>:

VL53L1_Error VL53L1_low_power_auto_setup_manual_calibration(
	VL53L1_DEV        Dev)
{
 80084de:	b480      	push	{r7}
 80084e0:	b085      	sub	sp, #20
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	6078      	str	r0, [r7, #4]
	/*
	 * Setup ranges after the first one in low power auto mode by turning
	 * off FW calibration steps and programming static values
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80084ea:	2300      	movs	r3, #0
 80084ec:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");

	/* save original vhv configs */
	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f893 2163 	ldrb.w	r2, [r3, #355]	@ 0x163
	pdev->low_power_auto_data.saved_vhv_init =
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f883 22e8 	strb.w	r2, [r3, #744]	@ 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	f893 2160 	ldrb.w	r2, [r3, #352]	@ 0x160
	pdev->low_power_auto_data.saved_vhv_timeout =
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f883 22e9 	strb.w	r2, [r3, #745]	@ 0x2e9

	/* disable VHV init */
	pdev->stat_nvm.vhv_config__init &= 0x7F;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f893 3163 	ldrb.w	r3, [r3, #355]	@ 0x163
 800850c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008510:	b2da      	uxtb	r2, r3
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163
	/* set loop bound to tuning param */
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800851e:	f003 0303 	and.w	r3, r3, #3
 8008522:	b2da      	uxtb	r2, r3
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f893 32e4 	ldrb.w	r3, [r3, #740]	@ 0x2e4
 800852a:	009b      	lsls	r3, r3, #2
 800852c:	b2db      	uxtb	r3, r3
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800852e:	4413      	add	r3, r2
 8008530:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160
	/* override phasecal */
	pdev->gen_cfg.phasecal_config__override = 0x01;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2201      	movs	r2, #1
 800853c:	f883 218d 	strb.w	r2, [r3, #397]	@ 0x18d
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f893 22ae 	ldrb.w	r2, [r3, #686]	@ 0x2ae
	pdev->low_power_auto_data.first_run_phasecal_result =
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f883 22ea 	strb.w	r2, [r3, #746]	@ 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
		pdev->low_power_auto_data.first_run_phasecal_result;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	f893 22ea 	ldrb.w	r2, [r3, #746]	@ 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f883 2187 	strb.w	r2, [r3, #391]	@ 0x187

	LOG_FUNCTION_END(status);

	return status;
 8008558:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800855c:	4618      	mov	r0, r3
 800855e:	3714      	adds	r7, #20
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <VL53L1_calc_pll_period_us>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53L1_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 8008568:	b480      	push	{r7}
 800856a:	b085      	sub	sp, #20
 800856c:	af00      	add	r7, sp, #0
 800856e:	4603      	mov	r3, r0
 8008570:	80fb      	strh	r3, [r7, #6]
	 *  ->  only the 18 LS bits are used
	 *
	 *  2^30 = (2^24) (1.0us) * 4096 (2^12) / 64 (PLL Multiplier)
	 */

	uint32_t  pll_period_us        = 0;
 8008572:	2300      	movs	r3, #0
 8008574:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	pll_period_us = (0x01 << 30) / fast_osc_frequency;
 8008576:	88fb      	ldrh	r3, [r7, #6]
 8008578:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800857c:	fb92 f3f3 	sdiv	r3, r2, r3
 8008580:	60fb      	str	r3, [r7, #12]
			pll_period_us);
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
 8008582:	68fb      	ldr	r3, [r7, #12]
}
 8008584:	4618      	mov	r0, r3
 8008586:	3714      	adds	r7, #20
 8008588:	46bd      	mov	sp, r7
 800858a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858e:	4770      	bx	lr

08008590 <VL53L1_decode_vcsel_period>:
	return range_mm;
}
#endif

uint8_t VL53L1_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8008590:	b480      	push	{r7}
 8008592:	b085      	sub	sp, #20
 8008594:	af00      	add	r7, sp, #0
 8008596:	4603      	mov	r3, r0
 8008598:	71fb      	strb	r3, [r7, #7]
	/*
	 * Converts the encoded VCSEL period register value into
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800859a:	2300      	movs	r3, #0
 800859c:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800859e:	79fb      	ldrb	r3, [r7, #7]
 80085a0:	3301      	adds	r3, #1
 80085a2:	b2db      	uxtb	r3, r3
 80085a4:	005b      	lsls	r3, r3, #1
 80085a6:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 80085a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3714      	adds	r7, #20
 80085ae:	46bd      	mov	sp, r7
 80085b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b4:	4770      	bx	lr

080085b6 <VL53L1_decode_row_col>:

void VL53L1_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 80085b6:	b480      	push	{r7}
 80085b8:	b085      	sub	sp, #20
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	4603      	mov	r3, r0
 80085be:	60b9      	str	r1, [r7, #8]
 80085c0:	607a      	str	r2, [r7, #4]
 80085c2:	73fb      	strb	r3, [r7, #15]
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 80085c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	da10      	bge.n	80085ee <VL53L1_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 80085cc:	7bfb      	ldrb	r3, [r7, #15]
 80085ce:	43db      	mvns	r3, r3
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	f003 0307 	and.w	r3, r3, #7
 80085d6:	b2db      	uxtb	r3, r3
 80085d8:	3308      	adds	r3, #8
 80085da:	b2da      	uxtb	r2, r3
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 80085e0:	7bfb      	ldrb	r3, [r7, #15]
 80085e2:	3b80      	subs	r3, #128	@ 0x80
 80085e4:	10db      	asrs	r3, r3, #3
 80085e6:	b2da      	uxtb	r2, r3
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 80085ec:	e00c      	b.n	8008608 <VL53L1_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 80085ee:	7bfb      	ldrb	r3, [r7, #15]
 80085f0:	f003 0307 	and.w	r3, r3, #7
 80085f4:	b2da      	uxtb	r2, r3
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 80085fa:	7bfb      	ldrb	r3, [r7, #15]
 80085fc:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8008600:	10db      	asrs	r3, r3, #3
 8008602:	b2da      	uxtb	r2, r3
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	701a      	strb	r2, [r3, #0]
}
 8008608:	bf00      	nop
 800860a:	3714      	adds	r7, #20
 800860c:	46bd      	mov	sp, r7
 800860e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008612:	4770      	bx	lr

08008614 <VL53L1_i2c_encode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_static_nvm_managed(
	VL53L1_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b086      	sub	sp, #24
 8008618:	af00      	add	r7, sp, #0
 800861a:	60f8      	str	r0, [r7, #12]
 800861c:	460b      	mov	r3, r1
 800861e:	607a      	str	r2, [r7, #4]
 8008620:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008622:	2300      	movs	r3, #0
 8008624:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8008626:	897b      	ldrh	r3, [r7, #10]
 8008628:	2b0a      	cmp	r3, #10
 800862a:	d802      	bhi.n	8008632 <VL53L1_i2c_encode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800862c:	f06f 0309 	mvn.w	r3, #9
 8008630:	e047      	b.n	80086c2 <VL53L1_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	781b      	ldrb	r3, [r3, #0]
 8008636:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800863a:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 8008648:	f002 020f 	and.w	r2, r2, #15
 800864c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800864e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 8008658:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800865c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800865e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 8008668:	f002 0203 	and.w	r2, r2, #3
 800866c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800866e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->ana_config__fast_osc__trim & 0x7F;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 8008678:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800867c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800867e:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	88d8      	ldrh	r0, [r3, #6]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	3305      	adds	r3, #5
 8008688:	461a      	mov	r2, r3
 800868a:	2102      	movs	r1, #2
 800868c:	f7ff fb77 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 8008694:	68fa      	ldr	r2, [r7, #12]
 8008696:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 8008698:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 800869e:	68fa      	ldr	r2, [r7, #12]
 80086a0:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 80086a2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->vhv_config__offset & 0x3F;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 80086ac:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80086b0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 80086b2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 80086b8:	68fa      	ldr	r2, [r7, #12]
 80086ba:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 80086bc:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 80086be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3718      	adds	r7, #24
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}

080086ca <VL53L1_i2c_decode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_static_nvm_managed_t  *pdata)
{
 80086ca:	b580      	push	{r7, lr}
 80086cc:	b086      	sub	sp, #24
 80086ce:	af00      	add	r7, sp, #0
 80086d0:	4603      	mov	r3, r0
 80086d2:	60b9      	str	r1, [r7, #8]
 80086d4:	607a      	str	r2, [r7, #4]
 80086d6:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_static_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80086d8:	2300      	movs	r3, #0
 80086da:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 80086dc:	89fb      	ldrh	r3, [r7, #14]
 80086de:	2b0a      	cmp	r3, #10
 80086e0:	d802      	bhi.n	80086e8 <VL53L1_i2c_decode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80086e2:	f06f 0309 	mvn.w	r3, #9
 80086e6:	e046      	b.n	8008776 <VL53L1_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086f0:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	3301      	adds	r3, #1
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	f003 030f 	and.w	r3, r3, #15
 8008700:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	3302      	adds	r3, #2
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008710:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	3303      	adds	r3, #3
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	f003 0303 	and.w	r3, r3, #3
 8008720:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	3304      	adds	r3, #4
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008730:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	3305      	adds	r3, #5
 800873a:	4619      	mov	r1, r3
 800873c:	2002      	movs	r0, #2
 800873e:	f7ff fb49 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 8008742:	4603      	mov	r3, r0
 8008744:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	79da      	ldrb	r2, [r3, #7]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	7a1a      	ldrb	r2, [r3, #8]
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	3309      	adds	r3, #9
 800875e:	781b      	ldrb	r3, [r3, #0]
 8008760:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008764:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	7a9a      	ldrb	r2, [r3, #10]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 8008772:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008776:	4618      	mov	r0, r3
 8008778:	3718      	adds	r7, #24
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}

0800877e <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800877e:	b580      	push	{r7, lr}
 8008780:	b086      	sub	sp, #24
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
 8008786:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_static_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008788:	2300      	movs	r3, #0
 800878a:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800878c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d108      	bne.n	80087a6 <VL53L1_get_static_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 8008794:	f107 020c 	add.w	r2, r7, #12
 8008798:	230b      	movs	r3, #11
 800879a:	2101      	movs	r1, #1
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f001 f8e7 	bl	8009970 <VL53L1_ReadMulti>
 80087a2:	4603      	mov	r3, r0
 80087a4:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 80087a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d108      	bne.n	80087c0 <VL53L1_get_static_nvm_managed+0x42>
		status = VL53L1_i2c_decode_static_nvm_managed(
 80087ae:	f107 030c 	add.w	r3, r7, #12
 80087b2:	683a      	ldr	r2, [r7, #0]
 80087b4:	4619      	mov	r1, r3
 80087b6:	200b      	movs	r0, #11
 80087b8:	f7ff ff87 	bl	80086ca <VL53L1_i2c_decode_static_nvm_managed>
 80087bc:	4603      	mov	r3, r0
 80087be:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 80087c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3718      	adds	r7, #24
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <VL53L1_i2c_encode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_customer_nvm_managed(
	VL53L1_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b086      	sub	sp, #24
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	460b      	mov	r3, r1
 80087d6:	607a      	str	r2, [r7, #4]
 80087d8:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_customer_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80087da:	2300      	movs	r3, #0
 80087dc:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 80087de:	897b      	ldrh	r3, [r7, #10]
 80087e0:	2b16      	cmp	r3, #22
 80087e2:	d802      	bhi.n	80087ea <VL53L1_i2c_encode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80087e4:	f06f 0309 	mvn.w	r3, #9
 80087e8:	e076      	b.n	80088d8 <VL53L1_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 80087f6:	68fa      	ldr	r2, [r7, #12]
 80087f8:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 80087fa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 8008800:	68fa      	ldr	r2, [r7, #12]
 8008802:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 8008804:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 800880a:	68fa      	ldr	r2, [r7, #12]
 800880c:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800880e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 8008818:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 8008822:	f002 020f 	and.w	r2, r2, #15
 8008826:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 8008828:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 800882e:	68fa      	ldr	r2, [r7, #12]
 8008830:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 8008832:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800883c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008840:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 8008842:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->ref_spad_man__ref_location & 0x3;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 800884c:	f002 0203 	and.w	r2, r2, #3
 8008850:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 8008852:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	8958      	ldrh	r0, [r3, #10]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	3309      	adds	r3, #9
 800885c:	461a      	mov	r2, r3
 800885e:	2102      	movs	r1, #2
 8008860:	f7ff fa8d 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	330b      	adds	r3, #11
 800886e:	461a      	mov	r2, r3
 8008870:	2102      	movs	r1, #2
 8008872:	f7ff facf 	bl	8007e14 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	330d      	adds	r3, #13
 8008880:	461a      	mov	r2, r3
 8008882:	2102      	movs	r1, #2
 8008884:	f7ff fac6 	bl	8007e14 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	8a18      	ldrh	r0, [r3, #16]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	330f      	adds	r3, #15
 8008890:	461a      	mov	r2, r3
 8008892:	2102      	movs	r1, #2
 8008894:	f7ff fa73 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53L1_i2c_encode_int16_t(
 800889e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80088a2:	b218      	sxth	r0, r3
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	3311      	adds	r3, #17
 80088a8:	461a      	mov	r2, r3
 80088aa:	2102      	movs	r1, #2
 80088ac:	f7ff fab2 	bl	8007e14 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	3313      	adds	r3, #19
 80088ba:	461a      	mov	r2, r3
 80088bc:	2102      	movs	r1, #2
 80088be:	f7ff faa9 	bl	8007e14 <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	3315      	adds	r3, #21
 80088cc:	461a      	mov	r2, r3
 80088ce:	2102      	movs	r1, #2
 80088d0:	f7ff faa0 	bl	8007e14 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 80088d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3718      	adds	r7, #24
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}

080088e0 <VL53L1_i2c_decode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b086      	sub	sp, #24
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	4603      	mov	r3, r0
 80088e8:	60b9      	str	r1, [r7, #8]
 80088ea:	607a      	str	r2, [r7, #4]
 80088ec:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_customer_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80088ee:	2300      	movs	r3, #0
 80088f0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 80088f2:	89fb      	ldrh	r3, [r7, #14]
 80088f4:	2b16      	cmp	r3, #22
 80088f6:	d802      	bhi.n	80088fe <VL53L1_i2c_decode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80088f8:	f06f 0309 	mvn.w	r3, #9
 80088fc:	e079      	b.n	80089f2 <VL53L1_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	785a      	ldrb	r2, [r3, #1]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	789a      	ldrb	r2, [r3, #2]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	78da      	ldrb	r2, [r3, #3]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	791a      	ldrb	r2, [r3, #4]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	3305      	adds	r3, #5
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	f003 030f 	and.w	r3, r3, #15
 8008930:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	799a      	ldrb	r2, [r3, #6]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	3307      	adds	r3, #7
 8008942:	781b      	ldrb	r3, [r3, #0]
 8008944:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008948:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	3308      	adds	r3, #8
 8008952:	781b      	ldrb	r3, [r3, #0]
 8008954:	f003 0303 	and.w	r3, r3, #3
 8008958:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	3309      	adds	r3, #9
 8008962:	4619      	mov	r1, r3
 8008964:	2002      	movs	r0, #2
 8008966:	f7ff fa35 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 800896a:	4603      	mov	r3, r0
 800896c:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	330b      	adds	r3, #11
 8008976:	4619      	mov	r1, r3
 8008978:	2002      	movs	r0, #2
 800897a:	f7ff fa77 	bl	8007e6c <VL53L1_i2c_decode_int16_t>
 800897e:	4603      	mov	r3, r0
 8008980:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	330d      	adds	r3, #13
 800898a:	4619      	mov	r1, r3
 800898c:	2002      	movs	r0, #2
 800898e:	f7ff fa6d 	bl	8007e6c <VL53L1_i2c_decode_int16_t>
 8008992:	4603      	mov	r3, r0
 8008994:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	330f      	adds	r3, #15
 800899e:	4619      	mov	r1, r3
 80089a0:	2002      	movs	r0, #2
 80089a2:	f7ff fa17 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 80089a6:	4603      	mov	r3, r0
 80089a8:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	3311      	adds	r3, #17
 80089b2:	4619      	mov	r1, r3
 80089b4:	2002      	movs	r0, #2
 80089b6:	f7ff fa59 	bl	8007e6c <VL53L1_i2c_decode_int16_t>
 80089ba:	4603      	mov	r3, r0
 80089bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80089c0:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	3313      	adds	r3, #19
 80089ca:	4619      	mov	r1, r3
 80089cc:	2002      	movs	r0, #2
 80089ce:	f7ff fa4d 	bl	8007e6c <VL53L1_i2c_decode_int16_t>
 80089d2:	4603      	mov	r3, r0
 80089d4:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	3315      	adds	r3, #21
 80089de:	4619      	mov	r1, r3
 80089e0:	2002      	movs	r0, #2
 80089e2:	f7ff fa43 	bl	8007e6c <VL53L1_i2c_decode_int16_t>
 80089e6:	4603      	mov	r3, r0
 80089e8:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 80089ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3718      	adds	r7, #24
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}

080089fa <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 80089fa:	b580      	push	{r7, lr}
 80089fc:	b088      	sub	sp, #32
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
 8008a02:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_customer_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008a04:	2300      	movs	r3, #0
 8008a06:	77fb      	strb	r3, [r7, #31]
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8008a08:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d108      	bne.n	8008a22 <VL53L1_get_customer_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 8008a10:	f107 0208 	add.w	r2, r7, #8
 8008a14:	2317      	movs	r3, #23
 8008a16:	210d      	movs	r1, #13
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f000 ffa9 	bl	8009970 <VL53L1_ReadMulti>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8008a22:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d108      	bne.n	8008a3c <VL53L1_get_customer_nvm_managed+0x42>
		status = VL53L1_i2c_decode_customer_nvm_managed(
 8008a2a:	f107 0308 	add.w	r3, r7, #8
 8008a2e:	683a      	ldr	r2, [r7, #0]
 8008a30:	4619      	mov	r1, r3
 8008a32:	2017      	movs	r0, #23
 8008a34:	f7ff ff54 	bl	80088e0 <VL53L1_i2c_decode_customer_nvm_managed>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	77fb      	strb	r3, [r7, #31]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 8008a3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3720      	adds	r7, #32
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}

08008a48 <VL53L1_i2c_encode_static_config>:

VL53L1_Error VL53L1_i2c_encode_static_config(
	VL53L1_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b086      	sub	sp, #24
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	60f8      	str	r0, [r7, #12]
 8008a50:	460b      	mov	r3, r1
 8008a52:	607a      	str	r2, [r7, #4]
 8008a54:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_config_t into a I2C write buffer
	 * Buffer must be at least 32 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008a56:	2300      	movs	r3, #0
 8008a58:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 8008a5a:	897b      	ldrh	r3, [r7, #10]
 8008a5c:	2b1f      	cmp	r3, #31
 8008a5e:	d802      	bhi.n	8008a66 <VL53L1_i2c_encode_static_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8008a60:	f06f 0309 	mvn.w	r3, #9
 8008a64:	e0cf      	b.n	8008c06 <VL53L1_i2c_encode_static_config+0x1be>

	VL53L1_i2c_encode_uint16_t(
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	881b      	ldrh	r3, [r3, #0]
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	2102      	movs	r1, #2
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f7ff f985 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
		pdata->debug__ctrl & 0x1;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 8008a7c:	f002 0201 	and.w	r2, r2, #1
 8008a80:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8008a82:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->test_mode__ctrl & 0xF;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 8008a8c:	f002 020f 	and.w	r2, r2, #15
 8008a90:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8008a92:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->clk_gating__ctrl & 0xF;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 8008a9c:	f002 020f 	and.w	r2, r2, #15
 8008aa0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 8008aa2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->nvm_bist__ctrl & 0x1F;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 8008aac:	f002 021f 	and.w	r2, r2, #31
 8008ab0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 8008ab2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->nvm_bist__num_nvm_words & 0x7F;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 8008abc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008ac0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8008ac2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->nvm_bist__start_address & 0x7F;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 8008acc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008ad0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 8008ad2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->host_if__status & 0x1;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 8008adc:	f002 0201 	and.w	r2, r2, #1
 8008ae0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 8008ae2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 8008ae8:	68fa      	ldr	r2, [r7, #12]
 8008aea:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 8008aec:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->pad_i2c_hv__extsup_config & 0x1;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  10) =
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 8008af6:	f002 0201 	and.w	r2, r2, #1
 8008afa:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 8008afc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->gpio_hv_pad__ctrl & 0x3;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  11) =
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 8008b06:	f002 0203 	and.w	r2, r2, #3
 8008b0a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8008b0c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->gpio_hv_mux__ctrl & 0x1F;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  12) =
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 8008b16:	f002 021f 	and.w	r2, r2, #31
 8008b1a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 8008b1c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->gpio__tio_hv_status & 0x3;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  13) =
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 8008b26:	f002 0203 	and.w	r2, r2, #3
 8008b2a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 8008b2c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
		pdata->gpio__fio_hv_status & 0x3;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  14) =
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 8008b36:	f002 0203 	and.w	r2, r2, #3
 8008b3a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 8008b3c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
		pdata->ana_config__spad_sel_pswidth & 0x7;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	7bda      	ldrb	r2, [r3, #15]
	*(pbuffer +  15) =
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 8008b46:	f002 0207 	and.w	r2, r2, #7
 8008b4a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 8008b4c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	7c1a      	ldrb	r2, [r3, #16]
	*(pbuffer +  16) =
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 8008b56:	f002 021f 	and.w	r2, r2, #31
 8008b5a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 8008b5c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	7c5a      	ldrb	r2, [r3, #17]
	*(pbuffer +  17) =
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 8008b66:	f002 0201 	and.w	r2, r2, #1
 8008b6a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 8008b6c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 8008b72:	68fa      	ldr	r2, [r7, #12]
 8008b74:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 8008b76:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 8008b7c:	68fa      	ldr	r2, [r7, #12]
 8008b7e:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 8008b80:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 8008b86:	68fa      	ldr	r2, [r7, #12]
 8008b88:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 8008b8a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 8008b90:	68fa      	ldr	r2, [r7, #12]
 8008b92:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 8008b94:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 8008b9a:	68fa      	ldr	r2, [r7, #12]
 8008b9c:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 8008b9e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 8008ba4:	68fa      	ldr	r2, [r7, #12]
 8008ba6:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 8008ba8:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	8b18      	ldrh	r0, [r3, #24]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	3318      	adds	r3, #24
 8008bb2:	461a      	mov	r2, r3
 8008bb4:	2102      	movs	r1, #2
 8008bb6:	f7ff f8e2 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 8008bbe:	68fa      	ldr	r2, [r7, #12]
 8008bc0:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 8008bc2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 8008bc8:	68fa      	ldr	r2, [r7, #12]
 8008bca:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 8008bcc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
		pdata->algo__consistency_check__tolerance & 0xF;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	7f1a      	ldrb	r2, [r3, #28]
	*(pbuffer +  28) =
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 8008bd6:	f002 020f 	and.w	r2, r2, #15
 8008bda:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 8008bdc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 8008be2:	68fa      	ldr	r2, [r7, #12]
 8008be4:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 8008be6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
		pdata->sd_config__reset_stages_msb & 0xF;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	7f9a      	ldrb	r2, [r3, #30]
	*(pbuffer +  30) =
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 8008bf0:	f002 020f 	and.w	r2, r2, #15
 8008bf4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 8008bf6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 8008bfc:	68fa      	ldr	r2, [r7, #12]
 8008bfe:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 8008c00:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8008c02:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3718      	adds	r7, #24
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}

08008c0e <VL53L1_i2c_encode_general_config>:

VL53L1_Error VL53L1_i2c_encode_general_config(
	VL53L1_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8008c0e:	b580      	push	{r7, lr}
 8008c10:	b086      	sub	sp, #24
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	60f8      	str	r0, [r7, #12]
 8008c16:	460b      	mov	r3, r1
 8008c18:	607a      	str	r2, [r7, #4]
 8008c1a:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_general_config_t into a I2C write buffer
	 * Buffer must be at least 22 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 8008c20:	897b      	ldrh	r3, [r7, #10]
 8008c22:	2b15      	cmp	r3, #21
 8008c24:	d802      	bhi.n	8008c2c <VL53L1_i2c_encode_general_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8008c26:	f06f 0309 	mvn.w	r3, #9
 8008c2a:	e070      	b.n	8008d0e <VL53L1_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 8008c38:	68fa      	ldr	r2, [r7, #12]
 8008c3a:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8008c3c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 8008c42:	68fa      	ldr	r2, [r7, #12]
 8008c44:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 8008c46:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->cal_config__vcsel_start & 0x7F;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 8008c50:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008c54:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8008c56:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	889b      	ldrh	r3, [r3, #4]
	VL53L1_i2c_encode_uint16_t(
 8008c5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008c60:	b298      	uxth	r0, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	3304      	adds	r3, #4
 8008c66:	461a      	mov	r2, r3
 8008c68:	2102      	movs	r1, #2
 8008c6a:	f7ff f888 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
		pdata->global_config__vcsel_width & 0x7F;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 8008c76:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008c7a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8008c7c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 8008c82:	68fa      	ldr	r2, [r7, #12]
 8008c84:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 8008c86:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 8008c8c:	68fa      	ldr	r2, [r7, #12]
 8008c8e:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 8008c90:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->phasecal_config__override & 0x1;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 8008c9a:	f002 0201 	and.w	r2, r2, #1
 8008c9e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8008ca0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->dss_config__roi_mode_control & 0x7;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  11) =
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 8008caa:	f002 0207 	and.w	r2, r2, #7
 8008cae:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8008cb0:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	8998      	ldrh	r0, [r3, #12]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	330c      	adds	r3, #12
 8008cba:	461a      	mov	r2, r3
 8008cbc:	2102      	movs	r1, #2
 8008cbe:	f7ff f85e 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	89d8      	ldrh	r0, [r3, #14]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	330e      	adds	r3, #14
 8008cca:	461a      	mov	r2, r3
 8008ccc:	2102      	movs	r1, #2
 8008cce:	f7ff f856 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	8a18      	ldrh	r0, [r3, #16]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	3310      	adds	r3, #16
 8008cda:	461a      	mov	r2, r3
 8008cdc:	2102      	movs	r1, #2
 8008cde:	f7ff f84e 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 8008ce6:	68fa      	ldr	r2, [r7, #12]
 8008ce8:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 8008cea:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 8008cf0:	68fa      	ldr	r2, [r7, #12]
 8008cf2:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 8008cf4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 8008cfa:	68fa      	ldr	r2, [r7, #12]
 8008cfc:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 8008cfe:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 8008d04:	68fa      	ldr	r2, [r7, #12]
 8008d06:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 8008d08:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8008d0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3718      	adds	r7, #24
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}

08008d16 <VL53L1_i2c_encode_timing_config>:

VL53L1_Error VL53L1_i2c_encode_timing_config(
	VL53L1_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8008d16:	b580      	push	{r7, lr}
 8008d18:	b086      	sub	sp, #24
 8008d1a:	af00      	add	r7, sp, #0
 8008d1c:	60f8      	str	r0, [r7, #12]
 8008d1e:	460b      	mov	r3, r1
 8008d20:	607a      	str	r2, [r7, #4]
 8008d22:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_timing_config_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008d24:	2300      	movs	r3, #0
 8008d26:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 8008d28:	897b      	ldrh	r3, [r7, #10]
 8008d2a:	2b16      	cmp	r3, #22
 8008d2c:	d802      	bhi.n	8008d34 <VL53L1_i2c_encode_timing_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8008d2e:	f06f 0309 	mvn.w	r3, #9
 8008d32:	e06e      	b.n	8008e12 <VL53L1_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	781b      	ldrb	r3, [r3, #0]
 8008d38:	f003 030f 	and.w	r3, r3, #15
 8008d3c:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 8008d46:	68fa      	ldr	r2, [r7, #12]
 8008d48:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8008d4a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 8008d54:	f002 020f 	and.w	r2, r2, #15
 8008d58:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8008d5a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 8008d60:	68fa      	ldr	r2, [r7, #12]
 8008d62:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 8008d64:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 8008d6e:	f002 020f 	and.w	r2, r2, #15
 8008d72:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 8008d74:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 8008d7a:	68fa      	ldr	r2, [r7, #12]
 8008d7c:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 8008d7e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->range_config__vcsel_period_a & 0x3F;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 8008d88:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008d8c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8008d8e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 8008d98:	f002 020f 	and.w	r2, r2, #15
 8008d9c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 8008d9e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 8008da4:	68fa      	ldr	r2, [r7, #12]
 8008da6:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 8008da8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->range_config__vcsel_period_b & 0x3F;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 8008db2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008db6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8008db8:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	8958      	ldrh	r0, [r3, #10]
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	330a      	adds	r3, #10
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	2102      	movs	r1, #2
 8008dc6:	f7fe ffda 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	8998      	ldrh	r0, [r3, #12]
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	330c      	adds	r3, #12
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	2102      	movs	r1, #2
 8008dd6:	f7fe ffd2 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 8008dde:	68fa      	ldr	r2, [r7, #12]
 8008de0:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 8008de2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 8008de8:	68fa      	ldr	r2, [r7, #12]
 8008dea:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 8008dec:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint32_t(
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	6918      	ldr	r0, [r3, #16]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	3312      	adds	r3, #18
 8008df6:	461a      	mov	r2, r3
 8008df8:	2104      	movs	r1, #4
 8008dfa:	f7ff f860 	bl	8007ebe <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
		pdata->system__fractional_enable & 0x1;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	7d1a      	ldrb	r2, [r3, #20]
	*(pbuffer +  22) =
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 8008e06:	f002 0201 	and.w	r2, r2, #1
 8008e0a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 8008e0c:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8008e0e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3718      	adds	r7, #24
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}

08008e1a <VL53L1_i2c_encode_dynamic_config>:

VL53L1_Error VL53L1_i2c_encode_dynamic_config(
	VL53L1_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8008e1a:	b580      	push	{r7, lr}
 8008e1c:	b086      	sub	sp, #24
 8008e1e:	af00      	add	r7, sp, #0
 8008e20:	60f8      	str	r0, [r7, #12]
 8008e22:	460b      	mov	r3, r1
 8008e24:	607a      	str	r2, [r7, #4]
 8008e26:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_dynamic_config_t into a I2C write buffer
	 * Buffer must be at least 18 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 8008e2c:	897b      	ldrh	r3, [r7, #10]
 8008e2e:	2b11      	cmp	r3, #17
 8008e30:	d802      	bhi.n	8008e38 <VL53L1_i2c_encode_dynamic_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8008e32:	f06f 0309 	mvn.w	r3, #9
 8008e36:	e071      	b.n	8008f1c <VL53L1_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	781b      	ldrb	r3, [r3, #0]
 8008e3c:	f003 0303 	and.w	r3, r3, #3
 8008e40:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	8858      	ldrh	r0, [r3, #2]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	3301      	adds	r3, #1
 8008e4e:	461a      	mov	r2, r3
 8008e50:	2102      	movs	r1, #2
 8008e52:	f7fe ff94 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	8898      	ldrh	r0, [r3, #4]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	3303      	adds	r3, #3
 8008e5e:	461a      	mov	r2, r3
 8008e60:	2102      	movs	r1, #2
 8008e62:	f7fe ff8c 	bl	8007d7e <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   5) =
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 8008e6e:	f002 0201 	and.w	r2, r2, #1
 8008e72:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 8008e74:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->system__seed_config & 0x7;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   6) =
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 8008e7e:	f002 0207 	and.w	r2, r2, #7
 8008e82:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8008e84:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 8008e8a:	68fa      	ldr	r2, [r7, #12]
 8008e8c:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 8008e8e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 8008e94:	68fa      	ldr	r2, [r7, #12]
 8008e96:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 8008e98:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 8008ea2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008ea6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8008ea8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  10) =
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 8008eb2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008eb6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 8008eb8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->system__grouped_parameter_hold_1 & 0x3;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  11) =
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 8008ec2:	f002 0203 	and.w	r2, r2, #3
 8008ec6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8008ec8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->sd_config__first_order_select & 0x3;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  12) =
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 8008ed2:	f002 0203 	and.w	r2, r2, #3
 8008ed6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 8008ed8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->sd_config__quantifier & 0xF;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  13) =
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 8008ee2:	f002 020f 	and.w	r2, r2, #15
 8008ee6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 8008ee8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 8008eee:	68fa      	ldr	r2, [r7, #12]
 8008ef0:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 8008ef2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 8008ef8:	68fa      	ldr	r2, [r7, #12]
 8008efa:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 8008efc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 8008f02:	68fa      	ldr	r2, [r7, #12]
 8008f04:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 8008f06:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->system__grouped_parameter_hold & 0x3;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	7c9a      	ldrb	r2, [r3, #18]
	*(pbuffer +  17) =
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 8008f10:	f002 0203 	and.w	r2, r2, #3
 8008f14:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 8008f16:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8008f18:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3718      	adds	r7, #24
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <VL53L1_i2c_encode_system_control>:

VL53L1_Error VL53L1_i2c_encode_system_control(
	VL53L1_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b087      	sub	sp, #28
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	460b      	mov	r3, r1
 8008f2e:	607a      	str	r2, [r7, #4]
 8008f30:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_system_control_t into a I2C write buffer
	 * Buffer must be at least 5 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008f32:	2300      	movs	r3, #0
 8008f34:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 8008f36:	897b      	ldrh	r3, [r7, #10]
 8008f38:	2b04      	cmp	r3, #4
 8008f3a:	d802      	bhi.n	8008f42 <VL53L1_i2c_encode_system_control+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8008f3c:	f06f 0309 	mvn.w	r3, #9
 8008f40:	e025      	b.n	8008f8e <VL53L1_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	781b      	ldrb	r3, [r3, #0]
 8008f46:	f003 0301 	and.w	r3, r3, #1
 8008f4a:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->system__stream_count_ctrl & 0x1;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 8008f58:	f002 0201 	and.w	r2, r2, #1
 8008f5c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 8008f5e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->firmware__enable & 0x1;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 8008f68:	f002 0201 	and.w	r2, r2, #1
 8008f6c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8008f6e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->system__interrupt_clear & 0x3;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 8008f78:	f002 0203 	and.w	r2, r2, #3
 8008f7c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8008f7e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	3304      	adds	r3, #4
		pdata->system__mode_start;
 8008f84:	68fa      	ldr	r2, [r7, #12]
 8008f86:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 8008f88:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8008f8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	371c      	adds	r7, #28
 8008f92:	46bd      	mov	sp, r7
 8008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f98:	4770      	bx	lr

08008f9a <VL53L1_i2c_decode_system_results>:

VL53L1_Error VL53L1_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_system_results_t   *pdata)
{
 8008f9a:	b580      	push	{r7, lr}
 8008f9c:	b086      	sub	sp, #24
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	60b9      	str	r1, [r7, #8]
 8008fa4:	607a      	str	r2, [r7, #4]
 8008fa6:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_system_results_t from the input I2C read buffer
	 * Buffer must be at least 44 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8008fa8:	2300      	movs	r3, #0
 8008faa:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 8008fac:	89fb      	ldrh	r3, [r7, #14]
 8008fae:	2b2b      	cmp	r3, #43	@ 0x2b
 8008fb0:	d802      	bhi.n	8008fb8 <VL53L1_i2c_decode_system_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8008fb2:	f06f 0309 	mvn.w	r3, #9
 8008fb6:	e0e2      	b.n	800917e <VL53L1_i2c_decode_system_results+0x1e4>

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008fc0:	b2da      	uxtb	r2, r3
	pdata->result__interrupt_status =
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status =
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	785a      	ldrb	r2, [r3, #1]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	3302      	adds	r3, #2
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	f003 030f 	and.w	r3, r3, #15
 8008fd8:	b2da      	uxtb	r2, r3
	pdata->result__report_status =
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count =
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	78da      	ldrb	r2, [r3, #3]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   4));
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	3304      	adds	r3, #4
 8008fea:	4619      	mov	r1, r3
 8008fec:	2002      	movs	r0, #2
 8008fee:	f7fe fef1 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd0 =
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	3306      	adds	r3, #6
 8008ffe:	4619      	mov	r1, r3
 8009000:	2002      	movs	r0, #2
 8009002:	f7fe fee7 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 8009006:	4603      	mov	r3, r0
 8009008:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	3308      	adds	r3, #8
 8009012:	4619      	mov	r1, r3
 8009014:	2002      	movs	r0, #2
 8009016:	f7fe fedd 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 800901a:	4603      	mov	r3, r0
 800901c:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd0 =
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	330a      	adds	r3, #10
 8009026:	4619      	mov	r1, r3
 8009028:	2002      	movs	r0, #2
 800902a:	f7fe fed3 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 800902e:	4603      	mov	r3, r0
 8009030:	461a      	mov	r2, r3
	pdata->result__sigma_sd0 =
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	330c      	adds	r3, #12
 800903a:	4619      	mov	r1, r3
 800903c:	2002      	movs	r0, #2
 800903e:	f7fe fec9 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 8009042:	4603      	mov	r3, r0
 8009044:	461a      	mov	r2, r3
	pdata->result__phase_sd0 =
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	330e      	adds	r3, #14
 800904e:	4619      	mov	r1, r3
 8009050:	2002      	movs	r0, #2
 8009052:	f7fe febf 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 8009056:	4603      	mov	r3, r0
 8009058:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	3310      	adds	r3, #16
 8009062:	4619      	mov	r1, r3
 8009064:	2002      	movs	r0, #2
 8009066:	f7fe feb5 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 800906a:	4603      	mov	r3, r0
 800906c:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	821a      	strh	r2, [r3, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	3312      	adds	r3, #18
 8009076:	4619      	mov	r1, r3
 8009078:	2002      	movs	r0, #2
 800907a:	f7fe feab 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 800907e:	4603      	mov	r3, r0
 8009080:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	3314      	adds	r3, #20
 800908a:	4619      	mov	r1, r3
 800908c:	2002      	movs	r0, #2
 800908e:	f7fe fea1 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 8009092:	4603      	mov	r3, r0
 8009094:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	3316      	adds	r3, #22
 800909e:	4619      	mov	r1, r3
 80090a0:	2002      	movs	r0, #2
 80090a2:	f7fe fe97 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 80090a6:	4603      	mov	r3, r0
 80090a8:	461a      	mov	r2, r3
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	82da      	strh	r2, [r3, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	3318      	adds	r3, #24
 80090b2:	4619      	mov	r1, r3
 80090b4:	2002      	movs	r0, #2
 80090b6:	f7fe fe8d 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 80090ba:	4603      	mov	r3, r0
 80090bc:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd1 =
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	331a      	adds	r3, #26
 80090c6:	4619      	mov	r1, r3
 80090c8:	2002      	movs	r0, #2
 80090ca:	f7fe fe83 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 80090ce:	4603      	mov	r3, r0
 80090d0:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	331c      	adds	r3, #28
 80090da:	4619      	mov	r1, r3
 80090dc:	2002      	movs	r0, #2
 80090de:	f7fe fe79 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 80090e2:	4603      	mov	r3, r0
 80090e4:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd1 =
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	331e      	adds	r3, #30
 80090ee:	4619      	mov	r1, r3
 80090f0:	2002      	movs	r0, #2
 80090f2:	f7fe fe6f 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 80090f6:	4603      	mov	r3, r0
 80090f8:	461a      	mov	r2, r3
	pdata->result__sigma_sd1 =
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	3320      	adds	r3, #32
 8009102:	4619      	mov	r1, r3
 8009104:	2002      	movs	r0, #2
 8009106:	f7fe fe65 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 800910a:	4603      	mov	r3, r0
 800910c:	461a      	mov	r2, r3
	pdata->result__phase_sd1 =
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	3322      	adds	r3, #34	@ 0x22
 8009116:	4619      	mov	r1, r3
 8009118:	2002      	movs	r0, #2
 800911a:	f7fe fe5b 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 800911e:	4603      	mov	r3, r0
 8009120:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	845a      	strh	r2, [r3, #34]	@ 0x22
	pdata->result__spare_0_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	3324      	adds	r3, #36	@ 0x24
 800912a:	4619      	mov	r1, r3
 800912c:	2002      	movs	r0, #2
 800912e:	f7fe fe51 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 8009132:	4603      	mov	r3, r0
 8009134:	461a      	mov	r2, r3
	pdata->result__spare_0_sd1 =
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	849a      	strh	r2, [r3, #36]	@ 0x24
	pdata->result__spare_1_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	3326      	adds	r3, #38	@ 0x26
 800913e:	4619      	mov	r1, r3
 8009140:	2002      	movs	r0, #2
 8009142:	f7fe fe47 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 8009146:	4603      	mov	r3, r0
 8009148:	461a      	mov	r2, r3
	pdata->result__spare_1_sd1 =
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	84da      	strh	r2, [r3, #38]	@ 0x26
	pdata->result__spare_2_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	3328      	adds	r3, #40	@ 0x28
 8009152:	4619      	mov	r1, r3
 8009154:	2002      	movs	r0, #2
 8009156:	f7fe fe3d 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 800915a:	4603      	mov	r3, r0
 800915c:	461a      	mov	r2, r3
	pdata->result__spare_2_sd1 =
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	851a      	strh	r2, [r3, #40]	@ 0x28
	pdata->result__spare_3_sd1 =
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 800917a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800917e:	4618      	mov	r0, r3
 8009180:	3718      	adds	r7, #24
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}

08009186 <VL53L1_i2c_decode_core_results>:

VL53L1_Error VL53L1_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_core_results_t     *pdata)
{
 8009186:	b580      	push	{r7, lr}
 8009188:	b086      	sub	sp, #24
 800918a:	af00      	add	r7, sp, #0
 800918c:	4603      	mov	r3, r0
 800918e:	60b9      	str	r1, [r7, #8]
 8009190:	607a      	str	r2, [r7, #4]
 8009192:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_core_results_t from the input I2C read buffer
	 * Buffer must be at least 33 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8009194:	2300      	movs	r3, #0
 8009196:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 8009198:	89fb      	ldrh	r3, [r7, #14]
 800919a:	2b20      	cmp	r3, #32
 800919c:	d802      	bhi.n	80091a4 <VL53L1_i2c_decode_core_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800919e:	f06f 0309 	mvn.w	r3, #9
 80091a2:	e04d      	b.n	8009240 <VL53L1_i2c_decode_core_results+0xba>

	pdata->result_core__ambient_window_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   0));
 80091a4:	68b9      	ldr	r1, [r7, #8]
 80091a6:	2004      	movs	r0, #4
 80091a8:	f7fe feb3 	bl	8007f12 <VL53L1_i2c_decode_uint32_t>
 80091ac:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd0 =
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	601a      	str	r2, [r3, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	3304      	adds	r3, #4
 80091b6:	4619      	mov	r1, r3
 80091b8:	2004      	movs	r0, #4
 80091ba:	f7fe feaa 	bl	8007f12 <VL53L1_i2c_decode_uint32_t>
 80091be:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd0 =
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	605a      	str	r2, [r3, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	3308      	adds	r3, #8
 80091c8:	4619      	mov	r1, r3
 80091ca:	2004      	movs	r0, #4
 80091cc:	f7fe febe 	bl	8007f4c <VL53L1_i2c_decode_int32_t>
 80091d0:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd0 =
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	609a      	str	r2, [r3, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	330c      	adds	r3, #12
 80091da:	4619      	mov	r1, r3
 80091dc:	2004      	movs	r0, #4
 80091de:	f7fe fe98 	bl	8007f12 <VL53L1_i2c_decode_uint32_t>
 80091e2:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd0 =
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	60da      	str	r2, [r3, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	3310      	adds	r3, #16
 80091ec:	4619      	mov	r1, r3
 80091ee:	2004      	movs	r0, #4
 80091f0:	f7fe fe8f 	bl	8007f12 <VL53L1_i2c_decode_uint32_t>
 80091f4:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd1 =
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	611a      	str	r2, [r3, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	3314      	adds	r3, #20
 80091fe:	4619      	mov	r1, r3
 8009200:	2004      	movs	r0, #4
 8009202:	f7fe fe86 	bl	8007f12 <VL53L1_i2c_decode_uint32_t>
 8009206:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd1 =
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	615a      	str	r2, [r3, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	3318      	adds	r3, #24
 8009210:	4619      	mov	r1, r3
 8009212:	2004      	movs	r0, #4
 8009214:	f7fe fe9a 	bl	8007f4c <VL53L1_i2c_decode_int32_t>
 8009218:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd1 =
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	619a      	str	r2, [r3, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	331c      	adds	r3, #28
 8009222:	4619      	mov	r1, r3
 8009224:	2004      	movs	r0, #4
 8009226:	f7fe fe74 	bl	8007f12 <VL53L1_i2c_decode_uint32_t>
 800922a:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd1 =
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	61da      	str	r2, [r3, #28]
	pdata->result_core__spare_0 =
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	f893 2020 	ldrb.w	r2, [r3, #32]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 800923c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009240:	4618      	mov	r0, r3
 8009242:	3718      	adds	r7, #24
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}

08009248 <VL53L1_i2c_decode_debug_results>:

VL53L1_Error VL53L1_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_debug_results_t    *pdata)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b086      	sub	sp, #24
 800924c:	af00      	add	r7, sp, #0
 800924e:	4603      	mov	r3, r0
 8009250:	60b9      	str	r1, [r7, #8]
 8009252:	607a      	str	r2, [r7, #4]
 8009254:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_debug_results_t from the input I2C read buffer
	 * Buffer must be at least 56 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8009256:	2300      	movs	r3, #0
 8009258:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 800925a:	89fb      	ldrh	r3, [r7, #14]
 800925c:	2b37      	cmp	r3, #55	@ 0x37
 800925e:	d802      	bhi.n	8009266 <VL53L1_i2c_decode_debug_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8009260:	f06f 0309 	mvn.w	r3, #9
 8009264:	e15e      	b.n	8009524 <VL53L1_i2c_decode_debug_results+0x2dc>

	pdata->phasecal_result__reference_phase =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   0));
 8009266:	68b9      	ldr	r1, [r7, #8]
 8009268:	2002      	movs	r0, #2
 800926a:	f7fe fdb3 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 800926e:	4603      	mov	r3, r0
 8009270:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	801a      	strh	r2, [r3, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	3302      	adds	r3, #2
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009280:	b2da      	uxtb	r2, r3
	pdata->phasecal_result__vcsel_start =
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	709a      	strb	r2, [r3, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	3303      	adds	r3, #3
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009290:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__num_actual_ref_spads =
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	70da      	strb	r2, [r3, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	3304      	adds	r3, #4
 800929a:	781b      	ldrb	r3, [r3, #0]
 800929c:	f003 0303 	and.w	r3, r3, #3
 80092a0:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__ref_location =
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	711a      	strb	r2, [r3, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	3305      	adds	r3, #5
 80092aa:	781b      	ldrb	r3, [r3, #0]
 80092ac:	f003 0301 	and.w	r3, r3, #1
 80092b0:	b2da      	uxtb	r2, r3
	pdata->vhv_result__coldboot_status =
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	715a      	strb	r2, [r3, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	3306      	adds	r3, #6
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80092c0:	b2da      	uxtb	r2, r3
	pdata->vhv_result__search_result =
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	719a      	strb	r2, [r3, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	3307      	adds	r3, #7
 80092ca:	781b      	ldrb	r3, [r3, #0]
 80092cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80092d0:	b2da      	uxtb	r2, r3
	pdata->vhv_result__latest_setting =
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	71da      	strb	r2, [r3, #7]
	pdata->result__osc_calibrate_val =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	3308      	adds	r3, #8
 80092da:	4619      	mov	r1, r3
 80092dc:	2002      	movs	r0, #2
 80092de:	f7fe fd79 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 80092e2:	4603      	mov	r3, r0
 80092e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80092e8:	b29a      	uxth	r2, r3
	pdata->result__osc_calibrate_val =
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	811a      	strh	r2, [r3, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	330a      	adds	r3, #10
 80092f2:	781b      	ldrb	r3, [r3, #0]
 80092f4:	f003 0303 	and.w	r3, r3, #3
 80092f8:	b2da      	uxtb	r2, r3
	pdata->ana_config__powerdown_go1 =
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	729a      	strb	r2, [r3, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	330b      	adds	r3, #11
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	f003 0303 	and.w	r3, r3, #3
 8009308:	b2da      	uxtb	r2, r3
	pdata->ana_config__ref_bg_ctrl =
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	72da      	strb	r2, [r3, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	330c      	adds	r3, #12
 8009312:	781b      	ldrb	r3, [r3, #0]
 8009314:	f003 030f 	and.w	r3, r3, #15
 8009318:	b2da      	uxtb	r2, r3
	pdata->ana_config__regdvdd1v2_ctrl =
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	731a      	strb	r2, [r3, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	330d      	adds	r3, #13
 8009322:	781b      	ldrb	r3, [r3, #0]
 8009324:	f003 0307 	and.w	r3, r3, #7
 8009328:	b2da      	uxtb	r2, r3
	pdata->ana_config__osc_slow_ctrl =
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	735a      	strb	r2, [r3, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	330e      	adds	r3, #14
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	f003 0301 	and.w	r3, r3, #1
 8009338:	b2da      	uxtb	r2, r3
	pdata->test_mode__status =
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	739a      	strb	r2, [r3, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	330f      	adds	r3, #15
 8009342:	781b      	ldrb	r3, [r3, #0]
 8009344:	f003 0303 	and.w	r3, r3, #3
 8009348:	b2da      	uxtb	r2, r3
	pdata->firmware__system_status =
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	73da      	strb	r2, [r3, #15]
	pdata->firmware__mode_status =
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	7c1a      	ldrb	r2, [r3, #16]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	7c5a      	ldrb	r2, [r3, #17]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	3312      	adds	r3, #18
 8009362:	4619      	mov	r1, r3
 8009364:	2002      	movs	r0, #2
 8009366:	f7fe fd35 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 800936a:	4603      	mov	r3, r0
 800936c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009370:	b29a      	uxth	r2, r3
	pdata->firmware__cal_repeat_rate_counter =
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	825a      	strh	r2, [r3, #18]
	pdata->gph__system__thresh_high =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	3316      	adds	r3, #22
 800937a:	4619      	mov	r1, r3
 800937c:	2002      	movs	r0, #2
 800937e:	f7fe fd29 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 8009382:	4603      	mov	r3, r0
 8009384:	461a      	mov	r2, r3
	pdata->gph__system__thresh_high =
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	829a      	strh	r2, [r3, #20]
	pdata->gph__system__thresh_low =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	3318      	adds	r3, #24
 800938e:	4619      	mov	r1, r3
 8009390:	2002      	movs	r0, #2
 8009392:	f7fe fd1f 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 8009396:	4603      	mov	r3, r0
 8009398:	461a      	mov	r2, r3
	pdata->gph__system__thresh_low =
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	82da      	strh	r2, [r3, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	331a      	adds	r3, #26
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	f003 0301 	and.w	r3, r3, #1
 80093a8:	b2da      	uxtb	r2, r3
	pdata->gph__system__enable_xtalk_per_quadrant =
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	761a      	strb	r2, [r3, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	331b      	adds	r3, #27
 80093b2:	781b      	ldrb	r3, [r3, #0]
 80093b4:	f003 0307 	and.w	r3, r3, #7
 80093b8:	b2da      	uxtb	r2, r3
	pdata->gph__spare_0 =
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	765a      	strb	r2, [r3, #25]
	pdata->gph__sd_config__woi_sd0 =
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	7f1a      	ldrb	r2, [r3, #28]
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	7f5a      	ldrb	r2, [r3, #29]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	331e      	adds	r3, #30
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80093d8:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd0 =
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	771a      	strb	r2, [r3, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	331f      	adds	r3, #31
 80093e2:	781b      	ldrb	r3, [r3, #0]
 80093e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80093e8:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd1 =
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	775a      	strb	r2, [r3, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	3320      	adds	r3, #32
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	f003 0303 	and.w	r3, r3, #3
 80093f8:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__first_order_select =
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	779a      	strb	r2, [r3, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	3321      	adds	r3, #33	@ 0x21
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	f003 030f 	and.w	r3, r3, #15
 8009408:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__quantifier =
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	77da      	strb	r2, [r3, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	3325      	adds	r3, #37	@ 0x25
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	f003 0301 	and.w	r3, r3, #1
 800943c:	b2da      	uxtb	r2, r3
	pdata->gph__gph_id =
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	3326      	adds	r3, #38	@ 0x26
 8009448:	781b      	ldrb	r3, [r3, #0]
 800944a:	f003 0303 	and.w	r3, r3, #3
 800944e:	b2da      	uxtb	r2, r3
	pdata->system__interrupt_set =
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	3327      	adds	r3, #39	@ 0x27
 800945a:	781b      	ldrb	r3, [r3, #0]
 800945c:	f003 031f 	and.w	r3, r3, #31
 8009460:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__enables =
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	3328      	adds	r3, #40	@ 0x28
 800946c:	781b      	ldrb	r3, [r3, #0]
 800946e:	f003 031f 	and.w	r3, r3, #31
 8009472:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__clear =
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	3329      	adds	r3, #41	@ 0x29
 800947e:	781b      	ldrb	r3, [r3, #0]
 8009480:	f003 031f 	and.w	r3, r3, #31
 8009484:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__status =
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	332a      	adds	r3, #42	@ 0x2a
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	f003 0301 	and.w	r3, r3, #1
 8009496:	b2da      	uxtb	r2, r3
	pdata->mcu_to_host_bank__wr_access_en =
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	332b      	adds	r3, #43	@ 0x2b
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	f003 0301 	and.w	r3, r3, #1
 80094a8:	b2da      	uxtb	r2, r3
	pdata->power_management__go1_reset_status =
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	332c      	adds	r3, #44	@ 0x2c
 80094b4:	781b      	ldrb	r3, [r3, #0]
 80094b6:	f003 0303 	and.w	r3, r3, #3
 80094ba:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ro =
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	332d      	adds	r3, #45	@ 0x2d
 80094c6:	781b      	ldrb	r3, [r3, #0]
 80094c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80094cc:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ctrl =
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	pdata->pll_period_us =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	332e      	adds	r3, #46	@ 0x2e
 80094d8:	4619      	mov	r1, r3
 80094da:	2004      	movs	r0, #4
 80094dc:	f7fe fd19 	bl	8007f12 <VL53L1_i2c_decode_uint32_t>
 80094e0:	4603      	mov	r3, r0
 80094e2:	f3c3 0211 	ubfx	r2, r3, #0, #18
	pdata->pll_period_us =
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	62da      	str	r2, [r3, #44]	@ 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  50));
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	3332      	adds	r3, #50	@ 0x32
 80094ee:	4619      	mov	r1, r3
 80094f0:	2004      	movs	r0, #4
 80094f2:	f7fe fd0e 	bl	8007f12 <VL53L1_i2c_decode_uint32_t>
 80094f6:	4602      	mov	r2, r0
	pdata->interrupt_scheduler__data_out =
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	631a      	str	r2, [r3, #48]	@ 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	3336      	adds	r3, #54	@ 0x36
 8009500:	781b      	ldrb	r3, [r3, #0]
 8009502:	f003 0301 	and.w	r3, r3, #1
 8009506:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__complete =
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	3337      	adds	r3, #55	@ 0x37
 8009512:	781b      	ldrb	r3, [r3, #0]
 8009514:	f003 0301 	and.w	r3, r3, #1
 8009518:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__status =
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

	LOG_FUNCTION_END(status);

	return status;
 8009520:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009524:	4618      	mov	r0, r3
 8009526:	3718      	adds	r7, #24
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <VL53L1_i2c_decode_nvm_copy_data>:

VL53L1_Error VL53L1_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b086      	sub	sp, #24
 8009530:	af00      	add	r7, sp, #0
 8009532:	4603      	mov	r3, r0
 8009534:	60b9      	str	r1, [r7, #8]
 8009536:	607a      	str	r2, [r7, #4]
 8009538:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_nvm_copy_data_t from the input I2C read buffer
	 * Buffer must be at least 49 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800953a:	2300      	movs	r3, #0
 800953c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 800953e:	89fb      	ldrh	r3, [r7, #14]
 8009540:	2b30      	cmp	r3, #48	@ 0x30
 8009542:	d802      	bhi.n	800954a <VL53L1_i2c_decode_nvm_copy_data+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8009544:	f06f 0309 	mvn.w	r3, #9
 8009548:	e112      	b.n	8009770 <VL53L1_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	785a      	ldrb	r2, [r3, #1]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	789a      	ldrb	r2, [r3, #2]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	3303      	adds	r3, #3
 8009566:	4619      	mov	r1, r3
 8009568:	2002      	movs	r0, #2
 800956a:	f7fe fc33 	bl	8007dd4 <VL53L1_i2c_decode_uint16_t>
 800956e:	4603      	mov	r3, r0
 8009570:	461a      	mov	r2, r3
	pdata->identification__module_id =
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	3305      	adds	r3, #5
 800957a:	781b      	ldrb	r3, [r3, #0]
 800957c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009580:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	3306      	adds	r3, #6
 800958a:	781b      	ldrb	r3, [r3, #0]
 800958c:	f003 0307 	and.w	r3, r3, #7
 8009590:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	3307      	adds	r3, #7
 800959a:	781b      	ldrb	r3, [r3, #0]
 800959c:	f003 0307 	and.w	r3, r3, #7
 80095a0:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	3308      	adds	r3, #8
 80095aa:	781b      	ldrb	r3, [r3, #0]
 80095ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80095b0:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	3309      	adds	r3, #9
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80095c0:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	330a      	adds	r3, #10
 80095ca:	781b      	ldrb	r3, [r3, #0]
 80095cc:	f003 0301 	and.w	r3, r3, #1
 80095d0:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	330b      	adds	r3, #11
 80095da:	781b      	ldrb	r3, [r3, #0]
 80095dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095e0:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	330c      	adds	r3, #12
 80095ea:	781b      	ldrb	r3, [r3, #0]
 80095ec:	f003 0301 	and.w	r3, r3, #1
 80095f0:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	330d      	adds	r3, #13
 80095fa:	781b      	ldrb	r3, [r3, #0]
 80095fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009600:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	330e      	adds	r3, #14
 800960a:	781b      	ldrb	r3, [r3, #0]
 800960c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009610:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	7bda      	ldrb	r2, [r3, #15]
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	7c1a      	ldrb	r2, [r3, #16]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	7c5a      	ldrb	r2, [r3, #17]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	7c9a      	ldrb	r2, [r3, #18]
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	7cda      	ldrb	r2, [r3, #19]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	7d1a      	ldrb	r2, [r3, #20]
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	7d5a      	ldrb	r2, [r3, #21]
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	7d9a      	ldrb	r2, [r3, #22]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	7dda      	ldrb	r2, [r3, #23]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	7e1a      	ldrb	r2, [r3, #24]
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	7e5a      	ldrb	r2, [r3, #25]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	7e9a      	ldrb	r2, [r3, #26]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	7eda      	ldrb	r2, [r3, #27]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	7f1a      	ldrb	r2, [r3, #28]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	7f5a      	ldrb	r2, [r3, #29]
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	7f9a      	ldrb	r2, [r3, #30]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	7fda      	ldrb	r2, [r3, #31]
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	f893 2020 	ldrb.w	r2, [r3, #32]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 800976c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009770:	4618      	mov	r0, r3
 8009772:	3718      	adds	r7, #24
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}

08009778 <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b090      	sub	sp, #64	@ 0x40
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
 8009780:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_nvm_copy_data_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8009782:	2300      	movs	r3, #0
 8009784:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8009788:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800978c:	2b00      	cmp	r3, #0
 800978e:	d10a      	bne.n	80097a6 <VL53L1_get_nvm_copy_data+0x2e>
		status = VL53L1_ReadMulti(
 8009790:	f107 020c 	add.w	r2, r7, #12
 8009794:	2331      	movs	r3, #49	@ 0x31
 8009796:	f240 110f 	movw	r1, #271	@ 0x10f
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f000 f8e8 	bl	8009970 <VL53L1_ReadMulti>
 80097a0:	4603      	mov	r3, r0
 80097a2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 80097a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d109      	bne.n	80097c2 <VL53L1_get_nvm_copy_data+0x4a>
		status = VL53L1_i2c_decode_nvm_copy_data(
 80097ae:	f107 030c 	add.w	r3, r7, #12
 80097b2:	683a      	ldr	r2, [r7, #0]
 80097b4:	4619      	mov	r1, r3
 80097b6:	2031      	movs	r0, #49	@ 0x31
 80097b8:	f7ff feb8 	bl	800952c <VL53L1_i2c_decode_nvm_copy_data>
 80097bc:	4603      	mov	r3, r0
 80097be:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 80097c2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3740      	adds	r7, #64	@ 0x40
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}

080097ce <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 80097ce:	b580      	push	{r7, lr}
 80097d0:	b086      	sub	sp, #24
 80097d2:	af02      	add	r7, sp, #8
 80097d4:	6078      	str	r0, [r7, #4]
 80097d6:	6039      	str	r1, [r7, #0]
	/**
	 * Polls the bit 0 of the FIRMWARE__SYSTEM_STATUS register to see if
	 * the firmware is ready.
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 80097d8:	2300      	movs	r3, #0
 80097da:	73fb      	strb	r3, [r7, #15]
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 80097dc:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f000 f9b7 	bl	8009b54 <VL53L1_WaitUs>
 80097e6:	4603      	mov	r3, r0
 80097e8:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 80097ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d10b      	bne.n	800980a <VL53L1_poll_for_boot_completion+0x3c>
		status =
			VL53L1_WaitValueMaskEx(
 80097f2:	2301      	movs	r3, #1
 80097f4:	9301      	str	r3, [sp, #4]
 80097f6:	2301      	movs	r3, #1
 80097f8:	9300      	str	r3, [sp, #0]
 80097fa:	2301      	movs	r3, #1
 80097fc:	22e5      	movs	r2, #229	@ 0xe5
 80097fe:	6839      	ldr	r1, [r7, #0]
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f000 f9bd 	bl	8009b80 <VL53L1_WaitValueMaskEx>
 8009806:	4603      	mov	r3, r0
 8009808:	73fb      	strb	r3, [r7, #15]
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 800980a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d103      	bne.n	800981a <VL53L1_poll_for_boot_completion+0x4c>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 8009812:	2103      	movs	r1, #3
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f7fe f896 	bl	8007946 <VL53L1_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 800981a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800981e:	4618      	mov	r0, r3
 8009820:	3710      	adds	r7, #16
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}

08009826 <VL53L1_poll_for_range_completion>:


VL53L1_Error VL53L1_poll_for_range_completion(
	VL53L1_DEV     Dev,
	uint32_t       timeout_ms)
{
 8009826:	b580      	push	{r7, lr}
 8009828:	b088      	sub	sp, #32
 800982a:	af02      	add	r7, sp, #8
 800982c:	6078      	str	r0, [r7, #4]
 800982e:	6039      	str	r1, [r7, #0]
	 *
	 * Interrupt may be either active high or active low. Use active_high to
	 * select the required level check
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8009830:	2300      	movs	r3, #0
 8009832:	75bb      	strb	r3, [r7, #22]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 8009838:	2300      	movs	r3, #0
 800983a:	73fb      	strb	r3, [r7, #15]
	uint8_t  interrupt_ready          = 0;
 800983c:	2300      	movs	r3, #0
 800983e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	f893 3170 	ldrb.w	r3, [r3, #368]	@ 0x170
	gpio__mux_active_high_hv =
 8009846:	f003 0310 	and.w	r3, r3, #16
 800984a:	73fb      	strb	r3, [r7, #15]
			VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 800984c:	7bfb      	ldrb	r3, [r7, #15]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d102      	bne.n	8009858 <VL53L1_poll_for_range_completion+0x32>
		interrupt_ready = 0x01;
 8009852:	2301      	movs	r3, #1
 8009854:	75fb      	strb	r3, [r7, #23]
 8009856:	e001      	b.n	800985c <VL53L1_poll_for_range_completion+0x36>
	else
		interrupt_ready = 0x00;
 8009858:	2300      	movs	r3, #0
 800985a:	75fb      	strb	r3, [r7, #23]

	status =
		VL53L1_WaitValueMaskEx(
 800985c:	7dfb      	ldrb	r3, [r7, #23]
 800985e:	2201      	movs	r2, #1
 8009860:	9201      	str	r2, [sp, #4]
 8009862:	2201      	movs	r2, #1
 8009864:	9200      	str	r2, [sp, #0]
 8009866:	2231      	movs	r2, #49	@ 0x31
 8009868:	6839      	ldr	r1, [r7, #0]
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f000 f988 	bl	8009b80 <VL53L1_WaitValueMaskEx>
 8009870:	4603      	mov	r3, r0
 8009872:	75bb      	strb	r3, [r7, #22]
			0x01,
			VL53L1_POLLING_DELAY_MS);

	LOG_FUNCTION_END(status);

	return status;
 8009874:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 8009878:	4618      	mov	r0, r3
 800987a:	3718      	adds	r7, #24
 800987c:	46bd      	mov	sp, r7
 800987e:	bd80      	pop	{r7, pc}

08009880 <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 8009880:	b580      	push	{r7, lr}
 8009882:	b088      	sub	sp, #32
 8009884:	af02      	add	r7, sp, #8
 8009886:	60f8      	str	r0, [r7, #12]
 8009888:	60b9      	str	r1, [r7, #8]
 800988a:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	330a      	adds	r3, #10
 8009890:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	f8d3 03a0 	ldr.w	r0, [r3, #928]	@ 0x3a0
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f893 3398 	ldrb.w	r3, [r3, #920]	@ 0x398
 800989e:	4619      	mov	r1, r3
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	b29a      	uxth	r2, r3
 80098a4:	697b      	ldr	r3, [r7, #20]
 80098a6:	9300      	str	r3, [sp, #0]
 80098a8:	4613      	mov	r3, r2
 80098aa:	68ba      	ldr	r2, [r7, #8]
 80098ac:	f7f8 f966 	bl	8001b7c <HAL_I2C_Master_Transmit>
 80098b0:	4603      	mov	r3, r0
 80098b2:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 80098b4:	693b      	ldr	r3, [r7, #16]
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3718      	adds	r7, #24
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}

080098be <_I2CRead>:

int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 80098be:	b580      	push	{r7, lr}
 80098c0:	b088      	sub	sp, #32
 80098c2:	af02      	add	r7, sp, #8
 80098c4:	60f8      	str	r0, [r7, #12]
 80098c6:	60b9      	str	r1, [r7, #8]
 80098c8:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	330a      	adds	r3, #10
 80098ce:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f8d3 03a0 	ldr.w	r0, [r3, #928]	@ 0x3a0
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f893 3398 	ldrb.w	r3, [r3, #920]	@ 0x398
 80098dc:	f043 0301 	orr.w	r3, r3, #1
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	4619      	mov	r1, r3
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	b29a      	uxth	r2, r3
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	9300      	str	r3, [sp, #0]
 80098ec:	4613      	mov	r3, r2
 80098ee:	68ba      	ldr	r2, [r7, #8]
 80098f0:	f7f8 fa38 	bl	8001d64 <HAL_I2C_Master_Receive>
 80098f4:	4603      	mov	r3, r0
 80098f6:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 80098f8:	693b      	ldr	r3, [r7, #16]
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3718      	adds	r7, #24
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}
	...

08009904 <VL53L1_WriteMulti>:

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8009904:	b580      	push	{r7, lr}
 8009906:	b086      	sub	sp, #24
 8009908:	af00      	add	r7, sp, #0
 800990a:	60f8      	str	r0, [r7, #12]
 800990c:	607a      	str	r2, [r7, #4]
 800990e:	603b      	str	r3, [r7, #0]
 8009910:	460b      	mov	r3, r1
 8009912:	817b      	strh	r3, [r7, #10]
    int status_int;
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8009914:	2300      	movs	r3, #0
 8009916:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	2bff      	cmp	r3, #255	@ 0xff
 800991c:	d902      	bls.n	8009924 <VL53L1_WriteMulti+0x20>
        return VL53L1_ERROR_INVALID_PARAMS;
 800991e:	f06f 0303 	mvn.w	r3, #3
 8009922:	e01d      	b.n	8009960 <VL53L1_WriteMulti+0x5c>
    }
    _I2CBuffer[0] = index>>8;
 8009924:	897b      	ldrh	r3, [r7, #10]
 8009926:	0a1b      	lsrs	r3, r3, #8
 8009928:	b29b      	uxth	r3, r3
 800992a:	b2da      	uxtb	r2, r3
 800992c:	4b0e      	ldr	r3, [pc, #56]	@ (8009968 <VL53L1_WriteMulti+0x64>)
 800992e:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8009930:	897b      	ldrh	r3, [r7, #10]
 8009932:	b2da      	uxtb	r2, r3
 8009934:	4b0c      	ldr	r3, [pc, #48]	@ (8009968 <VL53L1_WriteMulti+0x64>)
 8009936:	705a      	strb	r2, [r3, #1]
    memcpy(&_I2CBuffer[2], pdata, count);
 8009938:	683a      	ldr	r2, [r7, #0]
 800993a:	6879      	ldr	r1, [r7, #4]
 800993c:	480b      	ldr	r0, [pc, #44]	@ (800996c <VL53L1_WriteMulti+0x68>)
 800993e:	f001 f886 	bl	800aa4e <memcpy>
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	3302      	adds	r3, #2
 8009946:	461a      	mov	r2, r3
 8009948:	4907      	ldr	r1, [pc, #28]	@ (8009968 <VL53L1_WriteMulti+0x64>)
 800994a:	68f8      	ldr	r0, [r7, #12]
 800994c:	f7ff ff98 	bl	8009880 <_I2CWrite>
 8009950:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d001      	beq.n	800995c <VL53L1_WriteMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8009958:	23f3      	movs	r3, #243	@ 0xf3
 800995a:	75fb      	strb	r3, [r7, #23]
    }
    VL53L1_PutI2cBus();
    return Status;
 800995c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009960:	4618      	mov	r0, r3
 8009962:	3718      	adds	r7, #24
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}
 8009968:	20000304 	.word	0x20000304
 800996c:	20000306 	.word	0x20000306

08009970 <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8009970:	b580      	push	{r7, lr}
 8009972:	b086      	sub	sp, #24
 8009974:	af00      	add	r7, sp, #0
 8009976:	60f8      	str	r0, [r7, #12]
 8009978:	607a      	str	r2, [r7, #4]
 800997a:	603b      	str	r3, [r7, #0]
 800997c:	460b      	mov	r3, r1
 800997e:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8009980:	2300      	movs	r3, #0
 8009982:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8009984:	897b      	ldrh	r3, [r7, #10]
 8009986:	0a1b      	lsrs	r3, r3, #8
 8009988:	b29b      	uxth	r3, r3
 800998a:	b2da      	uxtb	r2, r3
 800998c:	4b12      	ldr	r3, [pc, #72]	@ (80099d8 <VL53L1_ReadMulti+0x68>)
 800998e:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8009990:	897b      	ldrh	r3, [r7, #10]
 8009992:	b2da      	uxtb	r2, r3
 8009994:	4b10      	ldr	r3, [pc, #64]	@ (80099d8 <VL53L1_ReadMulti+0x68>)
 8009996:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8009998:	2202      	movs	r2, #2
 800999a:	490f      	ldr	r1, [pc, #60]	@ (80099d8 <VL53L1_ReadMulti+0x68>)
 800999c:	68f8      	ldr	r0, [r7, #12]
 800999e:	f7ff ff6f 	bl	8009880 <_I2CWrite>
 80099a2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80099a4:	693b      	ldr	r3, [r7, #16]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d002      	beq.n	80099b0 <VL53L1_ReadMulti+0x40>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80099aa:	23f3      	movs	r3, #243	@ 0xf3
 80099ac:	75fb      	strb	r3, [r7, #23]
        goto done;
 80099ae:	e00c      	b.n	80099ca <VL53L1_ReadMulti+0x5a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 80099b0:	683a      	ldr	r2, [r7, #0]
 80099b2:	6879      	ldr	r1, [r7, #4]
 80099b4:	68f8      	ldr	r0, [r7, #12]
 80099b6:	f7ff ff82 	bl	80098be <_I2CRead>
 80099ba:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80099bc:	693b      	ldr	r3, [r7, #16]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d002      	beq.n	80099c8 <VL53L1_ReadMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80099c2:	23f3      	movs	r3, #243	@ 0xf3
 80099c4:	75fb      	strb	r3, [r7, #23]
 80099c6:	e000      	b.n	80099ca <VL53L1_ReadMulti+0x5a>
    }
done:
 80099c8:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 80099ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3718      	adds	r7, #24
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	20000304 	.word	0x20000304

080099dc <VL53L1_WrByte>:

VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
 80099dc:	b580      	push	{r7, lr}
 80099de:	b084      	sub	sp, #16
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
 80099e4:	460b      	mov	r3, r1
 80099e6:	807b      	strh	r3, [r7, #2]
 80099e8:	4613      	mov	r3, r2
 80099ea:	707b      	strb	r3, [r7, #1]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 80099ec:	2300      	movs	r3, #0
 80099ee:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 80099f0:	887b      	ldrh	r3, [r7, #2]
 80099f2:	0a1b      	lsrs	r3, r3, #8
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	b2da      	uxtb	r2, r3
 80099f8:	4b0c      	ldr	r3, [pc, #48]	@ (8009a2c <VL53L1_WrByte+0x50>)
 80099fa:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 80099fc:	887b      	ldrh	r3, [r7, #2]
 80099fe:	b2da      	uxtb	r2, r3
 8009a00:	4b0a      	ldr	r3, [pc, #40]	@ (8009a2c <VL53L1_WrByte+0x50>)
 8009a02:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 8009a04:	4a09      	ldr	r2, [pc, #36]	@ (8009a2c <VL53L1_WrByte+0x50>)
 8009a06:	787b      	ldrb	r3, [r7, #1]
 8009a08:	7093      	strb	r3, [r2, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8009a0a:	2203      	movs	r2, #3
 8009a0c:	4907      	ldr	r1, [pc, #28]	@ (8009a2c <VL53L1_WrByte+0x50>)
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f7ff ff36 	bl	8009880 <_I2CWrite>
 8009a14:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d001      	beq.n	8009a20 <VL53L1_WrByte+0x44>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8009a1c:	23f3      	movs	r3, #243	@ 0xf3
 8009a1e:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 8009a20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}
 8009a2c:	20000304 	.word	0x20000304

08009a30 <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b086      	sub	sp, #24
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	60f8      	str	r0, [r7, #12]
 8009a38:	460b      	mov	r3, r1
 8009a3a:	607a      	str	r2, [r7, #4]
 8009a3c:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 8009a42:	897b      	ldrh	r3, [r7, #10]
 8009a44:	0a1b      	lsrs	r3, r3, #8
 8009a46:	b29b      	uxth	r3, r3
 8009a48:	b2da      	uxtb	r2, r3
 8009a4a:	4b12      	ldr	r3, [pc, #72]	@ (8009a94 <VL53L1_RdByte+0x64>)
 8009a4c:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8009a4e:	897b      	ldrh	r3, [r7, #10]
 8009a50:	b2da      	uxtb	r2, r3
 8009a52:	4b10      	ldr	r3, [pc, #64]	@ (8009a94 <VL53L1_RdByte+0x64>)
 8009a54:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8009a56:	2202      	movs	r2, #2
 8009a58:	490e      	ldr	r1, [pc, #56]	@ (8009a94 <VL53L1_RdByte+0x64>)
 8009a5a:	68f8      	ldr	r0, [r7, #12]
 8009a5c:	f7ff ff10 	bl	8009880 <_I2CWrite>
 8009a60:	6138      	str	r0, [r7, #16]
    if( status_int ){
 8009a62:	693b      	ldr	r3, [r7, #16]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d002      	beq.n	8009a6e <VL53L1_RdByte+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8009a68:	23f3      	movs	r3, #243	@ 0xf3
 8009a6a:	75fb      	strb	r3, [r7, #23]
        goto done;
 8009a6c:	e00c      	b.n	8009a88 <VL53L1_RdByte+0x58>
    }
    status_int = _I2CRead(Dev, data, 1);
 8009a6e:	2201      	movs	r2, #1
 8009a70:	6879      	ldr	r1, [r7, #4]
 8009a72:	68f8      	ldr	r0, [r7, #12]
 8009a74:	f7ff ff23 	bl	80098be <_I2CRead>
 8009a78:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d002      	beq.n	8009a86 <VL53L1_RdByte+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8009a80:	23f3      	movs	r3, #243	@ 0xf3
 8009a82:	75fb      	strb	r3, [r7, #23]
 8009a84:	e000      	b.n	8009a88 <VL53L1_RdByte+0x58>
    }
done:
 8009a86:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 8009a88:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3718      	adds	r7, #24
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}
 8009a94:	20000304 	.word	0x20000304

08009a98 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b086      	sub	sp, #24
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	60f8      	str	r0, [r7, #12]
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	607a      	str	r2, [r7, #4]
 8009aa4:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8009aaa:	897b      	ldrh	r3, [r7, #10]
 8009aac:	0a1b      	lsrs	r3, r3, #8
 8009aae:	b29b      	uxth	r3, r3
 8009ab0:	b2da      	uxtb	r2, r3
 8009ab2:	4b17      	ldr	r3, [pc, #92]	@ (8009b10 <VL53L1_RdWord+0x78>)
 8009ab4:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8009ab6:	897b      	ldrh	r3, [r7, #10]
 8009ab8:	b2da      	uxtb	r2, r3
 8009aba:	4b15      	ldr	r3, [pc, #84]	@ (8009b10 <VL53L1_RdWord+0x78>)
 8009abc:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8009abe:	2202      	movs	r2, #2
 8009ac0:	4913      	ldr	r1, [pc, #76]	@ (8009b10 <VL53L1_RdWord+0x78>)
 8009ac2:	68f8      	ldr	r0, [r7, #12]
 8009ac4:	f7ff fedc 	bl	8009880 <_I2CWrite>
 8009ac8:	6138      	str	r0, [r7, #16]

    if( status_int ){
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d002      	beq.n	8009ad6 <VL53L1_RdWord+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8009ad0:	23f3      	movs	r3, #243	@ 0xf3
 8009ad2:	75fb      	strb	r3, [r7, #23]
        goto done;
 8009ad4:	e015      	b.n	8009b02 <VL53L1_RdWord+0x6a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8009ad6:	2202      	movs	r2, #2
 8009ad8:	490d      	ldr	r1, [pc, #52]	@ (8009b10 <VL53L1_RdWord+0x78>)
 8009ada:	68f8      	ldr	r0, [r7, #12]
 8009adc:	f7ff feef 	bl	80098be <_I2CRead>
 8009ae0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d002      	beq.n	8009aee <VL53L1_RdWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8009ae8:	23f3      	movs	r3, #243	@ 0xf3
 8009aea:	75fb      	strb	r3, [r7, #23]
        goto done;
 8009aec:	e009      	b.n	8009b02 <VL53L1_RdWord+0x6a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8009aee:	4b08      	ldr	r3, [pc, #32]	@ (8009b10 <VL53L1_RdWord+0x78>)
 8009af0:	781b      	ldrb	r3, [r3, #0]
 8009af2:	021b      	lsls	r3, r3, #8
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	4a06      	ldr	r2, [pc, #24]	@ (8009b10 <VL53L1_RdWord+0x78>)
 8009af8:	7852      	ldrb	r2, [r2, #1]
 8009afa:	4413      	add	r3, r2
 8009afc:	b29a      	uxth	r2, r3
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 8009b02:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009b06:	4618      	mov	r0, r3
 8009b08:	3718      	adds	r7, #24
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bd80      	pop	{r7, pc}
 8009b0e:	bf00      	nop
 8009b10:	20000304 	.word	0x20000304

08009b14 <VL53L1_GetTickCount>:
    return Status;
}

VL53L1_Error VL53L1_GetTickCount(
	uint32_t *ptick_count_ms)
{
 8009b14:	b480      	push	{r7}
 8009b16:	b085      	sub	sp, #20
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]

    /* Returns current tick count in [ms] */

	VL53L1_Error status  = VL53L1_ERROR_NONE;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	73fb      	strb	r3, [r7, #15]

	//*ptick_count_ms = timeGetTime();
	*ptick_count_ms = 0;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2200      	movs	r2, #0
 8009b24:	601a      	str	r2, [r3, #0]
		VL53L1_TRACE_LEVEL_DEBUG,
		"VL53L1_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 8009b26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	3714      	adds	r7, #20
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr

08009b36 <VL53L1_WaitMs>:
	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}


VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms){
 8009b36:	b580      	push	{r7, lr}
 8009b38:	b082      	sub	sp, #8
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	6078      	str	r0, [r7, #4]
 8009b3e:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_ms);
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	4618      	mov	r0, r3
 8009b44:	f7f7 fd0e 	bl	8001564 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 8009b48:	2300      	movs	r3, #0
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3708      	adds	r7, #8
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
	...

08009b54 <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b082      	sub	sp, #8
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
 8009b5c:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_us/1000);
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	4a06      	ldr	r2, [pc, #24]	@ (8009b7c <VL53L1_WaitUs+0x28>)
 8009b62:	fb82 1203 	smull	r1, r2, r2, r3
 8009b66:	1192      	asrs	r2, r2, #6
 8009b68:	17db      	asrs	r3, r3, #31
 8009b6a:	1ad3      	subs	r3, r2, r3
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	f7f7 fcf9 	bl	8001564 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 8009b72:	2300      	movs	r3, #0
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	3708      	adds	r7, #8
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}
 8009b7c:	10624dd3 	.word	0x10624dd3

08009b80 <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 8009b80:	b590      	push	{r4, r7, lr}
 8009b82:	f5ad 7d0b 	sub.w	sp, sp, #556	@ 0x22c
 8009b86:	af00      	add	r7, sp, #0
 8009b88:	f507 740a 	add.w	r4, r7, #552	@ 0x228
 8009b8c:	f5a4 7407 	sub.w	r4, r4, #540	@ 0x21c
 8009b90:	6020      	str	r0, [r4, #0]
 8009b92:	f507 700a 	add.w	r0, r7, #552	@ 0x228
 8009b96:	f5a0 7008 	sub.w	r0, r0, #544	@ 0x220
 8009b9a:	6001      	str	r1, [r0, #0]
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009ba2:	f2a3 2322 	subw	r3, r3, #546	@ 0x222
 8009ba6:	801a      	strh	r2, [r3, #0]
 8009ba8:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009bac:	f2a3 2323 	subw	r3, r3, #547	@ 0x223
 8009bb0:	460a      	mov	r2, r1
 8009bb2:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53L1_Error status         = VL53L1_ERROR_NONE;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
	uint32_t     start_time_ms = 0;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
	uint32_t     current_time_ms = 0;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
	uint32_t     polling_time_ms = 0;
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
	uint8_t      byte_value      = 0;
 8009bcc:	2300      	movs	r3, #0
 8009bce:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213
	uint8_t      found           = 0;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	f887 321f 	strb.w	r3, [r7, #543]	@ 0x21f
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
			index,
			register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 8009bd8:	f107 0310 	add.w	r3, r7, #16
 8009bdc:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009be0:	493b      	ldr	r1, [pc, #236]	@ (8009cd0 <VL53L1_WaitValueMaskEx+0x150>)
 8009be2:	4618      	mov	r0, r3
 8009be4:	f000 fea9 	bl	800a93a <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53L1_GetTickCount(&start_time_ms);
 8009be8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009bec:	4618      	mov	r0, r3
 8009bee:	f7ff ff91 	bl	8009b14 <VL53L1_GetTickCount>
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 8009bf2:	e049      	b.n	8009c88 <VL53L1_WaitValueMaskEx+0x108>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53L1_ERROR_NONE)
 8009bf4:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d110      	bne.n	8009c1e <VL53L1_WaitValueMaskEx+0x9e>
			status = VL53L1_RdByte(
 8009bfc:	f207 2213 	addw	r2, r7, #531	@ 0x213
 8009c00:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009c04:	f2a3 2322 	subw	r3, r3, #546	@ 0x222
 8009c08:	8819      	ldrh	r1, [r3, #0]
 8009c0a:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009c0e:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8009c12:	6818      	ldr	r0, [r3, #0]
 8009c14:	f7ff ff0c 	bl	8009a30 <VL53L1_RdByte>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
							pdev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 8009c1e:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 8009c22:	f897 3238 	ldrb.w	r3, [r7, #568]	@ 0x238
 8009c26:	4013      	ands	r3, r2
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	f507 720a 	add.w	r2, r7, #552	@ 0x228
 8009c2e:	f2a2 2223 	subw	r2, r2, #547	@ 0x223
 8009c32:	7812      	ldrb	r2, [r2, #0]
 8009c34:	429a      	cmp	r2, r3
 8009c36:	d102      	bne.n	8009c3e <VL53L1_WaitValueMaskEx+0xbe>
			found = 1;
 8009c38:	2301      	movs	r3, #1
 8009c3a:	f887 321f 	strb.w	r3, [r7, #543]	@ 0x21f

		if (status == VL53L1_ERROR_NONE  &&
 8009c3e:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d114      	bne.n	8009c70 <VL53L1_WaitValueMaskEx+0xf0>
 8009c46:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d110      	bne.n	8009c70 <VL53L1_WaitValueMaskEx+0xf0>
			found == 0 &&
 8009c4e:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d00c      	beq.n	8009c70 <VL53L1_WaitValueMaskEx+0xf0>
			poll_delay_ms > 0)
			status = VL53L1_WaitMs(
 8009c56:	f8d7 223c 	ldr.w	r2, [r7, #572]	@ 0x23c
 8009c5a:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009c5e:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8009c62:	4611      	mov	r1, r2
 8009c64:	6818      	ldr	r0, [r3, #0]
 8009c66:	f7ff ff66 	bl	8009b36 <VL53L1_WaitMs>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
					pdev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53L1_GetTickCount(&current_time_ms);
 8009c70:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8009c74:	4618      	mov	r0, r3
 8009c76:	f7ff ff4d 	bl	8009b14 <VL53L1_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 8009c7a:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8009c7e:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8009c82:	1ad3      	subs	r3, r2, r3
 8009c84:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
		   (polling_time_ms < timeout_ms) &&
 8009c88:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d10c      	bne.n	8009caa <VL53L1_WaitValueMaskEx+0x12a>
	while ((status == VL53L1_ERROR_NONE) &&
 8009c90:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009c94:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 8009c98:	f8d7 2220 	ldr.w	r2, [r7, #544]	@ 0x220
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d203      	bcs.n	8009caa <VL53L1_WaitValueMaskEx+0x12a>
		   (polling_time_ms < timeout_ms) &&
 8009ca2:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d0a4      	beq.n	8009bf4 <VL53L1_WaitValueMaskEx+0x74>
#ifdef VL53L1_LOG_ENABLE
	/* Restore function logging */
	VL53L1_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53L1_ERROR_NONE)
 8009caa:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d106      	bne.n	8009cc0 <VL53L1_WaitValueMaskEx+0x140>
 8009cb2:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d102      	bne.n	8009cc0 <VL53L1_WaitValueMaskEx+0x140>
		status = VL53L1_ERROR_TIME_OUT;
 8009cba:	23f9      	movs	r3, #249	@ 0xf9
 8009cbc:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227

	return status;
 8009cc0:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
}
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f507 770b 	add.w	r7, r7, #556	@ 0x22c
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd90      	pop	{r4, r7, pc}
 8009cce:	bf00      	nop
 8009cd0:	0800c818 	.word	0x0800c818

08009cd4 <__cvt>:
 8009cd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009cd8:	ec57 6b10 	vmov	r6, r7, d0
 8009cdc:	2f00      	cmp	r7, #0
 8009cde:	460c      	mov	r4, r1
 8009ce0:	4619      	mov	r1, r3
 8009ce2:	463b      	mov	r3, r7
 8009ce4:	bfbb      	ittet	lt
 8009ce6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009cea:	461f      	movlt	r7, r3
 8009cec:	2300      	movge	r3, #0
 8009cee:	232d      	movlt	r3, #45	@ 0x2d
 8009cf0:	700b      	strb	r3, [r1, #0]
 8009cf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cf4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009cf8:	4691      	mov	r9, r2
 8009cfa:	f023 0820 	bic.w	r8, r3, #32
 8009cfe:	bfbc      	itt	lt
 8009d00:	4632      	movlt	r2, r6
 8009d02:	4616      	movlt	r6, r2
 8009d04:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009d08:	d005      	beq.n	8009d16 <__cvt+0x42>
 8009d0a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009d0e:	d100      	bne.n	8009d12 <__cvt+0x3e>
 8009d10:	3401      	adds	r4, #1
 8009d12:	2102      	movs	r1, #2
 8009d14:	e000      	b.n	8009d18 <__cvt+0x44>
 8009d16:	2103      	movs	r1, #3
 8009d18:	ab03      	add	r3, sp, #12
 8009d1a:	9301      	str	r3, [sp, #4]
 8009d1c:	ab02      	add	r3, sp, #8
 8009d1e:	9300      	str	r3, [sp, #0]
 8009d20:	ec47 6b10 	vmov	d0, r6, r7
 8009d24:	4653      	mov	r3, sl
 8009d26:	4622      	mov	r2, r4
 8009d28:	f000 ff2a 	bl	800ab80 <_dtoa_r>
 8009d2c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009d30:	4605      	mov	r5, r0
 8009d32:	d119      	bne.n	8009d68 <__cvt+0x94>
 8009d34:	f019 0f01 	tst.w	r9, #1
 8009d38:	d00e      	beq.n	8009d58 <__cvt+0x84>
 8009d3a:	eb00 0904 	add.w	r9, r0, r4
 8009d3e:	2200      	movs	r2, #0
 8009d40:	2300      	movs	r3, #0
 8009d42:	4630      	mov	r0, r6
 8009d44:	4639      	mov	r1, r7
 8009d46:	f7f6 febf 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d4a:	b108      	cbz	r0, 8009d50 <__cvt+0x7c>
 8009d4c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009d50:	2230      	movs	r2, #48	@ 0x30
 8009d52:	9b03      	ldr	r3, [sp, #12]
 8009d54:	454b      	cmp	r3, r9
 8009d56:	d31e      	bcc.n	8009d96 <__cvt+0xc2>
 8009d58:	9b03      	ldr	r3, [sp, #12]
 8009d5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d5c:	1b5b      	subs	r3, r3, r5
 8009d5e:	4628      	mov	r0, r5
 8009d60:	6013      	str	r3, [r2, #0]
 8009d62:	b004      	add	sp, #16
 8009d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009d6c:	eb00 0904 	add.w	r9, r0, r4
 8009d70:	d1e5      	bne.n	8009d3e <__cvt+0x6a>
 8009d72:	7803      	ldrb	r3, [r0, #0]
 8009d74:	2b30      	cmp	r3, #48	@ 0x30
 8009d76:	d10a      	bne.n	8009d8e <__cvt+0xba>
 8009d78:	2200      	movs	r2, #0
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	4630      	mov	r0, r6
 8009d7e:	4639      	mov	r1, r7
 8009d80:	f7f6 fea2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d84:	b918      	cbnz	r0, 8009d8e <__cvt+0xba>
 8009d86:	f1c4 0401 	rsb	r4, r4, #1
 8009d8a:	f8ca 4000 	str.w	r4, [sl]
 8009d8e:	f8da 3000 	ldr.w	r3, [sl]
 8009d92:	4499      	add	r9, r3
 8009d94:	e7d3      	b.n	8009d3e <__cvt+0x6a>
 8009d96:	1c59      	adds	r1, r3, #1
 8009d98:	9103      	str	r1, [sp, #12]
 8009d9a:	701a      	strb	r2, [r3, #0]
 8009d9c:	e7d9      	b.n	8009d52 <__cvt+0x7e>

08009d9e <__exponent>:
 8009d9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009da0:	2900      	cmp	r1, #0
 8009da2:	bfba      	itte	lt
 8009da4:	4249      	neglt	r1, r1
 8009da6:	232d      	movlt	r3, #45	@ 0x2d
 8009da8:	232b      	movge	r3, #43	@ 0x2b
 8009daa:	2909      	cmp	r1, #9
 8009dac:	7002      	strb	r2, [r0, #0]
 8009dae:	7043      	strb	r3, [r0, #1]
 8009db0:	dd29      	ble.n	8009e06 <__exponent+0x68>
 8009db2:	f10d 0307 	add.w	r3, sp, #7
 8009db6:	461d      	mov	r5, r3
 8009db8:	270a      	movs	r7, #10
 8009dba:	461a      	mov	r2, r3
 8009dbc:	fbb1 f6f7 	udiv	r6, r1, r7
 8009dc0:	fb07 1416 	mls	r4, r7, r6, r1
 8009dc4:	3430      	adds	r4, #48	@ 0x30
 8009dc6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009dca:	460c      	mov	r4, r1
 8009dcc:	2c63      	cmp	r4, #99	@ 0x63
 8009dce:	f103 33ff 	add.w	r3, r3, #4294967295
 8009dd2:	4631      	mov	r1, r6
 8009dd4:	dcf1      	bgt.n	8009dba <__exponent+0x1c>
 8009dd6:	3130      	adds	r1, #48	@ 0x30
 8009dd8:	1e94      	subs	r4, r2, #2
 8009dda:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009dde:	1c41      	adds	r1, r0, #1
 8009de0:	4623      	mov	r3, r4
 8009de2:	42ab      	cmp	r3, r5
 8009de4:	d30a      	bcc.n	8009dfc <__exponent+0x5e>
 8009de6:	f10d 0309 	add.w	r3, sp, #9
 8009dea:	1a9b      	subs	r3, r3, r2
 8009dec:	42ac      	cmp	r4, r5
 8009dee:	bf88      	it	hi
 8009df0:	2300      	movhi	r3, #0
 8009df2:	3302      	adds	r3, #2
 8009df4:	4403      	add	r3, r0
 8009df6:	1a18      	subs	r0, r3, r0
 8009df8:	b003      	add	sp, #12
 8009dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009dfc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009e00:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009e04:	e7ed      	b.n	8009de2 <__exponent+0x44>
 8009e06:	2330      	movs	r3, #48	@ 0x30
 8009e08:	3130      	adds	r1, #48	@ 0x30
 8009e0a:	7083      	strb	r3, [r0, #2]
 8009e0c:	70c1      	strb	r1, [r0, #3]
 8009e0e:	1d03      	adds	r3, r0, #4
 8009e10:	e7f1      	b.n	8009df6 <__exponent+0x58>
	...

08009e14 <_printf_float>:
 8009e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e18:	b08d      	sub	sp, #52	@ 0x34
 8009e1a:	460c      	mov	r4, r1
 8009e1c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009e20:	4616      	mov	r6, r2
 8009e22:	461f      	mov	r7, r3
 8009e24:	4605      	mov	r5, r0
 8009e26:	f000 fd9b 	bl	800a960 <_localeconv_r>
 8009e2a:	6803      	ldr	r3, [r0, #0]
 8009e2c:	9304      	str	r3, [sp, #16]
 8009e2e:	4618      	mov	r0, r3
 8009e30:	f7f6 fa1e 	bl	8000270 <strlen>
 8009e34:	2300      	movs	r3, #0
 8009e36:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e38:	f8d8 3000 	ldr.w	r3, [r8]
 8009e3c:	9005      	str	r0, [sp, #20]
 8009e3e:	3307      	adds	r3, #7
 8009e40:	f023 0307 	bic.w	r3, r3, #7
 8009e44:	f103 0208 	add.w	r2, r3, #8
 8009e48:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009e4c:	f8d4 b000 	ldr.w	fp, [r4]
 8009e50:	f8c8 2000 	str.w	r2, [r8]
 8009e54:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009e58:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009e5c:	9307      	str	r3, [sp, #28]
 8009e5e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009e62:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009e66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e6a:	4b9c      	ldr	r3, [pc, #624]	@ (800a0dc <_printf_float+0x2c8>)
 8009e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8009e70:	f7f6 fe5c 	bl	8000b2c <__aeabi_dcmpun>
 8009e74:	bb70      	cbnz	r0, 8009ed4 <_printf_float+0xc0>
 8009e76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e7a:	4b98      	ldr	r3, [pc, #608]	@ (800a0dc <_printf_float+0x2c8>)
 8009e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8009e80:	f7f6 fe36 	bl	8000af0 <__aeabi_dcmple>
 8009e84:	bb30      	cbnz	r0, 8009ed4 <_printf_float+0xc0>
 8009e86:	2200      	movs	r2, #0
 8009e88:	2300      	movs	r3, #0
 8009e8a:	4640      	mov	r0, r8
 8009e8c:	4649      	mov	r1, r9
 8009e8e:	f7f6 fe25 	bl	8000adc <__aeabi_dcmplt>
 8009e92:	b110      	cbz	r0, 8009e9a <_printf_float+0x86>
 8009e94:	232d      	movs	r3, #45	@ 0x2d
 8009e96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e9a:	4a91      	ldr	r2, [pc, #580]	@ (800a0e0 <_printf_float+0x2cc>)
 8009e9c:	4b91      	ldr	r3, [pc, #580]	@ (800a0e4 <_printf_float+0x2d0>)
 8009e9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009ea2:	bf94      	ite	ls
 8009ea4:	4690      	movls	r8, r2
 8009ea6:	4698      	movhi	r8, r3
 8009ea8:	2303      	movs	r3, #3
 8009eaa:	6123      	str	r3, [r4, #16]
 8009eac:	f02b 0304 	bic.w	r3, fp, #4
 8009eb0:	6023      	str	r3, [r4, #0]
 8009eb2:	f04f 0900 	mov.w	r9, #0
 8009eb6:	9700      	str	r7, [sp, #0]
 8009eb8:	4633      	mov	r3, r6
 8009eba:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009ebc:	4621      	mov	r1, r4
 8009ebe:	4628      	mov	r0, r5
 8009ec0:	f000 f9d2 	bl	800a268 <_printf_common>
 8009ec4:	3001      	adds	r0, #1
 8009ec6:	f040 808d 	bne.w	8009fe4 <_printf_float+0x1d0>
 8009eca:	f04f 30ff 	mov.w	r0, #4294967295
 8009ece:	b00d      	add	sp, #52	@ 0x34
 8009ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ed4:	4642      	mov	r2, r8
 8009ed6:	464b      	mov	r3, r9
 8009ed8:	4640      	mov	r0, r8
 8009eda:	4649      	mov	r1, r9
 8009edc:	f7f6 fe26 	bl	8000b2c <__aeabi_dcmpun>
 8009ee0:	b140      	cbz	r0, 8009ef4 <_printf_float+0xe0>
 8009ee2:	464b      	mov	r3, r9
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	bfbc      	itt	lt
 8009ee8:	232d      	movlt	r3, #45	@ 0x2d
 8009eea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009eee:	4a7e      	ldr	r2, [pc, #504]	@ (800a0e8 <_printf_float+0x2d4>)
 8009ef0:	4b7e      	ldr	r3, [pc, #504]	@ (800a0ec <_printf_float+0x2d8>)
 8009ef2:	e7d4      	b.n	8009e9e <_printf_float+0x8a>
 8009ef4:	6863      	ldr	r3, [r4, #4]
 8009ef6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009efa:	9206      	str	r2, [sp, #24]
 8009efc:	1c5a      	adds	r2, r3, #1
 8009efe:	d13b      	bne.n	8009f78 <_printf_float+0x164>
 8009f00:	2306      	movs	r3, #6
 8009f02:	6063      	str	r3, [r4, #4]
 8009f04:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009f08:	2300      	movs	r3, #0
 8009f0a:	6022      	str	r2, [r4, #0]
 8009f0c:	9303      	str	r3, [sp, #12]
 8009f0e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009f10:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009f14:	ab09      	add	r3, sp, #36	@ 0x24
 8009f16:	9300      	str	r3, [sp, #0]
 8009f18:	6861      	ldr	r1, [r4, #4]
 8009f1a:	ec49 8b10 	vmov	d0, r8, r9
 8009f1e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009f22:	4628      	mov	r0, r5
 8009f24:	f7ff fed6 	bl	8009cd4 <__cvt>
 8009f28:	9b06      	ldr	r3, [sp, #24]
 8009f2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009f2c:	2b47      	cmp	r3, #71	@ 0x47
 8009f2e:	4680      	mov	r8, r0
 8009f30:	d129      	bne.n	8009f86 <_printf_float+0x172>
 8009f32:	1cc8      	adds	r0, r1, #3
 8009f34:	db02      	blt.n	8009f3c <_printf_float+0x128>
 8009f36:	6863      	ldr	r3, [r4, #4]
 8009f38:	4299      	cmp	r1, r3
 8009f3a:	dd41      	ble.n	8009fc0 <_printf_float+0x1ac>
 8009f3c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009f40:	fa5f fa8a 	uxtb.w	sl, sl
 8009f44:	3901      	subs	r1, #1
 8009f46:	4652      	mov	r2, sl
 8009f48:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009f4c:	9109      	str	r1, [sp, #36]	@ 0x24
 8009f4e:	f7ff ff26 	bl	8009d9e <__exponent>
 8009f52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f54:	1813      	adds	r3, r2, r0
 8009f56:	2a01      	cmp	r2, #1
 8009f58:	4681      	mov	r9, r0
 8009f5a:	6123      	str	r3, [r4, #16]
 8009f5c:	dc02      	bgt.n	8009f64 <_printf_float+0x150>
 8009f5e:	6822      	ldr	r2, [r4, #0]
 8009f60:	07d2      	lsls	r2, r2, #31
 8009f62:	d501      	bpl.n	8009f68 <_printf_float+0x154>
 8009f64:	3301      	adds	r3, #1
 8009f66:	6123      	str	r3, [r4, #16]
 8009f68:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d0a2      	beq.n	8009eb6 <_printf_float+0xa2>
 8009f70:	232d      	movs	r3, #45	@ 0x2d
 8009f72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f76:	e79e      	b.n	8009eb6 <_printf_float+0xa2>
 8009f78:	9a06      	ldr	r2, [sp, #24]
 8009f7a:	2a47      	cmp	r2, #71	@ 0x47
 8009f7c:	d1c2      	bne.n	8009f04 <_printf_float+0xf0>
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d1c0      	bne.n	8009f04 <_printf_float+0xf0>
 8009f82:	2301      	movs	r3, #1
 8009f84:	e7bd      	b.n	8009f02 <_printf_float+0xee>
 8009f86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f8a:	d9db      	bls.n	8009f44 <_printf_float+0x130>
 8009f8c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009f90:	d118      	bne.n	8009fc4 <_printf_float+0x1b0>
 8009f92:	2900      	cmp	r1, #0
 8009f94:	6863      	ldr	r3, [r4, #4]
 8009f96:	dd0b      	ble.n	8009fb0 <_printf_float+0x19c>
 8009f98:	6121      	str	r1, [r4, #16]
 8009f9a:	b913      	cbnz	r3, 8009fa2 <_printf_float+0x18e>
 8009f9c:	6822      	ldr	r2, [r4, #0]
 8009f9e:	07d0      	lsls	r0, r2, #31
 8009fa0:	d502      	bpl.n	8009fa8 <_printf_float+0x194>
 8009fa2:	3301      	adds	r3, #1
 8009fa4:	440b      	add	r3, r1
 8009fa6:	6123      	str	r3, [r4, #16]
 8009fa8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009faa:	f04f 0900 	mov.w	r9, #0
 8009fae:	e7db      	b.n	8009f68 <_printf_float+0x154>
 8009fb0:	b913      	cbnz	r3, 8009fb8 <_printf_float+0x1a4>
 8009fb2:	6822      	ldr	r2, [r4, #0]
 8009fb4:	07d2      	lsls	r2, r2, #31
 8009fb6:	d501      	bpl.n	8009fbc <_printf_float+0x1a8>
 8009fb8:	3302      	adds	r3, #2
 8009fba:	e7f4      	b.n	8009fa6 <_printf_float+0x192>
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	e7f2      	b.n	8009fa6 <_printf_float+0x192>
 8009fc0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009fc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fc6:	4299      	cmp	r1, r3
 8009fc8:	db05      	blt.n	8009fd6 <_printf_float+0x1c2>
 8009fca:	6823      	ldr	r3, [r4, #0]
 8009fcc:	6121      	str	r1, [r4, #16]
 8009fce:	07d8      	lsls	r0, r3, #31
 8009fd0:	d5ea      	bpl.n	8009fa8 <_printf_float+0x194>
 8009fd2:	1c4b      	adds	r3, r1, #1
 8009fd4:	e7e7      	b.n	8009fa6 <_printf_float+0x192>
 8009fd6:	2900      	cmp	r1, #0
 8009fd8:	bfd4      	ite	le
 8009fda:	f1c1 0202 	rsble	r2, r1, #2
 8009fde:	2201      	movgt	r2, #1
 8009fe0:	4413      	add	r3, r2
 8009fe2:	e7e0      	b.n	8009fa6 <_printf_float+0x192>
 8009fe4:	6823      	ldr	r3, [r4, #0]
 8009fe6:	055a      	lsls	r2, r3, #21
 8009fe8:	d407      	bmi.n	8009ffa <_printf_float+0x1e6>
 8009fea:	6923      	ldr	r3, [r4, #16]
 8009fec:	4642      	mov	r2, r8
 8009fee:	4631      	mov	r1, r6
 8009ff0:	4628      	mov	r0, r5
 8009ff2:	47b8      	blx	r7
 8009ff4:	3001      	adds	r0, #1
 8009ff6:	d12b      	bne.n	800a050 <_printf_float+0x23c>
 8009ff8:	e767      	b.n	8009eca <_printf_float+0xb6>
 8009ffa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009ffe:	f240 80dd 	bls.w	800a1bc <_printf_float+0x3a8>
 800a002:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a006:	2200      	movs	r2, #0
 800a008:	2300      	movs	r3, #0
 800a00a:	f7f6 fd5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a00e:	2800      	cmp	r0, #0
 800a010:	d033      	beq.n	800a07a <_printf_float+0x266>
 800a012:	4a37      	ldr	r2, [pc, #220]	@ (800a0f0 <_printf_float+0x2dc>)
 800a014:	2301      	movs	r3, #1
 800a016:	4631      	mov	r1, r6
 800a018:	4628      	mov	r0, r5
 800a01a:	47b8      	blx	r7
 800a01c:	3001      	adds	r0, #1
 800a01e:	f43f af54 	beq.w	8009eca <_printf_float+0xb6>
 800a022:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a026:	4543      	cmp	r3, r8
 800a028:	db02      	blt.n	800a030 <_printf_float+0x21c>
 800a02a:	6823      	ldr	r3, [r4, #0]
 800a02c:	07d8      	lsls	r0, r3, #31
 800a02e:	d50f      	bpl.n	800a050 <_printf_float+0x23c>
 800a030:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a034:	4631      	mov	r1, r6
 800a036:	4628      	mov	r0, r5
 800a038:	47b8      	blx	r7
 800a03a:	3001      	adds	r0, #1
 800a03c:	f43f af45 	beq.w	8009eca <_printf_float+0xb6>
 800a040:	f04f 0900 	mov.w	r9, #0
 800a044:	f108 38ff 	add.w	r8, r8, #4294967295
 800a048:	f104 0a1a 	add.w	sl, r4, #26
 800a04c:	45c8      	cmp	r8, r9
 800a04e:	dc09      	bgt.n	800a064 <_printf_float+0x250>
 800a050:	6823      	ldr	r3, [r4, #0]
 800a052:	079b      	lsls	r3, r3, #30
 800a054:	f100 8103 	bmi.w	800a25e <_printf_float+0x44a>
 800a058:	68e0      	ldr	r0, [r4, #12]
 800a05a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a05c:	4298      	cmp	r0, r3
 800a05e:	bfb8      	it	lt
 800a060:	4618      	movlt	r0, r3
 800a062:	e734      	b.n	8009ece <_printf_float+0xba>
 800a064:	2301      	movs	r3, #1
 800a066:	4652      	mov	r2, sl
 800a068:	4631      	mov	r1, r6
 800a06a:	4628      	mov	r0, r5
 800a06c:	47b8      	blx	r7
 800a06e:	3001      	adds	r0, #1
 800a070:	f43f af2b 	beq.w	8009eca <_printf_float+0xb6>
 800a074:	f109 0901 	add.w	r9, r9, #1
 800a078:	e7e8      	b.n	800a04c <_printf_float+0x238>
 800a07a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	dc39      	bgt.n	800a0f4 <_printf_float+0x2e0>
 800a080:	4a1b      	ldr	r2, [pc, #108]	@ (800a0f0 <_printf_float+0x2dc>)
 800a082:	2301      	movs	r3, #1
 800a084:	4631      	mov	r1, r6
 800a086:	4628      	mov	r0, r5
 800a088:	47b8      	blx	r7
 800a08a:	3001      	adds	r0, #1
 800a08c:	f43f af1d 	beq.w	8009eca <_printf_float+0xb6>
 800a090:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a094:	ea59 0303 	orrs.w	r3, r9, r3
 800a098:	d102      	bne.n	800a0a0 <_printf_float+0x28c>
 800a09a:	6823      	ldr	r3, [r4, #0]
 800a09c:	07d9      	lsls	r1, r3, #31
 800a09e:	d5d7      	bpl.n	800a050 <_printf_float+0x23c>
 800a0a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0a4:	4631      	mov	r1, r6
 800a0a6:	4628      	mov	r0, r5
 800a0a8:	47b8      	blx	r7
 800a0aa:	3001      	adds	r0, #1
 800a0ac:	f43f af0d 	beq.w	8009eca <_printf_float+0xb6>
 800a0b0:	f04f 0a00 	mov.w	sl, #0
 800a0b4:	f104 0b1a 	add.w	fp, r4, #26
 800a0b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0ba:	425b      	negs	r3, r3
 800a0bc:	4553      	cmp	r3, sl
 800a0be:	dc01      	bgt.n	800a0c4 <_printf_float+0x2b0>
 800a0c0:	464b      	mov	r3, r9
 800a0c2:	e793      	b.n	8009fec <_printf_float+0x1d8>
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	465a      	mov	r2, fp
 800a0c8:	4631      	mov	r1, r6
 800a0ca:	4628      	mov	r0, r5
 800a0cc:	47b8      	blx	r7
 800a0ce:	3001      	adds	r0, #1
 800a0d0:	f43f aefb 	beq.w	8009eca <_printf_float+0xb6>
 800a0d4:	f10a 0a01 	add.w	sl, sl, #1
 800a0d8:	e7ee      	b.n	800a0b8 <_printf_float+0x2a4>
 800a0da:	bf00      	nop
 800a0dc:	7fefffff 	.word	0x7fefffff
 800a0e0:	0800c854 	.word	0x0800c854
 800a0e4:	0800c858 	.word	0x0800c858
 800a0e8:	0800c85c 	.word	0x0800c85c
 800a0ec:	0800c860 	.word	0x0800c860
 800a0f0:	0800c864 	.word	0x0800c864
 800a0f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a0f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a0fa:	4553      	cmp	r3, sl
 800a0fc:	bfa8      	it	ge
 800a0fe:	4653      	movge	r3, sl
 800a100:	2b00      	cmp	r3, #0
 800a102:	4699      	mov	r9, r3
 800a104:	dc36      	bgt.n	800a174 <_printf_float+0x360>
 800a106:	f04f 0b00 	mov.w	fp, #0
 800a10a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a10e:	f104 021a 	add.w	r2, r4, #26
 800a112:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a114:	9306      	str	r3, [sp, #24]
 800a116:	eba3 0309 	sub.w	r3, r3, r9
 800a11a:	455b      	cmp	r3, fp
 800a11c:	dc31      	bgt.n	800a182 <_printf_float+0x36e>
 800a11e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a120:	459a      	cmp	sl, r3
 800a122:	dc3a      	bgt.n	800a19a <_printf_float+0x386>
 800a124:	6823      	ldr	r3, [r4, #0]
 800a126:	07da      	lsls	r2, r3, #31
 800a128:	d437      	bmi.n	800a19a <_printf_float+0x386>
 800a12a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a12c:	ebaa 0903 	sub.w	r9, sl, r3
 800a130:	9b06      	ldr	r3, [sp, #24]
 800a132:	ebaa 0303 	sub.w	r3, sl, r3
 800a136:	4599      	cmp	r9, r3
 800a138:	bfa8      	it	ge
 800a13a:	4699      	movge	r9, r3
 800a13c:	f1b9 0f00 	cmp.w	r9, #0
 800a140:	dc33      	bgt.n	800a1aa <_printf_float+0x396>
 800a142:	f04f 0800 	mov.w	r8, #0
 800a146:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a14a:	f104 0b1a 	add.w	fp, r4, #26
 800a14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a150:	ebaa 0303 	sub.w	r3, sl, r3
 800a154:	eba3 0309 	sub.w	r3, r3, r9
 800a158:	4543      	cmp	r3, r8
 800a15a:	f77f af79 	ble.w	800a050 <_printf_float+0x23c>
 800a15e:	2301      	movs	r3, #1
 800a160:	465a      	mov	r2, fp
 800a162:	4631      	mov	r1, r6
 800a164:	4628      	mov	r0, r5
 800a166:	47b8      	blx	r7
 800a168:	3001      	adds	r0, #1
 800a16a:	f43f aeae 	beq.w	8009eca <_printf_float+0xb6>
 800a16e:	f108 0801 	add.w	r8, r8, #1
 800a172:	e7ec      	b.n	800a14e <_printf_float+0x33a>
 800a174:	4642      	mov	r2, r8
 800a176:	4631      	mov	r1, r6
 800a178:	4628      	mov	r0, r5
 800a17a:	47b8      	blx	r7
 800a17c:	3001      	adds	r0, #1
 800a17e:	d1c2      	bne.n	800a106 <_printf_float+0x2f2>
 800a180:	e6a3      	b.n	8009eca <_printf_float+0xb6>
 800a182:	2301      	movs	r3, #1
 800a184:	4631      	mov	r1, r6
 800a186:	4628      	mov	r0, r5
 800a188:	9206      	str	r2, [sp, #24]
 800a18a:	47b8      	blx	r7
 800a18c:	3001      	adds	r0, #1
 800a18e:	f43f ae9c 	beq.w	8009eca <_printf_float+0xb6>
 800a192:	9a06      	ldr	r2, [sp, #24]
 800a194:	f10b 0b01 	add.w	fp, fp, #1
 800a198:	e7bb      	b.n	800a112 <_printf_float+0x2fe>
 800a19a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a19e:	4631      	mov	r1, r6
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	47b8      	blx	r7
 800a1a4:	3001      	adds	r0, #1
 800a1a6:	d1c0      	bne.n	800a12a <_printf_float+0x316>
 800a1a8:	e68f      	b.n	8009eca <_printf_float+0xb6>
 800a1aa:	9a06      	ldr	r2, [sp, #24]
 800a1ac:	464b      	mov	r3, r9
 800a1ae:	4442      	add	r2, r8
 800a1b0:	4631      	mov	r1, r6
 800a1b2:	4628      	mov	r0, r5
 800a1b4:	47b8      	blx	r7
 800a1b6:	3001      	adds	r0, #1
 800a1b8:	d1c3      	bne.n	800a142 <_printf_float+0x32e>
 800a1ba:	e686      	b.n	8009eca <_printf_float+0xb6>
 800a1bc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a1c0:	f1ba 0f01 	cmp.w	sl, #1
 800a1c4:	dc01      	bgt.n	800a1ca <_printf_float+0x3b6>
 800a1c6:	07db      	lsls	r3, r3, #31
 800a1c8:	d536      	bpl.n	800a238 <_printf_float+0x424>
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	4642      	mov	r2, r8
 800a1ce:	4631      	mov	r1, r6
 800a1d0:	4628      	mov	r0, r5
 800a1d2:	47b8      	blx	r7
 800a1d4:	3001      	adds	r0, #1
 800a1d6:	f43f ae78 	beq.w	8009eca <_printf_float+0xb6>
 800a1da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1de:	4631      	mov	r1, r6
 800a1e0:	4628      	mov	r0, r5
 800a1e2:	47b8      	blx	r7
 800a1e4:	3001      	adds	r0, #1
 800a1e6:	f43f ae70 	beq.w	8009eca <_printf_float+0xb6>
 800a1ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1f6:	f7f6 fc67 	bl	8000ac8 <__aeabi_dcmpeq>
 800a1fa:	b9c0      	cbnz	r0, 800a22e <_printf_float+0x41a>
 800a1fc:	4653      	mov	r3, sl
 800a1fe:	f108 0201 	add.w	r2, r8, #1
 800a202:	4631      	mov	r1, r6
 800a204:	4628      	mov	r0, r5
 800a206:	47b8      	blx	r7
 800a208:	3001      	adds	r0, #1
 800a20a:	d10c      	bne.n	800a226 <_printf_float+0x412>
 800a20c:	e65d      	b.n	8009eca <_printf_float+0xb6>
 800a20e:	2301      	movs	r3, #1
 800a210:	465a      	mov	r2, fp
 800a212:	4631      	mov	r1, r6
 800a214:	4628      	mov	r0, r5
 800a216:	47b8      	blx	r7
 800a218:	3001      	adds	r0, #1
 800a21a:	f43f ae56 	beq.w	8009eca <_printf_float+0xb6>
 800a21e:	f108 0801 	add.w	r8, r8, #1
 800a222:	45d0      	cmp	r8, sl
 800a224:	dbf3      	blt.n	800a20e <_printf_float+0x3fa>
 800a226:	464b      	mov	r3, r9
 800a228:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a22c:	e6df      	b.n	8009fee <_printf_float+0x1da>
 800a22e:	f04f 0800 	mov.w	r8, #0
 800a232:	f104 0b1a 	add.w	fp, r4, #26
 800a236:	e7f4      	b.n	800a222 <_printf_float+0x40e>
 800a238:	2301      	movs	r3, #1
 800a23a:	4642      	mov	r2, r8
 800a23c:	e7e1      	b.n	800a202 <_printf_float+0x3ee>
 800a23e:	2301      	movs	r3, #1
 800a240:	464a      	mov	r2, r9
 800a242:	4631      	mov	r1, r6
 800a244:	4628      	mov	r0, r5
 800a246:	47b8      	blx	r7
 800a248:	3001      	adds	r0, #1
 800a24a:	f43f ae3e 	beq.w	8009eca <_printf_float+0xb6>
 800a24e:	f108 0801 	add.w	r8, r8, #1
 800a252:	68e3      	ldr	r3, [r4, #12]
 800a254:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a256:	1a5b      	subs	r3, r3, r1
 800a258:	4543      	cmp	r3, r8
 800a25a:	dcf0      	bgt.n	800a23e <_printf_float+0x42a>
 800a25c:	e6fc      	b.n	800a058 <_printf_float+0x244>
 800a25e:	f04f 0800 	mov.w	r8, #0
 800a262:	f104 0919 	add.w	r9, r4, #25
 800a266:	e7f4      	b.n	800a252 <_printf_float+0x43e>

0800a268 <_printf_common>:
 800a268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a26c:	4616      	mov	r6, r2
 800a26e:	4698      	mov	r8, r3
 800a270:	688a      	ldr	r2, [r1, #8]
 800a272:	690b      	ldr	r3, [r1, #16]
 800a274:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a278:	4293      	cmp	r3, r2
 800a27a:	bfb8      	it	lt
 800a27c:	4613      	movlt	r3, r2
 800a27e:	6033      	str	r3, [r6, #0]
 800a280:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a284:	4607      	mov	r7, r0
 800a286:	460c      	mov	r4, r1
 800a288:	b10a      	cbz	r2, 800a28e <_printf_common+0x26>
 800a28a:	3301      	adds	r3, #1
 800a28c:	6033      	str	r3, [r6, #0]
 800a28e:	6823      	ldr	r3, [r4, #0]
 800a290:	0699      	lsls	r1, r3, #26
 800a292:	bf42      	ittt	mi
 800a294:	6833      	ldrmi	r3, [r6, #0]
 800a296:	3302      	addmi	r3, #2
 800a298:	6033      	strmi	r3, [r6, #0]
 800a29a:	6825      	ldr	r5, [r4, #0]
 800a29c:	f015 0506 	ands.w	r5, r5, #6
 800a2a0:	d106      	bne.n	800a2b0 <_printf_common+0x48>
 800a2a2:	f104 0a19 	add.w	sl, r4, #25
 800a2a6:	68e3      	ldr	r3, [r4, #12]
 800a2a8:	6832      	ldr	r2, [r6, #0]
 800a2aa:	1a9b      	subs	r3, r3, r2
 800a2ac:	42ab      	cmp	r3, r5
 800a2ae:	dc26      	bgt.n	800a2fe <_printf_common+0x96>
 800a2b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a2b4:	6822      	ldr	r2, [r4, #0]
 800a2b6:	3b00      	subs	r3, #0
 800a2b8:	bf18      	it	ne
 800a2ba:	2301      	movne	r3, #1
 800a2bc:	0692      	lsls	r2, r2, #26
 800a2be:	d42b      	bmi.n	800a318 <_printf_common+0xb0>
 800a2c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a2c4:	4641      	mov	r1, r8
 800a2c6:	4638      	mov	r0, r7
 800a2c8:	47c8      	blx	r9
 800a2ca:	3001      	adds	r0, #1
 800a2cc:	d01e      	beq.n	800a30c <_printf_common+0xa4>
 800a2ce:	6823      	ldr	r3, [r4, #0]
 800a2d0:	6922      	ldr	r2, [r4, #16]
 800a2d2:	f003 0306 	and.w	r3, r3, #6
 800a2d6:	2b04      	cmp	r3, #4
 800a2d8:	bf02      	ittt	eq
 800a2da:	68e5      	ldreq	r5, [r4, #12]
 800a2dc:	6833      	ldreq	r3, [r6, #0]
 800a2de:	1aed      	subeq	r5, r5, r3
 800a2e0:	68a3      	ldr	r3, [r4, #8]
 800a2e2:	bf0c      	ite	eq
 800a2e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a2e8:	2500      	movne	r5, #0
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	bfc4      	itt	gt
 800a2ee:	1a9b      	subgt	r3, r3, r2
 800a2f0:	18ed      	addgt	r5, r5, r3
 800a2f2:	2600      	movs	r6, #0
 800a2f4:	341a      	adds	r4, #26
 800a2f6:	42b5      	cmp	r5, r6
 800a2f8:	d11a      	bne.n	800a330 <_printf_common+0xc8>
 800a2fa:	2000      	movs	r0, #0
 800a2fc:	e008      	b.n	800a310 <_printf_common+0xa8>
 800a2fe:	2301      	movs	r3, #1
 800a300:	4652      	mov	r2, sl
 800a302:	4641      	mov	r1, r8
 800a304:	4638      	mov	r0, r7
 800a306:	47c8      	blx	r9
 800a308:	3001      	adds	r0, #1
 800a30a:	d103      	bne.n	800a314 <_printf_common+0xac>
 800a30c:	f04f 30ff 	mov.w	r0, #4294967295
 800a310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a314:	3501      	adds	r5, #1
 800a316:	e7c6      	b.n	800a2a6 <_printf_common+0x3e>
 800a318:	18e1      	adds	r1, r4, r3
 800a31a:	1c5a      	adds	r2, r3, #1
 800a31c:	2030      	movs	r0, #48	@ 0x30
 800a31e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a322:	4422      	add	r2, r4
 800a324:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a328:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a32c:	3302      	adds	r3, #2
 800a32e:	e7c7      	b.n	800a2c0 <_printf_common+0x58>
 800a330:	2301      	movs	r3, #1
 800a332:	4622      	mov	r2, r4
 800a334:	4641      	mov	r1, r8
 800a336:	4638      	mov	r0, r7
 800a338:	47c8      	blx	r9
 800a33a:	3001      	adds	r0, #1
 800a33c:	d0e6      	beq.n	800a30c <_printf_common+0xa4>
 800a33e:	3601      	adds	r6, #1
 800a340:	e7d9      	b.n	800a2f6 <_printf_common+0x8e>
	...

0800a344 <_printf_i>:
 800a344:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a348:	7e0f      	ldrb	r7, [r1, #24]
 800a34a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a34c:	2f78      	cmp	r7, #120	@ 0x78
 800a34e:	4691      	mov	r9, r2
 800a350:	4680      	mov	r8, r0
 800a352:	460c      	mov	r4, r1
 800a354:	469a      	mov	sl, r3
 800a356:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a35a:	d807      	bhi.n	800a36c <_printf_i+0x28>
 800a35c:	2f62      	cmp	r7, #98	@ 0x62
 800a35e:	d80a      	bhi.n	800a376 <_printf_i+0x32>
 800a360:	2f00      	cmp	r7, #0
 800a362:	f000 80d2 	beq.w	800a50a <_printf_i+0x1c6>
 800a366:	2f58      	cmp	r7, #88	@ 0x58
 800a368:	f000 80b9 	beq.w	800a4de <_printf_i+0x19a>
 800a36c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a370:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a374:	e03a      	b.n	800a3ec <_printf_i+0xa8>
 800a376:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a37a:	2b15      	cmp	r3, #21
 800a37c:	d8f6      	bhi.n	800a36c <_printf_i+0x28>
 800a37e:	a101      	add	r1, pc, #4	@ (adr r1, 800a384 <_printf_i+0x40>)
 800a380:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a384:	0800a3dd 	.word	0x0800a3dd
 800a388:	0800a3f1 	.word	0x0800a3f1
 800a38c:	0800a36d 	.word	0x0800a36d
 800a390:	0800a36d 	.word	0x0800a36d
 800a394:	0800a36d 	.word	0x0800a36d
 800a398:	0800a36d 	.word	0x0800a36d
 800a39c:	0800a3f1 	.word	0x0800a3f1
 800a3a0:	0800a36d 	.word	0x0800a36d
 800a3a4:	0800a36d 	.word	0x0800a36d
 800a3a8:	0800a36d 	.word	0x0800a36d
 800a3ac:	0800a36d 	.word	0x0800a36d
 800a3b0:	0800a4f1 	.word	0x0800a4f1
 800a3b4:	0800a41b 	.word	0x0800a41b
 800a3b8:	0800a4ab 	.word	0x0800a4ab
 800a3bc:	0800a36d 	.word	0x0800a36d
 800a3c0:	0800a36d 	.word	0x0800a36d
 800a3c4:	0800a513 	.word	0x0800a513
 800a3c8:	0800a36d 	.word	0x0800a36d
 800a3cc:	0800a41b 	.word	0x0800a41b
 800a3d0:	0800a36d 	.word	0x0800a36d
 800a3d4:	0800a36d 	.word	0x0800a36d
 800a3d8:	0800a4b3 	.word	0x0800a4b3
 800a3dc:	6833      	ldr	r3, [r6, #0]
 800a3de:	1d1a      	adds	r2, r3, #4
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	6032      	str	r2, [r6, #0]
 800a3e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a3e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	e09d      	b.n	800a52c <_printf_i+0x1e8>
 800a3f0:	6833      	ldr	r3, [r6, #0]
 800a3f2:	6820      	ldr	r0, [r4, #0]
 800a3f4:	1d19      	adds	r1, r3, #4
 800a3f6:	6031      	str	r1, [r6, #0]
 800a3f8:	0606      	lsls	r6, r0, #24
 800a3fa:	d501      	bpl.n	800a400 <_printf_i+0xbc>
 800a3fc:	681d      	ldr	r5, [r3, #0]
 800a3fe:	e003      	b.n	800a408 <_printf_i+0xc4>
 800a400:	0645      	lsls	r5, r0, #25
 800a402:	d5fb      	bpl.n	800a3fc <_printf_i+0xb8>
 800a404:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a408:	2d00      	cmp	r5, #0
 800a40a:	da03      	bge.n	800a414 <_printf_i+0xd0>
 800a40c:	232d      	movs	r3, #45	@ 0x2d
 800a40e:	426d      	negs	r5, r5
 800a410:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a414:	4859      	ldr	r0, [pc, #356]	@ (800a57c <_printf_i+0x238>)
 800a416:	230a      	movs	r3, #10
 800a418:	e011      	b.n	800a43e <_printf_i+0xfa>
 800a41a:	6821      	ldr	r1, [r4, #0]
 800a41c:	6833      	ldr	r3, [r6, #0]
 800a41e:	0608      	lsls	r0, r1, #24
 800a420:	f853 5b04 	ldr.w	r5, [r3], #4
 800a424:	d402      	bmi.n	800a42c <_printf_i+0xe8>
 800a426:	0649      	lsls	r1, r1, #25
 800a428:	bf48      	it	mi
 800a42a:	b2ad      	uxthmi	r5, r5
 800a42c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a42e:	4853      	ldr	r0, [pc, #332]	@ (800a57c <_printf_i+0x238>)
 800a430:	6033      	str	r3, [r6, #0]
 800a432:	bf14      	ite	ne
 800a434:	230a      	movne	r3, #10
 800a436:	2308      	moveq	r3, #8
 800a438:	2100      	movs	r1, #0
 800a43a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a43e:	6866      	ldr	r6, [r4, #4]
 800a440:	60a6      	str	r6, [r4, #8]
 800a442:	2e00      	cmp	r6, #0
 800a444:	bfa2      	ittt	ge
 800a446:	6821      	ldrge	r1, [r4, #0]
 800a448:	f021 0104 	bicge.w	r1, r1, #4
 800a44c:	6021      	strge	r1, [r4, #0]
 800a44e:	b90d      	cbnz	r5, 800a454 <_printf_i+0x110>
 800a450:	2e00      	cmp	r6, #0
 800a452:	d04b      	beq.n	800a4ec <_printf_i+0x1a8>
 800a454:	4616      	mov	r6, r2
 800a456:	fbb5 f1f3 	udiv	r1, r5, r3
 800a45a:	fb03 5711 	mls	r7, r3, r1, r5
 800a45e:	5dc7      	ldrb	r7, [r0, r7]
 800a460:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a464:	462f      	mov	r7, r5
 800a466:	42bb      	cmp	r3, r7
 800a468:	460d      	mov	r5, r1
 800a46a:	d9f4      	bls.n	800a456 <_printf_i+0x112>
 800a46c:	2b08      	cmp	r3, #8
 800a46e:	d10b      	bne.n	800a488 <_printf_i+0x144>
 800a470:	6823      	ldr	r3, [r4, #0]
 800a472:	07df      	lsls	r7, r3, #31
 800a474:	d508      	bpl.n	800a488 <_printf_i+0x144>
 800a476:	6923      	ldr	r3, [r4, #16]
 800a478:	6861      	ldr	r1, [r4, #4]
 800a47a:	4299      	cmp	r1, r3
 800a47c:	bfde      	ittt	le
 800a47e:	2330      	movle	r3, #48	@ 0x30
 800a480:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a484:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a488:	1b92      	subs	r2, r2, r6
 800a48a:	6122      	str	r2, [r4, #16]
 800a48c:	f8cd a000 	str.w	sl, [sp]
 800a490:	464b      	mov	r3, r9
 800a492:	aa03      	add	r2, sp, #12
 800a494:	4621      	mov	r1, r4
 800a496:	4640      	mov	r0, r8
 800a498:	f7ff fee6 	bl	800a268 <_printf_common>
 800a49c:	3001      	adds	r0, #1
 800a49e:	d14a      	bne.n	800a536 <_printf_i+0x1f2>
 800a4a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4a4:	b004      	add	sp, #16
 800a4a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4aa:	6823      	ldr	r3, [r4, #0]
 800a4ac:	f043 0320 	orr.w	r3, r3, #32
 800a4b0:	6023      	str	r3, [r4, #0]
 800a4b2:	4833      	ldr	r0, [pc, #204]	@ (800a580 <_printf_i+0x23c>)
 800a4b4:	2778      	movs	r7, #120	@ 0x78
 800a4b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a4ba:	6823      	ldr	r3, [r4, #0]
 800a4bc:	6831      	ldr	r1, [r6, #0]
 800a4be:	061f      	lsls	r7, r3, #24
 800a4c0:	f851 5b04 	ldr.w	r5, [r1], #4
 800a4c4:	d402      	bmi.n	800a4cc <_printf_i+0x188>
 800a4c6:	065f      	lsls	r7, r3, #25
 800a4c8:	bf48      	it	mi
 800a4ca:	b2ad      	uxthmi	r5, r5
 800a4cc:	6031      	str	r1, [r6, #0]
 800a4ce:	07d9      	lsls	r1, r3, #31
 800a4d0:	bf44      	itt	mi
 800a4d2:	f043 0320 	orrmi.w	r3, r3, #32
 800a4d6:	6023      	strmi	r3, [r4, #0]
 800a4d8:	b11d      	cbz	r5, 800a4e2 <_printf_i+0x19e>
 800a4da:	2310      	movs	r3, #16
 800a4dc:	e7ac      	b.n	800a438 <_printf_i+0xf4>
 800a4de:	4827      	ldr	r0, [pc, #156]	@ (800a57c <_printf_i+0x238>)
 800a4e0:	e7e9      	b.n	800a4b6 <_printf_i+0x172>
 800a4e2:	6823      	ldr	r3, [r4, #0]
 800a4e4:	f023 0320 	bic.w	r3, r3, #32
 800a4e8:	6023      	str	r3, [r4, #0]
 800a4ea:	e7f6      	b.n	800a4da <_printf_i+0x196>
 800a4ec:	4616      	mov	r6, r2
 800a4ee:	e7bd      	b.n	800a46c <_printf_i+0x128>
 800a4f0:	6833      	ldr	r3, [r6, #0]
 800a4f2:	6825      	ldr	r5, [r4, #0]
 800a4f4:	6961      	ldr	r1, [r4, #20]
 800a4f6:	1d18      	adds	r0, r3, #4
 800a4f8:	6030      	str	r0, [r6, #0]
 800a4fa:	062e      	lsls	r6, r5, #24
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	d501      	bpl.n	800a504 <_printf_i+0x1c0>
 800a500:	6019      	str	r1, [r3, #0]
 800a502:	e002      	b.n	800a50a <_printf_i+0x1c6>
 800a504:	0668      	lsls	r0, r5, #25
 800a506:	d5fb      	bpl.n	800a500 <_printf_i+0x1bc>
 800a508:	8019      	strh	r1, [r3, #0]
 800a50a:	2300      	movs	r3, #0
 800a50c:	6123      	str	r3, [r4, #16]
 800a50e:	4616      	mov	r6, r2
 800a510:	e7bc      	b.n	800a48c <_printf_i+0x148>
 800a512:	6833      	ldr	r3, [r6, #0]
 800a514:	1d1a      	adds	r2, r3, #4
 800a516:	6032      	str	r2, [r6, #0]
 800a518:	681e      	ldr	r6, [r3, #0]
 800a51a:	6862      	ldr	r2, [r4, #4]
 800a51c:	2100      	movs	r1, #0
 800a51e:	4630      	mov	r0, r6
 800a520:	f7f5 fe56 	bl	80001d0 <memchr>
 800a524:	b108      	cbz	r0, 800a52a <_printf_i+0x1e6>
 800a526:	1b80      	subs	r0, r0, r6
 800a528:	6060      	str	r0, [r4, #4]
 800a52a:	6863      	ldr	r3, [r4, #4]
 800a52c:	6123      	str	r3, [r4, #16]
 800a52e:	2300      	movs	r3, #0
 800a530:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a534:	e7aa      	b.n	800a48c <_printf_i+0x148>
 800a536:	6923      	ldr	r3, [r4, #16]
 800a538:	4632      	mov	r2, r6
 800a53a:	4649      	mov	r1, r9
 800a53c:	4640      	mov	r0, r8
 800a53e:	47d0      	blx	sl
 800a540:	3001      	adds	r0, #1
 800a542:	d0ad      	beq.n	800a4a0 <_printf_i+0x15c>
 800a544:	6823      	ldr	r3, [r4, #0]
 800a546:	079b      	lsls	r3, r3, #30
 800a548:	d413      	bmi.n	800a572 <_printf_i+0x22e>
 800a54a:	68e0      	ldr	r0, [r4, #12]
 800a54c:	9b03      	ldr	r3, [sp, #12]
 800a54e:	4298      	cmp	r0, r3
 800a550:	bfb8      	it	lt
 800a552:	4618      	movlt	r0, r3
 800a554:	e7a6      	b.n	800a4a4 <_printf_i+0x160>
 800a556:	2301      	movs	r3, #1
 800a558:	4632      	mov	r2, r6
 800a55a:	4649      	mov	r1, r9
 800a55c:	4640      	mov	r0, r8
 800a55e:	47d0      	blx	sl
 800a560:	3001      	adds	r0, #1
 800a562:	d09d      	beq.n	800a4a0 <_printf_i+0x15c>
 800a564:	3501      	adds	r5, #1
 800a566:	68e3      	ldr	r3, [r4, #12]
 800a568:	9903      	ldr	r1, [sp, #12]
 800a56a:	1a5b      	subs	r3, r3, r1
 800a56c:	42ab      	cmp	r3, r5
 800a56e:	dcf2      	bgt.n	800a556 <_printf_i+0x212>
 800a570:	e7eb      	b.n	800a54a <_printf_i+0x206>
 800a572:	2500      	movs	r5, #0
 800a574:	f104 0619 	add.w	r6, r4, #25
 800a578:	e7f5      	b.n	800a566 <_printf_i+0x222>
 800a57a:	bf00      	nop
 800a57c:	0800c866 	.word	0x0800c866
 800a580:	0800c877 	.word	0x0800c877

0800a584 <std>:
 800a584:	2300      	movs	r3, #0
 800a586:	b510      	push	{r4, lr}
 800a588:	4604      	mov	r4, r0
 800a58a:	e9c0 3300 	strd	r3, r3, [r0]
 800a58e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a592:	6083      	str	r3, [r0, #8]
 800a594:	8181      	strh	r1, [r0, #12]
 800a596:	6643      	str	r3, [r0, #100]	@ 0x64
 800a598:	81c2      	strh	r2, [r0, #14]
 800a59a:	6183      	str	r3, [r0, #24]
 800a59c:	4619      	mov	r1, r3
 800a59e:	2208      	movs	r2, #8
 800a5a0:	305c      	adds	r0, #92	@ 0x5c
 800a5a2:	f000 f9c2 	bl	800a92a <memset>
 800a5a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a5dc <std+0x58>)
 800a5a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a5aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a5e0 <std+0x5c>)
 800a5ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a5e4 <std+0x60>)
 800a5b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a5b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a5e8 <std+0x64>)
 800a5b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a5b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a5ec <std+0x68>)
 800a5b8:	6224      	str	r4, [r4, #32]
 800a5ba:	429c      	cmp	r4, r3
 800a5bc:	d006      	beq.n	800a5cc <std+0x48>
 800a5be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a5c2:	4294      	cmp	r4, r2
 800a5c4:	d002      	beq.n	800a5cc <std+0x48>
 800a5c6:	33d0      	adds	r3, #208	@ 0xd0
 800a5c8:	429c      	cmp	r4, r3
 800a5ca:	d105      	bne.n	800a5d8 <std+0x54>
 800a5cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a5d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5d4:	f000 ba38 	b.w	800aa48 <__retarget_lock_init_recursive>
 800a5d8:	bd10      	pop	{r4, pc}
 800a5da:	bf00      	nop
 800a5dc:	0800a8a5 	.word	0x0800a8a5
 800a5e0:	0800a8c7 	.word	0x0800a8c7
 800a5e4:	0800a8ff 	.word	0x0800a8ff
 800a5e8:	0800a923 	.word	0x0800a923
 800a5ec:	20000404 	.word	0x20000404

0800a5f0 <stdio_exit_handler>:
 800a5f0:	4a02      	ldr	r2, [pc, #8]	@ (800a5fc <stdio_exit_handler+0xc>)
 800a5f2:	4903      	ldr	r1, [pc, #12]	@ (800a600 <stdio_exit_handler+0x10>)
 800a5f4:	4803      	ldr	r0, [pc, #12]	@ (800a604 <stdio_exit_handler+0x14>)
 800a5f6:	f000 b869 	b.w	800a6cc <_fwalk_sglue>
 800a5fa:	bf00      	nop
 800a5fc:	2000003c 	.word	0x2000003c
 800a600:	0800c399 	.word	0x0800c399
 800a604:	2000004c 	.word	0x2000004c

0800a608 <cleanup_stdio>:
 800a608:	6841      	ldr	r1, [r0, #4]
 800a60a:	4b0c      	ldr	r3, [pc, #48]	@ (800a63c <cleanup_stdio+0x34>)
 800a60c:	4299      	cmp	r1, r3
 800a60e:	b510      	push	{r4, lr}
 800a610:	4604      	mov	r4, r0
 800a612:	d001      	beq.n	800a618 <cleanup_stdio+0x10>
 800a614:	f001 fec0 	bl	800c398 <_fflush_r>
 800a618:	68a1      	ldr	r1, [r4, #8]
 800a61a:	4b09      	ldr	r3, [pc, #36]	@ (800a640 <cleanup_stdio+0x38>)
 800a61c:	4299      	cmp	r1, r3
 800a61e:	d002      	beq.n	800a626 <cleanup_stdio+0x1e>
 800a620:	4620      	mov	r0, r4
 800a622:	f001 feb9 	bl	800c398 <_fflush_r>
 800a626:	68e1      	ldr	r1, [r4, #12]
 800a628:	4b06      	ldr	r3, [pc, #24]	@ (800a644 <cleanup_stdio+0x3c>)
 800a62a:	4299      	cmp	r1, r3
 800a62c:	d004      	beq.n	800a638 <cleanup_stdio+0x30>
 800a62e:	4620      	mov	r0, r4
 800a630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a634:	f001 beb0 	b.w	800c398 <_fflush_r>
 800a638:	bd10      	pop	{r4, pc}
 800a63a:	bf00      	nop
 800a63c:	20000404 	.word	0x20000404
 800a640:	2000046c 	.word	0x2000046c
 800a644:	200004d4 	.word	0x200004d4

0800a648 <global_stdio_init.part.0>:
 800a648:	b510      	push	{r4, lr}
 800a64a:	4b0b      	ldr	r3, [pc, #44]	@ (800a678 <global_stdio_init.part.0+0x30>)
 800a64c:	4c0b      	ldr	r4, [pc, #44]	@ (800a67c <global_stdio_init.part.0+0x34>)
 800a64e:	4a0c      	ldr	r2, [pc, #48]	@ (800a680 <global_stdio_init.part.0+0x38>)
 800a650:	601a      	str	r2, [r3, #0]
 800a652:	4620      	mov	r0, r4
 800a654:	2200      	movs	r2, #0
 800a656:	2104      	movs	r1, #4
 800a658:	f7ff ff94 	bl	800a584 <std>
 800a65c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a660:	2201      	movs	r2, #1
 800a662:	2109      	movs	r1, #9
 800a664:	f7ff ff8e 	bl	800a584 <std>
 800a668:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a66c:	2202      	movs	r2, #2
 800a66e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a672:	2112      	movs	r1, #18
 800a674:	f7ff bf86 	b.w	800a584 <std>
 800a678:	2000053c 	.word	0x2000053c
 800a67c:	20000404 	.word	0x20000404
 800a680:	0800a5f1 	.word	0x0800a5f1

0800a684 <__sfp_lock_acquire>:
 800a684:	4801      	ldr	r0, [pc, #4]	@ (800a68c <__sfp_lock_acquire+0x8>)
 800a686:	f000 b9e0 	b.w	800aa4a <__retarget_lock_acquire_recursive>
 800a68a:	bf00      	nop
 800a68c:	20000545 	.word	0x20000545

0800a690 <__sfp_lock_release>:
 800a690:	4801      	ldr	r0, [pc, #4]	@ (800a698 <__sfp_lock_release+0x8>)
 800a692:	f000 b9db 	b.w	800aa4c <__retarget_lock_release_recursive>
 800a696:	bf00      	nop
 800a698:	20000545 	.word	0x20000545

0800a69c <__sinit>:
 800a69c:	b510      	push	{r4, lr}
 800a69e:	4604      	mov	r4, r0
 800a6a0:	f7ff fff0 	bl	800a684 <__sfp_lock_acquire>
 800a6a4:	6a23      	ldr	r3, [r4, #32]
 800a6a6:	b11b      	cbz	r3, 800a6b0 <__sinit+0x14>
 800a6a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6ac:	f7ff bff0 	b.w	800a690 <__sfp_lock_release>
 800a6b0:	4b04      	ldr	r3, [pc, #16]	@ (800a6c4 <__sinit+0x28>)
 800a6b2:	6223      	str	r3, [r4, #32]
 800a6b4:	4b04      	ldr	r3, [pc, #16]	@ (800a6c8 <__sinit+0x2c>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d1f5      	bne.n	800a6a8 <__sinit+0xc>
 800a6bc:	f7ff ffc4 	bl	800a648 <global_stdio_init.part.0>
 800a6c0:	e7f2      	b.n	800a6a8 <__sinit+0xc>
 800a6c2:	bf00      	nop
 800a6c4:	0800a609 	.word	0x0800a609
 800a6c8:	2000053c 	.word	0x2000053c

0800a6cc <_fwalk_sglue>:
 800a6cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6d0:	4607      	mov	r7, r0
 800a6d2:	4688      	mov	r8, r1
 800a6d4:	4614      	mov	r4, r2
 800a6d6:	2600      	movs	r6, #0
 800a6d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a6dc:	f1b9 0901 	subs.w	r9, r9, #1
 800a6e0:	d505      	bpl.n	800a6ee <_fwalk_sglue+0x22>
 800a6e2:	6824      	ldr	r4, [r4, #0]
 800a6e4:	2c00      	cmp	r4, #0
 800a6e6:	d1f7      	bne.n	800a6d8 <_fwalk_sglue+0xc>
 800a6e8:	4630      	mov	r0, r6
 800a6ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6ee:	89ab      	ldrh	r3, [r5, #12]
 800a6f0:	2b01      	cmp	r3, #1
 800a6f2:	d907      	bls.n	800a704 <_fwalk_sglue+0x38>
 800a6f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a6f8:	3301      	adds	r3, #1
 800a6fa:	d003      	beq.n	800a704 <_fwalk_sglue+0x38>
 800a6fc:	4629      	mov	r1, r5
 800a6fe:	4638      	mov	r0, r7
 800a700:	47c0      	blx	r8
 800a702:	4306      	orrs	r6, r0
 800a704:	3568      	adds	r5, #104	@ 0x68
 800a706:	e7e9      	b.n	800a6dc <_fwalk_sglue+0x10>

0800a708 <iprintf>:
 800a708:	b40f      	push	{r0, r1, r2, r3}
 800a70a:	b507      	push	{r0, r1, r2, lr}
 800a70c:	4906      	ldr	r1, [pc, #24]	@ (800a728 <iprintf+0x20>)
 800a70e:	ab04      	add	r3, sp, #16
 800a710:	6808      	ldr	r0, [r1, #0]
 800a712:	f853 2b04 	ldr.w	r2, [r3], #4
 800a716:	6881      	ldr	r1, [r0, #8]
 800a718:	9301      	str	r3, [sp, #4]
 800a71a:	f001 fca1 	bl	800c060 <_vfiprintf_r>
 800a71e:	b003      	add	sp, #12
 800a720:	f85d eb04 	ldr.w	lr, [sp], #4
 800a724:	b004      	add	sp, #16
 800a726:	4770      	bx	lr
 800a728:	20000048 	.word	0x20000048

0800a72c <setbuf>:
 800a72c:	fab1 f281 	clz	r2, r1
 800a730:	0952      	lsrs	r2, r2, #5
 800a732:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a736:	0052      	lsls	r2, r2, #1
 800a738:	f000 b800 	b.w	800a73c <setvbuf>

0800a73c <setvbuf>:
 800a73c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a740:	461d      	mov	r5, r3
 800a742:	4b57      	ldr	r3, [pc, #348]	@ (800a8a0 <setvbuf+0x164>)
 800a744:	681f      	ldr	r7, [r3, #0]
 800a746:	4604      	mov	r4, r0
 800a748:	460e      	mov	r6, r1
 800a74a:	4690      	mov	r8, r2
 800a74c:	b127      	cbz	r7, 800a758 <setvbuf+0x1c>
 800a74e:	6a3b      	ldr	r3, [r7, #32]
 800a750:	b913      	cbnz	r3, 800a758 <setvbuf+0x1c>
 800a752:	4638      	mov	r0, r7
 800a754:	f7ff ffa2 	bl	800a69c <__sinit>
 800a758:	f1b8 0f02 	cmp.w	r8, #2
 800a75c:	d006      	beq.n	800a76c <setvbuf+0x30>
 800a75e:	f1b8 0f01 	cmp.w	r8, #1
 800a762:	f200 809a 	bhi.w	800a89a <setvbuf+0x15e>
 800a766:	2d00      	cmp	r5, #0
 800a768:	f2c0 8097 	blt.w	800a89a <setvbuf+0x15e>
 800a76c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a76e:	07d9      	lsls	r1, r3, #31
 800a770:	d405      	bmi.n	800a77e <setvbuf+0x42>
 800a772:	89a3      	ldrh	r3, [r4, #12]
 800a774:	059a      	lsls	r2, r3, #22
 800a776:	d402      	bmi.n	800a77e <setvbuf+0x42>
 800a778:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a77a:	f000 f966 	bl	800aa4a <__retarget_lock_acquire_recursive>
 800a77e:	4621      	mov	r1, r4
 800a780:	4638      	mov	r0, r7
 800a782:	f001 fe09 	bl	800c398 <_fflush_r>
 800a786:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a788:	b141      	cbz	r1, 800a79c <setvbuf+0x60>
 800a78a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a78e:	4299      	cmp	r1, r3
 800a790:	d002      	beq.n	800a798 <setvbuf+0x5c>
 800a792:	4638      	mov	r0, r7
 800a794:	f000 ffb8 	bl	800b708 <_free_r>
 800a798:	2300      	movs	r3, #0
 800a79a:	6363      	str	r3, [r4, #52]	@ 0x34
 800a79c:	2300      	movs	r3, #0
 800a79e:	61a3      	str	r3, [r4, #24]
 800a7a0:	6063      	str	r3, [r4, #4]
 800a7a2:	89a3      	ldrh	r3, [r4, #12]
 800a7a4:	061b      	lsls	r3, r3, #24
 800a7a6:	d503      	bpl.n	800a7b0 <setvbuf+0x74>
 800a7a8:	6921      	ldr	r1, [r4, #16]
 800a7aa:	4638      	mov	r0, r7
 800a7ac:	f000 ffac 	bl	800b708 <_free_r>
 800a7b0:	89a3      	ldrh	r3, [r4, #12]
 800a7b2:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800a7b6:	f023 0303 	bic.w	r3, r3, #3
 800a7ba:	f1b8 0f02 	cmp.w	r8, #2
 800a7be:	81a3      	strh	r3, [r4, #12]
 800a7c0:	d061      	beq.n	800a886 <setvbuf+0x14a>
 800a7c2:	ab01      	add	r3, sp, #4
 800a7c4:	466a      	mov	r2, sp
 800a7c6:	4621      	mov	r1, r4
 800a7c8:	4638      	mov	r0, r7
 800a7ca:	f001 fe0d 	bl	800c3e8 <__swhatbuf_r>
 800a7ce:	89a3      	ldrh	r3, [r4, #12]
 800a7d0:	4318      	orrs	r0, r3
 800a7d2:	81a0      	strh	r0, [r4, #12]
 800a7d4:	bb2d      	cbnz	r5, 800a822 <setvbuf+0xe6>
 800a7d6:	9d00      	ldr	r5, [sp, #0]
 800a7d8:	4628      	mov	r0, r5
 800a7da:	f000 ffdf 	bl	800b79c <malloc>
 800a7de:	4606      	mov	r6, r0
 800a7e0:	2800      	cmp	r0, #0
 800a7e2:	d152      	bne.n	800a88a <setvbuf+0x14e>
 800a7e4:	f8dd 9000 	ldr.w	r9, [sp]
 800a7e8:	45a9      	cmp	r9, r5
 800a7ea:	d140      	bne.n	800a86e <setvbuf+0x132>
 800a7ec:	f04f 35ff 	mov.w	r5, #4294967295
 800a7f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7f4:	f043 0202 	orr.w	r2, r3, #2
 800a7f8:	81a2      	strh	r2, [r4, #12]
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	60a2      	str	r2, [r4, #8]
 800a7fe:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800a802:	6022      	str	r2, [r4, #0]
 800a804:	6122      	str	r2, [r4, #16]
 800a806:	2201      	movs	r2, #1
 800a808:	6162      	str	r2, [r4, #20]
 800a80a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a80c:	07d6      	lsls	r6, r2, #31
 800a80e:	d404      	bmi.n	800a81a <setvbuf+0xde>
 800a810:	0598      	lsls	r0, r3, #22
 800a812:	d402      	bmi.n	800a81a <setvbuf+0xde>
 800a814:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a816:	f000 f919 	bl	800aa4c <__retarget_lock_release_recursive>
 800a81a:	4628      	mov	r0, r5
 800a81c:	b003      	add	sp, #12
 800a81e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a822:	2e00      	cmp	r6, #0
 800a824:	d0d8      	beq.n	800a7d8 <setvbuf+0x9c>
 800a826:	6a3b      	ldr	r3, [r7, #32]
 800a828:	b913      	cbnz	r3, 800a830 <setvbuf+0xf4>
 800a82a:	4638      	mov	r0, r7
 800a82c:	f7ff ff36 	bl	800a69c <__sinit>
 800a830:	f1b8 0f01 	cmp.w	r8, #1
 800a834:	bf08      	it	eq
 800a836:	89a3      	ldrheq	r3, [r4, #12]
 800a838:	6026      	str	r6, [r4, #0]
 800a83a:	bf04      	itt	eq
 800a83c:	f043 0301 	orreq.w	r3, r3, #1
 800a840:	81a3      	strheq	r3, [r4, #12]
 800a842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a846:	f013 0208 	ands.w	r2, r3, #8
 800a84a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800a84e:	d01e      	beq.n	800a88e <setvbuf+0x152>
 800a850:	07d9      	lsls	r1, r3, #31
 800a852:	bf41      	itttt	mi
 800a854:	2200      	movmi	r2, #0
 800a856:	426d      	negmi	r5, r5
 800a858:	60a2      	strmi	r2, [r4, #8]
 800a85a:	61a5      	strmi	r5, [r4, #24]
 800a85c:	bf58      	it	pl
 800a85e:	60a5      	strpl	r5, [r4, #8]
 800a860:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a862:	07d2      	lsls	r2, r2, #31
 800a864:	d401      	bmi.n	800a86a <setvbuf+0x12e>
 800a866:	059b      	lsls	r3, r3, #22
 800a868:	d513      	bpl.n	800a892 <setvbuf+0x156>
 800a86a:	2500      	movs	r5, #0
 800a86c:	e7d5      	b.n	800a81a <setvbuf+0xde>
 800a86e:	4648      	mov	r0, r9
 800a870:	f000 ff94 	bl	800b79c <malloc>
 800a874:	4606      	mov	r6, r0
 800a876:	2800      	cmp	r0, #0
 800a878:	d0b8      	beq.n	800a7ec <setvbuf+0xb0>
 800a87a:	89a3      	ldrh	r3, [r4, #12]
 800a87c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a880:	81a3      	strh	r3, [r4, #12]
 800a882:	464d      	mov	r5, r9
 800a884:	e7cf      	b.n	800a826 <setvbuf+0xea>
 800a886:	2500      	movs	r5, #0
 800a888:	e7b2      	b.n	800a7f0 <setvbuf+0xb4>
 800a88a:	46a9      	mov	r9, r5
 800a88c:	e7f5      	b.n	800a87a <setvbuf+0x13e>
 800a88e:	60a2      	str	r2, [r4, #8]
 800a890:	e7e6      	b.n	800a860 <setvbuf+0x124>
 800a892:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a894:	f000 f8da 	bl	800aa4c <__retarget_lock_release_recursive>
 800a898:	e7e7      	b.n	800a86a <setvbuf+0x12e>
 800a89a:	f04f 35ff 	mov.w	r5, #4294967295
 800a89e:	e7bc      	b.n	800a81a <setvbuf+0xde>
 800a8a0:	20000048 	.word	0x20000048

0800a8a4 <__sread>:
 800a8a4:	b510      	push	{r4, lr}
 800a8a6:	460c      	mov	r4, r1
 800a8a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8ac:	f000 f87e 	bl	800a9ac <_read_r>
 800a8b0:	2800      	cmp	r0, #0
 800a8b2:	bfab      	itete	ge
 800a8b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a8b6:	89a3      	ldrhlt	r3, [r4, #12]
 800a8b8:	181b      	addge	r3, r3, r0
 800a8ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a8be:	bfac      	ite	ge
 800a8c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a8c2:	81a3      	strhlt	r3, [r4, #12]
 800a8c4:	bd10      	pop	{r4, pc}

0800a8c6 <__swrite>:
 800a8c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8ca:	461f      	mov	r7, r3
 800a8cc:	898b      	ldrh	r3, [r1, #12]
 800a8ce:	05db      	lsls	r3, r3, #23
 800a8d0:	4605      	mov	r5, r0
 800a8d2:	460c      	mov	r4, r1
 800a8d4:	4616      	mov	r6, r2
 800a8d6:	d505      	bpl.n	800a8e4 <__swrite+0x1e>
 800a8d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8dc:	2302      	movs	r3, #2
 800a8de:	2200      	movs	r2, #0
 800a8e0:	f000 f852 	bl	800a988 <_lseek_r>
 800a8e4:	89a3      	ldrh	r3, [r4, #12]
 800a8e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a8ee:	81a3      	strh	r3, [r4, #12]
 800a8f0:	4632      	mov	r2, r6
 800a8f2:	463b      	mov	r3, r7
 800a8f4:	4628      	mov	r0, r5
 800a8f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a8fa:	f000 b869 	b.w	800a9d0 <_write_r>

0800a8fe <__sseek>:
 800a8fe:	b510      	push	{r4, lr}
 800a900:	460c      	mov	r4, r1
 800a902:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a906:	f000 f83f 	bl	800a988 <_lseek_r>
 800a90a:	1c43      	adds	r3, r0, #1
 800a90c:	89a3      	ldrh	r3, [r4, #12]
 800a90e:	bf15      	itete	ne
 800a910:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a912:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a916:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a91a:	81a3      	strheq	r3, [r4, #12]
 800a91c:	bf18      	it	ne
 800a91e:	81a3      	strhne	r3, [r4, #12]
 800a920:	bd10      	pop	{r4, pc}

0800a922 <__sclose>:
 800a922:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a926:	f000 b81f 	b.w	800a968 <_close_r>

0800a92a <memset>:
 800a92a:	4402      	add	r2, r0
 800a92c:	4603      	mov	r3, r0
 800a92e:	4293      	cmp	r3, r2
 800a930:	d100      	bne.n	800a934 <memset+0xa>
 800a932:	4770      	bx	lr
 800a934:	f803 1b01 	strb.w	r1, [r3], #1
 800a938:	e7f9      	b.n	800a92e <memset+0x4>

0800a93a <strncpy>:
 800a93a:	b510      	push	{r4, lr}
 800a93c:	3901      	subs	r1, #1
 800a93e:	4603      	mov	r3, r0
 800a940:	b132      	cbz	r2, 800a950 <strncpy+0x16>
 800a942:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a946:	f803 4b01 	strb.w	r4, [r3], #1
 800a94a:	3a01      	subs	r2, #1
 800a94c:	2c00      	cmp	r4, #0
 800a94e:	d1f7      	bne.n	800a940 <strncpy+0x6>
 800a950:	441a      	add	r2, r3
 800a952:	2100      	movs	r1, #0
 800a954:	4293      	cmp	r3, r2
 800a956:	d100      	bne.n	800a95a <strncpy+0x20>
 800a958:	bd10      	pop	{r4, pc}
 800a95a:	f803 1b01 	strb.w	r1, [r3], #1
 800a95e:	e7f9      	b.n	800a954 <strncpy+0x1a>

0800a960 <_localeconv_r>:
 800a960:	4800      	ldr	r0, [pc, #0]	@ (800a964 <_localeconv_r+0x4>)
 800a962:	4770      	bx	lr
 800a964:	20000188 	.word	0x20000188

0800a968 <_close_r>:
 800a968:	b538      	push	{r3, r4, r5, lr}
 800a96a:	4d06      	ldr	r5, [pc, #24]	@ (800a984 <_close_r+0x1c>)
 800a96c:	2300      	movs	r3, #0
 800a96e:	4604      	mov	r4, r0
 800a970:	4608      	mov	r0, r1
 800a972:	602b      	str	r3, [r5, #0]
 800a974:	f7f6 fce9 	bl	800134a <_close>
 800a978:	1c43      	adds	r3, r0, #1
 800a97a:	d102      	bne.n	800a982 <_close_r+0x1a>
 800a97c:	682b      	ldr	r3, [r5, #0]
 800a97e:	b103      	cbz	r3, 800a982 <_close_r+0x1a>
 800a980:	6023      	str	r3, [r4, #0]
 800a982:	bd38      	pop	{r3, r4, r5, pc}
 800a984:	20000540 	.word	0x20000540

0800a988 <_lseek_r>:
 800a988:	b538      	push	{r3, r4, r5, lr}
 800a98a:	4d07      	ldr	r5, [pc, #28]	@ (800a9a8 <_lseek_r+0x20>)
 800a98c:	4604      	mov	r4, r0
 800a98e:	4608      	mov	r0, r1
 800a990:	4611      	mov	r1, r2
 800a992:	2200      	movs	r2, #0
 800a994:	602a      	str	r2, [r5, #0]
 800a996:	461a      	mov	r2, r3
 800a998:	f7f6 fcfe 	bl	8001398 <_lseek>
 800a99c:	1c43      	adds	r3, r0, #1
 800a99e:	d102      	bne.n	800a9a6 <_lseek_r+0x1e>
 800a9a0:	682b      	ldr	r3, [r5, #0]
 800a9a2:	b103      	cbz	r3, 800a9a6 <_lseek_r+0x1e>
 800a9a4:	6023      	str	r3, [r4, #0]
 800a9a6:	bd38      	pop	{r3, r4, r5, pc}
 800a9a8:	20000540 	.word	0x20000540

0800a9ac <_read_r>:
 800a9ac:	b538      	push	{r3, r4, r5, lr}
 800a9ae:	4d07      	ldr	r5, [pc, #28]	@ (800a9cc <_read_r+0x20>)
 800a9b0:	4604      	mov	r4, r0
 800a9b2:	4608      	mov	r0, r1
 800a9b4:	4611      	mov	r1, r2
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	602a      	str	r2, [r5, #0]
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	f7f6 fca8 	bl	8001310 <_read>
 800a9c0:	1c43      	adds	r3, r0, #1
 800a9c2:	d102      	bne.n	800a9ca <_read_r+0x1e>
 800a9c4:	682b      	ldr	r3, [r5, #0]
 800a9c6:	b103      	cbz	r3, 800a9ca <_read_r+0x1e>
 800a9c8:	6023      	str	r3, [r4, #0]
 800a9ca:	bd38      	pop	{r3, r4, r5, pc}
 800a9cc:	20000540 	.word	0x20000540

0800a9d0 <_write_r>:
 800a9d0:	b538      	push	{r3, r4, r5, lr}
 800a9d2:	4d07      	ldr	r5, [pc, #28]	@ (800a9f0 <_write_r+0x20>)
 800a9d4:	4604      	mov	r4, r0
 800a9d6:	4608      	mov	r0, r1
 800a9d8:	4611      	mov	r1, r2
 800a9da:	2200      	movs	r2, #0
 800a9dc:	602a      	str	r2, [r5, #0]
 800a9de:	461a      	mov	r2, r3
 800a9e0:	f7f6 f8e2 	bl	8000ba8 <_write>
 800a9e4:	1c43      	adds	r3, r0, #1
 800a9e6:	d102      	bne.n	800a9ee <_write_r+0x1e>
 800a9e8:	682b      	ldr	r3, [r5, #0]
 800a9ea:	b103      	cbz	r3, 800a9ee <_write_r+0x1e>
 800a9ec:	6023      	str	r3, [r4, #0]
 800a9ee:	bd38      	pop	{r3, r4, r5, pc}
 800a9f0:	20000540 	.word	0x20000540

0800a9f4 <__errno>:
 800a9f4:	4b01      	ldr	r3, [pc, #4]	@ (800a9fc <__errno+0x8>)
 800a9f6:	6818      	ldr	r0, [r3, #0]
 800a9f8:	4770      	bx	lr
 800a9fa:	bf00      	nop
 800a9fc:	20000048 	.word	0x20000048

0800aa00 <__libc_init_array>:
 800aa00:	b570      	push	{r4, r5, r6, lr}
 800aa02:	4d0d      	ldr	r5, [pc, #52]	@ (800aa38 <__libc_init_array+0x38>)
 800aa04:	4c0d      	ldr	r4, [pc, #52]	@ (800aa3c <__libc_init_array+0x3c>)
 800aa06:	1b64      	subs	r4, r4, r5
 800aa08:	10a4      	asrs	r4, r4, #2
 800aa0a:	2600      	movs	r6, #0
 800aa0c:	42a6      	cmp	r6, r4
 800aa0e:	d109      	bne.n	800aa24 <__libc_init_array+0x24>
 800aa10:	4d0b      	ldr	r5, [pc, #44]	@ (800aa40 <__libc_init_array+0x40>)
 800aa12:	4c0c      	ldr	r4, [pc, #48]	@ (800aa44 <__libc_init_array+0x44>)
 800aa14:	f001 fec0 	bl	800c798 <_init>
 800aa18:	1b64      	subs	r4, r4, r5
 800aa1a:	10a4      	asrs	r4, r4, #2
 800aa1c:	2600      	movs	r6, #0
 800aa1e:	42a6      	cmp	r6, r4
 800aa20:	d105      	bne.n	800aa2e <__libc_init_array+0x2e>
 800aa22:	bd70      	pop	{r4, r5, r6, pc}
 800aa24:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa28:	4798      	blx	r3
 800aa2a:	3601      	adds	r6, #1
 800aa2c:	e7ee      	b.n	800aa0c <__libc_init_array+0xc>
 800aa2e:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa32:	4798      	blx	r3
 800aa34:	3601      	adds	r6, #1
 800aa36:	e7f2      	b.n	800aa1e <__libc_init_array+0x1e>
 800aa38:	0800cbd0 	.word	0x0800cbd0
 800aa3c:	0800cbd0 	.word	0x0800cbd0
 800aa40:	0800cbd0 	.word	0x0800cbd0
 800aa44:	0800cbd4 	.word	0x0800cbd4

0800aa48 <__retarget_lock_init_recursive>:
 800aa48:	4770      	bx	lr

0800aa4a <__retarget_lock_acquire_recursive>:
 800aa4a:	4770      	bx	lr

0800aa4c <__retarget_lock_release_recursive>:
 800aa4c:	4770      	bx	lr

0800aa4e <memcpy>:
 800aa4e:	440a      	add	r2, r1
 800aa50:	4291      	cmp	r1, r2
 800aa52:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa56:	d100      	bne.n	800aa5a <memcpy+0xc>
 800aa58:	4770      	bx	lr
 800aa5a:	b510      	push	{r4, lr}
 800aa5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa60:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa64:	4291      	cmp	r1, r2
 800aa66:	d1f9      	bne.n	800aa5c <memcpy+0xe>
 800aa68:	bd10      	pop	{r4, pc}

0800aa6a <quorem>:
 800aa6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa6e:	6903      	ldr	r3, [r0, #16]
 800aa70:	690c      	ldr	r4, [r1, #16]
 800aa72:	42a3      	cmp	r3, r4
 800aa74:	4607      	mov	r7, r0
 800aa76:	db7e      	blt.n	800ab76 <quorem+0x10c>
 800aa78:	3c01      	subs	r4, #1
 800aa7a:	f101 0814 	add.w	r8, r1, #20
 800aa7e:	00a3      	lsls	r3, r4, #2
 800aa80:	f100 0514 	add.w	r5, r0, #20
 800aa84:	9300      	str	r3, [sp, #0]
 800aa86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aa8a:	9301      	str	r3, [sp, #4]
 800aa8c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aa90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aa94:	3301      	adds	r3, #1
 800aa96:	429a      	cmp	r2, r3
 800aa98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aa9c:	fbb2 f6f3 	udiv	r6, r2, r3
 800aaa0:	d32e      	bcc.n	800ab00 <quorem+0x96>
 800aaa2:	f04f 0a00 	mov.w	sl, #0
 800aaa6:	46c4      	mov	ip, r8
 800aaa8:	46ae      	mov	lr, r5
 800aaaa:	46d3      	mov	fp, sl
 800aaac:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aab0:	b298      	uxth	r0, r3
 800aab2:	fb06 a000 	mla	r0, r6, r0, sl
 800aab6:	0c02      	lsrs	r2, r0, #16
 800aab8:	0c1b      	lsrs	r3, r3, #16
 800aaba:	fb06 2303 	mla	r3, r6, r3, r2
 800aabe:	f8de 2000 	ldr.w	r2, [lr]
 800aac2:	b280      	uxth	r0, r0
 800aac4:	b292      	uxth	r2, r2
 800aac6:	1a12      	subs	r2, r2, r0
 800aac8:	445a      	add	r2, fp
 800aaca:	f8de 0000 	ldr.w	r0, [lr]
 800aace:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aad2:	b29b      	uxth	r3, r3
 800aad4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800aad8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800aadc:	b292      	uxth	r2, r2
 800aade:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800aae2:	45e1      	cmp	r9, ip
 800aae4:	f84e 2b04 	str.w	r2, [lr], #4
 800aae8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800aaec:	d2de      	bcs.n	800aaac <quorem+0x42>
 800aaee:	9b00      	ldr	r3, [sp, #0]
 800aaf0:	58eb      	ldr	r3, [r5, r3]
 800aaf2:	b92b      	cbnz	r3, 800ab00 <quorem+0x96>
 800aaf4:	9b01      	ldr	r3, [sp, #4]
 800aaf6:	3b04      	subs	r3, #4
 800aaf8:	429d      	cmp	r5, r3
 800aafa:	461a      	mov	r2, r3
 800aafc:	d32f      	bcc.n	800ab5e <quorem+0xf4>
 800aafe:	613c      	str	r4, [r7, #16]
 800ab00:	4638      	mov	r0, r7
 800ab02:	f001 f97b 	bl	800bdfc <__mcmp>
 800ab06:	2800      	cmp	r0, #0
 800ab08:	db25      	blt.n	800ab56 <quorem+0xec>
 800ab0a:	4629      	mov	r1, r5
 800ab0c:	2000      	movs	r0, #0
 800ab0e:	f858 2b04 	ldr.w	r2, [r8], #4
 800ab12:	f8d1 c000 	ldr.w	ip, [r1]
 800ab16:	fa1f fe82 	uxth.w	lr, r2
 800ab1a:	fa1f f38c 	uxth.w	r3, ip
 800ab1e:	eba3 030e 	sub.w	r3, r3, lr
 800ab22:	4403      	add	r3, r0
 800ab24:	0c12      	lsrs	r2, r2, #16
 800ab26:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ab2a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ab2e:	b29b      	uxth	r3, r3
 800ab30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab34:	45c1      	cmp	r9, r8
 800ab36:	f841 3b04 	str.w	r3, [r1], #4
 800ab3a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ab3e:	d2e6      	bcs.n	800ab0e <quorem+0xa4>
 800ab40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab48:	b922      	cbnz	r2, 800ab54 <quorem+0xea>
 800ab4a:	3b04      	subs	r3, #4
 800ab4c:	429d      	cmp	r5, r3
 800ab4e:	461a      	mov	r2, r3
 800ab50:	d30b      	bcc.n	800ab6a <quorem+0x100>
 800ab52:	613c      	str	r4, [r7, #16]
 800ab54:	3601      	adds	r6, #1
 800ab56:	4630      	mov	r0, r6
 800ab58:	b003      	add	sp, #12
 800ab5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab5e:	6812      	ldr	r2, [r2, #0]
 800ab60:	3b04      	subs	r3, #4
 800ab62:	2a00      	cmp	r2, #0
 800ab64:	d1cb      	bne.n	800aafe <quorem+0x94>
 800ab66:	3c01      	subs	r4, #1
 800ab68:	e7c6      	b.n	800aaf8 <quorem+0x8e>
 800ab6a:	6812      	ldr	r2, [r2, #0]
 800ab6c:	3b04      	subs	r3, #4
 800ab6e:	2a00      	cmp	r2, #0
 800ab70:	d1ef      	bne.n	800ab52 <quorem+0xe8>
 800ab72:	3c01      	subs	r4, #1
 800ab74:	e7ea      	b.n	800ab4c <quorem+0xe2>
 800ab76:	2000      	movs	r0, #0
 800ab78:	e7ee      	b.n	800ab58 <quorem+0xee>
 800ab7a:	0000      	movs	r0, r0
 800ab7c:	0000      	movs	r0, r0
	...

0800ab80 <_dtoa_r>:
 800ab80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab84:	69c7      	ldr	r7, [r0, #28]
 800ab86:	b099      	sub	sp, #100	@ 0x64
 800ab88:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ab8c:	ec55 4b10 	vmov	r4, r5, d0
 800ab90:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800ab92:	9109      	str	r1, [sp, #36]	@ 0x24
 800ab94:	4683      	mov	fp, r0
 800ab96:	920e      	str	r2, [sp, #56]	@ 0x38
 800ab98:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ab9a:	b97f      	cbnz	r7, 800abbc <_dtoa_r+0x3c>
 800ab9c:	2010      	movs	r0, #16
 800ab9e:	f000 fdfd 	bl	800b79c <malloc>
 800aba2:	4602      	mov	r2, r0
 800aba4:	f8cb 001c 	str.w	r0, [fp, #28]
 800aba8:	b920      	cbnz	r0, 800abb4 <_dtoa_r+0x34>
 800abaa:	4ba7      	ldr	r3, [pc, #668]	@ (800ae48 <_dtoa_r+0x2c8>)
 800abac:	21ef      	movs	r1, #239	@ 0xef
 800abae:	48a7      	ldr	r0, [pc, #668]	@ (800ae4c <_dtoa_r+0x2cc>)
 800abb0:	f001 fd42 	bl	800c638 <__assert_func>
 800abb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800abb8:	6007      	str	r7, [r0, #0]
 800abba:	60c7      	str	r7, [r0, #12]
 800abbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800abc0:	6819      	ldr	r1, [r3, #0]
 800abc2:	b159      	cbz	r1, 800abdc <_dtoa_r+0x5c>
 800abc4:	685a      	ldr	r2, [r3, #4]
 800abc6:	604a      	str	r2, [r1, #4]
 800abc8:	2301      	movs	r3, #1
 800abca:	4093      	lsls	r3, r2
 800abcc:	608b      	str	r3, [r1, #8]
 800abce:	4658      	mov	r0, fp
 800abd0:	f000 feda 	bl	800b988 <_Bfree>
 800abd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800abd8:	2200      	movs	r2, #0
 800abda:	601a      	str	r2, [r3, #0]
 800abdc:	1e2b      	subs	r3, r5, #0
 800abde:	bfb9      	ittee	lt
 800abe0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800abe4:	9303      	strlt	r3, [sp, #12]
 800abe6:	2300      	movge	r3, #0
 800abe8:	6033      	strge	r3, [r6, #0]
 800abea:	9f03      	ldr	r7, [sp, #12]
 800abec:	4b98      	ldr	r3, [pc, #608]	@ (800ae50 <_dtoa_r+0x2d0>)
 800abee:	bfbc      	itt	lt
 800abf0:	2201      	movlt	r2, #1
 800abf2:	6032      	strlt	r2, [r6, #0]
 800abf4:	43bb      	bics	r3, r7
 800abf6:	d112      	bne.n	800ac1e <_dtoa_r+0x9e>
 800abf8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800abfa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800abfe:	6013      	str	r3, [r2, #0]
 800ac00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ac04:	4323      	orrs	r3, r4
 800ac06:	f000 854d 	beq.w	800b6a4 <_dtoa_r+0xb24>
 800ac0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ac0c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ae64 <_dtoa_r+0x2e4>
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	f000 854f 	beq.w	800b6b4 <_dtoa_r+0xb34>
 800ac16:	f10a 0303 	add.w	r3, sl, #3
 800ac1a:	f000 bd49 	b.w	800b6b0 <_dtoa_r+0xb30>
 800ac1e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ac22:	2200      	movs	r2, #0
 800ac24:	ec51 0b17 	vmov	r0, r1, d7
 800ac28:	2300      	movs	r3, #0
 800ac2a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800ac2e:	f7f5 ff4b 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac32:	4680      	mov	r8, r0
 800ac34:	b158      	cbz	r0, 800ac4e <_dtoa_r+0xce>
 800ac36:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ac38:	2301      	movs	r3, #1
 800ac3a:	6013      	str	r3, [r2, #0]
 800ac3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ac3e:	b113      	cbz	r3, 800ac46 <_dtoa_r+0xc6>
 800ac40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ac42:	4b84      	ldr	r3, [pc, #528]	@ (800ae54 <_dtoa_r+0x2d4>)
 800ac44:	6013      	str	r3, [r2, #0]
 800ac46:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ae68 <_dtoa_r+0x2e8>
 800ac4a:	f000 bd33 	b.w	800b6b4 <_dtoa_r+0xb34>
 800ac4e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ac52:	aa16      	add	r2, sp, #88	@ 0x58
 800ac54:	a917      	add	r1, sp, #92	@ 0x5c
 800ac56:	4658      	mov	r0, fp
 800ac58:	f001 f980 	bl	800bf5c <__d2b>
 800ac5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ac60:	4681      	mov	r9, r0
 800ac62:	2e00      	cmp	r6, #0
 800ac64:	d077      	beq.n	800ad56 <_dtoa_r+0x1d6>
 800ac66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac68:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800ac6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ac74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ac78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ac7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ac80:	4619      	mov	r1, r3
 800ac82:	2200      	movs	r2, #0
 800ac84:	4b74      	ldr	r3, [pc, #464]	@ (800ae58 <_dtoa_r+0x2d8>)
 800ac86:	f7f5 faff 	bl	8000288 <__aeabi_dsub>
 800ac8a:	a369      	add	r3, pc, #420	@ (adr r3, 800ae30 <_dtoa_r+0x2b0>)
 800ac8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac90:	f7f5 fcb2 	bl	80005f8 <__aeabi_dmul>
 800ac94:	a368      	add	r3, pc, #416	@ (adr r3, 800ae38 <_dtoa_r+0x2b8>)
 800ac96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac9a:	f7f5 faf7 	bl	800028c <__adddf3>
 800ac9e:	4604      	mov	r4, r0
 800aca0:	4630      	mov	r0, r6
 800aca2:	460d      	mov	r5, r1
 800aca4:	f7f5 fc3e 	bl	8000524 <__aeabi_i2d>
 800aca8:	a365      	add	r3, pc, #404	@ (adr r3, 800ae40 <_dtoa_r+0x2c0>)
 800acaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acae:	f7f5 fca3 	bl	80005f8 <__aeabi_dmul>
 800acb2:	4602      	mov	r2, r0
 800acb4:	460b      	mov	r3, r1
 800acb6:	4620      	mov	r0, r4
 800acb8:	4629      	mov	r1, r5
 800acba:	f7f5 fae7 	bl	800028c <__adddf3>
 800acbe:	4604      	mov	r4, r0
 800acc0:	460d      	mov	r5, r1
 800acc2:	f7f5 ff49 	bl	8000b58 <__aeabi_d2iz>
 800acc6:	2200      	movs	r2, #0
 800acc8:	4607      	mov	r7, r0
 800acca:	2300      	movs	r3, #0
 800accc:	4620      	mov	r0, r4
 800acce:	4629      	mov	r1, r5
 800acd0:	f7f5 ff04 	bl	8000adc <__aeabi_dcmplt>
 800acd4:	b140      	cbz	r0, 800ace8 <_dtoa_r+0x168>
 800acd6:	4638      	mov	r0, r7
 800acd8:	f7f5 fc24 	bl	8000524 <__aeabi_i2d>
 800acdc:	4622      	mov	r2, r4
 800acde:	462b      	mov	r3, r5
 800ace0:	f7f5 fef2 	bl	8000ac8 <__aeabi_dcmpeq>
 800ace4:	b900      	cbnz	r0, 800ace8 <_dtoa_r+0x168>
 800ace6:	3f01      	subs	r7, #1
 800ace8:	2f16      	cmp	r7, #22
 800acea:	d851      	bhi.n	800ad90 <_dtoa_r+0x210>
 800acec:	4b5b      	ldr	r3, [pc, #364]	@ (800ae5c <_dtoa_r+0x2dc>)
 800acee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800acf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800acfa:	f7f5 feef 	bl	8000adc <__aeabi_dcmplt>
 800acfe:	2800      	cmp	r0, #0
 800ad00:	d048      	beq.n	800ad94 <_dtoa_r+0x214>
 800ad02:	3f01      	subs	r7, #1
 800ad04:	2300      	movs	r3, #0
 800ad06:	9312      	str	r3, [sp, #72]	@ 0x48
 800ad08:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ad0a:	1b9b      	subs	r3, r3, r6
 800ad0c:	1e5a      	subs	r2, r3, #1
 800ad0e:	bf44      	itt	mi
 800ad10:	f1c3 0801 	rsbmi	r8, r3, #1
 800ad14:	2300      	movmi	r3, #0
 800ad16:	9208      	str	r2, [sp, #32]
 800ad18:	bf54      	ite	pl
 800ad1a:	f04f 0800 	movpl.w	r8, #0
 800ad1e:	9308      	strmi	r3, [sp, #32]
 800ad20:	2f00      	cmp	r7, #0
 800ad22:	db39      	blt.n	800ad98 <_dtoa_r+0x218>
 800ad24:	9b08      	ldr	r3, [sp, #32]
 800ad26:	970f      	str	r7, [sp, #60]	@ 0x3c
 800ad28:	443b      	add	r3, r7
 800ad2a:	9308      	str	r3, [sp, #32]
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad32:	2b09      	cmp	r3, #9
 800ad34:	d864      	bhi.n	800ae00 <_dtoa_r+0x280>
 800ad36:	2b05      	cmp	r3, #5
 800ad38:	bfc4      	itt	gt
 800ad3a:	3b04      	subgt	r3, #4
 800ad3c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800ad3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad40:	f1a3 0302 	sub.w	r3, r3, #2
 800ad44:	bfcc      	ite	gt
 800ad46:	2400      	movgt	r4, #0
 800ad48:	2401      	movle	r4, #1
 800ad4a:	2b03      	cmp	r3, #3
 800ad4c:	d863      	bhi.n	800ae16 <_dtoa_r+0x296>
 800ad4e:	e8df f003 	tbb	[pc, r3]
 800ad52:	372a      	.short	0x372a
 800ad54:	5535      	.short	0x5535
 800ad56:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ad5a:	441e      	add	r6, r3
 800ad5c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ad60:	2b20      	cmp	r3, #32
 800ad62:	bfc1      	itttt	gt
 800ad64:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ad68:	409f      	lslgt	r7, r3
 800ad6a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ad6e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ad72:	bfd6      	itet	le
 800ad74:	f1c3 0320 	rsble	r3, r3, #32
 800ad78:	ea47 0003 	orrgt.w	r0, r7, r3
 800ad7c:	fa04 f003 	lslle.w	r0, r4, r3
 800ad80:	f7f5 fbc0 	bl	8000504 <__aeabi_ui2d>
 800ad84:	2201      	movs	r2, #1
 800ad86:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ad8a:	3e01      	subs	r6, #1
 800ad8c:	9214      	str	r2, [sp, #80]	@ 0x50
 800ad8e:	e777      	b.n	800ac80 <_dtoa_r+0x100>
 800ad90:	2301      	movs	r3, #1
 800ad92:	e7b8      	b.n	800ad06 <_dtoa_r+0x186>
 800ad94:	9012      	str	r0, [sp, #72]	@ 0x48
 800ad96:	e7b7      	b.n	800ad08 <_dtoa_r+0x188>
 800ad98:	427b      	negs	r3, r7
 800ad9a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	eba8 0807 	sub.w	r8, r8, r7
 800ada2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ada4:	e7c4      	b.n	800ad30 <_dtoa_r+0x1b0>
 800ada6:	2300      	movs	r3, #0
 800ada8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800adaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800adac:	2b00      	cmp	r3, #0
 800adae:	dc35      	bgt.n	800ae1c <_dtoa_r+0x29c>
 800adb0:	2301      	movs	r3, #1
 800adb2:	9300      	str	r3, [sp, #0]
 800adb4:	9307      	str	r3, [sp, #28]
 800adb6:	461a      	mov	r2, r3
 800adb8:	920e      	str	r2, [sp, #56]	@ 0x38
 800adba:	e00b      	b.n	800add4 <_dtoa_r+0x254>
 800adbc:	2301      	movs	r3, #1
 800adbe:	e7f3      	b.n	800ada8 <_dtoa_r+0x228>
 800adc0:	2300      	movs	r3, #0
 800adc2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800adc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800adc6:	18fb      	adds	r3, r7, r3
 800adc8:	9300      	str	r3, [sp, #0]
 800adca:	3301      	adds	r3, #1
 800adcc:	2b01      	cmp	r3, #1
 800adce:	9307      	str	r3, [sp, #28]
 800add0:	bfb8      	it	lt
 800add2:	2301      	movlt	r3, #1
 800add4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800add8:	2100      	movs	r1, #0
 800adda:	2204      	movs	r2, #4
 800addc:	f102 0514 	add.w	r5, r2, #20
 800ade0:	429d      	cmp	r5, r3
 800ade2:	d91f      	bls.n	800ae24 <_dtoa_r+0x2a4>
 800ade4:	6041      	str	r1, [r0, #4]
 800ade6:	4658      	mov	r0, fp
 800ade8:	f000 fd8e 	bl	800b908 <_Balloc>
 800adec:	4682      	mov	sl, r0
 800adee:	2800      	cmp	r0, #0
 800adf0:	d13c      	bne.n	800ae6c <_dtoa_r+0x2ec>
 800adf2:	4b1b      	ldr	r3, [pc, #108]	@ (800ae60 <_dtoa_r+0x2e0>)
 800adf4:	4602      	mov	r2, r0
 800adf6:	f240 11af 	movw	r1, #431	@ 0x1af
 800adfa:	e6d8      	b.n	800abae <_dtoa_r+0x2e>
 800adfc:	2301      	movs	r3, #1
 800adfe:	e7e0      	b.n	800adc2 <_dtoa_r+0x242>
 800ae00:	2401      	movs	r4, #1
 800ae02:	2300      	movs	r3, #0
 800ae04:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae06:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ae08:	f04f 33ff 	mov.w	r3, #4294967295
 800ae0c:	9300      	str	r3, [sp, #0]
 800ae0e:	9307      	str	r3, [sp, #28]
 800ae10:	2200      	movs	r2, #0
 800ae12:	2312      	movs	r3, #18
 800ae14:	e7d0      	b.n	800adb8 <_dtoa_r+0x238>
 800ae16:	2301      	movs	r3, #1
 800ae18:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae1a:	e7f5      	b.n	800ae08 <_dtoa_r+0x288>
 800ae1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae1e:	9300      	str	r3, [sp, #0]
 800ae20:	9307      	str	r3, [sp, #28]
 800ae22:	e7d7      	b.n	800add4 <_dtoa_r+0x254>
 800ae24:	3101      	adds	r1, #1
 800ae26:	0052      	lsls	r2, r2, #1
 800ae28:	e7d8      	b.n	800addc <_dtoa_r+0x25c>
 800ae2a:	bf00      	nop
 800ae2c:	f3af 8000 	nop.w
 800ae30:	636f4361 	.word	0x636f4361
 800ae34:	3fd287a7 	.word	0x3fd287a7
 800ae38:	8b60c8b3 	.word	0x8b60c8b3
 800ae3c:	3fc68a28 	.word	0x3fc68a28
 800ae40:	509f79fb 	.word	0x509f79fb
 800ae44:	3fd34413 	.word	0x3fd34413
 800ae48:	0800c895 	.word	0x0800c895
 800ae4c:	0800c8ac 	.word	0x0800c8ac
 800ae50:	7ff00000 	.word	0x7ff00000
 800ae54:	0800c865 	.word	0x0800c865
 800ae58:	3ff80000 	.word	0x3ff80000
 800ae5c:	0800c9a8 	.word	0x0800c9a8
 800ae60:	0800c904 	.word	0x0800c904
 800ae64:	0800c891 	.word	0x0800c891
 800ae68:	0800c864 	.word	0x0800c864
 800ae6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ae70:	6018      	str	r0, [r3, #0]
 800ae72:	9b07      	ldr	r3, [sp, #28]
 800ae74:	2b0e      	cmp	r3, #14
 800ae76:	f200 80a4 	bhi.w	800afc2 <_dtoa_r+0x442>
 800ae7a:	2c00      	cmp	r4, #0
 800ae7c:	f000 80a1 	beq.w	800afc2 <_dtoa_r+0x442>
 800ae80:	2f00      	cmp	r7, #0
 800ae82:	dd33      	ble.n	800aeec <_dtoa_r+0x36c>
 800ae84:	4bad      	ldr	r3, [pc, #692]	@ (800b13c <_dtoa_r+0x5bc>)
 800ae86:	f007 020f 	and.w	r2, r7, #15
 800ae8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae8e:	ed93 7b00 	vldr	d7, [r3]
 800ae92:	05f8      	lsls	r0, r7, #23
 800ae94:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ae98:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ae9c:	d516      	bpl.n	800aecc <_dtoa_r+0x34c>
 800ae9e:	4ba8      	ldr	r3, [pc, #672]	@ (800b140 <_dtoa_r+0x5c0>)
 800aea0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aea4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aea8:	f7f5 fcd0 	bl	800084c <__aeabi_ddiv>
 800aeac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aeb0:	f004 040f 	and.w	r4, r4, #15
 800aeb4:	2603      	movs	r6, #3
 800aeb6:	4da2      	ldr	r5, [pc, #648]	@ (800b140 <_dtoa_r+0x5c0>)
 800aeb8:	b954      	cbnz	r4, 800aed0 <_dtoa_r+0x350>
 800aeba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aebe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aec2:	f7f5 fcc3 	bl	800084c <__aeabi_ddiv>
 800aec6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aeca:	e028      	b.n	800af1e <_dtoa_r+0x39e>
 800aecc:	2602      	movs	r6, #2
 800aece:	e7f2      	b.n	800aeb6 <_dtoa_r+0x336>
 800aed0:	07e1      	lsls	r1, r4, #31
 800aed2:	d508      	bpl.n	800aee6 <_dtoa_r+0x366>
 800aed4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aed8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aedc:	f7f5 fb8c 	bl	80005f8 <__aeabi_dmul>
 800aee0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aee4:	3601      	adds	r6, #1
 800aee6:	1064      	asrs	r4, r4, #1
 800aee8:	3508      	adds	r5, #8
 800aeea:	e7e5      	b.n	800aeb8 <_dtoa_r+0x338>
 800aeec:	f000 80d2 	beq.w	800b094 <_dtoa_r+0x514>
 800aef0:	427c      	negs	r4, r7
 800aef2:	4b92      	ldr	r3, [pc, #584]	@ (800b13c <_dtoa_r+0x5bc>)
 800aef4:	4d92      	ldr	r5, [pc, #584]	@ (800b140 <_dtoa_r+0x5c0>)
 800aef6:	f004 020f 	and.w	r2, r4, #15
 800aefa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aefe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af06:	f7f5 fb77 	bl	80005f8 <__aeabi_dmul>
 800af0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af0e:	1124      	asrs	r4, r4, #4
 800af10:	2300      	movs	r3, #0
 800af12:	2602      	movs	r6, #2
 800af14:	2c00      	cmp	r4, #0
 800af16:	f040 80b2 	bne.w	800b07e <_dtoa_r+0x4fe>
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d1d3      	bne.n	800aec6 <_dtoa_r+0x346>
 800af1e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800af20:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800af24:	2b00      	cmp	r3, #0
 800af26:	f000 80b7 	beq.w	800b098 <_dtoa_r+0x518>
 800af2a:	4b86      	ldr	r3, [pc, #536]	@ (800b144 <_dtoa_r+0x5c4>)
 800af2c:	2200      	movs	r2, #0
 800af2e:	4620      	mov	r0, r4
 800af30:	4629      	mov	r1, r5
 800af32:	f7f5 fdd3 	bl	8000adc <__aeabi_dcmplt>
 800af36:	2800      	cmp	r0, #0
 800af38:	f000 80ae 	beq.w	800b098 <_dtoa_r+0x518>
 800af3c:	9b07      	ldr	r3, [sp, #28]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	f000 80aa 	beq.w	800b098 <_dtoa_r+0x518>
 800af44:	9b00      	ldr	r3, [sp, #0]
 800af46:	2b00      	cmp	r3, #0
 800af48:	dd37      	ble.n	800afba <_dtoa_r+0x43a>
 800af4a:	1e7b      	subs	r3, r7, #1
 800af4c:	9304      	str	r3, [sp, #16]
 800af4e:	4620      	mov	r0, r4
 800af50:	4b7d      	ldr	r3, [pc, #500]	@ (800b148 <_dtoa_r+0x5c8>)
 800af52:	2200      	movs	r2, #0
 800af54:	4629      	mov	r1, r5
 800af56:	f7f5 fb4f 	bl	80005f8 <__aeabi_dmul>
 800af5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af5e:	9c00      	ldr	r4, [sp, #0]
 800af60:	3601      	adds	r6, #1
 800af62:	4630      	mov	r0, r6
 800af64:	f7f5 fade 	bl	8000524 <__aeabi_i2d>
 800af68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af6c:	f7f5 fb44 	bl	80005f8 <__aeabi_dmul>
 800af70:	4b76      	ldr	r3, [pc, #472]	@ (800b14c <_dtoa_r+0x5cc>)
 800af72:	2200      	movs	r2, #0
 800af74:	f7f5 f98a 	bl	800028c <__adddf3>
 800af78:	4605      	mov	r5, r0
 800af7a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800af7e:	2c00      	cmp	r4, #0
 800af80:	f040 808d 	bne.w	800b09e <_dtoa_r+0x51e>
 800af84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af88:	4b71      	ldr	r3, [pc, #452]	@ (800b150 <_dtoa_r+0x5d0>)
 800af8a:	2200      	movs	r2, #0
 800af8c:	f7f5 f97c 	bl	8000288 <__aeabi_dsub>
 800af90:	4602      	mov	r2, r0
 800af92:	460b      	mov	r3, r1
 800af94:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af98:	462a      	mov	r2, r5
 800af9a:	4633      	mov	r3, r6
 800af9c:	f7f5 fdbc 	bl	8000b18 <__aeabi_dcmpgt>
 800afa0:	2800      	cmp	r0, #0
 800afa2:	f040 828b 	bne.w	800b4bc <_dtoa_r+0x93c>
 800afa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afaa:	462a      	mov	r2, r5
 800afac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800afb0:	f7f5 fd94 	bl	8000adc <__aeabi_dcmplt>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	f040 8128 	bne.w	800b20a <_dtoa_r+0x68a>
 800afba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800afbe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800afc2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	f2c0 815a 	blt.w	800b27e <_dtoa_r+0x6fe>
 800afca:	2f0e      	cmp	r7, #14
 800afcc:	f300 8157 	bgt.w	800b27e <_dtoa_r+0x6fe>
 800afd0:	4b5a      	ldr	r3, [pc, #360]	@ (800b13c <_dtoa_r+0x5bc>)
 800afd2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800afd6:	ed93 7b00 	vldr	d7, [r3]
 800afda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afdc:	2b00      	cmp	r3, #0
 800afde:	ed8d 7b00 	vstr	d7, [sp]
 800afe2:	da03      	bge.n	800afec <_dtoa_r+0x46c>
 800afe4:	9b07      	ldr	r3, [sp, #28]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	f340 8101 	ble.w	800b1ee <_dtoa_r+0x66e>
 800afec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800aff0:	4656      	mov	r6, sl
 800aff2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aff6:	4620      	mov	r0, r4
 800aff8:	4629      	mov	r1, r5
 800affa:	f7f5 fc27 	bl	800084c <__aeabi_ddiv>
 800affe:	f7f5 fdab 	bl	8000b58 <__aeabi_d2iz>
 800b002:	4680      	mov	r8, r0
 800b004:	f7f5 fa8e 	bl	8000524 <__aeabi_i2d>
 800b008:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b00c:	f7f5 faf4 	bl	80005f8 <__aeabi_dmul>
 800b010:	4602      	mov	r2, r0
 800b012:	460b      	mov	r3, r1
 800b014:	4620      	mov	r0, r4
 800b016:	4629      	mov	r1, r5
 800b018:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b01c:	f7f5 f934 	bl	8000288 <__aeabi_dsub>
 800b020:	f806 4b01 	strb.w	r4, [r6], #1
 800b024:	9d07      	ldr	r5, [sp, #28]
 800b026:	eba6 040a 	sub.w	r4, r6, sl
 800b02a:	42a5      	cmp	r5, r4
 800b02c:	4602      	mov	r2, r0
 800b02e:	460b      	mov	r3, r1
 800b030:	f040 8117 	bne.w	800b262 <_dtoa_r+0x6e2>
 800b034:	f7f5 f92a 	bl	800028c <__adddf3>
 800b038:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b03c:	4604      	mov	r4, r0
 800b03e:	460d      	mov	r5, r1
 800b040:	f7f5 fd6a 	bl	8000b18 <__aeabi_dcmpgt>
 800b044:	2800      	cmp	r0, #0
 800b046:	f040 80f9 	bne.w	800b23c <_dtoa_r+0x6bc>
 800b04a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b04e:	4620      	mov	r0, r4
 800b050:	4629      	mov	r1, r5
 800b052:	f7f5 fd39 	bl	8000ac8 <__aeabi_dcmpeq>
 800b056:	b118      	cbz	r0, 800b060 <_dtoa_r+0x4e0>
 800b058:	f018 0f01 	tst.w	r8, #1
 800b05c:	f040 80ee 	bne.w	800b23c <_dtoa_r+0x6bc>
 800b060:	4649      	mov	r1, r9
 800b062:	4658      	mov	r0, fp
 800b064:	f000 fc90 	bl	800b988 <_Bfree>
 800b068:	2300      	movs	r3, #0
 800b06a:	7033      	strb	r3, [r6, #0]
 800b06c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b06e:	3701      	adds	r7, #1
 800b070:	601f      	str	r7, [r3, #0]
 800b072:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b074:	2b00      	cmp	r3, #0
 800b076:	f000 831d 	beq.w	800b6b4 <_dtoa_r+0xb34>
 800b07a:	601e      	str	r6, [r3, #0]
 800b07c:	e31a      	b.n	800b6b4 <_dtoa_r+0xb34>
 800b07e:	07e2      	lsls	r2, r4, #31
 800b080:	d505      	bpl.n	800b08e <_dtoa_r+0x50e>
 800b082:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b086:	f7f5 fab7 	bl	80005f8 <__aeabi_dmul>
 800b08a:	3601      	adds	r6, #1
 800b08c:	2301      	movs	r3, #1
 800b08e:	1064      	asrs	r4, r4, #1
 800b090:	3508      	adds	r5, #8
 800b092:	e73f      	b.n	800af14 <_dtoa_r+0x394>
 800b094:	2602      	movs	r6, #2
 800b096:	e742      	b.n	800af1e <_dtoa_r+0x39e>
 800b098:	9c07      	ldr	r4, [sp, #28]
 800b09a:	9704      	str	r7, [sp, #16]
 800b09c:	e761      	b.n	800af62 <_dtoa_r+0x3e2>
 800b09e:	4b27      	ldr	r3, [pc, #156]	@ (800b13c <_dtoa_r+0x5bc>)
 800b0a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b0a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b0a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b0aa:	4454      	add	r4, sl
 800b0ac:	2900      	cmp	r1, #0
 800b0ae:	d053      	beq.n	800b158 <_dtoa_r+0x5d8>
 800b0b0:	4928      	ldr	r1, [pc, #160]	@ (800b154 <_dtoa_r+0x5d4>)
 800b0b2:	2000      	movs	r0, #0
 800b0b4:	f7f5 fbca 	bl	800084c <__aeabi_ddiv>
 800b0b8:	4633      	mov	r3, r6
 800b0ba:	462a      	mov	r2, r5
 800b0bc:	f7f5 f8e4 	bl	8000288 <__aeabi_dsub>
 800b0c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b0c4:	4656      	mov	r6, sl
 800b0c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0ca:	f7f5 fd45 	bl	8000b58 <__aeabi_d2iz>
 800b0ce:	4605      	mov	r5, r0
 800b0d0:	f7f5 fa28 	bl	8000524 <__aeabi_i2d>
 800b0d4:	4602      	mov	r2, r0
 800b0d6:	460b      	mov	r3, r1
 800b0d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0dc:	f7f5 f8d4 	bl	8000288 <__aeabi_dsub>
 800b0e0:	3530      	adds	r5, #48	@ 0x30
 800b0e2:	4602      	mov	r2, r0
 800b0e4:	460b      	mov	r3, r1
 800b0e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b0ea:	f806 5b01 	strb.w	r5, [r6], #1
 800b0ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b0f2:	f7f5 fcf3 	bl	8000adc <__aeabi_dcmplt>
 800b0f6:	2800      	cmp	r0, #0
 800b0f8:	d171      	bne.n	800b1de <_dtoa_r+0x65e>
 800b0fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b0fe:	4911      	ldr	r1, [pc, #68]	@ (800b144 <_dtoa_r+0x5c4>)
 800b100:	2000      	movs	r0, #0
 800b102:	f7f5 f8c1 	bl	8000288 <__aeabi_dsub>
 800b106:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b10a:	f7f5 fce7 	bl	8000adc <__aeabi_dcmplt>
 800b10e:	2800      	cmp	r0, #0
 800b110:	f040 8095 	bne.w	800b23e <_dtoa_r+0x6be>
 800b114:	42a6      	cmp	r6, r4
 800b116:	f43f af50 	beq.w	800afba <_dtoa_r+0x43a>
 800b11a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b11e:	4b0a      	ldr	r3, [pc, #40]	@ (800b148 <_dtoa_r+0x5c8>)
 800b120:	2200      	movs	r2, #0
 800b122:	f7f5 fa69 	bl	80005f8 <__aeabi_dmul>
 800b126:	4b08      	ldr	r3, [pc, #32]	@ (800b148 <_dtoa_r+0x5c8>)
 800b128:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b12c:	2200      	movs	r2, #0
 800b12e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b132:	f7f5 fa61 	bl	80005f8 <__aeabi_dmul>
 800b136:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b13a:	e7c4      	b.n	800b0c6 <_dtoa_r+0x546>
 800b13c:	0800c9a8 	.word	0x0800c9a8
 800b140:	0800c980 	.word	0x0800c980
 800b144:	3ff00000 	.word	0x3ff00000
 800b148:	40240000 	.word	0x40240000
 800b14c:	401c0000 	.word	0x401c0000
 800b150:	40140000 	.word	0x40140000
 800b154:	3fe00000 	.word	0x3fe00000
 800b158:	4631      	mov	r1, r6
 800b15a:	4628      	mov	r0, r5
 800b15c:	f7f5 fa4c 	bl	80005f8 <__aeabi_dmul>
 800b160:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b164:	9415      	str	r4, [sp, #84]	@ 0x54
 800b166:	4656      	mov	r6, sl
 800b168:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b16c:	f7f5 fcf4 	bl	8000b58 <__aeabi_d2iz>
 800b170:	4605      	mov	r5, r0
 800b172:	f7f5 f9d7 	bl	8000524 <__aeabi_i2d>
 800b176:	4602      	mov	r2, r0
 800b178:	460b      	mov	r3, r1
 800b17a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b17e:	f7f5 f883 	bl	8000288 <__aeabi_dsub>
 800b182:	3530      	adds	r5, #48	@ 0x30
 800b184:	f806 5b01 	strb.w	r5, [r6], #1
 800b188:	4602      	mov	r2, r0
 800b18a:	460b      	mov	r3, r1
 800b18c:	42a6      	cmp	r6, r4
 800b18e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b192:	f04f 0200 	mov.w	r2, #0
 800b196:	d124      	bne.n	800b1e2 <_dtoa_r+0x662>
 800b198:	4bac      	ldr	r3, [pc, #688]	@ (800b44c <_dtoa_r+0x8cc>)
 800b19a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b19e:	f7f5 f875 	bl	800028c <__adddf3>
 800b1a2:	4602      	mov	r2, r0
 800b1a4:	460b      	mov	r3, r1
 800b1a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1aa:	f7f5 fcb5 	bl	8000b18 <__aeabi_dcmpgt>
 800b1ae:	2800      	cmp	r0, #0
 800b1b0:	d145      	bne.n	800b23e <_dtoa_r+0x6be>
 800b1b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b1b6:	49a5      	ldr	r1, [pc, #660]	@ (800b44c <_dtoa_r+0x8cc>)
 800b1b8:	2000      	movs	r0, #0
 800b1ba:	f7f5 f865 	bl	8000288 <__aeabi_dsub>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	460b      	mov	r3, r1
 800b1c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1c6:	f7f5 fc89 	bl	8000adc <__aeabi_dcmplt>
 800b1ca:	2800      	cmp	r0, #0
 800b1cc:	f43f aef5 	beq.w	800afba <_dtoa_r+0x43a>
 800b1d0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b1d2:	1e73      	subs	r3, r6, #1
 800b1d4:	9315      	str	r3, [sp, #84]	@ 0x54
 800b1d6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b1da:	2b30      	cmp	r3, #48	@ 0x30
 800b1dc:	d0f8      	beq.n	800b1d0 <_dtoa_r+0x650>
 800b1de:	9f04      	ldr	r7, [sp, #16]
 800b1e0:	e73e      	b.n	800b060 <_dtoa_r+0x4e0>
 800b1e2:	4b9b      	ldr	r3, [pc, #620]	@ (800b450 <_dtoa_r+0x8d0>)
 800b1e4:	f7f5 fa08 	bl	80005f8 <__aeabi_dmul>
 800b1e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1ec:	e7bc      	b.n	800b168 <_dtoa_r+0x5e8>
 800b1ee:	d10c      	bne.n	800b20a <_dtoa_r+0x68a>
 800b1f0:	4b98      	ldr	r3, [pc, #608]	@ (800b454 <_dtoa_r+0x8d4>)
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1f8:	f7f5 f9fe 	bl	80005f8 <__aeabi_dmul>
 800b1fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b200:	f7f5 fc80 	bl	8000b04 <__aeabi_dcmpge>
 800b204:	2800      	cmp	r0, #0
 800b206:	f000 8157 	beq.w	800b4b8 <_dtoa_r+0x938>
 800b20a:	2400      	movs	r4, #0
 800b20c:	4625      	mov	r5, r4
 800b20e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b210:	43db      	mvns	r3, r3
 800b212:	9304      	str	r3, [sp, #16]
 800b214:	4656      	mov	r6, sl
 800b216:	2700      	movs	r7, #0
 800b218:	4621      	mov	r1, r4
 800b21a:	4658      	mov	r0, fp
 800b21c:	f000 fbb4 	bl	800b988 <_Bfree>
 800b220:	2d00      	cmp	r5, #0
 800b222:	d0dc      	beq.n	800b1de <_dtoa_r+0x65e>
 800b224:	b12f      	cbz	r7, 800b232 <_dtoa_r+0x6b2>
 800b226:	42af      	cmp	r7, r5
 800b228:	d003      	beq.n	800b232 <_dtoa_r+0x6b2>
 800b22a:	4639      	mov	r1, r7
 800b22c:	4658      	mov	r0, fp
 800b22e:	f000 fbab 	bl	800b988 <_Bfree>
 800b232:	4629      	mov	r1, r5
 800b234:	4658      	mov	r0, fp
 800b236:	f000 fba7 	bl	800b988 <_Bfree>
 800b23a:	e7d0      	b.n	800b1de <_dtoa_r+0x65e>
 800b23c:	9704      	str	r7, [sp, #16]
 800b23e:	4633      	mov	r3, r6
 800b240:	461e      	mov	r6, r3
 800b242:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b246:	2a39      	cmp	r2, #57	@ 0x39
 800b248:	d107      	bne.n	800b25a <_dtoa_r+0x6da>
 800b24a:	459a      	cmp	sl, r3
 800b24c:	d1f8      	bne.n	800b240 <_dtoa_r+0x6c0>
 800b24e:	9a04      	ldr	r2, [sp, #16]
 800b250:	3201      	adds	r2, #1
 800b252:	9204      	str	r2, [sp, #16]
 800b254:	2230      	movs	r2, #48	@ 0x30
 800b256:	f88a 2000 	strb.w	r2, [sl]
 800b25a:	781a      	ldrb	r2, [r3, #0]
 800b25c:	3201      	adds	r2, #1
 800b25e:	701a      	strb	r2, [r3, #0]
 800b260:	e7bd      	b.n	800b1de <_dtoa_r+0x65e>
 800b262:	4b7b      	ldr	r3, [pc, #492]	@ (800b450 <_dtoa_r+0x8d0>)
 800b264:	2200      	movs	r2, #0
 800b266:	f7f5 f9c7 	bl	80005f8 <__aeabi_dmul>
 800b26a:	2200      	movs	r2, #0
 800b26c:	2300      	movs	r3, #0
 800b26e:	4604      	mov	r4, r0
 800b270:	460d      	mov	r5, r1
 800b272:	f7f5 fc29 	bl	8000ac8 <__aeabi_dcmpeq>
 800b276:	2800      	cmp	r0, #0
 800b278:	f43f aebb 	beq.w	800aff2 <_dtoa_r+0x472>
 800b27c:	e6f0      	b.n	800b060 <_dtoa_r+0x4e0>
 800b27e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b280:	2a00      	cmp	r2, #0
 800b282:	f000 80db 	beq.w	800b43c <_dtoa_r+0x8bc>
 800b286:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b288:	2a01      	cmp	r2, #1
 800b28a:	f300 80bf 	bgt.w	800b40c <_dtoa_r+0x88c>
 800b28e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b290:	2a00      	cmp	r2, #0
 800b292:	f000 80b7 	beq.w	800b404 <_dtoa_r+0x884>
 800b296:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b29a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b29c:	4646      	mov	r6, r8
 800b29e:	9a08      	ldr	r2, [sp, #32]
 800b2a0:	2101      	movs	r1, #1
 800b2a2:	441a      	add	r2, r3
 800b2a4:	4658      	mov	r0, fp
 800b2a6:	4498      	add	r8, r3
 800b2a8:	9208      	str	r2, [sp, #32]
 800b2aa:	f000 fc21 	bl	800baf0 <__i2b>
 800b2ae:	4605      	mov	r5, r0
 800b2b0:	b15e      	cbz	r6, 800b2ca <_dtoa_r+0x74a>
 800b2b2:	9b08      	ldr	r3, [sp, #32]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	dd08      	ble.n	800b2ca <_dtoa_r+0x74a>
 800b2b8:	42b3      	cmp	r3, r6
 800b2ba:	9a08      	ldr	r2, [sp, #32]
 800b2bc:	bfa8      	it	ge
 800b2be:	4633      	movge	r3, r6
 800b2c0:	eba8 0803 	sub.w	r8, r8, r3
 800b2c4:	1af6      	subs	r6, r6, r3
 800b2c6:	1ad3      	subs	r3, r2, r3
 800b2c8:	9308      	str	r3, [sp, #32]
 800b2ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2cc:	b1f3      	cbz	r3, 800b30c <_dtoa_r+0x78c>
 800b2ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	f000 80b7 	beq.w	800b444 <_dtoa_r+0x8c4>
 800b2d6:	b18c      	cbz	r4, 800b2fc <_dtoa_r+0x77c>
 800b2d8:	4629      	mov	r1, r5
 800b2da:	4622      	mov	r2, r4
 800b2dc:	4658      	mov	r0, fp
 800b2de:	f000 fcc7 	bl	800bc70 <__pow5mult>
 800b2e2:	464a      	mov	r2, r9
 800b2e4:	4601      	mov	r1, r0
 800b2e6:	4605      	mov	r5, r0
 800b2e8:	4658      	mov	r0, fp
 800b2ea:	f000 fc17 	bl	800bb1c <__multiply>
 800b2ee:	4649      	mov	r1, r9
 800b2f0:	9004      	str	r0, [sp, #16]
 800b2f2:	4658      	mov	r0, fp
 800b2f4:	f000 fb48 	bl	800b988 <_Bfree>
 800b2f8:	9b04      	ldr	r3, [sp, #16]
 800b2fa:	4699      	mov	r9, r3
 800b2fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2fe:	1b1a      	subs	r2, r3, r4
 800b300:	d004      	beq.n	800b30c <_dtoa_r+0x78c>
 800b302:	4649      	mov	r1, r9
 800b304:	4658      	mov	r0, fp
 800b306:	f000 fcb3 	bl	800bc70 <__pow5mult>
 800b30a:	4681      	mov	r9, r0
 800b30c:	2101      	movs	r1, #1
 800b30e:	4658      	mov	r0, fp
 800b310:	f000 fbee 	bl	800baf0 <__i2b>
 800b314:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b316:	4604      	mov	r4, r0
 800b318:	2b00      	cmp	r3, #0
 800b31a:	f000 81cf 	beq.w	800b6bc <_dtoa_r+0xb3c>
 800b31e:	461a      	mov	r2, r3
 800b320:	4601      	mov	r1, r0
 800b322:	4658      	mov	r0, fp
 800b324:	f000 fca4 	bl	800bc70 <__pow5mult>
 800b328:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b32a:	2b01      	cmp	r3, #1
 800b32c:	4604      	mov	r4, r0
 800b32e:	f300 8095 	bgt.w	800b45c <_dtoa_r+0x8dc>
 800b332:	9b02      	ldr	r3, [sp, #8]
 800b334:	2b00      	cmp	r3, #0
 800b336:	f040 8087 	bne.w	800b448 <_dtoa_r+0x8c8>
 800b33a:	9b03      	ldr	r3, [sp, #12]
 800b33c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b340:	2b00      	cmp	r3, #0
 800b342:	f040 8089 	bne.w	800b458 <_dtoa_r+0x8d8>
 800b346:	9b03      	ldr	r3, [sp, #12]
 800b348:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b34c:	0d1b      	lsrs	r3, r3, #20
 800b34e:	051b      	lsls	r3, r3, #20
 800b350:	b12b      	cbz	r3, 800b35e <_dtoa_r+0x7de>
 800b352:	9b08      	ldr	r3, [sp, #32]
 800b354:	3301      	adds	r3, #1
 800b356:	9308      	str	r3, [sp, #32]
 800b358:	f108 0801 	add.w	r8, r8, #1
 800b35c:	2301      	movs	r3, #1
 800b35e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b360:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b362:	2b00      	cmp	r3, #0
 800b364:	f000 81b0 	beq.w	800b6c8 <_dtoa_r+0xb48>
 800b368:	6923      	ldr	r3, [r4, #16]
 800b36a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b36e:	6918      	ldr	r0, [r3, #16]
 800b370:	f000 fb72 	bl	800ba58 <__hi0bits>
 800b374:	f1c0 0020 	rsb	r0, r0, #32
 800b378:	9b08      	ldr	r3, [sp, #32]
 800b37a:	4418      	add	r0, r3
 800b37c:	f010 001f 	ands.w	r0, r0, #31
 800b380:	d077      	beq.n	800b472 <_dtoa_r+0x8f2>
 800b382:	f1c0 0320 	rsb	r3, r0, #32
 800b386:	2b04      	cmp	r3, #4
 800b388:	dd6b      	ble.n	800b462 <_dtoa_r+0x8e2>
 800b38a:	9b08      	ldr	r3, [sp, #32]
 800b38c:	f1c0 001c 	rsb	r0, r0, #28
 800b390:	4403      	add	r3, r0
 800b392:	4480      	add	r8, r0
 800b394:	4406      	add	r6, r0
 800b396:	9308      	str	r3, [sp, #32]
 800b398:	f1b8 0f00 	cmp.w	r8, #0
 800b39c:	dd05      	ble.n	800b3aa <_dtoa_r+0x82a>
 800b39e:	4649      	mov	r1, r9
 800b3a0:	4642      	mov	r2, r8
 800b3a2:	4658      	mov	r0, fp
 800b3a4:	f000 fcbe 	bl	800bd24 <__lshift>
 800b3a8:	4681      	mov	r9, r0
 800b3aa:	9b08      	ldr	r3, [sp, #32]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	dd05      	ble.n	800b3bc <_dtoa_r+0x83c>
 800b3b0:	4621      	mov	r1, r4
 800b3b2:	461a      	mov	r2, r3
 800b3b4:	4658      	mov	r0, fp
 800b3b6:	f000 fcb5 	bl	800bd24 <__lshift>
 800b3ba:	4604      	mov	r4, r0
 800b3bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d059      	beq.n	800b476 <_dtoa_r+0x8f6>
 800b3c2:	4621      	mov	r1, r4
 800b3c4:	4648      	mov	r0, r9
 800b3c6:	f000 fd19 	bl	800bdfc <__mcmp>
 800b3ca:	2800      	cmp	r0, #0
 800b3cc:	da53      	bge.n	800b476 <_dtoa_r+0x8f6>
 800b3ce:	1e7b      	subs	r3, r7, #1
 800b3d0:	9304      	str	r3, [sp, #16]
 800b3d2:	4649      	mov	r1, r9
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	220a      	movs	r2, #10
 800b3d8:	4658      	mov	r0, fp
 800b3da:	f000 faf7 	bl	800b9cc <__multadd>
 800b3de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b3e0:	4681      	mov	r9, r0
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	f000 8172 	beq.w	800b6cc <_dtoa_r+0xb4c>
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	4629      	mov	r1, r5
 800b3ec:	220a      	movs	r2, #10
 800b3ee:	4658      	mov	r0, fp
 800b3f0:	f000 faec 	bl	800b9cc <__multadd>
 800b3f4:	9b00      	ldr	r3, [sp, #0]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	4605      	mov	r5, r0
 800b3fa:	dc67      	bgt.n	800b4cc <_dtoa_r+0x94c>
 800b3fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3fe:	2b02      	cmp	r3, #2
 800b400:	dc41      	bgt.n	800b486 <_dtoa_r+0x906>
 800b402:	e063      	b.n	800b4cc <_dtoa_r+0x94c>
 800b404:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b406:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b40a:	e746      	b.n	800b29a <_dtoa_r+0x71a>
 800b40c:	9b07      	ldr	r3, [sp, #28]
 800b40e:	1e5c      	subs	r4, r3, #1
 800b410:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b412:	42a3      	cmp	r3, r4
 800b414:	bfbf      	itttt	lt
 800b416:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b418:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b41a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b41c:	1ae3      	sublt	r3, r4, r3
 800b41e:	bfb4      	ite	lt
 800b420:	18d2      	addlt	r2, r2, r3
 800b422:	1b1c      	subge	r4, r3, r4
 800b424:	9b07      	ldr	r3, [sp, #28]
 800b426:	bfbc      	itt	lt
 800b428:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b42a:	2400      	movlt	r4, #0
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	bfb5      	itete	lt
 800b430:	eba8 0603 	sublt.w	r6, r8, r3
 800b434:	9b07      	ldrge	r3, [sp, #28]
 800b436:	2300      	movlt	r3, #0
 800b438:	4646      	movge	r6, r8
 800b43a:	e730      	b.n	800b29e <_dtoa_r+0x71e>
 800b43c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b43e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b440:	4646      	mov	r6, r8
 800b442:	e735      	b.n	800b2b0 <_dtoa_r+0x730>
 800b444:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b446:	e75c      	b.n	800b302 <_dtoa_r+0x782>
 800b448:	2300      	movs	r3, #0
 800b44a:	e788      	b.n	800b35e <_dtoa_r+0x7de>
 800b44c:	3fe00000 	.word	0x3fe00000
 800b450:	40240000 	.word	0x40240000
 800b454:	40140000 	.word	0x40140000
 800b458:	9b02      	ldr	r3, [sp, #8]
 800b45a:	e780      	b.n	800b35e <_dtoa_r+0x7de>
 800b45c:	2300      	movs	r3, #0
 800b45e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b460:	e782      	b.n	800b368 <_dtoa_r+0x7e8>
 800b462:	d099      	beq.n	800b398 <_dtoa_r+0x818>
 800b464:	9a08      	ldr	r2, [sp, #32]
 800b466:	331c      	adds	r3, #28
 800b468:	441a      	add	r2, r3
 800b46a:	4498      	add	r8, r3
 800b46c:	441e      	add	r6, r3
 800b46e:	9208      	str	r2, [sp, #32]
 800b470:	e792      	b.n	800b398 <_dtoa_r+0x818>
 800b472:	4603      	mov	r3, r0
 800b474:	e7f6      	b.n	800b464 <_dtoa_r+0x8e4>
 800b476:	9b07      	ldr	r3, [sp, #28]
 800b478:	9704      	str	r7, [sp, #16]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	dc20      	bgt.n	800b4c0 <_dtoa_r+0x940>
 800b47e:	9300      	str	r3, [sp, #0]
 800b480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b482:	2b02      	cmp	r3, #2
 800b484:	dd1e      	ble.n	800b4c4 <_dtoa_r+0x944>
 800b486:	9b00      	ldr	r3, [sp, #0]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	f47f aec0 	bne.w	800b20e <_dtoa_r+0x68e>
 800b48e:	4621      	mov	r1, r4
 800b490:	2205      	movs	r2, #5
 800b492:	4658      	mov	r0, fp
 800b494:	f000 fa9a 	bl	800b9cc <__multadd>
 800b498:	4601      	mov	r1, r0
 800b49a:	4604      	mov	r4, r0
 800b49c:	4648      	mov	r0, r9
 800b49e:	f000 fcad 	bl	800bdfc <__mcmp>
 800b4a2:	2800      	cmp	r0, #0
 800b4a4:	f77f aeb3 	ble.w	800b20e <_dtoa_r+0x68e>
 800b4a8:	4656      	mov	r6, sl
 800b4aa:	2331      	movs	r3, #49	@ 0x31
 800b4ac:	f806 3b01 	strb.w	r3, [r6], #1
 800b4b0:	9b04      	ldr	r3, [sp, #16]
 800b4b2:	3301      	adds	r3, #1
 800b4b4:	9304      	str	r3, [sp, #16]
 800b4b6:	e6ae      	b.n	800b216 <_dtoa_r+0x696>
 800b4b8:	9c07      	ldr	r4, [sp, #28]
 800b4ba:	9704      	str	r7, [sp, #16]
 800b4bc:	4625      	mov	r5, r4
 800b4be:	e7f3      	b.n	800b4a8 <_dtoa_r+0x928>
 800b4c0:	9b07      	ldr	r3, [sp, #28]
 800b4c2:	9300      	str	r3, [sp, #0]
 800b4c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	f000 8104 	beq.w	800b6d4 <_dtoa_r+0xb54>
 800b4cc:	2e00      	cmp	r6, #0
 800b4ce:	dd05      	ble.n	800b4dc <_dtoa_r+0x95c>
 800b4d0:	4629      	mov	r1, r5
 800b4d2:	4632      	mov	r2, r6
 800b4d4:	4658      	mov	r0, fp
 800b4d6:	f000 fc25 	bl	800bd24 <__lshift>
 800b4da:	4605      	mov	r5, r0
 800b4dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d05a      	beq.n	800b598 <_dtoa_r+0xa18>
 800b4e2:	6869      	ldr	r1, [r5, #4]
 800b4e4:	4658      	mov	r0, fp
 800b4e6:	f000 fa0f 	bl	800b908 <_Balloc>
 800b4ea:	4606      	mov	r6, r0
 800b4ec:	b928      	cbnz	r0, 800b4fa <_dtoa_r+0x97a>
 800b4ee:	4b84      	ldr	r3, [pc, #528]	@ (800b700 <_dtoa_r+0xb80>)
 800b4f0:	4602      	mov	r2, r0
 800b4f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b4f6:	f7ff bb5a 	b.w	800abae <_dtoa_r+0x2e>
 800b4fa:	692a      	ldr	r2, [r5, #16]
 800b4fc:	3202      	adds	r2, #2
 800b4fe:	0092      	lsls	r2, r2, #2
 800b500:	f105 010c 	add.w	r1, r5, #12
 800b504:	300c      	adds	r0, #12
 800b506:	f7ff faa2 	bl	800aa4e <memcpy>
 800b50a:	2201      	movs	r2, #1
 800b50c:	4631      	mov	r1, r6
 800b50e:	4658      	mov	r0, fp
 800b510:	f000 fc08 	bl	800bd24 <__lshift>
 800b514:	f10a 0301 	add.w	r3, sl, #1
 800b518:	9307      	str	r3, [sp, #28]
 800b51a:	9b00      	ldr	r3, [sp, #0]
 800b51c:	4453      	add	r3, sl
 800b51e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b520:	9b02      	ldr	r3, [sp, #8]
 800b522:	f003 0301 	and.w	r3, r3, #1
 800b526:	462f      	mov	r7, r5
 800b528:	930a      	str	r3, [sp, #40]	@ 0x28
 800b52a:	4605      	mov	r5, r0
 800b52c:	9b07      	ldr	r3, [sp, #28]
 800b52e:	4621      	mov	r1, r4
 800b530:	3b01      	subs	r3, #1
 800b532:	4648      	mov	r0, r9
 800b534:	9300      	str	r3, [sp, #0]
 800b536:	f7ff fa98 	bl	800aa6a <quorem>
 800b53a:	4639      	mov	r1, r7
 800b53c:	9002      	str	r0, [sp, #8]
 800b53e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b542:	4648      	mov	r0, r9
 800b544:	f000 fc5a 	bl	800bdfc <__mcmp>
 800b548:	462a      	mov	r2, r5
 800b54a:	9008      	str	r0, [sp, #32]
 800b54c:	4621      	mov	r1, r4
 800b54e:	4658      	mov	r0, fp
 800b550:	f000 fc70 	bl	800be34 <__mdiff>
 800b554:	68c2      	ldr	r2, [r0, #12]
 800b556:	4606      	mov	r6, r0
 800b558:	bb02      	cbnz	r2, 800b59c <_dtoa_r+0xa1c>
 800b55a:	4601      	mov	r1, r0
 800b55c:	4648      	mov	r0, r9
 800b55e:	f000 fc4d 	bl	800bdfc <__mcmp>
 800b562:	4602      	mov	r2, r0
 800b564:	4631      	mov	r1, r6
 800b566:	4658      	mov	r0, fp
 800b568:	920e      	str	r2, [sp, #56]	@ 0x38
 800b56a:	f000 fa0d 	bl	800b988 <_Bfree>
 800b56e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b570:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b572:	9e07      	ldr	r6, [sp, #28]
 800b574:	ea43 0102 	orr.w	r1, r3, r2
 800b578:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b57a:	4319      	orrs	r1, r3
 800b57c:	d110      	bne.n	800b5a0 <_dtoa_r+0xa20>
 800b57e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b582:	d029      	beq.n	800b5d8 <_dtoa_r+0xa58>
 800b584:	9b08      	ldr	r3, [sp, #32]
 800b586:	2b00      	cmp	r3, #0
 800b588:	dd02      	ble.n	800b590 <_dtoa_r+0xa10>
 800b58a:	9b02      	ldr	r3, [sp, #8]
 800b58c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b590:	9b00      	ldr	r3, [sp, #0]
 800b592:	f883 8000 	strb.w	r8, [r3]
 800b596:	e63f      	b.n	800b218 <_dtoa_r+0x698>
 800b598:	4628      	mov	r0, r5
 800b59a:	e7bb      	b.n	800b514 <_dtoa_r+0x994>
 800b59c:	2201      	movs	r2, #1
 800b59e:	e7e1      	b.n	800b564 <_dtoa_r+0x9e4>
 800b5a0:	9b08      	ldr	r3, [sp, #32]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	db04      	blt.n	800b5b0 <_dtoa_r+0xa30>
 800b5a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b5a8:	430b      	orrs	r3, r1
 800b5aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b5ac:	430b      	orrs	r3, r1
 800b5ae:	d120      	bne.n	800b5f2 <_dtoa_r+0xa72>
 800b5b0:	2a00      	cmp	r2, #0
 800b5b2:	dded      	ble.n	800b590 <_dtoa_r+0xa10>
 800b5b4:	4649      	mov	r1, r9
 800b5b6:	2201      	movs	r2, #1
 800b5b8:	4658      	mov	r0, fp
 800b5ba:	f000 fbb3 	bl	800bd24 <__lshift>
 800b5be:	4621      	mov	r1, r4
 800b5c0:	4681      	mov	r9, r0
 800b5c2:	f000 fc1b 	bl	800bdfc <__mcmp>
 800b5c6:	2800      	cmp	r0, #0
 800b5c8:	dc03      	bgt.n	800b5d2 <_dtoa_r+0xa52>
 800b5ca:	d1e1      	bne.n	800b590 <_dtoa_r+0xa10>
 800b5cc:	f018 0f01 	tst.w	r8, #1
 800b5d0:	d0de      	beq.n	800b590 <_dtoa_r+0xa10>
 800b5d2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b5d6:	d1d8      	bne.n	800b58a <_dtoa_r+0xa0a>
 800b5d8:	9a00      	ldr	r2, [sp, #0]
 800b5da:	2339      	movs	r3, #57	@ 0x39
 800b5dc:	7013      	strb	r3, [r2, #0]
 800b5de:	4633      	mov	r3, r6
 800b5e0:	461e      	mov	r6, r3
 800b5e2:	3b01      	subs	r3, #1
 800b5e4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b5e8:	2a39      	cmp	r2, #57	@ 0x39
 800b5ea:	d052      	beq.n	800b692 <_dtoa_r+0xb12>
 800b5ec:	3201      	adds	r2, #1
 800b5ee:	701a      	strb	r2, [r3, #0]
 800b5f0:	e612      	b.n	800b218 <_dtoa_r+0x698>
 800b5f2:	2a00      	cmp	r2, #0
 800b5f4:	dd07      	ble.n	800b606 <_dtoa_r+0xa86>
 800b5f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b5fa:	d0ed      	beq.n	800b5d8 <_dtoa_r+0xa58>
 800b5fc:	9a00      	ldr	r2, [sp, #0]
 800b5fe:	f108 0301 	add.w	r3, r8, #1
 800b602:	7013      	strb	r3, [r2, #0]
 800b604:	e608      	b.n	800b218 <_dtoa_r+0x698>
 800b606:	9b07      	ldr	r3, [sp, #28]
 800b608:	9a07      	ldr	r2, [sp, #28]
 800b60a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b60e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b610:	4293      	cmp	r3, r2
 800b612:	d028      	beq.n	800b666 <_dtoa_r+0xae6>
 800b614:	4649      	mov	r1, r9
 800b616:	2300      	movs	r3, #0
 800b618:	220a      	movs	r2, #10
 800b61a:	4658      	mov	r0, fp
 800b61c:	f000 f9d6 	bl	800b9cc <__multadd>
 800b620:	42af      	cmp	r7, r5
 800b622:	4681      	mov	r9, r0
 800b624:	f04f 0300 	mov.w	r3, #0
 800b628:	f04f 020a 	mov.w	r2, #10
 800b62c:	4639      	mov	r1, r7
 800b62e:	4658      	mov	r0, fp
 800b630:	d107      	bne.n	800b642 <_dtoa_r+0xac2>
 800b632:	f000 f9cb 	bl	800b9cc <__multadd>
 800b636:	4607      	mov	r7, r0
 800b638:	4605      	mov	r5, r0
 800b63a:	9b07      	ldr	r3, [sp, #28]
 800b63c:	3301      	adds	r3, #1
 800b63e:	9307      	str	r3, [sp, #28]
 800b640:	e774      	b.n	800b52c <_dtoa_r+0x9ac>
 800b642:	f000 f9c3 	bl	800b9cc <__multadd>
 800b646:	4629      	mov	r1, r5
 800b648:	4607      	mov	r7, r0
 800b64a:	2300      	movs	r3, #0
 800b64c:	220a      	movs	r2, #10
 800b64e:	4658      	mov	r0, fp
 800b650:	f000 f9bc 	bl	800b9cc <__multadd>
 800b654:	4605      	mov	r5, r0
 800b656:	e7f0      	b.n	800b63a <_dtoa_r+0xaba>
 800b658:	9b00      	ldr	r3, [sp, #0]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	bfcc      	ite	gt
 800b65e:	461e      	movgt	r6, r3
 800b660:	2601      	movle	r6, #1
 800b662:	4456      	add	r6, sl
 800b664:	2700      	movs	r7, #0
 800b666:	4649      	mov	r1, r9
 800b668:	2201      	movs	r2, #1
 800b66a:	4658      	mov	r0, fp
 800b66c:	f000 fb5a 	bl	800bd24 <__lshift>
 800b670:	4621      	mov	r1, r4
 800b672:	4681      	mov	r9, r0
 800b674:	f000 fbc2 	bl	800bdfc <__mcmp>
 800b678:	2800      	cmp	r0, #0
 800b67a:	dcb0      	bgt.n	800b5de <_dtoa_r+0xa5e>
 800b67c:	d102      	bne.n	800b684 <_dtoa_r+0xb04>
 800b67e:	f018 0f01 	tst.w	r8, #1
 800b682:	d1ac      	bne.n	800b5de <_dtoa_r+0xa5e>
 800b684:	4633      	mov	r3, r6
 800b686:	461e      	mov	r6, r3
 800b688:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b68c:	2a30      	cmp	r2, #48	@ 0x30
 800b68e:	d0fa      	beq.n	800b686 <_dtoa_r+0xb06>
 800b690:	e5c2      	b.n	800b218 <_dtoa_r+0x698>
 800b692:	459a      	cmp	sl, r3
 800b694:	d1a4      	bne.n	800b5e0 <_dtoa_r+0xa60>
 800b696:	9b04      	ldr	r3, [sp, #16]
 800b698:	3301      	adds	r3, #1
 800b69a:	9304      	str	r3, [sp, #16]
 800b69c:	2331      	movs	r3, #49	@ 0x31
 800b69e:	f88a 3000 	strb.w	r3, [sl]
 800b6a2:	e5b9      	b.n	800b218 <_dtoa_r+0x698>
 800b6a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b6a6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b704 <_dtoa_r+0xb84>
 800b6aa:	b11b      	cbz	r3, 800b6b4 <_dtoa_r+0xb34>
 800b6ac:	f10a 0308 	add.w	r3, sl, #8
 800b6b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b6b2:	6013      	str	r3, [r2, #0]
 800b6b4:	4650      	mov	r0, sl
 800b6b6:	b019      	add	sp, #100	@ 0x64
 800b6b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6be:	2b01      	cmp	r3, #1
 800b6c0:	f77f ae37 	ble.w	800b332 <_dtoa_r+0x7b2>
 800b6c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b6c8:	2001      	movs	r0, #1
 800b6ca:	e655      	b.n	800b378 <_dtoa_r+0x7f8>
 800b6cc:	9b00      	ldr	r3, [sp, #0]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	f77f aed6 	ble.w	800b480 <_dtoa_r+0x900>
 800b6d4:	4656      	mov	r6, sl
 800b6d6:	4621      	mov	r1, r4
 800b6d8:	4648      	mov	r0, r9
 800b6da:	f7ff f9c6 	bl	800aa6a <quorem>
 800b6de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b6e2:	f806 8b01 	strb.w	r8, [r6], #1
 800b6e6:	9b00      	ldr	r3, [sp, #0]
 800b6e8:	eba6 020a 	sub.w	r2, r6, sl
 800b6ec:	4293      	cmp	r3, r2
 800b6ee:	ddb3      	ble.n	800b658 <_dtoa_r+0xad8>
 800b6f0:	4649      	mov	r1, r9
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	220a      	movs	r2, #10
 800b6f6:	4658      	mov	r0, fp
 800b6f8:	f000 f968 	bl	800b9cc <__multadd>
 800b6fc:	4681      	mov	r9, r0
 800b6fe:	e7ea      	b.n	800b6d6 <_dtoa_r+0xb56>
 800b700:	0800c904 	.word	0x0800c904
 800b704:	0800c888 	.word	0x0800c888

0800b708 <_free_r>:
 800b708:	b538      	push	{r3, r4, r5, lr}
 800b70a:	4605      	mov	r5, r0
 800b70c:	2900      	cmp	r1, #0
 800b70e:	d041      	beq.n	800b794 <_free_r+0x8c>
 800b710:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b714:	1f0c      	subs	r4, r1, #4
 800b716:	2b00      	cmp	r3, #0
 800b718:	bfb8      	it	lt
 800b71a:	18e4      	addlt	r4, r4, r3
 800b71c:	f000 f8e8 	bl	800b8f0 <__malloc_lock>
 800b720:	4a1d      	ldr	r2, [pc, #116]	@ (800b798 <_free_r+0x90>)
 800b722:	6813      	ldr	r3, [r2, #0]
 800b724:	b933      	cbnz	r3, 800b734 <_free_r+0x2c>
 800b726:	6063      	str	r3, [r4, #4]
 800b728:	6014      	str	r4, [r2, #0]
 800b72a:	4628      	mov	r0, r5
 800b72c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b730:	f000 b8e4 	b.w	800b8fc <__malloc_unlock>
 800b734:	42a3      	cmp	r3, r4
 800b736:	d908      	bls.n	800b74a <_free_r+0x42>
 800b738:	6820      	ldr	r0, [r4, #0]
 800b73a:	1821      	adds	r1, r4, r0
 800b73c:	428b      	cmp	r3, r1
 800b73e:	bf01      	itttt	eq
 800b740:	6819      	ldreq	r1, [r3, #0]
 800b742:	685b      	ldreq	r3, [r3, #4]
 800b744:	1809      	addeq	r1, r1, r0
 800b746:	6021      	streq	r1, [r4, #0]
 800b748:	e7ed      	b.n	800b726 <_free_r+0x1e>
 800b74a:	461a      	mov	r2, r3
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	b10b      	cbz	r3, 800b754 <_free_r+0x4c>
 800b750:	42a3      	cmp	r3, r4
 800b752:	d9fa      	bls.n	800b74a <_free_r+0x42>
 800b754:	6811      	ldr	r1, [r2, #0]
 800b756:	1850      	adds	r0, r2, r1
 800b758:	42a0      	cmp	r0, r4
 800b75a:	d10b      	bne.n	800b774 <_free_r+0x6c>
 800b75c:	6820      	ldr	r0, [r4, #0]
 800b75e:	4401      	add	r1, r0
 800b760:	1850      	adds	r0, r2, r1
 800b762:	4283      	cmp	r3, r0
 800b764:	6011      	str	r1, [r2, #0]
 800b766:	d1e0      	bne.n	800b72a <_free_r+0x22>
 800b768:	6818      	ldr	r0, [r3, #0]
 800b76a:	685b      	ldr	r3, [r3, #4]
 800b76c:	6053      	str	r3, [r2, #4]
 800b76e:	4408      	add	r0, r1
 800b770:	6010      	str	r0, [r2, #0]
 800b772:	e7da      	b.n	800b72a <_free_r+0x22>
 800b774:	d902      	bls.n	800b77c <_free_r+0x74>
 800b776:	230c      	movs	r3, #12
 800b778:	602b      	str	r3, [r5, #0]
 800b77a:	e7d6      	b.n	800b72a <_free_r+0x22>
 800b77c:	6820      	ldr	r0, [r4, #0]
 800b77e:	1821      	adds	r1, r4, r0
 800b780:	428b      	cmp	r3, r1
 800b782:	bf04      	itt	eq
 800b784:	6819      	ldreq	r1, [r3, #0]
 800b786:	685b      	ldreq	r3, [r3, #4]
 800b788:	6063      	str	r3, [r4, #4]
 800b78a:	bf04      	itt	eq
 800b78c:	1809      	addeq	r1, r1, r0
 800b78e:	6021      	streq	r1, [r4, #0]
 800b790:	6054      	str	r4, [r2, #4]
 800b792:	e7ca      	b.n	800b72a <_free_r+0x22>
 800b794:	bd38      	pop	{r3, r4, r5, pc}
 800b796:	bf00      	nop
 800b798:	2000054c 	.word	0x2000054c

0800b79c <malloc>:
 800b79c:	4b02      	ldr	r3, [pc, #8]	@ (800b7a8 <malloc+0xc>)
 800b79e:	4601      	mov	r1, r0
 800b7a0:	6818      	ldr	r0, [r3, #0]
 800b7a2:	f000 b825 	b.w	800b7f0 <_malloc_r>
 800b7a6:	bf00      	nop
 800b7a8:	20000048 	.word	0x20000048

0800b7ac <sbrk_aligned>:
 800b7ac:	b570      	push	{r4, r5, r6, lr}
 800b7ae:	4e0f      	ldr	r6, [pc, #60]	@ (800b7ec <sbrk_aligned+0x40>)
 800b7b0:	460c      	mov	r4, r1
 800b7b2:	6831      	ldr	r1, [r6, #0]
 800b7b4:	4605      	mov	r5, r0
 800b7b6:	b911      	cbnz	r1, 800b7be <sbrk_aligned+0x12>
 800b7b8:	f000 ff2e 	bl	800c618 <_sbrk_r>
 800b7bc:	6030      	str	r0, [r6, #0]
 800b7be:	4621      	mov	r1, r4
 800b7c0:	4628      	mov	r0, r5
 800b7c2:	f000 ff29 	bl	800c618 <_sbrk_r>
 800b7c6:	1c43      	adds	r3, r0, #1
 800b7c8:	d103      	bne.n	800b7d2 <sbrk_aligned+0x26>
 800b7ca:	f04f 34ff 	mov.w	r4, #4294967295
 800b7ce:	4620      	mov	r0, r4
 800b7d0:	bd70      	pop	{r4, r5, r6, pc}
 800b7d2:	1cc4      	adds	r4, r0, #3
 800b7d4:	f024 0403 	bic.w	r4, r4, #3
 800b7d8:	42a0      	cmp	r0, r4
 800b7da:	d0f8      	beq.n	800b7ce <sbrk_aligned+0x22>
 800b7dc:	1a21      	subs	r1, r4, r0
 800b7de:	4628      	mov	r0, r5
 800b7e0:	f000 ff1a 	bl	800c618 <_sbrk_r>
 800b7e4:	3001      	adds	r0, #1
 800b7e6:	d1f2      	bne.n	800b7ce <sbrk_aligned+0x22>
 800b7e8:	e7ef      	b.n	800b7ca <sbrk_aligned+0x1e>
 800b7ea:	bf00      	nop
 800b7ec:	20000548 	.word	0x20000548

0800b7f0 <_malloc_r>:
 800b7f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7f4:	1ccd      	adds	r5, r1, #3
 800b7f6:	f025 0503 	bic.w	r5, r5, #3
 800b7fa:	3508      	adds	r5, #8
 800b7fc:	2d0c      	cmp	r5, #12
 800b7fe:	bf38      	it	cc
 800b800:	250c      	movcc	r5, #12
 800b802:	2d00      	cmp	r5, #0
 800b804:	4606      	mov	r6, r0
 800b806:	db01      	blt.n	800b80c <_malloc_r+0x1c>
 800b808:	42a9      	cmp	r1, r5
 800b80a:	d904      	bls.n	800b816 <_malloc_r+0x26>
 800b80c:	230c      	movs	r3, #12
 800b80e:	6033      	str	r3, [r6, #0]
 800b810:	2000      	movs	r0, #0
 800b812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b816:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b8ec <_malloc_r+0xfc>
 800b81a:	f000 f869 	bl	800b8f0 <__malloc_lock>
 800b81e:	f8d8 3000 	ldr.w	r3, [r8]
 800b822:	461c      	mov	r4, r3
 800b824:	bb44      	cbnz	r4, 800b878 <_malloc_r+0x88>
 800b826:	4629      	mov	r1, r5
 800b828:	4630      	mov	r0, r6
 800b82a:	f7ff ffbf 	bl	800b7ac <sbrk_aligned>
 800b82e:	1c43      	adds	r3, r0, #1
 800b830:	4604      	mov	r4, r0
 800b832:	d158      	bne.n	800b8e6 <_malloc_r+0xf6>
 800b834:	f8d8 4000 	ldr.w	r4, [r8]
 800b838:	4627      	mov	r7, r4
 800b83a:	2f00      	cmp	r7, #0
 800b83c:	d143      	bne.n	800b8c6 <_malloc_r+0xd6>
 800b83e:	2c00      	cmp	r4, #0
 800b840:	d04b      	beq.n	800b8da <_malloc_r+0xea>
 800b842:	6823      	ldr	r3, [r4, #0]
 800b844:	4639      	mov	r1, r7
 800b846:	4630      	mov	r0, r6
 800b848:	eb04 0903 	add.w	r9, r4, r3
 800b84c:	f000 fee4 	bl	800c618 <_sbrk_r>
 800b850:	4581      	cmp	r9, r0
 800b852:	d142      	bne.n	800b8da <_malloc_r+0xea>
 800b854:	6821      	ldr	r1, [r4, #0]
 800b856:	1a6d      	subs	r5, r5, r1
 800b858:	4629      	mov	r1, r5
 800b85a:	4630      	mov	r0, r6
 800b85c:	f7ff ffa6 	bl	800b7ac <sbrk_aligned>
 800b860:	3001      	adds	r0, #1
 800b862:	d03a      	beq.n	800b8da <_malloc_r+0xea>
 800b864:	6823      	ldr	r3, [r4, #0]
 800b866:	442b      	add	r3, r5
 800b868:	6023      	str	r3, [r4, #0]
 800b86a:	f8d8 3000 	ldr.w	r3, [r8]
 800b86e:	685a      	ldr	r2, [r3, #4]
 800b870:	bb62      	cbnz	r2, 800b8cc <_malloc_r+0xdc>
 800b872:	f8c8 7000 	str.w	r7, [r8]
 800b876:	e00f      	b.n	800b898 <_malloc_r+0xa8>
 800b878:	6822      	ldr	r2, [r4, #0]
 800b87a:	1b52      	subs	r2, r2, r5
 800b87c:	d420      	bmi.n	800b8c0 <_malloc_r+0xd0>
 800b87e:	2a0b      	cmp	r2, #11
 800b880:	d917      	bls.n	800b8b2 <_malloc_r+0xc2>
 800b882:	1961      	adds	r1, r4, r5
 800b884:	42a3      	cmp	r3, r4
 800b886:	6025      	str	r5, [r4, #0]
 800b888:	bf18      	it	ne
 800b88a:	6059      	strne	r1, [r3, #4]
 800b88c:	6863      	ldr	r3, [r4, #4]
 800b88e:	bf08      	it	eq
 800b890:	f8c8 1000 	streq.w	r1, [r8]
 800b894:	5162      	str	r2, [r4, r5]
 800b896:	604b      	str	r3, [r1, #4]
 800b898:	4630      	mov	r0, r6
 800b89a:	f000 f82f 	bl	800b8fc <__malloc_unlock>
 800b89e:	f104 000b 	add.w	r0, r4, #11
 800b8a2:	1d23      	adds	r3, r4, #4
 800b8a4:	f020 0007 	bic.w	r0, r0, #7
 800b8a8:	1ac2      	subs	r2, r0, r3
 800b8aa:	bf1c      	itt	ne
 800b8ac:	1a1b      	subne	r3, r3, r0
 800b8ae:	50a3      	strne	r3, [r4, r2]
 800b8b0:	e7af      	b.n	800b812 <_malloc_r+0x22>
 800b8b2:	6862      	ldr	r2, [r4, #4]
 800b8b4:	42a3      	cmp	r3, r4
 800b8b6:	bf0c      	ite	eq
 800b8b8:	f8c8 2000 	streq.w	r2, [r8]
 800b8bc:	605a      	strne	r2, [r3, #4]
 800b8be:	e7eb      	b.n	800b898 <_malloc_r+0xa8>
 800b8c0:	4623      	mov	r3, r4
 800b8c2:	6864      	ldr	r4, [r4, #4]
 800b8c4:	e7ae      	b.n	800b824 <_malloc_r+0x34>
 800b8c6:	463c      	mov	r4, r7
 800b8c8:	687f      	ldr	r7, [r7, #4]
 800b8ca:	e7b6      	b.n	800b83a <_malloc_r+0x4a>
 800b8cc:	461a      	mov	r2, r3
 800b8ce:	685b      	ldr	r3, [r3, #4]
 800b8d0:	42a3      	cmp	r3, r4
 800b8d2:	d1fb      	bne.n	800b8cc <_malloc_r+0xdc>
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	6053      	str	r3, [r2, #4]
 800b8d8:	e7de      	b.n	800b898 <_malloc_r+0xa8>
 800b8da:	230c      	movs	r3, #12
 800b8dc:	6033      	str	r3, [r6, #0]
 800b8de:	4630      	mov	r0, r6
 800b8e0:	f000 f80c 	bl	800b8fc <__malloc_unlock>
 800b8e4:	e794      	b.n	800b810 <_malloc_r+0x20>
 800b8e6:	6005      	str	r5, [r0, #0]
 800b8e8:	e7d6      	b.n	800b898 <_malloc_r+0xa8>
 800b8ea:	bf00      	nop
 800b8ec:	2000054c 	.word	0x2000054c

0800b8f0 <__malloc_lock>:
 800b8f0:	4801      	ldr	r0, [pc, #4]	@ (800b8f8 <__malloc_lock+0x8>)
 800b8f2:	f7ff b8aa 	b.w	800aa4a <__retarget_lock_acquire_recursive>
 800b8f6:	bf00      	nop
 800b8f8:	20000544 	.word	0x20000544

0800b8fc <__malloc_unlock>:
 800b8fc:	4801      	ldr	r0, [pc, #4]	@ (800b904 <__malloc_unlock+0x8>)
 800b8fe:	f7ff b8a5 	b.w	800aa4c <__retarget_lock_release_recursive>
 800b902:	bf00      	nop
 800b904:	20000544 	.word	0x20000544

0800b908 <_Balloc>:
 800b908:	b570      	push	{r4, r5, r6, lr}
 800b90a:	69c6      	ldr	r6, [r0, #28]
 800b90c:	4604      	mov	r4, r0
 800b90e:	460d      	mov	r5, r1
 800b910:	b976      	cbnz	r6, 800b930 <_Balloc+0x28>
 800b912:	2010      	movs	r0, #16
 800b914:	f7ff ff42 	bl	800b79c <malloc>
 800b918:	4602      	mov	r2, r0
 800b91a:	61e0      	str	r0, [r4, #28]
 800b91c:	b920      	cbnz	r0, 800b928 <_Balloc+0x20>
 800b91e:	4b18      	ldr	r3, [pc, #96]	@ (800b980 <_Balloc+0x78>)
 800b920:	4818      	ldr	r0, [pc, #96]	@ (800b984 <_Balloc+0x7c>)
 800b922:	216b      	movs	r1, #107	@ 0x6b
 800b924:	f000 fe88 	bl	800c638 <__assert_func>
 800b928:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b92c:	6006      	str	r6, [r0, #0]
 800b92e:	60c6      	str	r6, [r0, #12]
 800b930:	69e6      	ldr	r6, [r4, #28]
 800b932:	68f3      	ldr	r3, [r6, #12]
 800b934:	b183      	cbz	r3, 800b958 <_Balloc+0x50>
 800b936:	69e3      	ldr	r3, [r4, #28]
 800b938:	68db      	ldr	r3, [r3, #12]
 800b93a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b93e:	b9b8      	cbnz	r0, 800b970 <_Balloc+0x68>
 800b940:	2101      	movs	r1, #1
 800b942:	fa01 f605 	lsl.w	r6, r1, r5
 800b946:	1d72      	adds	r2, r6, #5
 800b948:	0092      	lsls	r2, r2, #2
 800b94a:	4620      	mov	r0, r4
 800b94c:	f000 fe92 	bl	800c674 <_calloc_r>
 800b950:	b160      	cbz	r0, 800b96c <_Balloc+0x64>
 800b952:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b956:	e00e      	b.n	800b976 <_Balloc+0x6e>
 800b958:	2221      	movs	r2, #33	@ 0x21
 800b95a:	2104      	movs	r1, #4
 800b95c:	4620      	mov	r0, r4
 800b95e:	f000 fe89 	bl	800c674 <_calloc_r>
 800b962:	69e3      	ldr	r3, [r4, #28]
 800b964:	60f0      	str	r0, [r6, #12]
 800b966:	68db      	ldr	r3, [r3, #12]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d1e4      	bne.n	800b936 <_Balloc+0x2e>
 800b96c:	2000      	movs	r0, #0
 800b96e:	bd70      	pop	{r4, r5, r6, pc}
 800b970:	6802      	ldr	r2, [r0, #0]
 800b972:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b976:	2300      	movs	r3, #0
 800b978:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b97c:	e7f7      	b.n	800b96e <_Balloc+0x66>
 800b97e:	bf00      	nop
 800b980:	0800c895 	.word	0x0800c895
 800b984:	0800c915 	.word	0x0800c915

0800b988 <_Bfree>:
 800b988:	b570      	push	{r4, r5, r6, lr}
 800b98a:	69c6      	ldr	r6, [r0, #28]
 800b98c:	4605      	mov	r5, r0
 800b98e:	460c      	mov	r4, r1
 800b990:	b976      	cbnz	r6, 800b9b0 <_Bfree+0x28>
 800b992:	2010      	movs	r0, #16
 800b994:	f7ff ff02 	bl	800b79c <malloc>
 800b998:	4602      	mov	r2, r0
 800b99a:	61e8      	str	r0, [r5, #28]
 800b99c:	b920      	cbnz	r0, 800b9a8 <_Bfree+0x20>
 800b99e:	4b09      	ldr	r3, [pc, #36]	@ (800b9c4 <_Bfree+0x3c>)
 800b9a0:	4809      	ldr	r0, [pc, #36]	@ (800b9c8 <_Bfree+0x40>)
 800b9a2:	218f      	movs	r1, #143	@ 0x8f
 800b9a4:	f000 fe48 	bl	800c638 <__assert_func>
 800b9a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9ac:	6006      	str	r6, [r0, #0]
 800b9ae:	60c6      	str	r6, [r0, #12]
 800b9b0:	b13c      	cbz	r4, 800b9c2 <_Bfree+0x3a>
 800b9b2:	69eb      	ldr	r3, [r5, #28]
 800b9b4:	6862      	ldr	r2, [r4, #4]
 800b9b6:	68db      	ldr	r3, [r3, #12]
 800b9b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b9bc:	6021      	str	r1, [r4, #0]
 800b9be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b9c2:	bd70      	pop	{r4, r5, r6, pc}
 800b9c4:	0800c895 	.word	0x0800c895
 800b9c8:	0800c915 	.word	0x0800c915

0800b9cc <__multadd>:
 800b9cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9d0:	690d      	ldr	r5, [r1, #16]
 800b9d2:	4607      	mov	r7, r0
 800b9d4:	460c      	mov	r4, r1
 800b9d6:	461e      	mov	r6, r3
 800b9d8:	f101 0c14 	add.w	ip, r1, #20
 800b9dc:	2000      	movs	r0, #0
 800b9de:	f8dc 3000 	ldr.w	r3, [ip]
 800b9e2:	b299      	uxth	r1, r3
 800b9e4:	fb02 6101 	mla	r1, r2, r1, r6
 800b9e8:	0c1e      	lsrs	r6, r3, #16
 800b9ea:	0c0b      	lsrs	r3, r1, #16
 800b9ec:	fb02 3306 	mla	r3, r2, r6, r3
 800b9f0:	b289      	uxth	r1, r1
 800b9f2:	3001      	adds	r0, #1
 800b9f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b9f8:	4285      	cmp	r5, r0
 800b9fa:	f84c 1b04 	str.w	r1, [ip], #4
 800b9fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ba02:	dcec      	bgt.n	800b9de <__multadd+0x12>
 800ba04:	b30e      	cbz	r6, 800ba4a <__multadd+0x7e>
 800ba06:	68a3      	ldr	r3, [r4, #8]
 800ba08:	42ab      	cmp	r3, r5
 800ba0a:	dc19      	bgt.n	800ba40 <__multadd+0x74>
 800ba0c:	6861      	ldr	r1, [r4, #4]
 800ba0e:	4638      	mov	r0, r7
 800ba10:	3101      	adds	r1, #1
 800ba12:	f7ff ff79 	bl	800b908 <_Balloc>
 800ba16:	4680      	mov	r8, r0
 800ba18:	b928      	cbnz	r0, 800ba26 <__multadd+0x5a>
 800ba1a:	4602      	mov	r2, r0
 800ba1c:	4b0c      	ldr	r3, [pc, #48]	@ (800ba50 <__multadd+0x84>)
 800ba1e:	480d      	ldr	r0, [pc, #52]	@ (800ba54 <__multadd+0x88>)
 800ba20:	21ba      	movs	r1, #186	@ 0xba
 800ba22:	f000 fe09 	bl	800c638 <__assert_func>
 800ba26:	6922      	ldr	r2, [r4, #16]
 800ba28:	3202      	adds	r2, #2
 800ba2a:	f104 010c 	add.w	r1, r4, #12
 800ba2e:	0092      	lsls	r2, r2, #2
 800ba30:	300c      	adds	r0, #12
 800ba32:	f7ff f80c 	bl	800aa4e <memcpy>
 800ba36:	4621      	mov	r1, r4
 800ba38:	4638      	mov	r0, r7
 800ba3a:	f7ff ffa5 	bl	800b988 <_Bfree>
 800ba3e:	4644      	mov	r4, r8
 800ba40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ba44:	3501      	adds	r5, #1
 800ba46:	615e      	str	r6, [r3, #20]
 800ba48:	6125      	str	r5, [r4, #16]
 800ba4a:	4620      	mov	r0, r4
 800ba4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba50:	0800c904 	.word	0x0800c904
 800ba54:	0800c915 	.word	0x0800c915

0800ba58 <__hi0bits>:
 800ba58:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	bf36      	itet	cc
 800ba60:	0403      	lslcc	r3, r0, #16
 800ba62:	2000      	movcs	r0, #0
 800ba64:	2010      	movcc	r0, #16
 800ba66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ba6a:	bf3c      	itt	cc
 800ba6c:	021b      	lslcc	r3, r3, #8
 800ba6e:	3008      	addcc	r0, #8
 800ba70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ba74:	bf3c      	itt	cc
 800ba76:	011b      	lslcc	r3, r3, #4
 800ba78:	3004      	addcc	r0, #4
 800ba7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba7e:	bf3c      	itt	cc
 800ba80:	009b      	lslcc	r3, r3, #2
 800ba82:	3002      	addcc	r0, #2
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	db05      	blt.n	800ba94 <__hi0bits+0x3c>
 800ba88:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ba8c:	f100 0001 	add.w	r0, r0, #1
 800ba90:	bf08      	it	eq
 800ba92:	2020      	moveq	r0, #32
 800ba94:	4770      	bx	lr

0800ba96 <__lo0bits>:
 800ba96:	6803      	ldr	r3, [r0, #0]
 800ba98:	4602      	mov	r2, r0
 800ba9a:	f013 0007 	ands.w	r0, r3, #7
 800ba9e:	d00b      	beq.n	800bab8 <__lo0bits+0x22>
 800baa0:	07d9      	lsls	r1, r3, #31
 800baa2:	d421      	bmi.n	800bae8 <__lo0bits+0x52>
 800baa4:	0798      	lsls	r0, r3, #30
 800baa6:	bf49      	itett	mi
 800baa8:	085b      	lsrmi	r3, r3, #1
 800baaa:	089b      	lsrpl	r3, r3, #2
 800baac:	2001      	movmi	r0, #1
 800baae:	6013      	strmi	r3, [r2, #0]
 800bab0:	bf5c      	itt	pl
 800bab2:	6013      	strpl	r3, [r2, #0]
 800bab4:	2002      	movpl	r0, #2
 800bab6:	4770      	bx	lr
 800bab8:	b299      	uxth	r1, r3
 800baba:	b909      	cbnz	r1, 800bac0 <__lo0bits+0x2a>
 800babc:	0c1b      	lsrs	r3, r3, #16
 800babe:	2010      	movs	r0, #16
 800bac0:	b2d9      	uxtb	r1, r3
 800bac2:	b909      	cbnz	r1, 800bac8 <__lo0bits+0x32>
 800bac4:	3008      	adds	r0, #8
 800bac6:	0a1b      	lsrs	r3, r3, #8
 800bac8:	0719      	lsls	r1, r3, #28
 800baca:	bf04      	itt	eq
 800bacc:	091b      	lsreq	r3, r3, #4
 800bace:	3004      	addeq	r0, #4
 800bad0:	0799      	lsls	r1, r3, #30
 800bad2:	bf04      	itt	eq
 800bad4:	089b      	lsreq	r3, r3, #2
 800bad6:	3002      	addeq	r0, #2
 800bad8:	07d9      	lsls	r1, r3, #31
 800bada:	d403      	bmi.n	800bae4 <__lo0bits+0x4e>
 800badc:	085b      	lsrs	r3, r3, #1
 800bade:	f100 0001 	add.w	r0, r0, #1
 800bae2:	d003      	beq.n	800baec <__lo0bits+0x56>
 800bae4:	6013      	str	r3, [r2, #0]
 800bae6:	4770      	bx	lr
 800bae8:	2000      	movs	r0, #0
 800baea:	4770      	bx	lr
 800baec:	2020      	movs	r0, #32
 800baee:	4770      	bx	lr

0800baf0 <__i2b>:
 800baf0:	b510      	push	{r4, lr}
 800baf2:	460c      	mov	r4, r1
 800baf4:	2101      	movs	r1, #1
 800baf6:	f7ff ff07 	bl	800b908 <_Balloc>
 800bafa:	4602      	mov	r2, r0
 800bafc:	b928      	cbnz	r0, 800bb0a <__i2b+0x1a>
 800bafe:	4b05      	ldr	r3, [pc, #20]	@ (800bb14 <__i2b+0x24>)
 800bb00:	4805      	ldr	r0, [pc, #20]	@ (800bb18 <__i2b+0x28>)
 800bb02:	f240 1145 	movw	r1, #325	@ 0x145
 800bb06:	f000 fd97 	bl	800c638 <__assert_func>
 800bb0a:	2301      	movs	r3, #1
 800bb0c:	6144      	str	r4, [r0, #20]
 800bb0e:	6103      	str	r3, [r0, #16]
 800bb10:	bd10      	pop	{r4, pc}
 800bb12:	bf00      	nop
 800bb14:	0800c904 	.word	0x0800c904
 800bb18:	0800c915 	.word	0x0800c915

0800bb1c <__multiply>:
 800bb1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb20:	4614      	mov	r4, r2
 800bb22:	690a      	ldr	r2, [r1, #16]
 800bb24:	6923      	ldr	r3, [r4, #16]
 800bb26:	429a      	cmp	r2, r3
 800bb28:	bfa8      	it	ge
 800bb2a:	4623      	movge	r3, r4
 800bb2c:	460f      	mov	r7, r1
 800bb2e:	bfa4      	itt	ge
 800bb30:	460c      	movge	r4, r1
 800bb32:	461f      	movge	r7, r3
 800bb34:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800bb38:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800bb3c:	68a3      	ldr	r3, [r4, #8]
 800bb3e:	6861      	ldr	r1, [r4, #4]
 800bb40:	eb0a 0609 	add.w	r6, sl, r9
 800bb44:	42b3      	cmp	r3, r6
 800bb46:	b085      	sub	sp, #20
 800bb48:	bfb8      	it	lt
 800bb4a:	3101      	addlt	r1, #1
 800bb4c:	f7ff fedc 	bl	800b908 <_Balloc>
 800bb50:	b930      	cbnz	r0, 800bb60 <__multiply+0x44>
 800bb52:	4602      	mov	r2, r0
 800bb54:	4b44      	ldr	r3, [pc, #272]	@ (800bc68 <__multiply+0x14c>)
 800bb56:	4845      	ldr	r0, [pc, #276]	@ (800bc6c <__multiply+0x150>)
 800bb58:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bb5c:	f000 fd6c 	bl	800c638 <__assert_func>
 800bb60:	f100 0514 	add.w	r5, r0, #20
 800bb64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bb68:	462b      	mov	r3, r5
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	4543      	cmp	r3, r8
 800bb6e:	d321      	bcc.n	800bbb4 <__multiply+0x98>
 800bb70:	f107 0114 	add.w	r1, r7, #20
 800bb74:	f104 0214 	add.w	r2, r4, #20
 800bb78:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800bb7c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800bb80:	9302      	str	r3, [sp, #8]
 800bb82:	1b13      	subs	r3, r2, r4
 800bb84:	3b15      	subs	r3, #21
 800bb86:	f023 0303 	bic.w	r3, r3, #3
 800bb8a:	3304      	adds	r3, #4
 800bb8c:	f104 0715 	add.w	r7, r4, #21
 800bb90:	42ba      	cmp	r2, r7
 800bb92:	bf38      	it	cc
 800bb94:	2304      	movcc	r3, #4
 800bb96:	9301      	str	r3, [sp, #4]
 800bb98:	9b02      	ldr	r3, [sp, #8]
 800bb9a:	9103      	str	r1, [sp, #12]
 800bb9c:	428b      	cmp	r3, r1
 800bb9e:	d80c      	bhi.n	800bbba <__multiply+0x9e>
 800bba0:	2e00      	cmp	r6, #0
 800bba2:	dd03      	ble.n	800bbac <__multiply+0x90>
 800bba4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d05b      	beq.n	800bc64 <__multiply+0x148>
 800bbac:	6106      	str	r6, [r0, #16]
 800bbae:	b005      	add	sp, #20
 800bbb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbb4:	f843 2b04 	str.w	r2, [r3], #4
 800bbb8:	e7d8      	b.n	800bb6c <__multiply+0x50>
 800bbba:	f8b1 a000 	ldrh.w	sl, [r1]
 800bbbe:	f1ba 0f00 	cmp.w	sl, #0
 800bbc2:	d024      	beq.n	800bc0e <__multiply+0xf2>
 800bbc4:	f104 0e14 	add.w	lr, r4, #20
 800bbc8:	46a9      	mov	r9, r5
 800bbca:	f04f 0c00 	mov.w	ip, #0
 800bbce:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bbd2:	f8d9 3000 	ldr.w	r3, [r9]
 800bbd6:	fa1f fb87 	uxth.w	fp, r7
 800bbda:	b29b      	uxth	r3, r3
 800bbdc:	fb0a 330b 	mla	r3, sl, fp, r3
 800bbe0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800bbe4:	f8d9 7000 	ldr.w	r7, [r9]
 800bbe8:	4463      	add	r3, ip
 800bbea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bbee:	fb0a c70b 	mla	r7, sl, fp, ip
 800bbf2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800bbf6:	b29b      	uxth	r3, r3
 800bbf8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bbfc:	4572      	cmp	r2, lr
 800bbfe:	f849 3b04 	str.w	r3, [r9], #4
 800bc02:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bc06:	d8e2      	bhi.n	800bbce <__multiply+0xb2>
 800bc08:	9b01      	ldr	r3, [sp, #4]
 800bc0a:	f845 c003 	str.w	ip, [r5, r3]
 800bc0e:	9b03      	ldr	r3, [sp, #12]
 800bc10:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bc14:	3104      	adds	r1, #4
 800bc16:	f1b9 0f00 	cmp.w	r9, #0
 800bc1a:	d021      	beq.n	800bc60 <__multiply+0x144>
 800bc1c:	682b      	ldr	r3, [r5, #0]
 800bc1e:	f104 0c14 	add.w	ip, r4, #20
 800bc22:	46ae      	mov	lr, r5
 800bc24:	f04f 0a00 	mov.w	sl, #0
 800bc28:	f8bc b000 	ldrh.w	fp, [ip]
 800bc2c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800bc30:	fb09 770b 	mla	r7, r9, fp, r7
 800bc34:	4457      	add	r7, sl
 800bc36:	b29b      	uxth	r3, r3
 800bc38:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bc3c:	f84e 3b04 	str.w	r3, [lr], #4
 800bc40:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bc44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc48:	f8be 3000 	ldrh.w	r3, [lr]
 800bc4c:	fb09 330a 	mla	r3, r9, sl, r3
 800bc50:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800bc54:	4562      	cmp	r2, ip
 800bc56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc5a:	d8e5      	bhi.n	800bc28 <__multiply+0x10c>
 800bc5c:	9f01      	ldr	r7, [sp, #4]
 800bc5e:	51eb      	str	r3, [r5, r7]
 800bc60:	3504      	adds	r5, #4
 800bc62:	e799      	b.n	800bb98 <__multiply+0x7c>
 800bc64:	3e01      	subs	r6, #1
 800bc66:	e79b      	b.n	800bba0 <__multiply+0x84>
 800bc68:	0800c904 	.word	0x0800c904
 800bc6c:	0800c915 	.word	0x0800c915

0800bc70 <__pow5mult>:
 800bc70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc74:	4615      	mov	r5, r2
 800bc76:	f012 0203 	ands.w	r2, r2, #3
 800bc7a:	4607      	mov	r7, r0
 800bc7c:	460e      	mov	r6, r1
 800bc7e:	d007      	beq.n	800bc90 <__pow5mult+0x20>
 800bc80:	4c25      	ldr	r4, [pc, #148]	@ (800bd18 <__pow5mult+0xa8>)
 800bc82:	3a01      	subs	r2, #1
 800bc84:	2300      	movs	r3, #0
 800bc86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bc8a:	f7ff fe9f 	bl	800b9cc <__multadd>
 800bc8e:	4606      	mov	r6, r0
 800bc90:	10ad      	asrs	r5, r5, #2
 800bc92:	d03d      	beq.n	800bd10 <__pow5mult+0xa0>
 800bc94:	69fc      	ldr	r4, [r7, #28]
 800bc96:	b97c      	cbnz	r4, 800bcb8 <__pow5mult+0x48>
 800bc98:	2010      	movs	r0, #16
 800bc9a:	f7ff fd7f 	bl	800b79c <malloc>
 800bc9e:	4602      	mov	r2, r0
 800bca0:	61f8      	str	r0, [r7, #28]
 800bca2:	b928      	cbnz	r0, 800bcb0 <__pow5mult+0x40>
 800bca4:	4b1d      	ldr	r3, [pc, #116]	@ (800bd1c <__pow5mult+0xac>)
 800bca6:	481e      	ldr	r0, [pc, #120]	@ (800bd20 <__pow5mult+0xb0>)
 800bca8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bcac:	f000 fcc4 	bl	800c638 <__assert_func>
 800bcb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bcb4:	6004      	str	r4, [r0, #0]
 800bcb6:	60c4      	str	r4, [r0, #12]
 800bcb8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bcbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bcc0:	b94c      	cbnz	r4, 800bcd6 <__pow5mult+0x66>
 800bcc2:	f240 2171 	movw	r1, #625	@ 0x271
 800bcc6:	4638      	mov	r0, r7
 800bcc8:	f7ff ff12 	bl	800baf0 <__i2b>
 800bccc:	2300      	movs	r3, #0
 800bcce:	f8c8 0008 	str.w	r0, [r8, #8]
 800bcd2:	4604      	mov	r4, r0
 800bcd4:	6003      	str	r3, [r0, #0]
 800bcd6:	f04f 0900 	mov.w	r9, #0
 800bcda:	07eb      	lsls	r3, r5, #31
 800bcdc:	d50a      	bpl.n	800bcf4 <__pow5mult+0x84>
 800bcde:	4631      	mov	r1, r6
 800bce0:	4622      	mov	r2, r4
 800bce2:	4638      	mov	r0, r7
 800bce4:	f7ff ff1a 	bl	800bb1c <__multiply>
 800bce8:	4631      	mov	r1, r6
 800bcea:	4680      	mov	r8, r0
 800bcec:	4638      	mov	r0, r7
 800bcee:	f7ff fe4b 	bl	800b988 <_Bfree>
 800bcf2:	4646      	mov	r6, r8
 800bcf4:	106d      	asrs	r5, r5, #1
 800bcf6:	d00b      	beq.n	800bd10 <__pow5mult+0xa0>
 800bcf8:	6820      	ldr	r0, [r4, #0]
 800bcfa:	b938      	cbnz	r0, 800bd0c <__pow5mult+0x9c>
 800bcfc:	4622      	mov	r2, r4
 800bcfe:	4621      	mov	r1, r4
 800bd00:	4638      	mov	r0, r7
 800bd02:	f7ff ff0b 	bl	800bb1c <__multiply>
 800bd06:	6020      	str	r0, [r4, #0]
 800bd08:	f8c0 9000 	str.w	r9, [r0]
 800bd0c:	4604      	mov	r4, r0
 800bd0e:	e7e4      	b.n	800bcda <__pow5mult+0x6a>
 800bd10:	4630      	mov	r0, r6
 800bd12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd16:	bf00      	nop
 800bd18:	0800c970 	.word	0x0800c970
 800bd1c:	0800c895 	.word	0x0800c895
 800bd20:	0800c915 	.word	0x0800c915

0800bd24 <__lshift>:
 800bd24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd28:	460c      	mov	r4, r1
 800bd2a:	6849      	ldr	r1, [r1, #4]
 800bd2c:	6923      	ldr	r3, [r4, #16]
 800bd2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bd32:	68a3      	ldr	r3, [r4, #8]
 800bd34:	4607      	mov	r7, r0
 800bd36:	4691      	mov	r9, r2
 800bd38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bd3c:	f108 0601 	add.w	r6, r8, #1
 800bd40:	42b3      	cmp	r3, r6
 800bd42:	db0b      	blt.n	800bd5c <__lshift+0x38>
 800bd44:	4638      	mov	r0, r7
 800bd46:	f7ff fddf 	bl	800b908 <_Balloc>
 800bd4a:	4605      	mov	r5, r0
 800bd4c:	b948      	cbnz	r0, 800bd62 <__lshift+0x3e>
 800bd4e:	4602      	mov	r2, r0
 800bd50:	4b28      	ldr	r3, [pc, #160]	@ (800bdf4 <__lshift+0xd0>)
 800bd52:	4829      	ldr	r0, [pc, #164]	@ (800bdf8 <__lshift+0xd4>)
 800bd54:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bd58:	f000 fc6e 	bl	800c638 <__assert_func>
 800bd5c:	3101      	adds	r1, #1
 800bd5e:	005b      	lsls	r3, r3, #1
 800bd60:	e7ee      	b.n	800bd40 <__lshift+0x1c>
 800bd62:	2300      	movs	r3, #0
 800bd64:	f100 0114 	add.w	r1, r0, #20
 800bd68:	f100 0210 	add.w	r2, r0, #16
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	4553      	cmp	r3, sl
 800bd70:	db33      	blt.n	800bdda <__lshift+0xb6>
 800bd72:	6920      	ldr	r0, [r4, #16]
 800bd74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bd78:	f104 0314 	add.w	r3, r4, #20
 800bd7c:	f019 091f 	ands.w	r9, r9, #31
 800bd80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bd84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bd88:	d02b      	beq.n	800bde2 <__lshift+0xbe>
 800bd8a:	f1c9 0e20 	rsb	lr, r9, #32
 800bd8e:	468a      	mov	sl, r1
 800bd90:	2200      	movs	r2, #0
 800bd92:	6818      	ldr	r0, [r3, #0]
 800bd94:	fa00 f009 	lsl.w	r0, r0, r9
 800bd98:	4310      	orrs	r0, r2
 800bd9a:	f84a 0b04 	str.w	r0, [sl], #4
 800bd9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bda2:	459c      	cmp	ip, r3
 800bda4:	fa22 f20e 	lsr.w	r2, r2, lr
 800bda8:	d8f3      	bhi.n	800bd92 <__lshift+0x6e>
 800bdaa:	ebac 0304 	sub.w	r3, ip, r4
 800bdae:	3b15      	subs	r3, #21
 800bdb0:	f023 0303 	bic.w	r3, r3, #3
 800bdb4:	3304      	adds	r3, #4
 800bdb6:	f104 0015 	add.w	r0, r4, #21
 800bdba:	4584      	cmp	ip, r0
 800bdbc:	bf38      	it	cc
 800bdbe:	2304      	movcc	r3, #4
 800bdc0:	50ca      	str	r2, [r1, r3]
 800bdc2:	b10a      	cbz	r2, 800bdc8 <__lshift+0xa4>
 800bdc4:	f108 0602 	add.w	r6, r8, #2
 800bdc8:	3e01      	subs	r6, #1
 800bdca:	4638      	mov	r0, r7
 800bdcc:	612e      	str	r6, [r5, #16]
 800bdce:	4621      	mov	r1, r4
 800bdd0:	f7ff fdda 	bl	800b988 <_Bfree>
 800bdd4:	4628      	mov	r0, r5
 800bdd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdda:	f842 0f04 	str.w	r0, [r2, #4]!
 800bdde:	3301      	adds	r3, #1
 800bde0:	e7c5      	b.n	800bd6e <__lshift+0x4a>
 800bde2:	3904      	subs	r1, #4
 800bde4:	f853 2b04 	ldr.w	r2, [r3], #4
 800bde8:	f841 2f04 	str.w	r2, [r1, #4]!
 800bdec:	459c      	cmp	ip, r3
 800bdee:	d8f9      	bhi.n	800bde4 <__lshift+0xc0>
 800bdf0:	e7ea      	b.n	800bdc8 <__lshift+0xa4>
 800bdf2:	bf00      	nop
 800bdf4:	0800c904 	.word	0x0800c904
 800bdf8:	0800c915 	.word	0x0800c915

0800bdfc <__mcmp>:
 800bdfc:	690a      	ldr	r2, [r1, #16]
 800bdfe:	4603      	mov	r3, r0
 800be00:	6900      	ldr	r0, [r0, #16]
 800be02:	1a80      	subs	r0, r0, r2
 800be04:	b530      	push	{r4, r5, lr}
 800be06:	d10e      	bne.n	800be26 <__mcmp+0x2a>
 800be08:	3314      	adds	r3, #20
 800be0a:	3114      	adds	r1, #20
 800be0c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800be10:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800be14:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800be18:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800be1c:	4295      	cmp	r5, r2
 800be1e:	d003      	beq.n	800be28 <__mcmp+0x2c>
 800be20:	d205      	bcs.n	800be2e <__mcmp+0x32>
 800be22:	f04f 30ff 	mov.w	r0, #4294967295
 800be26:	bd30      	pop	{r4, r5, pc}
 800be28:	42a3      	cmp	r3, r4
 800be2a:	d3f3      	bcc.n	800be14 <__mcmp+0x18>
 800be2c:	e7fb      	b.n	800be26 <__mcmp+0x2a>
 800be2e:	2001      	movs	r0, #1
 800be30:	e7f9      	b.n	800be26 <__mcmp+0x2a>
	...

0800be34 <__mdiff>:
 800be34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be38:	4689      	mov	r9, r1
 800be3a:	4606      	mov	r6, r0
 800be3c:	4611      	mov	r1, r2
 800be3e:	4648      	mov	r0, r9
 800be40:	4614      	mov	r4, r2
 800be42:	f7ff ffdb 	bl	800bdfc <__mcmp>
 800be46:	1e05      	subs	r5, r0, #0
 800be48:	d112      	bne.n	800be70 <__mdiff+0x3c>
 800be4a:	4629      	mov	r1, r5
 800be4c:	4630      	mov	r0, r6
 800be4e:	f7ff fd5b 	bl	800b908 <_Balloc>
 800be52:	4602      	mov	r2, r0
 800be54:	b928      	cbnz	r0, 800be62 <__mdiff+0x2e>
 800be56:	4b3f      	ldr	r3, [pc, #252]	@ (800bf54 <__mdiff+0x120>)
 800be58:	f240 2137 	movw	r1, #567	@ 0x237
 800be5c:	483e      	ldr	r0, [pc, #248]	@ (800bf58 <__mdiff+0x124>)
 800be5e:	f000 fbeb 	bl	800c638 <__assert_func>
 800be62:	2301      	movs	r3, #1
 800be64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800be68:	4610      	mov	r0, r2
 800be6a:	b003      	add	sp, #12
 800be6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be70:	bfbc      	itt	lt
 800be72:	464b      	movlt	r3, r9
 800be74:	46a1      	movlt	r9, r4
 800be76:	4630      	mov	r0, r6
 800be78:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800be7c:	bfba      	itte	lt
 800be7e:	461c      	movlt	r4, r3
 800be80:	2501      	movlt	r5, #1
 800be82:	2500      	movge	r5, #0
 800be84:	f7ff fd40 	bl	800b908 <_Balloc>
 800be88:	4602      	mov	r2, r0
 800be8a:	b918      	cbnz	r0, 800be94 <__mdiff+0x60>
 800be8c:	4b31      	ldr	r3, [pc, #196]	@ (800bf54 <__mdiff+0x120>)
 800be8e:	f240 2145 	movw	r1, #581	@ 0x245
 800be92:	e7e3      	b.n	800be5c <__mdiff+0x28>
 800be94:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800be98:	6926      	ldr	r6, [r4, #16]
 800be9a:	60c5      	str	r5, [r0, #12]
 800be9c:	f109 0310 	add.w	r3, r9, #16
 800bea0:	f109 0514 	add.w	r5, r9, #20
 800bea4:	f104 0e14 	add.w	lr, r4, #20
 800bea8:	f100 0b14 	add.w	fp, r0, #20
 800beac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800beb0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800beb4:	9301      	str	r3, [sp, #4]
 800beb6:	46d9      	mov	r9, fp
 800beb8:	f04f 0c00 	mov.w	ip, #0
 800bebc:	9b01      	ldr	r3, [sp, #4]
 800bebe:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bec2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bec6:	9301      	str	r3, [sp, #4]
 800bec8:	fa1f f38a 	uxth.w	r3, sl
 800becc:	4619      	mov	r1, r3
 800bece:	b283      	uxth	r3, r0
 800bed0:	1acb      	subs	r3, r1, r3
 800bed2:	0c00      	lsrs	r0, r0, #16
 800bed4:	4463      	add	r3, ip
 800bed6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800beda:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bede:	b29b      	uxth	r3, r3
 800bee0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bee4:	4576      	cmp	r6, lr
 800bee6:	f849 3b04 	str.w	r3, [r9], #4
 800beea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800beee:	d8e5      	bhi.n	800bebc <__mdiff+0x88>
 800bef0:	1b33      	subs	r3, r6, r4
 800bef2:	3b15      	subs	r3, #21
 800bef4:	f023 0303 	bic.w	r3, r3, #3
 800bef8:	3415      	adds	r4, #21
 800befa:	3304      	adds	r3, #4
 800befc:	42a6      	cmp	r6, r4
 800befe:	bf38      	it	cc
 800bf00:	2304      	movcc	r3, #4
 800bf02:	441d      	add	r5, r3
 800bf04:	445b      	add	r3, fp
 800bf06:	461e      	mov	r6, r3
 800bf08:	462c      	mov	r4, r5
 800bf0a:	4544      	cmp	r4, r8
 800bf0c:	d30e      	bcc.n	800bf2c <__mdiff+0xf8>
 800bf0e:	f108 0103 	add.w	r1, r8, #3
 800bf12:	1b49      	subs	r1, r1, r5
 800bf14:	f021 0103 	bic.w	r1, r1, #3
 800bf18:	3d03      	subs	r5, #3
 800bf1a:	45a8      	cmp	r8, r5
 800bf1c:	bf38      	it	cc
 800bf1e:	2100      	movcc	r1, #0
 800bf20:	440b      	add	r3, r1
 800bf22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bf26:	b191      	cbz	r1, 800bf4e <__mdiff+0x11a>
 800bf28:	6117      	str	r7, [r2, #16]
 800bf2a:	e79d      	b.n	800be68 <__mdiff+0x34>
 800bf2c:	f854 1b04 	ldr.w	r1, [r4], #4
 800bf30:	46e6      	mov	lr, ip
 800bf32:	0c08      	lsrs	r0, r1, #16
 800bf34:	fa1c fc81 	uxtah	ip, ip, r1
 800bf38:	4471      	add	r1, lr
 800bf3a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bf3e:	b289      	uxth	r1, r1
 800bf40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bf44:	f846 1b04 	str.w	r1, [r6], #4
 800bf48:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bf4c:	e7dd      	b.n	800bf0a <__mdiff+0xd6>
 800bf4e:	3f01      	subs	r7, #1
 800bf50:	e7e7      	b.n	800bf22 <__mdiff+0xee>
 800bf52:	bf00      	nop
 800bf54:	0800c904 	.word	0x0800c904
 800bf58:	0800c915 	.word	0x0800c915

0800bf5c <__d2b>:
 800bf5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bf60:	460f      	mov	r7, r1
 800bf62:	2101      	movs	r1, #1
 800bf64:	ec59 8b10 	vmov	r8, r9, d0
 800bf68:	4616      	mov	r6, r2
 800bf6a:	f7ff fccd 	bl	800b908 <_Balloc>
 800bf6e:	4604      	mov	r4, r0
 800bf70:	b930      	cbnz	r0, 800bf80 <__d2b+0x24>
 800bf72:	4602      	mov	r2, r0
 800bf74:	4b23      	ldr	r3, [pc, #140]	@ (800c004 <__d2b+0xa8>)
 800bf76:	4824      	ldr	r0, [pc, #144]	@ (800c008 <__d2b+0xac>)
 800bf78:	f240 310f 	movw	r1, #783	@ 0x30f
 800bf7c:	f000 fb5c 	bl	800c638 <__assert_func>
 800bf80:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bf84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bf88:	b10d      	cbz	r5, 800bf8e <__d2b+0x32>
 800bf8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bf8e:	9301      	str	r3, [sp, #4]
 800bf90:	f1b8 0300 	subs.w	r3, r8, #0
 800bf94:	d023      	beq.n	800bfde <__d2b+0x82>
 800bf96:	4668      	mov	r0, sp
 800bf98:	9300      	str	r3, [sp, #0]
 800bf9a:	f7ff fd7c 	bl	800ba96 <__lo0bits>
 800bf9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bfa2:	b1d0      	cbz	r0, 800bfda <__d2b+0x7e>
 800bfa4:	f1c0 0320 	rsb	r3, r0, #32
 800bfa8:	fa02 f303 	lsl.w	r3, r2, r3
 800bfac:	430b      	orrs	r3, r1
 800bfae:	40c2      	lsrs	r2, r0
 800bfb0:	6163      	str	r3, [r4, #20]
 800bfb2:	9201      	str	r2, [sp, #4]
 800bfb4:	9b01      	ldr	r3, [sp, #4]
 800bfb6:	61a3      	str	r3, [r4, #24]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	bf0c      	ite	eq
 800bfbc:	2201      	moveq	r2, #1
 800bfbe:	2202      	movne	r2, #2
 800bfc0:	6122      	str	r2, [r4, #16]
 800bfc2:	b1a5      	cbz	r5, 800bfee <__d2b+0x92>
 800bfc4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bfc8:	4405      	add	r5, r0
 800bfca:	603d      	str	r5, [r7, #0]
 800bfcc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bfd0:	6030      	str	r0, [r6, #0]
 800bfd2:	4620      	mov	r0, r4
 800bfd4:	b003      	add	sp, #12
 800bfd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bfda:	6161      	str	r1, [r4, #20]
 800bfdc:	e7ea      	b.n	800bfb4 <__d2b+0x58>
 800bfde:	a801      	add	r0, sp, #4
 800bfe0:	f7ff fd59 	bl	800ba96 <__lo0bits>
 800bfe4:	9b01      	ldr	r3, [sp, #4]
 800bfe6:	6163      	str	r3, [r4, #20]
 800bfe8:	3020      	adds	r0, #32
 800bfea:	2201      	movs	r2, #1
 800bfec:	e7e8      	b.n	800bfc0 <__d2b+0x64>
 800bfee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bff2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bff6:	6038      	str	r0, [r7, #0]
 800bff8:	6918      	ldr	r0, [r3, #16]
 800bffa:	f7ff fd2d 	bl	800ba58 <__hi0bits>
 800bffe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c002:	e7e5      	b.n	800bfd0 <__d2b+0x74>
 800c004:	0800c904 	.word	0x0800c904
 800c008:	0800c915 	.word	0x0800c915

0800c00c <__sfputc_r>:
 800c00c:	6893      	ldr	r3, [r2, #8]
 800c00e:	3b01      	subs	r3, #1
 800c010:	2b00      	cmp	r3, #0
 800c012:	b410      	push	{r4}
 800c014:	6093      	str	r3, [r2, #8]
 800c016:	da08      	bge.n	800c02a <__sfputc_r+0x1e>
 800c018:	6994      	ldr	r4, [r2, #24]
 800c01a:	42a3      	cmp	r3, r4
 800c01c:	db01      	blt.n	800c022 <__sfputc_r+0x16>
 800c01e:	290a      	cmp	r1, #10
 800c020:	d103      	bne.n	800c02a <__sfputc_r+0x1e>
 800c022:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c026:	f000 ba41 	b.w	800c4ac <__swbuf_r>
 800c02a:	6813      	ldr	r3, [r2, #0]
 800c02c:	1c58      	adds	r0, r3, #1
 800c02e:	6010      	str	r0, [r2, #0]
 800c030:	7019      	strb	r1, [r3, #0]
 800c032:	4608      	mov	r0, r1
 800c034:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c038:	4770      	bx	lr

0800c03a <__sfputs_r>:
 800c03a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c03c:	4606      	mov	r6, r0
 800c03e:	460f      	mov	r7, r1
 800c040:	4614      	mov	r4, r2
 800c042:	18d5      	adds	r5, r2, r3
 800c044:	42ac      	cmp	r4, r5
 800c046:	d101      	bne.n	800c04c <__sfputs_r+0x12>
 800c048:	2000      	movs	r0, #0
 800c04a:	e007      	b.n	800c05c <__sfputs_r+0x22>
 800c04c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c050:	463a      	mov	r2, r7
 800c052:	4630      	mov	r0, r6
 800c054:	f7ff ffda 	bl	800c00c <__sfputc_r>
 800c058:	1c43      	adds	r3, r0, #1
 800c05a:	d1f3      	bne.n	800c044 <__sfputs_r+0xa>
 800c05c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c060 <_vfiprintf_r>:
 800c060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c064:	460d      	mov	r5, r1
 800c066:	b09d      	sub	sp, #116	@ 0x74
 800c068:	4614      	mov	r4, r2
 800c06a:	4698      	mov	r8, r3
 800c06c:	4606      	mov	r6, r0
 800c06e:	b118      	cbz	r0, 800c078 <_vfiprintf_r+0x18>
 800c070:	6a03      	ldr	r3, [r0, #32]
 800c072:	b90b      	cbnz	r3, 800c078 <_vfiprintf_r+0x18>
 800c074:	f7fe fb12 	bl	800a69c <__sinit>
 800c078:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c07a:	07d9      	lsls	r1, r3, #31
 800c07c:	d405      	bmi.n	800c08a <_vfiprintf_r+0x2a>
 800c07e:	89ab      	ldrh	r3, [r5, #12]
 800c080:	059a      	lsls	r2, r3, #22
 800c082:	d402      	bmi.n	800c08a <_vfiprintf_r+0x2a>
 800c084:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c086:	f7fe fce0 	bl	800aa4a <__retarget_lock_acquire_recursive>
 800c08a:	89ab      	ldrh	r3, [r5, #12]
 800c08c:	071b      	lsls	r3, r3, #28
 800c08e:	d501      	bpl.n	800c094 <_vfiprintf_r+0x34>
 800c090:	692b      	ldr	r3, [r5, #16]
 800c092:	b99b      	cbnz	r3, 800c0bc <_vfiprintf_r+0x5c>
 800c094:	4629      	mov	r1, r5
 800c096:	4630      	mov	r0, r6
 800c098:	f000 fa46 	bl	800c528 <__swsetup_r>
 800c09c:	b170      	cbz	r0, 800c0bc <_vfiprintf_r+0x5c>
 800c09e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0a0:	07dc      	lsls	r4, r3, #31
 800c0a2:	d504      	bpl.n	800c0ae <_vfiprintf_r+0x4e>
 800c0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0a8:	b01d      	add	sp, #116	@ 0x74
 800c0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0ae:	89ab      	ldrh	r3, [r5, #12]
 800c0b0:	0598      	lsls	r0, r3, #22
 800c0b2:	d4f7      	bmi.n	800c0a4 <_vfiprintf_r+0x44>
 800c0b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0b6:	f7fe fcc9 	bl	800aa4c <__retarget_lock_release_recursive>
 800c0ba:	e7f3      	b.n	800c0a4 <_vfiprintf_r+0x44>
 800c0bc:	2300      	movs	r3, #0
 800c0be:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0c0:	2320      	movs	r3, #32
 800c0c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c0c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c0ca:	2330      	movs	r3, #48	@ 0x30
 800c0cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c27c <_vfiprintf_r+0x21c>
 800c0d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c0d4:	f04f 0901 	mov.w	r9, #1
 800c0d8:	4623      	mov	r3, r4
 800c0da:	469a      	mov	sl, r3
 800c0dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0e0:	b10a      	cbz	r2, 800c0e6 <_vfiprintf_r+0x86>
 800c0e2:	2a25      	cmp	r2, #37	@ 0x25
 800c0e4:	d1f9      	bne.n	800c0da <_vfiprintf_r+0x7a>
 800c0e6:	ebba 0b04 	subs.w	fp, sl, r4
 800c0ea:	d00b      	beq.n	800c104 <_vfiprintf_r+0xa4>
 800c0ec:	465b      	mov	r3, fp
 800c0ee:	4622      	mov	r2, r4
 800c0f0:	4629      	mov	r1, r5
 800c0f2:	4630      	mov	r0, r6
 800c0f4:	f7ff ffa1 	bl	800c03a <__sfputs_r>
 800c0f8:	3001      	adds	r0, #1
 800c0fa:	f000 80a7 	beq.w	800c24c <_vfiprintf_r+0x1ec>
 800c0fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c100:	445a      	add	r2, fp
 800c102:	9209      	str	r2, [sp, #36]	@ 0x24
 800c104:	f89a 3000 	ldrb.w	r3, [sl]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	f000 809f 	beq.w	800c24c <_vfiprintf_r+0x1ec>
 800c10e:	2300      	movs	r3, #0
 800c110:	f04f 32ff 	mov.w	r2, #4294967295
 800c114:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c118:	f10a 0a01 	add.w	sl, sl, #1
 800c11c:	9304      	str	r3, [sp, #16]
 800c11e:	9307      	str	r3, [sp, #28]
 800c120:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c124:	931a      	str	r3, [sp, #104]	@ 0x68
 800c126:	4654      	mov	r4, sl
 800c128:	2205      	movs	r2, #5
 800c12a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c12e:	4853      	ldr	r0, [pc, #332]	@ (800c27c <_vfiprintf_r+0x21c>)
 800c130:	f7f4 f84e 	bl	80001d0 <memchr>
 800c134:	9a04      	ldr	r2, [sp, #16]
 800c136:	b9d8      	cbnz	r0, 800c170 <_vfiprintf_r+0x110>
 800c138:	06d1      	lsls	r1, r2, #27
 800c13a:	bf44      	itt	mi
 800c13c:	2320      	movmi	r3, #32
 800c13e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c142:	0713      	lsls	r3, r2, #28
 800c144:	bf44      	itt	mi
 800c146:	232b      	movmi	r3, #43	@ 0x2b
 800c148:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c14c:	f89a 3000 	ldrb.w	r3, [sl]
 800c150:	2b2a      	cmp	r3, #42	@ 0x2a
 800c152:	d015      	beq.n	800c180 <_vfiprintf_r+0x120>
 800c154:	9a07      	ldr	r2, [sp, #28]
 800c156:	4654      	mov	r4, sl
 800c158:	2000      	movs	r0, #0
 800c15a:	f04f 0c0a 	mov.w	ip, #10
 800c15e:	4621      	mov	r1, r4
 800c160:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c164:	3b30      	subs	r3, #48	@ 0x30
 800c166:	2b09      	cmp	r3, #9
 800c168:	d94b      	bls.n	800c202 <_vfiprintf_r+0x1a2>
 800c16a:	b1b0      	cbz	r0, 800c19a <_vfiprintf_r+0x13a>
 800c16c:	9207      	str	r2, [sp, #28]
 800c16e:	e014      	b.n	800c19a <_vfiprintf_r+0x13a>
 800c170:	eba0 0308 	sub.w	r3, r0, r8
 800c174:	fa09 f303 	lsl.w	r3, r9, r3
 800c178:	4313      	orrs	r3, r2
 800c17a:	9304      	str	r3, [sp, #16]
 800c17c:	46a2      	mov	sl, r4
 800c17e:	e7d2      	b.n	800c126 <_vfiprintf_r+0xc6>
 800c180:	9b03      	ldr	r3, [sp, #12]
 800c182:	1d19      	adds	r1, r3, #4
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	9103      	str	r1, [sp, #12]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	bfbb      	ittet	lt
 800c18c:	425b      	neglt	r3, r3
 800c18e:	f042 0202 	orrlt.w	r2, r2, #2
 800c192:	9307      	strge	r3, [sp, #28]
 800c194:	9307      	strlt	r3, [sp, #28]
 800c196:	bfb8      	it	lt
 800c198:	9204      	strlt	r2, [sp, #16]
 800c19a:	7823      	ldrb	r3, [r4, #0]
 800c19c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c19e:	d10a      	bne.n	800c1b6 <_vfiprintf_r+0x156>
 800c1a0:	7863      	ldrb	r3, [r4, #1]
 800c1a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1a4:	d132      	bne.n	800c20c <_vfiprintf_r+0x1ac>
 800c1a6:	9b03      	ldr	r3, [sp, #12]
 800c1a8:	1d1a      	adds	r2, r3, #4
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	9203      	str	r2, [sp, #12]
 800c1ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c1b2:	3402      	adds	r4, #2
 800c1b4:	9305      	str	r3, [sp, #20]
 800c1b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c28c <_vfiprintf_r+0x22c>
 800c1ba:	7821      	ldrb	r1, [r4, #0]
 800c1bc:	2203      	movs	r2, #3
 800c1be:	4650      	mov	r0, sl
 800c1c0:	f7f4 f806 	bl	80001d0 <memchr>
 800c1c4:	b138      	cbz	r0, 800c1d6 <_vfiprintf_r+0x176>
 800c1c6:	9b04      	ldr	r3, [sp, #16]
 800c1c8:	eba0 000a 	sub.w	r0, r0, sl
 800c1cc:	2240      	movs	r2, #64	@ 0x40
 800c1ce:	4082      	lsls	r2, r0
 800c1d0:	4313      	orrs	r3, r2
 800c1d2:	3401      	adds	r4, #1
 800c1d4:	9304      	str	r3, [sp, #16]
 800c1d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1da:	4829      	ldr	r0, [pc, #164]	@ (800c280 <_vfiprintf_r+0x220>)
 800c1dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c1e0:	2206      	movs	r2, #6
 800c1e2:	f7f3 fff5 	bl	80001d0 <memchr>
 800c1e6:	2800      	cmp	r0, #0
 800c1e8:	d03f      	beq.n	800c26a <_vfiprintf_r+0x20a>
 800c1ea:	4b26      	ldr	r3, [pc, #152]	@ (800c284 <_vfiprintf_r+0x224>)
 800c1ec:	bb1b      	cbnz	r3, 800c236 <_vfiprintf_r+0x1d6>
 800c1ee:	9b03      	ldr	r3, [sp, #12]
 800c1f0:	3307      	adds	r3, #7
 800c1f2:	f023 0307 	bic.w	r3, r3, #7
 800c1f6:	3308      	adds	r3, #8
 800c1f8:	9303      	str	r3, [sp, #12]
 800c1fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1fc:	443b      	add	r3, r7
 800c1fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800c200:	e76a      	b.n	800c0d8 <_vfiprintf_r+0x78>
 800c202:	fb0c 3202 	mla	r2, ip, r2, r3
 800c206:	460c      	mov	r4, r1
 800c208:	2001      	movs	r0, #1
 800c20a:	e7a8      	b.n	800c15e <_vfiprintf_r+0xfe>
 800c20c:	2300      	movs	r3, #0
 800c20e:	3401      	adds	r4, #1
 800c210:	9305      	str	r3, [sp, #20]
 800c212:	4619      	mov	r1, r3
 800c214:	f04f 0c0a 	mov.w	ip, #10
 800c218:	4620      	mov	r0, r4
 800c21a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c21e:	3a30      	subs	r2, #48	@ 0x30
 800c220:	2a09      	cmp	r2, #9
 800c222:	d903      	bls.n	800c22c <_vfiprintf_r+0x1cc>
 800c224:	2b00      	cmp	r3, #0
 800c226:	d0c6      	beq.n	800c1b6 <_vfiprintf_r+0x156>
 800c228:	9105      	str	r1, [sp, #20]
 800c22a:	e7c4      	b.n	800c1b6 <_vfiprintf_r+0x156>
 800c22c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c230:	4604      	mov	r4, r0
 800c232:	2301      	movs	r3, #1
 800c234:	e7f0      	b.n	800c218 <_vfiprintf_r+0x1b8>
 800c236:	ab03      	add	r3, sp, #12
 800c238:	9300      	str	r3, [sp, #0]
 800c23a:	462a      	mov	r2, r5
 800c23c:	4b12      	ldr	r3, [pc, #72]	@ (800c288 <_vfiprintf_r+0x228>)
 800c23e:	a904      	add	r1, sp, #16
 800c240:	4630      	mov	r0, r6
 800c242:	f7fd fde7 	bl	8009e14 <_printf_float>
 800c246:	4607      	mov	r7, r0
 800c248:	1c78      	adds	r0, r7, #1
 800c24a:	d1d6      	bne.n	800c1fa <_vfiprintf_r+0x19a>
 800c24c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c24e:	07d9      	lsls	r1, r3, #31
 800c250:	d405      	bmi.n	800c25e <_vfiprintf_r+0x1fe>
 800c252:	89ab      	ldrh	r3, [r5, #12]
 800c254:	059a      	lsls	r2, r3, #22
 800c256:	d402      	bmi.n	800c25e <_vfiprintf_r+0x1fe>
 800c258:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c25a:	f7fe fbf7 	bl	800aa4c <__retarget_lock_release_recursive>
 800c25e:	89ab      	ldrh	r3, [r5, #12]
 800c260:	065b      	lsls	r3, r3, #25
 800c262:	f53f af1f 	bmi.w	800c0a4 <_vfiprintf_r+0x44>
 800c266:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c268:	e71e      	b.n	800c0a8 <_vfiprintf_r+0x48>
 800c26a:	ab03      	add	r3, sp, #12
 800c26c:	9300      	str	r3, [sp, #0]
 800c26e:	462a      	mov	r2, r5
 800c270:	4b05      	ldr	r3, [pc, #20]	@ (800c288 <_vfiprintf_r+0x228>)
 800c272:	a904      	add	r1, sp, #16
 800c274:	4630      	mov	r0, r6
 800c276:	f7fe f865 	bl	800a344 <_printf_i>
 800c27a:	e7e4      	b.n	800c246 <_vfiprintf_r+0x1e6>
 800c27c:	0800ca70 	.word	0x0800ca70
 800c280:	0800ca7a 	.word	0x0800ca7a
 800c284:	08009e15 	.word	0x08009e15
 800c288:	0800c03b 	.word	0x0800c03b
 800c28c:	0800ca76 	.word	0x0800ca76

0800c290 <__sflush_r>:
 800c290:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c298:	0716      	lsls	r6, r2, #28
 800c29a:	4605      	mov	r5, r0
 800c29c:	460c      	mov	r4, r1
 800c29e:	d454      	bmi.n	800c34a <__sflush_r+0xba>
 800c2a0:	684b      	ldr	r3, [r1, #4]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	dc02      	bgt.n	800c2ac <__sflush_r+0x1c>
 800c2a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	dd48      	ble.n	800c33e <__sflush_r+0xae>
 800c2ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c2ae:	2e00      	cmp	r6, #0
 800c2b0:	d045      	beq.n	800c33e <__sflush_r+0xae>
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c2b8:	682f      	ldr	r7, [r5, #0]
 800c2ba:	6a21      	ldr	r1, [r4, #32]
 800c2bc:	602b      	str	r3, [r5, #0]
 800c2be:	d030      	beq.n	800c322 <__sflush_r+0x92>
 800c2c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c2c2:	89a3      	ldrh	r3, [r4, #12]
 800c2c4:	0759      	lsls	r1, r3, #29
 800c2c6:	d505      	bpl.n	800c2d4 <__sflush_r+0x44>
 800c2c8:	6863      	ldr	r3, [r4, #4]
 800c2ca:	1ad2      	subs	r2, r2, r3
 800c2cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c2ce:	b10b      	cbz	r3, 800c2d4 <__sflush_r+0x44>
 800c2d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c2d2:	1ad2      	subs	r2, r2, r3
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c2d8:	6a21      	ldr	r1, [r4, #32]
 800c2da:	4628      	mov	r0, r5
 800c2dc:	47b0      	blx	r6
 800c2de:	1c43      	adds	r3, r0, #1
 800c2e0:	89a3      	ldrh	r3, [r4, #12]
 800c2e2:	d106      	bne.n	800c2f2 <__sflush_r+0x62>
 800c2e4:	6829      	ldr	r1, [r5, #0]
 800c2e6:	291d      	cmp	r1, #29
 800c2e8:	d82b      	bhi.n	800c342 <__sflush_r+0xb2>
 800c2ea:	4a2a      	ldr	r2, [pc, #168]	@ (800c394 <__sflush_r+0x104>)
 800c2ec:	410a      	asrs	r2, r1
 800c2ee:	07d6      	lsls	r6, r2, #31
 800c2f0:	d427      	bmi.n	800c342 <__sflush_r+0xb2>
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	6062      	str	r2, [r4, #4]
 800c2f6:	04d9      	lsls	r1, r3, #19
 800c2f8:	6922      	ldr	r2, [r4, #16]
 800c2fa:	6022      	str	r2, [r4, #0]
 800c2fc:	d504      	bpl.n	800c308 <__sflush_r+0x78>
 800c2fe:	1c42      	adds	r2, r0, #1
 800c300:	d101      	bne.n	800c306 <__sflush_r+0x76>
 800c302:	682b      	ldr	r3, [r5, #0]
 800c304:	b903      	cbnz	r3, 800c308 <__sflush_r+0x78>
 800c306:	6560      	str	r0, [r4, #84]	@ 0x54
 800c308:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c30a:	602f      	str	r7, [r5, #0]
 800c30c:	b1b9      	cbz	r1, 800c33e <__sflush_r+0xae>
 800c30e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c312:	4299      	cmp	r1, r3
 800c314:	d002      	beq.n	800c31c <__sflush_r+0x8c>
 800c316:	4628      	mov	r0, r5
 800c318:	f7ff f9f6 	bl	800b708 <_free_r>
 800c31c:	2300      	movs	r3, #0
 800c31e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c320:	e00d      	b.n	800c33e <__sflush_r+0xae>
 800c322:	2301      	movs	r3, #1
 800c324:	4628      	mov	r0, r5
 800c326:	47b0      	blx	r6
 800c328:	4602      	mov	r2, r0
 800c32a:	1c50      	adds	r0, r2, #1
 800c32c:	d1c9      	bne.n	800c2c2 <__sflush_r+0x32>
 800c32e:	682b      	ldr	r3, [r5, #0]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d0c6      	beq.n	800c2c2 <__sflush_r+0x32>
 800c334:	2b1d      	cmp	r3, #29
 800c336:	d001      	beq.n	800c33c <__sflush_r+0xac>
 800c338:	2b16      	cmp	r3, #22
 800c33a:	d11e      	bne.n	800c37a <__sflush_r+0xea>
 800c33c:	602f      	str	r7, [r5, #0]
 800c33e:	2000      	movs	r0, #0
 800c340:	e022      	b.n	800c388 <__sflush_r+0xf8>
 800c342:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c346:	b21b      	sxth	r3, r3
 800c348:	e01b      	b.n	800c382 <__sflush_r+0xf2>
 800c34a:	690f      	ldr	r7, [r1, #16]
 800c34c:	2f00      	cmp	r7, #0
 800c34e:	d0f6      	beq.n	800c33e <__sflush_r+0xae>
 800c350:	0793      	lsls	r3, r2, #30
 800c352:	680e      	ldr	r6, [r1, #0]
 800c354:	bf08      	it	eq
 800c356:	694b      	ldreq	r3, [r1, #20]
 800c358:	600f      	str	r7, [r1, #0]
 800c35a:	bf18      	it	ne
 800c35c:	2300      	movne	r3, #0
 800c35e:	eba6 0807 	sub.w	r8, r6, r7
 800c362:	608b      	str	r3, [r1, #8]
 800c364:	f1b8 0f00 	cmp.w	r8, #0
 800c368:	dde9      	ble.n	800c33e <__sflush_r+0xae>
 800c36a:	6a21      	ldr	r1, [r4, #32]
 800c36c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c36e:	4643      	mov	r3, r8
 800c370:	463a      	mov	r2, r7
 800c372:	4628      	mov	r0, r5
 800c374:	47b0      	blx	r6
 800c376:	2800      	cmp	r0, #0
 800c378:	dc08      	bgt.n	800c38c <__sflush_r+0xfc>
 800c37a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c37e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c382:	81a3      	strh	r3, [r4, #12]
 800c384:	f04f 30ff 	mov.w	r0, #4294967295
 800c388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c38c:	4407      	add	r7, r0
 800c38e:	eba8 0800 	sub.w	r8, r8, r0
 800c392:	e7e7      	b.n	800c364 <__sflush_r+0xd4>
 800c394:	dfbffffe 	.word	0xdfbffffe

0800c398 <_fflush_r>:
 800c398:	b538      	push	{r3, r4, r5, lr}
 800c39a:	690b      	ldr	r3, [r1, #16]
 800c39c:	4605      	mov	r5, r0
 800c39e:	460c      	mov	r4, r1
 800c3a0:	b913      	cbnz	r3, 800c3a8 <_fflush_r+0x10>
 800c3a2:	2500      	movs	r5, #0
 800c3a4:	4628      	mov	r0, r5
 800c3a6:	bd38      	pop	{r3, r4, r5, pc}
 800c3a8:	b118      	cbz	r0, 800c3b2 <_fflush_r+0x1a>
 800c3aa:	6a03      	ldr	r3, [r0, #32]
 800c3ac:	b90b      	cbnz	r3, 800c3b2 <_fflush_r+0x1a>
 800c3ae:	f7fe f975 	bl	800a69c <__sinit>
 800c3b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d0f3      	beq.n	800c3a2 <_fflush_r+0xa>
 800c3ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c3bc:	07d0      	lsls	r0, r2, #31
 800c3be:	d404      	bmi.n	800c3ca <_fflush_r+0x32>
 800c3c0:	0599      	lsls	r1, r3, #22
 800c3c2:	d402      	bmi.n	800c3ca <_fflush_r+0x32>
 800c3c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3c6:	f7fe fb40 	bl	800aa4a <__retarget_lock_acquire_recursive>
 800c3ca:	4628      	mov	r0, r5
 800c3cc:	4621      	mov	r1, r4
 800c3ce:	f7ff ff5f 	bl	800c290 <__sflush_r>
 800c3d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c3d4:	07da      	lsls	r2, r3, #31
 800c3d6:	4605      	mov	r5, r0
 800c3d8:	d4e4      	bmi.n	800c3a4 <_fflush_r+0xc>
 800c3da:	89a3      	ldrh	r3, [r4, #12]
 800c3dc:	059b      	lsls	r3, r3, #22
 800c3de:	d4e1      	bmi.n	800c3a4 <_fflush_r+0xc>
 800c3e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3e2:	f7fe fb33 	bl	800aa4c <__retarget_lock_release_recursive>
 800c3e6:	e7dd      	b.n	800c3a4 <_fflush_r+0xc>

0800c3e8 <__swhatbuf_r>:
 800c3e8:	b570      	push	{r4, r5, r6, lr}
 800c3ea:	460c      	mov	r4, r1
 800c3ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3f0:	2900      	cmp	r1, #0
 800c3f2:	b096      	sub	sp, #88	@ 0x58
 800c3f4:	4615      	mov	r5, r2
 800c3f6:	461e      	mov	r6, r3
 800c3f8:	da0d      	bge.n	800c416 <__swhatbuf_r+0x2e>
 800c3fa:	89a3      	ldrh	r3, [r4, #12]
 800c3fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c400:	f04f 0100 	mov.w	r1, #0
 800c404:	bf14      	ite	ne
 800c406:	2340      	movne	r3, #64	@ 0x40
 800c408:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c40c:	2000      	movs	r0, #0
 800c40e:	6031      	str	r1, [r6, #0]
 800c410:	602b      	str	r3, [r5, #0]
 800c412:	b016      	add	sp, #88	@ 0x58
 800c414:	bd70      	pop	{r4, r5, r6, pc}
 800c416:	466a      	mov	r2, sp
 800c418:	f000 f8dc 	bl	800c5d4 <_fstat_r>
 800c41c:	2800      	cmp	r0, #0
 800c41e:	dbec      	blt.n	800c3fa <__swhatbuf_r+0x12>
 800c420:	9901      	ldr	r1, [sp, #4]
 800c422:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c426:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c42a:	4259      	negs	r1, r3
 800c42c:	4159      	adcs	r1, r3
 800c42e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c432:	e7eb      	b.n	800c40c <__swhatbuf_r+0x24>

0800c434 <__smakebuf_r>:
 800c434:	898b      	ldrh	r3, [r1, #12]
 800c436:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c438:	079d      	lsls	r5, r3, #30
 800c43a:	4606      	mov	r6, r0
 800c43c:	460c      	mov	r4, r1
 800c43e:	d507      	bpl.n	800c450 <__smakebuf_r+0x1c>
 800c440:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c444:	6023      	str	r3, [r4, #0]
 800c446:	6123      	str	r3, [r4, #16]
 800c448:	2301      	movs	r3, #1
 800c44a:	6163      	str	r3, [r4, #20]
 800c44c:	b003      	add	sp, #12
 800c44e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c450:	ab01      	add	r3, sp, #4
 800c452:	466a      	mov	r2, sp
 800c454:	f7ff ffc8 	bl	800c3e8 <__swhatbuf_r>
 800c458:	9f00      	ldr	r7, [sp, #0]
 800c45a:	4605      	mov	r5, r0
 800c45c:	4639      	mov	r1, r7
 800c45e:	4630      	mov	r0, r6
 800c460:	f7ff f9c6 	bl	800b7f0 <_malloc_r>
 800c464:	b948      	cbnz	r0, 800c47a <__smakebuf_r+0x46>
 800c466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c46a:	059a      	lsls	r2, r3, #22
 800c46c:	d4ee      	bmi.n	800c44c <__smakebuf_r+0x18>
 800c46e:	f023 0303 	bic.w	r3, r3, #3
 800c472:	f043 0302 	orr.w	r3, r3, #2
 800c476:	81a3      	strh	r3, [r4, #12]
 800c478:	e7e2      	b.n	800c440 <__smakebuf_r+0xc>
 800c47a:	89a3      	ldrh	r3, [r4, #12]
 800c47c:	6020      	str	r0, [r4, #0]
 800c47e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c482:	81a3      	strh	r3, [r4, #12]
 800c484:	9b01      	ldr	r3, [sp, #4]
 800c486:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c48a:	b15b      	cbz	r3, 800c4a4 <__smakebuf_r+0x70>
 800c48c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c490:	4630      	mov	r0, r6
 800c492:	f000 f8b1 	bl	800c5f8 <_isatty_r>
 800c496:	b128      	cbz	r0, 800c4a4 <__smakebuf_r+0x70>
 800c498:	89a3      	ldrh	r3, [r4, #12]
 800c49a:	f023 0303 	bic.w	r3, r3, #3
 800c49e:	f043 0301 	orr.w	r3, r3, #1
 800c4a2:	81a3      	strh	r3, [r4, #12]
 800c4a4:	89a3      	ldrh	r3, [r4, #12]
 800c4a6:	431d      	orrs	r5, r3
 800c4a8:	81a5      	strh	r5, [r4, #12]
 800c4aa:	e7cf      	b.n	800c44c <__smakebuf_r+0x18>

0800c4ac <__swbuf_r>:
 800c4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4ae:	460e      	mov	r6, r1
 800c4b0:	4614      	mov	r4, r2
 800c4b2:	4605      	mov	r5, r0
 800c4b4:	b118      	cbz	r0, 800c4be <__swbuf_r+0x12>
 800c4b6:	6a03      	ldr	r3, [r0, #32]
 800c4b8:	b90b      	cbnz	r3, 800c4be <__swbuf_r+0x12>
 800c4ba:	f7fe f8ef 	bl	800a69c <__sinit>
 800c4be:	69a3      	ldr	r3, [r4, #24]
 800c4c0:	60a3      	str	r3, [r4, #8]
 800c4c2:	89a3      	ldrh	r3, [r4, #12]
 800c4c4:	071a      	lsls	r2, r3, #28
 800c4c6:	d501      	bpl.n	800c4cc <__swbuf_r+0x20>
 800c4c8:	6923      	ldr	r3, [r4, #16]
 800c4ca:	b943      	cbnz	r3, 800c4de <__swbuf_r+0x32>
 800c4cc:	4621      	mov	r1, r4
 800c4ce:	4628      	mov	r0, r5
 800c4d0:	f000 f82a 	bl	800c528 <__swsetup_r>
 800c4d4:	b118      	cbz	r0, 800c4de <__swbuf_r+0x32>
 800c4d6:	f04f 37ff 	mov.w	r7, #4294967295
 800c4da:	4638      	mov	r0, r7
 800c4dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4de:	6823      	ldr	r3, [r4, #0]
 800c4e0:	6922      	ldr	r2, [r4, #16]
 800c4e2:	1a98      	subs	r0, r3, r2
 800c4e4:	6963      	ldr	r3, [r4, #20]
 800c4e6:	b2f6      	uxtb	r6, r6
 800c4e8:	4283      	cmp	r3, r0
 800c4ea:	4637      	mov	r7, r6
 800c4ec:	dc05      	bgt.n	800c4fa <__swbuf_r+0x4e>
 800c4ee:	4621      	mov	r1, r4
 800c4f0:	4628      	mov	r0, r5
 800c4f2:	f7ff ff51 	bl	800c398 <_fflush_r>
 800c4f6:	2800      	cmp	r0, #0
 800c4f8:	d1ed      	bne.n	800c4d6 <__swbuf_r+0x2a>
 800c4fa:	68a3      	ldr	r3, [r4, #8]
 800c4fc:	3b01      	subs	r3, #1
 800c4fe:	60a3      	str	r3, [r4, #8]
 800c500:	6823      	ldr	r3, [r4, #0]
 800c502:	1c5a      	adds	r2, r3, #1
 800c504:	6022      	str	r2, [r4, #0]
 800c506:	701e      	strb	r6, [r3, #0]
 800c508:	6962      	ldr	r2, [r4, #20]
 800c50a:	1c43      	adds	r3, r0, #1
 800c50c:	429a      	cmp	r2, r3
 800c50e:	d004      	beq.n	800c51a <__swbuf_r+0x6e>
 800c510:	89a3      	ldrh	r3, [r4, #12]
 800c512:	07db      	lsls	r3, r3, #31
 800c514:	d5e1      	bpl.n	800c4da <__swbuf_r+0x2e>
 800c516:	2e0a      	cmp	r6, #10
 800c518:	d1df      	bne.n	800c4da <__swbuf_r+0x2e>
 800c51a:	4621      	mov	r1, r4
 800c51c:	4628      	mov	r0, r5
 800c51e:	f7ff ff3b 	bl	800c398 <_fflush_r>
 800c522:	2800      	cmp	r0, #0
 800c524:	d0d9      	beq.n	800c4da <__swbuf_r+0x2e>
 800c526:	e7d6      	b.n	800c4d6 <__swbuf_r+0x2a>

0800c528 <__swsetup_r>:
 800c528:	b538      	push	{r3, r4, r5, lr}
 800c52a:	4b29      	ldr	r3, [pc, #164]	@ (800c5d0 <__swsetup_r+0xa8>)
 800c52c:	4605      	mov	r5, r0
 800c52e:	6818      	ldr	r0, [r3, #0]
 800c530:	460c      	mov	r4, r1
 800c532:	b118      	cbz	r0, 800c53c <__swsetup_r+0x14>
 800c534:	6a03      	ldr	r3, [r0, #32]
 800c536:	b90b      	cbnz	r3, 800c53c <__swsetup_r+0x14>
 800c538:	f7fe f8b0 	bl	800a69c <__sinit>
 800c53c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c540:	0719      	lsls	r1, r3, #28
 800c542:	d422      	bmi.n	800c58a <__swsetup_r+0x62>
 800c544:	06da      	lsls	r2, r3, #27
 800c546:	d407      	bmi.n	800c558 <__swsetup_r+0x30>
 800c548:	2209      	movs	r2, #9
 800c54a:	602a      	str	r2, [r5, #0]
 800c54c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c550:	81a3      	strh	r3, [r4, #12]
 800c552:	f04f 30ff 	mov.w	r0, #4294967295
 800c556:	e033      	b.n	800c5c0 <__swsetup_r+0x98>
 800c558:	0758      	lsls	r0, r3, #29
 800c55a:	d512      	bpl.n	800c582 <__swsetup_r+0x5a>
 800c55c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c55e:	b141      	cbz	r1, 800c572 <__swsetup_r+0x4a>
 800c560:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c564:	4299      	cmp	r1, r3
 800c566:	d002      	beq.n	800c56e <__swsetup_r+0x46>
 800c568:	4628      	mov	r0, r5
 800c56a:	f7ff f8cd 	bl	800b708 <_free_r>
 800c56e:	2300      	movs	r3, #0
 800c570:	6363      	str	r3, [r4, #52]	@ 0x34
 800c572:	89a3      	ldrh	r3, [r4, #12]
 800c574:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c578:	81a3      	strh	r3, [r4, #12]
 800c57a:	2300      	movs	r3, #0
 800c57c:	6063      	str	r3, [r4, #4]
 800c57e:	6923      	ldr	r3, [r4, #16]
 800c580:	6023      	str	r3, [r4, #0]
 800c582:	89a3      	ldrh	r3, [r4, #12]
 800c584:	f043 0308 	orr.w	r3, r3, #8
 800c588:	81a3      	strh	r3, [r4, #12]
 800c58a:	6923      	ldr	r3, [r4, #16]
 800c58c:	b94b      	cbnz	r3, 800c5a2 <__swsetup_r+0x7a>
 800c58e:	89a3      	ldrh	r3, [r4, #12]
 800c590:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c598:	d003      	beq.n	800c5a2 <__swsetup_r+0x7a>
 800c59a:	4621      	mov	r1, r4
 800c59c:	4628      	mov	r0, r5
 800c59e:	f7ff ff49 	bl	800c434 <__smakebuf_r>
 800c5a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5a6:	f013 0201 	ands.w	r2, r3, #1
 800c5aa:	d00a      	beq.n	800c5c2 <__swsetup_r+0x9a>
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	60a2      	str	r2, [r4, #8]
 800c5b0:	6962      	ldr	r2, [r4, #20]
 800c5b2:	4252      	negs	r2, r2
 800c5b4:	61a2      	str	r2, [r4, #24]
 800c5b6:	6922      	ldr	r2, [r4, #16]
 800c5b8:	b942      	cbnz	r2, 800c5cc <__swsetup_r+0xa4>
 800c5ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c5be:	d1c5      	bne.n	800c54c <__swsetup_r+0x24>
 800c5c0:	bd38      	pop	{r3, r4, r5, pc}
 800c5c2:	0799      	lsls	r1, r3, #30
 800c5c4:	bf58      	it	pl
 800c5c6:	6962      	ldrpl	r2, [r4, #20]
 800c5c8:	60a2      	str	r2, [r4, #8]
 800c5ca:	e7f4      	b.n	800c5b6 <__swsetup_r+0x8e>
 800c5cc:	2000      	movs	r0, #0
 800c5ce:	e7f7      	b.n	800c5c0 <__swsetup_r+0x98>
 800c5d0:	20000048 	.word	0x20000048

0800c5d4 <_fstat_r>:
 800c5d4:	b538      	push	{r3, r4, r5, lr}
 800c5d6:	4d07      	ldr	r5, [pc, #28]	@ (800c5f4 <_fstat_r+0x20>)
 800c5d8:	2300      	movs	r3, #0
 800c5da:	4604      	mov	r4, r0
 800c5dc:	4608      	mov	r0, r1
 800c5de:	4611      	mov	r1, r2
 800c5e0:	602b      	str	r3, [r5, #0]
 800c5e2:	f7f4 febe 	bl	8001362 <_fstat>
 800c5e6:	1c43      	adds	r3, r0, #1
 800c5e8:	d102      	bne.n	800c5f0 <_fstat_r+0x1c>
 800c5ea:	682b      	ldr	r3, [r5, #0]
 800c5ec:	b103      	cbz	r3, 800c5f0 <_fstat_r+0x1c>
 800c5ee:	6023      	str	r3, [r4, #0]
 800c5f0:	bd38      	pop	{r3, r4, r5, pc}
 800c5f2:	bf00      	nop
 800c5f4:	20000540 	.word	0x20000540

0800c5f8 <_isatty_r>:
 800c5f8:	b538      	push	{r3, r4, r5, lr}
 800c5fa:	4d06      	ldr	r5, [pc, #24]	@ (800c614 <_isatty_r+0x1c>)
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	4604      	mov	r4, r0
 800c600:	4608      	mov	r0, r1
 800c602:	602b      	str	r3, [r5, #0]
 800c604:	f7f4 febd 	bl	8001382 <_isatty>
 800c608:	1c43      	adds	r3, r0, #1
 800c60a:	d102      	bne.n	800c612 <_isatty_r+0x1a>
 800c60c:	682b      	ldr	r3, [r5, #0]
 800c60e:	b103      	cbz	r3, 800c612 <_isatty_r+0x1a>
 800c610:	6023      	str	r3, [r4, #0]
 800c612:	bd38      	pop	{r3, r4, r5, pc}
 800c614:	20000540 	.word	0x20000540

0800c618 <_sbrk_r>:
 800c618:	b538      	push	{r3, r4, r5, lr}
 800c61a:	4d06      	ldr	r5, [pc, #24]	@ (800c634 <_sbrk_r+0x1c>)
 800c61c:	2300      	movs	r3, #0
 800c61e:	4604      	mov	r4, r0
 800c620:	4608      	mov	r0, r1
 800c622:	602b      	str	r3, [r5, #0]
 800c624:	f7f4 fec6 	bl	80013b4 <_sbrk>
 800c628:	1c43      	adds	r3, r0, #1
 800c62a:	d102      	bne.n	800c632 <_sbrk_r+0x1a>
 800c62c:	682b      	ldr	r3, [r5, #0]
 800c62e:	b103      	cbz	r3, 800c632 <_sbrk_r+0x1a>
 800c630:	6023      	str	r3, [r4, #0]
 800c632:	bd38      	pop	{r3, r4, r5, pc}
 800c634:	20000540 	.word	0x20000540

0800c638 <__assert_func>:
 800c638:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c63a:	4614      	mov	r4, r2
 800c63c:	461a      	mov	r2, r3
 800c63e:	4b09      	ldr	r3, [pc, #36]	@ (800c664 <__assert_func+0x2c>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	4605      	mov	r5, r0
 800c644:	68d8      	ldr	r0, [r3, #12]
 800c646:	b954      	cbnz	r4, 800c65e <__assert_func+0x26>
 800c648:	4b07      	ldr	r3, [pc, #28]	@ (800c668 <__assert_func+0x30>)
 800c64a:	461c      	mov	r4, r3
 800c64c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c650:	9100      	str	r1, [sp, #0]
 800c652:	462b      	mov	r3, r5
 800c654:	4905      	ldr	r1, [pc, #20]	@ (800c66c <__assert_func+0x34>)
 800c656:	f000 f841 	bl	800c6dc <fiprintf>
 800c65a:	f000 f851 	bl	800c700 <abort>
 800c65e:	4b04      	ldr	r3, [pc, #16]	@ (800c670 <__assert_func+0x38>)
 800c660:	e7f4      	b.n	800c64c <__assert_func+0x14>
 800c662:	bf00      	nop
 800c664:	20000048 	.word	0x20000048
 800c668:	0800cac6 	.word	0x0800cac6
 800c66c:	0800ca98 	.word	0x0800ca98
 800c670:	0800ca8b 	.word	0x0800ca8b

0800c674 <_calloc_r>:
 800c674:	b570      	push	{r4, r5, r6, lr}
 800c676:	fba1 5402 	umull	r5, r4, r1, r2
 800c67a:	b93c      	cbnz	r4, 800c68c <_calloc_r+0x18>
 800c67c:	4629      	mov	r1, r5
 800c67e:	f7ff f8b7 	bl	800b7f0 <_malloc_r>
 800c682:	4606      	mov	r6, r0
 800c684:	b928      	cbnz	r0, 800c692 <_calloc_r+0x1e>
 800c686:	2600      	movs	r6, #0
 800c688:	4630      	mov	r0, r6
 800c68a:	bd70      	pop	{r4, r5, r6, pc}
 800c68c:	220c      	movs	r2, #12
 800c68e:	6002      	str	r2, [r0, #0]
 800c690:	e7f9      	b.n	800c686 <_calloc_r+0x12>
 800c692:	462a      	mov	r2, r5
 800c694:	4621      	mov	r1, r4
 800c696:	f7fe f948 	bl	800a92a <memset>
 800c69a:	e7f5      	b.n	800c688 <_calloc_r+0x14>

0800c69c <__ascii_mbtowc>:
 800c69c:	b082      	sub	sp, #8
 800c69e:	b901      	cbnz	r1, 800c6a2 <__ascii_mbtowc+0x6>
 800c6a0:	a901      	add	r1, sp, #4
 800c6a2:	b142      	cbz	r2, 800c6b6 <__ascii_mbtowc+0x1a>
 800c6a4:	b14b      	cbz	r3, 800c6ba <__ascii_mbtowc+0x1e>
 800c6a6:	7813      	ldrb	r3, [r2, #0]
 800c6a8:	600b      	str	r3, [r1, #0]
 800c6aa:	7812      	ldrb	r2, [r2, #0]
 800c6ac:	1e10      	subs	r0, r2, #0
 800c6ae:	bf18      	it	ne
 800c6b0:	2001      	movne	r0, #1
 800c6b2:	b002      	add	sp, #8
 800c6b4:	4770      	bx	lr
 800c6b6:	4610      	mov	r0, r2
 800c6b8:	e7fb      	b.n	800c6b2 <__ascii_mbtowc+0x16>
 800c6ba:	f06f 0001 	mvn.w	r0, #1
 800c6be:	e7f8      	b.n	800c6b2 <__ascii_mbtowc+0x16>

0800c6c0 <__ascii_wctomb>:
 800c6c0:	4603      	mov	r3, r0
 800c6c2:	4608      	mov	r0, r1
 800c6c4:	b141      	cbz	r1, 800c6d8 <__ascii_wctomb+0x18>
 800c6c6:	2aff      	cmp	r2, #255	@ 0xff
 800c6c8:	d904      	bls.n	800c6d4 <__ascii_wctomb+0x14>
 800c6ca:	228a      	movs	r2, #138	@ 0x8a
 800c6cc:	601a      	str	r2, [r3, #0]
 800c6ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c6d2:	4770      	bx	lr
 800c6d4:	700a      	strb	r2, [r1, #0]
 800c6d6:	2001      	movs	r0, #1
 800c6d8:	4770      	bx	lr
	...

0800c6dc <fiprintf>:
 800c6dc:	b40e      	push	{r1, r2, r3}
 800c6de:	b503      	push	{r0, r1, lr}
 800c6e0:	4601      	mov	r1, r0
 800c6e2:	ab03      	add	r3, sp, #12
 800c6e4:	4805      	ldr	r0, [pc, #20]	@ (800c6fc <fiprintf+0x20>)
 800c6e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6ea:	6800      	ldr	r0, [r0, #0]
 800c6ec:	9301      	str	r3, [sp, #4]
 800c6ee:	f7ff fcb7 	bl	800c060 <_vfiprintf_r>
 800c6f2:	b002      	add	sp, #8
 800c6f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c6f8:	b003      	add	sp, #12
 800c6fa:	4770      	bx	lr
 800c6fc:	20000048 	.word	0x20000048

0800c700 <abort>:
 800c700:	b508      	push	{r3, lr}
 800c702:	2006      	movs	r0, #6
 800c704:	f000 f82c 	bl	800c760 <raise>
 800c708:	2001      	movs	r0, #1
 800c70a:	f7f4 fdf6 	bl	80012fa <_exit>

0800c70e <_raise_r>:
 800c70e:	291f      	cmp	r1, #31
 800c710:	b538      	push	{r3, r4, r5, lr}
 800c712:	4605      	mov	r5, r0
 800c714:	460c      	mov	r4, r1
 800c716:	d904      	bls.n	800c722 <_raise_r+0x14>
 800c718:	2316      	movs	r3, #22
 800c71a:	6003      	str	r3, [r0, #0]
 800c71c:	f04f 30ff 	mov.w	r0, #4294967295
 800c720:	bd38      	pop	{r3, r4, r5, pc}
 800c722:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c724:	b112      	cbz	r2, 800c72c <_raise_r+0x1e>
 800c726:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c72a:	b94b      	cbnz	r3, 800c740 <_raise_r+0x32>
 800c72c:	4628      	mov	r0, r5
 800c72e:	f000 f831 	bl	800c794 <_getpid_r>
 800c732:	4622      	mov	r2, r4
 800c734:	4601      	mov	r1, r0
 800c736:	4628      	mov	r0, r5
 800c738:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c73c:	f000 b818 	b.w	800c770 <_kill_r>
 800c740:	2b01      	cmp	r3, #1
 800c742:	d00a      	beq.n	800c75a <_raise_r+0x4c>
 800c744:	1c59      	adds	r1, r3, #1
 800c746:	d103      	bne.n	800c750 <_raise_r+0x42>
 800c748:	2316      	movs	r3, #22
 800c74a:	6003      	str	r3, [r0, #0]
 800c74c:	2001      	movs	r0, #1
 800c74e:	e7e7      	b.n	800c720 <_raise_r+0x12>
 800c750:	2100      	movs	r1, #0
 800c752:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c756:	4620      	mov	r0, r4
 800c758:	4798      	blx	r3
 800c75a:	2000      	movs	r0, #0
 800c75c:	e7e0      	b.n	800c720 <_raise_r+0x12>
	...

0800c760 <raise>:
 800c760:	4b02      	ldr	r3, [pc, #8]	@ (800c76c <raise+0xc>)
 800c762:	4601      	mov	r1, r0
 800c764:	6818      	ldr	r0, [r3, #0]
 800c766:	f7ff bfd2 	b.w	800c70e <_raise_r>
 800c76a:	bf00      	nop
 800c76c:	20000048 	.word	0x20000048

0800c770 <_kill_r>:
 800c770:	b538      	push	{r3, r4, r5, lr}
 800c772:	4d07      	ldr	r5, [pc, #28]	@ (800c790 <_kill_r+0x20>)
 800c774:	2300      	movs	r3, #0
 800c776:	4604      	mov	r4, r0
 800c778:	4608      	mov	r0, r1
 800c77a:	4611      	mov	r1, r2
 800c77c:	602b      	str	r3, [r5, #0]
 800c77e:	f7f4 fdac 	bl	80012da <_kill>
 800c782:	1c43      	adds	r3, r0, #1
 800c784:	d102      	bne.n	800c78c <_kill_r+0x1c>
 800c786:	682b      	ldr	r3, [r5, #0]
 800c788:	b103      	cbz	r3, 800c78c <_kill_r+0x1c>
 800c78a:	6023      	str	r3, [r4, #0]
 800c78c:	bd38      	pop	{r3, r4, r5, pc}
 800c78e:	bf00      	nop
 800c790:	20000540 	.word	0x20000540

0800c794 <_getpid_r>:
 800c794:	f7f4 bd99 	b.w	80012ca <_getpid>

0800c798 <_init>:
 800c798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c79a:	bf00      	nop
 800c79c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c79e:	bc08      	pop	{r3}
 800c7a0:	469e      	mov	lr, r3
 800c7a2:	4770      	bx	lr

0800c7a4 <_fini>:
 800c7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7a6:	bf00      	nop
 800c7a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7aa:	bc08      	pop	{r3}
 800c7ac:	469e      	mov	lr, r3
 800c7ae:	4770      	bx	lr
