

================================================================
== Vitis HLS Report for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat'
================================================================
* Date:           Tue Jun 24 19:14:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.132 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      802|  30.000 ns|  8.020 us|    3|  802|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_col_zxi2mat  |        1|      800|         2|          1|          1|  1 ~ 800|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.13>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_last = alloca i32 1"   --->   Operation 6 'alloca' 'axi_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_data = alloca i32 1"   --->   Operation 7 'alloca' 'axi_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %vid_inR_V_data_V, i1 %vid_inR_V_keep_V, i1 %vid_inR_V_strb_V, i1 %vid_inR_V_user_V, i1 %vid_inR_V_last_V, i1 %vid_inR_V_id_V, i1 %vid_inR_V_dest_V, void @empty_10"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vid_inR_V_data_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_keep_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_strb_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_user_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_last_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_id_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_dest_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgR_in_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read14 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1"   --->   Operation 17 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_last_11_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_11"   --->   Operation 18 'read' 'axi_last_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%axi_data_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %axi_data_9"   --->   Operation 19 'read' 'axi_data_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%start_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_6"   --->   Operation 20 'read' 'start_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %axi_data_9_read, i8 %axi_data"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 %axi_last_11_read, i1 %axi_last"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body11"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%last = phi i1 %axi_last_6, void %if.end16, i1 0, void %newFuncRoot"   --->   Operation 25 'phi' 'last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%start = phi i1 0, void %if.end16, i1 %start_6_read, void %newFuncRoot"   --->   Operation 26 'phi' 'start' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_11 = load i10 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133]   --->   Operation 27 'load' 'j_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%icmp_ln133 = icmp_eq  i10 %j_11, i10 %p_read14" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133]   --->   Operation 28 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 800, i64 0"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%j_12 = add i10 %j_11, i10 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133]   --->   Operation 30 'add' 'j_12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %for.body11.split, void %loop_last_hunt.loopexit.exitStub" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133]   --->   Operation 31 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_84" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:136]   --->   Operation 32 'specpipeline' 'specpipeline_ln136' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133]   --->   Operation 33 'specloopname' 'specloopname_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%or_ln139 = or i1 %start, i1 %last" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:139]   --->   Operation 34 'or' 'or_ln139' <Predicate = (!icmp_ln133)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %or_ln139, void %if.else, void %if.end16" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:139]   --->   Operation 35 'br' 'br_ln139' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = read i14 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %vid_inR_V_data_V, i1 %vid_inR_V_keep_V, i1 %vid_inR_V_strb_V, i1 %vid_inR_V_user_V, i1 %vid_inR_V_last_V, i1 %vid_inR_V_id_V, i1 %vid_inR_V_dest_V" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:142]   --->   Operation 36 'read' 'empty' <Predicate = (!icmp_ln133 & !or_ln139)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%axi_data_1 = extractvalue i14 %empty" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:142]   --->   Operation 37 'extractvalue' 'axi_data_1' <Predicate = (!icmp_ln133 & !or_ln139)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%axi_last_4 = extractvalue i14 %empty" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:142]   --->   Operation 38 'extractvalue' 'axi_last_4' <Predicate = (!icmp_ln133 & !or_ln139)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln142 = store i8 %axi_data_1, i8 %axi_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:142]   --->   Operation 39 'store' 'store_ln142' <Predicate = (!icmp_ln133 & !or_ln139)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln142 = store i1 %axi_last_4, i1 %axi_last" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:142]   --->   Operation 40 'store' 'store_ln142' <Predicate = (!icmp_ln133 & !or_ln139)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end16"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln133 & !or_ln139)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln133 = store i10 %j_12, i10 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133]   --->   Operation 42 'store' 'store_ln133' <Predicate = (!icmp_ln133)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.body11" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:133]   --->   Operation 43 'br' 'br_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%axi_data_load = load i8 %axi_data"   --->   Operation 47 'load' 'axi_data_load' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %last_out, i1 %last"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %axi_data_10_out, i8 %axi_data_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%axi_last_6 = load i1 %axi_last"   --->   Operation 44 'load' 'axi_last_6' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%axi_data_2 = load i8 %axi_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:155]   --->   Operation 45 'load' 'axi_data_2' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %imgR_in_data, i8 %axi_data_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:155]   --->   Operation 46 'write' 'write_ln553' <Predicate = (!icmp_ln133)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ start_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_data_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_last_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgR_in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vid_inR_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inR_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inR_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inR_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inR_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inR_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inR_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ last_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axi_data_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 010]
axi_last                (alloca             ) [ 011]
axi_data                (alloca             ) [ 011]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
p_read14                (read               ) [ 000]
axi_last_11_read        (read               ) [ 000]
axi_data_9_read         (read               ) [ 000]
start_6_read            (read               ) [ 000]
store_ln0               (store              ) [ 000]
store_ln0               (store              ) [ 000]
store_ln0               (store              ) [ 000]
br_ln0                  (br                 ) [ 000]
last                    (phi                ) [ 010]
start                   (phi                ) [ 010]
j_11                    (load               ) [ 000]
icmp_ln133              (icmp               ) [ 011]
speclooptripcount_ln0   (speclooptripcount  ) [ 000]
j_12                    (add                ) [ 000]
br_ln133                (br                 ) [ 000]
specpipeline_ln136      (specpipeline       ) [ 000]
specloopname_ln133      (specloopname       ) [ 000]
or_ln139                (or                 ) [ 010]
br_ln139                (br                 ) [ 000]
empty                   (read               ) [ 000]
axi_data_1              (extractvalue       ) [ 000]
axi_last_4              (extractvalue       ) [ 000]
store_ln142             (store              ) [ 000]
store_ln142             (store              ) [ 000]
br_ln0                  (br                 ) [ 000]
store_ln133             (store              ) [ 000]
br_ln133                (br                 ) [ 010]
axi_last_6              (load               ) [ 010]
axi_data_2              (load               ) [ 000]
write_ln553             (write              ) [ 000]
axi_data_load           (load               ) [ 000]
write_ln0               (write              ) [ 000]
write_ln0               (write              ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axi_data_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axi_last_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_last_11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imgR_in_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgR_in_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vid_inR_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vid_inR_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="vid_inR_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vid_inR_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="vid_inR_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="vid_inR_V_id_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="vid_inR_V_dest_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="last_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="axi_data_10_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_10_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_82"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_83"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="j_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="axi_last_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="axi_data_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read14_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="10" slack="0"/>
<pin id="97" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="axi_last_11_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_last_11_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="axi_data_9_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_data_9_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="start_6_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_6_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="empty_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="0" index="3" bw="1" slack="0"/>
<pin id="123" dir="0" index="4" bw="1" slack="0"/>
<pin id="124" dir="0" index="5" bw="1" slack="0"/>
<pin id="125" dir="0" index="6" bw="1" slack="0"/>
<pin id="126" dir="0" index="7" bw="1" slack="0"/>
<pin id="127" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln553_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln553/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln0_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1005" name="last_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="159" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="last (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="last_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last/1 "/>
</bind>
</comp>

<comp id="168" class="1005" name="start_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="start_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="start/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="10" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="j_11_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_11/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln133_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_12_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_12/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="or_ln139_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln139/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="axi_data_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="axi_data_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="axi_last_4_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="axi_last_4/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln142_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln142_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln133_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="10" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="axi_last_6_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_6/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="axi_data_2_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_2/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="axi_data_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_load/1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="j_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="256" class="1005" name="axi_last_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last "/>
</bind>
</comp>

<comp id="263" class="1005" name="axi_data_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="axi_data "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln133_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln133 "/>
</bind>
</comp>

<comp id="278" class="1005" name="axi_last_6_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="74" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="78" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="80" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="143" pin=2"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="112" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="106" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="100" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="94" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="194" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="171" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="160" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="118" pin="8"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="118" pin="8"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="215" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="219" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="203" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="252"><net_src comp="82" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="259"><net_src comp="86" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="266"><net_src comp="90" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="274"><net_src comp="197" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="238" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="160" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgR_in_data | {2 }
	Port: last_out | {1 }
	Port: axi_data_10_out | {1 }
 - Input state : 
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat : start_6 | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat : axi_data_9 | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat : axi_last_11 | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat : p_read1 | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat : vid_inR_V_data_V | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat : vid_inR_V_keep_V | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat : vid_inR_V_strb_V | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat : vid_inR_V_user_V | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat : vid_inR_V_last_V | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat : vid_inR_V_id_V | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat : vid_inR_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		last : 1
		start : 1
		j_11 : 1
		icmp_ln133 : 2
		j_12 : 2
		br_ln133 : 3
		or_ln139 : 2
		br_ln139 : 2
		store_ln142 : 1
		store_ln142 : 1
		store_ln133 : 3
		axi_data_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		write_ln553 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln133_fu_197      |    0    |    13   |
|----------|------------------------------|---------|---------|
|    add   |          j_12_fu_203         |    0    |    13   |
|----------|------------------------------|---------|---------|
|    or    |        or_ln139_fu_209       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |      p_read14_read_fu_94     |    0    |    0    |
|          | axi_last_11_read_read_fu_100 |    0    |    0    |
|   read   |  axi_data_9_read_read_fu_106 |    0    |    0    |
|          |   start_6_read_read_fu_112   |    0    |    0    |
|          |       empty_read_fu_118      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   write_ln553_write_fu_136   |    0    |    0    |
|   write  |    write_ln0_write_fu_143    |    0    |    0    |
|          |    write_ln0_write_fu_150    |    0    |    0    |
|----------|------------------------------|---------|---------|
|extractvalue|       axi_data_1_fu_215      |    0    |    0    |
|          |       axi_last_4_fu_219      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    28   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| axi_data_reg_263 |    8   |
|axi_last_6_reg_278|    1   |
| axi_last_reg_256 |    1   |
|icmp_ln133_reg_271|    1   |
|     j_reg_249    |   10   |
|   last_reg_157   |    1   |
|   start_reg_168  |    1   |
+------------------+--------+
|       Total      |   23   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   23   |    -   |
+-----------+--------+--------+
|   Total   |   23   |   28   |
+-----------+--------+--------+
