--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
3 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! nit/alien_2_alive_next_and000110  SLICE_X20Y20.X    SLICE_X22Y21.F4  !
 ! nit/alien_2_alive_next_and000110  SLICE_X20Y20.X    SLICE_X22Y20.F4  !
 ! nit/alien_2_alive_next_and000124  SLICE_X23Y20.Y    SLICE_X22Y20.F2  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 68501 paths analyzed, 953 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.252ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_alive_reg (SLICE_X21Y19.CE), 4794 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.252ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X26Y8.G2       net (fanout=33)       2.150   vga_sync_unit/v_count_reg<1>
    SLICE_X26Y8.Y        Tilo                  0.660   N100
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X26Y8.F4       net (fanout=2)        0.042   graph_unit/Msub_rom_addr_alien_cy<1>
    SLICE_X26Y8.X        Tilo                  0.660   N100
                                                       graph_unit/Mrom_rom_data_alien21_SW2
    SLICE_X26Y11.G1      net (fanout=1)        0.358   N100
    SLICE_X26Y11.Y       Tilo                  0.660   N78
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X27Y11.F2      net (fanout=2)        0.105   graph_unit/Mrom_rom_data_alien2
    SLICE_X27Y11.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_alien_4_f5
                                                       graph_unit/Mmux_rom_bit_alien_51
                                                       graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X27Y10.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X27Y10.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y14.F1      net (fanout=1)        0.609   graph_unit/rom_bit_alien
    SLICE_X27Y14.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X21Y20.F4      net (fanout=6)        0.833   graph_unit/rd_alien_1_on
    SLICE_X21Y20.X       Tilo                  0.612   graph_unit/alien_hits_counter_reg_and0000
                                                       graph_unit/alien_hits_counter_reg_and00001
    SLICE_X23Y20.G2      net (fanout=6)        0.680   graph_unit/alien_hits_counter_reg_and0000
    SLICE_X23Y20.Y       Tilo                  0.612   graph_unit/alien_alive_reg_not0001
                                                       graph_unit/alien_2_alive_next_and000124
    SLICE_X22Y21.F2      net (fanout=4)        0.119   graph_unit/alien_2_alive_next_and000124
    SLICE_X22Y21.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and00013
                                                       graph_unit/alien_2_alive_next_and00013
    SLICE_X20Y20.F4      net (fanout=1)        0.304   graph_unit/alien_2_alive_next_and00013
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000110
                                                       graph_unit/alien_2_alive_next_and000110
    SLICE_X23Y20.F1      net (fanout=4)        0.547   graph_unit/alien_2_alive_next_and000110
    SLICE_X23Y20.X       Tilo                  0.612   graph_unit/alien_alive_reg_not0001
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X21Y19.CE      net (fanout=1)        0.497   graph_unit/alien_alive_reg_not0001
    SLICE_X21Y19.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.252ns (8.008ns logic, 6.244ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.231ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X26Y8.G2       net (fanout=33)       2.150   vga_sync_unit/v_count_reg<1>
    SLICE_X26Y8.Y        Tilo                  0.660   N100
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X26Y8.F4       net (fanout=2)        0.042   graph_unit/Msub_rom_addr_alien_cy<1>
    SLICE_X26Y8.X        Tilo                  0.660   N100
                                                       graph_unit/Mrom_rom_data_alien21_SW2
    SLICE_X26Y11.G1      net (fanout=1)        0.358   N100
    SLICE_X26Y11.Y       Tilo                  0.660   N78
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X27Y10.G2      net (fanout=2)        0.084   graph_unit/Mrom_rom_data_alien2
    SLICE_X27Y10.F5      Tif5                  0.759   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_5
                                                       graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X27Y10.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X27Y10.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y14.F1      net (fanout=1)        0.609   graph_unit/rom_bit_alien
    SLICE_X27Y14.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X21Y20.F4      net (fanout=6)        0.833   graph_unit/rd_alien_1_on
    SLICE_X21Y20.X       Tilo                  0.612   graph_unit/alien_hits_counter_reg_and0000
                                                       graph_unit/alien_hits_counter_reg_and00001
    SLICE_X23Y20.G2      net (fanout=6)        0.680   graph_unit/alien_hits_counter_reg_and0000
    SLICE_X23Y20.Y       Tilo                  0.612   graph_unit/alien_alive_reg_not0001
                                                       graph_unit/alien_2_alive_next_and000124
    SLICE_X22Y21.F2      net (fanout=4)        0.119   graph_unit/alien_2_alive_next_and000124
    SLICE_X22Y21.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and00013
                                                       graph_unit/alien_2_alive_next_and00013
    SLICE_X20Y20.F4      net (fanout=1)        0.304   graph_unit/alien_2_alive_next_and00013
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000110
                                                       graph_unit/alien_2_alive_next_and000110
    SLICE_X23Y20.F1      net (fanout=4)        0.547   graph_unit/alien_2_alive_next_and000110
    SLICE_X23Y20.X       Tilo                  0.612   graph_unit/alien_alive_reg_not0001
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X21Y19.CE      net (fanout=1)        0.497   graph_unit/alien_alive_reg_not0001
    SLICE_X21Y19.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.231ns (8.008ns logic, 6.223ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.129ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.020 - 0.022)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X26Y8.G1       net (fanout=30)       2.027   vga_sync_unit/v_count_reg<2>
    SLICE_X26Y8.Y        Tilo                  0.660   N100
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X26Y8.F4       net (fanout=2)        0.042   graph_unit/Msub_rom_addr_alien_cy<1>
    SLICE_X26Y8.X        Tilo                  0.660   N100
                                                       graph_unit/Mrom_rom_data_alien21_SW2
    SLICE_X26Y11.G1      net (fanout=1)        0.358   N100
    SLICE_X26Y11.Y       Tilo                  0.660   N78
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X27Y11.F2      net (fanout=2)        0.105   graph_unit/Mrom_rom_data_alien2
    SLICE_X27Y11.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_alien_4_f5
                                                       graph_unit/Mmux_rom_bit_alien_51
                                                       graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X27Y10.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X27Y10.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y14.F1      net (fanout=1)        0.609   graph_unit/rom_bit_alien
    SLICE_X27Y14.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X21Y20.F4      net (fanout=6)        0.833   graph_unit/rd_alien_1_on
    SLICE_X21Y20.X       Tilo                  0.612   graph_unit/alien_hits_counter_reg_and0000
                                                       graph_unit/alien_hits_counter_reg_and00001
    SLICE_X23Y20.G2      net (fanout=6)        0.680   graph_unit/alien_hits_counter_reg_and0000
    SLICE_X23Y20.Y       Tilo                  0.612   graph_unit/alien_alive_reg_not0001
                                                       graph_unit/alien_2_alive_next_and000124
    SLICE_X22Y21.F2      net (fanout=4)        0.119   graph_unit/alien_2_alive_next_and000124
    SLICE_X22Y21.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and00013
                                                       graph_unit/alien_2_alive_next_and00013
    SLICE_X20Y20.F4      net (fanout=1)        0.304   graph_unit/alien_2_alive_next_and00013
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000110
                                                       graph_unit/alien_2_alive_next_and000110
    SLICE_X23Y20.F1      net (fanout=4)        0.547   graph_unit/alien_2_alive_next_and000110
    SLICE_X23Y20.X       Tilo                  0.612   graph_unit/alien_alive_reg_not0001
                                                       graph_unit/alien_alive_reg_not00011
    SLICE_X21Y19.CE      net (fanout=1)        0.497   graph_unit/alien_alive_reg_not0001
    SLICE_X21Y19.CLK     Tceck                 0.483   graph_unit/alien_alive_reg
                                                       graph_unit/alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.129ns (8.008ns logic, 6.121ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_2_alive_reg (SLICE_X20Y22.CE), 4784 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.114ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X26Y8.G2       net (fanout=33)       2.150   vga_sync_unit/v_count_reg<1>
    SLICE_X26Y8.Y        Tilo                  0.660   N100
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X26Y8.F4       net (fanout=2)        0.042   graph_unit/Msub_rom_addr_alien_cy<1>
    SLICE_X26Y8.X        Tilo                  0.660   N100
                                                       graph_unit/Mrom_rom_data_alien21_SW2
    SLICE_X26Y11.G1      net (fanout=1)        0.358   N100
    SLICE_X26Y11.Y       Tilo                  0.660   N78
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X27Y11.F2      net (fanout=2)        0.105   graph_unit/Mrom_rom_data_alien2
    SLICE_X27Y11.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_alien_4_f5
                                                       graph_unit/Mmux_rom_bit_alien_51
                                                       graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X27Y10.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X27Y10.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y14.F1      net (fanout=1)        0.609   graph_unit/rom_bit_alien
    SLICE_X27Y14.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X21Y20.F4      net (fanout=6)        0.833   graph_unit/rd_alien_1_on
    SLICE_X21Y20.X       Tilo                  0.612   graph_unit/alien_hits_counter_reg_and0000
                                                       graph_unit/alien_hits_counter_reg_and00001
    SLICE_X23Y20.G2      net (fanout=6)        0.680   graph_unit/alien_hits_counter_reg_and0000
    SLICE_X23Y20.Y       Tilo                  0.612   graph_unit/alien_alive_reg_not0001
                                                       graph_unit/alien_2_alive_next_and000124
    SLICE_X22Y21.F2      net (fanout=4)        0.119   graph_unit/alien_2_alive_next_and000124
    SLICE_X22Y21.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and00013
                                                       graph_unit/alien_2_alive_next_and00013
    SLICE_X20Y20.F4      net (fanout=1)        0.304   graph_unit/alien_2_alive_next_and00013
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000110
                                                       graph_unit/alien_2_alive_next_and000110
    SLICE_X20Y21.F1      net (fanout=4)        0.116   graph_unit/alien_2_alive_next_and000110
    SLICE_X20Y21.X       Tilo                  0.660   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X20Y22.CE      net (fanout=1)        0.742   graph_unit/alien_2_alive_reg_not0001
    SLICE_X20Y22.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.114ns (8.056ns logic, 6.058ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.093ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X26Y8.G2       net (fanout=33)       2.150   vga_sync_unit/v_count_reg<1>
    SLICE_X26Y8.Y        Tilo                  0.660   N100
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X26Y8.F4       net (fanout=2)        0.042   graph_unit/Msub_rom_addr_alien_cy<1>
    SLICE_X26Y8.X        Tilo                  0.660   N100
                                                       graph_unit/Mrom_rom_data_alien21_SW2
    SLICE_X26Y11.G1      net (fanout=1)        0.358   N100
    SLICE_X26Y11.Y       Tilo                  0.660   N78
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X27Y10.G2      net (fanout=2)        0.084   graph_unit/Mrom_rom_data_alien2
    SLICE_X27Y10.F5      Tif5                  0.759   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_5
                                                       graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X27Y10.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X27Y10.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y14.F1      net (fanout=1)        0.609   graph_unit/rom_bit_alien
    SLICE_X27Y14.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X21Y20.F4      net (fanout=6)        0.833   graph_unit/rd_alien_1_on
    SLICE_X21Y20.X       Tilo                  0.612   graph_unit/alien_hits_counter_reg_and0000
                                                       graph_unit/alien_hits_counter_reg_and00001
    SLICE_X23Y20.G2      net (fanout=6)        0.680   graph_unit/alien_hits_counter_reg_and0000
    SLICE_X23Y20.Y       Tilo                  0.612   graph_unit/alien_alive_reg_not0001
                                                       graph_unit/alien_2_alive_next_and000124
    SLICE_X22Y21.F2      net (fanout=4)        0.119   graph_unit/alien_2_alive_next_and000124
    SLICE_X22Y21.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and00013
                                                       graph_unit/alien_2_alive_next_and00013
    SLICE_X20Y20.F4      net (fanout=1)        0.304   graph_unit/alien_2_alive_next_and00013
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000110
                                                       graph_unit/alien_2_alive_next_and000110
    SLICE_X20Y21.F1      net (fanout=4)        0.116   graph_unit/alien_2_alive_next_and000110
    SLICE_X20Y21.X       Tilo                  0.660   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X20Y22.CE      net (fanout=1)        0.742   graph_unit/alien_2_alive_reg_not0001
    SLICE_X20Y22.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.093ns (8.056ns logic, 6.037ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/alien_2_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.991ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.037 - 0.039)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/alien_2_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X26Y8.G1       net (fanout=30)       2.027   vga_sync_unit/v_count_reg<2>
    SLICE_X26Y8.Y        Tilo                  0.660   N100
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X26Y8.F4       net (fanout=2)        0.042   graph_unit/Msub_rom_addr_alien_cy<1>
    SLICE_X26Y8.X        Tilo                  0.660   N100
                                                       graph_unit/Mrom_rom_data_alien21_SW2
    SLICE_X26Y11.G1      net (fanout=1)        0.358   N100
    SLICE_X26Y11.Y       Tilo                  0.660   N78
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X27Y11.F2      net (fanout=2)        0.105   graph_unit/Mrom_rom_data_alien2
    SLICE_X27Y11.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_alien_4_f5
                                                       graph_unit/Mmux_rom_bit_alien_51
                                                       graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X27Y10.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X27Y10.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y14.F1      net (fanout=1)        0.609   graph_unit/rom_bit_alien
    SLICE_X27Y14.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X21Y20.F4      net (fanout=6)        0.833   graph_unit/rd_alien_1_on
    SLICE_X21Y20.X       Tilo                  0.612   graph_unit/alien_hits_counter_reg_and0000
                                                       graph_unit/alien_hits_counter_reg_and00001
    SLICE_X23Y20.G2      net (fanout=6)        0.680   graph_unit/alien_hits_counter_reg_and0000
    SLICE_X23Y20.Y       Tilo                  0.612   graph_unit/alien_alive_reg_not0001
                                                       graph_unit/alien_2_alive_next_and000124
    SLICE_X22Y21.F2      net (fanout=4)        0.119   graph_unit/alien_2_alive_next_and000124
    SLICE_X22Y21.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and00013
                                                       graph_unit/alien_2_alive_next_and00013
    SLICE_X20Y20.F4      net (fanout=1)        0.304   graph_unit/alien_2_alive_next_and00013
    SLICE_X20Y20.X       Tilo                  0.660   graph_unit/alien_2_alive_next_and000110
                                                       graph_unit/alien_2_alive_next_and000110
    SLICE_X20Y21.F1      net (fanout=4)        0.116   graph_unit/alien_2_alive_next_and000110
    SLICE_X20Y21.X       Tilo                  0.660   graph_unit/alien_2_alive_reg_not0001
                                                       graph_unit/alien_2_alive_reg_not00011
    SLICE_X20Y22.CE      net (fanout=1)        0.742   graph_unit/alien_2_alive_reg_not0001
    SLICE_X20Y22.CLK     Tceck                 0.483   graph_unit/alien_2_alive_reg
                                                       graph_unit/alien_2_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.991ns (8.056ns logic, 5.935ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X22Y23.F3), 1068 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.335ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.034 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X24Y0.G2       net (fanout=33)       2.808   vga_sync_unit/v_count_reg<1>
    SLICE_X24Y0.Y        Tilo                  0.660   graph_unit/Msub_rom_addr_ship_cy<2>
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X24Y0.F4       net (fanout=4)        0.045   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X24Y0.X        Tilo                  0.660   graph_unit/Msub_rom_addr_ship_cy<2>
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11
    SLICE_X26Y1.F2       net (fanout=4)        0.383   graph_unit/Msub_rom_addr_ship_cy<2>
    SLICE_X26Y1.X        Tilo                  0.660   graph_unit/N26
                                                       graph_unit/Mrom_rom_data_ship_rom0000111211
    SLICE_X26Y2.F3       net (fanout=5)        0.796   graph_unit/N26
    SLICE_X26Y2.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00009
                                                       graph_unit/Mrom_rom_data_ship_rom000091
    SLICE_X24Y5.G1       net (fanout=1)        0.631   graph_unit/Mrom_rom_data_ship_rom00009
    SLICE_X24Y5.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_F
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X20Y13.G2      net (fanout=1)        0.848   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X20Y13.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X20Y13.F3      net (fanout=1)        0.020   graph_unit/rd_ship_on_and0000110/O
    SLICE_X20Y13.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X22Y23.G3      net (fanout=5)        0.821   graph_unit/rd_ship_on
    SLICE_X22Y23.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>327_SW1
    SLICE_X22Y23.F3      net (fanout=1)        0.020   rgb_next<0>327_SW1/O
    SLICE_X22Y23.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.335ns (6.963ns logic, 6.372ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.318ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.034 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X24Y0.G2       net (fanout=33)       2.808   vga_sync_unit/v_count_reg<1>
    SLICE_X24Y0.Y        Tilo                  0.660   graph_unit/Msub_rom_addr_ship_cy<2>
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X26Y1.G4       net (fanout=4)        0.360   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X26Y1.Y        Tilo                  0.660   graph_unit/N26
                                                       graph_unit/Msub_rom_addr_ship_xor<2>11
    SLICE_X26Y1.F3       net (fanout=5)        0.051   graph_unit/rom_addr_ship<2>
    SLICE_X26Y1.X        Tilo                  0.660   graph_unit/N26
                                                       graph_unit/Mrom_rom_data_ship_rom0000111211
    SLICE_X26Y2.F3       net (fanout=5)        0.796   graph_unit/N26
    SLICE_X26Y2.X        Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom00009
                                                       graph_unit/Mrom_rom_data_ship_rom000091
    SLICE_X24Y5.G1       net (fanout=1)        0.631   graph_unit/Mrom_rom_data_ship_rom00009
    SLICE_X24Y5.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_F
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X20Y13.G2      net (fanout=1)        0.848   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X20Y13.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X20Y13.F3      net (fanout=1)        0.020   graph_unit/rd_ship_on_and0000110/O
    SLICE_X20Y13.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X22Y23.G3      net (fanout=5)        0.821   graph_unit/rd_ship_on
    SLICE_X22Y23.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>327_SW1
    SLICE_X22Y23.F3      net (fanout=1)        0.020   rgb_next<0>327_SW1/O
    SLICE_X22Y23.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.318ns (6.963ns logic, 6.355ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.166ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.034 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X24Y0.G2       net (fanout=33)       2.808   vga_sync_unit/v_count_reg<1>
    SLICE_X24Y0.Y        Tilo                  0.660   graph_unit/Msub_rom_addr_ship_cy<2>
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X24Y0.F4       net (fanout=4)        0.045   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X24Y0.X        Tilo                  0.660   graph_unit/Msub_rom_addr_ship_cy<2>
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11
    SLICE_X24Y2.F1       net (fanout=4)        0.387   graph_unit/Msub_rom_addr_ship_cy<2>
    SLICE_X24Y2.X        Tilo                  0.660   N124
                                                       graph_unit/Mrom_rom_data_ship_rom000011111_SW0
    SLICE_X27Y2.G2       net (fanout=1)        0.347   N124
    SLICE_X27Y2.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Mrom_rom_data_ship_rom000011111
    SLICE_X27Y2.F3       net (fanout=4)        0.039   graph_unit/Mrom_rom_data_ship_rom00001
    SLICE_X27Y2.X        Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom000011
                                                       graph_unit/Mrom_rom_data_ship_rom00001111
    SLICE_X24Y5.F4       net (fanout=1)        0.304   graph_unit/Mrom_rom_data_ship_rom000011
    SLICE_X24Y5.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_G
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X20Y13.G2      net (fanout=1)        0.848   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X20Y13.Y       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X20Y13.F3      net (fanout=1)        0.020   graph_unit/rd_ship_on_and0000110/O
    SLICE_X20Y13.X       Tilo                  0.660   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X22Y23.G3      net (fanout=5)        0.821   graph_unit/rd_ship_on
    SLICE_X22Y23.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>327_SW1
    SLICE_X22Y23.F3      net (fanout=1)        0.020   rgb_next<0>327_SW1/O
    SLICE_X22Y23.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.166ns (7.527ns logic, 5.639ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X2Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.010 - 0.007)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y9.XQ        Tcko                  0.412   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X2Y6.BX        net (fanout=1)        0.308   keyboard_unit/ps2_code_next<1>
    SLICE_X2Y6.CLK       Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.528ns logic, 0.308ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_6 (SLICE_X2Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_6 (FF)
  Destination:          keyboard_unit/ps2_code_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.006 - 0.008)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_6 to keyboard_unit/ps2_code_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.YQ       Tcko                  0.409   keyboard_unit/ps2_code_next<6>
                                                       keyboard_unit/ps2_code_next_6
    SLICE_X2Y13.BY       net (fanout=1)        0.329   keyboard_unit/ps2_code_next<6>
    SLICE_X2Y13.CLK      Tckdi       (-Th)    -0.132   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.541ns logic, 0.329ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_0 (SLICE_X2Y6.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_0 (FF)
  Destination:          keyboard_unit/ps2_code_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.894ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.010 - 0.007)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_0 to keyboard_unit/ps2_code_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y9.YQ        Tcko                  0.454   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_0
    SLICE_X2Y6.BY        net (fanout=1)        0.308   keyboard_unit/ps2_code_next<0>
    SLICE_X2Y6.CLK       Tckdi       (-Th)    -0.132   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.586ns logic, 0.308ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_0/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_t_reg<0>/SR
  Logical resource: graph_unit/proj1_y_t_reg_1/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   14.252|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 68501 paths, 0 nets, and 3088 connections

Design statistics:
   Minimum period:  14.252ns{1}   (Maximum frequency:  70.166MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 05:12:41 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 351 MB



