Revision: 39512207750adce5ee627353a81e6064e40ca88e
Patch-set: 2
File: compiler/dex/quick/mips/target_mips.cc

847:1-857:3
Thu Mar 26 20:34:17 2015 +0000
Author: Andreas Gampe <1041833@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 43d246e8_155156ba
Bytes: 74
I'm curious: why is the spill order actually reversed between 32b and 64b?

847:1-857:3
Fri Mar 27 15:44:07 2015 +0000
Author: Goran Jakovljevic <1067943@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: 43d246e8_155156ba
UUID: c3c55625_3117ca80
Bytes: 105
You are right, there is no need to be a difference in spill ordering. I will fix this in the patch set 3.

