<!doctype html> <html> <head><style>
             table { border-collapse: collapse; }
             th, td {
               word-wrap: break-word;
               max-width: 100%;
               font-family: "Trebuchet MS", Arial, Helvetica, sans-serif;
               border-bottom: 1px solid #ddd;
               padding: 5px;
               text-align: left;
             }
            tr:hover {background: #f4f4f4;}
            tr:hover .highlighted {background: repeating-linear-gradient(
                    45deg,
                    #ffff99,
                    #ffff99 10px,
                    #f4f4f4 10px,
                    #f4f4f4 20px
                  );}
           .highlighted { background-color: #ffff99; }
          </style></head><body><h2>X86</h2><br> <b>Section Title</b>: Chronology <br><b>Table Section Text</b>: The table below lists processor models and model series implementing variations of the x86 instruction set, in chronological order. Each line item is characterized by significantly improved or commercially successful processor microarchitecture designs. <br> <table>
<tr> <th colspan=1 rowspan=2 > Generation </th><th colspan=1 rowspan=2 > Introduction </th><th colspan=1 rowspan=2 > Prominent CPU models </th><th colspan=3 rowspan=1 > Address space </th><th colspan=1 rowspan=2 > Notable features </th></tr>
<tr> <th colspan=1 rowspan=1 > Linear </th><th colspan=1 rowspan=1 > Virtual </th><th colspan=1 rowspan=1 > Physical </th></tr>
<tr> <td colspan=1 rowspan=2 > 1st </td><td colspan=1 rowspan=1 > 1978 </td><td class="highlighted"  colspan=1 rowspan=1 > Intel 8086, Intel 8088 (1979) </td><td class="highlighted"  colspan=1 rowspan=3 > 16-bit </td><td colspan=1 rowspan=2 > N/A </td><td colspan=1 rowspan=2 > 20-bit </td><td colspan=1 rowspan=1 > Real mode, 16-bit ISA </td></tr>
<tr> <td colspan=1 rowspan=1 > 1982 </td><td colspan=1 rowspan=1 > Intel 80186, Intel 80188 NEC V20 and V30 (1983) </td><td colspan=1 rowspan=1 > 8086-2 ISA, embedded (80186 and 80188) </td></tr>
<tr> <td colspan=1 rowspan=1 > 2nd </td><td colspan=1 rowspan=1 > 1982 </td><td colspan=1 rowspan=1 > Intel 80286 and clones </td><td colspan=1 rowspan=1 > 30-bit </td><td colspan=1 rowspan=1 > 24-bit </td><td colspan=1 rowspan=1 > Protected mode, unreal mode </td></tr>
<tr> <td colspan=1 rowspan=1 > 3rd (IA-32) </td><td colspan=1 rowspan=1 > 1985 </td><td colspan=1 rowspan=1 > Intel 80386, AMD Am386 (1991) </td><td colspan=1 rowspan=13 > 32-bit </td><td colspan=1 rowspan=13 > 46-bit </td><td colspan=1 rowspan=5 > 32-bit </td><td colspan=1 rowspan=1 > Virtual mode, 32-bit ISA, paging, IBM PS/2 </td></tr>
<tr> <td colspan=1 rowspan=1 > 4th </td><td colspan=1 rowspan=1 > 1989 </td><td colspan=1 rowspan=1 > Intel 80486 Cyrix Cx486SLC and DLC (1992) AMD Am486 (1993) and Am5x86 (1995) </td><td colspan=1 rowspan=1 > System Management Mode, pipelining, on-die x87 FPU (486 DX), on-die CPU cache </td></tr>
<tr> <td colspan=1 rowspan=3 > 5th </td><td colspan=1 rowspan=1 > 1993 </td><td colspan=1 rowspan=1 > Intel Pentium, Pentium MMX (1996) </td><td colspan=1 rowspan=1 > Superscalar, 64-bit databus, faster FPU, MMX (Pentium MMX), APIC, SMP </td></tr>
<tr> <td colspan=1 rowspan=1 > 1994 </td><td colspan=1 rowspan=1 > NexGen Nx586 AMD 5k86 and K5 (1996) </td><td colspan=1 rowspan=1 > Discrete microarchitecture (µ-op translation) </td></tr>
<tr> <td colspan=1 rowspan=1 > 1995 </td><td colspan=1 rowspan=1 > Cyrix Cx5x86 Cyrix 6x86 and MX (1997), MII (1998) </td><td colspan=1 rowspan=1 > Dynamic execution </td></tr>
<tr> <td colspan=1 rowspan=3 > 6th </td><td colspan=1 rowspan=1 > 1995 </td><td colspan=1 rowspan=1 > Intel Pentium Pro </td><td colspan=1 rowspan=2 > 36-bit (PAE) </td><td colspan=1 rowspan=1 > Conditional move instructions, speculative execution, 3-way x86 superscalar, superscalar FPU, PAE, on-chip L2 cache </td></tr>
<tr> <td colspan=1 rowspan=1 > 1997 </td><td colspan=1 rowspan=1 > Intel Pentium II, Pentium III (1999) Celeron (1998), Xeon (1998) </td><td colspan=1 rowspan=1 > L2 Cache, SSE </td></tr>
<tr> <td colspan=1 rowspan=1 > 1997 </td><td colspan=1 rowspan=1 > AMD K6, K6-2 (1998), K6-III (1999) </td><td colspan=1 rowspan=1 > 3DNow!, L3 cache </td></tr>
<tr> <td colspan=1 rowspan=5 > 7th </td><td colspan=1 rowspan=1 > 1999 </td><td colspan=1 rowspan=1 > AMD Athlon, Athlon XP/MP (2001) Duron (2000), Sempron (2004) </td><td colspan=1 rowspan=1 > 36-bit </td><td colspan=1 rowspan=1 > MMX+, 3DNow!+ </td></tr>
<tr> <td colspan=1 rowspan=2 > 2000 </td><td colspan=1 rowspan=1 > Transmeta Crusoe </td><td colspan=1 rowspan=1 > CMS powered x86 platform processor, VLIW-128 core, on-die memory controller, on-die PCI bridge logic </td></tr>
<tr> <td colspan=1 rowspan=1 > Intel Pentium 4 </td><td colspan=1 rowspan=3 > 36-bit </td><td colspan=1 rowspan=1 > SSE2, hyper-threading, NetBurst, quad-pumped bus, Trace Cache </td></tr>
<tr> <td colspan=1 rowspan=2 > 2003 </td><td colspan=1 rowspan=1 > Intel Pentium M Intel Core (2006), Pentium Dual-Core (2007) </td><td colspan=1 rowspan=1 > µ-op fusion, XD bit </td></tr>
<tr> <td colspan=1 rowspan=1 > Transmeta Efficeon </td><td colspan=1 rowspan=1 > CMS 6.0.4, VLIW-256, NX bit, HyperTransport </td></tr>
<tr> <td colspan=1 rowspan=22 > 8th (x64) </td><td colspan=1 rowspan=1 > 2003 </td><td colspan=1 rowspan=1 > Athlon 64, FX, X2 (2005), Opteron Sempron (2004), X2 (2008) Turion 64 (2005), X2 (2006) </td><td colspan=3 rowspan=1 > 40-bit </td><td colspan=1 rowspan=1 > AMD64, long mode, on-die memory controller, HyperTransport, AMD-V </td></tr>
<tr> <td colspan=1 rowspan=1 > 2004 </td><td colspan=1 rowspan=1 > Pentium 4 (Prescott) Celeron D, Pentium D (2005) </td><td colspan=3 rowspan=2 > 36-bit </td><td colspan=1 rowspan=1 > EM64T, SSE3, 2nd gen. NetBurst pipelining, Intel VT </td></tr>
<tr> <td colspan=1 rowspan=1 > 2006 </td><td colspan=1 rowspan=1 > Intel Core 2 Pentium Dual-Core (2007) Celeron Dual-Core (2008) </td><td colspan=1 rowspan=1 > Intel 64, SSSE3, wide dynamic execution, smart shared L2 cache </td></tr>
<tr> <td colspan=1 rowspan=1 > 2007 </td><td colspan=1 rowspan=1 > AMD Phenom, Phenom II (2008) Athlon II (2009), Turion II (2009) </td><td colspan=3 rowspan=1 > 48-bit </td><td colspan=1 rowspan=1 > SSE4a, Rapid Virtualization Indexing (RVI), HyperTransport 3 </td></tr>
<tr> <td colspan=1 rowspan=4 > 2008 </td><td colspan=1 rowspan=1 > Intel Core 2 (45nm) </td><td colspan=3 rowspan=4 > 40-bit </td><td colspan=1 rowspan=1 > SSE4.1 </td></tr>
<tr> <td colspan=1 rowspan=1 > Intel Atom </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > Intel Nehalem (2009) and Westmere (2010) series </td><td colspan=1 rowspan=1 > QuickPath, on-chip graphic memory hub controller (GMCH), SSE4.2, Extended Page Tables (EPT), x64 macro-op fusion </td></tr>
<tr> <td colspan=1 rowspan=1 > VIA Nano </td><td colspan=1 rowspan=1 > Hardware-based encryption, adaptive power management </td></tr>
<tr> <td colspan=1 rowspan=1 > 2010 </td><td colspan=1 rowspan=1 > AMD FX </td><td colspan=3 rowspan=1 > 48-bit </td><td colspan=1 rowspan=1 > Clustered Multi-Thread (CMT), FMA instruction set, OpenCL </td></tr>
<tr> <td colspan=1 rowspan=3 > 2011 </td><td colspan=1 rowspan=1 > AMD APU A and E Series (Llano) </td><td colspan=3 rowspan=1 > 40-bit </td><td colspan=1 rowspan=1 > On-die GPGPU </td></tr>
<tr> <td colspan=1 rowspan=1 > AMD APU C, E and Z Series (Bobcat) </td><td colspan=3 rowspan=2 > 40-bit </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > Intel Sandy Bridge and Ivy Bridge series </td><td colspan=1 rowspan=1 > Decoded µ-op cache </td></tr>
<tr> <td colspan=1 rowspan=2 > 2012 </td><td colspan=1 rowspan=1 > AMD Bulldozer and Trinity series </td><td colspan=3 rowspan=1 > 48-bit </td><td colspan=1 rowspan=1 > AVX </td></tr>
<tr> <td colspan=1 rowspan=1 > Intel Xeon Phi Knights Corner </td><td colspan=3 rowspan=1 > 48-bit </td><td colspan=1 rowspan=1 > In-order P54C, very wide VPU (512-bit SSE), LRBni instructions (8× 64-bit) </td></tr>
<tr> <td colspan=1 rowspan=3 > 2013 </td><td colspan=1 rowspan=1 > AMD Jaguar (Athlon, Sempron) </td><td colspan=3 rowspan=1 > 48-bit </td><td colspan=1 rowspan=1 > SoC </td></tr>
<tr> <td colspan=1 rowspan=1 > Intel Silvermont series </td><td colspan=3 rowspan=1 > 36-bit </td><td colspan=1 rowspan=1 > SoC </td></tr>
<tr> <td colspan=1 rowspan=1 > Intel Haswell and Broadwell series </td><td colspan=3 rowspan=2 > 42-bit </td><td colspan=1 rowspan=1 > AVX2, FMA3, TSX, BMI1, and BMI2 instructions </td></tr>
<tr> <td colspan=1 rowspan=1 > 2015 </td><td colspan=1 rowspan=1 > Intel Broadwell-U series </td><td colspan=1 rowspan=1 > SoC, on-chip Broadwell-U PCH-LP (Multi-chip module) </td></tr>
<tr> <td colspan=1 rowspan=1 > 2015 </td><td colspan=1 rowspan=1 > Intel Skylake, Kaby Lake and Cannon Lake series </td><td colspan=3 rowspan=1 > 46-bit </td><td colspan=1 rowspan=1 > AVX-512 </td></tr>
<tr> <td colspan=1 rowspan=1 > 2016 </td><td colspan=1 rowspan=1 > Intel Xeon Phi Knights Landing </td><td colspan=3 rowspan=1 > 48-bit </td><td colspan=1 rowspan=1 > Bootable and standalone accelerator supplement to Xeon system, Airmont (Atom) core based </td></tr>
<tr> <td colspan=1 rowspan=1 > 2016 </td><td colspan=1 rowspan=1 > AMD Excavator series </td><td colspan=3 rowspan=2 > 48-bit </td><td colspan=1 rowspan=1 > Integrated Fusion controller hubs (FCH) on die </td></tr>
<tr> <td colspan=1 rowspan=1 > 2017 </td><td colspan=1 rowspan=1 > AMD Ryzen and Epyc series </td><td colspan=1 rowspan=1 > Simultaneous multithreading (SMT), on-chip multiple dies </td></tr>
</table> <br> <h3>Sentence(s)</h3>1. The Intel 8086 and 8088 have 16-bit registers.<br> 2. The Intel 8086 and 8088 have 16-bit registers. <br> <br><br><b>Categories:</b><br><b>Numerical:</b> Uses math skills for writing the sentence. Uses math operations (addition, subtraction, average, etc.), counting numbers, frequency of items, etc.<br> <b>Commonsense:</b> Uses commonsene knowledge about situations humans encounter in everyday life – physical objects, word meanings, social or physical domains, peoples' intentions, etc.<br> <b>Temporal:</b> When concepts related to time and temporal aspects are required for writing the sentence. Duration, ordering, typical time of events, time differences between events.<br> <b>Table:</b> Writing the sentence requires knowledge from the table except: the highlighted cells, row and column headers, table titles, section titles, section texts.<br> <b>Out of Table:</b> Writing the sentence requires external knowledge that is not present in the table nor common sense. Knowledge about some specific domain comes under this category. </body></html>
