#RUN: llc %s -mcpu=a64fx -ffj-swp -O1 -swpl-debug -start-before=aarch64-swpipeliner -swpl-minii=6   -o /dev/null 2>&1 | FileCheck %s


#CHECK:        :  (O) Scheduling succeeds    at estimation.          : (II: 6 in [ 6,95]) MVE: 1 Last inst: 0. (Itr Org: 99, Req: 2) (VReg Fp: 0/32, Int: 9/32, Pre: 1/8) Eval:0.000000e+00.
#CHECK:        : Required iteration count in MIR input is        :   2 (= kernel:1 + pro/epilogue:1 + mod:0) 
#CHECK:        : Original iteration count in MIR is found        :   99
#CHECK:        :      Non-tuned SWPL (ker exp, ker itr, mod itr) : ( 1, 98, 0)
#CHECK:        :
#CHECK:        : Loop is software pipelined. (ii=6, kernel=6 cycles, prologue,epilogue =6 cycles)
#CHECK:        :      IPC (initial=2.00, real=2.00, rate=100.00%)
#CHECK:        :      = Instructions(12)/II(6)
#CHECK:         :      Virtual inst:(1)
#CHECK:        :
--- |
  ; ModuleID = '/TEST/tp/testprg.c'
  source_filename = "/TEST/tp/testprg.c"
  target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
  target triple = "aarch64-unknown-linux-gnu"
  
  ; Function Attrs: nofree norecurse nounwind
  define dso_local i32 @test(i32* nocapture %0) local_unnamed_addr #0 !dbg !7 {
    %2 = getelementptr i32, i32* %0, i64 1, !dbg !10
    call void @llvm.set.loop.iterations.i64(i64 99), !dbg !10
    br label %3, !dbg !10
  
  3:                                                ; preds = %3, %1
    %4 = phi i32* [ %10, %3 ], [ %2, %1 ]
    %5 = phi i64 [ %9, %3 ], [ -990, %1 ]
    %6 = phi i64 [ 99, %1 ], [ %11, %3 ], !dbg !11
    %7 = add i64 %5, 1000, !dbg !11
    %8 = trunc i64 %7 to i32
    store i32 %8, i32* %4, align 4, !dbg !11, !tbaa !12
    %9 = add nsw i64 %5, 10, !dbg !16
    %10 = getelementptr i32, i32* %4, i64 1, !dbg !16
    %11 = call i64 @llvm.loop.decrement.reg.i64(i64 %6, i64 1), !dbg !10
    %12 = icmp ne i64 %11, 0, !dbg !10
    br i1 %12, label %3, label %13, !dbg !10, !llvm.loop !17
  
  13:                                               ; preds = %3
    %14 = getelementptr inbounds i32, i32* %0, i64 99, !dbg !20
    %15 = load i32, i32* %14, align 4, !dbg !20, !tbaa !12
    ret i32 %15, !dbg !21
  }
  
  ; Function Attrs: noduplicate nounwind
  declare void @llvm.set.loop.iterations.i64(i64) #1
  
  ; Function Attrs: noduplicate nounwind
  declare i64 @llvm.loop.decrement.reg.i64(i64, i64) #1
  
  ; Function Attrs: nounwind
  declare void @llvm.stackprotector(i8*, i8**) #2
  
  attributes #0 = { nofree norecurse nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "frame-pointer"="non-leaf" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-infs-fp-math"="true" "no-jump-tables"="false" "no-nans-fp-math"="true" "no-signed-zeros-fp-math"="true" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="a64fx" "target-features"="+aes,+crc,+crypto,+fp-armv8,+fullfp16,+lse,+neon,+ras,+rdm,+sha2,+sve,+v8.2a" "unsafe-fp-math"="true" "use-soft-float"="false" }
  attributes #1 = { noduplicate nounwind }
  attributes #2 = { nounwind }
  
  !llvm.dbg.cu = !{!0}
  !llvm.module.flags = !{!3, !4, !5}
  !llvm.ident = !{!6}
  
  !0 = distinct !DICompileUnit(language: DW_LANG_C99, file: !1, producer: "clang version 11.0.0", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly, enums: !2, splitDebugInlining: false, nameTableKind: None)
  !1 = !DIFile(filename: "/TEST/tp/testprg.c", directory: "/TEST")
  !2 = !{}
  !3 = !{i32 7, !"Dwarf Version", i32 4}
  !4 = !{i32 2, !"Debug Info Version", i32 3}
  !5 = !{i32 1, !"wchar_size", i32 4}
  !6 = !{!"clang version 11.0.0"}
  !7 = distinct !DISubprogram(name: "test", scope: !8, file: !8, line: 1, type: !9, scopeLine: 2, flags: DIFlagPrototyped | DIFlagAllCallsDescribed, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !0, retainedNodes: !2)
  !8 = !DIFile(filename: "tp/testprg.c", directory: "/TEST")
  !9 = !DISubroutineType(types: !2)
  !10 = !DILocation(line: 5, column: 3, scope: !7)
  !11 = !DILocation(line: 7, column: 10, scope: !7)
  !12 = !{!13, !13, i64 0}
  !13 = !{!"int", !14, i64 0}
  !14 = !{!"omnipotent char", !15, i64 0}
  !15 = !{!"Simple C/C++ TBAA"}
  !16 = !DILocation(line: 5, column: 17, scope: !7)
  !17 = distinct !{!17, !10, !18, !19}
  !18 = !DILocation(line: 8, column: 3, scope: !7)
  !19 = !{!"llvm.loop.unroll.disable"}
  !20 = !DILocation(line: 10, column: 10, scope: !7)
  !21 = !DILocation(line: 10, column: 3, scope: !7)

...
---
name:            test
alignment:       8
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
failedISel:      false
tracksRegLiveness: true
hasWinCFI:       false
registers:
  - { id: 0, class: gpr64all, preferred-register: '' }
  - { id: 1, class: gpr64sp, preferred-register: '' }
  - { id: 2, class: gpr64sp, preferred-register: '' }
  - { id: 3, class: gpr64sp, preferred-register: '' }
  - { id: 4, class: gpr64all, preferred-register: '' }
  - { id: 5, class: gpr64all, preferred-register: '' }
  - { id: 6, class: gpr64all, preferred-register: '' }
  - { id: 7, class: gpr64common, preferred-register: '' }
  - { id: 8, class: gpr64all, preferred-register: '' }
  - { id: 9, class: gpr64all, preferred-register: '' }
  - { id: 10, class: gpr64sp, preferred-register: '' }
  - { id: 11, class: gpr64, preferred-register: '' }
  - { id: 12, class: gpr32, preferred-register: '' }
  - { id: 13, class: gpr32sp, preferred-register: '' }
  - { id: 14, class: gpr32sp, preferred-register: '' }
  - { id: 15, class: gpr64all, preferred-register: '' }
  - { id: 16, class: gpr64all, preferred-register: '' }
  - { id: 17, class: gpr32, preferred-register: '' }
  - { id: 18, class: gpr64sp, preferred-register: '' }
  - { id: 19, class: gpr64sp, preferred-register: '' }
  - { id: 20, class: gpr64, preferred-register: '' }
  - { id: 21, class: gpr32, preferred-register: '' }
liveins:
  - { reg: '$x0', virtual-reg: '%7' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    1
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  maxCallFrameSize: 0
  cvBytesOfCalleeSavedRegisters: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  localFrameSize:  0
  savePoint:       ''
  restorePoint:    ''
fixedStack:      []
stack:           []
callSites:       []
constants:       []
machineFunctionInfo: {}
body:             |
  bb.0 (%ir-block.1):
    successors: %bb.1(0x80000000)
    liveins: $x0
  
    %7:gpr64common = COPY $x0
    %10:gpr64sp = ADDXri %7, 4, 0, debug-location !10
    %0:gpr64all = COPY %10, debug-location !10
    %11:gpr64 = MOVi64imm -990
    %8:gpr64all = COPY %11
    %12:gpr32 = MOVi32imm 99
    %9:gpr64all = SUBREG_TO_REG 0, killed %12, %subreg.sub_32
    %16:gpr64all = IMPLICIT_DEF
  
  bb.1 (%ir-block.3):
    successors: %bb.1(0x7c000000), %bb.2(0x04000000)
  
    %1:gpr64sp = PHI %0, %bb.0, %5, %bb.1
    %2:gpr64sp = PHI %8, %bb.0, %4, %bb.1
    %3:gpr64sp = PHI %9, %bb.0, %6, %bb.1, debug-location !11
    %13:gpr32sp = COPY %2.sub_32, debug-location !11
    %14:gpr32sp = ADDWri killed %13, 1000, 0, debug-location !11
    %15:gpr64all = INSERT_SUBREG %16, killed %14, %subreg.sub_32, debug-location !11
    %17:gpr32 = COPY %15.sub_32, debug-location !11
    early-clobber %18:gpr64sp = STRWpost killed %17, %1, 4, debug-location !11 :: (store 4 into %ir.4, !tbaa !12)
    %19:gpr64sp = nsw ADDXri %2, 10, 0, debug-location !16
    %4:gpr64all = COPY %19, debug-location !16
    %5:gpr64all = COPY %18, debug-location !16
    %20:gpr64 = SUBSXri %3, 1, 0, implicit-def $nzcv, debug-location !10
    %6:gpr64all = COPY %20, debug-location !10
    Bcc 1, %bb.1, implicit $nzcv, debug-location !10
    B %bb.2, debug-location !10
  
  bb.2 (%ir-block.13):
    %21:gpr32 = LDRWui %7, 99, debug-location !20 :: (load 4 from %ir.14, !tbaa !12)
    $w0 = COPY %21, debug-location !21
    RET_ReallyLR implicit $w0, debug-location !21

...
