
jhhhjjj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005474  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08005530  08005530  00006530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005650  08005650  0000700c  2**0
                  CONTENTS
  4 .ARM          00000008  08005650  08005650  00006650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005658  08005658  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005658  08005658  00006658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800565c  0800565c  0000665c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005660  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  2000000c  0800566c  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  0800566c  00007348  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011a2a  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022d9  00000000  00000000  00018a5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001018  00000000  00000000  0001ad38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb3  00000000  00000000  0001bd50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170ac  00000000  00000000  0001ca03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012ac2  00000000  00000000  00033aaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000995e4  00000000  00000000  00046571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dfb55  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003af8  00000000  00000000  000dfb98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000e3690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005518 	.word	0x08005518

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08005518 	.word	0x08005518

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <__aeabi_uldivmod>:
 800021c:	2b00      	cmp	r3, #0
 800021e:	d111      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000220:	2a00      	cmp	r2, #0
 8000222:	d10f      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000224:	2900      	cmp	r1, #0
 8000226:	d100      	bne.n	800022a <__aeabi_uldivmod+0xe>
 8000228:	2800      	cmp	r0, #0
 800022a:	d002      	beq.n	8000232 <__aeabi_uldivmod+0x16>
 800022c:	2100      	movs	r1, #0
 800022e:	43c9      	mvns	r1, r1
 8000230:	0008      	movs	r0, r1
 8000232:	b407      	push	{r0, r1, r2}
 8000234:	4802      	ldr	r0, [pc, #8]	@ (8000240 <__aeabi_uldivmod+0x24>)
 8000236:	a102      	add	r1, pc, #8	@ (adr r1, 8000240 <__aeabi_uldivmod+0x24>)
 8000238:	1840      	adds	r0, r0, r1
 800023a:	9002      	str	r0, [sp, #8]
 800023c:	bd03      	pop	{r0, r1, pc}
 800023e:	46c0      	nop			@ (mov r8, r8)
 8000240:	ffffffd9 	.word	0xffffffd9
 8000244:	b403      	push	{r0, r1}
 8000246:	4668      	mov	r0, sp
 8000248:	b501      	push	{r0, lr}
 800024a:	9802      	ldr	r0, [sp, #8]
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	9b01      	ldr	r3, [sp, #4]
 8000252:	469e      	mov	lr, r3
 8000254:	b002      	add	sp, #8
 8000256:	bc0c      	pop	{r2, r3}
 8000258:	4770      	bx	lr
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__udivmoddi4>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	0004      	movs	r4, r0
 800026a:	000d      	movs	r5, r1
 800026c:	4692      	mov	sl, r2
 800026e:	4699      	mov	r9, r3
 8000270:	b083      	sub	sp, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d830      	bhi.n	80002d8 <__udivmoddi4+0x7c>
 8000276:	d02d      	beq.n	80002d4 <__udivmoddi4+0x78>
 8000278:	4649      	mov	r1, r9
 800027a:	4650      	mov	r0, sl
 800027c:	f000 f8ba 	bl	80003f4 <__clzdi2>
 8000280:	0029      	movs	r1, r5
 8000282:	0006      	movs	r6, r0
 8000284:	0020      	movs	r0, r4
 8000286:	f000 f8b5 	bl	80003f4 <__clzdi2>
 800028a:	1a33      	subs	r3, r6, r0
 800028c:	4698      	mov	r8, r3
 800028e:	3b20      	subs	r3, #32
 8000290:	d434      	bmi.n	80002fc <__udivmoddi4+0xa0>
 8000292:	469b      	mov	fp, r3
 8000294:	4653      	mov	r3, sl
 8000296:	465a      	mov	r2, fp
 8000298:	4093      	lsls	r3, r2
 800029a:	4642      	mov	r2, r8
 800029c:	001f      	movs	r7, r3
 800029e:	4653      	mov	r3, sl
 80002a0:	4093      	lsls	r3, r2
 80002a2:	001e      	movs	r6, r3
 80002a4:	42af      	cmp	r7, r5
 80002a6:	d83b      	bhi.n	8000320 <__udivmoddi4+0xc4>
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d100      	bne.n	80002ae <__udivmoddi4+0x52>
 80002ac:	e079      	b.n	80003a2 <__udivmoddi4+0x146>
 80002ae:	465b      	mov	r3, fp
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5e>
 80002b8:	e076      	b.n	80003a8 <__udivmoddi4+0x14c>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	465a      	mov	r2, fp
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4642      	mov	r2, r8
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e029      	b.n	8000328 <__udivmoddi4+0xcc>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9cf      	bls.n	8000278 <__udivmoddi4+0x1c>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8e>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b003      	add	sp, #12
 80002f0:	bcf0      	pop	{r4, r5, r6, r7}
 80002f2:	46bb      	mov	fp, r7
 80002f4:	46b2      	mov	sl, r6
 80002f6:	46a9      	mov	r9, r5
 80002f8:	46a0      	mov	r8, r4
 80002fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fc:	4642      	mov	r2, r8
 80002fe:	469b      	mov	fp, r3
 8000300:	2320      	movs	r3, #32
 8000302:	1a9b      	subs	r3, r3, r2
 8000304:	4652      	mov	r2, sl
 8000306:	40da      	lsrs	r2, r3
 8000308:	4641      	mov	r1, r8
 800030a:	0013      	movs	r3, r2
 800030c:	464a      	mov	r2, r9
 800030e:	408a      	lsls	r2, r1
 8000310:	0017      	movs	r7, r2
 8000312:	4642      	mov	r2, r8
 8000314:	431f      	orrs	r7, r3
 8000316:	4653      	mov	r3, sl
 8000318:	4093      	lsls	r3, r2
 800031a:	001e      	movs	r6, r3
 800031c:	42af      	cmp	r7, r5
 800031e:	d9c3      	bls.n	80002a8 <__udivmoddi4+0x4c>
 8000320:	2200      	movs	r2, #0
 8000322:	2300      	movs	r3, #0
 8000324:	9200      	str	r2, [sp, #0]
 8000326:	9301      	str	r3, [sp, #4]
 8000328:	4643      	mov	r3, r8
 800032a:	2b00      	cmp	r3, #0
 800032c:	d0d8      	beq.n	80002e0 <__udivmoddi4+0x84>
 800032e:	07fb      	lsls	r3, r7, #31
 8000330:	0872      	lsrs	r2, r6, #1
 8000332:	431a      	orrs	r2, r3
 8000334:	4646      	mov	r6, r8
 8000336:	087b      	lsrs	r3, r7, #1
 8000338:	e00e      	b.n	8000358 <__udivmoddi4+0xfc>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d101      	bne.n	8000342 <__udivmoddi4+0xe6>
 800033e:	42a2      	cmp	r2, r4
 8000340:	d80c      	bhi.n	800035c <__udivmoddi4+0x100>
 8000342:	1aa4      	subs	r4, r4, r2
 8000344:	419d      	sbcs	r5, r3
 8000346:	2001      	movs	r0, #1
 8000348:	1924      	adds	r4, r4, r4
 800034a:	416d      	adcs	r5, r5
 800034c:	2100      	movs	r1, #0
 800034e:	3e01      	subs	r6, #1
 8000350:	1824      	adds	r4, r4, r0
 8000352:	414d      	adcs	r5, r1
 8000354:	2e00      	cmp	r6, #0
 8000356:	d006      	beq.n	8000366 <__udivmoddi4+0x10a>
 8000358:	42ab      	cmp	r3, r5
 800035a:	d9ee      	bls.n	800033a <__udivmoddi4+0xde>
 800035c:	3e01      	subs	r6, #1
 800035e:	1924      	adds	r4, r4, r4
 8000360:	416d      	adcs	r5, r5
 8000362:	2e00      	cmp	r6, #0
 8000364:	d1f8      	bne.n	8000358 <__udivmoddi4+0xfc>
 8000366:	9800      	ldr	r0, [sp, #0]
 8000368:	9901      	ldr	r1, [sp, #4]
 800036a:	465b      	mov	r3, fp
 800036c:	1900      	adds	r0, r0, r4
 800036e:	4169      	adcs	r1, r5
 8000370:	2b00      	cmp	r3, #0
 8000372:	db24      	blt.n	80003be <__udivmoddi4+0x162>
 8000374:	002b      	movs	r3, r5
 8000376:	465a      	mov	r2, fp
 8000378:	4644      	mov	r4, r8
 800037a:	40d3      	lsrs	r3, r2
 800037c:	002a      	movs	r2, r5
 800037e:	40e2      	lsrs	r2, r4
 8000380:	001c      	movs	r4, r3
 8000382:	465b      	mov	r3, fp
 8000384:	0015      	movs	r5, r2
 8000386:	2b00      	cmp	r3, #0
 8000388:	db2a      	blt.n	80003e0 <__udivmoddi4+0x184>
 800038a:	0026      	movs	r6, r4
 800038c:	409e      	lsls	r6, r3
 800038e:	0033      	movs	r3, r6
 8000390:	0026      	movs	r6, r4
 8000392:	4647      	mov	r7, r8
 8000394:	40be      	lsls	r6, r7
 8000396:	0032      	movs	r2, r6
 8000398:	1a80      	subs	r0, r0, r2
 800039a:	4199      	sbcs	r1, r3
 800039c:	9000      	str	r0, [sp, #0]
 800039e:	9101      	str	r1, [sp, #4]
 80003a0:	e79e      	b.n	80002e0 <__udivmoddi4+0x84>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d8bc      	bhi.n	8000320 <__udivmoddi4+0xc4>
 80003a6:	e782      	b.n	80002ae <__udivmoddi4+0x52>
 80003a8:	4642      	mov	r2, r8
 80003aa:	2320      	movs	r3, #32
 80003ac:	2100      	movs	r1, #0
 80003ae:	1a9b      	subs	r3, r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	9100      	str	r1, [sp, #0]
 80003b4:	9201      	str	r2, [sp, #4]
 80003b6:	2201      	movs	r2, #1
 80003b8:	40da      	lsrs	r2, r3
 80003ba:	9201      	str	r2, [sp, #4]
 80003bc:	e785      	b.n	80002ca <__udivmoddi4+0x6e>
 80003be:	4642      	mov	r2, r8
 80003c0:	2320      	movs	r3, #32
 80003c2:	1a9b      	subs	r3, r3, r2
 80003c4:	002a      	movs	r2, r5
 80003c6:	4646      	mov	r6, r8
 80003c8:	409a      	lsls	r2, r3
 80003ca:	0023      	movs	r3, r4
 80003cc:	40f3      	lsrs	r3, r6
 80003ce:	4644      	mov	r4, r8
 80003d0:	4313      	orrs	r3, r2
 80003d2:	002a      	movs	r2, r5
 80003d4:	40e2      	lsrs	r2, r4
 80003d6:	001c      	movs	r4, r3
 80003d8:	465b      	mov	r3, fp
 80003da:	0015      	movs	r5, r2
 80003dc:	2b00      	cmp	r3, #0
 80003de:	dad4      	bge.n	800038a <__udivmoddi4+0x12e>
 80003e0:	4642      	mov	r2, r8
 80003e2:	002f      	movs	r7, r5
 80003e4:	2320      	movs	r3, #32
 80003e6:	0026      	movs	r6, r4
 80003e8:	4097      	lsls	r7, r2
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	40de      	lsrs	r6, r3
 80003ee:	003b      	movs	r3, r7
 80003f0:	4333      	orrs	r3, r6
 80003f2:	e7cd      	b.n	8000390 <__udivmoddi4+0x134>

080003f4 <__clzdi2>:
 80003f4:	b510      	push	{r4, lr}
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d103      	bne.n	8000402 <__clzdi2+0xe>
 80003fa:	f000 f807 	bl	800040c <__clzsi2>
 80003fe:	3020      	adds	r0, #32
 8000400:	e002      	b.n	8000408 <__clzdi2+0x14>
 8000402:	0008      	movs	r0, r1
 8000404:	f000 f802 	bl	800040c <__clzsi2>
 8000408:	bd10      	pop	{r4, pc}
 800040a:	46c0      	nop			@ (mov r8, r8)

0800040c <__clzsi2>:
 800040c:	211c      	movs	r1, #28
 800040e:	2301      	movs	r3, #1
 8000410:	041b      	lsls	r3, r3, #16
 8000412:	4298      	cmp	r0, r3
 8000414:	d301      	bcc.n	800041a <__clzsi2+0xe>
 8000416:	0c00      	lsrs	r0, r0, #16
 8000418:	3910      	subs	r1, #16
 800041a:	0a1b      	lsrs	r3, r3, #8
 800041c:	4298      	cmp	r0, r3
 800041e:	d301      	bcc.n	8000424 <__clzsi2+0x18>
 8000420:	0a00      	lsrs	r0, r0, #8
 8000422:	3908      	subs	r1, #8
 8000424:	091b      	lsrs	r3, r3, #4
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0x22>
 800042a:	0900      	lsrs	r0, r0, #4
 800042c:	3904      	subs	r1, #4
 800042e:	a202      	add	r2, pc, #8	@ (adr r2, 8000438 <__clzsi2+0x2c>)
 8000430:	5c10      	ldrb	r0, [r2, r0]
 8000432:	1840      	adds	r0, r0, r1
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	02020304 	.word	0x02020304
 800043c:	01010101 	.word	0x01010101
	...

08000448 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800044c:	f001 f806 	bl	800145c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000450:	f000 f816 	bl	8000480 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000454:	f000 fc96 	bl	8000d84 <MX_GPIO_Init>
  MX_DMA_Init();
 8000458:	f000 fc76 	bl	8000d48 <MX_DMA_Init>
  MX_ADC1_Init();
 800045c:	f000 f858 	bl	8000510 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000460:	f000 fc3e 	bl	8000ce0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000464:	f000 f9d4 	bl	8000810 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000468:	f000 fa4e 	bl	8000908 <MX_TIM3_Init>
  MX_TIM17_Init();
 800046c:	f000 fbaa 	bl	8000bc4 <MX_TIM17_Init>
  MX_TIM1_Init();
 8000470:	f000 f8e0 	bl	8000634 <MX_TIM1_Init>
  MX_TIM14_Init();
 8000474:	f000 fac8 	bl	8000a08 <MX_TIM14_Init>
  MX_TIM16_Init();
 8000478:	f000 fb18 	bl	8000aac <MX_TIM16_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800047c:	46c0      	nop			@ (mov r8, r8)
 800047e:	e7fd      	b.n	800047c <main+0x34>

08000480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000480:	b590      	push	{r4, r7, lr}
 8000482:	b093      	sub	sp, #76	@ 0x4c
 8000484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000486:	2410      	movs	r4, #16
 8000488:	193b      	adds	r3, r7, r4
 800048a:	0018      	movs	r0, r3
 800048c:	2338      	movs	r3, #56	@ 0x38
 800048e:	001a      	movs	r2, r3
 8000490:	2100      	movs	r1, #0
 8000492:	f005 f815 	bl	80054c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000496:	003b      	movs	r3, r7
 8000498:	0018      	movs	r0, r3
 800049a:	2310      	movs	r3, #16
 800049c:	001a      	movs	r2, r3
 800049e:	2100      	movs	r1, #0
 80004a0:	f005 f80e 	bl	80054c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004a4:	2380      	movs	r3, #128	@ 0x80
 80004a6:	009b      	lsls	r3, r3, #2
 80004a8:	0018      	movs	r0, r3
 80004aa:	f002 f905 	bl	80026b8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004ae:	193b      	adds	r3, r7, r4
 80004b0:	2202      	movs	r2, #2
 80004b2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004b4:	193b      	adds	r3, r7, r4
 80004b6:	2280      	movs	r2, #128	@ 0x80
 80004b8:	0052      	lsls	r2, r2, #1
 80004ba:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004bc:	193b      	adds	r3, r7, r4
 80004be:	2200      	movs	r2, #0
 80004c0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004c2:	193b      	adds	r3, r7, r4
 80004c4:	2240      	movs	r2, #64	@ 0x40
 80004c6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004c8:	193b      	adds	r3, r7, r4
 80004ca:	2200      	movs	r2, #0
 80004cc:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004ce:	193b      	adds	r3, r7, r4
 80004d0:	0018      	movs	r0, r3
 80004d2:	f002 f93d 	bl	8002750 <HAL_RCC_OscConfig>
 80004d6:	1e03      	subs	r3, r0, #0
 80004d8:	d001      	beq.n	80004de <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80004da:	f000 fcf5 	bl	8000ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004de:	003b      	movs	r3, r7
 80004e0:	2207      	movs	r2, #7
 80004e2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004e4:	003b      	movs	r3, r7
 80004e6:	2200      	movs	r2, #0
 80004e8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ea:	003b      	movs	r3, r7
 80004ec:	2200      	movs	r2, #0
 80004ee:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004f0:	003b      	movs	r3, r7
 80004f2:	2200      	movs	r2, #0
 80004f4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004f6:	003b      	movs	r3, r7
 80004f8:	2100      	movs	r1, #0
 80004fa:	0018      	movs	r0, r3
 80004fc:	f002 fc42 	bl	8002d84 <HAL_RCC_ClockConfig>
 8000500:	1e03      	subs	r3, r0, #0
 8000502:	d001      	beq.n	8000508 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000504:	f000 fce0 	bl	8000ec8 <Error_Handler>
  }
}
 8000508:	46c0      	nop			@ (mov r8, r8)
 800050a:	46bd      	mov	sp, r7
 800050c:	b013      	add	sp, #76	@ 0x4c
 800050e:	bd90      	pop	{r4, r7, pc}

08000510 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b084      	sub	sp, #16
 8000514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000516:	1d3b      	adds	r3, r7, #4
 8000518:	0018      	movs	r0, r3
 800051a:	230c      	movs	r3, #12
 800051c:	001a      	movs	r2, r3
 800051e:	2100      	movs	r1, #0
 8000520:	f004 ffce 	bl	80054c0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000524:	4b41      	ldr	r3, [pc, #260]	@ (800062c <MX_ADC1_Init+0x11c>)
 8000526:	4a42      	ldr	r2, [pc, #264]	@ (8000630 <MX_ADC1_Init+0x120>)
 8000528:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800052a:	4b40      	ldr	r3, [pc, #256]	@ (800062c <MX_ADC1_Init+0x11c>)
 800052c:	2280      	movs	r2, #128	@ 0x80
 800052e:	05d2      	lsls	r2, r2, #23
 8000530:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000532:	4b3e      	ldr	r3, [pc, #248]	@ (800062c <MX_ADC1_Init+0x11c>)
 8000534:	2200      	movs	r2, #0
 8000536:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000538:	4b3c      	ldr	r3, [pc, #240]	@ (800062c <MX_ADC1_Init+0x11c>)
 800053a:	2200      	movs	r2, #0
 800053c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800053e:	4b3b      	ldr	r3, [pc, #236]	@ (800062c <MX_ADC1_Init+0x11c>)
 8000540:	2280      	movs	r2, #128	@ 0x80
 8000542:	0392      	lsls	r2, r2, #14
 8000544:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000546:	4b39      	ldr	r3, [pc, #228]	@ (800062c <MX_ADC1_Init+0x11c>)
 8000548:	2208      	movs	r2, #8
 800054a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800054c:	4b37      	ldr	r3, [pc, #220]	@ (800062c <MX_ADC1_Init+0x11c>)
 800054e:	2200      	movs	r2, #0
 8000550:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000552:	4b36      	ldr	r3, [pc, #216]	@ (800062c <MX_ADC1_Init+0x11c>)
 8000554:	2200      	movs	r2, #0
 8000556:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000558:	4b34      	ldr	r3, [pc, #208]	@ (800062c <MX_ADC1_Init+0x11c>)
 800055a:	2200      	movs	r2, #0
 800055c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 4;
 800055e:	4b33      	ldr	r3, [pc, #204]	@ (800062c <MX_ADC1_Init+0x11c>)
 8000560:	2204      	movs	r2, #4
 8000562:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000564:	4b31      	ldr	r3, [pc, #196]	@ (800062c <MX_ADC1_Init+0x11c>)
 8000566:	2220      	movs	r2, #32
 8000568:	2100      	movs	r1, #0
 800056a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800056c:	4b2f      	ldr	r3, [pc, #188]	@ (800062c <MX_ADC1_Init+0x11c>)
 800056e:	2200      	movs	r2, #0
 8000570:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000572:	4b2e      	ldr	r3, [pc, #184]	@ (800062c <MX_ADC1_Init+0x11c>)
 8000574:	2200      	movs	r2, #0
 8000576:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000578:	4b2c      	ldr	r3, [pc, #176]	@ (800062c <MX_ADC1_Init+0x11c>)
 800057a:	222c      	movs	r2, #44	@ 0x2c
 800057c:	2100      	movs	r1, #0
 800057e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000580:	4b2a      	ldr	r3, [pc, #168]	@ (800062c <MX_ADC1_Init+0x11c>)
 8000582:	2200      	movs	r2, #0
 8000584:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000586:	4b29      	ldr	r3, [pc, #164]	@ (800062c <MX_ADC1_Init+0x11c>)
 8000588:	2200      	movs	r2, #0
 800058a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800058c:	4b27      	ldr	r3, [pc, #156]	@ (800062c <MX_ADC1_Init+0x11c>)
 800058e:	2200      	movs	r2, #0
 8000590:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000592:	4b26      	ldr	r3, [pc, #152]	@ (800062c <MX_ADC1_Init+0x11c>)
 8000594:	223c      	movs	r2, #60	@ 0x3c
 8000596:	2100      	movs	r1, #0
 8000598:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800059a:	4b24      	ldr	r3, [pc, #144]	@ (800062c <MX_ADC1_Init+0x11c>)
 800059c:	2200      	movs	r2, #0
 800059e:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005a0:	4b22      	ldr	r3, [pc, #136]	@ (800062c <MX_ADC1_Init+0x11c>)
 80005a2:	0018      	movs	r0, r3
 80005a4:	f001 f8de 	bl	8001764 <HAL_ADC_Init>
 80005a8:	1e03      	subs	r3, r0, #0
 80005aa:	d001      	beq.n	80005b0 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80005ac:	f000 fc8c 	bl	8000ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005b0:	1d3b      	adds	r3, r7, #4
 80005b2:	2201      	movs	r2, #1
 80005b4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005b6:	1d3b      	adds	r3, r7, #4
 80005b8:	2200      	movs	r2, #0
 80005ba:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	2200      	movs	r2, #0
 80005c0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005c2:	1d3a      	adds	r2, r7, #4
 80005c4:	4b19      	ldr	r3, [pc, #100]	@ (800062c <MX_ADC1_Init+0x11c>)
 80005c6:	0011      	movs	r1, r2
 80005c8:	0018      	movs	r0, r3
 80005ca:	f001 fa73 	bl	8001ab4 <HAL_ADC_ConfigChannel>
 80005ce:	1e03      	subs	r3, r0, #0
 80005d0:	d001      	beq.n	80005d6 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80005d2:	f000 fc79 	bl	8000ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	2204      	movs	r2, #4
 80005da:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005dc:	1d3a      	adds	r2, r7, #4
 80005de:	4b13      	ldr	r3, [pc, #76]	@ (800062c <MX_ADC1_Init+0x11c>)
 80005e0:	0011      	movs	r1, r2
 80005e2:	0018      	movs	r0, r3
 80005e4:	f001 fa66 	bl	8001ab4 <HAL_ADC_ConfigChannel>
 80005e8:	1e03      	subs	r3, r0, #0
 80005ea:	d001      	beq.n	80005f0 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80005ec:	f000 fc6c 	bl	8000ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	2208      	movs	r2, #8
 80005f4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f6:	1d3a      	adds	r2, r7, #4
 80005f8:	4b0c      	ldr	r3, [pc, #48]	@ (800062c <MX_ADC1_Init+0x11c>)
 80005fa:	0011      	movs	r1, r2
 80005fc:	0018      	movs	r0, r3
 80005fe:	f001 fa59 	bl	8001ab4 <HAL_ADC_ConfigChannel>
 8000602:	1e03      	subs	r3, r0, #0
 8000604:	d001      	beq.n	800060a <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000606:	f000 fc5f 	bl	8000ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800060a:	1d3b      	adds	r3, r7, #4
 800060c:	220c      	movs	r2, #12
 800060e:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000610:	1d3a      	adds	r2, r7, #4
 8000612:	4b06      	ldr	r3, [pc, #24]	@ (800062c <MX_ADC1_Init+0x11c>)
 8000614:	0011      	movs	r1, r2
 8000616:	0018      	movs	r0, r3
 8000618:	f001 fa4c 	bl	8001ab4 <HAL_ADC_ConfigChannel>
 800061c:	1e03      	subs	r3, r0, #0
 800061e:	d001      	beq.n	8000624 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8000620:	f000 fc52 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000624:	46c0      	nop			@ (mov r8, r8)
 8000626:	46bd      	mov	sp, r7
 8000628:	b004      	add	sp, #16
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000028 	.word	0x20000028
 8000630:	40012400 	.word	0x40012400

08000634 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b09c      	sub	sp, #112	@ 0x70
 8000638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800063a:	2360      	movs	r3, #96	@ 0x60
 800063c:	18fb      	adds	r3, r7, r3
 800063e:	0018      	movs	r0, r3
 8000640:	2310      	movs	r3, #16
 8000642:	001a      	movs	r2, r3
 8000644:	2100      	movs	r1, #0
 8000646:	f004 ff3b 	bl	80054c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800064a:	2354      	movs	r3, #84	@ 0x54
 800064c:	18fb      	adds	r3, r7, r3
 800064e:	0018      	movs	r0, r3
 8000650:	230c      	movs	r3, #12
 8000652:	001a      	movs	r2, r3
 8000654:	2100      	movs	r1, #0
 8000656:	f004 ff33 	bl	80054c0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800065a:	2338      	movs	r3, #56	@ 0x38
 800065c:	18fb      	adds	r3, r7, r3
 800065e:	0018      	movs	r0, r3
 8000660:	231c      	movs	r3, #28
 8000662:	001a      	movs	r2, r3
 8000664:	2100      	movs	r1, #0
 8000666:	f004 ff2b 	bl	80054c0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800066a:	1d3b      	adds	r3, r7, #4
 800066c:	0018      	movs	r0, r3
 800066e:	2334      	movs	r3, #52	@ 0x34
 8000670:	001a      	movs	r2, r3
 8000672:	2100      	movs	r1, #0
 8000674:	f004 ff24 	bl	80054c0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000678:	4b62      	ldr	r3, [pc, #392]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 800067a:	4a63      	ldr	r2, [pc, #396]	@ (8000808 <MX_TIM1_Init+0x1d4>)
 800067c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800067e:	4b61      	ldr	r3, [pc, #388]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 8000680:	2200      	movs	r2, #0
 8000682:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000684:	4b5f      	ldr	r3, [pc, #380]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 8000686:	2200      	movs	r2, #0
 8000688:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024 - 1;
 800068a:	4b5e      	ldr	r3, [pc, #376]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 800068c:	4a5f      	ldr	r2, [pc, #380]	@ (800080c <MX_TIM1_Init+0x1d8>)
 800068e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000690:	4b5c      	ldr	r3, [pc, #368]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 8000692:	2280      	movs	r2, #128	@ 0x80
 8000694:	0052      	lsls	r2, r2, #1
 8000696:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000698:	4b5a      	ldr	r3, [pc, #360]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 800069a:	2200      	movs	r2, #0
 800069c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800069e:	4b59      	ldr	r3, [pc, #356]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 80006a0:	2280      	movs	r2, #128	@ 0x80
 80006a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80006a4:	4b57      	ldr	r3, [pc, #348]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 80006a6:	0018      	movs	r0, r3
 80006a8:	f002 fe90 	bl	80033cc <HAL_TIM_Base_Init>
 80006ac:	1e03      	subs	r3, r0, #0
 80006ae:	d001      	beq.n	80006b4 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 80006b0:	f000 fc0a 	bl	8000ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006b4:	2160      	movs	r1, #96	@ 0x60
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	2280      	movs	r2, #128	@ 0x80
 80006ba:	0152      	lsls	r2, r2, #5
 80006bc:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80006be:	187a      	adds	r2, r7, r1
 80006c0:	4b50      	ldr	r3, [pc, #320]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 80006c2:	0011      	movs	r1, r2
 80006c4:	0018      	movs	r0, r3
 80006c6:	f003 fb05 	bl	8003cd4 <HAL_TIM_ConfigClockSource>
 80006ca:	1e03      	subs	r3, r0, #0
 80006cc:	d001      	beq.n	80006d2 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80006ce:	f000 fbfb 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80006d2:	4b4c      	ldr	r3, [pc, #304]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 80006d4:	0018      	movs	r0, r3
 80006d6:	f002 fed1 	bl	800347c <HAL_TIM_OC_Init>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 80006de:	f000 fbf3 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80006e2:	4b48      	ldr	r3, [pc, #288]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 80006e4:	0018      	movs	r0, r3
 80006e6:	f002 ff29 	bl	800353c <HAL_TIM_PWM_Init>
 80006ea:	1e03      	subs	r3, r0, #0
 80006ec:	d001      	beq.n	80006f2 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80006ee:	f000 fbeb 	bl	8000ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006f2:	2154      	movs	r1, #84	@ 0x54
 80006f4:	187b      	adds	r3, r7, r1
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2200      	movs	r2, #0
 80006fe:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000706:	187a      	adds	r2, r7, r1
 8000708:	4b3e      	ldr	r3, [pc, #248]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 800070a:	0011      	movs	r1, r2
 800070c:	0018      	movs	r0, r3
 800070e:	f004 f8b9 	bl	8004884 <HAL_TIMEx_MasterConfigSynchronization>
 8000712:	1e03      	subs	r3, r0, #0
 8000714:	d001      	beq.n	800071a <MX_TIM1_Init+0xe6>
  {
    Error_Handler();
 8000716:	f000 fbd7 	bl	8000ec8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800071a:	2138      	movs	r1, #56	@ 0x38
 800071c:	187b      	adds	r3, r7, r1
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 1024-1;
 8000722:	187b      	adds	r3, r7, r1
 8000724:	4a39      	ldr	r2, [pc, #228]	@ (800080c <MX_TIM1_Init+0x1d8>)
 8000726:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000728:	187b      	adds	r3, r7, r1
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800072e:	187b      	adds	r3, r7, r1
 8000730:	2200      	movs	r2, #0
 8000732:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000734:	187b      	adds	r3, r7, r1
 8000736:	2200      	movs	r2, #0
 8000738:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2200      	movs	r2, #0
 800073e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2200      	movs	r2, #0
 8000744:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000746:	1879      	adds	r1, r7, r1
 8000748:	4b2e      	ldr	r3, [pc, #184]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 800074a:	2200      	movs	r2, #0
 800074c:	0018      	movs	r0, r3
 800074e:	f003 f8bd 	bl	80038cc <HAL_TIM_OC_ConfigChannel>
 8000752:	1e03      	subs	r3, r0, #0
 8000754:	d001      	beq.n	800075a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8000756:	f000 fbb7 	bl	8000ec8 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 800075a:	4b2a      	ldr	r3, [pc, #168]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	699a      	ldr	r2, [r3, #24]
 8000760:	4b28      	ldr	r3, [pc, #160]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2108      	movs	r1, #8
 8000766:	430a      	orrs	r2, r1
 8000768:	619a      	str	r2, [r3, #24]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800076a:	2138      	movs	r1, #56	@ 0x38
 800076c:	187b      	adds	r3, r7, r1
 800076e:	2260      	movs	r2, #96	@ 0x60
 8000770:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 45;
 8000772:	187b      	adds	r3, r7, r1
 8000774:	222d      	movs	r2, #45	@ 0x2d
 8000776:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000778:	1879      	adds	r1, r7, r1
 800077a:	4b22      	ldr	r3, [pc, #136]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 800077c:	220c      	movs	r2, #12
 800077e:	0018      	movs	r0, r3
 8000780:	f003 f9a8 	bl	8003ad4 <HAL_TIM_PWM_ConfigChannel>
 8000784:	1e03      	subs	r3, r0, #0
 8000786:	d001      	beq.n	800078c <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8000788:	f000 fb9e 	bl	8000ec8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800078c:	1d3b      	adds	r3, r7, #4
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000792:	1d3b      	adds	r3, r7, #4
 8000794:	2200      	movs	r2, #0
 8000796:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000798:	1d3b      	adds	r3, r7, #4
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800079e:	1d3b      	adds	r3, r7, #4
 80007a0:	2200      	movs	r2, #0
 80007a2:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80007a4:	1d3b      	adds	r3, r7, #4
 80007a6:	2200      	movs	r2, #0
 80007a8:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80007aa:	1d3b      	adds	r3, r7, #4
 80007ac:	2280      	movs	r2, #128	@ 0x80
 80007ae:	0192      	lsls	r2, r2, #6
 80007b0:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80007be:	1d3b      	adds	r3, r7, #4
 80007c0:	2200      	movs	r2, #0
 80007c2:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80007c4:	1d3b      	adds	r3, r7, #4
 80007c6:	2280      	movs	r2, #128	@ 0x80
 80007c8:	0492      	lsls	r2, r2, #18
 80007ca:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	2200      	movs	r2, #0
 80007d0:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	2200      	movs	r2, #0
 80007d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	2200      	movs	r2, #0
 80007dc:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80007de:	1d3a      	adds	r2, r7, #4
 80007e0:	4b08      	ldr	r3, [pc, #32]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 80007e2:	0011      	movs	r1, r2
 80007e4:	0018      	movs	r0, r3
 80007e6:	f004 f8b5 	bl	8004954 <HAL_TIMEx_ConfigBreakDeadTime>
 80007ea:	1e03      	subs	r3, r0, #0
 80007ec:	d001      	beq.n	80007f2 <MX_TIM1_Init+0x1be>
  {
    Error_Handler();
 80007ee:	f000 fb6b 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80007f2:	4b04      	ldr	r3, [pc, #16]	@ (8000804 <MX_TIM1_Init+0x1d0>)
 80007f4:	0018      	movs	r0, r3
 80007f6:	f000 fcef 	bl	80011d8 <HAL_TIM_MspPostInit>

}
 80007fa:	46c0      	nop			@ (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b01c      	add	sp, #112	@ 0x70
 8000800:	bd80      	pop	{r7, pc}
 8000802:	46c0      	nop			@ (mov r8, r8)
 8000804:	200000e8 	.word	0x200000e8
 8000808:	40012c00 	.word	0x40012c00
 800080c:	000003ff 	.word	0x000003ff

08000810 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08c      	sub	sp, #48	@ 0x30
 8000814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000816:	2320      	movs	r3, #32
 8000818:	18fb      	adds	r3, r7, r3
 800081a:	0018      	movs	r0, r3
 800081c:	2310      	movs	r3, #16
 800081e:	001a      	movs	r2, r3
 8000820:	2100      	movs	r1, #0
 8000822:	f004 fe4d 	bl	80054c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000826:	2314      	movs	r3, #20
 8000828:	18fb      	adds	r3, r7, r3
 800082a:	0018      	movs	r0, r3
 800082c:	230c      	movs	r3, #12
 800082e:	001a      	movs	r2, r3
 8000830:	2100      	movs	r1, #0
 8000832:	f004 fe45 	bl	80054c0 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000836:	1d3b      	adds	r3, r7, #4
 8000838:	0018      	movs	r0, r3
 800083a:	2310      	movs	r3, #16
 800083c:	001a      	movs	r2, r3
 800083e:	2100      	movs	r1, #0
 8000840:	f004 fe3e 	bl	80054c0 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000844:	4b2e      	ldr	r3, [pc, #184]	@ (8000900 <MX_TIM2_Init+0xf0>)
 8000846:	2280      	movs	r2, #128	@ 0x80
 8000848:	05d2      	lsls	r2, r2, #23
 800084a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64 - 1;
 800084c:	4b2c      	ldr	r3, [pc, #176]	@ (8000900 <MX_TIM2_Init+0xf0>)
 800084e:	223f      	movs	r2, #63	@ 0x3f
 8000850:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000852:	4b2b      	ldr	r3, [pc, #172]	@ (8000900 <MX_TIM2_Init+0xf0>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2097152 - 1;
 8000858:	4b29      	ldr	r3, [pc, #164]	@ (8000900 <MX_TIM2_Init+0xf0>)
 800085a:	4a2a      	ldr	r2, [pc, #168]	@ (8000904 <MX_TIM2_Init+0xf4>)
 800085c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800085e:	4b28      	ldr	r3, [pc, #160]	@ (8000900 <MX_TIM2_Init+0xf0>)
 8000860:	2280      	movs	r2, #128	@ 0x80
 8000862:	0092      	lsls	r2, r2, #2
 8000864:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000866:	4b26      	ldr	r3, [pc, #152]	@ (8000900 <MX_TIM2_Init+0xf0>)
 8000868:	2280      	movs	r2, #128	@ 0x80
 800086a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800086c:	4b24      	ldr	r3, [pc, #144]	@ (8000900 <MX_TIM2_Init+0xf0>)
 800086e:	0018      	movs	r0, r3
 8000870:	f002 fdac 	bl	80033cc <HAL_TIM_Base_Init>
 8000874:	1e03      	subs	r3, r0, #0
 8000876:	d001      	beq.n	800087c <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8000878:	f000 fb26 	bl	8000ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800087c:	2120      	movs	r1, #32
 800087e:	187b      	adds	r3, r7, r1
 8000880:	2280      	movs	r2, #128	@ 0x80
 8000882:	0152      	lsls	r2, r2, #5
 8000884:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000886:	187a      	adds	r2, r7, r1
 8000888:	4b1d      	ldr	r3, [pc, #116]	@ (8000900 <MX_TIM2_Init+0xf0>)
 800088a:	0011      	movs	r1, r2
 800088c:	0018      	movs	r0, r3
 800088e:	f003 fa21 	bl	8003cd4 <HAL_TIM_ConfigClockSource>
 8000892:	1e03      	subs	r3, r0, #0
 8000894:	d001      	beq.n	800089a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8000896:	f000 fb17 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800089a:	4b19      	ldr	r3, [pc, #100]	@ (8000900 <MX_TIM2_Init+0xf0>)
 800089c:	0018      	movs	r0, r3
 800089e:	f002 fead 	bl	80035fc <HAL_TIM_IC_Init>
 80008a2:	1e03      	subs	r3, r0, #0
 80008a4:	d001      	beq.n	80008aa <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80008a6:	f000 fb0f 	bl	8000ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008aa:	2114      	movs	r1, #20
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008b2:	187b      	adds	r3, r7, r1
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008b8:	187a      	adds	r2, r7, r1
 80008ba:	4b11      	ldr	r3, [pc, #68]	@ (8000900 <MX_TIM2_Init+0xf0>)
 80008bc:	0011      	movs	r1, r2
 80008be:	0018      	movs	r0, r3
 80008c0:	f003 ffe0 	bl	8004884 <HAL_TIMEx_MasterConfigSynchronization>
 80008c4:	1e03      	subs	r3, r0, #0
 80008c6:	d001      	beq.n	80008cc <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80008c8:	f000 fafe 	bl	8000ec8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	2202      	movs	r2, #2
 80008d0:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	2201      	movs	r2, #1
 80008d6:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80008d8:	1d3b      	adds	r3, r7, #4
 80008da:	2200      	movs	r2, #0
 80008dc:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 15;
 80008de:	1d3b      	adds	r3, r7, #4
 80008e0:	220f      	movs	r2, #15
 80008e2:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80008e4:	1d39      	adds	r1, r7, #4
 80008e6:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <MX_TIM2_Init+0xf0>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	0018      	movs	r0, r3
 80008ec:	f003 f84e 	bl	800398c <HAL_TIM_IC_ConfigChannel>
 80008f0:	1e03      	subs	r3, r0, #0
 80008f2:	d001      	beq.n	80008f8 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 80008f4:	f000 fae8 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008f8:	46c0      	nop			@ (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	b00c      	add	sp, #48	@ 0x30
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	20000134 	.word	0x20000134
 8000904:	001fffff 	.word	0x001fffff

08000908 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b08e      	sub	sp, #56	@ 0x38
 800090c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800090e:	2328      	movs	r3, #40	@ 0x28
 8000910:	18fb      	adds	r3, r7, r3
 8000912:	0018      	movs	r0, r3
 8000914:	2310      	movs	r3, #16
 8000916:	001a      	movs	r2, r3
 8000918:	2100      	movs	r1, #0
 800091a:	f004 fdd1 	bl	80054c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800091e:	231c      	movs	r3, #28
 8000920:	18fb      	adds	r3, r7, r3
 8000922:	0018      	movs	r0, r3
 8000924:	230c      	movs	r3, #12
 8000926:	001a      	movs	r2, r3
 8000928:	2100      	movs	r1, #0
 800092a:	f004 fdc9 	bl	80054c0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800092e:	003b      	movs	r3, r7
 8000930:	0018      	movs	r0, r3
 8000932:	231c      	movs	r3, #28
 8000934:	001a      	movs	r2, r3
 8000936:	2100      	movs	r1, #0
 8000938:	f004 fdc2 	bl	80054c0 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800093c:	4b2e      	ldr	r3, [pc, #184]	@ (80009f8 <MX_TIM3_Init+0xf0>)
 800093e:	4a2f      	ldr	r2, [pc, #188]	@ (80009fc <MX_TIM3_Init+0xf4>)
 8000940:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = (64 * 512) - 1;
 8000942:	4b2d      	ldr	r3, [pc, #180]	@ (80009f8 <MX_TIM3_Init+0xf0>)
 8000944:	4a2e      	ldr	r2, [pc, #184]	@ (8000a00 <MX_TIM3_Init+0xf8>)
 8000946:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000948:	4b2b      	ldr	r3, [pc, #172]	@ (80009f8 <MX_TIM3_Init+0xf0>)
 800094a:	2200      	movs	r2, #0
 800094c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4096 - 1;
 800094e:	4b2a      	ldr	r3, [pc, #168]	@ (80009f8 <MX_TIM3_Init+0xf0>)
 8000950:	4a2c      	ldr	r2, [pc, #176]	@ (8000a04 <MX_TIM3_Init+0xfc>)
 8000952:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000954:	4b28      	ldr	r3, [pc, #160]	@ (80009f8 <MX_TIM3_Init+0xf0>)
 8000956:	2280      	movs	r2, #128	@ 0x80
 8000958:	0092      	lsls	r2, r2, #2
 800095a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800095c:	4b26      	ldr	r3, [pc, #152]	@ (80009f8 <MX_TIM3_Init+0xf0>)
 800095e:	2280      	movs	r2, #128	@ 0x80
 8000960:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000962:	4b25      	ldr	r3, [pc, #148]	@ (80009f8 <MX_TIM3_Init+0xf0>)
 8000964:	0018      	movs	r0, r3
 8000966:	f002 fd31 	bl	80033cc <HAL_TIM_Base_Init>
 800096a:	1e03      	subs	r3, r0, #0
 800096c:	d001      	beq.n	8000972 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 800096e:	f000 faab 	bl	8000ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000972:	2128      	movs	r1, #40	@ 0x28
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2280      	movs	r2, #128	@ 0x80
 8000978:	0152      	lsls	r2, r2, #5
 800097a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800097c:	187a      	adds	r2, r7, r1
 800097e:	4b1e      	ldr	r3, [pc, #120]	@ (80009f8 <MX_TIM3_Init+0xf0>)
 8000980:	0011      	movs	r1, r2
 8000982:	0018      	movs	r0, r3
 8000984:	f003 f9a6 	bl	8003cd4 <HAL_TIM_ConfigClockSource>
 8000988:	1e03      	subs	r3, r0, #0
 800098a:	d001      	beq.n	8000990 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 800098c:	f000 fa9c 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000990:	4b19      	ldr	r3, [pc, #100]	@ (80009f8 <MX_TIM3_Init+0xf0>)
 8000992:	0018      	movs	r0, r3
 8000994:	f002 fd72 	bl	800347c <HAL_TIM_OC_Init>
 8000998:	1e03      	subs	r3, r0, #0
 800099a:	d001      	beq.n	80009a0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800099c:	f000 fa94 	bl	8000ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009a0:	211c      	movs	r1, #28
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009ae:	187a      	adds	r2, r7, r1
 80009b0:	4b11      	ldr	r3, [pc, #68]	@ (80009f8 <MX_TIM3_Init+0xf0>)
 80009b2:	0011      	movs	r1, r2
 80009b4:	0018      	movs	r0, r3
 80009b6:	f003 ff65 	bl	8004884 <HAL_TIMEx_MasterConfigSynchronization>
 80009ba:	1e03      	subs	r3, r0, #0
 80009bc:	d001      	beq.n	80009c2 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 80009be:	f000 fa83 	bl	8000ec8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80009c2:	003b      	movs	r3, r7
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80009c8:	003b      	movs	r3, r7
 80009ca:	2200      	movs	r2, #0
 80009cc:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009ce:	003b      	movs	r3, r7
 80009d0:	2200      	movs	r2, #0
 80009d2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009d4:	003b      	movs	r3, r7
 80009d6:	2200      	movs	r2, #0
 80009d8:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009da:	0039      	movs	r1, r7
 80009dc:	4b06      	ldr	r3, [pc, #24]	@ (80009f8 <MX_TIM3_Init+0xf0>)
 80009de:	2200      	movs	r2, #0
 80009e0:	0018      	movs	r0, r3
 80009e2:	f002 ff73 	bl	80038cc <HAL_TIM_OC_ConfigChannel>
 80009e6:	1e03      	subs	r3, r0, #0
 80009e8:	d001      	beq.n	80009ee <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80009ea:	f000 fa6d 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80009ee:	46c0      	nop			@ (mov r8, r8)
 80009f0:	46bd      	mov	sp, r7
 80009f2:	b00e      	add	sp, #56	@ 0x38
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	46c0      	nop			@ (mov r8, r8)
 80009f8:	20000180 	.word	0x20000180
 80009fc:	40000400 	.word	0x40000400
 8000a00:	00007fff 	.word	0x00007fff
 8000a04:	00000fff 	.word	0x00000fff

08000a08 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b088      	sub	sp, #32
 8000a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a0e:	1d3b      	adds	r3, r7, #4
 8000a10:	0018      	movs	r0, r3
 8000a12:	231c      	movs	r3, #28
 8000a14:	001a      	movs	r2, r3
 8000a16:	2100      	movs	r1, #0
 8000a18:	f004 fd52 	bl	80054c0 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000a1c:	4b20      	ldr	r3, [pc, #128]	@ (8000aa0 <MX_TIM14_Init+0x98>)
 8000a1e:	4a21      	ldr	r2, [pc, #132]	@ (8000aa4 <MX_TIM14_Init+0x9c>)
 8000a20:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8000a22:	4b1f      	ldr	r3, [pc, #124]	@ (8000aa0 <MX_TIM14_Init+0x98>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a28:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa0 <MX_TIM14_Init+0x98>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1024 - 1;
 8000a2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa0 <MX_TIM14_Init+0x98>)
 8000a30:	4a1d      	ldr	r2, [pc, #116]	@ (8000aa8 <MX_TIM14_Init+0xa0>)
 8000a32:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000a34:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa0 <MX_TIM14_Init+0x98>)
 8000a36:	2280      	movs	r2, #128	@ 0x80
 8000a38:	0052      	lsls	r2, r2, #1
 8000a3a:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a3c:	4b18      	ldr	r3, [pc, #96]	@ (8000aa0 <MX_TIM14_Init+0x98>)
 8000a3e:	2280      	movs	r2, #128	@ 0x80
 8000a40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000a42:	4b17      	ldr	r3, [pc, #92]	@ (8000aa0 <MX_TIM14_Init+0x98>)
 8000a44:	0018      	movs	r0, r3
 8000a46:	f002 fcc1 	bl	80033cc <HAL_TIM_Base_Init>
 8000a4a:	1e03      	subs	r3, r0, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_TIM14_Init+0x4a>
  {
    Error_Handler();
 8000a4e:	f000 fa3b 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000a52:	4b13      	ldr	r3, [pc, #76]	@ (8000aa0 <MX_TIM14_Init+0x98>)
 8000a54:	0018      	movs	r0, r3
 8000a56:	f002 fd71 	bl	800353c <HAL_TIM_PWM_Init>
 8000a5a:	1e03      	subs	r3, r0, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_TIM14_Init+0x5a>
  {
    Error_Handler();
 8000a5e:	f000 fa33 	bl	8000ec8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a62:	1d3b      	adds	r3, r7, #4
 8000a64:	2260      	movs	r2, #96	@ 0x60
 8000a66:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 45;
 8000a68:	1d3b      	adds	r3, r7, #4
 8000a6a:	222d      	movs	r2, #45	@ 0x2d
 8000a6c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a6e:	1d3b      	adds	r3, r7, #4
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a74:	1d3b      	adds	r3, r7, #4
 8000a76:	2200      	movs	r2, #0
 8000a78:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a7a:	1d39      	adds	r1, r7, #4
 8000a7c:	4b08      	ldr	r3, [pc, #32]	@ (8000aa0 <MX_TIM14_Init+0x98>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	0018      	movs	r0, r3
 8000a82:	f003 f827 	bl	8003ad4 <HAL_TIM_PWM_ConfigChannel>
 8000a86:	1e03      	subs	r3, r0, #0
 8000a88:	d001      	beq.n	8000a8e <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000a8a:	f000 fa1d 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000a8e:	4b04      	ldr	r3, [pc, #16]	@ (8000aa0 <MX_TIM14_Init+0x98>)
 8000a90:	0018      	movs	r0, r3
 8000a92:	f000 fba1 	bl	80011d8 <HAL_TIM_MspPostInit>

}
 8000a96:	46c0      	nop			@ (mov r8, r8)
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	b008      	add	sp, #32
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	46c0      	nop			@ (mov r8, r8)
 8000aa0:	200001cc 	.word	0x200001cc
 8000aa4:	40002000 	.word	0x40002000
 8000aa8:	000003ff 	.word	0x000003ff

08000aac <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b094      	sub	sp, #80	@ 0x50
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ab2:	2334      	movs	r3, #52	@ 0x34
 8000ab4:	18fb      	adds	r3, r7, r3
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	231c      	movs	r3, #28
 8000aba:	001a      	movs	r2, r3
 8000abc:	2100      	movs	r1, #0
 8000abe:	f004 fcff 	bl	80054c0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ac2:	003b      	movs	r3, r7
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	2334      	movs	r3, #52	@ 0x34
 8000ac8:	001a      	movs	r2, r3
 8000aca:	2100      	movs	r1, #0
 8000acc:	f004 fcf8 	bl	80054c0 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000ad0:	4b3a      	ldr	r3, [pc, #232]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000ad2:	4a3b      	ldr	r2, [pc, #236]	@ (8000bc0 <MX_TIM16_Init+0x114>)
 8000ad4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8000ad6:	4b39      	ldr	r3, [pc, #228]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000adc:	4b37      	ldr	r3, [pc, #220]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 256 - 1;
 8000ae2:	4b36      	ldr	r3, [pc, #216]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000ae4:	22ff      	movs	r2, #255	@ 0xff
 8000ae6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000ae8:	4b34      	ldr	r3, [pc, #208]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000aea:	2280      	movs	r2, #128	@ 0x80
 8000aec:	0092      	lsls	r2, r2, #2
 8000aee:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000af0:	4b32      	ldr	r3, [pc, #200]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000af6:	4b31      	ldr	r3, [pc, #196]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000af8:	2280      	movs	r2, #128	@ 0x80
 8000afa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000afc:	4b2f      	ldr	r3, [pc, #188]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000afe:	0018      	movs	r0, r3
 8000b00:	f002 fc64 	bl	80033cc <HAL_TIM_Base_Init>
 8000b04:	1e03      	subs	r3, r0, #0
 8000b06:	d001      	beq.n	8000b0c <MX_TIM16_Init+0x60>
  {
    Error_Handler();
 8000b08:	f000 f9de 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 8000b0c:	4b2b      	ldr	r3, [pc, #172]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f002 fcb4 	bl	800347c <HAL_TIM_OC_Init>
 8000b14:	1e03      	subs	r3, r0, #0
 8000b16:	d001      	beq.n	8000b1c <MX_TIM16_Init+0x70>
  {
    Error_Handler();
 8000b18:	f000 f9d6 	bl	8000ec8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000b1c:	2134      	movs	r1, #52	@ 0x34
 8000b1e:	187b      	adds	r3, r7, r1
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 256 - 1;
 8000b24:	187b      	adds	r3, r7, r1
 8000b26:	22ff      	movs	r2, #255	@ 0xff
 8000b28:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b2a:	187b      	adds	r3, r7, r1
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b30:	187b      	adds	r3, r7, r1
 8000b32:	2200      	movs	r2, #0
 8000b34:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b36:	187b      	adds	r3, r7, r1
 8000b38:	2200      	movs	r2, #0
 8000b3a:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	2200      	movs	r2, #0
 8000b40:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b42:	187b      	adds	r3, r7, r1
 8000b44:	2200      	movs	r2, #0
 8000b46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b48:	1879      	adds	r1, r7, r1
 8000b4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	0018      	movs	r0, r3
 8000b50:	f002 febc 	bl	80038cc <HAL_TIM_OC_ConfigChannel>
 8000b54:	1e03      	subs	r3, r0, #0
 8000b56:	d001      	beq.n	8000b5c <MX_TIM16_Init+0xb0>
  {
    Error_Handler();
 8000b58:	f000 f9b6 	bl	8000ec8 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim16, TIM_CHANNEL_1);
 8000b5c:	4b17      	ldr	r3, [pc, #92]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	699a      	ldr	r2, [r3, #24]
 8000b62:	4b16      	ldr	r3, [pc, #88]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	2108      	movs	r1, #8
 8000b68:	430a      	orrs	r2, r1
 8000b6a:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b6c:	003b      	movs	r3, r7
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b72:	003b      	movs	r3, r7
 8000b74:	2200      	movs	r2, #0
 8000b76:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b78:	003b      	movs	r3, r7
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000b7e:	003b      	movs	r3, r7
 8000b80:	2200      	movs	r2, #0
 8000b82:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b84:	003b      	movs	r3, r7
 8000b86:	2200      	movs	r2, #0
 8000b88:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b8a:	003b      	movs	r3, r7
 8000b8c:	2280      	movs	r2, #128	@ 0x80
 8000b8e:	0192      	lsls	r2, r2, #6
 8000b90:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000b92:	003b      	movs	r3, r7
 8000b94:	2200      	movs	r2, #0
 8000b96:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b98:	003b      	movs	r3, r7
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000b9e:	003a      	movs	r2, r7
 8000ba0:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <MX_TIM16_Init+0x110>)
 8000ba2:	0011      	movs	r1, r2
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f003 fed5 	bl	8004954 <HAL_TIMEx_ConfigBreakDeadTime>
 8000baa:	1e03      	subs	r3, r0, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_TIM16_Init+0x106>
  {
    Error_Handler();
 8000bae:	f000 f98b 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000bb2:	46c0      	nop			@ (mov r8, r8)
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	b014      	add	sp, #80	@ 0x50
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	46c0      	nop			@ (mov r8, r8)
 8000bbc:	20000218 	.word	0x20000218
 8000bc0:	40014400 	.word	0x40014400

08000bc4 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b094      	sub	sp, #80	@ 0x50
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bca:	2334      	movs	r3, #52	@ 0x34
 8000bcc:	18fb      	adds	r3, r7, r3
 8000bce:	0018      	movs	r0, r3
 8000bd0:	231c      	movs	r3, #28
 8000bd2:	001a      	movs	r2, r3
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	f004 fc73 	bl	80054c0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000bda:	003b      	movs	r3, r7
 8000bdc:	0018      	movs	r0, r3
 8000bde:	2334      	movs	r3, #52	@ 0x34
 8000be0:	001a      	movs	r2, r3
 8000be2:	2100      	movs	r1, #0
 8000be4:	f004 fc6c 	bl	80054c0 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000be8:	4b3a      	ldr	r3, [pc, #232]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000bea:	4a3b      	ldr	r2, [pc, #236]	@ (8000cd8 <MX_TIM17_Init+0x114>)
 8000bec:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = (512*64)- 1;
 8000bee:	4b39      	ldr	r3, [pc, #228]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000bf0:	4a3a      	ldr	r2, [pc, #232]	@ (8000cdc <MX_TIM17_Init+0x118>)
 8000bf2:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf4:	4b37      	ldr	r3, [pc, #220]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 10 - 1;
 8000bfa:	4b36      	ldr	r3, [pc, #216]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000bfc:	2209      	movs	r2, #9
 8000bfe:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000c00:	4b34      	ldr	r3, [pc, #208]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000c02:	2280      	movs	r2, #128	@ 0x80
 8000c04:	0092      	lsls	r2, r2, #2
 8000c06:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000c08:	4b32      	ldr	r3, [pc, #200]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c0e:	4b31      	ldr	r3, [pc, #196]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000c10:	2280      	movs	r2, #128	@ 0x80
 8000c12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000c14:	4b2f      	ldr	r3, [pc, #188]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000c16:	0018      	movs	r0, r3
 8000c18:	f002 fbd8 	bl	80033cc <HAL_TIM_Base_Init>
 8000c1c:	1e03      	subs	r3, r0, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8000c20:	f000 f952 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 8000c24:	4b2b      	ldr	r3, [pc, #172]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000c26:	0018      	movs	r0, r3
 8000c28:	f002 fc28 	bl	800347c <HAL_TIM_OC_Init>
 8000c2c:	1e03      	subs	r3, r0, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8000c30:	f000 f94a 	bl	8000ec8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000c34:	2134      	movs	r1, #52	@ 0x34
 8000c36:	187b      	adds	r3, r7, r1
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10 - 1;
 8000c3c:	187b      	adds	r3, r7, r1
 8000c3e:	2209      	movs	r2, #9
 8000c40:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c42:	187b      	adds	r3, r7, r1
 8000c44:	2200      	movs	r2, #0
 8000c46:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c4e:	187b      	adds	r3, r7, r1
 8000c50:	2200      	movs	r2, #0
 8000c52:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c54:	187b      	adds	r3, r7, r1
 8000c56:	2200      	movs	r2, #0
 8000c58:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c5a:	187b      	adds	r3, r7, r1
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c60:	1879      	adds	r1, r7, r1
 8000c62:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	0018      	movs	r0, r3
 8000c68:	f002 fe30 	bl	80038cc <HAL_TIM_OC_ConfigChannel>
 8000c6c:	1e03      	subs	r3, r0, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_TIM17_Init+0xb0>
  {
    Error_Handler();
 8000c70:	f000 f92a 	bl	8000ec8 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim17, TIM_CHANNEL_1);
 8000c74:	4b17      	ldr	r3, [pc, #92]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	699a      	ldr	r2, [r3, #24]
 8000c7a:	4b16      	ldr	r3, [pc, #88]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2108      	movs	r1, #8
 8000c80:	430a      	orrs	r2, r1
 8000c82:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c84:	003b      	movs	r3, r7
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c8a:	003b      	movs	r3, r7
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c90:	003b      	movs	r3, r7
 8000c92:	2200      	movs	r2, #0
 8000c94:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c96:	003b      	movs	r3, r7
 8000c98:	2200      	movs	r2, #0
 8000c9a:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c9c:	003b      	movs	r3, r7
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ca2:	003b      	movs	r3, r7
 8000ca4:	2280      	movs	r2, #128	@ 0x80
 8000ca6:	0192      	lsls	r2, r2, #6
 8000ca8:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000caa:	003b      	movs	r3, r7
 8000cac:	2200      	movs	r2, #0
 8000cae:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000cb0:	003b      	movs	r3, r7
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000cb6:	003a      	movs	r2, r7
 8000cb8:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <MX_TIM17_Init+0x110>)
 8000cba:	0011      	movs	r1, r2
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	f003 fe49 	bl	8004954 <HAL_TIMEx_ConfigBreakDeadTime>
 8000cc2:	1e03      	subs	r3, r0, #0
 8000cc4:	d001      	beq.n	8000cca <MX_TIM17_Init+0x106>
  {
    Error_Handler();
 8000cc6:	f000 f8ff 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000cca:	46c0      	nop			@ (mov r8, r8)
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	b014      	add	sp, #80	@ 0x50
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	46c0      	nop			@ (mov r8, r8)
 8000cd4:	20000264 	.word	0x20000264
 8000cd8:	40014800 	.word	0x40014800
 8000cdc:	00007fff 	.word	0x00007fff

08000ce0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ce4:	4b16      	ldr	r3, [pc, #88]	@ (8000d40 <MX_USART2_UART_Init+0x60>)
 8000ce6:	4a17      	ldr	r2, [pc, #92]	@ (8000d44 <MX_USART2_UART_Init+0x64>)
 8000ce8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cea:	4b15      	ldr	r3, [pc, #84]	@ (8000d40 <MX_USART2_UART_Init+0x60>)
 8000cec:	22e1      	movs	r2, #225	@ 0xe1
 8000cee:	0252      	lsls	r2, r2, #9
 8000cf0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_7B;
 8000cf2:	4b13      	ldr	r3, [pc, #76]	@ (8000d40 <MX_USART2_UART_Init+0x60>)
 8000cf4:	2280      	movs	r2, #128	@ 0x80
 8000cf6:	0552      	lsls	r2, r2, #21
 8000cf8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cfa:	4b11      	ldr	r3, [pc, #68]	@ (8000d40 <MX_USART2_UART_Init+0x60>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d00:	4b0f      	ldr	r3, [pc, #60]	@ (8000d40 <MX_USART2_UART_Init+0x60>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d06:	4b0e      	ldr	r3, [pc, #56]	@ (8000d40 <MX_USART2_UART_Init+0x60>)
 8000d08:	220c      	movs	r2, #12
 8000d0a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d40 <MX_USART2_UART_Init+0x60>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d12:	4b0b      	ldr	r3, [pc, #44]	@ (8000d40 <MX_USART2_UART_Init+0x60>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d18:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <MX_USART2_UART_Init+0x60>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d1e:	4b08      	ldr	r3, [pc, #32]	@ (8000d40 <MX_USART2_UART_Init+0x60>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d24:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <MX_USART2_UART_Init+0x60>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d2a:	4b05      	ldr	r3, [pc, #20]	@ (8000d40 <MX_USART2_UART_Init+0x60>)
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f003 fec5 	bl	8004abc <HAL_UART_Init>
 8000d32:	1e03      	subs	r3, r0, #0
 8000d34:	d001      	beq.n	8000d3a <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000d36:	f000 f8c7 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d3a:	46c0      	nop			@ (mov r8, r8)
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	200002b0 	.word	0x200002b0
 8000d44:	40004400 	.word	0x40004400

08000d48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d80 <MX_DMA_Init+0x38>)
 8000d50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d52:	4b0b      	ldr	r3, [pc, #44]	@ (8000d80 <MX_DMA_Init+0x38>)
 8000d54:	2101      	movs	r1, #1
 8000d56:	430a      	orrs	r2, r1
 8000d58:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d5a:	4b09      	ldr	r3, [pc, #36]	@ (8000d80 <MX_DMA_Init+0x38>)
 8000d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d5e:	2201      	movs	r2, #1
 8000d60:	4013      	ands	r3, r2
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d66:	2200      	movs	r2, #0
 8000d68:	2100      	movs	r1, #0
 8000d6a:	2009      	movs	r0, #9
 8000d6c:	f001 f926 	bl	8001fbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d70:	2009      	movs	r0, #9
 8000d72:	f001 f938 	bl	8001fe6 <HAL_NVIC_EnableIRQ>

}
 8000d76:	46c0      	nop			@ (mov r8, r8)
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	b002      	add	sp, #8
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	46c0      	nop			@ (mov r8, r8)
 8000d80:	40021000 	.word	0x40021000

08000d84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d84:	b590      	push	{r4, r7, lr}
 8000d86:	b08b      	sub	sp, #44	@ 0x2c
 8000d88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8a:	2414      	movs	r4, #20
 8000d8c:	193b      	adds	r3, r7, r4
 8000d8e:	0018      	movs	r0, r3
 8000d90:	2314      	movs	r3, #20
 8000d92:	001a      	movs	r2, r3
 8000d94:	2100      	movs	r1, #0
 8000d96:	f004 fb93 	bl	80054c0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d9a:	4b47      	ldr	r3, [pc, #284]	@ (8000eb8 <MX_GPIO_Init+0x134>)
 8000d9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d9e:	4b46      	ldr	r3, [pc, #280]	@ (8000eb8 <MX_GPIO_Init+0x134>)
 8000da0:	2104      	movs	r1, #4
 8000da2:	430a      	orrs	r2, r1
 8000da4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000da6:	4b44      	ldr	r3, [pc, #272]	@ (8000eb8 <MX_GPIO_Init+0x134>)
 8000da8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000daa:	2204      	movs	r2, #4
 8000dac:	4013      	ands	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]
 8000db0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000db2:	4b41      	ldr	r3, [pc, #260]	@ (8000eb8 <MX_GPIO_Init+0x134>)
 8000db4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000db6:	4b40      	ldr	r3, [pc, #256]	@ (8000eb8 <MX_GPIO_Init+0x134>)
 8000db8:	2120      	movs	r1, #32
 8000dba:	430a      	orrs	r2, r1
 8000dbc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dbe:	4b3e      	ldr	r3, [pc, #248]	@ (8000eb8 <MX_GPIO_Init+0x134>)
 8000dc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dc2:	2220      	movs	r2, #32
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dca:	4b3b      	ldr	r3, [pc, #236]	@ (8000eb8 <MX_GPIO_Init+0x134>)
 8000dcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000dce:	4b3a      	ldr	r3, [pc, #232]	@ (8000eb8 <MX_GPIO_Init+0x134>)
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	430a      	orrs	r2, r1
 8000dd4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dd6:	4b38      	ldr	r3, [pc, #224]	@ (8000eb8 <MX_GPIO_Init+0x134>)
 8000dd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dda:	2201      	movs	r2, #1
 8000ddc:	4013      	ands	r3, r2
 8000dde:	60bb      	str	r3, [r7, #8]
 8000de0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000de2:	4b35      	ldr	r3, [pc, #212]	@ (8000eb8 <MX_GPIO_Init+0x134>)
 8000de4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000de6:	4b34      	ldr	r3, [pc, #208]	@ (8000eb8 <MX_GPIO_Init+0x134>)
 8000de8:	2102      	movs	r1, #2
 8000dea:	430a      	orrs	r2, r1
 8000dec:	635a      	str	r2, [r3, #52]	@ 0x34
 8000dee:	4b32      	ldr	r3, [pc, #200]	@ (8000eb8 <MX_GPIO_Init+0x134>)
 8000df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000df2:	2202      	movs	r2, #2
 8000df4:	4013      	ands	r3, r2
 8000df6:	607b      	str	r3, [r7, #4]
 8000df8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000dfa:	4b30      	ldr	r3, [pc, #192]	@ (8000ebc <MX_GPIO_Init+0x138>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	2102      	movs	r1, #2
 8000e00:	0018      	movs	r0, r3
 8000e02:	f001 fbfd 	bl	8002600 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000e06:	4b2e      	ldr	r3, [pc, #184]	@ (8000ec0 <MX_GPIO_Init+0x13c>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	2140      	movs	r1, #64	@ 0x40
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	f001 fbf7 	bl	8002600 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000e12:	193b      	adds	r3, r7, r4
 8000e14:	2204      	movs	r2, #4
 8000e16:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e18:	193b      	adds	r3, r7, r4
 8000e1a:	2288      	movs	r2, #136	@ 0x88
 8000e1c:	0352      	lsls	r2, r2, #13
 8000e1e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e20:	193b      	adds	r3, r7, r4
 8000e22:	2200      	movs	r2, #0
 8000e24:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 8000e26:	193b      	adds	r3, r7, r4
 8000e28:	4a26      	ldr	r2, [pc, #152]	@ (8000ec4 <MX_GPIO_Init+0x140>)
 8000e2a:	0019      	movs	r1, r3
 8000e2c:	0010      	movs	r0, r2
 8000e2e:	f001 fa83 	bl	8002338 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e32:	193b      	adds	r3, r7, r4
 8000e34:	2202      	movs	r2, #2
 8000e36:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e38:	193b      	adds	r3, r7, r4
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	193b      	adds	r3, r7, r4
 8000e40:	2200      	movs	r2, #0
 8000e42:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e44:	193b      	adds	r3, r7, r4
 8000e46:	2200      	movs	r2, #0
 8000e48:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e4a:	193b      	adds	r3, r7, r4
 8000e4c:	4a1b      	ldr	r2, [pc, #108]	@ (8000ebc <MX_GPIO_Init+0x138>)
 8000e4e:	0019      	movs	r1, r3
 8000e50:	0010      	movs	r0, r2
 8000e52:	f001 fa71 	bl	8002338 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000e56:	193b      	adds	r3, r7, r4
 8000e58:	2240      	movs	r2, #64	@ 0x40
 8000e5a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5c:	193b      	adds	r3, r7, r4
 8000e5e:	2201      	movs	r2, #1
 8000e60:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	193b      	adds	r3, r7, r4
 8000e64:	2200      	movs	r2, #0
 8000e66:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e68:	193b      	adds	r3, r7, r4
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000e6e:	193b      	adds	r3, r7, r4
 8000e70:	4a13      	ldr	r2, [pc, #76]	@ (8000ec0 <MX_GPIO_Init+0x13c>)
 8000e72:	0019      	movs	r1, r3
 8000e74:	0010      	movs	r0, r2
 8000e76:	f001 fa5f 	bl	8002338 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e7a:	0021      	movs	r1, r4
 8000e7c:	187b      	adds	r3, r7, r1
 8000e7e:	2280      	movs	r2, #128	@ 0x80
 8000e80:	00d2      	lsls	r2, r2, #3
 8000e82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e84:	187b      	adds	r3, r7, r1
 8000e86:	2284      	movs	r2, #132	@ 0x84
 8000e88:	0392      	lsls	r2, r2, #14
 8000e8a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e8c:	187b      	adds	r3, r7, r1
 8000e8e:	2201      	movs	r2, #1
 8000e90:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e92:	187a      	adds	r2, r7, r1
 8000e94:	23a0      	movs	r3, #160	@ 0xa0
 8000e96:	05db      	lsls	r3, r3, #23
 8000e98:	0011      	movs	r1, r2
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f001 fa4c 	bl	8002338 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	2007      	movs	r0, #7
 8000ea6:	f001 f889 	bl	8001fbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000eaa:	2007      	movs	r0, #7
 8000eac:	f001 f89b 	bl	8001fe6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000eb0:	46c0      	nop			@ (mov r8, r8)
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	b00b      	add	sp, #44	@ 0x2c
 8000eb6:	bd90      	pop	{r4, r7, pc}
 8000eb8:	40021000 	.word	0x40021000
 8000ebc:	50000400 	.word	0x50000400
 8000ec0:	50000800 	.word	0x50000800
 8000ec4:	50001400 	.word	0x50001400

08000ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ecc:	b672      	cpsid	i
}
 8000ece:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed0:	46c0      	nop			@ (mov r8, r8)
 8000ed2:	e7fd      	b.n	8000ed0 <Error_Handler+0x8>

08000ed4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eda:	4b0f      	ldr	r3, [pc, #60]	@ (8000f18 <HAL_MspInit+0x44>)
 8000edc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ede:	4b0e      	ldr	r3, [pc, #56]	@ (8000f18 <HAL_MspInit+0x44>)
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	430a      	orrs	r2, r1
 8000ee4:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f18 <HAL_MspInit+0x44>)
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eea:	2201      	movs	r2, #1
 8000eec:	4013      	ands	r3, r2
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef2:	4b09      	ldr	r3, [pc, #36]	@ (8000f18 <HAL_MspInit+0x44>)
 8000ef4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ef6:	4b08      	ldr	r3, [pc, #32]	@ (8000f18 <HAL_MspInit+0x44>)
 8000ef8:	2180      	movs	r1, #128	@ 0x80
 8000efa:	0549      	lsls	r1, r1, #21
 8000efc:	430a      	orrs	r2, r1
 8000efe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f00:	4b05      	ldr	r3, [pc, #20]	@ (8000f18 <HAL_MspInit+0x44>)
 8000f02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f04:	2380      	movs	r3, #128	@ 0x80
 8000f06:	055b      	lsls	r3, r3, #21
 8000f08:	4013      	ands	r3, r2
 8000f0a:	603b      	str	r3, [r7, #0]
 8000f0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f0e:	46c0      	nop			@ (mov r8, r8)
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b002      	add	sp, #8
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	46c0      	nop			@ (mov r8, r8)
 8000f18:	40021000 	.word	0x40021000

08000f1c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b08b      	sub	sp, #44	@ 0x2c
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f24:	2414      	movs	r4, #20
 8000f26:	193b      	adds	r3, r7, r4
 8000f28:	0018      	movs	r0, r3
 8000f2a:	2314      	movs	r3, #20
 8000f2c:	001a      	movs	r2, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	f004 fac6 	bl	80054c0 <memset>
  if(hadc->Instance==ADC1)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a2d      	ldr	r2, [pc, #180]	@ (8000ff0 <HAL_ADC_MspInit+0xd4>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d154      	bne.n	8000fe8 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f3e:	4b2d      	ldr	r3, [pc, #180]	@ (8000ff4 <HAL_ADC_MspInit+0xd8>)
 8000f40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f42:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff4 <HAL_ADC_MspInit+0xd8>)
 8000f44:	2180      	movs	r1, #128	@ 0x80
 8000f46:	0349      	lsls	r1, r1, #13
 8000f48:	430a      	orrs	r2, r1
 8000f4a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f4c:	4b29      	ldr	r3, [pc, #164]	@ (8000ff4 <HAL_ADC_MspInit+0xd8>)
 8000f4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f50:	2380      	movs	r3, #128	@ 0x80
 8000f52:	035b      	lsls	r3, r3, #13
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5a:	4b26      	ldr	r3, [pc, #152]	@ (8000ff4 <HAL_ADC_MspInit+0xd8>)
 8000f5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f5e:	4b25      	ldr	r3, [pc, #148]	@ (8000ff4 <HAL_ADC_MspInit+0xd8>)
 8000f60:	2101      	movs	r1, #1
 8000f62:	430a      	orrs	r2, r1
 8000f64:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f66:	4b23      	ldr	r3, [pc, #140]	@ (8000ff4 <HAL_ADC_MspInit+0xd8>)
 8000f68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000f72:	193b      	adds	r3, r7, r4
 8000f74:	2233      	movs	r2, #51	@ 0x33
 8000f76:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f78:	193b      	adds	r3, r7, r4
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	193b      	adds	r3, r7, r4
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f84:	193a      	adds	r2, r7, r4
 8000f86:	23a0      	movs	r3, #160	@ 0xa0
 8000f88:	05db      	lsls	r3, r3, #23
 8000f8a:	0011      	movs	r1, r2
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f001 f9d3 	bl	8002338 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000f92:	4b19      	ldr	r3, [pc, #100]	@ (8000ff8 <HAL_ADC_MspInit+0xdc>)
 8000f94:	4a19      	ldr	r2, [pc, #100]	@ (8000ffc <HAL_ADC_MspInit+0xe0>)
 8000f96:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000f98:	4b17      	ldr	r3, [pc, #92]	@ (8000ff8 <HAL_ADC_MspInit+0xdc>)
 8000f9a:	2205      	movs	r2, #5
 8000f9c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f9e:	4b16      	ldr	r3, [pc, #88]	@ (8000ff8 <HAL_ADC_MspInit+0xdc>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fa4:	4b14      	ldr	r3, [pc, #80]	@ (8000ff8 <HAL_ADC_MspInit+0xdc>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000faa:	4b13      	ldr	r3, [pc, #76]	@ (8000ff8 <HAL_ADC_MspInit+0xdc>)
 8000fac:	2280      	movs	r2, #128	@ 0x80
 8000fae:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fb0:	4b11      	ldr	r3, [pc, #68]	@ (8000ff8 <HAL_ADC_MspInit+0xdc>)
 8000fb2:	2280      	movs	r2, #128	@ 0x80
 8000fb4:	0052      	lsls	r2, r2, #1
 8000fb6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff8 <HAL_ADC_MspInit+0xdc>)
 8000fba:	2280      	movs	r2, #128	@ 0x80
 8000fbc:	00d2      	lsls	r2, r2, #3
 8000fbe:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff8 <HAL_ADC_MspInit+0xdc>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff8 <HAL_ADC_MspInit+0xdc>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff8 <HAL_ADC_MspInit+0xdc>)
 8000fce:	0018      	movs	r0, r3
 8000fd0:	f001 f826 	bl	8002020 <HAL_DMA_Init>
 8000fd4:	1e03      	subs	r3, r0, #0
 8000fd6:	d001      	beq.n	8000fdc <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8000fd8:	f7ff ff76 	bl	8000ec8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	4a06      	ldr	r2, [pc, #24]	@ (8000ff8 <HAL_ADC_MspInit+0xdc>)
 8000fe0:	651a      	str	r2, [r3, #80]	@ 0x50
 8000fe2:	4b05      	ldr	r3, [pc, #20]	@ (8000ff8 <HAL_ADC_MspInit+0xdc>)
 8000fe4:	687a      	ldr	r2, [r7, #4]
 8000fe6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000fe8:	46c0      	nop			@ (mov r8, r8)
 8000fea:	46bd      	mov	sp, r7
 8000fec:	b00b      	add	sp, #44	@ 0x2c
 8000fee:	bd90      	pop	{r4, r7, pc}
 8000ff0:	40012400 	.word	0x40012400
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	2000008c 	.word	0x2000008c
 8000ffc:	40020008 	.word	0x40020008

08001000 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001000:	b590      	push	{r4, r7, lr}
 8001002:	b099      	sub	sp, #100	@ 0x64
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	234c      	movs	r3, #76	@ 0x4c
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	0018      	movs	r0, r3
 800100e:	2314      	movs	r3, #20
 8001010:	001a      	movs	r2, r3
 8001012:	2100      	movs	r1, #0
 8001014:	f004 fa54 	bl	80054c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001018:	2424      	movs	r4, #36	@ 0x24
 800101a:	193b      	adds	r3, r7, r4
 800101c:	0018      	movs	r0, r3
 800101e:	2328      	movs	r3, #40	@ 0x28
 8001020:	001a      	movs	r2, r3
 8001022:	2100      	movs	r1, #0
 8001024:	f004 fa4c 	bl	80054c0 <memset>
  if(htim_base->Instance==TIM1)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a64      	ldr	r2, [pc, #400]	@ (80011c0 <HAL_TIM_Base_MspInit+0x1c0>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d11d      	bne.n	800106e <HAL_TIM_Base_MspInit+0x6e>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8001032:	193b      	adds	r3, r7, r4
 8001034:	2280      	movs	r2, #128	@ 0x80
 8001036:	0392      	lsls	r2, r2, #14
 8001038:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 800103a:	193b      	adds	r3, r7, r4
 800103c:	2200      	movs	r2, #0
 800103e:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001040:	193b      	adds	r3, r7, r4
 8001042:	0018      	movs	r0, r3
 8001044:	f002 f848 	bl	80030d8 <HAL_RCCEx_PeriphCLKConfig>
 8001048:	1e03      	subs	r3, r0, #0
 800104a:	d001      	beq.n	8001050 <HAL_TIM_Base_MspInit+0x50>
    {
      Error_Handler();
 800104c:	f7ff ff3c 	bl	8000ec8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001050:	4b5c      	ldr	r3, [pc, #368]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001052:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001054:	4b5b      	ldr	r3, [pc, #364]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001056:	2180      	movs	r1, #128	@ 0x80
 8001058:	0109      	lsls	r1, r1, #4
 800105a:	430a      	orrs	r2, r1
 800105c:	641a      	str	r2, [r3, #64]	@ 0x40
 800105e:	4b59      	ldr	r3, [pc, #356]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001060:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001062:	2380      	movs	r3, #128	@ 0x80
 8001064:	011b      	lsls	r3, r3, #4
 8001066:	4013      	ands	r3, r2
 8001068:	623b      	str	r3, [r7, #32]
 800106a:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 800106c:	e0a3      	b.n	80011b6 <HAL_TIM_Base_MspInit+0x1b6>
  else if(htim_base->Instance==TIM2)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	2380      	movs	r3, #128	@ 0x80
 8001074:	05db      	lsls	r3, r3, #23
 8001076:	429a      	cmp	r2, r3
 8001078:	d138      	bne.n	80010ec <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800107a:	4b52      	ldr	r3, [pc, #328]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 800107c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800107e:	4b51      	ldr	r3, [pc, #324]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001080:	2101      	movs	r1, #1
 8001082:	430a      	orrs	r2, r1
 8001084:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001086:	4b4f      	ldr	r3, [pc, #316]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800108a:	2201      	movs	r2, #1
 800108c:	4013      	ands	r3, r2
 800108e:	61fb      	str	r3, [r7, #28]
 8001090:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	4b4c      	ldr	r3, [pc, #304]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001094:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001096:	4b4b      	ldr	r3, [pc, #300]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001098:	2101      	movs	r1, #1
 800109a:	430a      	orrs	r2, r1
 800109c:	635a      	str	r2, [r3, #52]	@ 0x34
 800109e:	4b49      	ldr	r3, [pc, #292]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 80010a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010a2:	2201      	movs	r2, #1
 80010a4:	4013      	ands	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
 80010a8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80010aa:	214c      	movs	r1, #76	@ 0x4c
 80010ac:	187b      	adds	r3, r7, r1
 80010ae:	2280      	movs	r2, #128	@ 0x80
 80010b0:	0212      	lsls	r2, r2, #8
 80010b2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b4:	187b      	adds	r3, r7, r1
 80010b6:	2202      	movs	r2, #2
 80010b8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	187b      	adds	r3, r7, r1
 80010bc:	2200      	movs	r2, #0
 80010be:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c0:	187b      	adds	r3, r7, r1
 80010c2:	2200      	movs	r2, #0
 80010c4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80010c6:	187b      	adds	r3, r7, r1
 80010c8:	2202      	movs	r2, #2
 80010ca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010cc:	187a      	adds	r2, r7, r1
 80010ce:	23a0      	movs	r3, #160	@ 0xa0
 80010d0:	05db      	lsls	r3, r3, #23
 80010d2:	0011      	movs	r1, r2
 80010d4:	0018      	movs	r0, r3
 80010d6:	f001 f92f 	bl	8002338 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010da:	2200      	movs	r2, #0
 80010dc:	2100      	movs	r1, #0
 80010de:	200f      	movs	r0, #15
 80010e0:	f000 ff6c 	bl	8001fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80010e4:	200f      	movs	r0, #15
 80010e6:	f000 ff7e 	bl	8001fe6 <HAL_NVIC_EnableIRQ>
}
 80010ea:	e064      	b.n	80011b6 <HAL_TIM_Base_MspInit+0x1b6>
  else if(htim_base->Instance==TIM3)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a35      	ldr	r2, [pc, #212]	@ (80011c8 <HAL_TIM_Base_MspInit+0x1c8>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d114      	bne.n	8001120 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010f6:	4b33      	ldr	r3, [pc, #204]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 80010f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010fa:	4b32      	ldr	r3, [pc, #200]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 80010fc:	2102      	movs	r1, #2
 80010fe:	430a      	orrs	r2, r1
 8001100:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001102:	4b30      	ldr	r3, [pc, #192]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001104:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001106:	2202      	movs	r2, #2
 8001108:	4013      	ands	r3, r2
 800110a:	617b      	str	r3, [r7, #20]
 800110c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800110e:	2200      	movs	r2, #0
 8001110:	2100      	movs	r1, #0
 8001112:	2010      	movs	r0, #16
 8001114:	f000 ff52 	bl	8001fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001118:	2010      	movs	r0, #16
 800111a:	f000 ff64 	bl	8001fe6 <HAL_NVIC_EnableIRQ>
}
 800111e:	e04a      	b.n	80011b6 <HAL_TIM_Base_MspInit+0x1b6>
  else if(htim_base->Instance==TIM14)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a29      	ldr	r2, [pc, #164]	@ (80011cc <HAL_TIM_Base_MspInit+0x1cc>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d10e      	bne.n	8001148 <HAL_TIM_Base_MspInit+0x148>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800112a:	4b26      	ldr	r3, [pc, #152]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 800112c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800112e:	4b25      	ldr	r3, [pc, #148]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001130:	2180      	movs	r1, #128	@ 0x80
 8001132:	0209      	lsls	r1, r1, #8
 8001134:	430a      	orrs	r2, r1
 8001136:	641a      	str	r2, [r3, #64]	@ 0x40
 8001138:	4b22      	ldr	r3, [pc, #136]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 800113a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800113c:	2380      	movs	r3, #128	@ 0x80
 800113e:	021b      	lsls	r3, r3, #8
 8001140:	4013      	ands	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
 8001144:	693b      	ldr	r3, [r7, #16]
}
 8001146:	e036      	b.n	80011b6 <HAL_TIM_Base_MspInit+0x1b6>
  else if(htim_base->Instance==TIM16)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a20      	ldr	r2, [pc, #128]	@ (80011d0 <HAL_TIM_Base_MspInit+0x1d0>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d116      	bne.n	8001180 <HAL_TIM_Base_MspInit+0x180>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001152:	4b1c      	ldr	r3, [pc, #112]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001154:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001156:	4b1b      	ldr	r3, [pc, #108]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001158:	2180      	movs	r1, #128	@ 0x80
 800115a:	0289      	lsls	r1, r1, #10
 800115c:	430a      	orrs	r2, r1
 800115e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001160:	4b18      	ldr	r3, [pc, #96]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001162:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001164:	2380      	movs	r3, #128	@ 0x80
 8001166:	029b      	lsls	r3, r3, #10
 8001168:	4013      	ands	r3, r2
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800116e:	2200      	movs	r2, #0
 8001170:	2100      	movs	r1, #0
 8001172:	2015      	movs	r0, #21
 8001174:	f000 ff22 	bl	8001fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8001178:	2015      	movs	r0, #21
 800117a:	f000 ff34 	bl	8001fe6 <HAL_NVIC_EnableIRQ>
}
 800117e:	e01a      	b.n	80011b6 <HAL_TIM_Base_MspInit+0x1b6>
  else if(htim_base->Instance==TIM17)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a13      	ldr	r2, [pc, #76]	@ (80011d4 <HAL_TIM_Base_MspInit+0x1d4>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d115      	bne.n	80011b6 <HAL_TIM_Base_MspInit+0x1b6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800118a:	4b0e      	ldr	r3, [pc, #56]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 800118c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800118e:	4b0d      	ldr	r3, [pc, #52]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 8001190:	2180      	movs	r1, #128	@ 0x80
 8001192:	02c9      	lsls	r1, r1, #11
 8001194:	430a      	orrs	r2, r1
 8001196:	641a      	str	r2, [r3, #64]	@ 0x40
 8001198:	4b0a      	ldr	r3, [pc, #40]	@ (80011c4 <HAL_TIM_Base_MspInit+0x1c4>)
 800119a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800119c:	2380      	movs	r3, #128	@ 0x80
 800119e:	02db      	lsls	r3, r3, #11
 80011a0:	4013      	ands	r3, r2
 80011a2:	60bb      	str	r3, [r7, #8]
 80011a4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2100      	movs	r1, #0
 80011aa:	2016      	movs	r0, #22
 80011ac:	f000 ff06 	bl	8001fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80011b0:	2016      	movs	r0, #22
 80011b2:	f000 ff18 	bl	8001fe6 <HAL_NVIC_EnableIRQ>
}
 80011b6:	46c0      	nop			@ (mov r8, r8)
 80011b8:	46bd      	mov	sp, r7
 80011ba:	b019      	add	sp, #100	@ 0x64
 80011bc:	bd90      	pop	{r4, r7, pc}
 80011be:	46c0      	nop			@ (mov r8, r8)
 80011c0:	40012c00 	.word	0x40012c00
 80011c4:	40021000 	.word	0x40021000
 80011c8:	40000400 	.word	0x40000400
 80011cc:	40002000 	.word	0x40002000
 80011d0:	40014400 	.word	0x40014400
 80011d4:	40014800 	.word	0x40014800

080011d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80011d8:	b590      	push	{r4, r7, lr}
 80011da:	b08b      	sub	sp, #44	@ 0x2c
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	2414      	movs	r4, #20
 80011e2:	193b      	adds	r3, r7, r4
 80011e4:	0018      	movs	r0, r3
 80011e6:	2314      	movs	r3, #20
 80011e8:	001a      	movs	r2, r3
 80011ea:	2100      	movs	r1, #0
 80011ec:	f004 f968 	bl	80054c0 <memset>
  if(htim->Instance==TIM1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a29      	ldr	r2, [pc, #164]	@ (800129c <HAL_TIM_MspPostInit+0xc4>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d124      	bne.n	8001244 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fa:	4b29      	ldr	r3, [pc, #164]	@ (80012a0 <HAL_TIM_MspPostInit+0xc8>)
 80011fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011fe:	4b28      	ldr	r3, [pc, #160]	@ (80012a0 <HAL_TIM_MspPostInit+0xc8>)
 8001200:	2101      	movs	r1, #1
 8001202:	430a      	orrs	r2, r1
 8001204:	635a      	str	r2, [r3, #52]	@ 0x34
 8001206:	4b26      	ldr	r3, [pc, #152]	@ (80012a0 <HAL_TIM_MspPostInit+0xc8>)
 8001208:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800120a:	2201      	movs	r2, #1
 800120c:	4013      	ands	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
 8001210:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11 [PA9]     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001212:	193b      	adds	r3, r7, r4
 8001214:	2280      	movs	r2, #128	@ 0x80
 8001216:	0112      	lsls	r2, r2, #4
 8001218:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121a:	0021      	movs	r1, r4
 800121c:	187b      	adds	r3, r7, r1
 800121e:	2202      	movs	r2, #2
 8001220:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	187b      	adds	r3, r7, r1
 8001224:	2200      	movs	r2, #0
 8001226:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	187b      	adds	r3, r7, r1
 800122a:	2200      	movs	r2, #0
 800122c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800122e:	187b      	adds	r3, r7, r1
 8001230:	2202      	movs	r2, #2
 8001232:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001234:	187a      	adds	r2, r7, r1
 8001236:	23a0      	movs	r3, #160	@ 0xa0
 8001238:	05db      	lsls	r3, r3, #23
 800123a:	0011      	movs	r1, r2
 800123c:	0018      	movs	r0, r3
 800123e:	f001 f87b 	bl	8002338 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001242:	e027      	b.n	8001294 <HAL_TIM_MspPostInit+0xbc>
  else if(htim->Instance==TIM14)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a16      	ldr	r2, [pc, #88]	@ (80012a4 <HAL_TIM_MspPostInit+0xcc>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d122      	bne.n	8001294 <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124e:	4b14      	ldr	r3, [pc, #80]	@ (80012a0 <HAL_TIM_MspPostInit+0xc8>)
 8001250:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001252:	4b13      	ldr	r3, [pc, #76]	@ (80012a0 <HAL_TIM_MspPostInit+0xc8>)
 8001254:	2101      	movs	r1, #1
 8001256:	430a      	orrs	r2, r1
 8001258:	635a      	str	r2, [r3, #52]	@ 0x34
 800125a:	4b11      	ldr	r3, [pc, #68]	@ (80012a0 <HAL_TIM_MspPostInit+0xc8>)
 800125c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800125e:	2201      	movs	r2, #1
 8001260:	4013      	ands	r3, r2
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001266:	2114      	movs	r1, #20
 8001268:	187b      	adds	r3, r7, r1
 800126a:	2280      	movs	r2, #128	@ 0x80
 800126c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126e:	187b      	adds	r3, r7, r1
 8001270:	2202      	movs	r2, #2
 8001272:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	187b      	adds	r3, r7, r1
 8001276:	2200      	movs	r2, #0
 8001278:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127a:	187b      	adds	r3, r7, r1
 800127c:	2200      	movs	r2, #0
 800127e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 8001280:	187b      	adds	r3, r7, r1
 8001282:	2204      	movs	r2, #4
 8001284:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001286:	187a      	adds	r2, r7, r1
 8001288:	23a0      	movs	r3, #160	@ 0xa0
 800128a:	05db      	lsls	r3, r3, #23
 800128c:	0011      	movs	r1, r2
 800128e:	0018      	movs	r0, r3
 8001290:	f001 f852 	bl	8002338 <HAL_GPIO_Init>
}
 8001294:	46c0      	nop			@ (mov r8, r8)
 8001296:	46bd      	mov	sp, r7
 8001298:	b00b      	add	sp, #44	@ 0x2c
 800129a:	bd90      	pop	{r4, r7, pc}
 800129c:	40012c00 	.word	0x40012c00
 80012a0:	40021000 	.word	0x40021000
 80012a4:	40002000 	.word	0x40002000

080012a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012a8:	b590      	push	{r4, r7, lr}
 80012aa:	b08b      	sub	sp, #44	@ 0x2c
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b0:	2414      	movs	r4, #20
 80012b2:	193b      	adds	r3, r7, r4
 80012b4:	0018      	movs	r0, r3
 80012b6:	2314      	movs	r3, #20
 80012b8:	001a      	movs	r2, r3
 80012ba:	2100      	movs	r1, #0
 80012bc:	f004 f900 	bl	80054c0 <memset>
  if(huart->Instance==USART2)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001334 <HAL_UART_MspInit+0x8c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d130      	bne.n	800132c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <HAL_UART_MspInit+0x90>)
 80012cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001338 <HAL_UART_MspInit+0x90>)
 80012d0:	2180      	movs	r1, #128	@ 0x80
 80012d2:	0289      	lsls	r1, r1, #10
 80012d4:	430a      	orrs	r2, r1
 80012d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012d8:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <HAL_UART_MspInit+0x90>)
 80012da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012dc:	2380      	movs	r3, #128	@ 0x80
 80012de:	029b      	lsls	r3, r3, #10
 80012e0:	4013      	ands	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e6:	4b14      	ldr	r3, [pc, #80]	@ (8001338 <HAL_UART_MspInit+0x90>)
 80012e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012ea:	4b13      	ldr	r3, [pc, #76]	@ (8001338 <HAL_UART_MspInit+0x90>)
 80012ec:	2101      	movs	r1, #1
 80012ee:	430a      	orrs	r2, r1
 80012f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80012f2:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <HAL_UART_MspInit+0x90>)
 80012f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012f6:	2201      	movs	r2, #1
 80012f8:	4013      	ands	r3, r2
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 80012fe:	0021      	movs	r1, r4
 8001300:	187b      	adds	r3, r7, r1
 8001302:	220c      	movs	r2, #12
 8001304:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001306:	187b      	adds	r3, r7, r1
 8001308:	2202      	movs	r2, #2
 800130a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800130c:	187b      	adds	r3, r7, r1
 800130e:	2201      	movs	r2, #1
 8001310:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001312:	187b      	adds	r3, r7, r1
 8001314:	2200      	movs	r2, #0
 8001316:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001318:	187b      	adds	r3, r7, r1
 800131a:	2201      	movs	r2, #1
 800131c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131e:	187a      	adds	r2, r7, r1
 8001320:	23a0      	movs	r3, #160	@ 0xa0
 8001322:	05db      	lsls	r3, r3, #23
 8001324:	0011      	movs	r1, r2
 8001326:	0018      	movs	r0, r3
 8001328:	f001 f806 	bl	8002338 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800132c:	46c0      	nop			@ (mov r8, r8)
 800132e:	46bd      	mov	sp, r7
 8001330:	b00b      	add	sp, #44	@ 0x2c
 8001332:	bd90      	pop	{r4, r7, pc}
 8001334:	40004400 	.word	0x40004400
 8001338:	40021000 	.word	0x40021000

0800133c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001340:	46c0      	nop			@ (mov r8, r8)
 8001342:	e7fd      	b.n	8001340 <NMI_Handler+0x4>

08001344 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001348:	46c0      	nop			@ (mov r8, r8)
 800134a:	e7fd      	b.n	8001348 <HardFault_Handler+0x4>

0800134c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001350:	46c0      	nop			@ (mov r8, r8)
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800135a:	46c0      	nop			@ (mov r8, r8)
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001364:	f000 f8e4 	bl	8001530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001368:	46c0      	nop			@ (mov r8, r8)
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001372:	2380      	movs	r3, #128	@ 0x80
 8001374:	00db      	lsls	r3, r3, #3
 8001376:	0018      	movs	r0, r3
 8001378:	f001 f960 	bl	800263c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800137c:	46c0      	nop			@ (mov r8, r8)
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
	...

08001384 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001388:	4b03      	ldr	r3, [pc, #12]	@ (8001398 <DMA1_Channel1_IRQHandler+0x14>)
 800138a:	0018      	movs	r0, r3
 800138c:	f000 fed2 	bl	8002134 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001390:	46c0      	nop			@ (mov r8, r8)
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	46c0      	nop			@ (mov r8, r8)
 8001398:	2000008c 	.word	0x2000008c

0800139c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013a0:	4b03      	ldr	r3, [pc, #12]	@ (80013b0 <TIM2_IRQHandler+0x14>)
 80013a2:	0018      	movs	r0, r3
 80013a4:	f002 f98a 	bl	80036bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013a8:	46c0      	nop			@ (mov r8, r8)
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	46c0      	nop			@ (mov r8, r8)
 80013b0:	20000134 	.word	0x20000134

080013b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80013b8:	4b03      	ldr	r3, [pc, #12]	@ (80013c8 <TIM3_IRQHandler+0x14>)
 80013ba:	0018      	movs	r0, r3
 80013bc:	f002 f97e 	bl	80036bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80013c0:	46c0      	nop			@ (mov r8, r8)
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	20000180 	.word	0x20000180

080013cc <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80013d0:	4b03      	ldr	r3, [pc, #12]	@ (80013e0 <TIM16_IRQHandler+0x14>)
 80013d2:	0018      	movs	r0, r3
 80013d4:	f002 f972 	bl	80036bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80013d8:	46c0      	nop			@ (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	46c0      	nop			@ (mov r8, r8)
 80013e0:	20000218 	.word	0x20000218

080013e4 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80013e8:	4b03      	ldr	r3, [pc, #12]	@ (80013f8 <TIM17_IRQHandler+0x14>)
 80013ea:	0018      	movs	r0, r3
 80013ec:	f002 f966 	bl	80036bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80013f0:	46c0      	nop			@ (mov r8, r8)
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	46c0      	nop			@ (mov r8, r8)
 80013f8:	20000264 	.word	0x20000264

080013fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001400:	46c0      	nop			@ (mov r8, r8)
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
	...

08001408 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001408:	480d      	ldr	r0, [pc, #52]	@ (8001440 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800140a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800140c:	f7ff fff6 	bl	80013fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001410:	480c      	ldr	r0, [pc, #48]	@ (8001444 <LoopForever+0x6>)
  ldr r1, =_edata
 8001412:	490d      	ldr	r1, [pc, #52]	@ (8001448 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001414:	4a0d      	ldr	r2, [pc, #52]	@ (800144c <LoopForever+0xe>)
  movs r3, #0
 8001416:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001418:	e002      	b.n	8001420 <LoopCopyDataInit>

0800141a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800141a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800141c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800141e:	3304      	adds	r3, #4

08001420 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001420:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001422:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001424:	d3f9      	bcc.n	800141a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001426:	4a0a      	ldr	r2, [pc, #40]	@ (8001450 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001428:	4c0a      	ldr	r4, [pc, #40]	@ (8001454 <LoopForever+0x16>)
  movs r3, #0
 800142a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800142c:	e001      	b.n	8001432 <LoopFillZerobss>

0800142e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800142e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001430:	3204      	adds	r2, #4

08001432 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001432:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001434:	d3fb      	bcc.n	800142e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001436:	f004 f84b 	bl	80054d0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800143a:	f7ff f805 	bl	8000448 <main>

0800143e <LoopForever>:

LoopForever:
  b LoopForever
 800143e:	e7fe      	b.n	800143e <LoopForever>
  ldr   r0, =_estack
 8001440:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001444:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001448:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800144c:	08005660 	.word	0x08005660
  ldr r2, =_sbss
 8001450:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001454:	20000348 	.word	0x20000348

08001458 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001458:	e7fe      	b.n	8001458 <ADC1_IRQHandler>
	...

0800145c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001462:	1dfb      	adds	r3, r7, #7
 8001464:	2200      	movs	r2, #0
 8001466:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001468:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <HAL_Init+0x3c>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	4b0a      	ldr	r3, [pc, #40]	@ (8001498 <HAL_Init+0x3c>)
 800146e:	2180      	movs	r1, #128	@ 0x80
 8001470:	0049      	lsls	r1, r1, #1
 8001472:	430a      	orrs	r2, r1
 8001474:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001476:	2000      	movs	r0, #0
 8001478:	f000 f810 	bl	800149c <HAL_InitTick>
 800147c:	1e03      	subs	r3, r0, #0
 800147e:	d003      	beq.n	8001488 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001480:	1dfb      	adds	r3, r7, #7
 8001482:	2201      	movs	r2, #1
 8001484:	701a      	strb	r2, [r3, #0]
 8001486:	e001      	b.n	800148c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001488:	f7ff fd24 	bl	8000ed4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800148c:	1dfb      	adds	r3, r7, #7
 800148e:	781b      	ldrb	r3, [r3, #0]
}
 8001490:	0018      	movs	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	b002      	add	sp, #8
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40022000 	.word	0x40022000

0800149c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800149c:	b590      	push	{r4, r7, lr}
 800149e:	b085      	sub	sp, #20
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80014a4:	230f      	movs	r3, #15
 80014a6:	18fb      	adds	r3, r7, r3
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80014ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001524 <HAL_InitTick+0x88>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d02b      	beq.n	800150c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80014b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001528 <HAL_InitTick+0x8c>)
 80014b6:	681c      	ldr	r4, [r3, #0]
 80014b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001524 <HAL_InitTick+0x88>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	0019      	movs	r1, r3
 80014be:	23fa      	movs	r3, #250	@ 0xfa
 80014c0:	0098      	lsls	r0, r3, #2
 80014c2:	f7fe fe1f 	bl	8000104 <__udivsi3>
 80014c6:	0003      	movs	r3, r0
 80014c8:	0019      	movs	r1, r3
 80014ca:	0020      	movs	r0, r4
 80014cc:	f7fe fe1a 	bl	8000104 <__udivsi3>
 80014d0:	0003      	movs	r3, r0
 80014d2:	0018      	movs	r0, r3
 80014d4:	f000 fd97 	bl	8002006 <HAL_SYSTICK_Config>
 80014d8:	1e03      	subs	r3, r0, #0
 80014da:	d112      	bne.n	8001502 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2b03      	cmp	r3, #3
 80014e0:	d80a      	bhi.n	80014f8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e2:	6879      	ldr	r1, [r7, #4]
 80014e4:	2301      	movs	r3, #1
 80014e6:	425b      	negs	r3, r3
 80014e8:	2200      	movs	r2, #0
 80014ea:	0018      	movs	r0, r3
 80014ec:	f000 fd66 	bl	8001fbc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014f0:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <HAL_InitTick+0x90>)
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	e00d      	b.n	8001514 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80014f8:	230f      	movs	r3, #15
 80014fa:	18fb      	adds	r3, r7, r3
 80014fc:	2201      	movs	r2, #1
 80014fe:	701a      	strb	r2, [r3, #0]
 8001500:	e008      	b.n	8001514 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001502:	230f      	movs	r3, #15
 8001504:	18fb      	adds	r3, r7, r3
 8001506:	2201      	movs	r2, #1
 8001508:	701a      	strb	r2, [r3, #0]
 800150a:	e003      	b.n	8001514 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800150c:	230f      	movs	r3, #15
 800150e:	18fb      	adds	r3, r7, r3
 8001510:	2201      	movs	r2, #1
 8001512:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001514:	230f      	movs	r3, #15
 8001516:	18fb      	adds	r3, r7, r3
 8001518:	781b      	ldrb	r3, [r3, #0]
}
 800151a:	0018      	movs	r0, r3
 800151c:	46bd      	mov	sp, r7
 800151e:	b005      	add	sp, #20
 8001520:	bd90      	pop	{r4, r7, pc}
 8001522:	46c0      	nop			@ (mov r8, r8)
 8001524:	20000008 	.word	0x20000008
 8001528:	20000000 	.word	0x20000000
 800152c:	20000004 	.word	0x20000004

08001530 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001534:	4b05      	ldr	r3, [pc, #20]	@ (800154c <HAL_IncTick+0x1c>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	001a      	movs	r2, r3
 800153a:	4b05      	ldr	r3, [pc, #20]	@ (8001550 <HAL_IncTick+0x20>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	18d2      	adds	r2, r2, r3
 8001540:	4b03      	ldr	r3, [pc, #12]	@ (8001550 <HAL_IncTick+0x20>)
 8001542:	601a      	str	r2, [r3, #0]
}
 8001544:	46c0      	nop			@ (mov r8, r8)
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	20000008 	.word	0x20000008
 8001550:	20000344 	.word	0x20000344

08001554 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  return uwTick;
 8001558:	4b02      	ldr	r3, [pc, #8]	@ (8001564 <HAL_GetTick+0x10>)
 800155a:	681b      	ldr	r3, [r3, #0]
}
 800155c:	0018      	movs	r0, r3
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	46c0      	nop			@ (mov r8, r8)
 8001564:	20000344 	.word	0x20000344

08001568 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a05      	ldr	r2, [pc, #20]	@ (800158c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001578:	401a      	ands	r2, r3
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	431a      	orrs	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	601a      	str	r2, [r3, #0]
}
 8001582:	46c0      	nop			@ (mov r8, r8)
 8001584:	46bd      	mov	sp, r7
 8001586:	b002      	add	sp, #8
 8001588:	bd80      	pop	{r7, pc}
 800158a:	46c0      	nop			@ (mov r8, r8)
 800158c:	fe3fffff 	.word	0xfe3fffff

08001590 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	23e0      	movs	r3, #224	@ 0xe0
 800159e:	045b      	lsls	r3, r3, #17
 80015a0:	4013      	ands	r3, r2
}
 80015a2:	0018      	movs	r0, r3
 80015a4:	46bd      	mov	sp, r7
 80015a6:	b002      	add	sp, #8
 80015a8:	bd80      	pop	{r7, pc}

080015aa <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b084      	sub	sp, #16
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	60f8      	str	r0, [r7, #12]
 80015b2:	60b9      	str	r1, [r7, #8]
 80015b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	695b      	ldr	r3, [r3, #20]
 80015ba:	68ba      	ldr	r2, [r7, #8]
 80015bc:	2104      	movs	r1, #4
 80015be:	400a      	ands	r2, r1
 80015c0:	2107      	movs	r1, #7
 80015c2:	4091      	lsls	r1, r2
 80015c4:	000a      	movs	r2, r1
 80015c6:	43d2      	mvns	r2, r2
 80015c8:	401a      	ands	r2, r3
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	2104      	movs	r1, #4
 80015ce:	400b      	ands	r3, r1
 80015d0:	6879      	ldr	r1, [r7, #4]
 80015d2:	4099      	lsls	r1, r3
 80015d4:	000b      	movs	r3, r1
 80015d6:	431a      	orrs	r2, r3
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80015dc:	46c0      	nop			@ (mov r8, r8)
 80015de:	46bd      	mov	sp, r7
 80015e0:	b004      	add	sp, #16
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	695b      	ldr	r3, [r3, #20]
 80015f2:	683a      	ldr	r2, [r7, #0]
 80015f4:	2104      	movs	r1, #4
 80015f6:	400a      	ands	r2, r1
 80015f8:	2107      	movs	r1, #7
 80015fa:	4091      	lsls	r1, r2
 80015fc:	000a      	movs	r2, r1
 80015fe:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	2104      	movs	r1, #4
 8001604:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001606:	40da      	lsrs	r2, r3
 8001608:	0013      	movs	r3, r2
}
 800160a:	0018      	movs	r0, r3
 800160c:	46bd      	mov	sp, r7
 800160e:	b002      	add	sp, #8
 8001610:	bd80      	pop	{r7, pc}

08001612 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b084      	sub	sp, #16
 8001616:	af00      	add	r7, sp, #0
 8001618:	60f8      	str	r0, [r7, #12]
 800161a:	60b9      	str	r1, [r7, #8]
 800161c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	211f      	movs	r1, #31
 8001626:	400a      	ands	r2, r1
 8001628:	210f      	movs	r1, #15
 800162a:	4091      	lsls	r1, r2
 800162c:	000a      	movs	r2, r1
 800162e:	43d2      	mvns	r2, r2
 8001630:	401a      	ands	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	0e9b      	lsrs	r3, r3, #26
 8001636:	210f      	movs	r1, #15
 8001638:	4019      	ands	r1, r3
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	201f      	movs	r0, #31
 800163e:	4003      	ands	r3, r0
 8001640:	4099      	lsls	r1, r3
 8001642:	000b      	movs	r3, r1
 8001644:	431a      	orrs	r2, r3
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800164a:	46c0      	nop			@ (mov r8, r8)
 800164c:	46bd      	mov	sp, r7
 800164e:	b004      	add	sp, #16
 8001650:	bd80      	pop	{r7, pc}

08001652 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b082      	sub	sp, #8
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
 800165a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	035b      	lsls	r3, r3, #13
 8001664:	0b5b      	lsrs	r3, r3, #13
 8001666:	431a      	orrs	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800166c:	46c0      	nop			@ (mov r8, r8)
 800166e:	46bd      	mov	sp, r7
 8001670:	b002      	add	sp, #8
 8001672:	bd80      	pop	{r7, pc}

08001674 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001682:	683a      	ldr	r2, [r7, #0]
 8001684:	0352      	lsls	r2, r2, #13
 8001686:	0b52      	lsrs	r2, r2, #13
 8001688:	43d2      	mvns	r2, r2
 800168a:	401a      	ands	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001690:	46c0      	nop			@ (mov r8, r8)
 8001692:	46bd      	mov	sp, r7
 8001694:	b002      	add	sp, #8
 8001696:	bd80      	pop	{r7, pc}

08001698 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	695b      	ldr	r3, [r3, #20]
 80016a8:	68ba      	ldr	r2, [r7, #8]
 80016aa:	0212      	lsls	r2, r2, #8
 80016ac:	43d2      	mvns	r2, r2
 80016ae:	401a      	ands	r2, r3
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	021b      	lsls	r3, r3, #8
 80016b4:	6879      	ldr	r1, [r7, #4]
 80016b6:	400b      	ands	r3, r1
 80016b8:	4904      	ldr	r1, [pc, #16]	@ (80016cc <LL_ADC_SetChannelSamplingTime+0x34>)
 80016ba:	400b      	ands	r3, r1
 80016bc:	431a      	orrs	r2, r3
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80016c2:	46c0      	nop			@ (mov r8, r8)
 80016c4:	46bd      	mov	sp, r7
 80016c6:	b004      	add	sp, #16
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	46c0      	nop			@ (mov r8, r8)
 80016cc:	07ffff00 	.word	0x07ffff00

080016d0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	4a05      	ldr	r2, [pc, #20]	@ (80016f4 <LL_ADC_EnableInternalRegulator+0x24>)
 80016de:	4013      	ands	r3, r2
 80016e0:	2280      	movs	r2, #128	@ 0x80
 80016e2:	0552      	lsls	r2, r2, #21
 80016e4:	431a      	orrs	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80016ea:	46c0      	nop			@ (mov r8, r8)
 80016ec:	46bd      	mov	sp, r7
 80016ee:	b002      	add	sp, #8
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	46c0      	nop			@ (mov r8, r8)
 80016f4:	6fffffe8 	.word	0x6fffffe8

080016f8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689a      	ldr	r2, [r3, #8]
 8001704:	2380      	movs	r3, #128	@ 0x80
 8001706:	055b      	lsls	r3, r3, #21
 8001708:	401a      	ands	r2, r3
 800170a:	2380      	movs	r3, #128	@ 0x80
 800170c:	055b      	lsls	r3, r3, #21
 800170e:	429a      	cmp	r2, r3
 8001710:	d101      	bne.n	8001716 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001712:	2301      	movs	r3, #1
 8001714:	e000      	b.n	8001718 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001716:	2300      	movs	r3, #0
}
 8001718:	0018      	movs	r0, r3
 800171a:	46bd      	mov	sp, r7
 800171c:	b002      	add	sp, #8
 800171e:	bd80      	pop	{r7, pc}

08001720 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	2201      	movs	r2, #1
 800172e:	4013      	ands	r3, r2
 8001730:	2b01      	cmp	r3, #1
 8001732:	d101      	bne.n	8001738 <LL_ADC_IsEnabled+0x18>
 8001734:	2301      	movs	r3, #1
 8001736:	e000      	b.n	800173a <LL_ADC_IsEnabled+0x1a>
 8001738:	2300      	movs	r3, #0
}
 800173a:	0018      	movs	r0, r3
 800173c:	46bd      	mov	sp, r7
 800173e:	b002      	add	sp, #8
 8001740:	bd80      	pop	{r7, pc}

08001742 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b082      	sub	sp, #8
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	2204      	movs	r2, #4
 8001750:	4013      	ands	r3, r2
 8001752:	2b04      	cmp	r3, #4
 8001754:	d101      	bne.n	800175a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001756:	2301      	movs	r3, #1
 8001758:	e000      	b.n	800175c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800175a:	2300      	movs	r3, #0
}
 800175c:	0018      	movs	r0, r3
 800175e:	46bd      	mov	sp, r7
 8001760:	b002      	add	sp, #8
 8001762:	bd80      	pop	{r7, pc}

08001764 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b088      	sub	sp, #32
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800176c:	231f      	movs	r3, #31
 800176e:	18fb      	adds	r3, r7, r3
 8001770:	2200      	movs	r2, #0
 8001772:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001774:	2300      	movs	r3, #0
 8001776:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800177c:	2300      	movs	r3, #0
 800177e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d101      	bne.n	800178a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
 8001788:	e17f      	b.n	8001a8a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178e:	2b00      	cmp	r3, #0
 8001790:	d10a      	bne.n	80017a8 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	0018      	movs	r0, r3
 8001796:	f7ff fbc1 	bl	8000f1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2200      	movs	r2, #0
 800179e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2254      	movs	r2, #84	@ 0x54
 80017a4:	2100      	movs	r1, #0
 80017a6:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	0018      	movs	r0, r3
 80017ae:	f7ff ffa3 	bl	80016f8 <LL_ADC_IsInternalRegulatorEnabled>
 80017b2:	1e03      	subs	r3, r0, #0
 80017b4:	d115      	bne.n	80017e2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	0018      	movs	r0, r3
 80017bc:	f7ff ff88 	bl	80016d0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017c0:	4bb4      	ldr	r3, [pc, #720]	@ (8001a94 <HAL_ADC_Init+0x330>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	49b4      	ldr	r1, [pc, #720]	@ (8001a98 <HAL_ADC_Init+0x334>)
 80017c6:	0018      	movs	r0, r3
 80017c8:	f7fe fc9c 	bl	8000104 <__udivsi3>
 80017cc:	0003      	movs	r3, r0
 80017ce:	3301      	adds	r3, #1
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017d4:	e002      	b.n	80017dc <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	3b01      	subs	r3, #1
 80017da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d1f9      	bne.n	80017d6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	0018      	movs	r0, r3
 80017e8:	f7ff ff86 	bl	80016f8 <LL_ADC_IsInternalRegulatorEnabled>
 80017ec:	1e03      	subs	r3, r0, #0
 80017ee:	d10f      	bne.n	8001810 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f4:	2210      	movs	r2, #16
 80017f6:	431a      	orrs	r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001800:	2201      	movs	r2, #1
 8001802:	431a      	orrs	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001808:	231f      	movs	r3, #31
 800180a:	18fb      	adds	r3, r7, r3
 800180c:	2201      	movs	r2, #1
 800180e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	0018      	movs	r0, r3
 8001816:	f7ff ff94 	bl	8001742 <LL_ADC_REG_IsConversionOngoing>
 800181a:	0003      	movs	r3, r0
 800181c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001822:	2210      	movs	r2, #16
 8001824:	4013      	ands	r3, r2
 8001826:	d000      	beq.n	800182a <HAL_ADC_Init+0xc6>
 8001828:	e122      	b.n	8001a70 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d000      	beq.n	8001832 <HAL_ADC_Init+0xce>
 8001830:	e11e      	b.n	8001a70 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001836:	4a99      	ldr	r2, [pc, #612]	@ (8001a9c <HAL_ADC_Init+0x338>)
 8001838:	4013      	ands	r3, r2
 800183a:	2202      	movs	r2, #2
 800183c:	431a      	orrs	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	0018      	movs	r0, r3
 8001848:	f7ff ff6a 	bl	8001720 <LL_ADC_IsEnabled>
 800184c:	1e03      	subs	r3, r0, #0
 800184e:	d000      	beq.n	8001852 <HAL_ADC_Init+0xee>
 8001850:	e0ad      	b.n	80019ae <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	7e1b      	ldrb	r3, [r3, #24]
 800185a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800185c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	7e5b      	ldrb	r3, [r3, #25]
 8001862:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001864:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	7e9b      	ldrb	r3, [r3, #26]
 800186a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800186c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	2b00      	cmp	r3, #0
 8001874:	d002      	beq.n	800187c <HAL_ADC_Init+0x118>
 8001876:	2380      	movs	r3, #128	@ 0x80
 8001878:	015b      	lsls	r3, r3, #5
 800187a:	e000      	b.n	800187e <HAL_ADC_Init+0x11a>
 800187c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800187e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001884:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	691b      	ldr	r3, [r3, #16]
 800188a:	2b00      	cmp	r3, #0
 800188c:	da04      	bge.n	8001898 <HAL_ADC_Init+0x134>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	691b      	ldr	r3, [r3, #16]
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	085b      	lsrs	r3, r3, #1
 8001896:	e001      	b.n	800189c <HAL_ADC_Init+0x138>
 8001898:	2380      	movs	r3, #128	@ 0x80
 800189a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800189c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	212c      	movs	r1, #44	@ 0x2c
 80018a2:	5c5b      	ldrb	r3, [r3, r1]
 80018a4:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80018a6:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2220      	movs	r2, #32
 80018b2:	5c9b      	ldrb	r3, [r3, r2]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d115      	bne.n	80018e4 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	7e9b      	ldrb	r3, [r3, #26]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d105      	bne.n	80018cc <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	2280      	movs	r2, #128	@ 0x80
 80018c4:	0252      	lsls	r2, r2, #9
 80018c6:	4313      	orrs	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
 80018ca:	e00b      	b.n	80018e4 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d0:	2220      	movs	r2, #32
 80018d2:	431a      	orrs	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018dc:	2201      	movs	r2, #1
 80018de:	431a      	orrs	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d00a      	beq.n	8001902 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018f0:	23e0      	movs	r3, #224	@ 0xe0
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80018fa:	4313      	orrs	r3, r2
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	4313      	orrs	r3, r2
 8001900:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	4a65      	ldr	r2, [pc, #404]	@ (8001aa0 <HAL_ADC_Init+0x33c>)
 800190a:	4013      	ands	r3, r2
 800190c:	0019      	movs	r1, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	69ba      	ldr	r2, [r7, #24]
 8001914:	430a      	orrs	r2, r1
 8001916:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	0f9b      	lsrs	r3, r3, #30
 800191e:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001924:	4313      	orrs	r3, r2
 8001926:	697a      	ldr	r2, [r7, #20]
 8001928:	4313      	orrs	r3, r2
 800192a:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	223c      	movs	r2, #60	@ 0x3c
 8001930:	5c9b      	ldrb	r3, [r3, r2]
 8001932:	2b01      	cmp	r3, #1
 8001934:	d111      	bne.n	800195a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	0f9b      	lsrs	r3, r3, #30
 800193c:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001942:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001948:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800194e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	4313      	orrs	r3, r2
 8001954:	2201      	movs	r2, #1
 8001956:	4313      	orrs	r3, r2
 8001958:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	691b      	ldr	r3, [r3, #16]
 8001960:	4a50      	ldr	r2, [pc, #320]	@ (8001aa4 <HAL_ADC_Init+0x340>)
 8001962:	4013      	ands	r3, r2
 8001964:	0019      	movs	r1, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	697a      	ldr	r2, [r7, #20]
 800196c:	430a      	orrs	r2, r1
 800196e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685a      	ldr	r2, [r3, #4]
 8001974:	23c0      	movs	r3, #192	@ 0xc0
 8001976:	061b      	lsls	r3, r3, #24
 8001978:	429a      	cmp	r2, r3
 800197a:	d018      	beq.n	80019ae <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001980:	2380      	movs	r3, #128	@ 0x80
 8001982:	05db      	lsls	r3, r3, #23
 8001984:	429a      	cmp	r2, r3
 8001986:	d012      	beq.n	80019ae <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800198c:	2380      	movs	r3, #128	@ 0x80
 800198e:	061b      	lsls	r3, r3, #24
 8001990:	429a      	cmp	r2, r3
 8001992:	d00c      	beq.n	80019ae <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001994:	4b44      	ldr	r3, [pc, #272]	@ (8001aa8 <HAL_ADC_Init+0x344>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a44      	ldr	r2, [pc, #272]	@ (8001aac <HAL_ADC_Init+0x348>)
 800199a:	4013      	ands	r3, r2
 800199c:	0019      	movs	r1, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	685a      	ldr	r2, [r3, #4]
 80019a2:	23f0      	movs	r3, #240	@ 0xf0
 80019a4:	039b      	lsls	r3, r3, #14
 80019a6:	401a      	ands	r2, r3
 80019a8:	4b3f      	ldr	r3, [pc, #252]	@ (8001aa8 <HAL_ADC_Init+0x344>)
 80019aa:	430a      	orrs	r2, r1
 80019ac:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6818      	ldr	r0, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019b6:	001a      	movs	r2, r3
 80019b8:	2100      	movs	r1, #0
 80019ba:	f7ff fdf6 	bl	80015aa <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6818      	ldr	r0, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019c6:	493a      	ldr	r1, [pc, #232]	@ (8001ab0 <HAL_ADC_Init+0x34c>)
 80019c8:	001a      	movs	r2, r3
 80019ca:	f7ff fdee 	bl	80015aa <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d109      	bne.n	80019ea <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2110      	movs	r1, #16
 80019e2:	4249      	negs	r1, r1
 80019e4:	430a      	orrs	r2, r1
 80019e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80019e8:	e018      	b.n	8001a1c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	691a      	ldr	r2, [r3, #16]
 80019ee:	2380      	movs	r3, #128	@ 0x80
 80019f0:	039b      	lsls	r3, r3, #14
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d112      	bne.n	8001a1c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	69db      	ldr	r3, [r3, #28]
 8001a00:	3b01      	subs	r3, #1
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	221c      	movs	r2, #28
 8001a06:	4013      	ands	r3, r2
 8001a08:	2210      	movs	r2, #16
 8001a0a:	4252      	negs	r2, r2
 8001a0c:	409a      	lsls	r2, r3
 8001a0e:	0011      	movs	r1, r2
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2100      	movs	r1, #0
 8001a22:	0018      	movs	r0, r3
 8001a24:	f7ff fdde 	bl	80015e4 <LL_ADC_GetSamplingTimeCommonChannels>
 8001a28:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d10b      	bne.n	8001a4a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2200      	movs	r2, #0
 8001a36:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a3c:	2203      	movs	r2, #3
 8001a3e:	4393      	bics	r3, r2
 8001a40:	2201      	movs	r2, #1
 8001a42:	431a      	orrs	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a48:	e01c      	b.n	8001a84 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4e:	2212      	movs	r2, #18
 8001a50:	4393      	bics	r3, r2
 8001a52:	2210      	movs	r2, #16
 8001a54:	431a      	orrs	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a5e:	2201      	movs	r2, #1
 8001a60:	431a      	orrs	r2, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001a66:	231f      	movs	r3, #31
 8001a68:	18fb      	adds	r3, r7, r3
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a6e:	e009      	b.n	8001a84 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a74:	2210      	movs	r2, #16
 8001a76:	431a      	orrs	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001a7c:	231f      	movs	r3, #31
 8001a7e:	18fb      	adds	r3, r7, r3
 8001a80:	2201      	movs	r2, #1
 8001a82:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001a84:	231f      	movs	r3, #31
 8001a86:	18fb      	adds	r3, r7, r3
 8001a88:	781b      	ldrb	r3, [r3, #0]
}
 8001a8a:	0018      	movs	r0, r3
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	b008      	add	sp, #32
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	46c0      	nop			@ (mov r8, r8)
 8001a94:	20000000 	.word	0x20000000
 8001a98:	00030d40 	.word	0x00030d40
 8001a9c:	fffffefd 	.word	0xfffffefd
 8001aa0:	ffde0201 	.word	0xffde0201
 8001aa4:	1ffffc02 	.word	0x1ffffc02
 8001aa8:	40012708 	.word	0x40012708
 8001aac:	ffc3ffff 	.word	0xffc3ffff
 8001ab0:	07ffff04 	.word	0x07ffff04

08001ab4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001abe:	2317      	movs	r3, #23
 8001ac0:	18fb      	adds	r3, r7, r3
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2254      	movs	r2, #84	@ 0x54
 8001ace:	5c9b      	ldrb	r3, [r3, r2]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d101      	bne.n	8001ad8 <HAL_ADC_ConfigChannel+0x24>
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	e1c0      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x3a6>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2254      	movs	r2, #84	@ 0x54
 8001adc:	2101      	movs	r1, #1
 8001ade:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f7ff fe2c 	bl	8001742 <LL_ADC_REG_IsConversionOngoing>
 8001aea:	1e03      	subs	r3, r0, #0
 8001aec:	d000      	beq.n	8001af0 <HAL_ADC_ConfigChannel+0x3c>
 8001aee:	e1a3      	b.n	8001e38 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d100      	bne.n	8001afa <HAL_ADC_ConfigChannel+0x46>
 8001af8:	e143      	b.n	8001d82 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	691a      	ldr	r2, [r3, #16]
 8001afe:	2380      	movs	r3, #128	@ 0x80
 8001b00:	061b      	lsls	r3, r3, #24
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d004      	beq.n	8001b10 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b0a:	4ac1      	ldr	r2, [pc, #772]	@ (8001e10 <HAL_ADC_ConfigChannel+0x35c>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d108      	bne.n	8001b22 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	0019      	movs	r1, r3
 8001b1a:	0010      	movs	r0, r2
 8001b1c:	f7ff fd99 	bl	8001652 <LL_ADC_REG_SetSequencerChAdd>
 8001b20:	e0c9      	b.n	8001cb6 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	211f      	movs	r1, #31
 8001b2c:	400b      	ands	r3, r1
 8001b2e:	210f      	movs	r1, #15
 8001b30:	4099      	lsls	r1, r3
 8001b32:	000b      	movs	r3, r1
 8001b34:	43db      	mvns	r3, r3
 8001b36:	4013      	ands	r3, r2
 8001b38:	0019      	movs	r1, r3
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	035b      	lsls	r3, r3, #13
 8001b40:	0b5b      	lsrs	r3, r3, #13
 8001b42:	d105      	bne.n	8001b50 <HAL_ADC_ConfigChannel+0x9c>
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	0e9b      	lsrs	r3, r3, #26
 8001b4a:	221f      	movs	r2, #31
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	e098      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2201      	movs	r2, #1
 8001b56:	4013      	ands	r3, r2
 8001b58:	d000      	beq.n	8001b5c <HAL_ADC_ConfigChannel+0xa8>
 8001b5a:	e091      	b.n	8001c80 <HAL_ADC_ConfigChannel+0x1cc>
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2202      	movs	r2, #2
 8001b62:	4013      	ands	r3, r2
 8001b64:	d000      	beq.n	8001b68 <HAL_ADC_ConfigChannel+0xb4>
 8001b66:	e089      	b.n	8001c7c <HAL_ADC_ConfigChannel+0x1c8>
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2204      	movs	r2, #4
 8001b6e:	4013      	ands	r3, r2
 8001b70:	d000      	beq.n	8001b74 <HAL_ADC_ConfigChannel+0xc0>
 8001b72:	e081      	b.n	8001c78 <HAL_ADC_ConfigChannel+0x1c4>
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2208      	movs	r2, #8
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	d000      	beq.n	8001b80 <HAL_ADC_ConfigChannel+0xcc>
 8001b7e:	e079      	b.n	8001c74 <HAL_ADC_ConfigChannel+0x1c0>
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2210      	movs	r2, #16
 8001b86:	4013      	ands	r3, r2
 8001b88:	d000      	beq.n	8001b8c <HAL_ADC_ConfigChannel+0xd8>
 8001b8a:	e071      	b.n	8001c70 <HAL_ADC_ConfigChannel+0x1bc>
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2220      	movs	r2, #32
 8001b92:	4013      	ands	r3, r2
 8001b94:	d000      	beq.n	8001b98 <HAL_ADC_ConfigChannel+0xe4>
 8001b96:	e069      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x1b8>
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2240      	movs	r2, #64	@ 0x40
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	d000      	beq.n	8001ba4 <HAL_ADC_ConfigChannel+0xf0>
 8001ba2:	e061      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x1b4>
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2280      	movs	r2, #128	@ 0x80
 8001baa:	4013      	ands	r3, r2
 8001bac:	d000      	beq.n	8001bb0 <HAL_ADC_ConfigChannel+0xfc>
 8001bae:	e059      	b.n	8001c64 <HAL_ADC_ConfigChannel+0x1b0>
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	2380      	movs	r3, #128	@ 0x80
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	4013      	ands	r3, r2
 8001bba:	d151      	bne.n	8001c60 <HAL_ADC_ConfigChannel+0x1ac>
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	2380      	movs	r3, #128	@ 0x80
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d149      	bne.n	8001c5c <HAL_ADC_ConfigChannel+0x1a8>
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	2380      	movs	r3, #128	@ 0x80
 8001bce:	00db      	lsls	r3, r3, #3
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d141      	bne.n	8001c58 <HAL_ADC_ConfigChannel+0x1a4>
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	2380      	movs	r3, #128	@ 0x80
 8001bda:	011b      	lsls	r3, r3, #4
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d139      	bne.n	8001c54 <HAL_ADC_ConfigChannel+0x1a0>
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	2380      	movs	r3, #128	@ 0x80
 8001be6:	015b      	lsls	r3, r3, #5
 8001be8:	4013      	ands	r3, r2
 8001bea:	d131      	bne.n	8001c50 <HAL_ADC_ConfigChannel+0x19c>
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	2380      	movs	r3, #128	@ 0x80
 8001bf2:	019b      	lsls	r3, r3, #6
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	d129      	bne.n	8001c4c <HAL_ADC_ConfigChannel+0x198>
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	2380      	movs	r3, #128	@ 0x80
 8001bfe:	01db      	lsls	r3, r3, #7
 8001c00:	4013      	ands	r3, r2
 8001c02:	d121      	bne.n	8001c48 <HAL_ADC_ConfigChannel+0x194>
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	2380      	movs	r3, #128	@ 0x80
 8001c0a:	021b      	lsls	r3, r3, #8
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d119      	bne.n	8001c44 <HAL_ADC_ConfigChannel+0x190>
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	2380      	movs	r3, #128	@ 0x80
 8001c16:	025b      	lsls	r3, r3, #9
 8001c18:	4013      	ands	r3, r2
 8001c1a:	d111      	bne.n	8001c40 <HAL_ADC_ConfigChannel+0x18c>
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	2380      	movs	r3, #128	@ 0x80
 8001c22:	029b      	lsls	r3, r3, #10
 8001c24:	4013      	ands	r3, r2
 8001c26:	d109      	bne.n	8001c3c <HAL_ADC_ConfigChannel+0x188>
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	2380      	movs	r3, #128	@ 0x80
 8001c2e:	02db      	lsls	r3, r3, #11
 8001c30:	4013      	ands	r3, r2
 8001c32:	d001      	beq.n	8001c38 <HAL_ADC_ConfigChannel+0x184>
 8001c34:	2312      	movs	r3, #18
 8001c36:	e024      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c38:	2300      	movs	r3, #0
 8001c3a:	e022      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c3c:	2311      	movs	r3, #17
 8001c3e:	e020      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c40:	2310      	movs	r3, #16
 8001c42:	e01e      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c44:	230f      	movs	r3, #15
 8001c46:	e01c      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c48:	230e      	movs	r3, #14
 8001c4a:	e01a      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c4c:	230d      	movs	r3, #13
 8001c4e:	e018      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c50:	230c      	movs	r3, #12
 8001c52:	e016      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c54:	230b      	movs	r3, #11
 8001c56:	e014      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c58:	230a      	movs	r3, #10
 8001c5a:	e012      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c5c:	2309      	movs	r3, #9
 8001c5e:	e010      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c60:	2308      	movs	r3, #8
 8001c62:	e00e      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c64:	2307      	movs	r3, #7
 8001c66:	e00c      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c68:	2306      	movs	r3, #6
 8001c6a:	e00a      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c6c:	2305      	movs	r3, #5
 8001c6e:	e008      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c70:	2304      	movs	r3, #4
 8001c72:	e006      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c74:	2303      	movs	r3, #3
 8001c76:	e004      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c78:	2302      	movs	r3, #2
 8001c7a:	e002      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e000      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x1ce>
 8001c80:	2300      	movs	r3, #0
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	6852      	ldr	r2, [r2, #4]
 8001c86:	201f      	movs	r0, #31
 8001c88:	4002      	ands	r2, r0
 8001c8a:	4093      	lsls	r3, r2
 8001c8c:	000a      	movs	r2, r1
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	089b      	lsrs	r3, r3, #2
 8001c9a:	1c5a      	adds	r2, r3, #1
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	69db      	ldr	r3, [r3, #28]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d808      	bhi.n	8001cb6 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6818      	ldr	r0, [r3, #0]
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	6859      	ldr	r1, [r3, #4]
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	001a      	movs	r2, r3
 8001cb2:	f7ff fcae 	bl	8001612 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6818      	ldr	r0, [r3, #0]
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	6819      	ldr	r1, [r3, #0]
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	001a      	movs	r2, r3
 8001cc4:	f7ff fce8 	bl	8001698 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	db00      	blt.n	8001cd2 <HAL_ADC_ConfigChannel+0x21e>
 8001cd0:	e0bc      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001cd2:	4b50      	ldr	r3, [pc, #320]	@ (8001e14 <HAL_ADC_ConfigChannel+0x360>)
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f7ff fc5b 	bl	8001590 <LL_ADC_GetCommonPathInternalCh>
 8001cda:	0003      	movs	r3, r0
 8001cdc:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a4d      	ldr	r2, [pc, #308]	@ (8001e18 <HAL_ADC_ConfigChannel+0x364>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d122      	bne.n	8001d2e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	2380      	movs	r3, #128	@ 0x80
 8001cec:	041b      	lsls	r3, r3, #16
 8001cee:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001cf0:	d11d      	bne.n	8001d2e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	2280      	movs	r2, #128	@ 0x80
 8001cf6:	0412      	lsls	r2, r2, #16
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	4a46      	ldr	r2, [pc, #280]	@ (8001e14 <HAL_ADC_ConfigChannel+0x360>)
 8001cfc:	0019      	movs	r1, r3
 8001cfe:	0010      	movs	r0, r2
 8001d00:	f7ff fc32 	bl	8001568 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d04:	4b45      	ldr	r3, [pc, #276]	@ (8001e1c <HAL_ADC_ConfigChannel+0x368>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4945      	ldr	r1, [pc, #276]	@ (8001e20 <HAL_ADC_ConfigChannel+0x36c>)
 8001d0a:	0018      	movs	r0, r3
 8001d0c:	f7fe f9fa 	bl	8000104 <__udivsi3>
 8001d10:	0003      	movs	r3, r0
 8001d12:	1c5a      	adds	r2, r3, #1
 8001d14:	0013      	movs	r3, r2
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	189b      	adds	r3, r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001d1e:	e002      	b.n	8001d26 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	3b01      	subs	r3, #1
 8001d24:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d1f9      	bne.n	8001d20 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001d2c:	e08e      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a3c      	ldr	r2, [pc, #240]	@ (8001e24 <HAL_ADC_ConfigChannel+0x370>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d10e      	bne.n	8001d56 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	2380      	movs	r3, #128	@ 0x80
 8001d3c:	045b      	lsls	r3, r3, #17
 8001d3e:	4013      	ands	r3, r2
 8001d40:	d109      	bne.n	8001d56 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	2280      	movs	r2, #128	@ 0x80
 8001d46:	0452      	lsls	r2, r2, #17
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	4a32      	ldr	r2, [pc, #200]	@ (8001e14 <HAL_ADC_ConfigChannel+0x360>)
 8001d4c:	0019      	movs	r1, r3
 8001d4e:	0010      	movs	r0, r2
 8001d50:	f7ff fc0a 	bl	8001568 <LL_ADC_SetCommonPathInternalCh>
 8001d54:	e07a      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a33      	ldr	r2, [pc, #204]	@ (8001e28 <HAL_ADC_ConfigChannel+0x374>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d000      	beq.n	8001d62 <HAL_ADC_ConfigChannel+0x2ae>
 8001d60:	e074      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	2380      	movs	r3, #128	@ 0x80
 8001d66:	03db      	lsls	r3, r3, #15
 8001d68:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001d6a:	d000      	beq.n	8001d6e <HAL_ADC_ConfigChannel+0x2ba>
 8001d6c:	e06e      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	2280      	movs	r2, #128	@ 0x80
 8001d72:	03d2      	lsls	r2, r2, #15
 8001d74:	4313      	orrs	r3, r2
 8001d76:	4a27      	ldr	r2, [pc, #156]	@ (8001e14 <HAL_ADC_ConfigChannel+0x360>)
 8001d78:	0019      	movs	r1, r3
 8001d7a:	0010      	movs	r0, r2
 8001d7c:	f7ff fbf4 	bl	8001568 <LL_ADC_SetCommonPathInternalCh>
 8001d80:	e064      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	691a      	ldr	r2, [r3, #16]
 8001d86:	2380      	movs	r3, #128	@ 0x80
 8001d88:	061b      	lsls	r3, r3, #24
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d004      	beq.n	8001d98 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001d92:	4a1f      	ldr	r2, [pc, #124]	@ (8001e10 <HAL_ADC_ConfigChannel+0x35c>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d107      	bne.n	8001da8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	0019      	movs	r1, r3
 8001da2:	0010      	movs	r0, r2
 8001da4:	f7ff fc66 	bl	8001674 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	da4d      	bge.n	8001e4c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001db0:	4b18      	ldr	r3, [pc, #96]	@ (8001e14 <HAL_ADC_ConfigChannel+0x360>)
 8001db2:	0018      	movs	r0, r3
 8001db4:	f7ff fbec 	bl	8001590 <LL_ADC_GetCommonPathInternalCh>
 8001db8:	0003      	movs	r3, r0
 8001dba:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a15      	ldr	r2, [pc, #84]	@ (8001e18 <HAL_ADC_ConfigChannel+0x364>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d108      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	4a18      	ldr	r2, [pc, #96]	@ (8001e2c <HAL_ADC_ConfigChannel+0x378>)
 8001dca:	4013      	ands	r3, r2
 8001dcc:	4a11      	ldr	r2, [pc, #68]	@ (8001e14 <HAL_ADC_ConfigChannel+0x360>)
 8001dce:	0019      	movs	r1, r3
 8001dd0:	0010      	movs	r0, r2
 8001dd2:	f7ff fbc9 	bl	8001568 <LL_ADC_SetCommonPathInternalCh>
 8001dd6:	e039      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a11      	ldr	r2, [pc, #68]	@ (8001e24 <HAL_ADC_ConfigChannel+0x370>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d108      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	4a12      	ldr	r2, [pc, #72]	@ (8001e30 <HAL_ADC_ConfigChannel+0x37c>)
 8001de6:	4013      	ands	r3, r2
 8001de8:	4a0a      	ldr	r2, [pc, #40]	@ (8001e14 <HAL_ADC_ConfigChannel+0x360>)
 8001dea:	0019      	movs	r1, r3
 8001dec:	0010      	movs	r0, r2
 8001dee:	f7ff fbbb 	bl	8001568 <LL_ADC_SetCommonPathInternalCh>
 8001df2:	e02b      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a0b      	ldr	r2, [pc, #44]	@ (8001e28 <HAL_ADC_ConfigChannel+0x374>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d126      	bne.n	8001e4c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	4a0c      	ldr	r2, [pc, #48]	@ (8001e34 <HAL_ADC_ConfigChannel+0x380>)
 8001e02:	4013      	ands	r3, r2
 8001e04:	4a03      	ldr	r2, [pc, #12]	@ (8001e14 <HAL_ADC_ConfigChannel+0x360>)
 8001e06:	0019      	movs	r1, r3
 8001e08:	0010      	movs	r0, r2
 8001e0a:	f7ff fbad 	bl	8001568 <LL_ADC_SetCommonPathInternalCh>
 8001e0e:	e01d      	b.n	8001e4c <HAL_ADC_ConfigChannel+0x398>
 8001e10:	80000004 	.word	0x80000004
 8001e14:	40012708 	.word	0x40012708
 8001e18:	b0001000 	.word	0xb0001000
 8001e1c:	20000000 	.word	0x20000000
 8001e20:	00030d40 	.word	0x00030d40
 8001e24:	b8004000 	.word	0xb8004000
 8001e28:	b4002000 	.word	0xb4002000
 8001e2c:	ff7fffff 	.word	0xff7fffff
 8001e30:	feffffff 	.word	0xfeffffff
 8001e34:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e3c:	2220      	movs	r2, #32
 8001e3e:	431a      	orrs	r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001e44:	2317      	movs	r3, #23
 8001e46:	18fb      	adds	r3, r7, r3
 8001e48:	2201      	movs	r2, #1
 8001e4a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2254      	movs	r2, #84	@ 0x54
 8001e50:	2100      	movs	r1, #0
 8001e52:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001e54:	2317      	movs	r3, #23
 8001e56:	18fb      	adds	r3, r7, r3
 8001e58:	781b      	ldrb	r3, [r3, #0]
}
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	b006      	add	sp, #24
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	46c0      	nop			@ (mov r8, r8)

08001e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	0002      	movs	r2, r0
 8001e6c:	1dfb      	adds	r3, r7, #7
 8001e6e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e70:	1dfb      	adds	r3, r7, #7
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	2b7f      	cmp	r3, #127	@ 0x7f
 8001e76:	d809      	bhi.n	8001e8c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e78:	1dfb      	adds	r3, r7, #7
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	001a      	movs	r2, r3
 8001e7e:	231f      	movs	r3, #31
 8001e80:	401a      	ands	r2, r3
 8001e82:	4b04      	ldr	r3, [pc, #16]	@ (8001e94 <__NVIC_EnableIRQ+0x30>)
 8001e84:	2101      	movs	r1, #1
 8001e86:	4091      	lsls	r1, r2
 8001e88:	000a      	movs	r2, r1
 8001e8a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001e8c:	46c0      	nop			@ (mov r8, r8)
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	b002      	add	sp, #8
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	e000e100 	.word	0xe000e100

08001e98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e98:	b590      	push	{r4, r7, lr}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	0002      	movs	r2, r0
 8001ea0:	6039      	str	r1, [r7, #0]
 8001ea2:	1dfb      	adds	r3, r7, #7
 8001ea4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ea6:	1dfb      	adds	r3, r7, #7
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	2b7f      	cmp	r3, #127	@ 0x7f
 8001eac:	d828      	bhi.n	8001f00 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001eae:	4a2f      	ldr	r2, [pc, #188]	@ (8001f6c <__NVIC_SetPriority+0xd4>)
 8001eb0:	1dfb      	adds	r3, r7, #7
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	b25b      	sxtb	r3, r3
 8001eb6:	089b      	lsrs	r3, r3, #2
 8001eb8:	33c0      	adds	r3, #192	@ 0xc0
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	589b      	ldr	r3, [r3, r2]
 8001ebe:	1dfa      	adds	r2, r7, #7
 8001ec0:	7812      	ldrb	r2, [r2, #0]
 8001ec2:	0011      	movs	r1, r2
 8001ec4:	2203      	movs	r2, #3
 8001ec6:	400a      	ands	r2, r1
 8001ec8:	00d2      	lsls	r2, r2, #3
 8001eca:	21ff      	movs	r1, #255	@ 0xff
 8001ecc:	4091      	lsls	r1, r2
 8001ece:	000a      	movs	r2, r1
 8001ed0:	43d2      	mvns	r2, r2
 8001ed2:	401a      	ands	r2, r3
 8001ed4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	019b      	lsls	r3, r3, #6
 8001eda:	22ff      	movs	r2, #255	@ 0xff
 8001edc:	401a      	ands	r2, r3
 8001ede:	1dfb      	adds	r3, r7, #7
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	4003      	ands	r3, r0
 8001ee8:	00db      	lsls	r3, r3, #3
 8001eea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001eec:	481f      	ldr	r0, [pc, #124]	@ (8001f6c <__NVIC_SetPriority+0xd4>)
 8001eee:	1dfb      	adds	r3, r7, #7
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	b25b      	sxtb	r3, r3
 8001ef4:	089b      	lsrs	r3, r3, #2
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	33c0      	adds	r3, #192	@ 0xc0
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001efe:	e031      	b.n	8001f64 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f00:	4a1b      	ldr	r2, [pc, #108]	@ (8001f70 <__NVIC_SetPriority+0xd8>)
 8001f02:	1dfb      	adds	r3, r7, #7
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	0019      	movs	r1, r3
 8001f08:	230f      	movs	r3, #15
 8001f0a:	400b      	ands	r3, r1
 8001f0c:	3b08      	subs	r3, #8
 8001f0e:	089b      	lsrs	r3, r3, #2
 8001f10:	3306      	adds	r3, #6
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	18d3      	adds	r3, r2, r3
 8001f16:	3304      	adds	r3, #4
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	1dfa      	adds	r2, r7, #7
 8001f1c:	7812      	ldrb	r2, [r2, #0]
 8001f1e:	0011      	movs	r1, r2
 8001f20:	2203      	movs	r2, #3
 8001f22:	400a      	ands	r2, r1
 8001f24:	00d2      	lsls	r2, r2, #3
 8001f26:	21ff      	movs	r1, #255	@ 0xff
 8001f28:	4091      	lsls	r1, r2
 8001f2a:	000a      	movs	r2, r1
 8001f2c:	43d2      	mvns	r2, r2
 8001f2e:	401a      	ands	r2, r3
 8001f30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	019b      	lsls	r3, r3, #6
 8001f36:	22ff      	movs	r2, #255	@ 0xff
 8001f38:	401a      	ands	r2, r3
 8001f3a:	1dfb      	adds	r3, r7, #7
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	0018      	movs	r0, r3
 8001f40:	2303      	movs	r3, #3
 8001f42:	4003      	ands	r3, r0
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f48:	4809      	ldr	r0, [pc, #36]	@ (8001f70 <__NVIC_SetPriority+0xd8>)
 8001f4a:	1dfb      	adds	r3, r7, #7
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	001c      	movs	r4, r3
 8001f50:	230f      	movs	r3, #15
 8001f52:	4023      	ands	r3, r4
 8001f54:	3b08      	subs	r3, #8
 8001f56:	089b      	lsrs	r3, r3, #2
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	3306      	adds	r3, #6
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	18c3      	adds	r3, r0, r3
 8001f60:	3304      	adds	r3, #4
 8001f62:	601a      	str	r2, [r3, #0]
}
 8001f64:	46c0      	nop			@ (mov r8, r8)
 8001f66:	46bd      	mov	sp, r7
 8001f68:	b003      	add	sp, #12
 8001f6a:	bd90      	pop	{r4, r7, pc}
 8001f6c:	e000e100 	.word	0xe000e100
 8001f70:	e000ed00 	.word	0xe000ed00

08001f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	1e5a      	subs	r2, r3, #1
 8001f80:	2380      	movs	r3, #128	@ 0x80
 8001f82:	045b      	lsls	r3, r3, #17
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d301      	bcc.n	8001f8c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e010      	b.n	8001fae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb8 <SysTick_Config+0x44>)
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	3a01      	subs	r2, #1
 8001f92:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f94:	2301      	movs	r3, #1
 8001f96:	425b      	negs	r3, r3
 8001f98:	2103      	movs	r1, #3
 8001f9a:	0018      	movs	r0, r3
 8001f9c:	f7ff ff7c 	bl	8001e98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fa0:	4b05      	ldr	r3, [pc, #20]	@ (8001fb8 <SysTick_Config+0x44>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fa6:	4b04      	ldr	r3, [pc, #16]	@ (8001fb8 <SysTick_Config+0x44>)
 8001fa8:	2207      	movs	r2, #7
 8001faa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	0018      	movs	r0, r3
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	b002      	add	sp, #8
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	46c0      	nop			@ (mov r8, r8)
 8001fb8:	e000e010 	.word	0xe000e010

08001fbc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60b9      	str	r1, [r7, #8]
 8001fc4:	607a      	str	r2, [r7, #4]
 8001fc6:	210f      	movs	r1, #15
 8001fc8:	187b      	adds	r3, r7, r1
 8001fca:	1c02      	adds	r2, r0, #0
 8001fcc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	187b      	adds	r3, r7, r1
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	b25b      	sxtb	r3, r3
 8001fd6:	0011      	movs	r1, r2
 8001fd8:	0018      	movs	r0, r3
 8001fda:	f7ff ff5d 	bl	8001e98 <__NVIC_SetPriority>
}
 8001fde:	46c0      	nop			@ (mov r8, r8)
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	b004      	add	sp, #16
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b082      	sub	sp, #8
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	0002      	movs	r2, r0
 8001fee:	1dfb      	adds	r3, r7, #7
 8001ff0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ff2:	1dfb      	adds	r3, r7, #7
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	b25b      	sxtb	r3, r3
 8001ff8:	0018      	movs	r0, r3
 8001ffa:	f7ff ff33 	bl	8001e64 <__NVIC_EnableIRQ>
}
 8001ffe:	46c0      	nop			@ (mov r8, r8)
 8002000:	46bd      	mov	sp, r7
 8002002:	b002      	add	sp, #8
 8002004:	bd80      	pop	{r7, pc}

08002006 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b082      	sub	sp, #8
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	0018      	movs	r0, r3
 8002012:	f7ff ffaf 	bl	8001f74 <SysTick_Config>
 8002016:	0003      	movs	r3, r0
}
 8002018:	0018      	movs	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	b002      	add	sp, #8
 800201e:	bd80      	pop	{r7, pc}

08002020 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e077      	b.n	8002122 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a3d      	ldr	r2, [pc, #244]	@ (800212c <HAL_DMA_Init+0x10c>)
 8002038:	4694      	mov	ip, r2
 800203a:	4463      	add	r3, ip
 800203c:	2114      	movs	r1, #20
 800203e:	0018      	movs	r0, r3
 8002040:	f7fe f860 	bl	8000104 <__udivsi3>
 8002044:	0003      	movs	r3, r0
 8002046:	009a      	lsls	r2, r3, #2
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2225      	movs	r2, #37	@ 0x25
 8002050:	2102      	movs	r1, #2
 8002052:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4934      	ldr	r1, [pc, #208]	@ (8002130 <HAL_DMA_Init+0x110>)
 8002060:	400a      	ands	r2, r1
 8002062:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	6819      	ldr	r1, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	431a      	orrs	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	431a      	orrs	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	695b      	ldr	r3, [r3, #20]
 800207e:	431a      	orrs	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	431a      	orrs	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	431a      	orrs	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6a1b      	ldr	r3, [r3, #32]
 8002090:	431a      	orrs	r2, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	430a      	orrs	r2, r1
 8002098:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	0018      	movs	r0, r3
 800209e:	f000 f8fb 	bl	8002298 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	689a      	ldr	r2, [r3, #8]
 80020a6:	2380      	movs	r3, #128	@ 0x80
 80020a8:	01db      	lsls	r3, r3, #7
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d102      	bne.n	80020b4 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685a      	ldr	r2, [r3, #4]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020bc:	213f      	movs	r1, #63	@ 0x3f
 80020be:	400a      	ands	r2, r1
 80020c0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80020ca:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d011      	beq.n	80020f8 <HAL_DMA_Init+0xd8>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	2b04      	cmp	r3, #4
 80020da:	d80d      	bhi.n	80020f8 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	0018      	movs	r0, r3
 80020e0:	f000 f906 	bl	80022f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80020f4:	605a      	str	r2, [r3, #4]
 80020f6:	e008      	b.n	800210a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2225      	movs	r2, #37	@ 0x25
 8002114:	2101      	movs	r1, #1
 8002116:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2224      	movs	r2, #36	@ 0x24
 800211c:	2100      	movs	r1, #0
 800211e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	0018      	movs	r0, r3
 8002124:	46bd      	mov	sp, r7
 8002126:	b002      	add	sp, #8
 8002128:	bd80      	pop	{r7, pc}
 800212a:	46c0      	nop			@ (mov r8, r8)
 800212c:	bffdfff8 	.word	0xbffdfff8
 8002130:	ffff800f 	.word	0xffff800f

08002134 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 800213c:	4b55      	ldr	r3, [pc, #340]	@ (8002294 <HAL_DMA_IRQHandler+0x160>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	221c      	movs	r2, #28
 8002150:	4013      	ands	r3, r2
 8002152:	2204      	movs	r2, #4
 8002154:	409a      	lsls	r2, r3
 8002156:	0013      	movs	r3, r2
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	4013      	ands	r3, r2
 800215c:	d027      	beq.n	80021ae <HAL_DMA_IRQHandler+0x7a>
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	2204      	movs	r2, #4
 8002162:	4013      	ands	r3, r2
 8002164:	d023      	beq.n	80021ae <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2220      	movs	r2, #32
 800216e:	4013      	ands	r3, r2
 8002170:	d107      	bne.n	8002182 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2104      	movs	r1, #4
 800217e:	438a      	bics	r2, r1
 8002180:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8002182:	4b44      	ldr	r3, [pc, #272]	@ (8002294 <HAL_DMA_IRQHandler+0x160>)
 8002184:	6859      	ldr	r1, [r3, #4]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	221c      	movs	r2, #28
 800218c:	4013      	ands	r3, r2
 800218e:	2204      	movs	r2, #4
 8002190:	409a      	lsls	r2, r3
 8002192:	4b40      	ldr	r3, [pc, #256]	@ (8002294 <HAL_DMA_IRQHandler+0x160>)
 8002194:	430a      	orrs	r2, r1
 8002196:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219c:	2b00      	cmp	r3, #0
 800219e:	d100      	bne.n	80021a2 <HAL_DMA_IRQHandler+0x6e>
 80021a0:	e073      	b.n	800228a <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	0010      	movs	r0, r2
 80021aa:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80021ac:	e06d      	b.n	800228a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b2:	221c      	movs	r2, #28
 80021b4:	4013      	ands	r3, r2
 80021b6:	2202      	movs	r2, #2
 80021b8:	409a      	lsls	r2, r3
 80021ba:	0013      	movs	r3, r2
 80021bc:	68fa      	ldr	r2, [r7, #12]
 80021be:	4013      	ands	r3, r2
 80021c0:	d02e      	beq.n	8002220 <HAL_DMA_IRQHandler+0xec>
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	2202      	movs	r2, #2
 80021c6:	4013      	ands	r3, r2
 80021c8:	d02a      	beq.n	8002220 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2220      	movs	r2, #32
 80021d2:	4013      	ands	r3, r2
 80021d4:	d10b      	bne.n	80021ee <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	210a      	movs	r1, #10
 80021e2:	438a      	bics	r2, r1
 80021e4:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2225      	movs	r2, #37	@ 0x25
 80021ea:	2101      	movs	r1, #1
 80021ec:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80021ee:	4b29      	ldr	r3, [pc, #164]	@ (8002294 <HAL_DMA_IRQHandler+0x160>)
 80021f0:	6859      	ldr	r1, [r3, #4]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f6:	221c      	movs	r2, #28
 80021f8:	4013      	ands	r3, r2
 80021fa:	2202      	movs	r2, #2
 80021fc:	409a      	lsls	r2, r3
 80021fe:	4b25      	ldr	r3, [pc, #148]	@ (8002294 <HAL_DMA_IRQHandler+0x160>)
 8002200:	430a      	orrs	r2, r1
 8002202:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2224      	movs	r2, #36	@ 0x24
 8002208:	2100      	movs	r1, #0
 800220a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002210:	2b00      	cmp	r3, #0
 8002212:	d03a      	beq.n	800228a <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	0010      	movs	r0, r2
 800221c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800221e:	e034      	b.n	800228a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002224:	221c      	movs	r2, #28
 8002226:	4013      	ands	r3, r2
 8002228:	2208      	movs	r2, #8
 800222a:	409a      	lsls	r2, r3
 800222c:	0013      	movs	r3, r2
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	4013      	ands	r3, r2
 8002232:	d02b      	beq.n	800228c <HAL_DMA_IRQHandler+0x158>
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	2208      	movs	r2, #8
 8002238:	4013      	ands	r3, r2
 800223a:	d027      	beq.n	800228c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	210e      	movs	r1, #14
 8002248:	438a      	bics	r2, r1
 800224a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800224c:	4b11      	ldr	r3, [pc, #68]	@ (8002294 <HAL_DMA_IRQHandler+0x160>)
 800224e:	6859      	ldr	r1, [r3, #4]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002254:	221c      	movs	r2, #28
 8002256:	4013      	ands	r3, r2
 8002258:	2201      	movs	r2, #1
 800225a:	409a      	lsls	r2, r3
 800225c:	4b0d      	ldr	r3, [pc, #52]	@ (8002294 <HAL_DMA_IRQHandler+0x160>)
 800225e:	430a      	orrs	r2, r1
 8002260:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2201      	movs	r2, #1
 8002266:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2225      	movs	r2, #37	@ 0x25
 800226c:	2101      	movs	r1, #1
 800226e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2224      	movs	r2, #36	@ 0x24
 8002274:	2100      	movs	r1, #0
 8002276:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800227c:	2b00      	cmp	r3, #0
 800227e:	d005      	beq.n	800228c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	0010      	movs	r0, r2
 8002288:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800228a:	46c0      	nop			@ (mov r8, r8)
 800228c:	46c0      	nop			@ (mov r8, r8)
}
 800228e:	46bd      	mov	sp, r7
 8002290:	b004      	add	sp, #16
 8002292:	bd80      	pop	{r7, pc}
 8002294:	40020000 	.word	0x40020000

08002298 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a4:	089b      	lsrs	r3, r3, #2
 80022a6:	4a10      	ldr	r2, [pc, #64]	@ (80022e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80022a8:	4694      	mov	ip, r2
 80022aa:	4463      	add	r3, ip
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	001a      	movs	r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	001a      	movs	r2, r3
 80022ba:	23ff      	movs	r3, #255	@ 0xff
 80022bc:	4013      	ands	r3, r2
 80022be:	3b08      	subs	r3, #8
 80022c0:	2114      	movs	r1, #20
 80022c2:	0018      	movs	r0, r3
 80022c4:	f7fd ff1e 	bl	8000104 <__udivsi3>
 80022c8:	0003      	movs	r3, r0
 80022ca:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a07      	ldr	r2, [pc, #28]	@ (80022ec <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80022d0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	221f      	movs	r2, #31
 80022d6:	4013      	ands	r3, r2
 80022d8:	2201      	movs	r2, #1
 80022da:	409a      	lsls	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80022e0:	46c0      	nop			@ (mov r8, r8)
 80022e2:	46bd      	mov	sp, r7
 80022e4:	b004      	add	sp, #16
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	10008200 	.word	0x10008200
 80022ec:	40020880 	.word	0x40020880

080022f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	223f      	movs	r2, #63	@ 0x3f
 80022fe:	4013      	ands	r3, r2
 8002300:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	4a0a      	ldr	r2, [pc, #40]	@ (8002330 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002306:	4694      	mov	ip, r2
 8002308:	4463      	add	r3, ip
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	001a      	movs	r2, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a07      	ldr	r2, [pc, #28]	@ (8002334 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002316:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	3b01      	subs	r3, #1
 800231c:	2203      	movs	r2, #3
 800231e:	4013      	ands	r3, r2
 8002320:	2201      	movs	r2, #1
 8002322:	409a      	lsls	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8002328:	46c0      	nop			@ (mov r8, r8)
 800232a:	46bd      	mov	sp, r7
 800232c:	b004      	add	sp, #16
 800232e:	bd80      	pop	{r7, pc}
 8002330:	1000823f 	.word	0x1000823f
 8002334:	40020940 	.word	0x40020940

08002338 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002342:	2300      	movs	r3, #0
 8002344:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002346:	e147      	b.n	80025d8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2101      	movs	r1, #1
 800234e:	697a      	ldr	r2, [r7, #20]
 8002350:	4091      	lsls	r1, r2
 8002352:	000a      	movs	r2, r1
 8002354:	4013      	ands	r3, r2
 8002356:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d100      	bne.n	8002360 <HAL_GPIO_Init+0x28>
 800235e:	e138      	b.n	80025d2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2203      	movs	r2, #3
 8002366:	4013      	ands	r3, r2
 8002368:	2b01      	cmp	r3, #1
 800236a:	d005      	beq.n	8002378 <HAL_GPIO_Init+0x40>
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	2203      	movs	r2, #3
 8002372:	4013      	ands	r3, r2
 8002374:	2b02      	cmp	r3, #2
 8002376:	d130      	bne.n	80023da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	2203      	movs	r2, #3
 8002384:	409a      	lsls	r2, r3
 8002386:	0013      	movs	r3, r2
 8002388:	43da      	mvns	r2, r3
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	4013      	ands	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	68da      	ldr	r2, [r3, #12]
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	409a      	lsls	r2, r3
 800239a:	0013      	movs	r3, r2
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023ae:	2201      	movs	r2, #1
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	409a      	lsls	r2, r3
 80023b4:	0013      	movs	r3, r2
 80023b6:	43da      	mvns	r2, r3
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	4013      	ands	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	091b      	lsrs	r3, r3, #4
 80023c4:	2201      	movs	r2, #1
 80023c6:	401a      	ands	r2, r3
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	409a      	lsls	r2, r3
 80023cc:	0013      	movs	r3, r2
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2203      	movs	r2, #3
 80023e0:	4013      	ands	r3, r2
 80023e2:	2b03      	cmp	r3, #3
 80023e4:	d017      	beq.n	8002416 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	2203      	movs	r2, #3
 80023f2:	409a      	lsls	r2, r3
 80023f4:	0013      	movs	r3, r2
 80023f6:	43da      	mvns	r2, r3
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	4013      	ands	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	409a      	lsls	r2, r3
 8002408:	0013      	movs	r3, r2
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	4313      	orrs	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	2203      	movs	r2, #3
 800241c:	4013      	ands	r3, r2
 800241e:	2b02      	cmp	r3, #2
 8002420:	d123      	bne.n	800246a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	08da      	lsrs	r2, r3, #3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3208      	adds	r2, #8
 800242a:	0092      	lsls	r2, r2, #2
 800242c:	58d3      	ldr	r3, [r2, r3]
 800242e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	2207      	movs	r2, #7
 8002434:	4013      	ands	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	220f      	movs	r2, #15
 800243a:	409a      	lsls	r2, r3
 800243c:	0013      	movs	r3, r2
 800243e:	43da      	mvns	r2, r3
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	4013      	ands	r3, r2
 8002444:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	691a      	ldr	r2, [r3, #16]
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	2107      	movs	r1, #7
 800244e:	400b      	ands	r3, r1
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	409a      	lsls	r2, r3
 8002454:	0013      	movs	r3, r2
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4313      	orrs	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	08da      	lsrs	r2, r3, #3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3208      	adds	r2, #8
 8002464:	0092      	lsls	r2, r2, #2
 8002466:	6939      	ldr	r1, [r7, #16]
 8002468:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	2203      	movs	r2, #3
 8002476:	409a      	lsls	r2, r3
 8002478:	0013      	movs	r3, r2
 800247a:	43da      	mvns	r2, r3
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	4013      	ands	r3, r2
 8002480:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2203      	movs	r2, #3
 8002488:	401a      	ands	r2, r3
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	409a      	lsls	r2, r3
 8002490:	0013      	movs	r3, r2
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	4313      	orrs	r3, r2
 8002496:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685a      	ldr	r2, [r3, #4]
 80024a2:	23c0      	movs	r3, #192	@ 0xc0
 80024a4:	029b      	lsls	r3, r3, #10
 80024a6:	4013      	ands	r3, r2
 80024a8:	d100      	bne.n	80024ac <HAL_GPIO_Init+0x174>
 80024aa:	e092      	b.n	80025d2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80024ac:	4a50      	ldr	r2, [pc, #320]	@ (80025f0 <HAL_GPIO_Init+0x2b8>)
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	089b      	lsrs	r3, r3, #2
 80024b2:	3318      	adds	r3, #24
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	589b      	ldr	r3, [r3, r2]
 80024b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	2203      	movs	r2, #3
 80024be:	4013      	ands	r3, r2
 80024c0:	00db      	lsls	r3, r3, #3
 80024c2:	220f      	movs	r2, #15
 80024c4:	409a      	lsls	r2, r3
 80024c6:	0013      	movs	r3, r2
 80024c8:	43da      	mvns	r2, r3
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	4013      	ands	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	23a0      	movs	r3, #160	@ 0xa0
 80024d4:	05db      	lsls	r3, r3, #23
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d013      	beq.n	8002502 <HAL_GPIO_Init+0x1ca>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a45      	ldr	r2, [pc, #276]	@ (80025f4 <HAL_GPIO_Init+0x2bc>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d00d      	beq.n	80024fe <HAL_GPIO_Init+0x1c6>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a44      	ldr	r2, [pc, #272]	@ (80025f8 <HAL_GPIO_Init+0x2c0>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d007      	beq.n	80024fa <HAL_GPIO_Init+0x1c2>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a43      	ldr	r2, [pc, #268]	@ (80025fc <HAL_GPIO_Init+0x2c4>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d101      	bne.n	80024f6 <HAL_GPIO_Init+0x1be>
 80024f2:	2303      	movs	r3, #3
 80024f4:	e006      	b.n	8002504 <HAL_GPIO_Init+0x1cc>
 80024f6:	2305      	movs	r3, #5
 80024f8:	e004      	b.n	8002504 <HAL_GPIO_Init+0x1cc>
 80024fa:	2302      	movs	r3, #2
 80024fc:	e002      	b.n	8002504 <HAL_GPIO_Init+0x1cc>
 80024fe:	2301      	movs	r3, #1
 8002500:	e000      	b.n	8002504 <HAL_GPIO_Init+0x1cc>
 8002502:	2300      	movs	r3, #0
 8002504:	697a      	ldr	r2, [r7, #20]
 8002506:	2103      	movs	r1, #3
 8002508:	400a      	ands	r2, r1
 800250a:	00d2      	lsls	r2, r2, #3
 800250c:	4093      	lsls	r3, r2
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	4313      	orrs	r3, r2
 8002512:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002514:	4936      	ldr	r1, [pc, #216]	@ (80025f0 <HAL_GPIO_Init+0x2b8>)
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	089b      	lsrs	r3, r3, #2
 800251a:	3318      	adds	r3, #24
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002522:	4b33      	ldr	r3, [pc, #204]	@ (80025f0 <HAL_GPIO_Init+0x2b8>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	43da      	mvns	r2, r3
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	4013      	ands	r3, r2
 8002530:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685a      	ldr	r2, [r3, #4]
 8002536:	2380      	movs	r3, #128	@ 0x80
 8002538:	035b      	lsls	r3, r3, #13
 800253a:	4013      	ands	r3, r2
 800253c:	d003      	beq.n	8002546 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	4313      	orrs	r3, r2
 8002544:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002546:	4b2a      	ldr	r3, [pc, #168]	@ (80025f0 <HAL_GPIO_Init+0x2b8>)
 8002548:	693a      	ldr	r2, [r7, #16]
 800254a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800254c:	4b28      	ldr	r3, [pc, #160]	@ (80025f0 <HAL_GPIO_Init+0x2b8>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	43da      	mvns	r2, r3
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	4013      	ands	r3, r2
 800255a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	2380      	movs	r3, #128	@ 0x80
 8002562:	039b      	lsls	r3, r3, #14
 8002564:	4013      	ands	r3, r2
 8002566:	d003      	beq.n	8002570 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	4313      	orrs	r3, r2
 800256e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002570:	4b1f      	ldr	r3, [pc, #124]	@ (80025f0 <HAL_GPIO_Init+0x2b8>)
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002576:	4a1e      	ldr	r2, [pc, #120]	@ (80025f0 <HAL_GPIO_Init+0x2b8>)
 8002578:	2384      	movs	r3, #132	@ 0x84
 800257a:	58d3      	ldr	r3, [r2, r3]
 800257c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	43da      	mvns	r2, r3
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	4013      	ands	r3, r2
 8002586:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685a      	ldr	r2, [r3, #4]
 800258c:	2380      	movs	r3, #128	@ 0x80
 800258e:	029b      	lsls	r3, r3, #10
 8002590:	4013      	ands	r3, r2
 8002592:	d003      	beq.n	800259c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002594:	693a      	ldr	r2, [r7, #16]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	4313      	orrs	r3, r2
 800259a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800259c:	4914      	ldr	r1, [pc, #80]	@ (80025f0 <HAL_GPIO_Init+0x2b8>)
 800259e:	2284      	movs	r2, #132	@ 0x84
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80025a4:	4a12      	ldr	r2, [pc, #72]	@ (80025f0 <HAL_GPIO_Init+0x2b8>)
 80025a6:	2380      	movs	r3, #128	@ 0x80
 80025a8:	58d3      	ldr	r3, [r2, r3]
 80025aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	43da      	mvns	r2, r3
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	4013      	ands	r3, r2
 80025b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685a      	ldr	r2, [r3, #4]
 80025ba:	2380      	movs	r3, #128	@ 0x80
 80025bc:	025b      	lsls	r3, r3, #9
 80025be:	4013      	ands	r3, r2
 80025c0:	d003      	beq.n	80025ca <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80025c2:	693a      	ldr	r2, [r7, #16]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80025ca:	4909      	ldr	r1, [pc, #36]	@ (80025f0 <HAL_GPIO_Init+0x2b8>)
 80025cc:	2280      	movs	r2, #128	@ 0x80
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	3301      	adds	r3, #1
 80025d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	40da      	lsrs	r2, r3
 80025e0:	1e13      	subs	r3, r2, #0
 80025e2:	d000      	beq.n	80025e6 <HAL_GPIO_Init+0x2ae>
 80025e4:	e6b0      	b.n	8002348 <HAL_GPIO_Init+0x10>
  }
}
 80025e6:	46c0      	nop			@ (mov r8, r8)
 80025e8:	46c0      	nop			@ (mov r8, r8)
 80025ea:	46bd      	mov	sp, r7
 80025ec:	b006      	add	sp, #24
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40021800 	.word	0x40021800
 80025f4:	50000400 	.word	0x50000400
 80025f8:	50000800 	.word	0x50000800
 80025fc:	50000c00 	.word	0x50000c00

08002600 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	0008      	movs	r0, r1
 800260a:	0011      	movs	r1, r2
 800260c:	1cbb      	adds	r3, r7, #2
 800260e:	1c02      	adds	r2, r0, #0
 8002610:	801a      	strh	r2, [r3, #0]
 8002612:	1c7b      	adds	r3, r7, #1
 8002614:	1c0a      	adds	r2, r1, #0
 8002616:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002618:	1c7b      	adds	r3, r7, #1
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d004      	beq.n	800262a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002620:	1cbb      	adds	r3, r7, #2
 8002622:	881a      	ldrh	r2, [r3, #0]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002628:	e003      	b.n	8002632 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800262a:	1cbb      	adds	r3, r7, #2
 800262c:	881a      	ldrh	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002632:	46c0      	nop			@ (mov r8, r8)
 8002634:	46bd      	mov	sp, r7
 8002636:	b002      	add	sp, #8
 8002638:	bd80      	pop	{r7, pc}
	...

0800263c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	0002      	movs	r2, r0
 8002644:	1dbb      	adds	r3, r7, #6
 8002646:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002648:	4b10      	ldr	r3, [pc, #64]	@ (800268c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	1dba      	adds	r2, r7, #6
 800264e:	8812      	ldrh	r2, [r2, #0]
 8002650:	4013      	ands	r3, r2
 8002652:	d008      	beq.n	8002666 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002654:	4b0d      	ldr	r3, [pc, #52]	@ (800268c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002656:	1dba      	adds	r2, r7, #6
 8002658:	8812      	ldrh	r2, [r2, #0]
 800265a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800265c:	1dbb      	adds	r3, r7, #6
 800265e:	881b      	ldrh	r3, [r3, #0]
 8002660:	0018      	movs	r0, r3
 8002662:	f000 f815 	bl	8002690 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002666:	4b09      	ldr	r3, [pc, #36]	@ (800268c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	1dba      	adds	r2, r7, #6
 800266c:	8812      	ldrh	r2, [r2, #0]
 800266e:	4013      	ands	r3, r2
 8002670:	d008      	beq.n	8002684 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002672:	4b06      	ldr	r3, [pc, #24]	@ (800268c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002674:	1dba      	adds	r2, r7, #6
 8002676:	8812      	ldrh	r2, [r2, #0]
 8002678:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800267a:	1dbb      	adds	r3, r7, #6
 800267c:	881b      	ldrh	r3, [r3, #0]
 800267e:	0018      	movs	r0, r3
 8002680:	f000 f810 	bl	80026a4 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002684:	46c0      	nop			@ (mov r8, r8)
 8002686:	46bd      	mov	sp, r7
 8002688:	b002      	add	sp, #8
 800268a:	bd80      	pop	{r7, pc}
 800268c:	40021800 	.word	0x40021800

08002690 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	0002      	movs	r2, r0
 8002698:	1dbb      	adds	r3, r7, #6
 800269a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800269c:	46c0      	nop			@ (mov r8, r8)
 800269e:	46bd      	mov	sp, r7
 80026a0:	b002      	add	sp, #8
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	0002      	movs	r2, r0
 80026ac:	1dbb      	adds	r3, r7, #6
 80026ae:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80026b0:	46c0      	nop			@ (mov r8, r8)
 80026b2:	46bd      	mov	sp, r7
 80026b4:	b002      	add	sp, #8
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80026c0:	4b19      	ldr	r3, [pc, #100]	@ (8002728 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a19      	ldr	r2, [pc, #100]	@ (800272c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80026c6:	4013      	ands	r3, r2
 80026c8:	0019      	movs	r1, r3
 80026ca:	4b17      	ldr	r3, [pc, #92]	@ (8002728 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	430a      	orrs	r2, r1
 80026d0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	2380      	movs	r3, #128	@ 0x80
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	429a      	cmp	r2, r3
 80026da:	d11f      	bne.n	800271c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80026dc:	4b14      	ldr	r3, [pc, #80]	@ (8002730 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	0013      	movs	r3, r2
 80026e2:	005b      	lsls	r3, r3, #1
 80026e4:	189b      	adds	r3, r3, r2
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	4912      	ldr	r1, [pc, #72]	@ (8002734 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80026ea:	0018      	movs	r0, r3
 80026ec:	f7fd fd0a 	bl	8000104 <__udivsi3>
 80026f0:	0003      	movs	r3, r0
 80026f2:	3301      	adds	r3, #1
 80026f4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026f6:	e008      	b.n	800270a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	3b01      	subs	r3, #1
 8002702:	60fb      	str	r3, [r7, #12]
 8002704:	e001      	b.n	800270a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e009      	b.n	800271e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800270a:	4b07      	ldr	r3, [pc, #28]	@ (8002728 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800270c:	695a      	ldr	r2, [r3, #20]
 800270e:	2380      	movs	r3, #128	@ 0x80
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	401a      	ands	r2, r3
 8002714:	2380      	movs	r3, #128	@ 0x80
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	429a      	cmp	r2, r3
 800271a:	d0ed      	beq.n	80026f8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	0018      	movs	r0, r3
 8002720:	46bd      	mov	sp, r7
 8002722:	b004      	add	sp, #16
 8002724:	bd80      	pop	{r7, pc}
 8002726:	46c0      	nop			@ (mov r8, r8)
 8002728:	40007000 	.word	0x40007000
 800272c:	fffff9ff 	.word	0xfffff9ff
 8002730:	20000000 	.word	0x20000000
 8002734:	000f4240 	.word	0x000f4240

08002738 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800273c:	4b03      	ldr	r3, [pc, #12]	@ (800274c <LL_RCC_GetAPB1Prescaler+0x14>)
 800273e:	689a      	ldr	r2, [r3, #8]
 8002740:	23e0      	movs	r3, #224	@ 0xe0
 8002742:	01db      	lsls	r3, r3, #7
 8002744:	4013      	ands	r3, r2
}
 8002746:	0018      	movs	r0, r3
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40021000 	.word	0x40021000

08002750 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b088      	sub	sp, #32
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e2fe      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2201      	movs	r2, #1
 8002768:	4013      	ands	r3, r2
 800276a:	d100      	bne.n	800276e <HAL_RCC_OscConfig+0x1e>
 800276c:	e07c      	b.n	8002868 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800276e:	4bc3      	ldr	r3, [pc, #780]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	2238      	movs	r2, #56	@ 0x38
 8002774:	4013      	ands	r3, r2
 8002776:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002778:	4bc0      	ldr	r3, [pc, #768]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	2203      	movs	r2, #3
 800277e:	4013      	ands	r3, r2
 8002780:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	2b10      	cmp	r3, #16
 8002786:	d102      	bne.n	800278e <HAL_RCC_OscConfig+0x3e>
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	2b03      	cmp	r3, #3
 800278c:	d002      	beq.n	8002794 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	2b08      	cmp	r3, #8
 8002792:	d10b      	bne.n	80027ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002794:	4bb9      	ldr	r3, [pc, #740]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	2380      	movs	r3, #128	@ 0x80
 800279a:	029b      	lsls	r3, r3, #10
 800279c:	4013      	ands	r3, r2
 800279e:	d062      	beq.n	8002866 <HAL_RCC_OscConfig+0x116>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d15e      	bne.n	8002866 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e2d9      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	2380      	movs	r3, #128	@ 0x80
 80027b2:	025b      	lsls	r3, r3, #9
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d107      	bne.n	80027c8 <HAL_RCC_OscConfig+0x78>
 80027b8:	4bb0      	ldr	r3, [pc, #704]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	4baf      	ldr	r3, [pc, #700]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80027be:	2180      	movs	r1, #128	@ 0x80
 80027c0:	0249      	lsls	r1, r1, #9
 80027c2:	430a      	orrs	r2, r1
 80027c4:	601a      	str	r2, [r3, #0]
 80027c6:	e020      	b.n	800280a <HAL_RCC_OscConfig+0xba>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	23a0      	movs	r3, #160	@ 0xa0
 80027ce:	02db      	lsls	r3, r3, #11
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d10e      	bne.n	80027f2 <HAL_RCC_OscConfig+0xa2>
 80027d4:	4ba9      	ldr	r3, [pc, #676]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	4ba8      	ldr	r3, [pc, #672]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80027da:	2180      	movs	r1, #128	@ 0x80
 80027dc:	02c9      	lsls	r1, r1, #11
 80027de:	430a      	orrs	r2, r1
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	4ba6      	ldr	r3, [pc, #664]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	4ba5      	ldr	r3, [pc, #660]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80027e8:	2180      	movs	r1, #128	@ 0x80
 80027ea:	0249      	lsls	r1, r1, #9
 80027ec:	430a      	orrs	r2, r1
 80027ee:	601a      	str	r2, [r3, #0]
 80027f0:	e00b      	b.n	800280a <HAL_RCC_OscConfig+0xba>
 80027f2:	4ba2      	ldr	r3, [pc, #648]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	4ba1      	ldr	r3, [pc, #644]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80027f8:	49a1      	ldr	r1, [pc, #644]	@ (8002a80 <HAL_RCC_OscConfig+0x330>)
 80027fa:	400a      	ands	r2, r1
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	4b9f      	ldr	r3, [pc, #636]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	4b9e      	ldr	r3, [pc, #632]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002804:	499f      	ldr	r1, [pc, #636]	@ (8002a84 <HAL_RCC_OscConfig+0x334>)
 8002806:	400a      	ands	r2, r1
 8002808:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d014      	beq.n	800283c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002812:	f7fe fe9f 	bl	8001554 <HAL_GetTick>
 8002816:	0003      	movs	r3, r0
 8002818:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800281c:	f7fe fe9a 	bl	8001554 <HAL_GetTick>
 8002820:	0002      	movs	r2, r0
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b64      	cmp	r3, #100	@ 0x64
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e298      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800282e:	4b93      	ldr	r3, [pc, #588]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	2380      	movs	r3, #128	@ 0x80
 8002834:	029b      	lsls	r3, r3, #10
 8002836:	4013      	ands	r3, r2
 8002838:	d0f0      	beq.n	800281c <HAL_RCC_OscConfig+0xcc>
 800283a:	e015      	b.n	8002868 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800283c:	f7fe fe8a 	bl	8001554 <HAL_GetTick>
 8002840:	0003      	movs	r3, r0
 8002842:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002844:	e008      	b.n	8002858 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002846:	f7fe fe85 	bl	8001554 <HAL_GetTick>
 800284a:	0002      	movs	r2, r0
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b64      	cmp	r3, #100	@ 0x64
 8002852:	d901      	bls.n	8002858 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e283      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002858:	4b88      	ldr	r3, [pc, #544]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	2380      	movs	r3, #128	@ 0x80
 800285e:	029b      	lsls	r3, r3, #10
 8002860:	4013      	ands	r3, r2
 8002862:	d1f0      	bne.n	8002846 <HAL_RCC_OscConfig+0xf6>
 8002864:	e000      	b.n	8002868 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002866:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2202      	movs	r2, #2
 800286e:	4013      	ands	r3, r2
 8002870:	d100      	bne.n	8002874 <HAL_RCC_OscConfig+0x124>
 8002872:	e099      	b.n	80029a8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002874:	4b81      	ldr	r3, [pc, #516]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	2238      	movs	r2, #56	@ 0x38
 800287a:	4013      	ands	r3, r2
 800287c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800287e:	4b7f      	ldr	r3, [pc, #508]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	2203      	movs	r2, #3
 8002884:	4013      	ands	r3, r2
 8002886:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	2b10      	cmp	r3, #16
 800288c:	d102      	bne.n	8002894 <HAL_RCC_OscConfig+0x144>
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	2b02      	cmp	r3, #2
 8002892:	d002      	beq.n	800289a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d135      	bne.n	8002906 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800289a:	4b78      	ldr	r3, [pc, #480]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	2380      	movs	r3, #128	@ 0x80
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	4013      	ands	r3, r2
 80028a4:	d005      	beq.n	80028b2 <HAL_RCC_OscConfig+0x162>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e256      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b2:	4b72      	ldr	r3, [pc, #456]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	4a74      	ldr	r2, [pc, #464]	@ (8002a88 <HAL_RCC_OscConfig+0x338>)
 80028b8:	4013      	ands	r3, r2
 80028ba:	0019      	movs	r1, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	695b      	ldr	r3, [r3, #20]
 80028c0:	021a      	lsls	r2, r3, #8
 80028c2:	4b6e      	ldr	r3, [pc, #440]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80028c4:	430a      	orrs	r2, r1
 80028c6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d112      	bne.n	80028f4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80028ce:	4b6b      	ldr	r3, [pc, #428]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a6e      	ldr	r2, [pc, #440]	@ (8002a8c <HAL_RCC_OscConfig+0x33c>)
 80028d4:	4013      	ands	r3, r2
 80028d6:	0019      	movs	r1, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	691a      	ldr	r2, [r3, #16]
 80028dc:	4b67      	ldr	r3, [pc, #412]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80028de:	430a      	orrs	r2, r1
 80028e0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80028e2:	4b66      	ldr	r3, [pc, #408]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	0adb      	lsrs	r3, r3, #11
 80028e8:	2207      	movs	r2, #7
 80028ea:	4013      	ands	r3, r2
 80028ec:	4a68      	ldr	r2, [pc, #416]	@ (8002a90 <HAL_RCC_OscConfig+0x340>)
 80028ee:	40da      	lsrs	r2, r3
 80028f0:	4b68      	ldr	r3, [pc, #416]	@ (8002a94 <HAL_RCC_OscConfig+0x344>)
 80028f2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80028f4:	4b68      	ldr	r3, [pc, #416]	@ (8002a98 <HAL_RCC_OscConfig+0x348>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	0018      	movs	r0, r3
 80028fa:	f7fe fdcf 	bl	800149c <HAL_InitTick>
 80028fe:	1e03      	subs	r3, r0, #0
 8002900:	d051      	beq.n	80029a6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e22c      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d030      	beq.n	8002970 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800290e:	4b5b      	ldr	r3, [pc, #364]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a5e      	ldr	r2, [pc, #376]	@ (8002a8c <HAL_RCC_OscConfig+0x33c>)
 8002914:	4013      	ands	r3, r2
 8002916:	0019      	movs	r1, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	691a      	ldr	r2, [r3, #16]
 800291c:	4b57      	ldr	r3, [pc, #348]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 800291e:	430a      	orrs	r2, r1
 8002920:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002922:	4b56      	ldr	r3, [pc, #344]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	4b55      	ldr	r3, [pc, #340]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002928:	2180      	movs	r1, #128	@ 0x80
 800292a:	0049      	lsls	r1, r1, #1
 800292c:	430a      	orrs	r2, r1
 800292e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002930:	f7fe fe10 	bl	8001554 <HAL_GetTick>
 8002934:	0003      	movs	r3, r0
 8002936:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002938:	e008      	b.n	800294c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800293a:	f7fe fe0b 	bl	8001554 <HAL_GetTick>
 800293e:	0002      	movs	r2, r0
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b02      	cmp	r3, #2
 8002946:	d901      	bls.n	800294c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e209      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800294c:	4b4b      	ldr	r3, [pc, #300]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	2380      	movs	r3, #128	@ 0x80
 8002952:	00db      	lsls	r3, r3, #3
 8002954:	4013      	ands	r3, r2
 8002956:	d0f0      	beq.n	800293a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002958:	4b48      	ldr	r3, [pc, #288]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	4a4a      	ldr	r2, [pc, #296]	@ (8002a88 <HAL_RCC_OscConfig+0x338>)
 800295e:	4013      	ands	r3, r2
 8002960:	0019      	movs	r1, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	021a      	lsls	r2, r3, #8
 8002968:	4b44      	ldr	r3, [pc, #272]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 800296a:	430a      	orrs	r2, r1
 800296c:	605a      	str	r2, [r3, #4]
 800296e:	e01b      	b.n	80029a8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002970:	4b42      	ldr	r3, [pc, #264]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	4b41      	ldr	r3, [pc, #260]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002976:	4949      	ldr	r1, [pc, #292]	@ (8002a9c <HAL_RCC_OscConfig+0x34c>)
 8002978:	400a      	ands	r2, r1
 800297a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297c:	f7fe fdea 	bl	8001554 <HAL_GetTick>
 8002980:	0003      	movs	r3, r0
 8002982:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002984:	e008      	b.n	8002998 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002986:	f7fe fde5 	bl	8001554 <HAL_GetTick>
 800298a:	0002      	movs	r2, r0
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b02      	cmp	r3, #2
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e1e3      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002998:	4b38      	ldr	r3, [pc, #224]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	2380      	movs	r3, #128	@ 0x80
 800299e:	00db      	lsls	r3, r3, #3
 80029a0:	4013      	ands	r3, r2
 80029a2:	d1f0      	bne.n	8002986 <HAL_RCC_OscConfig+0x236>
 80029a4:	e000      	b.n	80029a8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029a6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2208      	movs	r2, #8
 80029ae:	4013      	ands	r3, r2
 80029b0:	d047      	beq.n	8002a42 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80029b2:	4b32      	ldr	r3, [pc, #200]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	2238      	movs	r2, #56	@ 0x38
 80029b8:	4013      	ands	r3, r2
 80029ba:	2b18      	cmp	r3, #24
 80029bc:	d10a      	bne.n	80029d4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80029be:	4b2f      	ldr	r3, [pc, #188]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80029c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029c2:	2202      	movs	r2, #2
 80029c4:	4013      	ands	r3, r2
 80029c6:	d03c      	beq.n	8002a42 <HAL_RCC_OscConfig+0x2f2>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d138      	bne.n	8002a42 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e1c5      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d019      	beq.n	8002a10 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80029dc:	4b27      	ldr	r3, [pc, #156]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80029de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80029e0:	4b26      	ldr	r3, [pc, #152]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 80029e2:	2101      	movs	r1, #1
 80029e4:	430a      	orrs	r2, r1
 80029e6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e8:	f7fe fdb4 	bl	8001554 <HAL_GetTick>
 80029ec:	0003      	movs	r3, r0
 80029ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029f0:	e008      	b.n	8002a04 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029f2:	f7fe fdaf 	bl	8001554 <HAL_GetTick>
 80029f6:	0002      	movs	r2, r0
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d901      	bls.n	8002a04 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	e1ad      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a04:	4b1d      	ldr	r3, [pc, #116]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002a06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a08:	2202      	movs	r2, #2
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	d0f1      	beq.n	80029f2 <HAL_RCC_OscConfig+0x2a2>
 8002a0e:	e018      	b.n	8002a42 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002a10:	4b1a      	ldr	r3, [pc, #104]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002a12:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002a14:	4b19      	ldr	r3, [pc, #100]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002a16:	2101      	movs	r1, #1
 8002a18:	438a      	bics	r2, r1
 8002a1a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1c:	f7fe fd9a 	bl	8001554 <HAL_GetTick>
 8002a20:	0003      	movs	r3, r0
 8002a22:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a26:	f7fe fd95 	bl	8001554 <HAL_GetTick>
 8002a2a:	0002      	movs	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e193      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a38:	4b10      	ldr	r3, [pc, #64]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002a3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a3c:	2202      	movs	r2, #2
 8002a3e:	4013      	ands	r3, r2
 8002a40:	d1f1      	bne.n	8002a26 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2204      	movs	r2, #4
 8002a48:	4013      	ands	r3, r2
 8002a4a:	d100      	bne.n	8002a4e <HAL_RCC_OscConfig+0x2fe>
 8002a4c:	e0c6      	b.n	8002bdc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a4e:	231f      	movs	r3, #31
 8002a50:	18fb      	adds	r3, r7, r3
 8002a52:	2200      	movs	r2, #0
 8002a54:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002a56:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	2238      	movs	r2, #56	@ 0x38
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	2b20      	cmp	r3, #32
 8002a60:	d11e      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002a62:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <HAL_RCC_OscConfig+0x32c>)
 8002a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a66:	2202      	movs	r2, #2
 8002a68:	4013      	ands	r3, r2
 8002a6a:	d100      	bne.n	8002a6e <HAL_RCC_OscConfig+0x31e>
 8002a6c:	e0b6      	b.n	8002bdc <HAL_RCC_OscConfig+0x48c>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d000      	beq.n	8002a78 <HAL_RCC_OscConfig+0x328>
 8002a76:	e0b1      	b.n	8002bdc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e171      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
 8002a7c:	40021000 	.word	0x40021000
 8002a80:	fffeffff 	.word	0xfffeffff
 8002a84:	fffbffff 	.word	0xfffbffff
 8002a88:	ffff80ff 	.word	0xffff80ff
 8002a8c:	ffffc7ff 	.word	0xffffc7ff
 8002a90:	00f42400 	.word	0x00f42400
 8002a94:	20000000 	.word	0x20000000
 8002a98:	20000004 	.word	0x20000004
 8002a9c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002aa0:	4bb1      	ldr	r3, [pc, #708]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002aa2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002aa4:	2380      	movs	r3, #128	@ 0x80
 8002aa6:	055b      	lsls	r3, r3, #21
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	d101      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x360>
 8002aac:	2301      	movs	r3, #1
 8002aae:	e000      	b.n	8002ab2 <HAL_RCC_OscConfig+0x362>
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d011      	beq.n	8002ada <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002ab6:	4bac      	ldr	r3, [pc, #688]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002ab8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002aba:	4bab      	ldr	r3, [pc, #684]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002abc:	2180      	movs	r1, #128	@ 0x80
 8002abe:	0549      	lsls	r1, r1, #21
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002ac4:	4ba8      	ldr	r3, [pc, #672]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002ac6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ac8:	2380      	movs	r3, #128	@ 0x80
 8002aca:	055b      	lsls	r3, r3, #21
 8002acc:	4013      	ands	r3, r2
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002ad2:	231f      	movs	r3, #31
 8002ad4:	18fb      	adds	r3, r7, r3
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ada:	4ba4      	ldr	r3, [pc, #656]	@ (8002d6c <HAL_RCC_OscConfig+0x61c>)
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	2380      	movs	r3, #128	@ 0x80
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	d11a      	bne.n	8002b1c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ae6:	4ba1      	ldr	r3, [pc, #644]	@ (8002d6c <HAL_RCC_OscConfig+0x61c>)
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	4ba0      	ldr	r3, [pc, #640]	@ (8002d6c <HAL_RCC_OscConfig+0x61c>)
 8002aec:	2180      	movs	r1, #128	@ 0x80
 8002aee:	0049      	lsls	r1, r1, #1
 8002af0:	430a      	orrs	r2, r1
 8002af2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002af4:	f7fe fd2e 	bl	8001554 <HAL_GetTick>
 8002af8:	0003      	movs	r3, r0
 8002afa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002afc:	e008      	b.n	8002b10 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002afe:	f7fe fd29 	bl	8001554 <HAL_GetTick>
 8002b02:	0002      	movs	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e127      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b10:	4b96      	ldr	r3, [pc, #600]	@ (8002d6c <HAL_RCC_OscConfig+0x61c>)
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	2380      	movs	r3, #128	@ 0x80
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	4013      	ands	r3, r2
 8002b1a:	d0f0      	beq.n	8002afe <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d106      	bne.n	8002b32 <HAL_RCC_OscConfig+0x3e2>
 8002b24:	4b90      	ldr	r3, [pc, #576]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002b26:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b28:	4b8f      	ldr	r3, [pc, #572]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b30:	e01c      	b.n	8002b6c <HAL_RCC_OscConfig+0x41c>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	2b05      	cmp	r3, #5
 8002b38:	d10c      	bne.n	8002b54 <HAL_RCC_OscConfig+0x404>
 8002b3a:	4b8b      	ldr	r3, [pc, #556]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002b3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b3e:	4b8a      	ldr	r3, [pc, #552]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002b40:	2104      	movs	r1, #4
 8002b42:	430a      	orrs	r2, r1
 8002b44:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b46:	4b88      	ldr	r3, [pc, #544]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002b48:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b4a:	4b87      	ldr	r3, [pc, #540]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b52:	e00b      	b.n	8002b6c <HAL_RCC_OscConfig+0x41c>
 8002b54:	4b84      	ldr	r3, [pc, #528]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002b56:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b58:	4b83      	ldr	r3, [pc, #524]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002b5a:	2101      	movs	r1, #1
 8002b5c:	438a      	bics	r2, r1
 8002b5e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b60:	4b81      	ldr	r3, [pc, #516]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002b62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b64:	4b80      	ldr	r3, [pc, #512]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002b66:	2104      	movs	r1, #4
 8002b68:	438a      	bics	r2, r1
 8002b6a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d014      	beq.n	8002b9e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b74:	f7fe fcee 	bl	8001554 <HAL_GetTick>
 8002b78:	0003      	movs	r3, r0
 8002b7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b7c:	e009      	b.n	8002b92 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b7e:	f7fe fce9 	bl	8001554 <HAL_GetTick>
 8002b82:	0002      	movs	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	4a79      	ldr	r2, [pc, #484]	@ (8002d70 <HAL_RCC_OscConfig+0x620>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e0e6      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b92:	4b75      	ldr	r3, [pc, #468]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b96:	2202      	movs	r2, #2
 8002b98:	4013      	ands	r3, r2
 8002b9a:	d0f0      	beq.n	8002b7e <HAL_RCC_OscConfig+0x42e>
 8002b9c:	e013      	b.n	8002bc6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b9e:	f7fe fcd9 	bl	8001554 <HAL_GetTick>
 8002ba2:	0003      	movs	r3, r0
 8002ba4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ba6:	e009      	b.n	8002bbc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ba8:	f7fe fcd4 	bl	8001554 <HAL_GetTick>
 8002bac:	0002      	movs	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	4a6f      	ldr	r2, [pc, #444]	@ (8002d70 <HAL_RCC_OscConfig+0x620>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e0d1      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bbc:	4b6a      	ldr	r3, [pc, #424]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002bbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc0:	2202      	movs	r2, #2
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d1f0      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002bc6:	231f      	movs	r3, #31
 8002bc8:	18fb      	adds	r3, r7, r3
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d105      	bne.n	8002bdc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002bd0:	4b65      	ldr	r3, [pc, #404]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002bd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002bd4:	4b64      	ldr	r3, [pc, #400]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002bd6:	4967      	ldr	r1, [pc, #412]	@ (8002d74 <HAL_RCC_OscConfig+0x624>)
 8002bd8:	400a      	ands	r2, r1
 8002bda:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	69db      	ldr	r3, [r3, #28]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d100      	bne.n	8002be6 <HAL_RCC_OscConfig+0x496>
 8002be4:	e0bb      	b.n	8002d5e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002be6:	4b60      	ldr	r3, [pc, #384]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	2238      	movs	r2, #56	@ 0x38
 8002bec:	4013      	ands	r3, r2
 8002bee:	2b10      	cmp	r3, #16
 8002bf0:	d100      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x4a4>
 8002bf2:	e07b      	b.n	8002cec <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	69db      	ldr	r3, [r3, #28]
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d156      	bne.n	8002caa <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bfc:	4b5a      	ldr	r3, [pc, #360]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	4b59      	ldr	r3, [pc, #356]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002c02:	495d      	ldr	r1, [pc, #372]	@ (8002d78 <HAL_RCC_OscConfig+0x628>)
 8002c04:	400a      	ands	r2, r1
 8002c06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c08:	f7fe fca4 	bl	8001554 <HAL_GetTick>
 8002c0c:	0003      	movs	r3, r0
 8002c0e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c10:	e008      	b.n	8002c24 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c12:	f7fe fc9f 	bl	8001554 <HAL_GetTick>
 8002c16:	0002      	movs	r2, r0
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d901      	bls.n	8002c24 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e09d      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c24:	4b50      	ldr	r3, [pc, #320]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	2380      	movs	r3, #128	@ 0x80
 8002c2a:	049b      	lsls	r3, r3, #18
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	d1f0      	bne.n	8002c12 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c30:	4b4d      	ldr	r3, [pc, #308]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	4a51      	ldr	r2, [pc, #324]	@ (8002d7c <HAL_RCC_OscConfig+0x62c>)
 8002c36:	4013      	ands	r3, r2
 8002c38:	0019      	movs	r1, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a1a      	ldr	r2, [r3, #32]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c42:	431a      	orrs	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c48:	021b      	lsls	r3, r3, #8
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c50:	431a      	orrs	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c56:	431a      	orrs	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c5c:	431a      	orrs	r2, r3
 8002c5e:	4b42      	ldr	r3, [pc, #264]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002c60:	430a      	orrs	r2, r1
 8002c62:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c64:	4b40      	ldr	r3, [pc, #256]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	4b3f      	ldr	r3, [pc, #252]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002c6a:	2180      	movs	r1, #128	@ 0x80
 8002c6c:	0449      	lsls	r1, r1, #17
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002c72:	4b3d      	ldr	r3, [pc, #244]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002c74:	68da      	ldr	r2, [r3, #12]
 8002c76:	4b3c      	ldr	r3, [pc, #240]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002c78:	2180      	movs	r1, #128	@ 0x80
 8002c7a:	0549      	lsls	r1, r1, #21
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c80:	f7fe fc68 	bl	8001554 <HAL_GetTick>
 8002c84:	0003      	movs	r3, r0
 8002c86:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c88:	e008      	b.n	8002c9c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c8a:	f7fe fc63 	bl	8001554 <HAL_GetTick>
 8002c8e:	0002      	movs	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e061      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c9c:	4b32      	ldr	r3, [pc, #200]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	2380      	movs	r3, #128	@ 0x80
 8002ca2:	049b      	lsls	r3, r3, #18
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d0f0      	beq.n	8002c8a <HAL_RCC_OscConfig+0x53a>
 8002ca8:	e059      	b.n	8002d5e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002caa:	4b2f      	ldr	r3, [pc, #188]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	4b2e      	ldr	r3, [pc, #184]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002cb0:	4931      	ldr	r1, [pc, #196]	@ (8002d78 <HAL_RCC_OscConfig+0x628>)
 8002cb2:	400a      	ands	r2, r1
 8002cb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb6:	f7fe fc4d 	bl	8001554 <HAL_GetTick>
 8002cba:	0003      	movs	r3, r0
 8002cbc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cbe:	e008      	b.n	8002cd2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc0:	f7fe fc48 	bl	8001554 <HAL_GetTick>
 8002cc4:	0002      	movs	r2, r0
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e046      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cd2:	4b25      	ldr	r3, [pc, #148]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	2380      	movs	r3, #128	@ 0x80
 8002cd8:	049b      	lsls	r3, r3, #18
 8002cda:	4013      	ands	r3, r2
 8002cdc:	d1f0      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002cde:	4b22      	ldr	r3, [pc, #136]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002ce0:	68da      	ldr	r2, [r3, #12]
 8002ce2:	4b21      	ldr	r3, [pc, #132]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002ce4:	4926      	ldr	r1, [pc, #152]	@ (8002d80 <HAL_RCC_OscConfig+0x630>)
 8002ce6:	400a      	ands	r2, r1
 8002ce8:	60da      	str	r2, [r3, #12]
 8002cea:	e038      	b.n	8002d5e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	69db      	ldr	r3, [r3, #28]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d101      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e033      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8002d68 <HAL_RCC_OscConfig+0x618>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	2203      	movs	r2, #3
 8002d02:	401a      	ands	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d126      	bne.n	8002d5a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	2270      	movs	r2, #112	@ 0x70
 8002d10:	401a      	ands	r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d11f      	bne.n	8002d5a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	23fe      	movs	r3, #254	@ 0xfe
 8002d1e:	01db      	lsls	r3, r3, #7
 8002d20:	401a      	ands	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d26:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d116      	bne.n	8002d5a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	23f8      	movs	r3, #248	@ 0xf8
 8002d30:	039b      	lsls	r3, r3, #14
 8002d32:	401a      	ands	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d10e      	bne.n	8002d5a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002d3c:	697a      	ldr	r2, [r7, #20]
 8002d3e:	23e0      	movs	r3, #224	@ 0xe0
 8002d40:	051b      	lsls	r3, r3, #20
 8002d42:	401a      	ands	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d106      	bne.n	8002d5a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	0f5b      	lsrs	r3, r3, #29
 8002d50:	075a      	lsls	r2, r3, #29
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d001      	beq.n	8002d5e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e000      	b.n	8002d60 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	0018      	movs	r0, r3
 8002d62:	46bd      	mov	sp, r7
 8002d64:	b008      	add	sp, #32
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	40007000 	.word	0x40007000
 8002d70:	00001388 	.word	0x00001388
 8002d74:	efffffff 	.word	0xefffffff
 8002d78:	feffffff 	.word	0xfeffffff
 8002d7c:	11c1808c 	.word	0x11c1808c
 8002d80:	eefefffc 	.word	0xeefefffc

08002d84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d101      	bne.n	8002d98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e0e9      	b.n	8002f6c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d98:	4b76      	ldr	r3, [pc, #472]	@ (8002f74 <HAL_RCC_ClockConfig+0x1f0>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2207      	movs	r2, #7
 8002d9e:	4013      	ands	r3, r2
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d91e      	bls.n	8002de4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002da6:	4b73      	ldr	r3, [pc, #460]	@ (8002f74 <HAL_RCC_ClockConfig+0x1f0>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2207      	movs	r2, #7
 8002dac:	4393      	bics	r3, r2
 8002dae:	0019      	movs	r1, r3
 8002db0:	4b70      	ldr	r3, [pc, #448]	@ (8002f74 <HAL_RCC_ClockConfig+0x1f0>)
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	430a      	orrs	r2, r1
 8002db6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002db8:	f7fe fbcc 	bl	8001554 <HAL_GetTick>
 8002dbc:	0003      	movs	r3, r0
 8002dbe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002dc0:	e009      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dc2:	f7fe fbc7 	bl	8001554 <HAL_GetTick>
 8002dc6:	0002      	movs	r2, r0
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	4a6a      	ldr	r2, [pc, #424]	@ (8002f78 <HAL_RCC_ClockConfig+0x1f4>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e0ca      	b.n	8002f6c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002dd6:	4b67      	ldr	r3, [pc, #412]	@ (8002f74 <HAL_RCC_ClockConfig+0x1f0>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2207      	movs	r2, #7
 8002ddc:	4013      	ands	r3, r2
 8002dde:	683a      	ldr	r2, [r7, #0]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d1ee      	bne.n	8002dc2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2202      	movs	r2, #2
 8002dea:	4013      	ands	r3, r2
 8002dec:	d015      	beq.n	8002e1a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2204      	movs	r2, #4
 8002df4:	4013      	ands	r3, r2
 8002df6:	d006      	beq.n	8002e06 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002df8:	4b60      	ldr	r3, [pc, #384]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002dfa:	689a      	ldr	r2, [r3, #8]
 8002dfc:	4b5f      	ldr	r3, [pc, #380]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002dfe:	21e0      	movs	r1, #224	@ 0xe0
 8002e00:	01c9      	lsls	r1, r1, #7
 8002e02:	430a      	orrs	r2, r1
 8002e04:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e06:	4b5d      	ldr	r3, [pc, #372]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	4a5d      	ldr	r2, [pc, #372]	@ (8002f80 <HAL_RCC_ClockConfig+0x1fc>)
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	0019      	movs	r1, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	689a      	ldr	r2, [r3, #8]
 8002e14:	4b59      	ldr	r3, [pc, #356]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002e16:	430a      	orrs	r2, r1
 8002e18:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	4013      	ands	r3, r2
 8002e22:	d057      	beq.n	8002ed4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d107      	bne.n	8002e3c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e2c:	4b53      	ldr	r3, [pc, #332]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	2380      	movs	r3, #128	@ 0x80
 8002e32:	029b      	lsls	r3, r3, #10
 8002e34:	4013      	ands	r3, r2
 8002e36:	d12b      	bne.n	8002e90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e097      	b.n	8002f6c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d107      	bne.n	8002e54 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e44:	4b4d      	ldr	r3, [pc, #308]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	2380      	movs	r3, #128	@ 0x80
 8002e4a:	049b      	lsls	r3, r3, #18
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d11f      	bne.n	8002e90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e08b      	b.n	8002f6c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d107      	bne.n	8002e6c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e5c:	4b47      	ldr	r3, [pc, #284]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	2380      	movs	r3, #128	@ 0x80
 8002e62:	00db      	lsls	r3, r3, #3
 8002e64:	4013      	ands	r3, r2
 8002e66:	d113      	bne.n	8002e90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e07f      	b.n	8002f6c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	2b03      	cmp	r3, #3
 8002e72:	d106      	bne.n	8002e82 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e74:	4b41      	ldr	r3, [pc, #260]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002e76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e78:	2202      	movs	r2, #2
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	d108      	bne.n	8002e90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e074      	b.n	8002f6c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e82:	4b3e      	ldr	r3, [pc, #248]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002e84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e86:	2202      	movs	r2, #2
 8002e88:	4013      	ands	r3, r2
 8002e8a:	d101      	bne.n	8002e90 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e06d      	b.n	8002f6c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e90:	4b3a      	ldr	r3, [pc, #232]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	2207      	movs	r2, #7
 8002e96:	4393      	bics	r3, r2
 8002e98:	0019      	movs	r1, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685a      	ldr	r2, [r3, #4]
 8002e9e:	4b37      	ldr	r3, [pc, #220]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ea4:	f7fe fb56 	bl	8001554 <HAL_GetTick>
 8002ea8:	0003      	movs	r3, r0
 8002eaa:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eac:	e009      	b.n	8002ec2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eae:	f7fe fb51 	bl	8001554 <HAL_GetTick>
 8002eb2:	0002      	movs	r2, r0
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	4a2f      	ldr	r2, [pc, #188]	@ (8002f78 <HAL_RCC_ClockConfig+0x1f4>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e054      	b.n	8002f6c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ec2:	4b2e      	ldr	r3, [pc, #184]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	2238      	movs	r2, #56	@ 0x38
 8002ec8:	401a      	ands	r2, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d1ec      	bne.n	8002eae <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ed4:	4b27      	ldr	r3, [pc, #156]	@ (8002f74 <HAL_RCC_ClockConfig+0x1f0>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2207      	movs	r2, #7
 8002eda:	4013      	ands	r3, r2
 8002edc:	683a      	ldr	r2, [r7, #0]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d21e      	bcs.n	8002f20 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ee2:	4b24      	ldr	r3, [pc, #144]	@ (8002f74 <HAL_RCC_ClockConfig+0x1f0>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2207      	movs	r2, #7
 8002ee8:	4393      	bics	r3, r2
 8002eea:	0019      	movs	r1, r3
 8002eec:	4b21      	ldr	r3, [pc, #132]	@ (8002f74 <HAL_RCC_ClockConfig+0x1f0>)
 8002eee:	683a      	ldr	r2, [r7, #0]
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ef4:	f7fe fb2e 	bl	8001554 <HAL_GetTick>
 8002ef8:	0003      	movs	r3, r0
 8002efa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002efc:	e009      	b.n	8002f12 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002efe:	f7fe fb29 	bl	8001554 <HAL_GetTick>
 8002f02:	0002      	movs	r2, r0
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	4a1b      	ldr	r2, [pc, #108]	@ (8002f78 <HAL_RCC_ClockConfig+0x1f4>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e02c      	b.n	8002f6c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f12:	4b18      	ldr	r3, [pc, #96]	@ (8002f74 <HAL_RCC_ClockConfig+0x1f0>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2207      	movs	r2, #7
 8002f18:	4013      	ands	r3, r2
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d1ee      	bne.n	8002efe <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2204      	movs	r2, #4
 8002f26:	4013      	ands	r3, r2
 8002f28:	d009      	beq.n	8002f3e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002f2a:	4b14      	ldr	r3, [pc, #80]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	4a15      	ldr	r2, [pc, #84]	@ (8002f84 <HAL_RCC_ClockConfig+0x200>)
 8002f30:	4013      	ands	r3, r2
 8002f32:	0019      	movs	r1, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	68da      	ldr	r2, [r3, #12]
 8002f38:	4b10      	ldr	r3, [pc, #64]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002f3e:	f000 f829 	bl	8002f94 <HAL_RCC_GetSysClockFreq>
 8002f42:	0001      	movs	r1, r0
 8002f44:	4b0d      	ldr	r3, [pc, #52]	@ (8002f7c <HAL_RCC_ClockConfig+0x1f8>)
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	0a1b      	lsrs	r3, r3, #8
 8002f4a:	220f      	movs	r2, #15
 8002f4c:	401a      	ands	r2, r3
 8002f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f88 <HAL_RCC_ClockConfig+0x204>)
 8002f50:	0092      	lsls	r2, r2, #2
 8002f52:	58d3      	ldr	r3, [r2, r3]
 8002f54:	221f      	movs	r2, #31
 8002f56:	4013      	ands	r3, r2
 8002f58:	000a      	movs	r2, r1
 8002f5a:	40da      	lsrs	r2, r3
 8002f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f8c <HAL_RCC_ClockConfig+0x208>)
 8002f5e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002f60:	4b0b      	ldr	r3, [pc, #44]	@ (8002f90 <HAL_RCC_ClockConfig+0x20c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	0018      	movs	r0, r3
 8002f66:	f7fe fa99 	bl	800149c <HAL_InitTick>
 8002f6a:	0003      	movs	r3, r0
}
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	b004      	add	sp, #16
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40022000 	.word	0x40022000
 8002f78:	00001388 	.word	0x00001388
 8002f7c:	40021000 	.word	0x40021000
 8002f80:	fffff0ff 	.word	0xfffff0ff
 8002f84:	ffff8fff 	.word	0xffff8fff
 8002f88:	08005530 	.word	0x08005530
 8002f8c:	20000000 	.word	0x20000000
 8002f90:	20000004 	.word	0x20000004

08002f94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f9a:	4b3c      	ldr	r3, [pc, #240]	@ (800308c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	2238      	movs	r2, #56	@ 0x38
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	d10f      	bne.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002fa4:	4b39      	ldr	r3, [pc, #228]	@ (800308c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	0adb      	lsrs	r3, r3, #11
 8002faa:	2207      	movs	r2, #7
 8002fac:	4013      	ands	r3, r2
 8002fae:	2201      	movs	r2, #1
 8002fb0:	409a      	lsls	r2, r3
 8002fb2:	0013      	movs	r3, r2
 8002fb4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002fb6:	6839      	ldr	r1, [r7, #0]
 8002fb8:	4835      	ldr	r0, [pc, #212]	@ (8003090 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002fba:	f7fd f8a3 	bl	8000104 <__udivsi3>
 8002fbe:	0003      	movs	r3, r0
 8002fc0:	613b      	str	r3, [r7, #16]
 8002fc2:	e05d      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fc4:	4b31      	ldr	r3, [pc, #196]	@ (800308c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	2238      	movs	r2, #56	@ 0x38
 8002fca:	4013      	ands	r3, r2
 8002fcc:	2b08      	cmp	r3, #8
 8002fce:	d102      	bne.n	8002fd6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fd0:	4b30      	ldr	r3, [pc, #192]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x100>)
 8002fd2:	613b      	str	r3, [r7, #16]
 8002fd4:	e054      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fd6:	4b2d      	ldr	r3, [pc, #180]	@ (800308c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	2238      	movs	r2, #56	@ 0x38
 8002fdc:	4013      	ands	r3, r2
 8002fde:	2b10      	cmp	r3, #16
 8002fe0:	d138      	bne.n	8003054 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002fe2:	4b2a      	ldr	r3, [pc, #168]	@ (800308c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	2203      	movs	r2, #3
 8002fe8:	4013      	ands	r3, r2
 8002fea:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002fec:	4b27      	ldr	r3, [pc, #156]	@ (800308c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	091b      	lsrs	r3, r3, #4
 8002ff2:	2207      	movs	r2, #7
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2b03      	cmp	r3, #3
 8002ffe:	d10d      	bne.n	800301c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003000:	68b9      	ldr	r1, [r7, #8]
 8003002:	4824      	ldr	r0, [pc, #144]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x100>)
 8003004:	f7fd f87e 	bl	8000104 <__udivsi3>
 8003008:	0003      	movs	r3, r0
 800300a:	0019      	movs	r1, r3
 800300c:	4b1f      	ldr	r3, [pc, #124]	@ (800308c <HAL_RCC_GetSysClockFreq+0xf8>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	0a1b      	lsrs	r3, r3, #8
 8003012:	227f      	movs	r2, #127	@ 0x7f
 8003014:	4013      	ands	r3, r2
 8003016:	434b      	muls	r3, r1
 8003018:	617b      	str	r3, [r7, #20]
        break;
 800301a:	e00d      	b.n	8003038 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800301c:	68b9      	ldr	r1, [r7, #8]
 800301e:	481c      	ldr	r0, [pc, #112]	@ (8003090 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003020:	f7fd f870 	bl	8000104 <__udivsi3>
 8003024:	0003      	movs	r3, r0
 8003026:	0019      	movs	r1, r3
 8003028:	4b18      	ldr	r3, [pc, #96]	@ (800308c <HAL_RCC_GetSysClockFreq+0xf8>)
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	0a1b      	lsrs	r3, r3, #8
 800302e:	227f      	movs	r2, #127	@ 0x7f
 8003030:	4013      	ands	r3, r2
 8003032:	434b      	muls	r3, r1
 8003034:	617b      	str	r3, [r7, #20]
        break;
 8003036:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003038:	4b14      	ldr	r3, [pc, #80]	@ (800308c <HAL_RCC_GetSysClockFreq+0xf8>)
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	0f5b      	lsrs	r3, r3, #29
 800303e:	2207      	movs	r2, #7
 8003040:	4013      	ands	r3, r2
 8003042:	3301      	adds	r3, #1
 8003044:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	6978      	ldr	r0, [r7, #20]
 800304a:	f7fd f85b 	bl	8000104 <__udivsi3>
 800304e:	0003      	movs	r3, r0
 8003050:	613b      	str	r3, [r7, #16]
 8003052:	e015      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003054:	4b0d      	ldr	r3, [pc, #52]	@ (800308c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	2238      	movs	r2, #56	@ 0x38
 800305a:	4013      	ands	r3, r2
 800305c:	2b20      	cmp	r3, #32
 800305e:	d103      	bne.n	8003068 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003060:	2380      	movs	r3, #128	@ 0x80
 8003062:	021b      	lsls	r3, r3, #8
 8003064:	613b      	str	r3, [r7, #16]
 8003066:	e00b      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003068:	4b08      	ldr	r3, [pc, #32]	@ (800308c <HAL_RCC_GetSysClockFreq+0xf8>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	2238      	movs	r2, #56	@ 0x38
 800306e:	4013      	ands	r3, r2
 8003070:	2b18      	cmp	r3, #24
 8003072:	d103      	bne.n	800307c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003074:	23fa      	movs	r3, #250	@ 0xfa
 8003076:	01db      	lsls	r3, r3, #7
 8003078:	613b      	str	r3, [r7, #16]
 800307a:	e001      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800307c:	2300      	movs	r3, #0
 800307e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003080:	693b      	ldr	r3, [r7, #16]
}
 8003082:	0018      	movs	r0, r3
 8003084:	46bd      	mov	sp, r7
 8003086:	b006      	add	sp, #24
 8003088:	bd80      	pop	{r7, pc}
 800308a:	46c0      	nop			@ (mov r8, r8)
 800308c:	40021000 	.word	0x40021000
 8003090:	00f42400 	.word	0x00f42400
 8003094:	007a1200 	.word	0x007a1200

08003098 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800309c:	4b02      	ldr	r3, [pc, #8]	@ (80030a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800309e:	681b      	ldr	r3, [r3, #0]
}
 80030a0:	0018      	movs	r0, r3
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	46c0      	nop			@ (mov r8, r8)
 80030a8:	20000000 	.word	0x20000000

080030ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030ac:	b5b0      	push	{r4, r5, r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80030b0:	f7ff fff2 	bl	8003098 <HAL_RCC_GetHCLKFreq>
 80030b4:	0004      	movs	r4, r0
 80030b6:	f7ff fb3f 	bl	8002738 <LL_RCC_GetAPB1Prescaler>
 80030ba:	0003      	movs	r3, r0
 80030bc:	0b1a      	lsrs	r2, r3, #12
 80030be:	4b05      	ldr	r3, [pc, #20]	@ (80030d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030c0:	0092      	lsls	r2, r2, #2
 80030c2:	58d3      	ldr	r3, [r2, r3]
 80030c4:	221f      	movs	r2, #31
 80030c6:	4013      	ands	r3, r2
 80030c8:	40dc      	lsrs	r4, r3
 80030ca:	0023      	movs	r3, r4
}
 80030cc:	0018      	movs	r0, r3
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bdb0      	pop	{r4, r5, r7, pc}
 80030d2:	46c0      	nop			@ (mov r8, r8)
 80030d4:	08005570 	.word	0x08005570

080030d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80030e0:	2313      	movs	r3, #19
 80030e2:	18fb      	adds	r3, r7, r3
 80030e4:	2200      	movs	r2, #0
 80030e6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80030e8:	2312      	movs	r3, #18
 80030ea:	18fb      	adds	r3, r7, r3
 80030ec:	2200      	movs	r2, #0
 80030ee:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	2380      	movs	r3, #128	@ 0x80
 80030f6:	029b      	lsls	r3, r3, #10
 80030f8:	4013      	ands	r3, r2
 80030fa:	d100      	bne.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x26>
 80030fc:	e0a3      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030fe:	2011      	movs	r0, #17
 8003100:	183b      	adds	r3, r7, r0
 8003102:	2200      	movs	r2, #0
 8003104:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003106:	4ba5      	ldr	r3, [pc, #660]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003108:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800310a:	2380      	movs	r3, #128	@ 0x80
 800310c:	055b      	lsls	r3, r3, #21
 800310e:	4013      	ands	r3, r2
 8003110:	d110      	bne.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003112:	4ba2      	ldr	r3, [pc, #648]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003114:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003116:	4ba1      	ldr	r3, [pc, #644]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003118:	2180      	movs	r1, #128	@ 0x80
 800311a:	0549      	lsls	r1, r1, #21
 800311c:	430a      	orrs	r2, r1
 800311e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003120:	4b9e      	ldr	r3, [pc, #632]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003122:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003124:	2380      	movs	r3, #128	@ 0x80
 8003126:	055b      	lsls	r3, r3, #21
 8003128:	4013      	ands	r3, r2
 800312a:	60bb      	str	r3, [r7, #8]
 800312c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800312e:	183b      	adds	r3, r7, r0
 8003130:	2201      	movs	r2, #1
 8003132:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003134:	4b9a      	ldr	r3, [pc, #616]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	4b99      	ldr	r3, [pc, #612]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800313a:	2180      	movs	r1, #128	@ 0x80
 800313c:	0049      	lsls	r1, r1, #1
 800313e:	430a      	orrs	r2, r1
 8003140:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003142:	f7fe fa07 	bl	8001554 <HAL_GetTick>
 8003146:	0003      	movs	r3, r0
 8003148:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800314a:	e00b      	b.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800314c:	f7fe fa02 	bl	8001554 <HAL_GetTick>
 8003150:	0002      	movs	r2, r0
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	2b02      	cmp	r3, #2
 8003158:	d904      	bls.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800315a:	2313      	movs	r3, #19
 800315c:	18fb      	adds	r3, r7, r3
 800315e:	2203      	movs	r2, #3
 8003160:	701a      	strb	r2, [r3, #0]
        break;
 8003162:	e005      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003164:	4b8e      	ldr	r3, [pc, #568]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	2380      	movs	r3, #128	@ 0x80
 800316a:	005b      	lsls	r3, r3, #1
 800316c:	4013      	ands	r3, r2
 800316e:	d0ed      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003170:	2313      	movs	r3, #19
 8003172:	18fb      	adds	r3, r7, r3
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d154      	bne.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800317a:	4b88      	ldr	r3, [pc, #544]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800317c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800317e:	23c0      	movs	r3, #192	@ 0xc0
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	4013      	ands	r3, r2
 8003184:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d019      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003190:	697a      	ldr	r2, [r7, #20]
 8003192:	429a      	cmp	r2, r3
 8003194:	d014      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003196:	4b81      	ldr	r3, [pc, #516]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003198:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800319a:	4a82      	ldr	r2, [pc, #520]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800319c:	4013      	ands	r3, r2
 800319e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80031a0:	4b7e      	ldr	r3, [pc, #504]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80031a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80031a4:	4b7d      	ldr	r3, [pc, #500]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80031a6:	2180      	movs	r1, #128	@ 0x80
 80031a8:	0249      	lsls	r1, r1, #9
 80031aa:	430a      	orrs	r2, r1
 80031ac:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80031ae:	4b7b      	ldr	r3, [pc, #492]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80031b0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80031b2:	4b7a      	ldr	r3, [pc, #488]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80031b4:	497c      	ldr	r1, [pc, #496]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80031b6:	400a      	ands	r2, r1
 80031b8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80031ba:	4b78      	ldr	r3, [pc, #480]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	2201      	movs	r2, #1
 80031c4:	4013      	ands	r3, r2
 80031c6:	d016      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c8:	f7fe f9c4 	bl	8001554 <HAL_GetTick>
 80031cc:	0003      	movs	r3, r0
 80031ce:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031d0:	e00c      	b.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031d2:	f7fe f9bf 	bl	8001554 <HAL_GetTick>
 80031d6:	0002      	movs	r2, r0
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	4a73      	ldr	r2, [pc, #460]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d904      	bls.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80031e2:	2313      	movs	r3, #19
 80031e4:	18fb      	adds	r3, r7, r3
 80031e6:	2203      	movs	r2, #3
 80031e8:	701a      	strb	r2, [r3, #0]
            break;
 80031ea:	e004      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031ec:	4b6b      	ldr	r3, [pc, #428]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80031ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f0:	2202      	movs	r2, #2
 80031f2:	4013      	ands	r3, r2
 80031f4:	d0ed      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80031f6:	2313      	movs	r3, #19
 80031f8:	18fb      	adds	r3, r7, r3
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d10a      	bne.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003200:	4b66      	ldr	r3, [pc, #408]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003202:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003204:	4a67      	ldr	r2, [pc, #412]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003206:	4013      	ands	r3, r2
 8003208:	0019      	movs	r1, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800320e:	4b63      	ldr	r3, [pc, #396]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003210:	430a      	orrs	r2, r1
 8003212:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003214:	e00c      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003216:	2312      	movs	r3, #18
 8003218:	18fb      	adds	r3, r7, r3
 800321a:	2213      	movs	r2, #19
 800321c:	18ba      	adds	r2, r7, r2
 800321e:	7812      	ldrb	r2, [r2, #0]
 8003220:	701a      	strb	r2, [r3, #0]
 8003222:	e005      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003224:	2312      	movs	r3, #18
 8003226:	18fb      	adds	r3, r7, r3
 8003228:	2213      	movs	r2, #19
 800322a:	18ba      	adds	r2, r7, r2
 800322c:	7812      	ldrb	r2, [r2, #0]
 800322e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003230:	2311      	movs	r3, #17
 8003232:	18fb      	adds	r3, r7, r3
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d105      	bne.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800323a:	4b58      	ldr	r3, [pc, #352]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800323c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800323e:	4b57      	ldr	r3, [pc, #348]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003240:	495b      	ldr	r1, [pc, #364]	@ (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8003242:	400a      	ands	r2, r1
 8003244:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2201      	movs	r2, #1
 800324c:	4013      	ands	r3, r2
 800324e:	d009      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003250:	4b52      	ldr	r3, [pc, #328]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003254:	2203      	movs	r2, #3
 8003256:	4393      	bics	r3, r2
 8003258:	0019      	movs	r1, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685a      	ldr	r2, [r3, #4]
 800325e:	4b4f      	ldr	r3, [pc, #316]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003260:	430a      	orrs	r2, r1
 8003262:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2210      	movs	r2, #16
 800326a:	4013      	ands	r3, r2
 800326c:	d009      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800326e:	4b4b      	ldr	r3, [pc, #300]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003272:	4a50      	ldr	r2, [pc, #320]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8003274:	4013      	ands	r3, r2
 8003276:	0019      	movs	r1, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689a      	ldr	r2, [r3, #8]
 800327c:	4b47      	ldr	r3, [pc, #284]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800327e:	430a      	orrs	r2, r1
 8003280:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	2380      	movs	r3, #128	@ 0x80
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	4013      	ands	r3, r2
 800328c:	d009      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800328e:	4b43      	ldr	r3, [pc, #268]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003292:	4a49      	ldr	r2, [pc, #292]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003294:	4013      	ands	r3, r2
 8003296:	0019      	movs	r1, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	695a      	ldr	r2, [r3, #20]
 800329c:	4b3f      	ldr	r3, [pc, #252]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800329e:	430a      	orrs	r2, r1
 80032a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	2380      	movs	r3, #128	@ 0x80
 80032a8:	00db      	lsls	r3, r3, #3
 80032aa:	4013      	ands	r3, r2
 80032ac:	d009      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80032ae:	4b3b      	ldr	r3, [pc, #236]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80032b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032b2:	4a42      	ldr	r2, [pc, #264]	@ (80033bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80032b4:	4013      	ands	r3, r2
 80032b6:	0019      	movs	r1, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	699a      	ldr	r2, [r3, #24]
 80032bc:	4b37      	ldr	r3, [pc, #220]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80032be:	430a      	orrs	r2, r1
 80032c0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2220      	movs	r2, #32
 80032c8:	4013      	ands	r3, r2
 80032ca:	d009      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80032cc:	4b33      	ldr	r3, [pc, #204]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80032ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032d0:	4a3b      	ldr	r2, [pc, #236]	@ (80033c0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80032d2:	4013      	ands	r3, r2
 80032d4:	0019      	movs	r1, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	68da      	ldr	r2, [r3, #12]
 80032da:	4b30      	ldr	r3, [pc, #192]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80032dc:	430a      	orrs	r2, r1
 80032de:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	2380      	movs	r3, #128	@ 0x80
 80032e6:	01db      	lsls	r3, r3, #7
 80032e8:	4013      	ands	r3, r2
 80032ea:	d015      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032ec:	4b2b      	ldr	r3, [pc, #172]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80032ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	0899      	lsrs	r1, r3, #2
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	69da      	ldr	r2, [r3, #28]
 80032f8:	4b28      	ldr	r3, [pc, #160]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80032fa:	430a      	orrs	r2, r1
 80032fc:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	69da      	ldr	r2, [r3, #28]
 8003302:	2380      	movs	r3, #128	@ 0x80
 8003304:	05db      	lsls	r3, r3, #23
 8003306:	429a      	cmp	r2, r3
 8003308:	d106      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800330a:	4b24      	ldr	r3, [pc, #144]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800330c:	68da      	ldr	r2, [r3, #12]
 800330e:	4b23      	ldr	r3, [pc, #140]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003310:	2180      	movs	r1, #128	@ 0x80
 8003312:	0249      	lsls	r1, r1, #9
 8003314:	430a      	orrs	r2, r1
 8003316:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	2380      	movs	r3, #128	@ 0x80
 800331e:	039b      	lsls	r3, r3, #14
 8003320:	4013      	ands	r3, r2
 8003322:	d016      	beq.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003324:	4b1d      	ldr	r3, [pc, #116]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003328:	4a26      	ldr	r2, [pc, #152]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800332a:	4013      	ands	r3, r2
 800332c:	0019      	movs	r1, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a1a      	ldr	r2, [r3, #32]
 8003332:	4b1a      	ldr	r3, [pc, #104]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003334:	430a      	orrs	r2, r1
 8003336:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a1a      	ldr	r2, [r3, #32]
 800333c:	2380      	movs	r3, #128	@ 0x80
 800333e:	03db      	lsls	r3, r3, #15
 8003340:	429a      	cmp	r2, r3
 8003342:	d106      	bne.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003344:	4b15      	ldr	r3, [pc, #84]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003346:	68da      	ldr	r2, [r3, #12]
 8003348:	4b14      	ldr	r3, [pc, #80]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800334a:	2180      	movs	r1, #128	@ 0x80
 800334c:	0449      	lsls	r1, r1, #17
 800334e:	430a      	orrs	r2, r1
 8003350:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	2380      	movs	r3, #128	@ 0x80
 8003358:	011b      	lsls	r3, r3, #4
 800335a:	4013      	ands	r3, r2
 800335c:	d016      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800335e:	4b0f      	ldr	r3, [pc, #60]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003362:	4a19      	ldr	r2, [pc, #100]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003364:	4013      	ands	r3, r2
 8003366:	0019      	movs	r1, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	691a      	ldr	r2, [r3, #16]
 800336c:	4b0b      	ldr	r3, [pc, #44]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800336e:	430a      	orrs	r2, r1
 8003370:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	691a      	ldr	r2, [r3, #16]
 8003376:	2380      	movs	r3, #128	@ 0x80
 8003378:	01db      	lsls	r3, r3, #7
 800337a:	429a      	cmp	r2, r3
 800337c:	d106      	bne.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800337e:	4b07      	ldr	r3, [pc, #28]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003380:	68da      	ldr	r2, [r3, #12]
 8003382:	4b06      	ldr	r3, [pc, #24]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003384:	2180      	movs	r1, #128	@ 0x80
 8003386:	0249      	lsls	r1, r1, #9
 8003388:	430a      	orrs	r2, r1
 800338a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800338c:	2312      	movs	r3, #18
 800338e:	18fb      	adds	r3, r7, r3
 8003390:	781b      	ldrb	r3, [r3, #0]
}
 8003392:	0018      	movs	r0, r3
 8003394:	46bd      	mov	sp, r7
 8003396:	b006      	add	sp, #24
 8003398:	bd80      	pop	{r7, pc}
 800339a:	46c0      	nop			@ (mov r8, r8)
 800339c:	40021000 	.word	0x40021000
 80033a0:	40007000 	.word	0x40007000
 80033a4:	fffffcff 	.word	0xfffffcff
 80033a8:	fffeffff 	.word	0xfffeffff
 80033ac:	00001388 	.word	0x00001388
 80033b0:	efffffff 	.word	0xefffffff
 80033b4:	fffff3ff 	.word	0xfffff3ff
 80033b8:	fff3ffff 	.word	0xfff3ffff
 80033bc:	ffcfffff 	.word	0xffcfffff
 80033c0:	ffffcfff 	.word	0xffffcfff
 80033c4:	ffbfffff 	.word	0xffbfffff
 80033c8:	ffff3fff 	.word	0xffff3fff

080033cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e04a      	b.n	8003474 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	223d      	movs	r2, #61	@ 0x3d
 80033e2:	5c9b      	ldrb	r3, [r3, r2]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d107      	bne.n	80033fa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	223c      	movs	r2, #60	@ 0x3c
 80033ee:	2100      	movs	r1, #0
 80033f0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	0018      	movs	r0, r3
 80033f6:	f7fd fe03 	bl	8001000 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	223d      	movs	r2, #61	@ 0x3d
 80033fe:	2102      	movs	r1, #2
 8003400:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	3304      	adds	r3, #4
 800340a:	0019      	movs	r1, r3
 800340c:	0010      	movs	r0, r2
 800340e:	f000 fd5f 	bl	8003ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2248      	movs	r2, #72	@ 0x48
 8003416:	2101      	movs	r1, #1
 8003418:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	223e      	movs	r2, #62	@ 0x3e
 800341e:	2101      	movs	r1, #1
 8003420:	5499      	strb	r1, [r3, r2]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	223f      	movs	r2, #63	@ 0x3f
 8003426:	2101      	movs	r1, #1
 8003428:	5499      	strb	r1, [r3, r2]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2240      	movs	r2, #64	@ 0x40
 800342e:	2101      	movs	r1, #1
 8003430:	5499      	strb	r1, [r3, r2]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2241      	movs	r2, #65	@ 0x41
 8003436:	2101      	movs	r1, #1
 8003438:	5499      	strb	r1, [r3, r2]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2242      	movs	r2, #66	@ 0x42
 800343e:	2101      	movs	r1, #1
 8003440:	5499      	strb	r1, [r3, r2]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2243      	movs	r2, #67	@ 0x43
 8003446:	2101      	movs	r1, #1
 8003448:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2244      	movs	r2, #68	@ 0x44
 800344e:	2101      	movs	r1, #1
 8003450:	5499      	strb	r1, [r3, r2]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2245      	movs	r2, #69	@ 0x45
 8003456:	2101      	movs	r1, #1
 8003458:	5499      	strb	r1, [r3, r2]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2246      	movs	r2, #70	@ 0x46
 800345e:	2101      	movs	r1, #1
 8003460:	5499      	strb	r1, [r3, r2]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2247      	movs	r2, #71	@ 0x47
 8003466:	2101      	movs	r1, #1
 8003468:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	223d      	movs	r2, #61	@ 0x3d
 800346e:	2101      	movs	r1, #1
 8003470:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003472:	2300      	movs	r3, #0
}
 8003474:	0018      	movs	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	b002      	add	sp, #8
 800347a:	bd80      	pop	{r7, pc}

0800347c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d101      	bne.n	800348e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e04a      	b.n	8003524 <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	223d      	movs	r2, #61	@ 0x3d
 8003492:	5c9b      	ldrb	r3, [r3, r2]
 8003494:	b2db      	uxtb	r3, r3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d107      	bne.n	80034aa <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	223c      	movs	r2, #60	@ 0x3c
 800349e:	2100      	movs	r1, #0
 80034a0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	0018      	movs	r0, r3
 80034a6:	f000 f841 	bl	800352c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	223d      	movs	r2, #61	@ 0x3d
 80034ae:	2102      	movs	r1, #2
 80034b0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	3304      	adds	r3, #4
 80034ba:	0019      	movs	r1, r3
 80034bc:	0010      	movs	r0, r2
 80034be:	f000 fd07 	bl	8003ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2248      	movs	r2, #72	@ 0x48
 80034c6:	2101      	movs	r1, #1
 80034c8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	223e      	movs	r2, #62	@ 0x3e
 80034ce:	2101      	movs	r1, #1
 80034d0:	5499      	strb	r1, [r3, r2]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	223f      	movs	r2, #63	@ 0x3f
 80034d6:	2101      	movs	r1, #1
 80034d8:	5499      	strb	r1, [r3, r2]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2240      	movs	r2, #64	@ 0x40
 80034de:	2101      	movs	r1, #1
 80034e0:	5499      	strb	r1, [r3, r2]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2241      	movs	r2, #65	@ 0x41
 80034e6:	2101      	movs	r1, #1
 80034e8:	5499      	strb	r1, [r3, r2]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2242      	movs	r2, #66	@ 0x42
 80034ee:	2101      	movs	r1, #1
 80034f0:	5499      	strb	r1, [r3, r2]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2243      	movs	r2, #67	@ 0x43
 80034f6:	2101      	movs	r1, #1
 80034f8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2244      	movs	r2, #68	@ 0x44
 80034fe:	2101      	movs	r1, #1
 8003500:	5499      	strb	r1, [r3, r2]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2245      	movs	r2, #69	@ 0x45
 8003506:	2101      	movs	r1, #1
 8003508:	5499      	strb	r1, [r3, r2]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2246      	movs	r2, #70	@ 0x46
 800350e:	2101      	movs	r1, #1
 8003510:	5499      	strb	r1, [r3, r2]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2247      	movs	r2, #71	@ 0x47
 8003516:	2101      	movs	r1, #1
 8003518:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	223d      	movs	r2, #61	@ 0x3d
 800351e:	2101      	movs	r1, #1
 8003520:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}
 8003524:	0018      	movs	r0, r3
 8003526:	46bd      	mov	sp, r7
 8003528:	b002      	add	sp, #8
 800352a:	bd80      	pop	{r7, pc}

0800352c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003534:	46c0      	nop			@ (mov r8, r8)
 8003536:	46bd      	mov	sp, r7
 8003538:	b002      	add	sp, #8
 800353a:	bd80      	pop	{r7, pc}

0800353c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e04a      	b.n	80035e4 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	223d      	movs	r2, #61	@ 0x3d
 8003552:	5c9b      	ldrb	r3, [r3, r2]
 8003554:	b2db      	uxtb	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	d107      	bne.n	800356a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	223c      	movs	r2, #60	@ 0x3c
 800355e:	2100      	movs	r1, #0
 8003560:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	0018      	movs	r0, r3
 8003566:	f000 f841 	bl	80035ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	223d      	movs	r2, #61	@ 0x3d
 800356e:	2102      	movs	r1, #2
 8003570:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	3304      	adds	r3, #4
 800357a:	0019      	movs	r1, r3
 800357c:	0010      	movs	r0, r2
 800357e:	f000 fca7 	bl	8003ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2248      	movs	r2, #72	@ 0x48
 8003586:	2101      	movs	r1, #1
 8003588:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	223e      	movs	r2, #62	@ 0x3e
 800358e:	2101      	movs	r1, #1
 8003590:	5499      	strb	r1, [r3, r2]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	223f      	movs	r2, #63	@ 0x3f
 8003596:	2101      	movs	r1, #1
 8003598:	5499      	strb	r1, [r3, r2]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2240      	movs	r2, #64	@ 0x40
 800359e:	2101      	movs	r1, #1
 80035a0:	5499      	strb	r1, [r3, r2]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2241      	movs	r2, #65	@ 0x41
 80035a6:	2101      	movs	r1, #1
 80035a8:	5499      	strb	r1, [r3, r2]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2242      	movs	r2, #66	@ 0x42
 80035ae:	2101      	movs	r1, #1
 80035b0:	5499      	strb	r1, [r3, r2]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2243      	movs	r2, #67	@ 0x43
 80035b6:	2101      	movs	r1, #1
 80035b8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2244      	movs	r2, #68	@ 0x44
 80035be:	2101      	movs	r1, #1
 80035c0:	5499      	strb	r1, [r3, r2]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2245      	movs	r2, #69	@ 0x45
 80035c6:	2101      	movs	r1, #1
 80035c8:	5499      	strb	r1, [r3, r2]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2246      	movs	r2, #70	@ 0x46
 80035ce:	2101      	movs	r1, #1
 80035d0:	5499      	strb	r1, [r3, r2]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2247      	movs	r2, #71	@ 0x47
 80035d6:	2101      	movs	r1, #1
 80035d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	223d      	movs	r2, #61	@ 0x3d
 80035de:	2101      	movs	r1, #1
 80035e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	0018      	movs	r0, r3
 80035e6:	46bd      	mov	sp, r7
 80035e8:	b002      	add	sp, #8
 80035ea:	bd80      	pop	{r7, pc}

080035ec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80035f4:	46c0      	nop			@ (mov r8, r8)
 80035f6:	46bd      	mov	sp, r7
 80035f8:	b002      	add	sp, #8
 80035fa:	bd80      	pop	{r7, pc}

080035fc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e04a      	b.n	80036a4 <HAL_TIM_IC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	223d      	movs	r2, #61	@ 0x3d
 8003612:	5c9b      	ldrb	r3, [r3, r2]
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d107      	bne.n	800362a <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	223c      	movs	r2, #60	@ 0x3c
 800361e:	2100      	movs	r1, #0
 8003620:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	0018      	movs	r0, r3
 8003626:	f000 f841 	bl	80036ac <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	223d      	movs	r2, #61	@ 0x3d
 800362e:	2102      	movs	r1, #2
 8003630:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	3304      	adds	r3, #4
 800363a:	0019      	movs	r1, r3
 800363c:	0010      	movs	r0, r2
 800363e:	f000 fc47 	bl	8003ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2248      	movs	r2, #72	@ 0x48
 8003646:	2101      	movs	r1, #1
 8003648:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	223e      	movs	r2, #62	@ 0x3e
 800364e:	2101      	movs	r1, #1
 8003650:	5499      	strb	r1, [r3, r2]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	223f      	movs	r2, #63	@ 0x3f
 8003656:	2101      	movs	r1, #1
 8003658:	5499      	strb	r1, [r3, r2]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2240      	movs	r2, #64	@ 0x40
 800365e:	2101      	movs	r1, #1
 8003660:	5499      	strb	r1, [r3, r2]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2241      	movs	r2, #65	@ 0x41
 8003666:	2101      	movs	r1, #1
 8003668:	5499      	strb	r1, [r3, r2]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2242      	movs	r2, #66	@ 0x42
 800366e:	2101      	movs	r1, #1
 8003670:	5499      	strb	r1, [r3, r2]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2243      	movs	r2, #67	@ 0x43
 8003676:	2101      	movs	r1, #1
 8003678:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2244      	movs	r2, #68	@ 0x44
 800367e:	2101      	movs	r1, #1
 8003680:	5499      	strb	r1, [r3, r2]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2245      	movs	r2, #69	@ 0x45
 8003686:	2101      	movs	r1, #1
 8003688:	5499      	strb	r1, [r3, r2]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2246      	movs	r2, #70	@ 0x46
 800368e:	2101      	movs	r1, #1
 8003690:	5499      	strb	r1, [r3, r2]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2247      	movs	r2, #71	@ 0x47
 8003696:	2101      	movs	r1, #1
 8003698:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	223d      	movs	r2, #61	@ 0x3d
 800369e:	2101      	movs	r1, #1
 80036a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	0018      	movs	r0, r3
 80036a6:	46bd      	mov	sp, r7
 80036a8:	b002      	add	sp, #8
 80036aa:	bd80      	pop	{r7, pc}

080036ac <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80036b4:	46c0      	nop			@ (mov r8, r8)
 80036b6:	46bd      	mov	sp, r7
 80036b8:	b002      	add	sp, #8
 80036ba:	bd80      	pop	{r7, pc}

080036bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	2202      	movs	r2, #2
 80036d8:	4013      	ands	r3, r2
 80036da:	d021      	beq.n	8003720 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2202      	movs	r2, #2
 80036e0:	4013      	ands	r3, r2
 80036e2:	d01d      	beq.n	8003720 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2203      	movs	r2, #3
 80036ea:	4252      	negs	r2, r2
 80036ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2201      	movs	r2, #1
 80036f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	2203      	movs	r2, #3
 80036fc:	4013      	ands	r3, r2
 80036fe:	d004      	beq.n	800370a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	0018      	movs	r0, r3
 8003704:	f000 fbcc 	bl	8003ea0 <HAL_TIM_IC_CaptureCallback>
 8003708:	e007      	b.n	800371a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	0018      	movs	r0, r3
 800370e:	f000 fbbf 	bl	8003e90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	0018      	movs	r0, r3
 8003716:	f000 fbcb 	bl	8003eb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	2204      	movs	r2, #4
 8003724:	4013      	ands	r3, r2
 8003726:	d022      	beq.n	800376e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2204      	movs	r2, #4
 800372c:	4013      	ands	r3, r2
 800372e:	d01e      	beq.n	800376e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2205      	movs	r2, #5
 8003736:	4252      	negs	r2, r2
 8003738:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2202      	movs	r2, #2
 800373e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	699a      	ldr	r2, [r3, #24]
 8003746:	23c0      	movs	r3, #192	@ 0xc0
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	4013      	ands	r3, r2
 800374c:	d004      	beq.n	8003758 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	0018      	movs	r0, r3
 8003752:	f000 fba5 	bl	8003ea0 <HAL_TIM_IC_CaptureCallback>
 8003756:	e007      	b.n	8003768 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	0018      	movs	r0, r3
 800375c:	f000 fb98 	bl	8003e90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	0018      	movs	r0, r3
 8003764:	f000 fba4 	bl	8003eb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	2208      	movs	r2, #8
 8003772:	4013      	ands	r3, r2
 8003774:	d021      	beq.n	80037ba <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2208      	movs	r2, #8
 800377a:	4013      	ands	r3, r2
 800377c:	d01d      	beq.n	80037ba <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2209      	movs	r2, #9
 8003784:	4252      	negs	r2, r2
 8003786:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2204      	movs	r2, #4
 800378c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	69db      	ldr	r3, [r3, #28]
 8003794:	2203      	movs	r2, #3
 8003796:	4013      	ands	r3, r2
 8003798:	d004      	beq.n	80037a4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	0018      	movs	r0, r3
 800379e:	f000 fb7f 	bl	8003ea0 <HAL_TIM_IC_CaptureCallback>
 80037a2:	e007      	b.n	80037b4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	0018      	movs	r0, r3
 80037a8:	f000 fb72 	bl	8003e90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	0018      	movs	r0, r3
 80037b0:	f000 fb7e 	bl	8003eb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	2210      	movs	r2, #16
 80037be:	4013      	ands	r3, r2
 80037c0:	d022      	beq.n	8003808 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2210      	movs	r2, #16
 80037c6:	4013      	ands	r3, r2
 80037c8:	d01e      	beq.n	8003808 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2211      	movs	r2, #17
 80037d0:	4252      	negs	r2, r2
 80037d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2208      	movs	r2, #8
 80037d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	69da      	ldr	r2, [r3, #28]
 80037e0:	23c0      	movs	r3, #192	@ 0xc0
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	4013      	ands	r3, r2
 80037e6:	d004      	beq.n	80037f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	0018      	movs	r0, r3
 80037ec:	f000 fb58 	bl	8003ea0 <HAL_TIM_IC_CaptureCallback>
 80037f0:	e007      	b.n	8003802 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	0018      	movs	r0, r3
 80037f6:	f000 fb4b 	bl	8003e90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	0018      	movs	r0, r3
 80037fe:	f000 fb57 	bl	8003eb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	2201      	movs	r2, #1
 800380c:	4013      	ands	r3, r2
 800380e:	d00c      	beq.n	800382a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2201      	movs	r2, #1
 8003814:	4013      	ands	r3, r2
 8003816:	d008      	beq.n	800382a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2202      	movs	r2, #2
 800381e:	4252      	negs	r2, r2
 8003820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	0018      	movs	r0, r3
 8003826:	f000 fb2b 	bl	8003e80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	2280      	movs	r2, #128	@ 0x80
 800382e:	4013      	ands	r3, r2
 8003830:	d104      	bne.n	800383c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003832:	68ba      	ldr	r2, [r7, #8]
 8003834:	2380      	movs	r3, #128	@ 0x80
 8003836:	019b      	lsls	r3, r3, #6
 8003838:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800383a:	d00b      	beq.n	8003854 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2280      	movs	r2, #128	@ 0x80
 8003840:	4013      	ands	r3, r2
 8003842:	d007      	beq.n	8003854 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a1e      	ldr	r2, [pc, #120]	@ (80038c4 <HAL_TIM_IRQHandler+0x208>)
 800384a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	0018      	movs	r0, r3
 8003850:	f001 f924 	bl	8004a9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003854:	68ba      	ldr	r2, [r7, #8]
 8003856:	2380      	movs	r3, #128	@ 0x80
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	4013      	ands	r3, r2
 800385c:	d00b      	beq.n	8003876 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2280      	movs	r2, #128	@ 0x80
 8003862:	4013      	ands	r3, r2
 8003864:	d007      	beq.n	8003876 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a17      	ldr	r2, [pc, #92]	@ (80038c8 <HAL_TIM_IRQHandler+0x20c>)
 800386c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	0018      	movs	r0, r3
 8003872:	f001 f91b 	bl	8004aac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	2240      	movs	r2, #64	@ 0x40
 800387a:	4013      	ands	r3, r2
 800387c:	d00c      	beq.n	8003898 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2240      	movs	r2, #64	@ 0x40
 8003882:	4013      	ands	r3, r2
 8003884:	d008      	beq.n	8003898 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2241      	movs	r2, #65	@ 0x41
 800388c:	4252      	negs	r2, r2
 800388e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	0018      	movs	r0, r3
 8003894:	f000 fb14 	bl	8003ec0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	2220      	movs	r2, #32
 800389c:	4013      	ands	r3, r2
 800389e:	d00c      	beq.n	80038ba <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2220      	movs	r2, #32
 80038a4:	4013      	ands	r3, r2
 80038a6:	d008      	beq.n	80038ba <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2221      	movs	r2, #33	@ 0x21
 80038ae:	4252      	negs	r2, r2
 80038b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	0018      	movs	r0, r3
 80038b6:	f001 f8e9 	bl	8004a8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80038ba:	46c0      	nop			@ (mov r8, r8)
 80038bc:	46bd      	mov	sp, r7
 80038be:	b004      	add	sp, #16
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	46c0      	nop			@ (mov r8, r8)
 80038c4:	ffffdf7f 	.word	0xffffdf7f
 80038c8:	fffffeff 	.word	0xfffffeff

080038cc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b086      	sub	sp, #24
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	60f8      	str	r0, [r7, #12]
 80038d4:	60b9      	str	r1, [r7, #8]
 80038d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038d8:	2317      	movs	r3, #23
 80038da:	18fb      	adds	r3, r7, r3
 80038dc:	2200      	movs	r2, #0
 80038de:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	223c      	movs	r2, #60	@ 0x3c
 80038e4:	5c9b      	ldrb	r3, [r3, r2]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d101      	bne.n	80038ee <HAL_TIM_OC_ConfigChannel+0x22>
 80038ea:	2302      	movs	r3, #2
 80038ec:	e048      	b.n	8003980 <HAL_TIM_OC_ConfigChannel+0xb4>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	223c      	movs	r2, #60	@ 0x3c
 80038f2:	2101      	movs	r1, #1
 80038f4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2b14      	cmp	r3, #20
 80038fa:	d835      	bhi.n	8003968 <HAL_TIM_OC_ConfigChannel+0x9c>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	009a      	lsls	r2, r3, #2
 8003900:	4b21      	ldr	r3, [pc, #132]	@ (8003988 <HAL_TIM_OC_ConfigChannel+0xbc>)
 8003902:	18d3      	adds	r3, r2, r3
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68ba      	ldr	r2, [r7, #8]
 800390e:	0011      	movs	r1, r2
 8003910:	0018      	movs	r0, r3
 8003912:	f000 fb61 	bl	8003fd8 <TIM_OC1_SetConfig>
      break;
 8003916:	e02c      	b.n	8003972 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	0011      	movs	r1, r2
 8003920:	0018      	movs	r0, r3
 8003922:	f000 fbd9 	bl	80040d8 <TIM_OC2_SetConfig>
      break;
 8003926:	e024      	b.n	8003972 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68ba      	ldr	r2, [r7, #8]
 800392e:	0011      	movs	r1, r2
 8003930:	0018      	movs	r0, r3
 8003932:	f000 fc4f 	bl	80041d4 <TIM_OC3_SetConfig>
      break;
 8003936:	e01c      	b.n	8003972 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68ba      	ldr	r2, [r7, #8]
 800393e:	0011      	movs	r1, r2
 8003940:	0018      	movs	r0, r3
 8003942:	f000 fcc9 	bl	80042d8 <TIM_OC4_SetConfig>
      break;
 8003946:	e014      	b.n	8003972 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	0011      	movs	r1, r2
 8003950:	0018      	movs	r0, r3
 8003952:	f000 fd25 	bl	80043a0 <TIM_OC5_SetConfig>
      break;
 8003956:	e00c      	b.n	8003972 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68ba      	ldr	r2, [r7, #8]
 800395e:	0011      	movs	r1, r2
 8003960:	0018      	movs	r0, r3
 8003962:	f000 fd77 	bl	8004454 <TIM_OC6_SetConfig>
      break;
 8003966:	e004      	b.n	8003972 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003968:	2317      	movs	r3, #23
 800396a:	18fb      	adds	r3, r7, r3
 800396c:	2201      	movs	r2, #1
 800396e:	701a      	strb	r2, [r3, #0]
      break;
 8003970:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	223c      	movs	r2, #60	@ 0x3c
 8003976:	2100      	movs	r1, #0
 8003978:	5499      	strb	r1, [r3, r2]

  return status;
 800397a:	2317      	movs	r3, #23
 800397c:	18fb      	adds	r3, r7, r3
 800397e:	781b      	ldrb	r3, [r3, #0]
}
 8003980:	0018      	movs	r0, r3
 8003982:	46bd      	mov	sp, r7
 8003984:	b006      	add	sp, #24
 8003986:	bd80      	pop	{r7, pc}
 8003988:	08005590 	.word	0x08005590

0800398c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003998:	2317      	movs	r3, #23
 800399a:	18fb      	adds	r3, r7, r3
 800399c:	2200      	movs	r2, #0
 800399e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	223c      	movs	r2, #60	@ 0x3c
 80039a4:	5c9b      	ldrb	r3, [r3, r2]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d101      	bne.n	80039ae <HAL_TIM_IC_ConfigChannel+0x22>
 80039aa:	2302      	movs	r3, #2
 80039ac:	e08c      	b.n	8003ac8 <HAL_TIM_IC_ConfigChannel+0x13c>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	223c      	movs	r2, #60	@ 0x3c
 80039b2:	2101      	movs	r1, #1
 80039b4:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d11b      	bne.n	80039f4 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80039cc:	f000 fda0 	bl	8004510 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	699a      	ldr	r2, [r3, #24]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	210c      	movs	r1, #12
 80039dc:	438a      	bics	r2, r1
 80039de:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6999      	ldr	r1, [r3, #24]
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	689a      	ldr	r2, [r3, #8]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	619a      	str	r2, [r3, #24]
 80039f2:	e062      	b.n	8003aba <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d11c      	bne.n	8003a34 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003a0a:	f000 fe05 	bl	8004618 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	699a      	ldr	r2, [r3, #24]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	492d      	ldr	r1, [pc, #180]	@ (8003ad0 <HAL_TIM_IC_ConfigChannel+0x144>)
 8003a1a:	400a      	ands	r2, r1
 8003a1c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6999      	ldr	r1, [r3, #24]
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	021a      	lsls	r2, r3, #8
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	619a      	str	r2, [r3, #24]
 8003a32:	e042      	b.n	8003aba <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2b08      	cmp	r3, #8
 8003a38:	d11b      	bne.n	8003a72 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003a4a:	f000 fe59 	bl	8004700 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	69da      	ldr	r2, [r3, #28]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	210c      	movs	r1, #12
 8003a5a:	438a      	bics	r2, r1
 8003a5c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	69d9      	ldr	r1, [r3, #28]
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	689a      	ldr	r2, [r3, #8]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	430a      	orrs	r2, r1
 8003a6e:	61da      	str	r2, [r3, #28]
 8003a70:	e023      	b.n	8003aba <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2b0c      	cmp	r3, #12
 8003a76:	d11c      	bne.n	8003ab2 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003a88:	f000 fe7a 	bl	8004780 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	69da      	ldr	r2, [r3, #28]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	490e      	ldr	r1, [pc, #56]	@ (8003ad0 <HAL_TIM_IC_ConfigChannel+0x144>)
 8003a98:	400a      	ands	r2, r1
 8003a9a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	69d9      	ldr	r1, [r3, #28]
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	021a      	lsls	r2, r3, #8
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	61da      	str	r2, [r3, #28]
 8003ab0:	e003      	b.n	8003aba <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 8003ab2:	2317      	movs	r3, #23
 8003ab4:	18fb      	adds	r3, r7, r3
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	223c      	movs	r2, #60	@ 0x3c
 8003abe:	2100      	movs	r1, #0
 8003ac0:	5499      	strb	r1, [r3, r2]

  return status;
 8003ac2:	2317      	movs	r3, #23
 8003ac4:	18fb      	adds	r3, r7, r3
 8003ac6:	781b      	ldrb	r3, [r3, #0]
}
 8003ac8:	0018      	movs	r0, r3
 8003aca:	46bd      	mov	sp, r7
 8003acc:	b006      	add	sp, #24
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	fffff3ff 	.word	0xfffff3ff

08003ad4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ae0:	2317      	movs	r3, #23
 8003ae2:	18fb      	adds	r3, r7, r3
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	223c      	movs	r2, #60	@ 0x3c
 8003aec:	5c9b      	ldrb	r3, [r3, r2]
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d101      	bne.n	8003af6 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003af2:	2302      	movs	r3, #2
 8003af4:	e0e5      	b.n	8003cc2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	223c      	movs	r2, #60	@ 0x3c
 8003afa:	2101      	movs	r1, #1
 8003afc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2b14      	cmp	r3, #20
 8003b02:	d900      	bls.n	8003b06 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003b04:	e0d1      	b.n	8003caa <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	009a      	lsls	r2, r3, #2
 8003b0a:	4b70      	ldr	r3, [pc, #448]	@ (8003ccc <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003b0c:	18d3      	adds	r3, r2, r3
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68ba      	ldr	r2, [r7, #8]
 8003b18:	0011      	movs	r1, r2
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	f000 fa5c 	bl	8003fd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	699a      	ldr	r2, [r3, #24]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2108      	movs	r1, #8
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	699a      	ldr	r2, [r3, #24]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2104      	movs	r1, #4
 8003b3c:	438a      	bics	r2, r1
 8003b3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6999      	ldr	r1, [r3, #24]
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	691a      	ldr	r2, [r3, #16]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	619a      	str	r2, [r3, #24]
      break;
 8003b52:	e0af      	b.n	8003cb4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68ba      	ldr	r2, [r7, #8]
 8003b5a:	0011      	movs	r1, r2
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	f000 fabb 	bl	80040d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	699a      	ldr	r2, [r3, #24]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2180      	movs	r1, #128	@ 0x80
 8003b6e:	0109      	lsls	r1, r1, #4
 8003b70:	430a      	orrs	r2, r1
 8003b72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	699a      	ldr	r2, [r3, #24]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4954      	ldr	r1, [pc, #336]	@ (8003cd0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003b80:	400a      	ands	r2, r1
 8003b82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6999      	ldr	r1, [r3, #24]
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	021a      	lsls	r2, r3, #8
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	430a      	orrs	r2, r1
 8003b96:	619a      	str	r2, [r3, #24]
      break;
 8003b98:	e08c      	b.n	8003cb4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68ba      	ldr	r2, [r7, #8]
 8003ba0:	0011      	movs	r1, r2
 8003ba2:	0018      	movs	r0, r3
 8003ba4:	f000 fb16 	bl	80041d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	69da      	ldr	r2, [r3, #28]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2108      	movs	r1, #8
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	69da      	ldr	r2, [r3, #28]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2104      	movs	r1, #4
 8003bc4:	438a      	bics	r2, r1
 8003bc6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	69d9      	ldr	r1, [r3, #28]
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	691a      	ldr	r2, [r3, #16]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	61da      	str	r2, [r3, #28]
      break;
 8003bda:	e06b      	b.n	8003cb4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68ba      	ldr	r2, [r7, #8]
 8003be2:	0011      	movs	r1, r2
 8003be4:	0018      	movs	r0, r3
 8003be6:	f000 fb77 	bl	80042d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	69da      	ldr	r2, [r3, #28]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2180      	movs	r1, #128	@ 0x80
 8003bf6:	0109      	lsls	r1, r1, #4
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	69da      	ldr	r2, [r3, #28]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4932      	ldr	r1, [pc, #200]	@ (8003cd0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003c08:	400a      	ands	r2, r1
 8003c0a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	69d9      	ldr	r1, [r3, #28]
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	691b      	ldr	r3, [r3, #16]
 8003c16:	021a      	lsls	r2, r3, #8
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	61da      	str	r2, [r3, #28]
      break;
 8003c20:	e048      	b.n	8003cb4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	0011      	movs	r1, r2
 8003c2a:	0018      	movs	r0, r3
 8003c2c:	f000 fbb8 	bl	80043a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2108      	movs	r1, #8
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2104      	movs	r1, #4
 8003c4c:	438a      	bics	r2, r1
 8003c4e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	430a      	orrs	r2, r1
 8003c60:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003c62:	e027      	b.n	8003cb4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68ba      	ldr	r2, [r7, #8]
 8003c6a:	0011      	movs	r1, r2
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	f000 fbf1 	bl	8004454 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2180      	movs	r1, #128	@ 0x80
 8003c7e:	0109      	lsls	r1, r1, #4
 8003c80:	430a      	orrs	r2, r1
 8003c82:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4910      	ldr	r1, [pc, #64]	@ (8003cd0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003c90:	400a      	ands	r2, r1
 8003c92:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	021a      	lsls	r2, r3, #8
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003ca8:	e004      	b.n	8003cb4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8003caa:	2317      	movs	r3, #23
 8003cac:	18fb      	adds	r3, r7, r3
 8003cae:	2201      	movs	r2, #1
 8003cb0:	701a      	strb	r2, [r3, #0]
      break;
 8003cb2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	223c      	movs	r2, #60	@ 0x3c
 8003cb8:	2100      	movs	r1, #0
 8003cba:	5499      	strb	r1, [r3, r2]

  return status;
 8003cbc:	2317      	movs	r3, #23
 8003cbe:	18fb      	adds	r3, r7, r3
 8003cc0:	781b      	ldrb	r3, [r3, #0]
}
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	b006      	add	sp, #24
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	080055e4 	.word	0x080055e4
 8003cd0:	fffffbff 	.word	0xfffffbff

08003cd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cde:	230f      	movs	r3, #15
 8003ce0:	18fb      	adds	r3, r7, r3
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	223c      	movs	r2, #60	@ 0x3c
 8003cea:	5c9b      	ldrb	r3, [r3, r2]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d101      	bne.n	8003cf4 <HAL_TIM_ConfigClockSource+0x20>
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	e0bc      	b.n	8003e6e <HAL_TIM_ConfigClockSource+0x19a>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	223c      	movs	r2, #60	@ 0x3c
 8003cf8:	2101      	movs	r1, #1
 8003cfa:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	223d      	movs	r2, #61	@ 0x3d
 8003d00:	2102      	movs	r1, #2
 8003d02:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	4a5a      	ldr	r2, [pc, #360]	@ (8003e78 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003d10:	4013      	ands	r3, r2
 8003d12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	4a59      	ldr	r2, [pc, #356]	@ (8003e7c <HAL_TIM_ConfigClockSource+0x1a8>)
 8003d18:	4013      	ands	r3, r2
 8003d1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68ba      	ldr	r2, [r7, #8]
 8003d22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2280      	movs	r2, #128	@ 0x80
 8003d2a:	0192      	lsls	r2, r2, #6
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d040      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0xde>
 8003d30:	2280      	movs	r2, #128	@ 0x80
 8003d32:	0192      	lsls	r2, r2, #6
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d900      	bls.n	8003d3a <HAL_TIM_ConfigClockSource+0x66>
 8003d38:	e088      	b.n	8003e4c <HAL_TIM_ConfigClockSource+0x178>
 8003d3a:	2280      	movs	r2, #128	@ 0x80
 8003d3c:	0152      	lsls	r2, r2, #5
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d100      	bne.n	8003d44 <HAL_TIM_ConfigClockSource+0x70>
 8003d42:	e088      	b.n	8003e56 <HAL_TIM_ConfigClockSource+0x182>
 8003d44:	2280      	movs	r2, #128	@ 0x80
 8003d46:	0152      	lsls	r2, r2, #5
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d900      	bls.n	8003d4e <HAL_TIM_ConfigClockSource+0x7a>
 8003d4c:	e07e      	b.n	8003e4c <HAL_TIM_ConfigClockSource+0x178>
 8003d4e:	2b70      	cmp	r3, #112	@ 0x70
 8003d50:	d018      	beq.n	8003d84 <HAL_TIM_ConfigClockSource+0xb0>
 8003d52:	d900      	bls.n	8003d56 <HAL_TIM_ConfigClockSource+0x82>
 8003d54:	e07a      	b.n	8003e4c <HAL_TIM_ConfigClockSource+0x178>
 8003d56:	2b60      	cmp	r3, #96	@ 0x60
 8003d58:	d04f      	beq.n	8003dfa <HAL_TIM_ConfigClockSource+0x126>
 8003d5a:	d900      	bls.n	8003d5e <HAL_TIM_ConfigClockSource+0x8a>
 8003d5c:	e076      	b.n	8003e4c <HAL_TIM_ConfigClockSource+0x178>
 8003d5e:	2b50      	cmp	r3, #80	@ 0x50
 8003d60:	d03b      	beq.n	8003dda <HAL_TIM_ConfigClockSource+0x106>
 8003d62:	d900      	bls.n	8003d66 <HAL_TIM_ConfigClockSource+0x92>
 8003d64:	e072      	b.n	8003e4c <HAL_TIM_ConfigClockSource+0x178>
 8003d66:	2b40      	cmp	r3, #64	@ 0x40
 8003d68:	d057      	beq.n	8003e1a <HAL_TIM_ConfigClockSource+0x146>
 8003d6a:	d900      	bls.n	8003d6e <HAL_TIM_ConfigClockSource+0x9a>
 8003d6c:	e06e      	b.n	8003e4c <HAL_TIM_ConfigClockSource+0x178>
 8003d6e:	2b30      	cmp	r3, #48	@ 0x30
 8003d70:	d063      	beq.n	8003e3a <HAL_TIM_ConfigClockSource+0x166>
 8003d72:	d86b      	bhi.n	8003e4c <HAL_TIM_ConfigClockSource+0x178>
 8003d74:	2b20      	cmp	r3, #32
 8003d76:	d060      	beq.n	8003e3a <HAL_TIM_ConfigClockSource+0x166>
 8003d78:	d868      	bhi.n	8003e4c <HAL_TIM_ConfigClockSource+0x178>
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d05d      	beq.n	8003e3a <HAL_TIM_ConfigClockSource+0x166>
 8003d7e:	2b10      	cmp	r3, #16
 8003d80:	d05b      	beq.n	8003e3a <HAL_TIM_ConfigClockSource+0x166>
 8003d82:	e063      	b.n	8003e4c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d94:	f000 fd56 	bl	8004844 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	2277      	movs	r2, #119	@ 0x77
 8003da4:	4313      	orrs	r3, r2
 8003da6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68ba      	ldr	r2, [r7, #8]
 8003dae:	609a      	str	r2, [r3, #8]
      break;
 8003db0:	e052      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003dc2:	f000 fd3f 	bl	8004844 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2180      	movs	r1, #128	@ 0x80
 8003dd2:	01c9      	lsls	r1, r1, #7
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	609a      	str	r2, [r3, #8]
      break;
 8003dd8:	e03e      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003de6:	001a      	movs	r2, r3
 8003de8:	f000 fbe8 	bl	80045bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2150      	movs	r1, #80	@ 0x50
 8003df2:	0018      	movs	r0, r3
 8003df4:	f000 fd0a 	bl	800480c <TIM_ITRx_SetConfig>
      break;
 8003df8:	e02e      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e06:	001a      	movs	r2, r3
 8003e08:	f000 fc48 	bl	800469c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2160      	movs	r1, #96	@ 0x60
 8003e12:	0018      	movs	r0, r3
 8003e14:	f000 fcfa 	bl	800480c <TIM_ITRx_SetConfig>
      break;
 8003e18:	e01e      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e26:	001a      	movs	r2, r3
 8003e28:	f000 fbc8 	bl	80045bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2140      	movs	r1, #64	@ 0x40
 8003e32:	0018      	movs	r0, r3
 8003e34:	f000 fcea 	bl	800480c <TIM_ITRx_SetConfig>
      break;
 8003e38:	e00e      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	0019      	movs	r1, r3
 8003e44:	0010      	movs	r0, r2
 8003e46:	f000 fce1 	bl	800480c <TIM_ITRx_SetConfig>
      break;
 8003e4a:	e005      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003e4c:	230f      	movs	r3, #15
 8003e4e:	18fb      	adds	r3, r7, r3
 8003e50:	2201      	movs	r2, #1
 8003e52:	701a      	strb	r2, [r3, #0]
      break;
 8003e54:	e000      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003e56:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	223d      	movs	r2, #61	@ 0x3d
 8003e5c:	2101      	movs	r1, #1
 8003e5e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	223c      	movs	r2, #60	@ 0x3c
 8003e64:	2100      	movs	r1, #0
 8003e66:	5499      	strb	r1, [r3, r2]

  return status;
 8003e68:	230f      	movs	r3, #15
 8003e6a:	18fb      	adds	r3, r7, r3
 8003e6c:	781b      	ldrb	r3, [r3, #0]
}
 8003e6e:	0018      	movs	r0, r3
 8003e70:	46bd      	mov	sp, r7
 8003e72:	b004      	add	sp, #16
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	46c0      	nop			@ (mov r8, r8)
 8003e78:	ffceff88 	.word	0xffceff88
 8003e7c:	ffff00ff 	.word	0xffff00ff

08003e80 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003e88:	46c0      	nop			@ (mov r8, r8)
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	b002      	add	sp, #8
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e98:	46c0      	nop			@ (mov r8, r8)
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	b002      	add	sp, #8
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ea8:	46c0      	nop			@ (mov r8, r8)
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	b002      	add	sp, #8
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003eb8:	46c0      	nop			@ (mov r8, r8)
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	b002      	add	sp, #8
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ec8:	46c0      	nop			@ (mov r8, r8)
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	b002      	add	sp, #8
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4a37      	ldr	r2, [pc, #220]	@ (8003fc0 <TIM_Base_SetConfig+0xf0>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d008      	beq.n	8003efa <TIM_Base_SetConfig+0x2a>
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	2380      	movs	r3, #128	@ 0x80
 8003eec:	05db      	lsls	r3, r3, #23
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d003      	beq.n	8003efa <TIM_Base_SetConfig+0x2a>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a33      	ldr	r2, [pc, #204]	@ (8003fc4 <TIM_Base_SetConfig+0xf4>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d108      	bne.n	8003f0c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2270      	movs	r2, #112	@ 0x70
 8003efe:	4393      	bics	r3, r2
 8003f00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	68fa      	ldr	r2, [r7, #12]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a2c      	ldr	r2, [pc, #176]	@ (8003fc0 <TIM_Base_SetConfig+0xf0>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d014      	beq.n	8003f3e <TIM_Base_SetConfig+0x6e>
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	2380      	movs	r3, #128	@ 0x80
 8003f18:	05db      	lsls	r3, r3, #23
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d00f      	beq.n	8003f3e <TIM_Base_SetConfig+0x6e>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a28      	ldr	r2, [pc, #160]	@ (8003fc4 <TIM_Base_SetConfig+0xf4>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d00b      	beq.n	8003f3e <TIM_Base_SetConfig+0x6e>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a27      	ldr	r2, [pc, #156]	@ (8003fc8 <TIM_Base_SetConfig+0xf8>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d007      	beq.n	8003f3e <TIM_Base_SetConfig+0x6e>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a26      	ldr	r2, [pc, #152]	@ (8003fcc <TIM_Base_SetConfig+0xfc>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d003      	beq.n	8003f3e <TIM_Base_SetConfig+0x6e>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a25      	ldr	r2, [pc, #148]	@ (8003fd0 <TIM_Base_SetConfig+0x100>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d108      	bne.n	8003f50 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	4a24      	ldr	r2, [pc, #144]	@ (8003fd4 <TIM_Base_SetConfig+0x104>)
 8003f42:	4013      	ands	r3, r2
 8003f44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2280      	movs	r2, #128	@ 0x80
 8003f54:	4393      	bics	r3, r2
 8003f56:	001a      	movs	r2, r3
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	695b      	ldr	r3, [r3, #20]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	689a      	ldr	r2, [r3, #8]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a11      	ldr	r2, [pc, #68]	@ (8003fc0 <TIM_Base_SetConfig+0xf0>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d007      	beq.n	8003f8e <TIM_Base_SetConfig+0xbe>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a12      	ldr	r2, [pc, #72]	@ (8003fcc <TIM_Base_SetConfig+0xfc>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d003      	beq.n	8003f8e <TIM_Base_SetConfig+0xbe>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a11      	ldr	r2, [pc, #68]	@ (8003fd0 <TIM_Base_SetConfig+0x100>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d103      	bne.n	8003f96 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	691a      	ldr	r2, [r3, #16]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d106      	bne.n	8003fb6 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	2201      	movs	r2, #1
 8003fae:	4393      	bics	r3, r2
 8003fb0:	001a      	movs	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	611a      	str	r2, [r3, #16]
  }
}
 8003fb6:	46c0      	nop			@ (mov r8, r8)
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	b004      	add	sp, #16
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	46c0      	nop			@ (mov r8, r8)
 8003fc0:	40012c00 	.word	0x40012c00
 8003fc4:	40000400 	.word	0x40000400
 8003fc8:	40002000 	.word	0x40002000
 8003fcc:	40014400 	.word	0x40014400
 8003fd0:	40014800 	.word	0x40014800
 8003fd4:	fffffcff 	.word	0xfffffcff

08003fd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a1b      	ldr	r3, [r3, #32]
 8003fec:	2201      	movs	r2, #1
 8003fee:	4393      	bics	r3, r2
 8003ff0:	001a      	movs	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	4a2e      	ldr	r2, [pc, #184]	@ (80040c0 <TIM_OC1_SetConfig+0xe8>)
 8004006:	4013      	ands	r3, r2
 8004008:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2203      	movs	r2, #3
 800400e:	4393      	bics	r3, r2
 8004010:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	4313      	orrs	r3, r2
 800401a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	2202      	movs	r2, #2
 8004020:	4393      	bics	r3, r2
 8004022:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	4313      	orrs	r3, r2
 800402c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a24      	ldr	r2, [pc, #144]	@ (80040c4 <TIM_OC1_SetConfig+0xec>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d007      	beq.n	8004046 <TIM_OC1_SetConfig+0x6e>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a23      	ldr	r2, [pc, #140]	@ (80040c8 <TIM_OC1_SetConfig+0xf0>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d003      	beq.n	8004046 <TIM_OC1_SetConfig+0x6e>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a22      	ldr	r2, [pc, #136]	@ (80040cc <TIM_OC1_SetConfig+0xf4>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d10c      	bne.n	8004060 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	2208      	movs	r2, #8
 800404a:	4393      	bics	r3, r2
 800404c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	4313      	orrs	r3, r2
 8004056:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	2204      	movs	r2, #4
 800405c:	4393      	bics	r3, r2
 800405e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	4a18      	ldr	r2, [pc, #96]	@ (80040c4 <TIM_OC1_SetConfig+0xec>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d007      	beq.n	8004078 <TIM_OC1_SetConfig+0xa0>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	4a17      	ldr	r2, [pc, #92]	@ (80040c8 <TIM_OC1_SetConfig+0xf0>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d003      	beq.n	8004078 <TIM_OC1_SetConfig+0xa0>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4a16      	ldr	r2, [pc, #88]	@ (80040cc <TIM_OC1_SetConfig+0xf4>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d111      	bne.n	800409c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	4a15      	ldr	r2, [pc, #84]	@ (80040d0 <TIM_OC1_SetConfig+0xf8>)
 800407c:	4013      	ands	r3, r2
 800407e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	4a14      	ldr	r2, [pc, #80]	@ (80040d4 <TIM_OC1_SetConfig+0xfc>)
 8004084:	4013      	ands	r3, r2
 8004086:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	695b      	ldr	r3, [r3, #20]
 800408c:	693a      	ldr	r2, [r7, #16]
 800408e:	4313      	orrs	r3, r2
 8004090:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	4313      	orrs	r3, r2
 800409a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	621a      	str	r2, [r3, #32]
}
 80040b6:	46c0      	nop			@ (mov r8, r8)
 80040b8:	46bd      	mov	sp, r7
 80040ba:	b006      	add	sp, #24
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	46c0      	nop			@ (mov r8, r8)
 80040c0:	fffeff8f 	.word	0xfffeff8f
 80040c4:	40012c00 	.word	0x40012c00
 80040c8:	40014400 	.word	0x40014400
 80040cc:	40014800 	.word	0x40014800
 80040d0:	fffffeff 	.word	0xfffffeff
 80040d4:	fffffdff 	.word	0xfffffdff

080040d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a1b      	ldr	r3, [r3, #32]
 80040ec:	2210      	movs	r2, #16
 80040ee:	4393      	bics	r3, r2
 80040f0:	001a      	movs	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	4a2c      	ldr	r2, [pc, #176]	@ (80041b8 <TIM_OC2_SetConfig+0xe0>)
 8004106:	4013      	ands	r3, r2
 8004108:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	4a2b      	ldr	r2, [pc, #172]	@ (80041bc <TIM_OC2_SetConfig+0xe4>)
 800410e:	4013      	ands	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	021b      	lsls	r3, r3, #8
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	4313      	orrs	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	2220      	movs	r2, #32
 8004122:	4393      	bics	r3, r2
 8004124:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	697a      	ldr	r2, [r7, #20]
 800412e:	4313      	orrs	r3, r2
 8004130:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a22      	ldr	r2, [pc, #136]	@ (80041c0 <TIM_OC2_SetConfig+0xe8>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d10d      	bne.n	8004156 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	2280      	movs	r2, #128	@ 0x80
 800413e:	4393      	bics	r3, r2
 8004140:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	011b      	lsls	r3, r3, #4
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	4313      	orrs	r3, r2
 800414c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	2240      	movs	r2, #64	@ 0x40
 8004152:	4393      	bics	r3, r2
 8004154:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a19      	ldr	r2, [pc, #100]	@ (80041c0 <TIM_OC2_SetConfig+0xe8>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d007      	beq.n	800416e <TIM_OC2_SetConfig+0x96>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a18      	ldr	r2, [pc, #96]	@ (80041c4 <TIM_OC2_SetConfig+0xec>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d003      	beq.n	800416e <TIM_OC2_SetConfig+0x96>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a17      	ldr	r2, [pc, #92]	@ (80041c8 <TIM_OC2_SetConfig+0xf0>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d113      	bne.n	8004196 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	4a16      	ldr	r2, [pc, #88]	@ (80041cc <TIM_OC2_SetConfig+0xf4>)
 8004172:	4013      	ands	r3, r2
 8004174:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	4a15      	ldr	r2, [pc, #84]	@ (80041d0 <TIM_OC2_SetConfig+0xf8>)
 800417a:	4013      	ands	r3, r2
 800417c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	4313      	orrs	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	699b      	ldr	r3, [r3, #24]
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	693a      	ldr	r2, [r7, #16]
 8004192:	4313      	orrs	r3, r2
 8004194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	693a      	ldr	r2, [r7, #16]
 800419a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	697a      	ldr	r2, [r7, #20]
 80041ae:	621a      	str	r2, [r3, #32]
}
 80041b0:	46c0      	nop			@ (mov r8, r8)
 80041b2:	46bd      	mov	sp, r7
 80041b4:	b006      	add	sp, #24
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	feff8fff 	.word	0xfeff8fff
 80041bc:	fffffcff 	.word	0xfffffcff
 80041c0:	40012c00 	.word	0x40012c00
 80041c4:	40014400 	.word	0x40014400
 80041c8:	40014800 	.word	0x40014800
 80041cc:	fffffbff 	.word	0xfffffbff
 80041d0:	fffff7ff 	.word	0xfffff7ff

080041d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a1b      	ldr	r3, [r3, #32]
 80041e8:	4a31      	ldr	r2, [pc, #196]	@ (80042b0 <TIM_OC3_SetConfig+0xdc>)
 80041ea:	401a      	ands	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	69db      	ldr	r3, [r3, #28]
 80041fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	4a2d      	ldr	r2, [pc, #180]	@ (80042b4 <TIM_OC3_SetConfig+0xe0>)
 8004200:	4013      	ands	r3, r2
 8004202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2203      	movs	r2, #3
 8004208:	4393      	bics	r3, r2
 800420a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	4313      	orrs	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	4a27      	ldr	r2, [pc, #156]	@ (80042b8 <TIM_OC3_SetConfig+0xe4>)
 800421a:	4013      	ands	r3, r2
 800421c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	021b      	lsls	r3, r3, #8
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	4313      	orrs	r3, r2
 8004228:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a23      	ldr	r2, [pc, #140]	@ (80042bc <TIM_OC3_SetConfig+0xe8>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d10d      	bne.n	800424e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	4a22      	ldr	r2, [pc, #136]	@ (80042c0 <TIM_OC3_SetConfig+0xec>)
 8004236:	4013      	ands	r3, r2
 8004238:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	021b      	lsls	r3, r3, #8
 8004240:	697a      	ldr	r2, [r7, #20]
 8004242:	4313      	orrs	r3, r2
 8004244:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	4a1e      	ldr	r2, [pc, #120]	@ (80042c4 <TIM_OC3_SetConfig+0xf0>)
 800424a:	4013      	ands	r3, r2
 800424c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a1a      	ldr	r2, [pc, #104]	@ (80042bc <TIM_OC3_SetConfig+0xe8>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d007      	beq.n	8004266 <TIM_OC3_SetConfig+0x92>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a1b      	ldr	r2, [pc, #108]	@ (80042c8 <TIM_OC3_SetConfig+0xf4>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d003      	beq.n	8004266 <TIM_OC3_SetConfig+0x92>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a1a      	ldr	r2, [pc, #104]	@ (80042cc <TIM_OC3_SetConfig+0xf8>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d113      	bne.n	800428e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	4a19      	ldr	r2, [pc, #100]	@ (80042d0 <TIM_OC3_SetConfig+0xfc>)
 800426a:	4013      	ands	r3, r2
 800426c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	4a18      	ldr	r2, [pc, #96]	@ (80042d4 <TIM_OC3_SetConfig+0x100>)
 8004272:	4013      	ands	r3, r2
 8004274:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	011b      	lsls	r3, r3, #4
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	4313      	orrs	r3, r2
 8004280:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	011b      	lsls	r3, r3, #4
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	4313      	orrs	r3, r2
 800428c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	685a      	ldr	r2, [r3, #4]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	697a      	ldr	r2, [r7, #20]
 80042a6:	621a      	str	r2, [r3, #32]
}
 80042a8:	46c0      	nop			@ (mov r8, r8)
 80042aa:	46bd      	mov	sp, r7
 80042ac:	b006      	add	sp, #24
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	fffffeff 	.word	0xfffffeff
 80042b4:	fffeff8f 	.word	0xfffeff8f
 80042b8:	fffffdff 	.word	0xfffffdff
 80042bc:	40012c00 	.word	0x40012c00
 80042c0:	fffff7ff 	.word	0xfffff7ff
 80042c4:	fffffbff 	.word	0xfffffbff
 80042c8:	40014400 	.word	0x40014400
 80042cc:	40014800 	.word	0x40014800
 80042d0:	ffffefff 	.word	0xffffefff
 80042d4:	ffffdfff 	.word	0xffffdfff

080042d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a1b      	ldr	r3, [r3, #32]
 80042e6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a1b      	ldr	r3, [r3, #32]
 80042ec:	4a24      	ldr	r2, [pc, #144]	@ (8004380 <TIM_OC4_SetConfig+0xa8>)
 80042ee:	401a      	ands	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	69db      	ldr	r3, [r3, #28]
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	4a20      	ldr	r2, [pc, #128]	@ (8004384 <TIM_OC4_SetConfig+0xac>)
 8004304:	4013      	ands	r3, r2
 8004306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	4a1f      	ldr	r2, [pc, #124]	@ (8004388 <TIM_OC4_SetConfig+0xb0>)
 800430c:	4013      	ands	r3, r2
 800430e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	021b      	lsls	r3, r3, #8
 8004316:	68fa      	ldr	r2, [r7, #12]
 8004318:	4313      	orrs	r3, r2
 800431a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	4a1b      	ldr	r2, [pc, #108]	@ (800438c <TIM_OC4_SetConfig+0xb4>)
 8004320:	4013      	ands	r3, r2
 8004322:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	031b      	lsls	r3, r3, #12
 800432a:	693a      	ldr	r2, [r7, #16]
 800432c:	4313      	orrs	r3, r2
 800432e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a17      	ldr	r2, [pc, #92]	@ (8004390 <TIM_OC4_SetConfig+0xb8>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d007      	beq.n	8004348 <TIM_OC4_SetConfig+0x70>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4a16      	ldr	r2, [pc, #88]	@ (8004394 <TIM_OC4_SetConfig+0xbc>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d003      	beq.n	8004348 <TIM_OC4_SetConfig+0x70>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4a15      	ldr	r2, [pc, #84]	@ (8004398 <TIM_OC4_SetConfig+0xc0>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d109      	bne.n	800435c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	4a14      	ldr	r2, [pc, #80]	@ (800439c <TIM_OC4_SetConfig+0xc4>)
 800434c:	4013      	ands	r3, r2
 800434e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	695b      	ldr	r3, [r3, #20]
 8004354:	019b      	lsls	r3, r3, #6
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	4313      	orrs	r3, r2
 800435a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	621a      	str	r2, [r3, #32]
}
 8004376:	46c0      	nop			@ (mov r8, r8)
 8004378:	46bd      	mov	sp, r7
 800437a:	b006      	add	sp, #24
 800437c:	bd80      	pop	{r7, pc}
 800437e:	46c0      	nop			@ (mov r8, r8)
 8004380:	ffffefff 	.word	0xffffefff
 8004384:	feff8fff 	.word	0xfeff8fff
 8004388:	fffffcff 	.word	0xfffffcff
 800438c:	ffffdfff 	.word	0xffffdfff
 8004390:	40012c00 	.word	0x40012c00
 8004394:	40014400 	.word	0x40014400
 8004398:	40014800 	.word	0x40014800
 800439c:	ffffbfff 	.word	0xffffbfff

080043a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a1b      	ldr	r3, [r3, #32]
 80043b4:	4a21      	ldr	r2, [pc, #132]	@ (800443c <TIM_OC5_SetConfig+0x9c>)
 80043b6:	401a      	ands	r2, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004440 <TIM_OC5_SetConfig+0xa0>)
 80043cc:	4013      	ands	r3, r2
 80043ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68fa      	ldr	r2, [r7, #12]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	4a19      	ldr	r2, [pc, #100]	@ (8004444 <TIM_OC5_SetConfig+0xa4>)
 80043de:	4013      	ands	r3, r2
 80043e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	041b      	lsls	r3, r3, #16
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a15      	ldr	r2, [pc, #84]	@ (8004448 <TIM_OC5_SetConfig+0xa8>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d007      	beq.n	8004406 <TIM_OC5_SetConfig+0x66>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a14      	ldr	r2, [pc, #80]	@ (800444c <TIM_OC5_SetConfig+0xac>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d003      	beq.n	8004406 <TIM_OC5_SetConfig+0x66>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a13      	ldr	r2, [pc, #76]	@ (8004450 <TIM_OC5_SetConfig+0xb0>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d109      	bne.n	800441a <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	4a0c      	ldr	r2, [pc, #48]	@ (800443c <TIM_OC5_SetConfig+0x9c>)
 800440a:	4013      	ands	r3, r2
 800440c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	021b      	lsls	r3, r3, #8
 8004414:	697a      	ldr	r2, [r7, #20]
 8004416:	4313      	orrs	r3, r2
 8004418:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68fa      	ldr	r2, [r7, #12]
 8004424:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	685a      	ldr	r2, [r3, #4]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	621a      	str	r2, [r3, #32]
}
 8004434:	46c0      	nop			@ (mov r8, r8)
 8004436:	46bd      	mov	sp, r7
 8004438:	b006      	add	sp, #24
 800443a:	bd80      	pop	{r7, pc}
 800443c:	fffeffff 	.word	0xfffeffff
 8004440:	fffeff8f 	.word	0xfffeff8f
 8004444:	fffdffff 	.word	0xfffdffff
 8004448:	40012c00 	.word	0x40012c00
 800444c:	40014400 	.word	0x40014400
 8004450:	40014800 	.word	0x40014800

08004454 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b086      	sub	sp, #24
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a1b      	ldr	r3, [r3, #32]
 8004462:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a1b      	ldr	r3, [r3, #32]
 8004468:	4a22      	ldr	r2, [pc, #136]	@ (80044f4 <TIM_OC6_SetConfig+0xa0>)
 800446a:	401a      	ands	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800447a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	4a1e      	ldr	r2, [pc, #120]	@ (80044f8 <TIM_OC6_SetConfig+0xa4>)
 8004480:	4013      	ands	r3, r2
 8004482:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	021b      	lsls	r3, r3, #8
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	4313      	orrs	r3, r2
 800448e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	4a1a      	ldr	r2, [pc, #104]	@ (80044fc <TIM_OC6_SetConfig+0xa8>)
 8004494:	4013      	ands	r3, r2
 8004496:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	051b      	lsls	r3, r3, #20
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a16      	ldr	r2, [pc, #88]	@ (8004500 <TIM_OC6_SetConfig+0xac>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d007      	beq.n	80044bc <TIM_OC6_SetConfig+0x68>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a15      	ldr	r2, [pc, #84]	@ (8004504 <TIM_OC6_SetConfig+0xb0>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d003      	beq.n	80044bc <TIM_OC6_SetConfig+0x68>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	4a14      	ldr	r2, [pc, #80]	@ (8004508 <TIM_OC6_SetConfig+0xb4>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d109      	bne.n	80044d0 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	4a13      	ldr	r2, [pc, #76]	@ (800450c <TIM_OC6_SetConfig+0xb8>)
 80044c0:	4013      	ands	r3, r2
 80044c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	695b      	ldr	r3, [r3, #20]
 80044c8:	029b      	lsls	r3, r3, #10
 80044ca:	697a      	ldr	r2, [r7, #20]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	697a      	ldr	r2, [r7, #20]
 80044d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	68fa      	ldr	r2, [r7, #12]
 80044da:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	621a      	str	r2, [r3, #32]
}
 80044ea:	46c0      	nop			@ (mov r8, r8)
 80044ec:	46bd      	mov	sp, r7
 80044ee:	b006      	add	sp, #24
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	46c0      	nop			@ (mov r8, r8)
 80044f4:	ffefffff 	.word	0xffefffff
 80044f8:	feff8fff 	.word	0xfeff8fff
 80044fc:	ffdfffff 	.word	0xffdfffff
 8004500:	40012c00 	.word	0x40012c00
 8004504:	40014400 	.word	0x40014400
 8004508:	40014800 	.word	0x40014800
 800450c:	fffbffff 	.word	0xfffbffff

08004510 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b086      	sub	sp, #24
 8004514:	af00      	add	r7, sp, #0
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	607a      	str	r2, [r7, #4]
 800451c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6a1b      	ldr	r3, [r3, #32]
 8004528:	2201      	movs	r2, #1
 800452a:	4393      	bics	r3, r2
 800452c:	001a      	movs	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	4a1e      	ldr	r2, [pc, #120]	@ (80045b4 <TIM_TI1_SetConfig+0xa4>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d008      	beq.n	8004552 <TIM_TI1_SetConfig+0x42>
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	2380      	movs	r3, #128	@ 0x80
 8004544:	05db      	lsls	r3, r3, #23
 8004546:	429a      	cmp	r2, r3
 8004548:	d003      	beq.n	8004552 <TIM_TI1_SetConfig+0x42>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	4a1a      	ldr	r2, [pc, #104]	@ (80045b8 <TIM_TI1_SetConfig+0xa8>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d101      	bne.n	8004556 <TIM_TI1_SetConfig+0x46>
 8004552:	2301      	movs	r3, #1
 8004554:	e000      	b.n	8004558 <TIM_TI1_SetConfig+0x48>
 8004556:	2300      	movs	r3, #0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d008      	beq.n	800456e <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	2203      	movs	r2, #3
 8004560:	4393      	bics	r3, r2
 8004562:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004564:	697a      	ldr	r2, [r7, #20]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4313      	orrs	r3, r2
 800456a:	617b      	str	r3, [r7, #20]
 800456c:	e003      	b.n	8004576 <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	2201      	movs	r2, #1
 8004572:	4313      	orrs	r3, r2
 8004574:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	22f0      	movs	r2, #240	@ 0xf0
 800457a:	4393      	bics	r3, r2
 800457c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	22ff      	movs	r2, #255	@ 0xff
 8004584:	4013      	ands	r3, r2
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	4313      	orrs	r3, r2
 800458a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	220a      	movs	r2, #10
 8004590:	4393      	bics	r3, r2
 8004592:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	220a      	movs	r2, #10
 8004598:	4013      	ands	r3, r2
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	4313      	orrs	r3, r2
 800459e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	621a      	str	r2, [r3, #32]
}
 80045ac:	46c0      	nop			@ (mov r8, r8)
 80045ae:	46bd      	mov	sp, r7
 80045b0:	b006      	add	sp, #24
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	40012c00 	.word	0x40012c00
 80045b8:	40000400 	.word	0x40000400

080045bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b086      	sub	sp, #24
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6a1b      	ldr	r3, [r3, #32]
 80045cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6a1b      	ldr	r3, [r3, #32]
 80045d2:	2201      	movs	r2, #1
 80045d4:	4393      	bics	r3, r2
 80045d6:	001a      	movs	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	22f0      	movs	r2, #240	@ 0xf0
 80045e6:	4393      	bics	r3, r2
 80045e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	011b      	lsls	r3, r3, #4
 80045ee:	693a      	ldr	r2, [r7, #16]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	220a      	movs	r2, #10
 80045f8:	4393      	bics	r3, r2
 80045fa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045fc:	697a      	ldr	r2, [r7, #20]
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	4313      	orrs	r3, r2
 8004602:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	693a      	ldr	r2, [r7, #16]
 8004608:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	621a      	str	r2, [r3, #32]
}
 8004610:	46c0      	nop			@ (mov r8, r8)
 8004612:	46bd      	mov	sp, r7
 8004614:	b006      	add	sp, #24
 8004616:	bd80      	pop	{r7, pc}

08004618 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]
 8004624:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6a1b      	ldr	r3, [r3, #32]
 800462a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6a1b      	ldr	r3, [r3, #32]
 8004630:	2210      	movs	r2, #16
 8004632:	4393      	bics	r3, r2
 8004634:	001a      	movs	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	4a14      	ldr	r2, [pc, #80]	@ (8004694 <TIM_TI2_SetConfig+0x7c>)
 8004644:	4013      	ands	r3, r2
 8004646:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	021b      	lsls	r3, r3, #8
 800464c:	693a      	ldr	r2, [r7, #16]
 800464e:	4313      	orrs	r3, r2
 8004650:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	4a10      	ldr	r2, [pc, #64]	@ (8004698 <TIM_TI2_SetConfig+0x80>)
 8004656:	4013      	ands	r3, r2
 8004658:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	031b      	lsls	r3, r3, #12
 800465e:	041b      	lsls	r3, r3, #16
 8004660:	0c1b      	lsrs	r3, r3, #16
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	4313      	orrs	r3, r2
 8004666:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	22a0      	movs	r2, #160	@ 0xa0
 800466c:	4393      	bics	r3, r2
 800466e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	011b      	lsls	r3, r3, #4
 8004674:	22a0      	movs	r2, #160	@ 0xa0
 8004676:	4013      	ands	r3, r2
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	4313      	orrs	r3, r2
 800467c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	697a      	ldr	r2, [r7, #20]
 8004688:	621a      	str	r2, [r3, #32]
}
 800468a:	46c0      	nop			@ (mov r8, r8)
 800468c:	46bd      	mov	sp, r7
 800468e:	b006      	add	sp, #24
 8004690:	bd80      	pop	{r7, pc}
 8004692:	46c0      	nop			@ (mov r8, r8)
 8004694:	fffffcff 	.word	0xfffffcff
 8004698:	ffff0fff 	.word	0xffff0fff

0800469c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6a1b      	ldr	r3, [r3, #32]
 80046b2:	2210      	movs	r2, #16
 80046b4:	4393      	bics	r3, r2
 80046b6:	001a      	movs	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	4a0d      	ldr	r2, [pc, #52]	@ (80046fc <TIM_TI2_ConfigInputStage+0x60>)
 80046c6:	4013      	ands	r3, r2
 80046c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	031b      	lsls	r3, r3, #12
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	22a0      	movs	r2, #160	@ 0xa0
 80046d8:	4393      	bics	r3, r2
 80046da:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	011b      	lsls	r3, r3, #4
 80046e0:	697a      	ldr	r2, [r7, #20]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	693a      	ldr	r2, [r7, #16]
 80046ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	697a      	ldr	r2, [r7, #20]
 80046f0:	621a      	str	r2, [r3, #32]
}
 80046f2:	46c0      	nop			@ (mov r8, r8)
 80046f4:	46bd      	mov	sp, r7
 80046f6:	b006      	add	sp, #24
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	46c0      	nop			@ (mov r8, r8)
 80046fc:	ffff0fff 	.word	0xffff0fff

08004700 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b086      	sub	sp, #24
 8004704:	af00      	add	r7, sp, #0
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	607a      	str	r2, [r7, #4]
 800470c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6a1b      	ldr	r3, [r3, #32]
 8004712:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6a1b      	ldr	r3, [r3, #32]
 8004718:	4a17      	ldr	r2, [pc, #92]	@ (8004778 <TIM_TI3_SetConfig+0x78>)
 800471a:	401a      	ands	r2, r3
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	69db      	ldr	r3, [r3, #28]
 8004724:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	2203      	movs	r2, #3
 800472a:	4393      	bics	r3, r2
 800472c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4313      	orrs	r3, r2
 8004734:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	22f0      	movs	r2, #240	@ 0xf0
 800473a:	4393      	bics	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	011b      	lsls	r3, r3, #4
 8004742:	22ff      	movs	r2, #255	@ 0xff
 8004744:	4013      	ands	r3, r2
 8004746:	693a      	ldr	r2, [r7, #16]
 8004748:	4313      	orrs	r3, r2
 800474a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	4a0b      	ldr	r2, [pc, #44]	@ (800477c <TIM_TI3_SetConfig+0x7c>)
 8004750:	4013      	ands	r3, r2
 8004752:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	021a      	lsls	r2, r3, #8
 8004758:	23a0      	movs	r3, #160	@ 0xa0
 800475a:	011b      	lsls	r3, r3, #4
 800475c:	4013      	ands	r3, r2
 800475e:	697a      	ldr	r2, [r7, #20]
 8004760:	4313      	orrs	r3, r2
 8004762:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	693a      	ldr	r2, [r7, #16]
 8004768:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	697a      	ldr	r2, [r7, #20]
 800476e:	621a      	str	r2, [r3, #32]
}
 8004770:	46c0      	nop			@ (mov r8, r8)
 8004772:	46bd      	mov	sp, r7
 8004774:	b006      	add	sp, #24
 8004776:	bd80      	pop	{r7, pc}
 8004778:	fffffeff 	.word	0xfffffeff
 800477c:	fffff5ff 	.word	0xfffff5ff

08004780 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b086      	sub	sp, #24
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
 800478c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	4a18      	ldr	r2, [pc, #96]	@ (80047fc <TIM_TI4_SetConfig+0x7c>)
 800479a:	401a      	ands	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	4a15      	ldr	r2, [pc, #84]	@ (8004800 <TIM_TI4_SetConfig+0x80>)
 80047aa:	4013      	ands	r3, r2
 80047ac:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	021b      	lsls	r3, r3, #8
 80047b2:	693a      	ldr	r2, [r7, #16]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	4a12      	ldr	r2, [pc, #72]	@ (8004804 <TIM_TI4_SetConfig+0x84>)
 80047bc:	4013      	ands	r3, r2
 80047be:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	031b      	lsls	r3, r3, #12
 80047c4:	041b      	lsls	r3, r3, #16
 80047c6:	0c1b      	lsrs	r3, r3, #16
 80047c8:	693a      	ldr	r2, [r7, #16]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	4a0d      	ldr	r2, [pc, #52]	@ (8004808 <TIM_TI4_SetConfig+0x88>)
 80047d2:	4013      	ands	r3, r2
 80047d4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	031a      	lsls	r2, r3, #12
 80047da:	23a0      	movs	r3, #160	@ 0xa0
 80047dc:	021b      	lsls	r3, r3, #8
 80047de:	4013      	ands	r3, r2
 80047e0:	697a      	ldr	r2, [r7, #20]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	693a      	ldr	r2, [r7, #16]
 80047ea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	621a      	str	r2, [r3, #32]
}
 80047f2:	46c0      	nop			@ (mov r8, r8)
 80047f4:	46bd      	mov	sp, r7
 80047f6:	b006      	add	sp, #24
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	46c0      	nop			@ (mov r8, r8)
 80047fc:	ffffefff 	.word	0xffffefff
 8004800:	fffffcff 	.word	0xfffffcff
 8004804:	ffff0fff 	.word	0xffff0fff
 8004808:	ffff5fff 	.word	0xffff5fff

0800480c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	4a08      	ldr	r2, [pc, #32]	@ (8004840 <TIM_ITRx_SetConfig+0x34>)
 8004820:	4013      	ands	r3, r2
 8004822:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004824:	683a      	ldr	r2, [r7, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	4313      	orrs	r3, r2
 800482a:	2207      	movs	r2, #7
 800482c:	4313      	orrs	r3, r2
 800482e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	68fa      	ldr	r2, [r7, #12]
 8004834:	609a      	str	r2, [r3, #8]
}
 8004836:	46c0      	nop			@ (mov r8, r8)
 8004838:	46bd      	mov	sp, r7
 800483a:	b004      	add	sp, #16
 800483c:	bd80      	pop	{r7, pc}
 800483e:	46c0      	nop			@ (mov r8, r8)
 8004840:	ffcfff8f 	.word	0xffcfff8f

08004844 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
 8004850:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	4a09      	ldr	r2, [pc, #36]	@ (8004880 <TIM_ETR_SetConfig+0x3c>)
 800485c:	4013      	ands	r3, r2
 800485e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	021a      	lsls	r2, r3, #8
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	431a      	orrs	r2, r3
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	4313      	orrs	r3, r2
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	4313      	orrs	r3, r2
 8004870:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	697a      	ldr	r2, [r7, #20]
 8004876:	609a      	str	r2, [r3, #8]
}
 8004878:	46c0      	nop			@ (mov r8, r8)
 800487a:	46bd      	mov	sp, r7
 800487c:	b006      	add	sp, #24
 800487e:	bd80      	pop	{r7, pc}
 8004880:	ffff00ff 	.word	0xffff00ff

08004884 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	223c      	movs	r2, #60	@ 0x3c
 8004892:	5c9b      	ldrb	r3, [r3, r2]
 8004894:	2b01      	cmp	r3, #1
 8004896:	d101      	bne.n	800489c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004898:	2302      	movs	r3, #2
 800489a:	e050      	b.n	800493e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	223c      	movs	r2, #60	@ 0x3c
 80048a0:	2101      	movs	r1, #1
 80048a2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	223d      	movs	r2, #61	@ 0x3d
 80048a8:	2102      	movs	r1, #2
 80048aa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a21      	ldr	r2, [pc, #132]	@ (8004948 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d108      	bne.n	80048d8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	4a20      	ldr	r2, [pc, #128]	@ (800494c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80048ca:	4013      	ands	r3, r2
 80048cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2270      	movs	r2, #112	@ 0x70
 80048dc:	4393      	bics	r3, r2
 80048de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a14      	ldr	r2, [pc, #80]	@ (8004948 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d00a      	beq.n	8004912 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	2380      	movs	r3, #128	@ 0x80
 8004902:	05db      	lsls	r3, r3, #23
 8004904:	429a      	cmp	r2, r3
 8004906:	d004      	beq.n	8004912 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a10      	ldr	r2, [pc, #64]	@ (8004950 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d10c      	bne.n	800492c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	2280      	movs	r2, #128	@ 0x80
 8004916:	4393      	bics	r3, r2
 8004918:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	68ba      	ldr	r2, [r7, #8]
 8004920:	4313      	orrs	r3, r2
 8004922:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68ba      	ldr	r2, [r7, #8]
 800492a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	223d      	movs	r2, #61	@ 0x3d
 8004930:	2101      	movs	r1, #1
 8004932:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	223c      	movs	r2, #60	@ 0x3c
 8004938:	2100      	movs	r1, #0
 800493a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	0018      	movs	r0, r3
 8004940:	46bd      	mov	sp, r7
 8004942:	b004      	add	sp, #16
 8004944:	bd80      	pop	{r7, pc}
 8004946:	46c0      	nop			@ (mov r8, r8)
 8004948:	40012c00 	.word	0x40012c00
 800494c:	ff0fffff 	.word	0xff0fffff
 8004950:	40000400 	.word	0x40000400

08004954 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b084      	sub	sp, #16
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800495e:	2300      	movs	r3, #0
 8004960:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	223c      	movs	r2, #60	@ 0x3c
 8004966:	5c9b      	ldrb	r3, [r3, r2]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d101      	bne.n	8004970 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800496c:	2302      	movs	r3, #2
 800496e:	e06f      	b.n	8004a50 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	223c      	movs	r2, #60	@ 0x3c
 8004974:	2101      	movs	r1, #1
 8004976:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	22ff      	movs	r2, #255	@ 0xff
 800497c:	4393      	bics	r3, r2
 800497e:	001a      	movs	r2, r3
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	4313      	orrs	r3, r2
 8004986:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	4a33      	ldr	r2, [pc, #204]	@ (8004a58 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800498c:	401a      	ands	r2, r3
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	4313      	orrs	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	4a30      	ldr	r2, [pc, #192]	@ (8004a5c <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800499a:	401a      	ands	r2, r3
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	4a2e      	ldr	r2, [pc, #184]	@ (8004a60 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80049a8:	401a      	ands	r2, r3
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	4a2b      	ldr	r2, [pc, #172]	@ (8004a64 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80049b6:	401a      	ands	r2, r3
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	691b      	ldr	r3, [r3, #16]
 80049bc:	4313      	orrs	r3, r2
 80049be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	4a29      	ldr	r2, [pc, #164]	@ (8004a68 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80049c4:	401a      	ands	r2, r3
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	4a26      	ldr	r2, [pc, #152]	@ (8004a6c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80049d2:	401a      	ands	r2, r3
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049d8:	4313      	orrs	r3, r2
 80049da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	4a24      	ldr	r2, [pc, #144]	@ (8004a70 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80049e0:	401a      	ands	r2, r3
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	041b      	lsls	r3, r3, #16
 80049e8:	4313      	orrs	r3, r2
 80049ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4a21      	ldr	r2, [pc, #132]	@ (8004a74 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80049f0:	401a      	ands	r2, r3
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a1e      	ldr	r2, [pc, #120]	@ (8004a78 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d11c      	bne.n	8004a3e <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	4a1d      	ldr	r2, [pc, #116]	@ (8004a7c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004a08:	401a      	ands	r2, r3
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a0e:	051b      	lsls	r3, r3, #20
 8004a10:	4313      	orrs	r3, r2
 8004a12:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	4a1a      	ldr	r2, [pc, #104]	@ (8004a80 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8004a18:	401a      	ands	r2, r3
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	4a17      	ldr	r2, [pc, #92]	@ (8004a84 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8004a26:	401a      	ands	r2, r3
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	4a15      	ldr	r2, [pc, #84]	@ (8004a88 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004a34:	401a      	ands	r2, r3
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68fa      	ldr	r2, [r7, #12]
 8004a44:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	223c      	movs	r2, #60	@ 0x3c
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a4e:	2300      	movs	r3, #0
}
 8004a50:	0018      	movs	r0, r3
 8004a52:	46bd      	mov	sp, r7
 8004a54:	b004      	add	sp, #16
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	fffffcff 	.word	0xfffffcff
 8004a5c:	fffffbff 	.word	0xfffffbff
 8004a60:	fffff7ff 	.word	0xfffff7ff
 8004a64:	ffffefff 	.word	0xffffefff
 8004a68:	ffffdfff 	.word	0xffffdfff
 8004a6c:	ffffbfff 	.word	0xffffbfff
 8004a70:	fff0ffff 	.word	0xfff0ffff
 8004a74:	efffffff 	.word	0xefffffff
 8004a78:	40012c00 	.word	0x40012c00
 8004a7c:	ff0fffff 	.word	0xff0fffff
 8004a80:	feffffff 	.word	0xfeffffff
 8004a84:	fdffffff 	.word	0xfdffffff
 8004a88:	dfffffff 	.word	0xdfffffff

08004a8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a94:	46c0      	nop			@ (mov r8, r8)
 8004a96:	46bd      	mov	sp, r7
 8004a98:	b002      	add	sp, #8
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b082      	sub	sp, #8
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004aa4:	46c0      	nop			@ (mov r8, r8)
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	b002      	add	sp, #8
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004ab4:	46c0      	nop			@ (mov r8, r8)
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	b002      	add	sp, #8
 8004aba:	bd80      	pop	{r7, pc}

08004abc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b082      	sub	sp, #8
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e046      	b.n	8004b5c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2288      	movs	r2, #136	@ 0x88
 8004ad2:	589b      	ldr	r3, [r3, r2]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d107      	bne.n	8004ae8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2284      	movs	r2, #132	@ 0x84
 8004adc:	2100      	movs	r1, #0
 8004ade:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	f7fc fbe0 	bl	80012a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2288      	movs	r2, #136	@ 0x88
 8004aec:	2124      	movs	r1, #36	@ 0x24
 8004aee:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2101      	movs	r1, #1
 8004afc:	438a      	bics	r2, r1
 8004afe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d003      	beq.n	8004b10 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	0018      	movs	r0, r3
 8004b0c:	f000 faa4 	bl	8005058 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	0018      	movs	r0, r3
 8004b14:	f000 f828 	bl	8004b68 <UART_SetConfig>
 8004b18:	0003      	movs	r3, r0
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d101      	bne.n	8004b22 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e01c      	b.n	8004b5c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	490d      	ldr	r1, [pc, #52]	@ (8004b64 <HAL_UART_Init+0xa8>)
 8004b2e:	400a      	ands	r2, r1
 8004b30:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	212a      	movs	r1, #42	@ 0x2a
 8004b3e:	438a      	bics	r2, r1
 8004b40:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2101      	movs	r1, #1
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	0018      	movs	r0, r3
 8004b56:	f000 fb33 	bl	80051c0 <UART_CheckIdleState>
 8004b5a:	0003      	movs	r3, r0
}
 8004b5c:	0018      	movs	r0, r3
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	b002      	add	sp, #8
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	ffffb7ff 	.word	0xffffb7ff

08004b68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b68:	b5b0      	push	{r4, r5, r7, lr}
 8004b6a:	b090      	sub	sp, #64	@ 0x40
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b70:	231a      	movs	r3, #26
 8004b72:	2220      	movs	r2, #32
 8004b74:	189b      	adds	r3, r3, r2
 8004b76:	19db      	adds	r3, r3, r7
 8004b78:	2200      	movs	r2, #0
 8004b7a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7e:	689a      	ldr	r2, [r3, #8]
 8004b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	431a      	orrs	r2, r3
 8004b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b8e:	69db      	ldr	r3, [r3, #28]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4ac4      	ldr	r2, [pc, #784]	@ (8004eac <UART_SetConfig+0x344>)
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	0019      	movs	r1, r3
 8004ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ba6:	430b      	orrs	r3, r1
 8004ba8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	4abf      	ldr	r2, [pc, #764]	@ (8004eb0 <UART_SetConfig+0x348>)
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	0018      	movs	r0, r3
 8004bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb8:	68d9      	ldr	r1, [r3, #12]
 8004bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	0003      	movs	r3, r0
 8004bc0:	430b      	orrs	r3, r1
 8004bc2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4ab9      	ldr	r2, [pc, #740]	@ (8004eb4 <UART_SetConfig+0x34c>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d004      	beq.n	8004bde <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd6:	6a1b      	ldr	r3, [r3, #32]
 8004bd8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	4ab4      	ldr	r2, [pc, #720]	@ (8004eb8 <UART_SetConfig+0x350>)
 8004be6:	4013      	ands	r3, r2
 8004be8:	0019      	movs	r1, r3
 8004bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bf0:	430b      	orrs	r3, r1
 8004bf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bfa:	220f      	movs	r2, #15
 8004bfc:	4393      	bics	r3, r2
 8004bfe:	0018      	movs	r0, r3
 8004c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c02:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	0003      	movs	r3, r0
 8004c0a:	430b      	orrs	r3, r1
 8004c0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4aaa      	ldr	r2, [pc, #680]	@ (8004ebc <UART_SetConfig+0x354>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d131      	bne.n	8004c7c <UART_SetConfig+0x114>
 8004c18:	4ba9      	ldr	r3, [pc, #676]	@ (8004ec0 <UART_SetConfig+0x358>)
 8004c1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c1c:	2203      	movs	r2, #3
 8004c1e:	4013      	ands	r3, r2
 8004c20:	2b03      	cmp	r3, #3
 8004c22:	d01d      	beq.n	8004c60 <UART_SetConfig+0xf8>
 8004c24:	d823      	bhi.n	8004c6e <UART_SetConfig+0x106>
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d00c      	beq.n	8004c44 <UART_SetConfig+0xdc>
 8004c2a:	d820      	bhi.n	8004c6e <UART_SetConfig+0x106>
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d002      	beq.n	8004c36 <UART_SetConfig+0xce>
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d00e      	beq.n	8004c52 <UART_SetConfig+0xea>
 8004c34:	e01b      	b.n	8004c6e <UART_SetConfig+0x106>
 8004c36:	231b      	movs	r3, #27
 8004c38:	2220      	movs	r2, #32
 8004c3a:	189b      	adds	r3, r3, r2
 8004c3c:	19db      	adds	r3, r3, r7
 8004c3e:	2200      	movs	r2, #0
 8004c40:	701a      	strb	r2, [r3, #0]
 8004c42:	e071      	b.n	8004d28 <UART_SetConfig+0x1c0>
 8004c44:	231b      	movs	r3, #27
 8004c46:	2220      	movs	r2, #32
 8004c48:	189b      	adds	r3, r3, r2
 8004c4a:	19db      	adds	r3, r3, r7
 8004c4c:	2202      	movs	r2, #2
 8004c4e:	701a      	strb	r2, [r3, #0]
 8004c50:	e06a      	b.n	8004d28 <UART_SetConfig+0x1c0>
 8004c52:	231b      	movs	r3, #27
 8004c54:	2220      	movs	r2, #32
 8004c56:	189b      	adds	r3, r3, r2
 8004c58:	19db      	adds	r3, r3, r7
 8004c5a:	2204      	movs	r2, #4
 8004c5c:	701a      	strb	r2, [r3, #0]
 8004c5e:	e063      	b.n	8004d28 <UART_SetConfig+0x1c0>
 8004c60:	231b      	movs	r3, #27
 8004c62:	2220      	movs	r2, #32
 8004c64:	189b      	adds	r3, r3, r2
 8004c66:	19db      	adds	r3, r3, r7
 8004c68:	2208      	movs	r2, #8
 8004c6a:	701a      	strb	r2, [r3, #0]
 8004c6c:	e05c      	b.n	8004d28 <UART_SetConfig+0x1c0>
 8004c6e:	231b      	movs	r3, #27
 8004c70:	2220      	movs	r2, #32
 8004c72:	189b      	adds	r3, r3, r2
 8004c74:	19db      	adds	r3, r3, r7
 8004c76:	2210      	movs	r2, #16
 8004c78:	701a      	strb	r2, [r3, #0]
 8004c7a:	e055      	b.n	8004d28 <UART_SetConfig+0x1c0>
 8004c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a90      	ldr	r2, [pc, #576]	@ (8004ec4 <UART_SetConfig+0x35c>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d106      	bne.n	8004c94 <UART_SetConfig+0x12c>
 8004c86:	231b      	movs	r3, #27
 8004c88:	2220      	movs	r2, #32
 8004c8a:	189b      	adds	r3, r3, r2
 8004c8c:	19db      	adds	r3, r3, r7
 8004c8e:	2200      	movs	r2, #0
 8004c90:	701a      	strb	r2, [r3, #0]
 8004c92:	e049      	b.n	8004d28 <UART_SetConfig+0x1c0>
 8004c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a86      	ldr	r2, [pc, #536]	@ (8004eb4 <UART_SetConfig+0x34c>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d13e      	bne.n	8004d1c <UART_SetConfig+0x1b4>
 8004c9e:	4b88      	ldr	r3, [pc, #544]	@ (8004ec0 <UART_SetConfig+0x358>)
 8004ca0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ca2:	23c0      	movs	r3, #192	@ 0xc0
 8004ca4:	011b      	lsls	r3, r3, #4
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	22c0      	movs	r2, #192	@ 0xc0
 8004caa:	0112      	lsls	r2, r2, #4
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d027      	beq.n	8004d00 <UART_SetConfig+0x198>
 8004cb0:	22c0      	movs	r2, #192	@ 0xc0
 8004cb2:	0112      	lsls	r2, r2, #4
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d82a      	bhi.n	8004d0e <UART_SetConfig+0x1a6>
 8004cb8:	2280      	movs	r2, #128	@ 0x80
 8004cba:	0112      	lsls	r2, r2, #4
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d011      	beq.n	8004ce4 <UART_SetConfig+0x17c>
 8004cc0:	2280      	movs	r2, #128	@ 0x80
 8004cc2:	0112      	lsls	r2, r2, #4
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d822      	bhi.n	8004d0e <UART_SetConfig+0x1a6>
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d004      	beq.n	8004cd6 <UART_SetConfig+0x16e>
 8004ccc:	2280      	movs	r2, #128	@ 0x80
 8004cce:	00d2      	lsls	r2, r2, #3
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d00e      	beq.n	8004cf2 <UART_SetConfig+0x18a>
 8004cd4:	e01b      	b.n	8004d0e <UART_SetConfig+0x1a6>
 8004cd6:	231b      	movs	r3, #27
 8004cd8:	2220      	movs	r2, #32
 8004cda:	189b      	adds	r3, r3, r2
 8004cdc:	19db      	adds	r3, r3, r7
 8004cde:	2200      	movs	r2, #0
 8004ce0:	701a      	strb	r2, [r3, #0]
 8004ce2:	e021      	b.n	8004d28 <UART_SetConfig+0x1c0>
 8004ce4:	231b      	movs	r3, #27
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	189b      	adds	r3, r3, r2
 8004cea:	19db      	adds	r3, r3, r7
 8004cec:	2202      	movs	r2, #2
 8004cee:	701a      	strb	r2, [r3, #0]
 8004cf0:	e01a      	b.n	8004d28 <UART_SetConfig+0x1c0>
 8004cf2:	231b      	movs	r3, #27
 8004cf4:	2220      	movs	r2, #32
 8004cf6:	189b      	adds	r3, r3, r2
 8004cf8:	19db      	adds	r3, r3, r7
 8004cfa:	2204      	movs	r2, #4
 8004cfc:	701a      	strb	r2, [r3, #0]
 8004cfe:	e013      	b.n	8004d28 <UART_SetConfig+0x1c0>
 8004d00:	231b      	movs	r3, #27
 8004d02:	2220      	movs	r2, #32
 8004d04:	189b      	adds	r3, r3, r2
 8004d06:	19db      	adds	r3, r3, r7
 8004d08:	2208      	movs	r2, #8
 8004d0a:	701a      	strb	r2, [r3, #0]
 8004d0c:	e00c      	b.n	8004d28 <UART_SetConfig+0x1c0>
 8004d0e:	231b      	movs	r3, #27
 8004d10:	2220      	movs	r2, #32
 8004d12:	189b      	adds	r3, r3, r2
 8004d14:	19db      	adds	r3, r3, r7
 8004d16:	2210      	movs	r2, #16
 8004d18:	701a      	strb	r2, [r3, #0]
 8004d1a:	e005      	b.n	8004d28 <UART_SetConfig+0x1c0>
 8004d1c:	231b      	movs	r3, #27
 8004d1e:	2220      	movs	r2, #32
 8004d20:	189b      	adds	r3, r3, r2
 8004d22:	19db      	adds	r3, r3, r7
 8004d24:	2210      	movs	r2, #16
 8004d26:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a61      	ldr	r2, [pc, #388]	@ (8004eb4 <UART_SetConfig+0x34c>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d000      	beq.n	8004d34 <UART_SetConfig+0x1cc>
 8004d32:	e092      	b.n	8004e5a <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004d34:	231b      	movs	r3, #27
 8004d36:	2220      	movs	r2, #32
 8004d38:	189b      	adds	r3, r3, r2
 8004d3a:	19db      	adds	r3, r3, r7
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	2b08      	cmp	r3, #8
 8004d40:	d015      	beq.n	8004d6e <UART_SetConfig+0x206>
 8004d42:	dc18      	bgt.n	8004d76 <UART_SetConfig+0x20e>
 8004d44:	2b04      	cmp	r3, #4
 8004d46:	d00d      	beq.n	8004d64 <UART_SetConfig+0x1fc>
 8004d48:	dc15      	bgt.n	8004d76 <UART_SetConfig+0x20e>
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d002      	beq.n	8004d54 <UART_SetConfig+0x1ec>
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d005      	beq.n	8004d5e <UART_SetConfig+0x1f6>
 8004d52:	e010      	b.n	8004d76 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d54:	f7fe f9aa 	bl	80030ac <HAL_RCC_GetPCLK1Freq>
 8004d58:	0003      	movs	r3, r0
 8004d5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004d5c:	e014      	b.n	8004d88 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d5e:	4b5a      	ldr	r3, [pc, #360]	@ (8004ec8 <UART_SetConfig+0x360>)
 8004d60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004d62:	e011      	b.n	8004d88 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d64:	f7fe f916 	bl	8002f94 <HAL_RCC_GetSysClockFreq>
 8004d68:	0003      	movs	r3, r0
 8004d6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004d6c:	e00c      	b.n	8004d88 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d6e:	2380      	movs	r3, #128	@ 0x80
 8004d70:	021b      	lsls	r3, r3, #8
 8004d72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004d74:	e008      	b.n	8004d88 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8004d76:	2300      	movs	r3, #0
 8004d78:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004d7a:	231a      	movs	r3, #26
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	189b      	adds	r3, r3, r2
 8004d80:	19db      	adds	r3, r3, r7
 8004d82:	2201      	movs	r2, #1
 8004d84:	701a      	strb	r2, [r3, #0]
        break;
 8004d86:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d100      	bne.n	8004d90 <UART_SetConfig+0x228>
 8004d8e:	e147      	b.n	8005020 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d94:	4b4d      	ldr	r3, [pc, #308]	@ (8004ecc <UART_SetConfig+0x364>)
 8004d96:	0052      	lsls	r2, r2, #1
 8004d98:	5ad3      	ldrh	r3, [r2, r3]
 8004d9a:	0019      	movs	r1, r3
 8004d9c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004d9e:	f7fb f9b1 	bl	8000104 <__udivsi3>
 8004da2:	0003      	movs	r3, r0
 8004da4:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da8:	685a      	ldr	r2, [r3, #4]
 8004daa:	0013      	movs	r3, r2
 8004dac:	005b      	lsls	r3, r3, #1
 8004dae:	189b      	adds	r3, r3, r2
 8004db0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d305      	bcc.n	8004dc2 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004dbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d906      	bls.n	8004dd0 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8004dc2:	231a      	movs	r3, #26
 8004dc4:	2220      	movs	r2, #32
 8004dc6:	189b      	adds	r3, r3, r2
 8004dc8:	19db      	adds	r3, r3, r7
 8004dca:	2201      	movs	r2, #1
 8004dcc:	701a      	strb	r2, [r3, #0]
 8004dce:	e127      	b.n	8005020 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004dd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dd2:	61bb      	str	r3, [r7, #24]
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	61fb      	str	r3, [r7, #28]
 8004dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ddc:	4b3b      	ldr	r3, [pc, #236]	@ (8004ecc <UART_SetConfig+0x364>)
 8004dde:	0052      	lsls	r2, r2, #1
 8004de0:	5ad3      	ldrh	r3, [r2, r3]
 8004de2:	613b      	str	r3, [r7, #16]
 8004de4:	2300      	movs	r3, #0
 8004de6:	617b      	str	r3, [r7, #20]
 8004de8:	693a      	ldr	r2, [r7, #16]
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	69b8      	ldr	r0, [r7, #24]
 8004dee:	69f9      	ldr	r1, [r7, #28]
 8004df0:	f7fb fa14 	bl	800021c <__aeabi_uldivmod>
 8004df4:	0002      	movs	r2, r0
 8004df6:	000b      	movs	r3, r1
 8004df8:	0e11      	lsrs	r1, r2, #24
 8004dfa:	021d      	lsls	r5, r3, #8
 8004dfc:	430d      	orrs	r5, r1
 8004dfe:	0214      	lsls	r4, r2, #8
 8004e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	085b      	lsrs	r3, r3, #1
 8004e06:	60bb      	str	r3, [r7, #8]
 8004e08:	2300      	movs	r3, #0
 8004e0a:	60fb      	str	r3, [r7, #12]
 8004e0c:	68b8      	ldr	r0, [r7, #8]
 8004e0e:	68f9      	ldr	r1, [r7, #12]
 8004e10:	1900      	adds	r0, r0, r4
 8004e12:	4169      	adcs	r1, r5
 8004e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	603b      	str	r3, [r7, #0]
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	607b      	str	r3, [r7, #4]
 8004e1e:	683a      	ldr	r2, [r7, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	f7fb f9fb 	bl	800021c <__aeabi_uldivmod>
 8004e26:	0002      	movs	r2, r0
 8004e28:	000b      	movs	r3, r1
 8004e2a:	0013      	movs	r3, r2
 8004e2c:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004e2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e30:	23c0      	movs	r3, #192	@ 0xc0
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d309      	bcc.n	8004e4c <UART_SetConfig+0x2e4>
 8004e38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e3a:	2380      	movs	r3, #128	@ 0x80
 8004e3c:	035b      	lsls	r3, r3, #13
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d204      	bcs.n	8004e4c <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8004e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e48:	60da      	str	r2, [r3, #12]
 8004e4a:	e0e9      	b.n	8005020 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8004e4c:	231a      	movs	r3, #26
 8004e4e:	2220      	movs	r2, #32
 8004e50:	189b      	adds	r3, r3, r2
 8004e52:	19db      	adds	r3, r3, r7
 8004e54:	2201      	movs	r2, #1
 8004e56:	701a      	strb	r2, [r3, #0]
 8004e58:	e0e2      	b.n	8005020 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e5c:	69da      	ldr	r2, [r3, #28]
 8004e5e:	2380      	movs	r3, #128	@ 0x80
 8004e60:	021b      	lsls	r3, r3, #8
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d000      	beq.n	8004e68 <UART_SetConfig+0x300>
 8004e66:	e083      	b.n	8004f70 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8004e68:	231b      	movs	r3, #27
 8004e6a:	2220      	movs	r2, #32
 8004e6c:	189b      	adds	r3, r3, r2
 8004e6e:	19db      	adds	r3, r3, r7
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	2b08      	cmp	r3, #8
 8004e74:	d015      	beq.n	8004ea2 <UART_SetConfig+0x33a>
 8004e76:	dc2b      	bgt.n	8004ed0 <UART_SetConfig+0x368>
 8004e78:	2b04      	cmp	r3, #4
 8004e7a:	d00d      	beq.n	8004e98 <UART_SetConfig+0x330>
 8004e7c:	dc28      	bgt.n	8004ed0 <UART_SetConfig+0x368>
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d002      	beq.n	8004e88 <UART_SetConfig+0x320>
 8004e82:	2b02      	cmp	r3, #2
 8004e84:	d005      	beq.n	8004e92 <UART_SetConfig+0x32a>
 8004e86:	e023      	b.n	8004ed0 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e88:	f7fe f910 	bl	80030ac <HAL_RCC_GetPCLK1Freq>
 8004e8c:	0003      	movs	r3, r0
 8004e8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e90:	e027      	b.n	8004ee2 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e92:	4b0d      	ldr	r3, [pc, #52]	@ (8004ec8 <UART_SetConfig+0x360>)
 8004e94:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e96:	e024      	b.n	8004ee2 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e98:	f7fe f87c 	bl	8002f94 <HAL_RCC_GetSysClockFreq>
 8004e9c:	0003      	movs	r3, r0
 8004e9e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004ea0:	e01f      	b.n	8004ee2 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ea2:	2380      	movs	r3, #128	@ 0x80
 8004ea4:	021b      	lsls	r3, r3, #8
 8004ea6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004ea8:	e01b      	b.n	8004ee2 <UART_SetConfig+0x37a>
 8004eaa:	46c0      	nop			@ (mov r8, r8)
 8004eac:	cfff69f3 	.word	0xcfff69f3
 8004eb0:	ffffcfff 	.word	0xffffcfff
 8004eb4:	40008000 	.word	0x40008000
 8004eb8:	11fff4ff 	.word	0x11fff4ff
 8004ebc:	40013800 	.word	0x40013800
 8004ec0:	40021000 	.word	0x40021000
 8004ec4:	40004400 	.word	0x40004400
 8004ec8:	00f42400 	.word	0x00f42400
 8004ecc:	08005638 	.word	0x08005638
      default:
        pclk = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004ed4:	231a      	movs	r3, #26
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	189b      	adds	r3, r3, r2
 8004eda:	19db      	adds	r3, r3, r7
 8004edc:	2201      	movs	r2, #1
 8004ede:	701a      	strb	r2, [r3, #0]
        break;
 8004ee0:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d100      	bne.n	8004eea <UART_SetConfig+0x382>
 8004ee8:	e09a      	b.n	8005020 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004eee:	4b58      	ldr	r3, [pc, #352]	@ (8005050 <UART_SetConfig+0x4e8>)
 8004ef0:	0052      	lsls	r2, r2, #1
 8004ef2:	5ad3      	ldrh	r3, [r2, r3]
 8004ef4:	0019      	movs	r1, r3
 8004ef6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004ef8:	f7fb f904 	bl	8000104 <__udivsi3>
 8004efc:	0003      	movs	r3, r0
 8004efe:	005a      	lsls	r2, r3, #1
 8004f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	085b      	lsrs	r3, r3, #1
 8004f06:	18d2      	adds	r2, r2, r3
 8004f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	0019      	movs	r1, r3
 8004f0e:	0010      	movs	r0, r2
 8004f10:	f7fb f8f8 	bl	8000104 <__udivsi3>
 8004f14:	0003      	movs	r3, r0
 8004f16:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1a:	2b0f      	cmp	r3, #15
 8004f1c:	d921      	bls.n	8004f62 <UART_SetConfig+0x3fa>
 8004f1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f20:	2380      	movs	r3, #128	@ 0x80
 8004f22:	025b      	lsls	r3, r3, #9
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d21c      	bcs.n	8004f62 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2a:	b29a      	uxth	r2, r3
 8004f2c:	200e      	movs	r0, #14
 8004f2e:	2420      	movs	r4, #32
 8004f30:	1903      	adds	r3, r0, r4
 8004f32:	19db      	adds	r3, r3, r7
 8004f34:	210f      	movs	r1, #15
 8004f36:	438a      	bics	r2, r1
 8004f38:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3c:	085b      	lsrs	r3, r3, #1
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	2207      	movs	r2, #7
 8004f42:	4013      	ands	r3, r2
 8004f44:	b299      	uxth	r1, r3
 8004f46:	1903      	adds	r3, r0, r4
 8004f48:	19db      	adds	r3, r3, r7
 8004f4a:	1902      	adds	r2, r0, r4
 8004f4c:	19d2      	adds	r2, r2, r7
 8004f4e:	8812      	ldrh	r2, [r2, #0]
 8004f50:	430a      	orrs	r2, r1
 8004f52:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	1902      	adds	r2, r0, r4
 8004f5a:	19d2      	adds	r2, r2, r7
 8004f5c:	8812      	ldrh	r2, [r2, #0]
 8004f5e:	60da      	str	r2, [r3, #12]
 8004f60:	e05e      	b.n	8005020 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004f62:	231a      	movs	r3, #26
 8004f64:	2220      	movs	r2, #32
 8004f66:	189b      	adds	r3, r3, r2
 8004f68:	19db      	adds	r3, r3, r7
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	701a      	strb	r2, [r3, #0]
 8004f6e:	e057      	b.n	8005020 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f70:	231b      	movs	r3, #27
 8004f72:	2220      	movs	r2, #32
 8004f74:	189b      	adds	r3, r3, r2
 8004f76:	19db      	adds	r3, r3, r7
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	2b08      	cmp	r3, #8
 8004f7c:	d015      	beq.n	8004faa <UART_SetConfig+0x442>
 8004f7e:	dc18      	bgt.n	8004fb2 <UART_SetConfig+0x44a>
 8004f80:	2b04      	cmp	r3, #4
 8004f82:	d00d      	beq.n	8004fa0 <UART_SetConfig+0x438>
 8004f84:	dc15      	bgt.n	8004fb2 <UART_SetConfig+0x44a>
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d002      	beq.n	8004f90 <UART_SetConfig+0x428>
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d005      	beq.n	8004f9a <UART_SetConfig+0x432>
 8004f8e:	e010      	b.n	8004fb2 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f90:	f7fe f88c 	bl	80030ac <HAL_RCC_GetPCLK1Freq>
 8004f94:	0003      	movs	r3, r0
 8004f96:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f98:	e014      	b.n	8004fc4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f9a:	4b2e      	ldr	r3, [pc, #184]	@ (8005054 <UART_SetConfig+0x4ec>)
 8004f9c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f9e:	e011      	b.n	8004fc4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fa0:	f7fd fff8 	bl	8002f94 <HAL_RCC_GetSysClockFreq>
 8004fa4:	0003      	movs	r3, r0
 8004fa6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004fa8:	e00c      	b.n	8004fc4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004faa:	2380      	movs	r3, #128	@ 0x80
 8004fac:	021b      	lsls	r3, r3, #8
 8004fae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004fb0:	e008      	b.n	8004fc4 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004fb6:	231a      	movs	r3, #26
 8004fb8:	2220      	movs	r2, #32
 8004fba:	189b      	adds	r3, r3, r2
 8004fbc:	19db      	adds	r3, r3, r7
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	701a      	strb	r2, [r3, #0]
        break;
 8004fc2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004fc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d02a      	beq.n	8005020 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fcc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fce:	4b20      	ldr	r3, [pc, #128]	@ (8005050 <UART_SetConfig+0x4e8>)
 8004fd0:	0052      	lsls	r2, r2, #1
 8004fd2:	5ad3      	ldrh	r3, [r2, r3]
 8004fd4:	0019      	movs	r1, r3
 8004fd6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004fd8:	f7fb f894 	bl	8000104 <__udivsi3>
 8004fdc:	0003      	movs	r3, r0
 8004fde:	001a      	movs	r2, r3
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	085b      	lsrs	r3, r3, #1
 8004fe6:	18d2      	adds	r2, r2, r3
 8004fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	0019      	movs	r1, r3
 8004fee:	0010      	movs	r0, r2
 8004ff0:	f7fb f888 	bl	8000104 <__udivsi3>
 8004ff4:	0003      	movs	r3, r0
 8004ff6:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ffa:	2b0f      	cmp	r3, #15
 8004ffc:	d90a      	bls.n	8005014 <UART_SetConfig+0x4ac>
 8004ffe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005000:	2380      	movs	r3, #128	@ 0x80
 8005002:	025b      	lsls	r3, r3, #9
 8005004:	429a      	cmp	r2, r3
 8005006:	d205      	bcs.n	8005014 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800500a:	b29a      	uxth	r2, r3
 800500c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	60da      	str	r2, [r3, #12]
 8005012:	e005      	b.n	8005020 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8005014:	231a      	movs	r3, #26
 8005016:	2220      	movs	r2, #32
 8005018:	189b      	adds	r3, r3, r2
 800501a:	19db      	adds	r3, r3, r7
 800501c:	2201      	movs	r2, #1
 800501e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005022:	226a      	movs	r2, #106	@ 0x6a
 8005024:	2101      	movs	r1, #1
 8005026:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800502a:	2268      	movs	r2, #104	@ 0x68
 800502c:	2101      	movs	r1, #1
 800502e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005032:	2200      	movs	r2, #0
 8005034:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005038:	2200      	movs	r2, #0
 800503a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800503c:	231a      	movs	r3, #26
 800503e:	2220      	movs	r2, #32
 8005040:	189b      	adds	r3, r3, r2
 8005042:	19db      	adds	r3, r3, r7
 8005044:	781b      	ldrb	r3, [r3, #0]
}
 8005046:	0018      	movs	r0, r3
 8005048:	46bd      	mov	sp, r7
 800504a:	b010      	add	sp, #64	@ 0x40
 800504c:	bdb0      	pop	{r4, r5, r7, pc}
 800504e:	46c0      	nop			@ (mov r8, r8)
 8005050:	08005638 	.word	0x08005638
 8005054:	00f42400 	.word	0x00f42400

08005058 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b082      	sub	sp, #8
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005064:	2208      	movs	r2, #8
 8005066:	4013      	ands	r3, r2
 8005068:	d00b      	beq.n	8005082 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	4a4a      	ldr	r2, [pc, #296]	@ (800519c <UART_AdvFeatureConfig+0x144>)
 8005072:	4013      	ands	r3, r2
 8005074:	0019      	movs	r1, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	430a      	orrs	r2, r1
 8005080:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005086:	2201      	movs	r2, #1
 8005088:	4013      	ands	r3, r2
 800508a:	d00b      	beq.n	80050a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	4a43      	ldr	r2, [pc, #268]	@ (80051a0 <UART_AdvFeatureConfig+0x148>)
 8005094:	4013      	ands	r3, r2
 8005096:	0019      	movs	r1, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	430a      	orrs	r2, r1
 80050a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050a8:	2202      	movs	r2, #2
 80050aa:	4013      	ands	r3, r2
 80050ac:	d00b      	beq.n	80050c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	4a3b      	ldr	r2, [pc, #236]	@ (80051a4 <UART_AdvFeatureConfig+0x14c>)
 80050b6:	4013      	ands	r3, r2
 80050b8:	0019      	movs	r1, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ca:	2204      	movs	r2, #4
 80050cc:	4013      	ands	r3, r2
 80050ce:	d00b      	beq.n	80050e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	4a34      	ldr	r2, [pc, #208]	@ (80051a8 <UART_AdvFeatureConfig+0x150>)
 80050d8:	4013      	ands	r3, r2
 80050da:	0019      	movs	r1, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	430a      	orrs	r2, r1
 80050e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ec:	2210      	movs	r2, #16
 80050ee:	4013      	ands	r3, r2
 80050f0:	d00b      	beq.n	800510a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	4a2c      	ldr	r2, [pc, #176]	@ (80051ac <UART_AdvFeatureConfig+0x154>)
 80050fa:	4013      	ands	r3, r2
 80050fc:	0019      	movs	r1, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	430a      	orrs	r2, r1
 8005108:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800510e:	2220      	movs	r2, #32
 8005110:	4013      	ands	r3, r2
 8005112:	d00b      	beq.n	800512c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	4a25      	ldr	r2, [pc, #148]	@ (80051b0 <UART_AdvFeatureConfig+0x158>)
 800511c:	4013      	ands	r3, r2
 800511e:	0019      	movs	r1, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	430a      	orrs	r2, r1
 800512a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005130:	2240      	movs	r2, #64	@ 0x40
 8005132:	4013      	ands	r3, r2
 8005134:	d01d      	beq.n	8005172 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	4a1d      	ldr	r2, [pc, #116]	@ (80051b4 <UART_AdvFeatureConfig+0x15c>)
 800513e:	4013      	ands	r3, r2
 8005140:	0019      	movs	r1, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	430a      	orrs	r2, r1
 800514c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005152:	2380      	movs	r3, #128	@ 0x80
 8005154:	035b      	lsls	r3, r3, #13
 8005156:	429a      	cmp	r2, r3
 8005158:	d10b      	bne.n	8005172 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	4a15      	ldr	r2, [pc, #84]	@ (80051b8 <UART_AdvFeatureConfig+0x160>)
 8005162:	4013      	ands	r3, r2
 8005164:	0019      	movs	r1, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	430a      	orrs	r2, r1
 8005170:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005176:	2280      	movs	r2, #128	@ 0x80
 8005178:	4013      	ands	r3, r2
 800517a:	d00b      	beq.n	8005194 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	4a0e      	ldr	r2, [pc, #56]	@ (80051bc <UART_AdvFeatureConfig+0x164>)
 8005184:	4013      	ands	r3, r2
 8005186:	0019      	movs	r1, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	430a      	orrs	r2, r1
 8005192:	605a      	str	r2, [r3, #4]
  }
}
 8005194:	46c0      	nop			@ (mov r8, r8)
 8005196:	46bd      	mov	sp, r7
 8005198:	b002      	add	sp, #8
 800519a:	bd80      	pop	{r7, pc}
 800519c:	ffff7fff 	.word	0xffff7fff
 80051a0:	fffdffff 	.word	0xfffdffff
 80051a4:	fffeffff 	.word	0xfffeffff
 80051a8:	fffbffff 	.word	0xfffbffff
 80051ac:	ffffefff 	.word	0xffffefff
 80051b0:	ffffdfff 	.word	0xffffdfff
 80051b4:	ffefffff 	.word	0xffefffff
 80051b8:	ff9fffff 	.word	0xff9fffff
 80051bc:	fff7ffff 	.word	0xfff7ffff

080051c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b092      	sub	sp, #72	@ 0x48
 80051c4:	af02      	add	r7, sp, #8
 80051c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2290      	movs	r2, #144	@ 0x90
 80051cc:	2100      	movs	r1, #0
 80051ce:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80051d0:	f7fc f9c0 	bl	8001554 <HAL_GetTick>
 80051d4:	0003      	movs	r3, r0
 80051d6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2208      	movs	r2, #8
 80051e0:	4013      	ands	r3, r2
 80051e2:	2b08      	cmp	r3, #8
 80051e4:	d12d      	bne.n	8005242 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051e8:	2280      	movs	r2, #128	@ 0x80
 80051ea:	0391      	lsls	r1, r2, #14
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	4a47      	ldr	r2, [pc, #284]	@ (800530c <UART_CheckIdleState+0x14c>)
 80051f0:	9200      	str	r2, [sp, #0]
 80051f2:	2200      	movs	r2, #0
 80051f4:	f000 f88e 	bl	8005314 <UART_WaitOnFlagUntilTimeout>
 80051f8:	1e03      	subs	r3, r0, #0
 80051fa:	d022      	beq.n	8005242 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051fc:	f3ef 8310 	mrs	r3, PRIMASK
 8005200:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005204:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005206:	2301      	movs	r3, #1
 8005208:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800520a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520c:	f383 8810 	msr	PRIMASK, r3
}
 8005210:	46c0      	nop			@ (mov r8, r8)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2180      	movs	r1, #128	@ 0x80
 800521e:	438a      	bics	r2, r1
 8005220:	601a      	str	r2, [r3, #0]
 8005222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005224:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005228:	f383 8810 	msr	PRIMASK, r3
}
 800522c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2288      	movs	r2, #136	@ 0x88
 8005232:	2120      	movs	r1, #32
 8005234:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2284      	movs	r2, #132	@ 0x84
 800523a:	2100      	movs	r1, #0
 800523c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e060      	b.n	8005304 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2204      	movs	r2, #4
 800524a:	4013      	ands	r3, r2
 800524c:	2b04      	cmp	r3, #4
 800524e:	d146      	bne.n	80052de <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005252:	2280      	movs	r2, #128	@ 0x80
 8005254:	03d1      	lsls	r1, r2, #15
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	4a2c      	ldr	r2, [pc, #176]	@ (800530c <UART_CheckIdleState+0x14c>)
 800525a:	9200      	str	r2, [sp, #0]
 800525c:	2200      	movs	r2, #0
 800525e:	f000 f859 	bl	8005314 <UART_WaitOnFlagUntilTimeout>
 8005262:	1e03      	subs	r3, r0, #0
 8005264:	d03b      	beq.n	80052de <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005266:	f3ef 8310 	mrs	r3, PRIMASK
 800526a:	60fb      	str	r3, [r7, #12]
  return(result);
 800526c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800526e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005270:	2301      	movs	r3, #1
 8005272:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	f383 8810 	msr	PRIMASK, r3
}
 800527a:	46c0      	nop			@ (mov r8, r8)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4922      	ldr	r1, [pc, #136]	@ (8005310 <UART_CheckIdleState+0x150>)
 8005288:	400a      	ands	r2, r1
 800528a:	601a      	str	r2, [r3, #0]
 800528c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800528e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	f383 8810 	msr	PRIMASK, r3
}
 8005296:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005298:	f3ef 8310 	mrs	r3, PRIMASK
 800529c:	61bb      	str	r3, [r7, #24]
  return(result);
 800529e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80052a2:	2301      	movs	r3, #1
 80052a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	f383 8810 	msr	PRIMASK, r3
}
 80052ac:	46c0      	nop			@ (mov r8, r8)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	689a      	ldr	r2, [r3, #8]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2101      	movs	r1, #1
 80052ba:	438a      	bics	r2, r1
 80052bc:	609a      	str	r2, [r3, #8]
 80052be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052c2:	6a3b      	ldr	r3, [r7, #32]
 80052c4:	f383 8810 	msr	PRIMASK, r3
}
 80052c8:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	228c      	movs	r2, #140	@ 0x8c
 80052ce:	2120      	movs	r1, #32
 80052d0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2284      	movs	r2, #132	@ 0x84
 80052d6:	2100      	movs	r1, #0
 80052d8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052da:	2303      	movs	r3, #3
 80052dc:	e012      	b.n	8005304 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2288      	movs	r2, #136	@ 0x88
 80052e2:	2120      	movs	r1, #32
 80052e4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	228c      	movs	r2, #140	@ 0x8c
 80052ea:	2120      	movs	r1, #32
 80052ec:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2284      	movs	r2, #132	@ 0x84
 80052fe:	2100      	movs	r1, #0
 8005300:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	0018      	movs	r0, r3
 8005306:	46bd      	mov	sp, r7
 8005308:	b010      	add	sp, #64	@ 0x40
 800530a:	bd80      	pop	{r7, pc}
 800530c:	01ffffff 	.word	0x01ffffff
 8005310:	fffffedf 	.word	0xfffffedf

08005314 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	603b      	str	r3, [r7, #0]
 8005320:	1dfb      	adds	r3, r7, #7
 8005322:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005324:	e051      	b.n	80053ca <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	3301      	adds	r3, #1
 800532a:	d04e      	beq.n	80053ca <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800532c:	f7fc f912 	bl	8001554 <HAL_GetTick>
 8005330:	0002      	movs	r2, r0
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	69ba      	ldr	r2, [r7, #24]
 8005338:	429a      	cmp	r2, r3
 800533a:	d302      	bcc.n	8005342 <UART_WaitOnFlagUntilTimeout+0x2e>
 800533c:	69bb      	ldr	r3, [r7, #24]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d101      	bne.n	8005346 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e051      	b.n	80053ea <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2204      	movs	r2, #4
 800534e:	4013      	ands	r3, r2
 8005350:	d03b      	beq.n	80053ca <UART_WaitOnFlagUntilTimeout+0xb6>
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	2b80      	cmp	r3, #128	@ 0x80
 8005356:	d038      	beq.n	80053ca <UART_WaitOnFlagUntilTimeout+0xb6>
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	2b40      	cmp	r3, #64	@ 0x40
 800535c:	d035      	beq.n	80053ca <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	69db      	ldr	r3, [r3, #28]
 8005364:	2208      	movs	r2, #8
 8005366:	4013      	ands	r3, r2
 8005368:	2b08      	cmp	r3, #8
 800536a:	d111      	bne.n	8005390 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2208      	movs	r2, #8
 8005372:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	0018      	movs	r0, r3
 8005378:	f000 f83c 	bl	80053f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2290      	movs	r2, #144	@ 0x90
 8005380:	2108      	movs	r1, #8
 8005382:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2284      	movs	r2, #132	@ 0x84
 8005388:	2100      	movs	r1, #0
 800538a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e02c      	b.n	80053ea <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	69da      	ldr	r2, [r3, #28]
 8005396:	2380      	movs	r3, #128	@ 0x80
 8005398:	011b      	lsls	r3, r3, #4
 800539a:	401a      	ands	r2, r3
 800539c:	2380      	movs	r3, #128	@ 0x80
 800539e:	011b      	lsls	r3, r3, #4
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d112      	bne.n	80053ca <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2280      	movs	r2, #128	@ 0x80
 80053aa:	0112      	lsls	r2, r2, #4
 80053ac:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	0018      	movs	r0, r3
 80053b2:	f000 f81f 	bl	80053f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2290      	movs	r2, #144	@ 0x90
 80053ba:	2120      	movs	r1, #32
 80053bc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2284      	movs	r2, #132	@ 0x84
 80053c2:	2100      	movs	r1, #0
 80053c4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e00f      	b.n	80053ea <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	69db      	ldr	r3, [r3, #28]
 80053d0:	68ba      	ldr	r2, [r7, #8]
 80053d2:	4013      	ands	r3, r2
 80053d4:	68ba      	ldr	r2, [r7, #8]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	425a      	negs	r2, r3
 80053da:	4153      	adcs	r3, r2
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	001a      	movs	r2, r3
 80053e0:	1dfb      	adds	r3, r7, #7
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d09e      	beq.n	8005326 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	0018      	movs	r0, r3
 80053ec:	46bd      	mov	sp, r7
 80053ee:	b004      	add	sp, #16
 80053f0:	bd80      	pop	{r7, pc}
	...

080053f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b08e      	sub	sp, #56	@ 0x38
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053fc:	f3ef 8310 	mrs	r3, PRIMASK
 8005400:	617b      	str	r3, [r7, #20]
  return(result);
 8005402:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005404:	637b      	str	r3, [r7, #52]	@ 0x34
 8005406:	2301      	movs	r3, #1
 8005408:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	f383 8810 	msr	PRIMASK, r3
}
 8005410:	46c0      	nop			@ (mov r8, r8)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4926      	ldr	r1, [pc, #152]	@ (80054b8 <UART_EndRxTransfer+0xc4>)
 800541e:	400a      	ands	r2, r1
 8005420:	601a      	str	r2, [r3, #0]
 8005422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005424:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	f383 8810 	msr	PRIMASK, r3
}
 800542c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800542e:	f3ef 8310 	mrs	r3, PRIMASK
 8005432:	623b      	str	r3, [r7, #32]
  return(result);
 8005434:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005436:	633b      	str	r3, [r7, #48]	@ 0x30
 8005438:	2301      	movs	r3, #1
 800543a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800543c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543e:	f383 8810 	msr	PRIMASK, r3
}
 8005442:	46c0      	nop			@ (mov r8, r8)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	689a      	ldr	r2, [r3, #8]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	491b      	ldr	r1, [pc, #108]	@ (80054bc <UART_EndRxTransfer+0xc8>)
 8005450:	400a      	ands	r2, r1
 8005452:	609a      	str	r2, [r3, #8]
 8005454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005456:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800545a:	f383 8810 	msr	PRIMASK, r3
}
 800545e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005464:	2b01      	cmp	r3, #1
 8005466:	d118      	bne.n	800549a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005468:	f3ef 8310 	mrs	r3, PRIMASK
 800546c:	60bb      	str	r3, [r7, #8]
  return(result);
 800546e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005470:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005472:	2301      	movs	r3, #1
 8005474:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f383 8810 	msr	PRIMASK, r3
}
 800547c:	46c0      	nop			@ (mov r8, r8)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2110      	movs	r1, #16
 800548a:	438a      	bics	r2, r1
 800548c:	601a      	str	r2, [r3, #0]
 800548e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005490:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	f383 8810 	msr	PRIMASK, r3
}
 8005498:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	228c      	movs	r2, #140	@ 0x8c
 800549e:	2120      	movs	r1, #32
 80054a0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80054ae:	46c0      	nop			@ (mov r8, r8)
 80054b0:	46bd      	mov	sp, r7
 80054b2:	b00e      	add	sp, #56	@ 0x38
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	46c0      	nop			@ (mov r8, r8)
 80054b8:	fffffedf 	.word	0xfffffedf
 80054bc:	effffffe 	.word	0xeffffffe

080054c0 <memset>:
 80054c0:	0003      	movs	r3, r0
 80054c2:	1882      	adds	r2, r0, r2
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d100      	bne.n	80054ca <memset+0xa>
 80054c8:	4770      	bx	lr
 80054ca:	7019      	strb	r1, [r3, #0]
 80054cc:	3301      	adds	r3, #1
 80054ce:	e7f9      	b.n	80054c4 <memset+0x4>

080054d0 <__libc_init_array>:
 80054d0:	b570      	push	{r4, r5, r6, lr}
 80054d2:	2600      	movs	r6, #0
 80054d4:	4c0c      	ldr	r4, [pc, #48]	@ (8005508 <__libc_init_array+0x38>)
 80054d6:	4d0d      	ldr	r5, [pc, #52]	@ (800550c <__libc_init_array+0x3c>)
 80054d8:	1b64      	subs	r4, r4, r5
 80054da:	10a4      	asrs	r4, r4, #2
 80054dc:	42a6      	cmp	r6, r4
 80054de:	d109      	bne.n	80054f4 <__libc_init_array+0x24>
 80054e0:	2600      	movs	r6, #0
 80054e2:	f000 f819 	bl	8005518 <_init>
 80054e6:	4c0a      	ldr	r4, [pc, #40]	@ (8005510 <__libc_init_array+0x40>)
 80054e8:	4d0a      	ldr	r5, [pc, #40]	@ (8005514 <__libc_init_array+0x44>)
 80054ea:	1b64      	subs	r4, r4, r5
 80054ec:	10a4      	asrs	r4, r4, #2
 80054ee:	42a6      	cmp	r6, r4
 80054f0:	d105      	bne.n	80054fe <__libc_init_array+0x2e>
 80054f2:	bd70      	pop	{r4, r5, r6, pc}
 80054f4:	00b3      	lsls	r3, r6, #2
 80054f6:	58eb      	ldr	r3, [r5, r3]
 80054f8:	4798      	blx	r3
 80054fa:	3601      	adds	r6, #1
 80054fc:	e7ee      	b.n	80054dc <__libc_init_array+0xc>
 80054fe:	00b3      	lsls	r3, r6, #2
 8005500:	58eb      	ldr	r3, [r5, r3]
 8005502:	4798      	blx	r3
 8005504:	3601      	adds	r6, #1
 8005506:	e7f2      	b.n	80054ee <__libc_init_array+0x1e>
 8005508:	08005658 	.word	0x08005658
 800550c:	08005658 	.word	0x08005658
 8005510:	0800565c 	.word	0x0800565c
 8005514:	08005658 	.word	0x08005658

08005518 <_init>:
 8005518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800551a:	46c0      	nop			@ (mov r8, r8)
 800551c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800551e:	bc08      	pop	{r3}
 8005520:	469e      	mov	lr, r3
 8005522:	4770      	bx	lr

08005524 <_fini>:
 8005524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005526:	46c0      	nop			@ (mov r8, r8)
 8005528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800552a:	bc08      	pop	{r3}
 800552c:	469e      	mov	lr, r3
 800552e:	4770      	bx	lr
