# VLSI
# ðŸ‘‹ Welcome to K&H LogicWorks

ðŸš€ Solo-driven VLSI Design & Verification Startup  
ðŸ’¡ RTL Design | IP Core Development | FPGA Prototyping | Tools Automation  
ðŸ”§ Verilog | SystemVerilog | TCL | Vivado | QuestaSim | Git | Linux

---

## ðŸ“¦ What We Build:
- âœ… Custom RTL IP cores (UART, FIFO, ALU, AXI-lite)
- âœ… Simulation-ready testbenches
- âœ… FPGA-based prototypes
- âœ… TCL scripting & tools

ðŸ“¬ Email: khlogicworks@gmail.com  
ðŸ”— LinkedIn: https://www.linkedin.com/in/gavvala-saiteja-a10290250/
