// Seed: 2502671676
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input tri id_2,
    input tri0 id_3,
    input wor id_4,
    input wand id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    output uwire id_9,
    input wire module_0,
    output wand id_11,
    input tri0 id_12,
    input tri id_13,
    input uwire id_14
    , id_19,
    input tri0 id_15,
    output wor id_16,
    input tri0 id_17
);
  wire id_20;
  assign id_9 = id_6;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    output tri1 id_7,
    output tri0 id_8,
    output uwire id_9
);
  assign id_9 = 1;
  tri1 id_11 = 1;
  module_0(
      id_3,
      id_2,
      id_0,
      id_2,
      id_4,
      id_2,
      id_6,
      id_8,
      id_0,
      id_8,
      id_2,
      id_8,
      id_6,
      id_0,
      id_4,
      id_4,
      id_3,
      id_0
  );
  wand id_12 = id_6;
endmodule
