// Seed: 1317316044
module module_0 (
    output tri id_0,
    input  wor id_1
);
  assign id_0 = -1;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd8
) (
    output supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input supply0 id_6,
    output supply0 _id_7,
    input uwire id_8,
    input tri0 id_9,
    output wand id_10,
    output wire id_11,
    output wire id_12,
    input wand id_13,
    output wor id_14,
    input wire id_15,
    output wor id_16,
    input uwire id_17,
    output supply1 id_18,
    input supply1 id_19,
    output supply1 id_20,
    output tri1 id_21,
    output tri id_22
);
  wire id_24;
  localparam id_25 = -1'h0;
  logic [id_7 : ~  1 'd0] id_26;
  module_0 modCall_1 (
      id_20,
      id_9
  );
  assign id_12 = -1'h0 >= id_8;
endmodule
