

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x0'
================================================================
* Date:           Sun Sep  4 23:12:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.391 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min   |    max    |   min   |    max   |   Type  |
    +---------+----------+----------+-----------+---------+----------+---------+
    |  1716227|  52057091|  5.720 ms|  0.174 sec|  1716227|  52057091|     none|
    +---------+----------+----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+------+----------+
        |                                                                                                 |  Latency (cycles)  |  Iteration  |  Initiation Interval  | Trip |          |
        |                                            Loop Name                                            |   min   |    max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3      |  1683456|  52024320|  548 ~ 16935|          -|          -|  3072|        no|
        | + A_IO_L2_in_boundary_x0_loop_5_A_IO_L2_in_boundary_x0_loop_6                                   |      544|       544|           18|         17|         17|    32|       yes|
        | + A_IO_L2_in_boundary_x0_loop_8_A_IO_L2_in_boundary_x0_loop_9_A_IO_L2_in_boundary_x0_loop_10    |    16386|     16386|           35|         32|         19|   512|       yes|
        | + A_IO_L2_in_boundary_x0_loop_14_A_IO_L2_in_boundary_x0_loop_15                                 |      544|       544|           18|         17|         17|    32|       yes|
        | + A_IO_L2_in_boundary_x0_loop_17_A_IO_L2_in_boundary_x0_loop_18_A_IO_L2_in_boundary_x0_loop_19  |    16386|     16386|           35|         32|         19|   512|       yes|
        |- A_IO_L2_in_boundary_x0_loop_22_A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25   |    32768|     32768|            5|          4|          4|  8192|       yes|
        +-------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 18
  * Pipeline-1: initiation interval (II) = 32, depth = 35
  * Pipeline-2: initiation interval (II) = 17, depth = 18
  * Pipeline-3: initiation interval (II) = 32, depth = 35
  * Pipeline-4: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 117
* Pipeline : 5
  Pipeline-0 : II = 17, D = 18, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
  Pipeline-1 : II = 32, D = 35, States = { 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 }
  Pipeline-2 : II = 17, D = 18, States = { 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
  Pipeline-3 : II = 32, D = 35, States = { 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 }
  Pipeline-4 : II = 4, D = 5, States = { 112 113 114 115 116 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 58 112 
3 --> 21 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 3 
21 --> 57 22 
22 --> 57 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 22 
57 --> 2 
58 --> 76 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 58 
76 --> 57 77 
77 --> 57 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 77 
112 --> 117 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 112 
117 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_0_x052, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 118 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x08, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 119 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x052, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x08, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:826]   --->   Operation 122 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:827]   --->   Operation 123 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%data_split_V_36 = alloca i64 1" [./dut.cpp:865]   --->   Operation 124 'alloca' 'data_split_V_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%data_split_V_35 = alloca i64 1" [./dut.cpp:915]   --->   Operation 125 'alloca' 'data_split_V_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:952]   --->   Operation 126 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln826 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:826]   --->   Operation 127 'specmemcore' 'specmemcore_ln826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln827 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:827]   --->   Operation 128 'specmemcore' 'specmemcore_ln827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%data_split_V_35_addr = getelementptr i256 %data_split_V_35, i64 0, i64 0" [./dut.cpp:932]   --->   Operation 129 'getelementptr' 'data_split_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%data_split_V_35_addr_1 = getelementptr i256 %data_split_V_35, i64 0, i64 1" [./dut.cpp:932]   --->   Operation 130 'getelementptr' 'data_split_V_35_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%data_split_V_36_addr = getelementptr i256 %data_split_V_36, i64 0, i64 0" [./dut.cpp:882]   --->   Operation 131 'getelementptr' 'data_split_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%data_split_V_36_addr_1 = getelementptr i256 %data_split_V_36, i64 0, i64 1" [./dut.cpp:882]   --->   Operation 132 'getelementptr' 'data_split_V_36_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.38ns)   --->   "%br_ln837 = br void" [./dut.cpp:837]   --->   Operation 133 'br' 'br_ln837' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%indvar_flatten153 = phi i12 0, void, i12 %add_ln890_416, void %.loopexit1110"   --->   Operation 134 'phi' 'indvar_flatten153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%indvar_flatten139 = phi i11 0, void, i11 %select_ln890_640, void %.loopexit1110"   --->   Operation 135 'phi' 'indvar_flatten139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1110"   --->   Operation 136 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%arb_34 = phi i1 0, void, i1 %arb, void %.loopexit1110"   --->   Operation 137 'phi' 'arb_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void, i8 %c2_V_128, void %.loopexit1110"   --->   Operation 138 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.74ns)   --->   "%add_ln890_416 = add i12 %indvar_flatten153, i12 1"   --->   Operation 139 'add' 'add_ln890_416' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.62ns)   --->   "%icmp_ln890 = icmp_eq  i12 %indvar_flatten153, i12 3072"   --->   Operation 140 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split62, void %.preheader.preheader"   --->   Operation 141 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str"   --->   Operation 142 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.61ns)   --->   "%icmp_ln890674 = icmp_eq  i11 %indvar_flatten139, i11 768"   --->   Operation 144 'icmp' 'icmp_ln890674' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln838)   --->   "%or_ln837 = or i1 %icmp_ln890674, i1 %intra_trans_en" [./dut.cpp:837]   --->   Operation 145 'or' 'or_ln837' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.12ns)   --->   "%xor_ln837 = xor i1 %icmp_ln890674, i1 1" [./dut.cpp:837]   --->   Operation 146 'xor' 'xor_ln837' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln838)   --->   "%and_ln837 = and i1 %arb_34, i1 %xor_ln837" [./dut.cpp:837]   --->   Operation 147 'and' 'and_ln837' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.58ns)   --->   "%icmp_ln839 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:839]   --->   Operation 148 'icmp' 'icmp_ln839' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.12ns)   --->   "%and_ln837_1 = and i1 %icmp_ln839, i1 %xor_ln837" [./dut.cpp:837]   --->   Operation 149 'and' 'and_ln837_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln838 = or i1 %and_ln837_1, i1 %or_ln837" [./dut.cpp:838]   --->   Operation 151 'or' 'or_ln838' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln838)   --->   "%xor_ln838 = xor i1 %icmp_ln839, i1 1" [./dut.cpp:838]   --->   Operation 152 'xor' 'xor_ln838' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln838)   --->   "%or_ln838_1 = or i1 %icmp_ln890674, i1 %xor_ln838" [./dut.cpp:838]   --->   Operation 153 'or' 'or_ln838_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln838 = and i1 %and_ln837, i1 %or_ln838_1" [./dut.cpp:838]   --->   Operation 154 'and' 'and_ln838' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln839 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1652" [./dut.cpp:839]   --->   Operation 155 'specloopname' 'specloopname_ln839' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln843 = br i1 %and_ln838, void %.preheader9.preheader.preheader, void %.preheader6.preheader.preheader" [./dut.cpp:843]   --->   Operation 156 'br' 'br_ln843' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.38ns)   --->   "%br_ln849 = br void %.preheader9.preheader" [./dut.cpp:849]   --->   Operation 157 'br' 'br_ln849' <Predicate = (!icmp_ln890 & !and_ln838)> <Delay = 0.38>
ST_2 : Operation 158 [1/1] (0.38ns)   --->   "%br_ln899 = br void %.preheader6.preheader" [./dut.cpp:899]   --->   Operation 158 'br' 'br_ln899' <Predicate = (!icmp_ln890 & and_ln838)> <Delay = 0.38>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 0" [./dut.cpp:969]   --->   Operation 159 'getelementptr' 'data_split_V_addr' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%data_split_V_addr_457 = getelementptr i256 %data_split_V, i64 0, i64 1" [./dut.cpp:969]   --->   Operation 160 'getelementptr' 'data_split_V_addr_457' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.38ns)   --->   "%br_ln890 = br void"   --->   Operation 161 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.98>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 %add_ln890_410, void %.preheader9, i6 0, void %.preheader9.preheader.preheader"   --->   Operation 162 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%c4_V_104 = phi i5 %select_ln890_629, void %.preheader9, i5 0, void %.preheader9.preheader.preheader"   --->   Operation 163 'phi' 'c4_V_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%c5_V_144 = phi i2 %add_ln691_1712, void %.preheader9, i2 0, void %.preheader9.preheader.preheader"   --->   Operation 164 'phi' 'c5_V_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.70ns)   --->   "%add_ln890_410 = add i6 %indvar_flatten, i6 1"   --->   Operation 165 'add' 'add_ln890_410' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.61ns)   --->   "%icmp_ln890_1797 = icmp_eq  i6 %indvar_flatten, i6 32"   --->   Operation 166 'icmp' 'icmp_ln890_1797' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1797, void %.preheader9, void %.loopexit1108"   --->   Operation 167 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.70ns)   --->   "%add_ln691_1711 = add i5 %c4_V_104, i5 1"   --->   Operation 168 'add' 'add_ln691_1711' <Predicate = (!icmp_ln890_1797)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.34ns)   --->   "%icmp_ln890_1799 = icmp_eq  i2 %c5_V_144, i2 2"   --->   Operation 169 'icmp' 'icmp_ln890_1799' <Predicate = (!icmp_ln890_1797)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.27ns)   --->   "%select_ln890_628 = select i1 %icmp_ln890_1799, i2 0, i2 %c5_V_144"   --->   Operation 170 'select' 'select_ln890_628' <Predicate = (!icmp_ln890_1797)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.27ns)   --->   "%select_ln890_629 = select i1 %icmp_ln890_1799, i5 %add_ln691_1711, i5 %c4_V_104"   --->   Operation 171 'select' 'select_ln890_629' <Predicate = (!icmp_ln890_1797)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 172 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_16 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 172 'read' 'fifo_A_A_IO_L2_in_3_x08_read_16' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890_629, i1 0" [./dut.cpp:859]   --->   Operation 173 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln890_161 = zext i6 %tmp_51"   --->   Operation 174 'zext' 'zext_ln890_161' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i2 %select_ln890_628" [./dut.cpp:859]   --->   Operation 175 'zext' 'zext_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.70ns)   --->   "%add_ln859 = add i7 %zext_ln890_161, i7 %zext_ln859" [./dut.cpp:859]   --->   Operation 176 'add' 'add_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln859 = trunc i7 %add_ln859" [./dut.cpp:859]   --->   Operation 177 'trunc' 'trunc_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_720 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln859, i4 0" [./dut.cpp:859]   --->   Operation 178 'bitconcatenate' 'tmp_720' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln859_1 = zext i11 %tmp_720" [./dut.cpp:859]   --->   Operation 179 'zext' 'zext_ln859_1' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_1" [./dut.cpp:859]   --->   Operation 180 'getelementptr' 'local_A_pong_V_addr' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_16, i9 %local_A_pong_V_addr" [./dut.cpp:859]   --->   Operation 181 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_5 : Operation 182 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_17 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 182 'read' 'fifo_A_A_IO_L2_in_3_x08_read_17' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_734_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln859, i4 0" [./dut.cpp:859]   --->   Operation 183 'bitconcatenate' 'tmp_734_cast' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln859 = or i9 %tmp_734_cast, i9 1" [./dut.cpp:859]   --->   Operation 184 'or' 'or_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln859_2 = zext i9 %or_ln859" [./dut.cpp:859]   --->   Operation 185 'zext' 'zext_ln859_2' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_1 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_2" [./dut.cpp:859]   --->   Operation 186 'getelementptr' 'local_A_pong_V_addr_1' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_17, i9 %local_A_pong_V_addr_1" [./dut.cpp:859]   --->   Operation 187 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_6 : Operation 188 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_18 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 188 'read' 'fifo_A_A_IO_L2_in_3_x08_read_18' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 1.64>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln859_1 = or i9 %tmp_734_cast, i9 2" [./dut.cpp:859]   --->   Operation 189 'or' 'or_ln859_1' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln859_3 = zext i9 %or_ln859_1" [./dut.cpp:859]   --->   Operation 190 'zext' 'zext_ln859_3' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_2 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_3" [./dut.cpp:859]   --->   Operation 191 'getelementptr' 'local_A_pong_V_addr_2' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_18, i9 %local_A_pong_V_addr_2" [./dut.cpp:859]   --->   Operation 192 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_7 : Operation 193 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_19 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 193 'read' 'fifo_A_A_IO_L2_in_3_x08_read_19' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 1.64>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln859_2 = or i9 %tmp_734_cast, i9 3" [./dut.cpp:859]   --->   Operation 194 'or' 'or_ln859_2' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln859_4 = zext i9 %or_ln859_2" [./dut.cpp:859]   --->   Operation 195 'zext' 'zext_ln859_4' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_3 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_4" [./dut.cpp:859]   --->   Operation 196 'getelementptr' 'local_A_pong_V_addr_3' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_19, i9 %local_A_pong_V_addr_3" [./dut.cpp:859]   --->   Operation 197 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_8 : Operation 198 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_20 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 198 'read' 'fifo_A_A_IO_L2_in_3_x08_read_20' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 1.64>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%or_ln859_3 = or i9 %tmp_734_cast, i9 4" [./dut.cpp:859]   --->   Operation 199 'or' 'or_ln859_3' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln859_5 = zext i9 %or_ln859_3" [./dut.cpp:859]   --->   Operation 200 'zext' 'zext_ln859_5' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_4 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_5" [./dut.cpp:859]   --->   Operation 201 'getelementptr' 'local_A_pong_V_addr_4' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_20, i9 %local_A_pong_V_addr_4" [./dut.cpp:859]   --->   Operation 202 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_9 : Operation 203 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_21 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 203 'read' 'fifo_A_A_IO_L2_in_3_x08_read_21' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 1.64>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln859_4 = or i9 %tmp_734_cast, i9 5" [./dut.cpp:859]   --->   Operation 204 'or' 'or_ln859_4' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln859_6 = zext i9 %or_ln859_4" [./dut.cpp:859]   --->   Operation 205 'zext' 'zext_ln859_6' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_5 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_6" [./dut.cpp:859]   --->   Operation 206 'getelementptr' 'local_A_pong_V_addr_5' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_21, i9 %local_A_pong_V_addr_5" [./dut.cpp:859]   --->   Operation 207 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_10 : Operation 208 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_22 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 208 'read' 'fifo_A_A_IO_L2_in_3_x08_read_22' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 11 <SV = 10> <Delay = 1.64>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln859_5 = or i9 %tmp_734_cast, i9 6" [./dut.cpp:859]   --->   Operation 209 'or' 'or_ln859_5' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln859_7 = zext i9 %or_ln859_5" [./dut.cpp:859]   --->   Operation 210 'zext' 'zext_ln859_7' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_6 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_7" [./dut.cpp:859]   --->   Operation 211 'getelementptr' 'local_A_pong_V_addr_6' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_22, i9 %local_A_pong_V_addr_6" [./dut.cpp:859]   --->   Operation 212 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_11 : Operation 213 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_23 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 213 'read' 'fifo_A_A_IO_L2_in_3_x08_read_23' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 1.64>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%or_ln859_6 = or i9 %tmp_734_cast, i9 7" [./dut.cpp:859]   --->   Operation 214 'or' 'or_ln859_6' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln859_8 = zext i9 %or_ln859_6" [./dut.cpp:859]   --->   Operation 215 'zext' 'zext_ln859_8' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_7 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_8" [./dut.cpp:859]   --->   Operation 216 'getelementptr' 'local_A_pong_V_addr_7' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_23, i9 %local_A_pong_V_addr_7" [./dut.cpp:859]   --->   Operation 217 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_12 : Operation 218 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_24 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 218 'read' 'fifo_A_A_IO_L2_in_3_x08_read_24' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 1.64>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%or_ln859_7 = or i9 %tmp_734_cast, i9 8" [./dut.cpp:859]   --->   Operation 219 'or' 'or_ln859_7' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln859_9 = zext i9 %or_ln859_7" [./dut.cpp:859]   --->   Operation 220 'zext' 'zext_ln859_9' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_8 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_9" [./dut.cpp:859]   --->   Operation 221 'getelementptr' 'local_A_pong_V_addr_8' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_24, i9 %local_A_pong_V_addr_8" [./dut.cpp:859]   --->   Operation 222 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_13 : Operation 223 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_25 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 223 'read' 'fifo_A_A_IO_L2_in_3_x08_read_25' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 1.64>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%or_ln859_8 = or i9 %tmp_734_cast, i9 9" [./dut.cpp:859]   --->   Operation 224 'or' 'or_ln859_8' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln859_10 = zext i9 %or_ln859_8" [./dut.cpp:859]   --->   Operation 225 'zext' 'zext_ln859_10' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_9 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_10" [./dut.cpp:859]   --->   Operation 226 'getelementptr' 'local_A_pong_V_addr_9' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_25, i9 %local_A_pong_V_addr_9" [./dut.cpp:859]   --->   Operation 227 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_14 : Operation 228 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_26 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 228 'read' 'fifo_A_A_IO_L2_in_3_x08_read_26' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 1.64>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln859_9 = or i9 %tmp_734_cast, i9 10" [./dut.cpp:859]   --->   Operation 229 'or' 'or_ln859_9' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln859_11 = zext i9 %or_ln859_9" [./dut.cpp:859]   --->   Operation 230 'zext' 'zext_ln859_11' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_10 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_11" [./dut.cpp:859]   --->   Operation 231 'getelementptr' 'local_A_pong_V_addr_10' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_26, i9 %local_A_pong_V_addr_10" [./dut.cpp:859]   --->   Operation 232 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_15 : Operation 233 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 233 'read' 'fifo_A_A_IO_L2_in_3_x08_read_27' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 1.64>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%or_ln859_10 = or i9 %tmp_734_cast, i9 11" [./dut.cpp:859]   --->   Operation 234 'or' 'or_ln859_10' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln859_12 = zext i9 %or_ln859_10" [./dut.cpp:859]   --->   Operation 235 'zext' 'zext_ln859_12' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_11 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_12" [./dut.cpp:859]   --->   Operation 236 'getelementptr' 'local_A_pong_V_addr_11' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_27, i9 %local_A_pong_V_addr_11" [./dut.cpp:859]   --->   Operation 237 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_16 : Operation 238 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_28 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 238 'read' 'fifo_A_A_IO_L2_in_3_x08_read_28' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 1.64>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%or_ln859_11 = or i9 %tmp_734_cast, i9 12" [./dut.cpp:859]   --->   Operation 239 'or' 'or_ln859_11' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln859_13 = zext i9 %or_ln859_11" [./dut.cpp:859]   --->   Operation 240 'zext' 'zext_ln859_13' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_12 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_13" [./dut.cpp:859]   --->   Operation 241 'getelementptr' 'local_A_pong_V_addr_12' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_28, i9 %local_A_pong_V_addr_12" [./dut.cpp:859]   --->   Operation 242 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_17 : Operation 243 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_29 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 243 'read' 'fifo_A_A_IO_L2_in_3_x08_read_29' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 1.64>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%or_ln859_12 = or i9 %tmp_734_cast, i9 13" [./dut.cpp:859]   --->   Operation 244 'or' 'or_ln859_12' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln859_14 = zext i9 %or_ln859_12" [./dut.cpp:859]   --->   Operation 245 'zext' 'zext_ln859_14' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_13 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_14" [./dut.cpp:859]   --->   Operation 246 'getelementptr' 'local_A_pong_V_addr_13' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_29, i9 %local_A_pong_V_addr_13" [./dut.cpp:859]   --->   Operation 247 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_18 : Operation 248 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_30 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 248 'read' 'fifo_A_A_IO_L2_in_3_x08_read_30' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 19 <SV = 18> <Delay = 1.64>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln859_13 = or i9 %tmp_734_cast, i9 14" [./dut.cpp:859]   --->   Operation 249 'or' 'or_ln859_13' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln859_15 = zext i9 %or_ln859_13" [./dut.cpp:859]   --->   Operation 250 'zext' 'zext_ln859_15' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_14 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_15" [./dut.cpp:859]   --->   Operation 251 'getelementptr' 'local_A_pong_V_addr_14' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_30, i9 %local_A_pong_V_addr_14" [./dut.cpp:859]   --->   Operation 252 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_19 : Operation 253 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_31 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 253 'read' 'fifo_A_A_IO_L2_in_3_x08_read_31' <Predicate = (!icmp_ln890_1797)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_19 : Operation 254 [1/1] (0.43ns)   --->   "%add_ln691_1712 = add i2 %select_ln890_628, i2 1"   --->   Operation 254 'add' 'add_ln691_1712' <Predicate = (!icmp_ln890_1797)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.64>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_5_A_IO_L2_in_boundary_x0_loop_6_str"   --->   Operation 255 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 256 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln859_14 = or i9 %tmp_734_cast, i9 15" [./dut.cpp:859]   --->   Operation 257 'or' 'or_ln859_14' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln859_16 = zext i9 %or_ln859_14" [./dut.cpp:859]   --->   Operation 258 'zext' 'zext_ln859_16' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_15 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_16" [./dut.cpp:859]   --->   Operation 259 'getelementptr' 'local_A_pong_V_addr_15' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%specpipeline_ln850 = specpipeline void @_ssdm_op_SpecPipeline, i32 17, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:850]   --->   Operation 260 'specpipeline' 'specpipeline_ln850' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%specloopname_ln850 = specloopname void @_ssdm_op_SpecLoopName, void @empty_762" [./dut.cpp:850]   --->   Operation 261 'specloopname' 'specloopname_ln850' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (1.64ns)   --->   "%store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_31, i9 %local_A_pong_V_addr_15" [./dut.cpp:859]   --->   Operation 262 'store' 'store_ln859' <Predicate = (!icmp_ln890_1797)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9.preheader"   --->   Operation 263 'br' 'br_ln0' <Predicate = (!icmp_ln890_1797)> <Delay = 0.00>

State 21 <SV = 3> <Delay = 0.38>
ST_21 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln868 = br i1 %or_ln838, void %.loopexit1110, void %.preheader7.preheader.preheader" [./dut.cpp:868]   --->   Operation 264 'br' 'br_ln868' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 265 [1/1] (0.38ns)   --->   "%br_ln869 = br void %.preheader7.preheader" [./dut.cpp:869]   --->   Operation 265 'br' 'br_ln869' <Predicate = (or_ln838)> <Delay = 0.38>

State 22 <SV = 4> <Delay = 1.95>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%indvar_flatten61 = phi i10 %add_ln890_414, void %.preheader7, i10 0, void %.preheader7.preheader.preheader"   --->   Operation 266 'phi' 'indvar_flatten61' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "%c5_V_146 = phi i2 %select_ln890_636, void %.preheader7, i2 0, void %.preheader7.preheader.preheader"   --->   Operation 267 'phi' 'c5_V_146' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i10 %select_ln890_639, void %.preheader7, i10 0, void %.preheader7.preheader.preheader"   --->   Operation 268 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%c6_V_180 = phi i6 %select_ln890_638, void %.preheader7, i6 0, void %.preheader7.preheader.preheader"   --->   Operation 269 'phi' 'c6_V_180' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%c7_V_97 = phi i4 %select_ln691_33, void %.preheader7, i4 0, void %.preheader7.preheader.preheader"   --->   Operation 270 'phi' 'c7_V_97' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 271 [1/1] (0.72ns)   --->   "%add_ln890_414 = add i10 %indvar_flatten61, i10 1"   --->   Operation 271 'add' 'add_ln890_414' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%div_i_i4 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_180, i32 1, i32 4"   --->   Operation 272 'partselect' 'div_i_i4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 273 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_180"   --->   Operation 273 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 274 [1/1] (0.60ns)   --->   "%icmp_ln890_1801 = icmp_eq  i10 %indvar_flatten61, i10 512"   --->   Operation 274 'icmp' 'icmp_ln890_1801' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1801, void %.preheader7, void %.loopexit1110.loopexit832"   --->   Operation 275 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 276 [1/1] (0.43ns)   --->   "%add_ln691_1716 = add i2 %c5_V_146, i2 1"   --->   Operation 276 'add' 'add_ln691_1716' <Predicate = (!icmp_ln890_1801)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 277 [1/1] (0.60ns)   --->   "%icmp_ln890_1804 = icmp_eq  i10 %indvar_flatten39, i10 256"   --->   Operation 277 'icmp' 'icmp_ln890_1804' <Predicate = (!icmp_ln890_1801)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 278 [1/1] (0.29ns)   --->   "%select_ln890_635 = select i1 %icmp_ln890_1804, i6 0, i6 %c6_V_180"   --->   Operation 278 'select' 'select_ln890_635' <Predicate = (!icmp_ln890_1801)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 279 [1/1] (0.27ns)   --->   "%select_ln890_636 = select i1 %icmp_ln890_1804, i2 %add_ln691_1716, i2 %c5_V_146"   --->   Operation 279 'select' 'select_ln890_636' <Predicate = (!icmp_ln890_1801)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln890_636, i4 0" [./dut.cpp:880]   --->   Operation 280 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln880_2 = zext i6 %tmp_54" [./dut.cpp:880]   --->   Operation 281 'zext' 'zext_ln880_2' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_22 : Operation 282 [1/1] (0.70ns)   --->   "%add_ln880 = add i7 %zext_ln880_2, i7 32" [./dut.cpp:880]   --->   Operation 282 'add' 'add_ln880' <Predicate = (!icmp_ln890_1801)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln870)   --->   "%select_ln890_637 = select i1 %icmp_ln890_1804, i4 0, i4 %div_i_i4"   --->   Operation 283 'select' 'select_ln890_637' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln870_1)   --->   "%xor_ln890_10 = xor i1 %icmp_ln890_1804, i1 1"   --->   Operation 284 'xor' 'xor_ln890_10' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln870_1)   --->   "%and_ln890_13 = and i1 %empty, i1 %xor_ln890_10"   --->   Operation 285 'and' 'and_ln890_13' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln890_10)   --->   "%xor_ln890_6 = xor i1 %icmp_ln890_1804, i1 1"   --->   Operation 286 'xor' 'xor_ln890_6' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 287 [1/1] (0.65ns)   --->   "%icmp_ln890_1805 = icmp_eq  i4 %c7_V_97, i4 8"   --->   Operation 287 'icmp' 'icmp_ln890_1805' <Predicate = (!icmp_ln890_1801)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 288 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890_10 = and i1 %icmp_ln890_1805, i1 %xor_ln890_6"   --->   Operation 288 'and' 'and_ln890_10' <Predicate = (!icmp_ln890_1801)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [1/1] (0.70ns)   --->   "%add_ln691_1717 = add i6 %select_ln890_635, i6 1"   --->   Operation 289 'add' 'add_ln691_1717' <Predicate = (!icmp_ln890_1801)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln870)   --->   "%div_i_i579_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1717, i32 1, i32 4"   --->   Operation 290 'partselect' 'div_i_i579_mid1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln870 = select i1 %and_ln890_10, i4 %div_i_i579_mid1, i4 %select_ln890_637" [./dut.cpp:870]   --->   Operation 291 'select' 'select_ln870' <Predicate = (!icmp_ln890_1801)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln880 = trunc i7 %add_ln880" [./dut.cpp:880]   --->   Operation 292 'trunc' 'trunc_ln880' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_728 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %add_ln880, i32 4, i32 6" [./dut.cpp:880]   --->   Operation 293 'partselect' 'tmp_728' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_22 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln870_1)   --->   "%empty_2542 = trunc i6 %add_ln691_1717"   --->   Operation 294 'trunc' 'empty_2542' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln870_1 = select i1 %and_ln890_10, i1 %empty_2542, i1 %and_ln890_13" [./dut.cpp:870]   --->   Operation 295 'select' 'select_ln870_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 296 [1/1] (0.29ns)   --->   "%select_ln890_638 = select i1 %and_ln890_10, i6 %add_ln691_1717, i6 %select_ln890_635"   --->   Operation 296 'select' 'select_ln890_638' <Predicate = (!icmp_ln890_1801)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 297 [1/1] (0.70ns)   --->   "%add_ln691_1718 = add i4 %c7_V_97, i4 1"   --->   Operation 297 'add' 'add_ln691_1718' <Predicate = (!icmp_ln890_1801)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_33)   --->   "%or_ln691_1 = or i1 %and_ln890_10, i1 %icmp_ln890_1804"   --->   Operation 298 'or' 'or_ln691_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln691_33 = select i1 %or_ln691_1, i4 1, i4 %add_ln691_1718"   --->   Operation 299 'select' 'select_ln691_33' <Predicate = (!icmp_ln890_1801)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 300 [1/1] (0.72ns)   --->   "%add_ln890_413 = add i10 %indvar_flatten39, i10 1"   --->   Operation 300 'add' 'add_ln890_413' <Predicate = (!icmp_ln890_1801)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 301 [1/1] (0.30ns)   --->   "%select_ln890_639 = select i1 %icmp_ln890_1804, i10 1, i10 %add_ln890_413"   --->   Operation 301 'select' 'select_ln890_639' <Predicate = (!icmp_ln890_1801)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 5> <Delay = 1.87>
ST_23 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln880_1 = zext i6 %tmp_54" [./dut.cpp:880]   --->   Operation 302 'zext' 'zext_ln880_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_23 : Operation 303 [1/1] (0.70ns)   --->   "%add_ln880_1 = add i8 %zext_ln880_1, i8 96" [./dut.cpp:880]   --->   Operation 303 'add' 'add_ln880_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i2.i4, i58 0, i2 %select_ln890_636, i4 %select_ln870" [./dut.cpp:880]   --->   Operation 304 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_23 : Operation 305 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_19 = getelementptr i512 %local_A_ping_V, i64 0, i64 %tmp_55" [./dut.cpp:880]   --->   Operation 305 'getelementptr' 'local_A_ping_V_addr_19' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_23 : Operation 306 [1/1] (0.22ns)   --->   "%or_ln880 = or i4 %trunc_ln880, i4 %select_ln870" [./dut.cpp:880]   --->   Operation 306 'or' 'or_ln880' <Predicate = (!icmp_ln890_1801)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%or_ln880_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %tmp_728, i4 %or_ln880" [./dut.cpp:880]   --->   Operation 307 'bitconcatenate' 'or_ln880_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_23 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln880_3 = zext i7 %or_ln880_1" [./dut.cpp:880]   --->   Operation 308 'zext' 'zext_ln880_3' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_23 : Operation 309 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_20 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_3" [./dut.cpp:880]   --->   Operation 309 'getelementptr' 'local_A_ping_V_addr_20' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_23 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln880_1 = trunc i8 %add_ln880_1" [./dut.cpp:880]   --->   Operation 310 'trunc' 'trunc_ln880_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_729 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln880_1, i32 4, i32 7" [./dut.cpp:880]   --->   Operation 311 'partselect' 'tmp_729' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_23 : Operation 312 [2/2] (1.64ns)   --->   "%local_A_ping_V_load = load i9 %local_A_ping_V_addr_19" [./dut.cpp:880]   --->   Operation 312 'load' 'local_A_ping_V_load' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_23 : Operation 313 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_1 = load i9 %local_A_ping_V_addr_20" [./dut.cpp:880]   --->   Operation 313 'load' 'local_A_ping_V_load_1' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 24 <SV = 6> <Delay = 2.39>
ST_24 : Operation 314 [1/1] (0.70ns)   --->   "%add_ln880_2 = add i8 %zext_ln880_1, i8 160" [./dut.cpp:880]   --->   Operation 314 'add' 'add_ln880_2' <Predicate = (!icmp_ln890_1801)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_742_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i4, i3 0, i2 %select_ln890_636, i4 %select_ln870" [./dut.cpp:880]   --->   Operation 315 'bitconcatenate' 'tmp_742_cast' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%or_ln880_2 = or i9 %tmp_742_cast, i9 64" [./dut.cpp:880]   --->   Operation 316 'or' 'or_ln880_2' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln880_4 = zext i9 %or_ln880_2" [./dut.cpp:880]   --->   Operation 317 'zext' 'zext_ln880_4' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_21 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_4" [./dut.cpp:880]   --->   Operation 318 'getelementptr' 'local_A_ping_V_addr_21' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (0.22ns)   --->   "%or_ln880_13 = or i4 %trunc_ln880_1, i4 %select_ln870" [./dut.cpp:880]   --->   Operation 319 'or' 'or_ln880_13' <Predicate = (!icmp_ln890_1801)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%or_ln880_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_729, i4 %or_ln880_13" [./dut.cpp:880]   --->   Operation 320 'bitconcatenate' 'or_ln880_3' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln880_5 = zext i8 %or_ln880_3" [./dut.cpp:880]   --->   Operation 321 'zext' 'zext_ln880_5' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_22 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_5" [./dut.cpp:880]   --->   Operation 322 'getelementptr' 'local_A_ping_V_addr_22' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln880_2 = trunc i8 %add_ln880_2" [./dut.cpp:880]   --->   Operation 323 'trunc' 'trunc_ln880_2' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_730 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln880_2, i32 4, i32 7" [./dut.cpp:880]   --->   Operation 324 'partselect' 'tmp_730' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 325 [1/2] (1.64ns)   --->   "%local_A_ping_V_load = load i9 %local_A_ping_V_addr_19" [./dut.cpp:880]   --->   Operation 325 'load' 'local_A_ping_V_load' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln674_83 = trunc i512 %local_A_ping_V_load"   --->   Operation 326 'trunc' 'trunc_ln674_83' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_83, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 327 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_0_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load, i32 256, i32 511"   --->   Operation 328 'partselect' 'p_Result_0_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_0_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 329 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_24 : Operation 330 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_1 = load i9 %local_A_ping_V_addr_20" [./dut.cpp:880]   --->   Operation 330 'load' 'local_A_ping_V_load_1' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_24 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln674_84 = trunc i512 %local_A_ping_V_load_1"   --->   Operation 331 'trunc' 'trunc_ln674_84' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 332 [1/1] (0.00ns)   --->   "%p_Result_1_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_1, i32 256, i32 511"   --->   Operation 332 'partselect' 'p_Result_1_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_24 : Operation 333 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_2 = load i9 %local_A_ping_V_addr_21" [./dut.cpp:880]   --->   Operation 333 'load' 'local_A_ping_V_load_2' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_24 : Operation 334 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_3 = load i9 %local_A_ping_V_addr_22" [./dut.cpp:880]   --->   Operation 334 'load' 'local_A_ping_V_load_3' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 25 <SV = 7> <Delay = 1.87>
ST_25 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln880 = zext i6 %tmp_54" [./dut.cpp:880]   --->   Operation 335 'zext' 'zext_ln880' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 336 [1/1] (0.71ns)   --->   "%add_ln880_3 = add i9 %zext_ln880, i9 224" [./dut.cpp:880]   --->   Operation 336 'add' 'add_ln880_3' <Predicate = (!icmp_ln890_1801)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 337 [1/1] (0.00ns)   --->   "%or_ln880_4 = or i9 %tmp_742_cast, i9 128" [./dut.cpp:880]   --->   Operation 337 'or' 'or_ln880_4' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln880_6 = zext i9 %or_ln880_4" [./dut.cpp:880]   --->   Operation 338 'zext' 'zext_ln880_6' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 339 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_23 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_6" [./dut.cpp:880]   --->   Operation 339 'getelementptr' 'local_A_ping_V_addr_23' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 340 [1/1] (0.22ns)   --->   "%or_ln880_16 = or i4 %trunc_ln880_2, i4 %select_ln870" [./dut.cpp:880]   --->   Operation 340 'or' 'or_ln880_16' <Predicate = (!icmp_ln890_1801)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln880_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_730, i4 %or_ln880_16" [./dut.cpp:880]   --->   Operation 341 'bitconcatenate' 'or_ln880_5' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln880_7 = zext i8 %or_ln880_5" [./dut.cpp:880]   --->   Operation 342 'zext' 'zext_ln880_7' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 343 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_24 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_7" [./dut.cpp:880]   --->   Operation 343 'getelementptr' 'local_A_ping_V_addr_24' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln880_3 = trunc i9 %add_ln880_3" [./dut.cpp:880]   --->   Operation 344 'trunc' 'trunc_ln880_3' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_731 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln880_3, i32 4, i32 8" [./dut.cpp:880]   --->   Operation 345 'partselect' 'tmp_731' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln890_163 = zext i1 %select_ln870_1"   --->   Operation 346 'zext' 'zext_ln890_163' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.00ns)   --->   "%data_split_V_36_addr_2 = getelementptr i256 %data_split_V_36, i64 0, i64 %zext_ln890_163"   --->   Operation 347 'getelementptr' 'data_split_V_36_addr_2' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 348 [2/2] (0.74ns)   --->   "%data_split_V_36_load = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 348 'load' 'data_split_V_36_load' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_25 : Operation 349 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_84, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 349 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_25 : Operation 350 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_2 = load i9 %local_A_ping_V_addr_21" [./dut.cpp:880]   --->   Operation 350 'load' 'local_A_ping_V_load_2' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln674_85 = trunc i512 %local_A_ping_V_load_2"   --->   Operation 351 'trunc' 'trunc_ln674_85' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (0.00ns)   --->   "%p_Result_2_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_2, i32 256, i32 511"   --->   Operation 352 'partselect' 'p_Result_2_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 353 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_3 = load i9 %local_A_ping_V_addr_22" [./dut.cpp:880]   --->   Operation 353 'load' 'local_A_ping_V_load_3' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln674_86 = trunc i512 %local_A_ping_V_load_3"   --->   Operation 354 'trunc' 'trunc_ln674_86' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.00ns)   --->   "%p_Result_3_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_3, i32 256, i32 511"   --->   Operation 355 'partselect' 'p_Result_3_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_25 : Operation 356 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_4 = load i9 %local_A_ping_V_addr_23" [./dut.cpp:880]   --->   Operation 356 'load' 'local_A_ping_V_load_4' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_25 : Operation 357 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_5 = load i9 %local_A_ping_V_addr_24" [./dut.cpp:880]   --->   Operation 357 'load' 'local_A_ping_V_load_5' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 26 <SV = 8> <Delay = 1.96>
ST_26 : Operation 358 [1/1] (0.71ns)   --->   "%add_ln880_4 = add i9 %zext_ln880, i9 288" [./dut.cpp:880]   --->   Operation 358 'add' 'add_ln880_4' <Predicate = (!icmp_ln890_1801)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 359 [1/1] (0.71ns)   --->   "%add_ln880_5 = add i9 %zext_ln880, i9 352" [./dut.cpp:880]   --->   Operation 359 'add' 'add_ln880_5' <Predicate = (!icmp_ln890_1801)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 360 [1/1] (0.12ns)   --->   "%xor_ln880 = xor i6 %tmp_54, i6 32" [./dut.cpp:880]   --->   Operation 360 'xor' 'xor_ln880' <Predicate = (!icmp_ln890_1801)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln880_6 = or i9 %tmp_742_cast, i9 192" [./dut.cpp:880]   --->   Operation 361 'or' 'or_ln880_6' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln880_8 = zext i9 %or_ln880_6" [./dut.cpp:880]   --->   Operation 362 'zext' 'zext_ln880_8' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 363 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_25 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_8" [./dut.cpp:880]   --->   Operation 363 'getelementptr' 'local_A_ping_V_addr_25' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 364 [1/1] (0.22ns)   --->   "%or_ln880_17 = or i4 %trunc_ln880_3, i4 %select_ln870" [./dut.cpp:880]   --->   Operation 364 'or' 'or_ln880_17' <Predicate = (!icmp_ln890_1801)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln880_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_731, i4 %or_ln880_17" [./dut.cpp:880]   --->   Operation 365 'bitconcatenate' 'or_ln880_7' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln880_9 = zext i9 %or_ln880_7" [./dut.cpp:880]   --->   Operation 366 'zext' 'zext_ln880_9' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 367 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_26 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_9" [./dut.cpp:880]   --->   Operation 367 'getelementptr' 'local_A_ping_V_addr_26' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln880_4 = trunc i9 %add_ln880_4" [./dut.cpp:880]   --->   Operation 368 'trunc' 'trunc_ln880_4' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 369 [1/1] (0.22ns)   --->   "%or_ln880_18 = or i4 %trunc_ln880_4, i4 %select_ln870" [./dut.cpp:880]   --->   Operation 369 'or' 'or_ln880_18' <Predicate = (!icmp_ln890_1801)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_732 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln880_4, i32 4, i32 8" [./dut.cpp:880]   --->   Operation 370 'partselect' 'tmp_732' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln880_5 = trunc i9 %add_ln880_5" [./dut.cpp:880]   --->   Operation 371 'trunc' 'trunc_ln880_5' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 372 [1/1] (0.22ns)   --->   "%or_ln880_19 = or i4 %trunc_ln880_5, i4 %select_ln870" [./dut.cpp:880]   --->   Operation 372 'or' 'or_ln880_19' <Predicate = (!icmp_ln890_1801)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_733 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln880_5, i32 4, i32 8" [./dut.cpp:880]   --->   Operation 373 'partselect' 'tmp_733' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln880_6 = trunc i6 %xor_ln880" [./dut.cpp:880]   --->   Operation 374 'trunc' 'trunc_ln880_6' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 375 [1/1] (0.22ns)   --->   "%or_ln880_20 = or i4 %trunc_ln880_6, i4 %select_ln870" [./dut.cpp:880]   --->   Operation 375 'or' 'or_ln880_20' <Predicate = (!icmp_ln890_1801)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_734 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %xor_ln880, i32 4, i32 5" [./dut.cpp:880]   --->   Operation 376 'partselect' 'tmp_734' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 377 [1/2] (0.74ns)   --->   "%data_split_V_36_load = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 377 'load' 'data_split_V_36_load' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_26 : Operation 378 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 378 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_26 : Operation 379 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_1_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 379 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_26 : Operation 380 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_4 = load i9 %local_A_ping_V_addr_23" [./dut.cpp:880]   --->   Operation 380 'load' 'local_A_ping_V_load_4' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_26 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln674_87 = trunc i512 %local_A_ping_V_load_4"   --->   Operation 381 'trunc' 'trunc_ln674_87' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 382 [1/1] (0.00ns)   --->   "%p_Result_4_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_4, i32 256, i32 511"   --->   Operation 382 'partselect' 'p_Result_4_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 383 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_5 = load i9 %local_A_ping_V_addr_24" [./dut.cpp:880]   --->   Operation 383 'load' 'local_A_ping_V_load_5' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_26 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln674_88 = trunc i512 %local_A_ping_V_load_5"   --->   Operation 384 'trunc' 'trunc_ln674_88' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 385 [1/1] (0.00ns)   --->   "%p_Result_5_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_5, i32 256, i32 511"   --->   Operation 385 'partselect' 'p_Result_5_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_26 : Operation 386 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_6 = load i9 %local_A_ping_V_addr_25" [./dut.cpp:880]   --->   Operation 386 'load' 'local_A_ping_V_load_6' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_26 : Operation 387 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_7 = load i9 %local_A_ping_V_addr_26" [./dut.cpp:880]   --->   Operation 387 'load' 'local_A_ping_V_load_7' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 27 <SV = 9> <Delay = 1.64>
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "%or_ln880_8 = or i9 %tmp_742_cast, i9 256" [./dut.cpp:880]   --->   Operation 388 'or' 'or_ln880_8' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_27 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln880_10 = zext i9 %or_ln880_8" [./dut.cpp:880]   --->   Operation 389 'zext' 'zext_ln880_10' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_27 : Operation 390 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_27 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_10" [./dut.cpp:880]   --->   Operation 390 'getelementptr' 'local_A_ping_V_addr_27' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_27 : Operation 391 [1/1] (0.00ns)   --->   "%or_ln880_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_732, i4 %or_ln880_18" [./dut.cpp:880]   --->   Operation 391 'bitconcatenate' 'or_ln880_9' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_27 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln880_11 = zext i9 %or_ln880_9" [./dut.cpp:880]   --->   Operation 392 'zext' 'zext_ln880_11' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_27 : Operation 393 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_28 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_11" [./dut.cpp:880]   --->   Operation 393 'getelementptr' 'local_A_ping_V_addr_28' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_27 : Operation 394 [2/2] (0.74ns)   --->   "%data_split_V_36_load_1 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 394 'load' 'data_split_V_36_load_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_27 : Operation 395 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_85, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 395 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_27 : Operation 396 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_6 = load i9 %local_A_ping_V_addr_25" [./dut.cpp:880]   --->   Operation 396 'load' 'local_A_ping_V_load_6' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_27 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln674_89 = trunc i512 %local_A_ping_V_load_6"   --->   Operation 397 'trunc' 'trunc_ln674_89' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_27 : Operation 398 [1/1] (0.00ns)   --->   "%p_Result_6_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_6, i32 256, i32 511"   --->   Operation 398 'partselect' 'p_Result_6_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_27 : Operation 399 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_7 = load i9 %local_A_ping_V_addr_26" [./dut.cpp:880]   --->   Operation 399 'load' 'local_A_ping_V_load_7' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_27 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln674_90 = trunc i512 %local_A_ping_V_load_7"   --->   Operation 400 'trunc' 'trunc_ln674_90' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_27 : Operation 401 [1/1] (0.00ns)   --->   "%p_Result_7_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_7, i32 256, i32 511"   --->   Operation 401 'partselect' 'p_Result_7_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_27 : Operation 402 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_8 = load i9 %local_A_ping_V_addr_27" [./dut.cpp:880]   --->   Operation 402 'load' 'local_A_ping_V_load_8' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_27 : Operation 403 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_9 = load i9 %local_A_ping_V_addr_28" [./dut.cpp:880]   --->   Operation 403 'load' 'local_A_ping_V_load_9' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 28 <SV = 10> <Delay = 1.96>
ST_28 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln880_10 = or i9 %tmp_742_cast, i9 320" [./dut.cpp:880]   --->   Operation 404 'or' 'or_ln880_10' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_28 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln880_12 = zext i9 %or_ln880_10" [./dut.cpp:880]   --->   Operation 405 'zext' 'zext_ln880_12' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_28 : Operation 406 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_29 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_12" [./dut.cpp:880]   --->   Operation 406 'getelementptr' 'local_A_ping_V_addr_29' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_28 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln880_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_733, i4 %or_ln880_19" [./dut.cpp:880]   --->   Operation 407 'bitconcatenate' 'or_ln880_s' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_28 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln880_13 = zext i9 %or_ln880_s" [./dut.cpp:880]   --->   Operation 408 'zext' 'zext_ln880_13' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_28 : Operation 409 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_30 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_13" [./dut.cpp:880]   --->   Operation 409 'getelementptr' 'local_A_ping_V_addr_30' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_28 : Operation 410 [1/2] (0.74ns)   --->   "%data_split_V_36_load_1 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 410 'load' 'data_split_V_36_load_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_28 : Operation 411 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 411 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_28 : Operation 412 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_2_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 412 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_28 : Operation 413 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_8 = load i9 %local_A_ping_V_addr_27" [./dut.cpp:880]   --->   Operation 413 'load' 'local_A_ping_V_load_8' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_28 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln674_91 = trunc i512 %local_A_ping_V_load_8"   --->   Operation 414 'trunc' 'trunc_ln674_91' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_28 : Operation 415 [1/1] (0.00ns)   --->   "%p_Result_8_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_8, i32 256, i32 511"   --->   Operation 415 'partselect' 'p_Result_8_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_28 : Operation 416 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_9 = load i9 %local_A_ping_V_addr_28" [./dut.cpp:880]   --->   Operation 416 'load' 'local_A_ping_V_load_9' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_28 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln674_92 = trunc i512 %local_A_ping_V_load_9"   --->   Operation 417 'trunc' 'trunc_ln674_92' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "%p_Result_9_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_9, i32 256, i32 511"   --->   Operation 418 'partselect' 'p_Result_9_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_28 : Operation 419 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_10 = load i9 %local_A_ping_V_addr_29" [./dut.cpp:880]   --->   Operation 419 'load' 'local_A_ping_V_load_10' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_28 : Operation 420 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_11 = load i9 %local_A_ping_V_addr_30" [./dut.cpp:880]   --->   Operation 420 'load' 'local_A_ping_V_load_11' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 29 <SV = 11> <Delay = 1.64>
ST_29 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln880_12 = or i9 %tmp_742_cast, i9 384" [./dut.cpp:880]   --->   Operation 421 'or' 'or_ln880_12' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_29 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln880_14 = zext i9 %or_ln880_12" [./dut.cpp:880]   --->   Operation 422 'zext' 'zext_ln880_14' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_29 : Operation 423 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_31 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_14" [./dut.cpp:880]   --->   Operation 423 'getelementptr' 'local_A_ping_V_addr_31' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_29 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln880 = sext i8 %or_ln880_5" [./dut.cpp:880]   --->   Operation 424 'sext' 'sext_ln880' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_29 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln880_15 = zext i9 %sext_ln880" [./dut.cpp:880]   --->   Operation 425 'zext' 'zext_ln880_15' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_29 : Operation 426 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_32 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_15" [./dut.cpp:880]   --->   Operation 426 'getelementptr' 'local_A_ping_V_addr_32' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_29 : Operation 427 [2/2] (0.74ns)   --->   "%data_split_V_36_load_2 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 427 'load' 'data_split_V_36_load_2' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_29 : Operation 428 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_86, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 428 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_29 : Operation 429 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_10 = load i9 %local_A_ping_V_addr_29" [./dut.cpp:880]   --->   Operation 429 'load' 'local_A_ping_V_load_10' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_29 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln674_93 = trunc i512 %local_A_ping_V_load_10"   --->   Operation 430 'trunc' 'trunc_ln674_93' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_29 : Operation 431 [1/1] (0.00ns)   --->   "%p_Result_10_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_10, i32 256, i32 511"   --->   Operation 431 'partselect' 'p_Result_10_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_29 : Operation 432 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_11 = load i9 %local_A_ping_V_addr_30" [./dut.cpp:880]   --->   Operation 432 'load' 'local_A_ping_V_load_11' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_29 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln674_94 = trunc i512 %local_A_ping_V_load_11"   --->   Operation 433 'trunc' 'trunc_ln674_94' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_29 : Operation 434 [1/1] (0.00ns)   --->   "%p_Result_11_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_11, i32 256, i32 511"   --->   Operation 434 'partselect' 'p_Result_11_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_29 : Operation 435 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_12 = load i9 %local_A_ping_V_addr_31" [./dut.cpp:880]   --->   Operation 435 'load' 'local_A_ping_V_load_12' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_29 : Operation 436 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_13 = load i9 %local_A_ping_V_addr_32" [./dut.cpp:880]   --->   Operation 436 'load' 'local_A_ping_V_load_13' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 30 <SV = 12> <Delay = 1.96>
ST_30 : Operation 437 [1/1] (0.00ns)   --->   "%or_ln880_14 = or i9 %tmp_742_cast, i9 448" [./dut.cpp:880]   --->   Operation 437 'or' 'or_ln880_14' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_30 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln880_16 = zext i9 %or_ln880_14" [./dut.cpp:880]   --->   Operation 438 'zext' 'zext_ln880_16' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_30 : Operation 439 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_33 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_16" [./dut.cpp:880]   --->   Operation 439 'getelementptr' 'local_A_ping_V_addr_33' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_30 : Operation 440 [1/1] (0.00ns)   --->   "%or_ln880_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_734, i4 %or_ln880_20" [./dut.cpp:880]   --->   Operation 440 'bitconcatenate' 'or_ln880_11' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_30 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln880_1 = sext i6 %or_ln880_11" [./dut.cpp:880]   --->   Operation 441 'sext' 'sext_ln880_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_30 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln880_17 = zext i9 %sext_ln880_1" [./dut.cpp:880]   --->   Operation 442 'zext' 'zext_ln880_17' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_30 : Operation 443 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_34 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_17" [./dut.cpp:880]   --->   Operation 443 'getelementptr' 'local_A_ping_V_addr_34' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_30 : Operation 444 [1/2] (0.74ns)   --->   "%data_split_V_36_load_2 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 444 'load' 'data_split_V_36_load_2' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_30 : Operation 445 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 445 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_30 : Operation 446 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_3_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 446 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_30 : Operation 447 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_12 = load i9 %local_A_ping_V_addr_31" [./dut.cpp:880]   --->   Operation 447 'load' 'local_A_ping_V_load_12' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_30 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln674_95 = trunc i512 %local_A_ping_V_load_12"   --->   Operation 448 'trunc' 'trunc_ln674_95' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_30 : Operation 449 [1/1] (0.00ns)   --->   "%p_Result_12_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_12, i32 256, i32 511"   --->   Operation 449 'partselect' 'p_Result_12_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_30 : Operation 450 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_13 = load i9 %local_A_ping_V_addr_32" [./dut.cpp:880]   --->   Operation 450 'load' 'local_A_ping_V_load_13' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_30 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln674_96 = trunc i512 %local_A_ping_V_load_13"   --->   Operation 451 'trunc' 'trunc_ln674_96' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_30 : Operation 452 [1/1] (0.00ns)   --->   "%p_Result_13_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_13, i32 256, i32 511"   --->   Operation 452 'partselect' 'p_Result_13_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_30 : Operation 453 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_14 = load i9 %local_A_ping_V_addr_33" [./dut.cpp:880]   --->   Operation 453 'load' 'local_A_ping_V_load_14' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_30 : Operation 454 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_15 = load i9 %local_A_ping_V_addr_34" [./dut.cpp:880]   --->   Operation 454 'load' 'local_A_ping_V_load_15' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 31 <SV = 13> <Delay = 1.64>
ST_31 : Operation 455 [2/2] (0.74ns)   --->   "%data_split_V_36_load_3 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 455 'load' 'data_split_V_36_load_3' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_31 : Operation 456 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_87, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 456 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_31 : Operation 457 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_14 = load i9 %local_A_ping_V_addr_33" [./dut.cpp:880]   --->   Operation 457 'load' 'local_A_ping_V_load_14' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_31 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln674_97 = trunc i512 %local_A_ping_V_load_14"   --->   Operation 458 'trunc' 'trunc_ln674_97' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_31 : Operation 459 [1/1] (0.00ns)   --->   "%p_Result_14_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_14, i32 256, i32 511"   --->   Operation 459 'partselect' 'p_Result_14_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_31 : Operation 460 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_15 = load i9 %local_A_ping_V_addr_34" [./dut.cpp:880]   --->   Operation 460 'load' 'local_A_ping_V_load_15' <Predicate = (!icmp_ln890_1801)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_31 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln674_98 = trunc i512 %local_A_ping_V_load_15"   --->   Operation 461 'trunc' 'trunc_ln674_98' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_31 : Operation 462 [1/1] (0.00ns)   --->   "%p_Result_15_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_15, i32 256, i32 511"   --->   Operation 462 'partselect' 'p_Result_15_1' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>

State 32 <SV = 14> <Delay = 1.96>
ST_32 : Operation 463 [1/2] (0.74ns)   --->   "%data_split_V_36_load_3 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 463 'load' 'data_split_V_36_load_3' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_32 : Operation 464 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 464 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_32 : Operation 465 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_4_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 465 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 33 <SV = 15> <Delay = 0.74>
ST_33 : Operation 466 [2/2] (0.74ns)   --->   "%data_split_V_36_load_4 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 466 'load' 'data_split_V_36_load_4' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_33 : Operation 467 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_88, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 467 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 34 <SV = 16> <Delay = 1.96>
ST_34 : Operation 468 [1/2] (0.74ns)   --->   "%data_split_V_36_load_4 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 468 'load' 'data_split_V_36_load_4' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_34 : Operation 469 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 469 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_34 : Operation 470 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_5_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 470 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 35 <SV = 17> <Delay = 0.74>
ST_35 : Operation 471 [2/2] (0.74ns)   --->   "%data_split_V_36_load_5 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 471 'load' 'data_split_V_36_load_5' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_35 : Operation 472 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_89, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 472 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 36 <SV = 18> <Delay = 1.96>
ST_36 : Operation 473 [1/2] (0.74ns)   --->   "%data_split_V_36_load_5 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 473 'load' 'data_split_V_36_load_5' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_36 : Operation 474 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 474 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_36 : Operation 475 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_6_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 475 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 37 <SV = 19> <Delay = 0.74>
ST_37 : Operation 476 [2/2] (0.74ns)   --->   "%data_split_V_36_load_6 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 476 'load' 'data_split_V_36_load_6' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_37 : Operation 477 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_90, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 477 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 38 <SV = 20> <Delay = 1.96>
ST_38 : Operation 478 [1/2] (0.74ns)   --->   "%data_split_V_36_load_6 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 478 'load' 'data_split_V_36_load_6' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_38 : Operation 479 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 479 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_38 : Operation 480 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_7_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 480 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 39 <SV = 21> <Delay = 0.74>
ST_39 : Operation 481 [2/2] (0.74ns)   --->   "%data_split_V_36_load_7 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 481 'load' 'data_split_V_36_load_7' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_39 : Operation 482 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_91, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 482 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 40 <SV = 22> <Delay = 1.96>
ST_40 : Operation 483 [1/2] (0.74ns)   --->   "%data_split_V_36_load_7 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 483 'load' 'data_split_V_36_load_7' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_40 : Operation 484 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 484 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_40 : Operation 485 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_8_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 485 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 41 <SV = 23> <Delay = 0.74>
ST_41 : Operation 486 [2/2] (0.74ns)   --->   "%data_split_V_36_load_8 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 486 'load' 'data_split_V_36_load_8' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_41 : Operation 487 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_92, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 487 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 42 <SV = 24> <Delay = 1.96>
ST_42 : Operation 488 [1/2] (0.74ns)   --->   "%data_split_V_36_load_8 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 488 'load' 'data_split_V_36_load_8' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_42 : Operation 489 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 489 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_42 : Operation 490 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_9_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 490 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 43 <SV = 25> <Delay = 0.74>
ST_43 : Operation 491 [2/2] (0.74ns)   --->   "%data_split_V_36_load_9 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 491 'load' 'data_split_V_36_load_9' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_43 : Operation 492 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_93, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 492 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 44 <SV = 26> <Delay = 1.96>
ST_44 : Operation 493 [1/2] (0.74ns)   --->   "%data_split_V_36_load_9 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 493 'load' 'data_split_V_36_load_9' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_44 : Operation 494 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 494 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_44 : Operation 495 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_10_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 495 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 45 <SV = 27> <Delay = 0.74>
ST_45 : Operation 496 [2/2] (0.74ns)   --->   "%data_split_V_36_load_10 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 496 'load' 'data_split_V_36_load_10' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_45 : Operation 497 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_94, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 497 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 46 <SV = 28> <Delay = 1.96>
ST_46 : Operation 498 [1/2] (0.74ns)   --->   "%data_split_V_36_load_10 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 498 'load' 'data_split_V_36_load_10' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_46 : Operation 499 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 499 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_46 : Operation 500 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_11_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 500 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 47 <SV = 29> <Delay = 0.74>
ST_47 : Operation 501 [2/2] (0.74ns)   --->   "%data_split_V_36_load_11 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 501 'load' 'data_split_V_36_load_11' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_47 : Operation 502 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_95, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 502 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 48 <SV = 30> <Delay = 1.96>
ST_48 : Operation 503 [1/2] (0.74ns)   --->   "%data_split_V_36_load_11 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 503 'load' 'data_split_V_36_load_11' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_48 : Operation 504 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 504 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_48 : Operation 505 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_12_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 505 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 49 <SV = 31> <Delay = 0.74>
ST_49 : Operation 506 [2/2] (0.74ns)   --->   "%data_split_V_36_load_12 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 506 'load' 'data_split_V_36_load_12' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_49 : Operation 507 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_96, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 507 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 50 <SV = 32> <Delay = 1.96>
ST_50 : Operation 508 [1/2] (0.74ns)   --->   "%data_split_V_36_load_12 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 508 'load' 'data_split_V_36_load_12' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_50 : Operation 509 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 509 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_50 : Operation 510 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_13_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 510 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 51 <SV = 33> <Delay = 0.74>
ST_51 : Operation 511 [2/2] (0.74ns)   --->   "%data_split_V_36_load_13 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 511 'load' 'data_split_V_36_load_13' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_51 : Operation 512 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_97, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 512 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 52 <SV = 34> <Delay = 1.96>
ST_52 : Operation 513 [1/2] (0.74ns)   --->   "%data_split_V_36_load_13 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 513 'load' 'data_split_V_36_load_13' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_52 : Operation 514 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 514 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_52 : Operation 515 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_14_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 515 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 53 <SV = 35> <Delay = 0.74>
ST_53 : Operation 516 [2/2] (0.74ns)   --->   "%data_split_V_36_load_14 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 516 'load' 'data_split_V_36_load_14' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_53 : Operation 517 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %trunc_ln674_98, i1 %data_split_V_36_addr" [./dut.cpp:882]   --->   Operation 517 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 54 <SV = 36> <Delay = 1.96>
ST_54 : Operation 518 [1/2] (0.74ns)   --->   "%data_split_V_36_load_14 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 518 'load' 'data_split_V_36_load_14' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_54 : Operation 519 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 519 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_54 : Operation 520 [1/1] (0.74ns)   --->   "%store_ln882 = store i256 %p_Result_15_1, i1 %data_split_V_36_addr_1" [./dut.cpp:882]   --->   Operation 520 'store' 'store_ln882' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 55 <SV = 37> <Delay = 0.74>
ST_55 : Operation 521 [2/2] (0.74ns)   --->   "%data_split_V_36_load_15 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 521 'load' 'data_split_V_36_load_15' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 56 <SV = 38> <Delay = 1.96>
ST_56 : Operation 522 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_8_A_IO_L2_in_boundary_x0_loop_9_A_IO_L2_in_boundary_x0_loop_10_str"   --->   Operation 522 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_56 : Operation 523 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 523 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_56 : Operation 524 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_9_A_IO_L2_in_boundary_x0_loop_10_str"   --->   Operation 524 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_56 : Operation 525 [1/1] (0.00ns)   --->   "%specpipeline_ln872 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:872]   --->   Operation 525 'specpipeline' 'specpipeline_ln872' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_56 : Operation 526 [1/1] (0.00ns)   --->   "%specloopname_ln872 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1698" [./dut.cpp:872]   --->   Operation 526 'specloopname' 'specloopname_ln872' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>
ST_56 : Operation 527 [1/2] (0.74ns)   --->   "%data_split_V_36_load_15 = load i1 %data_split_V_36_addr_2" [./dut.cpp:886]   --->   Operation 527 'load' 'data_split_V_36_load_15' <Predicate = (!icmp_ln890_1801)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_56 : Operation 528 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_36_load_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 528 'write' 'write_ln174' <Predicate = (!icmp_ln890_1801)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_56 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7.preheader"   --->   Operation 529 'br' 'br_ln0' <Predicate = (!icmp_ln890_1801)> <Delay = 0.00>

State 57 <SV = 5> <Delay = 1.03>
ST_57 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1110"   --->   Operation 530 'br' 'br_ln0' <Predicate = (!and_ln838 & or_ln838)> <Delay = 0.00>
ST_57 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1110"   --->   Operation 531 'br' 'br_ln0' <Predicate = (and_ln838 & or_ln838)> <Delay = 0.00>
ST_57 : Operation 532 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln838, i1 1" [./dut.cpp:945]   --->   Operation 532 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 533 [1/1] (0.70ns)   --->   "%add_ln691_1719 = add i8 %c2_V, i8 1"   --->   Operation 533 'add' 'add_ln691_1719' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node c2_V_128)   --->   "%or_ln691_2 = or i1 %and_ln837_1, i1 %icmp_ln890674"   --->   Operation 534 'or' 'or_ln691_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 535 [1/1] (0.30ns) (out node of the LUT)   --->   "%c2_V_128 = select i1 %or_ln691_2, i8 1, i8 %add_ln691_1719"   --->   Operation 535 'select' 'c2_V_128' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 536 [1/1] (0.73ns)   --->   "%add_ln890_415 = add i11 %indvar_flatten139, i11 1"   --->   Operation 536 'add' 'add_ln890_415' <Predicate = (!icmp_ln890674)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 537 [1/1] (0.30ns)   --->   "%select_ln890_640 = select i1 %icmp_ln890674, i11 1, i11 %add_ln890_415"   --->   Operation 537 'select' 'select_ln890_640' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 538 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 58 <SV = 2> <Delay = 0.98>
ST_58 : Operation 539 [1/1] (0.00ns)   --->   "%indvar_flatten69 = phi i6 %add_ln890_409, void %.preheader6, i6 0, void %.preheader6.preheader.preheader"   --->   Operation 539 'phi' 'indvar_flatten69' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 540 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %select_ln890_627, void %.preheader6, i5 0, void %.preheader6.preheader.preheader"   --->   Operation 540 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 541 [1/1] (0.00ns)   --->   "%c5_V_143 = phi i2 %add_ln691_1710, void %.preheader6, i2 0, void %.preheader6.preheader.preheader"   --->   Operation 541 'phi' 'c5_V_143' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 542 [1/1] (0.70ns)   --->   "%add_ln890_409 = add i6 %indvar_flatten69, i6 1"   --->   Operation 542 'add' 'add_ln890_409' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 543 [1/1] (0.61ns)   --->   "%icmp_ln890_1796 = icmp_eq  i6 %indvar_flatten69, i6 32"   --->   Operation 543 'icmp' 'icmp_ln890_1796' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1796, void %.preheader6, void %.loopexit1109"   --->   Operation 544 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 545 [1/1] (0.70ns)   --->   "%add_ln691_1709 = add i5 %c4_V, i5 1"   --->   Operation 545 'add' 'add_ln691_1709' <Predicate = (!icmp_ln890_1796)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 546 [1/1] (0.34ns)   --->   "%icmp_ln890_1798 = icmp_eq  i2 %c5_V_143, i2 2"   --->   Operation 546 'icmp' 'icmp_ln890_1798' <Predicate = (!icmp_ln890_1796)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 547 [1/1] (0.27ns)   --->   "%select_ln890_626 = select i1 %icmp_ln890_1798, i2 0, i2 %c5_V_143"   --->   Operation 547 'select' 'select_ln890_626' <Predicate = (!icmp_ln890_1796)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 548 [1/1] (0.27ns)   --->   "%select_ln890_627 = select i1 %icmp_ln890_1798, i5 %add_ln691_1709, i5 %c4_V"   --->   Operation 548 'select' 'select_ln890_627' <Predicate = (!icmp_ln890_1796)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 59 <SV = 3> <Delay = 1.21>
ST_59 : Operation 549 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 549 'read' 'fifo_A_A_IO_L2_in_3_x08_read' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 60 <SV = 4> <Delay = 2.35>
ST_60 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890_627, i1 0" [./dut.cpp:909]   --->   Operation 550 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_60 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %tmp_s"   --->   Operation 551 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_60 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln909 = zext i2 %select_ln890_626" [./dut.cpp:909]   --->   Operation 552 'zext' 'zext_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_60 : Operation 553 [1/1] (0.70ns)   --->   "%add_ln909 = add i7 %zext_ln890, i7 %zext_ln909" [./dut.cpp:909]   --->   Operation 553 'add' 'add_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln909 = trunc i7 %add_ln909" [./dut.cpp:909]   --->   Operation 554 'trunc' 'trunc_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_60 : Operation 555 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln909, i4 0" [./dut.cpp:909]   --->   Operation 555 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_60 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln909_1 = zext i11 %tmp" [./dut.cpp:909]   --->   Operation 556 'zext' 'zext_ln909_1' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_60 : Operation 557 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_3 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_1" [./dut.cpp:909]   --->   Operation 557 'getelementptr' 'local_A_ping_V_addr_3' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_60 : Operation 558 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read, i9 %local_A_ping_V_addr_3" [./dut.cpp:909]   --->   Operation 558 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_60 : Operation 559 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 559 'read' 'fifo_A_A_IO_L2_in_3_x08_read_1' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 61 <SV = 5> <Delay = 1.64>
ST_61 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_731_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln909, i4 0" [./dut.cpp:909]   --->   Operation 560 'bitconcatenate' 'tmp_731_cast' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_61 : Operation 561 [1/1] (0.00ns)   --->   "%or_ln909 = or i9 %tmp_731_cast, i9 1" [./dut.cpp:909]   --->   Operation 561 'or' 'or_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_61 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln909_2 = zext i9 %or_ln909" [./dut.cpp:909]   --->   Operation 562 'zext' 'zext_ln909_2' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_61 : Operation 563 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_4 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_2" [./dut.cpp:909]   --->   Operation 563 'getelementptr' 'local_A_ping_V_addr_4' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_61 : Operation 564 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_1, i9 %local_A_ping_V_addr_4" [./dut.cpp:909]   --->   Operation 564 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_61 : Operation 565 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 565 'read' 'fifo_A_A_IO_L2_in_3_x08_read_2' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 62 <SV = 6> <Delay = 1.64>
ST_62 : Operation 566 [1/1] (0.00ns)   --->   "%or_ln909_1 = or i9 %tmp_731_cast, i9 2" [./dut.cpp:909]   --->   Operation 566 'or' 'or_ln909_1' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_62 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln909_3 = zext i9 %or_ln909_1" [./dut.cpp:909]   --->   Operation 567 'zext' 'zext_ln909_3' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_62 : Operation 568 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_5 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_3" [./dut.cpp:909]   --->   Operation 568 'getelementptr' 'local_A_ping_V_addr_5' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_62 : Operation 569 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_2, i9 %local_A_ping_V_addr_5" [./dut.cpp:909]   --->   Operation 569 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_62 : Operation 570 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 570 'read' 'fifo_A_A_IO_L2_in_3_x08_read_3' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 63 <SV = 7> <Delay = 1.64>
ST_63 : Operation 571 [1/1] (0.00ns)   --->   "%or_ln909_2 = or i9 %tmp_731_cast, i9 3" [./dut.cpp:909]   --->   Operation 571 'or' 'or_ln909_2' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_63 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln909_4 = zext i9 %or_ln909_2" [./dut.cpp:909]   --->   Operation 572 'zext' 'zext_ln909_4' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_63 : Operation 573 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_6 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_4" [./dut.cpp:909]   --->   Operation 573 'getelementptr' 'local_A_ping_V_addr_6' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_63 : Operation 574 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_3, i9 %local_A_ping_V_addr_6" [./dut.cpp:909]   --->   Operation 574 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_63 : Operation 575 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 575 'read' 'fifo_A_A_IO_L2_in_3_x08_read_4' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 64 <SV = 8> <Delay = 1.64>
ST_64 : Operation 576 [1/1] (0.00ns)   --->   "%or_ln909_3 = or i9 %tmp_731_cast, i9 4" [./dut.cpp:909]   --->   Operation 576 'or' 'or_ln909_3' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_64 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln909_5 = zext i9 %or_ln909_3" [./dut.cpp:909]   --->   Operation 577 'zext' 'zext_ln909_5' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_64 : Operation 578 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_7 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_5" [./dut.cpp:909]   --->   Operation 578 'getelementptr' 'local_A_ping_V_addr_7' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_64 : Operation 579 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_4, i9 %local_A_ping_V_addr_7" [./dut.cpp:909]   --->   Operation 579 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_64 : Operation 580 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 580 'read' 'fifo_A_A_IO_L2_in_3_x08_read_5' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 65 <SV = 9> <Delay = 1.64>
ST_65 : Operation 581 [1/1] (0.00ns)   --->   "%or_ln909_4 = or i9 %tmp_731_cast, i9 5" [./dut.cpp:909]   --->   Operation 581 'or' 'or_ln909_4' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_65 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln909_6 = zext i9 %or_ln909_4" [./dut.cpp:909]   --->   Operation 582 'zext' 'zext_ln909_6' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_65 : Operation 583 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_8 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_6" [./dut.cpp:909]   --->   Operation 583 'getelementptr' 'local_A_ping_V_addr_8' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_65 : Operation 584 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_5, i9 %local_A_ping_V_addr_8" [./dut.cpp:909]   --->   Operation 584 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_65 : Operation 585 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 585 'read' 'fifo_A_A_IO_L2_in_3_x08_read_6' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 66 <SV = 10> <Delay = 1.64>
ST_66 : Operation 586 [1/1] (0.00ns)   --->   "%or_ln909_5 = or i9 %tmp_731_cast, i9 6" [./dut.cpp:909]   --->   Operation 586 'or' 'or_ln909_5' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_66 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln909_7 = zext i9 %or_ln909_5" [./dut.cpp:909]   --->   Operation 587 'zext' 'zext_ln909_7' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_66 : Operation 588 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_9 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_7" [./dut.cpp:909]   --->   Operation 588 'getelementptr' 'local_A_ping_V_addr_9' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_66 : Operation 589 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_6, i9 %local_A_ping_V_addr_9" [./dut.cpp:909]   --->   Operation 589 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_66 : Operation 590 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 590 'read' 'fifo_A_A_IO_L2_in_3_x08_read_7' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 67 <SV = 11> <Delay = 1.64>
ST_67 : Operation 591 [1/1] (0.00ns)   --->   "%or_ln909_6 = or i9 %tmp_731_cast, i9 7" [./dut.cpp:909]   --->   Operation 591 'or' 'or_ln909_6' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_67 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln909_8 = zext i9 %or_ln909_6" [./dut.cpp:909]   --->   Operation 592 'zext' 'zext_ln909_8' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_67 : Operation 593 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_10 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_8" [./dut.cpp:909]   --->   Operation 593 'getelementptr' 'local_A_ping_V_addr_10' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_67 : Operation 594 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_7, i9 %local_A_ping_V_addr_10" [./dut.cpp:909]   --->   Operation 594 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_67 : Operation 595 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 595 'read' 'fifo_A_A_IO_L2_in_3_x08_read_8' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 68 <SV = 12> <Delay = 1.64>
ST_68 : Operation 596 [1/1] (0.00ns)   --->   "%or_ln909_7 = or i9 %tmp_731_cast, i9 8" [./dut.cpp:909]   --->   Operation 596 'or' 'or_ln909_7' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_68 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln909_9 = zext i9 %or_ln909_7" [./dut.cpp:909]   --->   Operation 597 'zext' 'zext_ln909_9' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_68 : Operation 598 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_11 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_9" [./dut.cpp:909]   --->   Operation 598 'getelementptr' 'local_A_ping_V_addr_11' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_68 : Operation 599 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_8, i9 %local_A_ping_V_addr_11" [./dut.cpp:909]   --->   Operation 599 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_68 : Operation 600 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 600 'read' 'fifo_A_A_IO_L2_in_3_x08_read_9' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 69 <SV = 13> <Delay = 1.64>
ST_69 : Operation 601 [1/1] (0.00ns)   --->   "%or_ln909_8 = or i9 %tmp_731_cast, i9 9" [./dut.cpp:909]   --->   Operation 601 'or' 'or_ln909_8' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_69 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln909_10 = zext i9 %or_ln909_8" [./dut.cpp:909]   --->   Operation 602 'zext' 'zext_ln909_10' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_69 : Operation 603 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_12 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_10" [./dut.cpp:909]   --->   Operation 603 'getelementptr' 'local_A_ping_V_addr_12' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_69 : Operation 604 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_9, i9 %local_A_ping_V_addr_12" [./dut.cpp:909]   --->   Operation 604 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_69 : Operation 605 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 605 'read' 'fifo_A_A_IO_L2_in_3_x08_read_10' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 70 <SV = 14> <Delay = 1.64>
ST_70 : Operation 606 [1/1] (0.00ns)   --->   "%or_ln909_9 = or i9 %tmp_731_cast, i9 10" [./dut.cpp:909]   --->   Operation 606 'or' 'or_ln909_9' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_70 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln909_11 = zext i9 %or_ln909_9" [./dut.cpp:909]   --->   Operation 607 'zext' 'zext_ln909_11' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_70 : Operation 608 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_13 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_11" [./dut.cpp:909]   --->   Operation 608 'getelementptr' 'local_A_ping_V_addr_13' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_70 : Operation 609 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_10, i9 %local_A_ping_V_addr_13" [./dut.cpp:909]   --->   Operation 609 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_70 : Operation 610 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 610 'read' 'fifo_A_A_IO_L2_in_3_x08_read_11' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 71 <SV = 15> <Delay = 1.64>
ST_71 : Operation 611 [1/1] (0.00ns)   --->   "%or_ln909_10 = or i9 %tmp_731_cast, i9 11" [./dut.cpp:909]   --->   Operation 611 'or' 'or_ln909_10' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_71 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln909_12 = zext i9 %or_ln909_10" [./dut.cpp:909]   --->   Operation 612 'zext' 'zext_ln909_12' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_71 : Operation 613 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_14 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_12" [./dut.cpp:909]   --->   Operation 613 'getelementptr' 'local_A_ping_V_addr_14' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_71 : Operation 614 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_11, i9 %local_A_ping_V_addr_14" [./dut.cpp:909]   --->   Operation 614 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_71 : Operation 615 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 615 'read' 'fifo_A_A_IO_L2_in_3_x08_read_12' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 72 <SV = 16> <Delay = 1.64>
ST_72 : Operation 616 [1/1] (0.00ns)   --->   "%or_ln909_11 = or i9 %tmp_731_cast, i9 12" [./dut.cpp:909]   --->   Operation 616 'or' 'or_ln909_11' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_72 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln909_13 = zext i9 %or_ln909_11" [./dut.cpp:909]   --->   Operation 617 'zext' 'zext_ln909_13' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_72 : Operation 618 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_15 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_13" [./dut.cpp:909]   --->   Operation 618 'getelementptr' 'local_A_ping_V_addr_15' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_72 : Operation 619 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_12, i9 %local_A_ping_V_addr_15" [./dut.cpp:909]   --->   Operation 619 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_72 : Operation 620 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 620 'read' 'fifo_A_A_IO_L2_in_3_x08_read_13' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 73 <SV = 17> <Delay = 1.64>
ST_73 : Operation 621 [1/1] (0.00ns)   --->   "%or_ln909_12 = or i9 %tmp_731_cast, i9 13" [./dut.cpp:909]   --->   Operation 621 'or' 'or_ln909_12' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_73 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln909_14 = zext i9 %or_ln909_12" [./dut.cpp:909]   --->   Operation 622 'zext' 'zext_ln909_14' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_73 : Operation 623 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_16 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_14" [./dut.cpp:909]   --->   Operation 623 'getelementptr' 'local_A_ping_V_addr_16' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_73 : Operation 624 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_13, i9 %local_A_ping_V_addr_16" [./dut.cpp:909]   --->   Operation 624 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_73 : Operation 625 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 625 'read' 'fifo_A_A_IO_L2_in_3_x08_read_14' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 74 <SV = 18> <Delay = 1.64>
ST_74 : Operation 626 [1/1] (0.00ns)   --->   "%or_ln909_13 = or i9 %tmp_731_cast, i9 14" [./dut.cpp:909]   --->   Operation 626 'or' 'or_ln909_13' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_74 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln909_15 = zext i9 %or_ln909_13" [./dut.cpp:909]   --->   Operation 627 'zext' 'zext_ln909_15' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_74 : Operation 628 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_17 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_15" [./dut.cpp:909]   --->   Operation 628 'getelementptr' 'local_A_ping_V_addr_17' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_74 : Operation 629 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_14, i9 %local_A_ping_V_addr_17" [./dut.cpp:909]   --->   Operation 629 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_74 : Operation 630 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_3_x08_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 630 'read' 'fifo_A_A_IO_L2_in_3_x08_read_15' <Predicate = (!icmp_ln890_1796)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_74 : Operation 631 [1/1] (0.43ns)   --->   "%add_ln691_1710 = add i2 %select_ln890_626, i2 1"   --->   Operation 631 'add' 'add_ln691_1710' <Predicate = (!icmp_ln890_1796)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 19> <Delay = 1.64>
ST_75 : Operation 632 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_14_A_IO_L2_in_boundary_x0_loop_15_str"   --->   Operation 632 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_75 : Operation 633 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 633 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_75 : Operation 634 [1/1] (0.00ns)   --->   "%or_ln909_14 = or i9 %tmp_731_cast, i9 15" [./dut.cpp:909]   --->   Operation 634 'or' 'or_ln909_14' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_75 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln909_16 = zext i9 %or_ln909_14" [./dut.cpp:909]   --->   Operation 635 'zext' 'zext_ln909_16' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_75 : Operation 636 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_18 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_16" [./dut.cpp:909]   --->   Operation 636 'getelementptr' 'local_A_ping_V_addr_18' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_75 : Operation 637 [1/1] (0.00ns)   --->   "%specpipeline_ln900 = specpipeline void @_ssdm_op_SpecPipeline, i32 17, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:900]   --->   Operation 637 'specpipeline' 'specpipeline_ln900' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_75 : Operation 638 [1/1] (0.00ns)   --->   "%specloopname_ln900 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1634" [./dut.cpp:900]   --->   Operation 638 'specloopname' 'specloopname_ln900' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>
ST_75 : Operation 639 [1/1] (1.64ns)   --->   "%store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_15, i9 %local_A_ping_V_addr_18" [./dut.cpp:909]   --->   Operation 639 'store' 'store_ln909' <Predicate = (!icmp_ln890_1796)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_75 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 640 'br' 'br_ln0' <Predicate = (!icmp_ln890_1796)> <Delay = 0.00>

State 76 <SV = 3> <Delay = 0.38>
ST_76 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln918 = br i1 %or_ln838, void %.loopexit1110, void %.preheader5.preheader.preheader" [./dut.cpp:918]   --->   Operation 641 'br' 'br_ln918' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 642 [1/1] (0.38ns)   --->   "%br_ln919 = br void %.preheader5.preheader" [./dut.cpp:919]   --->   Operation 642 'br' 'br_ln919' <Predicate = (or_ln838)> <Delay = 0.38>

State 77 <SV = 4> <Delay = 1.95>
ST_77 : Operation 643 [1/1] (0.00ns)   --->   "%indvar_flatten131 = phi i10 %add_ln890_412, void %.preheader5, i10 0, void %.preheader5.preheader.preheader"   --->   Operation 643 'phi' 'indvar_flatten131' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 644 [1/1] (0.00ns)   --->   "%c5_V_145 = phi i2 %select_ln890_631, void %.preheader5, i2 0, void %.preheader5.preheader.preheader"   --->   Operation 644 'phi' 'c5_V_145' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 645 [1/1] (0.00ns)   --->   "%indvar_flatten109 = phi i10 %select_ln890_634, void %.preheader5, i10 0, void %.preheader5.preheader.preheader"   --->   Operation 645 'phi' 'indvar_flatten109' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 646 [1/1] (0.00ns)   --->   "%c6_V_179 = phi i6 %select_ln890_633, void %.preheader5, i6 0, void %.preheader5.preheader.preheader"   --->   Operation 646 'phi' 'c6_V_179' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 647 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln691, void %.preheader5, i4 0, void %.preheader5.preheader.preheader"   --->   Operation 647 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 648 [1/1] (0.72ns)   --->   "%add_ln890_412 = add i10 %indvar_flatten131, i10 1"   --->   Operation 648 'add' 'add_ln890_412' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 649 [1/1] (0.00ns)   --->   "%div_i_i3 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_179, i32 1, i32 4"   --->   Operation 649 'partselect' 'div_i_i3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 650 [1/1] (0.00ns)   --->   "%empty_2543 = trunc i6 %c6_V_179"   --->   Operation 650 'trunc' 'empty_2543' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 651 [1/1] (0.60ns)   --->   "%icmp_ln890_1800 = icmp_eq  i10 %indvar_flatten131, i10 512"   --->   Operation 651 'icmp' 'icmp_ln890_1800' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1800, void %.preheader5, void %.loopexit1110.loopexit"   --->   Operation 652 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 653 [1/1] (0.43ns)   --->   "%add_ln691_1713 = add i2 %c5_V_145, i2 1"   --->   Operation 653 'add' 'add_ln691_1713' <Predicate = (!icmp_ln890_1800)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 654 [1/1] (0.60ns)   --->   "%icmp_ln890_1802 = icmp_eq  i10 %indvar_flatten109, i10 256"   --->   Operation 654 'icmp' 'icmp_ln890_1802' <Predicate = (!icmp_ln890_1800)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 655 [1/1] (0.29ns)   --->   "%select_ln890_630 = select i1 %icmp_ln890_1802, i6 0, i6 %c6_V_179"   --->   Operation 655 'select' 'select_ln890_630' <Predicate = (!icmp_ln890_1800)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 656 [1/1] (0.27ns)   --->   "%select_ln890_631 = select i1 %icmp_ln890_1802, i2 %add_ln691_1713, i2 %c5_V_145"   --->   Operation 656 'select' 'select_ln890_631' <Predicate = (!icmp_ln890_1800)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln890_631, i4 0" [./dut.cpp:930]   --->   Operation 657 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_77 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln930_2 = zext i6 %tmp_52" [./dut.cpp:930]   --->   Operation 658 'zext' 'zext_ln930_2' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_77 : Operation 659 [1/1] (0.70ns)   --->   "%add_ln930 = add i7 %zext_ln930_2, i7 32" [./dut.cpp:930]   --->   Operation 659 'add' 'add_ln930' <Predicate = (!icmp_ln890_1800)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln920)   --->   "%select_ln890_632 = select i1 %icmp_ln890_1802, i4 0, i4 %div_i_i3"   --->   Operation 660 'select' 'select_ln890_632' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln920_1)   --->   "%xor_ln890_9 = xor i1 %icmp_ln890_1802, i1 1"   --->   Operation 661 'xor' 'xor_ln890_9' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln920_1)   --->   "%and_ln890_12 = and i1 %empty_2543, i1 %xor_ln890_9"   --->   Operation 662 'and' 'and_ln890_12' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln890_9)   --->   "%xor_ln890_5 = xor i1 %icmp_ln890_1802, i1 1"   --->   Operation 663 'xor' 'xor_ln890_5' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 664 [1/1] (0.65ns)   --->   "%icmp_ln890_1803 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 664 'icmp' 'icmp_ln890_1803' <Predicate = (!icmp_ln890_1800)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 665 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890_9 = and i1 %icmp_ln890_1803, i1 %xor_ln890_5"   --->   Operation 665 'and' 'and_ln890_9' <Predicate = (!icmp_ln890_1800)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 666 [1/1] (0.70ns)   --->   "%add_ln691_1714 = add i6 %select_ln890_630, i6 1"   --->   Operation 666 'add' 'add_ln691_1714' <Predicate = (!icmp_ln890_1800)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln920)   --->   "%div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1714, i32 1, i32 4"   --->   Operation 667 'partselect' 'div_i_i367_mid1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_77 : Operation 668 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln920 = select i1 %and_ln890_9, i4 %div_i_i367_mid1, i4 %select_ln890_632" [./dut.cpp:920]   --->   Operation 668 'select' 'select_ln920' <Predicate = (!icmp_ln890_1800)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln930 = trunc i7 %add_ln930" [./dut.cpp:930]   --->   Operation 669 'trunc' 'trunc_ln930' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_77 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_721 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %add_ln930, i32 4, i32 6" [./dut.cpp:930]   --->   Operation 670 'partselect' 'tmp_721' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_77 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node select_ln920_1)   --->   "%empty_2544 = trunc i6 %add_ln691_1714"   --->   Operation 671 'trunc' 'empty_2544' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_77 : Operation 672 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln920_1 = select i1 %and_ln890_9, i1 %empty_2544, i1 %and_ln890_12" [./dut.cpp:920]   --->   Operation 672 'select' 'select_ln920_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 673 [1/1] (0.29ns)   --->   "%select_ln890_633 = select i1 %and_ln890_9, i6 %add_ln691_1714, i6 %select_ln890_630"   --->   Operation 673 'select' 'select_ln890_633' <Predicate = (!icmp_ln890_1800)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 674 [1/1] (0.70ns)   --->   "%add_ln691_1715 = add i4 %c7_V, i4 1"   --->   Operation 674 'add' 'add_ln691_1715' <Predicate = (!icmp_ln890_1800)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691 = or i1 %and_ln890_9, i1 %icmp_ln890_1802"   --->   Operation 675 'or' 'or_ln691' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 676 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln691 = select i1 %or_ln691, i4 1, i4 %add_ln691_1715"   --->   Operation 676 'select' 'select_ln691' <Predicate = (!icmp_ln890_1800)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 677 [1/1] (0.72ns)   --->   "%add_ln890_411 = add i10 %indvar_flatten109, i10 1"   --->   Operation 677 'add' 'add_ln890_411' <Predicate = (!icmp_ln890_1800)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 678 [1/1] (0.30ns)   --->   "%select_ln890_634 = select i1 %icmp_ln890_1802, i10 1, i10 %add_ln890_411"   --->   Operation 678 'select' 'select_ln890_634' <Predicate = (!icmp_ln890_1800)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 5> <Delay = 1.87>
ST_78 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln930_1 = zext i6 %tmp_52" [./dut.cpp:930]   --->   Operation 679 'zext' 'zext_ln930_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_78 : Operation 680 [1/1] (0.70ns)   --->   "%add_ln930_1 = add i8 %zext_ln930_1, i8 96" [./dut.cpp:930]   --->   Operation 680 'add' 'add_ln930_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i2.i4, i58 0, i2 %select_ln890_631, i4 %select_ln920" [./dut.cpp:930]   --->   Operation 681 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_78 : Operation 682 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_16 = getelementptr i512 %local_A_pong_V, i64 0, i64 %tmp_53" [./dut.cpp:930]   --->   Operation 682 'getelementptr' 'local_A_pong_V_addr_16' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_78 : Operation 683 [1/1] (0.22ns)   --->   "%or_ln930 = or i4 %trunc_ln930, i4 %select_ln920" [./dut.cpp:930]   --->   Operation 683 'or' 'or_ln930' <Predicate = (!icmp_ln890_1800)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 684 [1/1] (0.00ns)   --->   "%or_ln930_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %tmp_721, i4 %or_ln930" [./dut.cpp:930]   --->   Operation 684 'bitconcatenate' 'or_ln930_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_78 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln930_3 = zext i7 %or_ln930_1" [./dut.cpp:930]   --->   Operation 685 'zext' 'zext_ln930_3' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_78 : Operation 686 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_17 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_3" [./dut.cpp:930]   --->   Operation 686 'getelementptr' 'local_A_pong_V_addr_17' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_78 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln930_1 = trunc i8 %add_ln930_1" [./dut.cpp:930]   --->   Operation 687 'trunc' 'trunc_ln930_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_78 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_722 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln930_1, i32 4, i32 7" [./dut.cpp:930]   --->   Operation 688 'partselect' 'tmp_722' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_78 : Operation 689 [2/2] (1.64ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_16" [./dut.cpp:930]   --->   Operation 689 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_78 : Operation 690 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_17" [./dut.cpp:930]   --->   Operation 690 'load' 'local_A_pong_V_load_1' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 79 <SV = 6> <Delay = 2.39>
ST_79 : Operation 691 [1/1] (0.70ns)   --->   "%add_ln930_2 = add i8 %zext_ln930_1, i8 160" [./dut.cpp:930]   --->   Operation 691 'add' 'add_ln930_2' <Predicate = (!icmp_ln890_1800)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_738_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i4, i3 0, i2 %select_ln890_631, i4 %select_ln920" [./dut.cpp:930]   --->   Operation 692 'bitconcatenate' 'tmp_738_cast' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 693 [1/1] (0.00ns)   --->   "%or_ln930_2 = or i9 %tmp_738_cast, i9 64" [./dut.cpp:930]   --->   Operation 693 'or' 'or_ln930_2' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln930_4 = zext i9 %or_ln930_2" [./dut.cpp:930]   --->   Operation 694 'zext' 'zext_ln930_4' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 695 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_18 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_4" [./dut.cpp:930]   --->   Operation 695 'getelementptr' 'local_A_pong_V_addr_18' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 696 [1/1] (0.22ns)   --->   "%or_ln930_13 = or i4 %trunc_ln930_1, i4 %select_ln920" [./dut.cpp:930]   --->   Operation 696 'or' 'or_ln930_13' <Predicate = (!icmp_ln890_1800)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 697 [1/1] (0.00ns)   --->   "%or_ln930_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_722, i4 %or_ln930_13" [./dut.cpp:930]   --->   Operation 697 'bitconcatenate' 'or_ln930_3' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln930_5 = zext i8 %or_ln930_3" [./dut.cpp:930]   --->   Operation 698 'zext' 'zext_ln930_5' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 699 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_19 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_5" [./dut.cpp:930]   --->   Operation 699 'getelementptr' 'local_A_pong_V_addr_19' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln930_2 = trunc i8 %add_ln930_2" [./dut.cpp:930]   --->   Operation 700 'trunc' 'trunc_ln930_2' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_723 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln930_2, i32 4, i32 7" [./dut.cpp:930]   --->   Operation 701 'partselect' 'tmp_723' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 702 [1/2] (1.64ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_16" [./dut.cpp:930]   --->   Operation 702 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_79 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln674_67 = trunc i512 %local_A_pong_V_load"   --->   Operation 703 'trunc' 'trunc_ln674_67' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 704 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_67, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 704 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_79 : Operation 705 [1/1] (0.00ns)   --->   "%p_Result_4587_0_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load, i32 256, i32 511"   --->   Operation 705 'partselect' 'p_Result_4587_0_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 706 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_0_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 706 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_79 : Operation 707 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_17" [./dut.cpp:930]   --->   Operation 707 'load' 'local_A_pong_V_load_1' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_79 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln674_68 = trunc i512 %local_A_pong_V_load_1"   --->   Operation 708 'trunc' 'trunc_ln674_68' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 709 [1/1] (0.00ns)   --->   "%p_Result_4587_1_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_1, i32 256, i32 511"   --->   Operation 709 'partselect' 'p_Result_4587_1_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_79 : Operation 710 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_18" [./dut.cpp:930]   --->   Operation 710 'load' 'local_A_pong_V_load_2' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_79 : Operation 711 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_19" [./dut.cpp:930]   --->   Operation 711 'load' 'local_A_pong_V_load_3' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 80 <SV = 7> <Delay = 1.87>
ST_80 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i6 %tmp_52" [./dut.cpp:930]   --->   Operation 712 'zext' 'zext_ln930' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 713 [1/1] (0.71ns)   --->   "%add_ln930_3 = add i9 %zext_ln930, i9 224" [./dut.cpp:930]   --->   Operation 713 'add' 'add_ln930_3' <Predicate = (!icmp_ln890_1800)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 714 [1/1] (0.00ns)   --->   "%or_ln930_4 = or i9 %tmp_738_cast, i9 128" [./dut.cpp:930]   --->   Operation 714 'or' 'or_ln930_4' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln930_6 = zext i9 %or_ln930_4" [./dut.cpp:930]   --->   Operation 715 'zext' 'zext_ln930_6' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 716 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_20 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_6" [./dut.cpp:930]   --->   Operation 716 'getelementptr' 'local_A_pong_V_addr_20' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 717 [1/1] (0.22ns)   --->   "%or_ln930_16 = or i4 %trunc_ln930_2, i4 %select_ln920" [./dut.cpp:930]   --->   Operation 717 'or' 'or_ln930_16' <Predicate = (!icmp_ln890_1800)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 718 [1/1] (0.00ns)   --->   "%or_ln930_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_723, i4 %or_ln930_16" [./dut.cpp:930]   --->   Operation 718 'bitconcatenate' 'or_ln930_5' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln930_7 = zext i8 %or_ln930_5" [./dut.cpp:930]   --->   Operation 719 'zext' 'zext_ln930_7' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 720 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_21 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_7" [./dut.cpp:930]   --->   Operation 720 'getelementptr' 'local_A_pong_V_addr_21' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln930_3 = trunc i9 %add_ln930_3" [./dut.cpp:930]   --->   Operation 721 'trunc' 'trunc_ln930_3' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_724 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln930_3, i32 4, i32 8" [./dut.cpp:930]   --->   Operation 722 'partselect' 'tmp_724' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln890_162 = zext i1 %select_ln920_1"   --->   Operation 723 'zext' 'zext_ln890_162' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 724 [1/1] (0.00ns)   --->   "%data_split_V_35_addr_2 = getelementptr i256 %data_split_V_35, i64 0, i64 %zext_ln890_162"   --->   Operation 724 'getelementptr' 'data_split_V_35_addr_2' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 725 [2/2] (0.74ns)   --->   "%data_split_V_35_load = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 725 'load' 'data_split_V_35_load' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_80 : Operation 726 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_68, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 726 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_80 : Operation 727 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_18" [./dut.cpp:930]   --->   Operation 727 'load' 'local_A_pong_V_load_2' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_80 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln674_69 = trunc i512 %local_A_pong_V_load_2"   --->   Operation 728 'trunc' 'trunc_ln674_69' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 729 [1/1] (0.00ns)   --->   "%p_Result_4587_2_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_2, i32 256, i32 511"   --->   Operation 729 'partselect' 'p_Result_4587_2_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 730 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_19" [./dut.cpp:930]   --->   Operation 730 'load' 'local_A_pong_V_load_3' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_80 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln674_70 = trunc i512 %local_A_pong_V_load_3"   --->   Operation 731 'trunc' 'trunc_ln674_70' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 732 [1/1] (0.00ns)   --->   "%p_Result_4587_3_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_3, i32 256, i32 511"   --->   Operation 732 'partselect' 'p_Result_4587_3_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_80 : Operation 733 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_20" [./dut.cpp:930]   --->   Operation 733 'load' 'local_A_pong_V_load_4' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_80 : Operation 734 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_21" [./dut.cpp:930]   --->   Operation 734 'load' 'local_A_pong_V_load_5' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 81 <SV = 8> <Delay = 1.96>
ST_81 : Operation 735 [1/1] (0.71ns)   --->   "%add_ln930_4 = add i9 %zext_ln930, i9 288" [./dut.cpp:930]   --->   Operation 735 'add' 'add_ln930_4' <Predicate = (!icmp_ln890_1800)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 736 [1/1] (0.71ns)   --->   "%add_ln930_5 = add i9 %zext_ln930, i9 352" [./dut.cpp:930]   --->   Operation 736 'add' 'add_ln930_5' <Predicate = (!icmp_ln890_1800)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 737 [1/1] (0.12ns)   --->   "%xor_ln930 = xor i6 %tmp_52, i6 32" [./dut.cpp:930]   --->   Operation 737 'xor' 'xor_ln930' <Predicate = (!icmp_ln890_1800)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 738 [1/1] (0.00ns)   --->   "%or_ln930_6 = or i9 %tmp_738_cast, i9 192" [./dut.cpp:930]   --->   Operation 738 'or' 'or_ln930_6' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln930_8 = zext i9 %or_ln930_6" [./dut.cpp:930]   --->   Operation 739 'zext' 'zext_ln930_8' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 740 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_22 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_8" [./dut.cpp:930]   --->   Operation 740 'getelementptr' 'local_A_pong_V_addr_22' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 741 [1/1] (0.22ns)   --->   "%or_ln930_17 = or i4 %trunc_ln930_3, i4 %select_ln920" [./dut.cpp:930]   --->   Operation 741 'or' 'or_ln930_17' <Predicate = (!icmp_ln890_1800)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 742 [1/1] (0.00ns)   --->   "%or_ln930_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_724, i4 %or_ln930_17" [./dut.cpp:930]   --->   Operation 742 'bitconcatenate' 'or_ln930_7' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln930_9 = zext i9 %or_ln930_7" [./dut.cpp:930]   --->   Operation 743 'zext' 'zext_ln930_9' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 744 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_23 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_9" [./dut.cpp:930]   --->   Operation 744 'getelementptr' 'local_A_pong_V_addr_23' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln930_4 = trunc i9 %add_ln930_4" [./dut.cpp:930]   --->   Operation 745 'trunc' 'trunc_ln930_4' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 746 [1/1] (0.22ns)   --->   "%or_ln930_18 = or i4 %trunc_ln930_4, i4 %select_ln920" [./dut.cpp:930]   --->   Operation 746 'or' 'or_ln930_18' <Predicate = (!icmp_ln890_1800)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_725 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln930_4, i32 4, i32 8" [./dut.cpp:930]   --->   Operation 747 'partselect' 'tmp_725' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln930_5 = trunc i9 %add_ln930_5" [./dut.cpp:930]   --->   Operation 748 'trunc' 'trunc_ln930_5' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 749 [1/1] (0.22ns)   --->   "%or_ln930_19 = or i4 %trunc_ln930_5, i4 %select_ln920" [./dut.cpp:930]   --->   Operation 749 'or' 'or_ln930_19' <Predicate = (!icmp_ln890_1800)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_726 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln930_5, i32 4, i32 8" [./dut.cpp:930]   --->   Operation 750 'partselect' 'tmp_726' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln930_6 = trunc i6 %xor_ln930" [./dut.cpp:930]   --->   Operation 751 'trunc' 'trunc_ln930_6' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 752 [1/1] (0.22ns)   --->   "%or_ln930_20 = or i4 %trunc_ln930_6, i4 %select_ln920" [./dut.cpp:930]   --->   Operation 752 'or' 'or_ln930_20' <Predicate = (!icmp_ln890_1800)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_727 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %xor_ln930, i32 4, i32 5" [./dut.cpp:930]   --->   Operation 753 'partselect' 'tmp_727' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 754 [1/2] (0.74ns)   --->   "%data_split_V_35_load = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 754 'load' 'data_split_V_35_load' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_81 : Operation 755 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 755 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_81 : Operation 756 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_1_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 756 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_81 : Operation 757 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_20" [./dut.cpp:930]   --->   Operation 757 'load' 'local_A_pong_V_load_4' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_81 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln674_71 = trunc i512 %local_A_pong_V_load_4"   --->   Operation 758 'trunc' 'trunc_ln674_71' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 759 [1/1] (0.00ns)   --->   "%p_Result_4587_4_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_4, i32 256, i32 511"   --->   Operation 759 'partselect' 'p_Result_4587_4_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 760 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_21" [./dut.cpp:930]   --->   Operation 760 'load' 'local_A_pong_V_load_5' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_81 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln674_72 = trunc i512 %local_A_pong_V_load_5"   --->   Operation 761 'trunc' 'trunc_ln674_72' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 762 [1/1] (0.00ns)   --->   "%p_Result_4587_5_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_5, i32 256, i32 511"   --->   Operation 762 'partselect' 'p_Result_4587_5_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_81 : Operation 763 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_22" [./dut.cpp:930]   --->   Operation 763 'load' 'local_A_pong_V_load_6' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_81 : Operation 764 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_23" [./dut.cpp:930]   --->   Operation 764 'load' 'local_A_pong_V_load_7' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 82 <SV = 9> <Delay = 1.64>
ST_82 : Operation 765 [1/1] (0.00ns)   --->   "%or_ln930_8 = or i9 %tmp_738_cast, i9 256" [./dut.cpp:930]   --->   Operation 765 'or' 'or_ln930_8' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_82 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln930_10 = zext i9 %or_ln930_8" [./dut.cpp:930]   --->   Operation 766 'zext' 'zext_ln930_10' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_82 : Operation 767 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_24 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_10" [./dut.cpp:930]   --->   Operation 767 'getelementptr' 'local_A_pong_V_addr_24' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_82 : Operation 768 [1/1] (0.00ns)   --->   "%or_ln930_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_725, i4 %or_ln930_18" [./dut.cpp:930]   --->   Operation 768 'bitconcatenate' 'or_ln930_9' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_82 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln930_11 = zext i9 %or_ln930_9" [./dut.cpp:930]   --->   Operation 769 'zext' 'zext_ln930_11' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_82 : Operation 770 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_25 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_11" [./dut.cpp:930]   --->   Operation 770 'getelementptr' 'local_A_pong_V_addr_25' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_82 : Operation 771 [2/2] (0.74ns)   --->   "%data_split_V_35_load_1 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 771 'load' 'data_split_V_35_load_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_82 : Operation 772 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_69, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 772 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_82 : Operation 773 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_22" [./dut.cpp:930]   --->   Operation 773 'load' 'local_A_pong_V_load_6' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_82 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln674_73 = trunc i512 %local_A_pong_V_load_6"   --->   Operation 774 'trunc' 'trunc_ln674_73' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_82 : Operation 775 [1/1] (0.00ns)   --->   "%p_Result_4587_6_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_6, i32 256, i32 511"   --->   Operation 775 'partselect' 'p_Result_4587_6_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_82 : Operation 776 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_23" [./dut.cpp:930]   --->   Operation 776 'load' 'local_A_pong_V_load_7' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_82 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln674_74 = trunc i512 %local_A_pong_V_load_7"   --->   Operation 777 'trunc' 'trunc_ln674_74' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_82 : Operation 778 [1/1] (0.00ns)   --->   "%p_Result_4587_7_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_7, i32 256, i32 511"   --->   Operation 778 'partselect' 'p_Result_4587_7_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_82 : Operation 779 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_24" [./dut.cpp:930]   --->   Operation 779 'load' 'local_A_pong_V_load_8' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_82 : Operation 780 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_25" [./dut.cpp:930]   --->   Operation 780 'load' 'local_A_pong_V_load_9' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 83 <SV = 10> <Delay = 1.96>
ST_83 : Operation 781 [1/1] (0.00ns)   --->   "%or_ln930_10 = or i9 %tmp_738_cast, i9 320" [./dut.cpp:930]   --->   Operation 781 'or' 'or_ln930_10' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_83 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln930_12 = zext i9 %or_ln930_10" [./dut.cpp:930]   --->   Operation 782 'zext' 'zext_ln930_12' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_83 : Operation 783 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_26 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_12" [./dut.cpp:930]   --->   Operation 783 'getelementptr' 'local_A_pong_V_addr_26' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_83 : Operation 784 [1/1] (0.00ns)   --->   "%or_ln930_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_726, i4 %or_ln930_19" [./dut.cpp:930]   --->   Operation 784 'bitconcatenate' 'or_ln930_s' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_83 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln930_13 = zext i9 %or_ln930_s" [./dut.cpp:930]   --->   Operation 785 'zext' 'zext_ln930_13' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_83 : Operation 786 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_27 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_13" [./dut.cpp:930]   --->   Operation 786 'getelementptr' 'local_A_pong_V_addr_27' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_83 : Operation 787 [1/2] (0.74ns)   --->   "%data_split_V_35_load_1 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 787 'load' 'data_split_V_35_load_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_83 : Operation 788 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 788 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_83 : Operation 789 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_2_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 789 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_83 : Operation 790 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_24" [./dut.cpp:930]   --->   Operation 790 'load' 'local_A_pong_V_load_8' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_83 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln674_75 = trunc i512 %local_A_pong_V_load_8"   --->   Operation 791 'trunc' 'trunc_ln674_75' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_83 : Operation 792 [1/1] (0.00ns)   --->   "%p_Result_4587_8_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_8, i32 256, i32 511"   --->   Operation 792 'partselect' 'p_Result_4587_8_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_83 : Operation 793 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_25" [./dut.cpp:930]   --->   Operation 793 'load' 'local_A_pong_V_load_9' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_83 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln674_76 = trunc i512 %local_A_pong_V_load_9"   --->   Operation 794 'trunc' 'trunc_ln674_76' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_83 : Operation 795 [1/1] (0.00ns)   --->   "%p_Result_4587_9_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_9, i32 256, i32 511"   --->   Operation 795 'partselect' 'p_Result_4587_9_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_83 : Operation 796 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_26" [./dut.cpp:930]   --->   Operation 796 'load' 'local_A_pong_V_load_10' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_83 : Operation 797 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_27" [./dut.cpp:930]   --->   Operation 797 'load' 'local_A_pong_V_load_11' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 84 <SV = 11> <Delay = 1.64>
ST_84 : Operation 798 [1/1] (0.00ns)   --->   "%or_ln930_12 = or i9 %tmp_738_cast, i9 384" [./dut.cpp:930]   --->   Operation 798 'or' 'or_ln930_12' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_84 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln930_14 = zext i9 %or_ln930_12" [./dut.cpp:930]   --->   Operation 799 'zext' 'zext_ln930_14' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_84 : Operation 800 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_28 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_14" [./dut.cpp:930]   --->   Operation 800 'getelementptr' 'local_A_pong_V_addr_28' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_84 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln930 = sext i8 %or_ln930_5" [./dut.cpp:930]   --->   Operation 801 'sext' 'sext_ln930' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_84 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln930_15 = zext i9 %sext_ln930" [./dut.cpp:930]   --->   Operation 802 'zext' 'zext_ln930_15' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_84 : Operation 803 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_29 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_15" [./dut.cpp:930]   --->   Operation 803 'getelementptr' 'local_A_pong_V_addr_29' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_84 : Operation 804 [2/2] (0.74ns)   --->   "%data_split_V_35_load_2 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 804 'load' 'data_split_V_35_load_2' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_84 : Operation 805 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_70, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 805 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_84 : Operation 806 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_26" [./dut.cpp:930]   --->   Operation 806 'load' 'local_A_pong_V_load_10' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_84 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln674_77 = trunc i512 %local_A_pong_V_load_10"   --->   Operation 807 'trunc' 'trunc_ln674_77' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_84 : Operation 808 [1/1] (0.00ns)   --->   "%p_Result_4587_10_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_10, i32 256, i32 511"   --->   Operation 808 'partselect' 'p_Result_4587_10_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_84 : Operation 809 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_27" [./dut.cpp:930]   --->   Operation 809 'load' 'local_A_pong_V_load_11' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_84 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln674_78 = trunc i512 %local_A_pong_V_load_11"   --->   Operation 810 'trunc' 'trunc_ln674_78' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_84 : Operation 811 [1/1] (0.00ns)   --->   "%p_Result_4587_11_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_11, i32 256, i32 511"   --->   Operation 811 'partselect' 'p_Result_4587_11_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_84 : Operation 812 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_28" [./dut.cpp:930]   --->   Operation 812 'load' 'local_A_pong_V_load_12' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_84 : Operation 813 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_29" [./dut.cpp:930]   --->   Operation 813 'load' 'local_A_pong_V_load_13' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 85 <SV = 12> <Delay = 1.96>
ST_85 : Operation 814 [1/1] (0.00ns)   --->   "%or_ln930_14 = or i9 %tmp_738_cast, i9 448" [./dut.cpp:930]   --->   Operation 814 'or' 'or_ln930_14' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_85 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln930_16 = zext i9 %or_ln930_14" [./dut.cpp:930]   --->   Operation 815 'zext' 'zext_ln930_16' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_85 : Operation 816 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_30 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_16" [./dut.cpp:930]   --->   Operation 816 'getelementptr' 'local_A_pong_V_addr_30' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_85 : Operation 817 [1/1] (0.00ns)   --->   "%or_ln930_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_727, i4 %or_ln930_20" [./dut.cpp:930]   --->   Operation 817 'bitconcatenate' 'or_ln930_11' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_85 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln930_1 = sext i6 %or_ln930_11" [./dut.cpp:930]   --->   Operation 818 'sext' 'sext_ln930_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_85 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln930_17 = zext i9 %sext_ln930_1" [./dut.cpp:930]   --->   Operation 819 'zext' 'zext_ln930_17' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_85 : Operation 820 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_31 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_17" [./dut.cpp:930]   --->   Operation 820 'getelementptr' 'local_A_pong_V_addr_31' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_85 : Operation 821 [1/2] (0.74ns)   --->   "%data_split_V_35_load_2 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 821 'load' 'data_split_V_35_load_2' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_85 : Operation 822 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 822 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_85 : Operation 823 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_3_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 823 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_85 : Operation 824 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_28" [./dut.cpp:930]   --->   Operation 824 'load' 'local_A_pong_V_load_12' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_85 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln674_79 = trunc i512 %local_A_pong_V_load_12"   --->   Operation 825 'trunc' 'trunc_ln674_79' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_85 : Operation 826 [1/1] (0.00ns)   --->   "%p_Result_4587_12_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_12, i32 256, i32 511"   --->   Operation 826 'partselect' 'p_Result_4587_12_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_85 : Operation 827 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_29" [./dut.cpp:930]   --->   Operation 827 'load' 'local_A_pong_V_load_13' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_85 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln674_80 = trunc i512 %local_A_pong_V_load_13"   --->   Operation 828 'trunc' 'trunc_ln674_80' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_85 : Operation 829 [1/1] (0.00ns)   --->   "%p_Result_4587_13_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_13, i32 256, i32 511"   --->   Operation 829 'partselect' 'p_Result_4587_13_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_85 : Operation 830 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_30" [./dut.cpp:930]   --->   Operation 830 'load' 'local_A_pong_V_load_14' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_85 : Operation 831 [2/2] (1.64ns)   --->   "%local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_31" [./dut.cpp:930]   --->   Operation 831 'load' 'local_A_pong_V_load_15' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 86 <SV = 13> <Delay = 1.64>
ST_86 : Operation 832 [2/2] (0.74ns)   --->   "%data_split_V_35_load_3 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 832 'load' 'data_split_V_35_load_3' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_86 : Operation 833 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_71, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 833 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_86 : Operation 834 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_30" [./dut.cpp:930]   --->   Operation 834 'load' 'local_A_pong_V_load_14' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_86 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln674_81 = trunc i512 %local_A_pong_V_load_14"   --->   Operation 835 'trunc' 'trunc_ln674_81' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_86 : Operation 836 [1/1] (0.00ns)   --->   "%p_Result_4587_14_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_14, i32 256, i32 511"   --->   Operation 836 'partselect' 'p_Result_4587_14_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_86 : Operation 837 [1/2] (1.64ns)   --->   "%local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_31" [./dut.cpp:930]   --->   Operation 837 'load' 'local_A_pong_V_load_15' <Predicate = (!icmp_ln890_1800)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_86 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln674_82 = trunc i512 %local_A_pong_V_load_15"   --->   Operation 838 'trunc' 'trunc_ln674_82' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_86 : Operation 839 [1/1] (0.00ns)   --->   "%p_Result_4587_15_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_15, i32 256, i32 511"   --->   Operation 839 'partselect' 'p_Result_4587_15_1' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>

State 87 <SV = 14> <Delay = 1.96>
ST_87 : Operation 840 [1/2] (0.74ns)   --->   "%data_split_V_35_load_3 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 840 'load' 'data_split_V_35_load_3' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_87 : Operation 841 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 841 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_87 : Operation 842 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_4_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 842 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 88 <SV = 15> <Delay = 0.74>
ST_88 : Operation 843 [2/2] (0.74ns)   --->   "%data_split_V_35_load_4 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 843 'load' 'data_split_V_35_load_4' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_88 : Operation 844 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_72, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 844 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 89 <SV = 16> <Delay = 1.96>
ST_89 : Operation 845 [1/2] (0.74ns)   --->   "%data_split_V_35_load_4 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 845 'load' 'data_split_V_35_load_4' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_89 : Operation 846 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 846 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_89 : Operation 847 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_5_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 847 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 90 <SV = 17> <Delay = 0.74>
ST_90 : Operation 848 [2/2] (0.74ns)   --->   "%data_split_V_35_load_5 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 848 'load' 'data_split_V_35_load_5' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_90 : Operation 849 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_73, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 849 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 91 <SV = 18> <Delay = 1.96>
ST_91 : Operation 850 [1/2] (0.74ns)   --->   "%data_split_V_35_load_5 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 850 'load' 'data_split_V_35_load_5' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_91 : Operation 851 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 851 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_91 : Operation 852 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_6_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 852 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 92 <SV = 19> <Delay = 0.74>
ST_92 : Operation 853 [2/2] (0.74ns)   --->   "%data_split_V_35_load_6 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 853 'load' 'data_split_V_35_load_6' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_92 : Operation 854 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_74, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 854 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 93 <SV = 20> <Delay = 1.96>
ST_93 : Operation 855 [1/2] (0.74ns)   --->   "%data_split_V_35_load_6 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 855 'load' 'data_split_V_35_load_6' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_93 : Operation 856 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 856 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_93 : Operation 857 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_7_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 857 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 94 <SV = 21> <Delay = 0.74>
ST_94 : Operation 858 [2/2] (0.74ns)   --->   "%data_split_V_35_load_7 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 858 'load' 'data_split_V_35_load_7' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_94 : Operation 859 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_75, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 859 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 95 <SV = 22> <Delay = 1.96>
ST_95 : Operation 860 [1/2] (0.74ns)   --->   "%data_split_V_35_load_7 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 860 'load' 'data_split_V_35_load_7' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_95 : Operation 861 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 861 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_95 : Operation 862 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_8_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 862 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 96 <SV = 23> <Delay = 0.74>
ST_96 : Operation 863 [2/2] (0.74ns)   --->   "%data_split_V_35_load_8 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 863 'load' 'data_split_V_35_load_8' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_96 : Operation 864 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_76, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 864 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 97 <SV = 24> <Delay = 1.96>
ST_97 : Operation 865 [1/2] (0.74ns)   --->   "%data_split_V_35_load_8 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 865 'load' 'data_split_V_35_load_8' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_97 : Operation 866 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 866 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_97 : Operation 867 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_9_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 867 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 98 <SV = 25> <Delay = 0.74>
ST_98 : Operation 868 [2/2] (0.74ns)   --->   "%data_split_V_35_load_9 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 868 'load' 'data_split_V_35_load_9' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_98 : Operation 869 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_77, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 869 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 99 <SV = 26> <Delay = 1.96>
ST_99 : Operation 870 [1/2] (0.74ns)   --->   "%data_split_V_35_load_9 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 870 'load' 'data_split_V_35_load_9' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_99 : Operation 871 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 871 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_99 : Operation 872 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_10_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 872 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 100 <SV = 27> <Delay = 0.74>
ST_100 : Operation 873 [2/2] (0.74ns)   --->   "%data_split_V_35_load_10 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 873 'load' 'data_split_V_35_load_10' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_100 : Operation 874 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_78, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 874 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 101 <SV = 28> <Delay = 1.96>
ST_101 : Operation 875 [1/2] (0.74ns)   --->   "%data_split_V_35_load_10 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 875 'load' 'data_split_V_35_load_10' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_101 : Operation 876 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 876 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_101 : Operation 877 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_11_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 877 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 102 <SV = 29> <Delay = 0.74>
ST_102 : Operation 878 [2/2] (0.74ns)   --->   "%data_split_V_35_load_11 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 878 'load' 'data_split_V_35_load_11' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_102 : Operation 879 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_79, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 879 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 103 <SV = 30> <Delay = 1.96>
ST_103 : Operation 880 [1/2] (0.74ns)   --->   "%data_split_V_35_load_11 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 880 'load' 'data_split_V_35_load_11' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_103 : Operation 881 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 881 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_103 : Operation 882 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_12_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 882 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 104 <SV = 31> <Delay = 0.74>
ST_104 : Operation 883 [2/2] (0.74ns)   --->   "%data_split_V_35_load_12 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 883 'load' 'data_split_V_35_load_12' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_104 : Operation 884 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_80, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 884 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 105 <SV = 32> <Delay = 1.96>
ST_105 : Operation 885 [1/2] (0.74ns)   --->   "%data_split_V_35_load_12 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 885 'load' 'data_split_V_35_load_12' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_105 : Operation 886 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 886 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_105 : Operation 887 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_13_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 887 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 106 <SV = 33> <Delay = 0.74>
ST_106 : Operation 888 [2/2] (0.74ns)   --->   "%data_split_V_35_load_13 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 888 'load' 'data_split_V_35_load_13' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_106 : Operation 889 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_81, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 889 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 107 <SV = 34> <Delay = 1.96>
ST_107 : Operation 890 [1/2] (0.74ns)   --->   "%data_split_V_35_load_13 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 890 'load' 'data_split_V_35_load_13' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_107 : Operation 891 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 891 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_107 : Operation 892 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_14_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 892 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 108 <SV = 35> <Delay = 0.74>
ST_108 : Operation 893 [2/2] (0.74ns)   --->   "%data_split_V_35_load_14 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 893 'load' 'data_split_V_35_load_14' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_108 : Operation 894 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %trunc_ln674_82, i1 %data_split_V_35_addr" [./dut.cpp:932]   --->   Operation 894 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 109 <SV = 36> <Delay = 1.96>
ST_109 : Operation 895 [1/2] (0.74ns)   --->   "%data_split_V_35_load_14 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 895 'load' 'data_split_V_35_load_14' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_109 : Operation 896 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 896 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_109 : Operation 897 [1/1] (0.74ns)   --->   "%store_ln932 = store i256 %p_Result_4587_15_1, i1 %data_split_V_35_addr_1" [./dut.cpp:932]   --->   Operation 897 'store' 'store_ln932' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 110 <SV = 37> <Delay = 0.74>
ST_110 : Operation 898 [2/2] (0.74ns)   --->   "%data_split_V_35_load_15 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 898 'load' 'data_split_V_35_load_15' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 111 <SV = 38> <Delay = 1.96>
ST_111 : Operation 899 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_17_A_IO_L2_in_boundary_x0_loop_18_A_IO_L2_in_boundary_x0_loop_19_str"   --->   Operation 899 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_111 : Operation 900 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 900 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_111 : Operation 901 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_18_A_IO_L2_in_boundary_x0_loop_19_str"   --->   Operation 901 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_111 : Operation 902 [1/1] (0.00ns)   --->   "%specpipeline_ln922 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:922]   --->   Operation 902 'specpipeline' 'specpipeline_ln922' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_111 : Operation 903 [1/1] (0.00ns)   --->   "%specloopname_ln922 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1454" [./dut.cpp:922]   --->   Operation 903 'specloopname' 'specloopname_ln922' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>
ST_111 : Operation 904 [1/2] (0.74ns)   --->   "%data_split_V_35_load_15 = load i1 %data_split_V_35_addr_2" [./dut.cpp:936]   --->   Operation 904 'load' 'data_split_V_35_load_15' <Predicate = (!icmp_ln890_1800)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_111 : Operation 905 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_35_load_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 905 'write' 'write_ln174' <Predicate = (!icmp_ln890_1800)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_111 : Operation 906 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5.preheader"   --->   Operation 906 'br' 'br_ln0' <Predicate = (!icmp_ln890_1800)> <Delay = 0.00>

State 112 <SV = 2> <Delay = 2.00>
ST_112 : Operation 907 [1/1] (0.00ns)   --->   "%indvar_flatten204 = phi i14 0, void %.preheader.preheader, i14 %add_ln890_408, void %.preheader"   --->   Operation 907 'phi' 'indvar_flatten204' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 908 [1/1] (0.00ns)   --->   "%c5_V = phi i2 0, void %.preheader.preheader, i2 %select_ln890_621, void %.preheader"   --->   Operation 908 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 909 [1/1] (0.00ns)   --->   "%indvar_flatten174 = phi i14 0, void %.preheader.preheader, i14 %select_ln890_625, void %.preheader"   --->   Operation 909 'phi' 'indvar_flatten174' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 910 [1/1] (0.00ns)   --->   "%c6_V = phi i6 0, void %.preheader.preheader, i6 %select_ln890_623, void %.preheader"   --->   Operation 910 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 911 [1/1] (0.00ns)   --->   "%indvar_flatten161 = phi i9 0, void %.preheader.preheader, i9 %select_ln890_624, void %.preheader"   --->   Operation 911 'phi' 'indvar_flatten161' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 912 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.preheader.preheader, i5 %add_ln691_1708, void %.preheader"   --->   Operation 912 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 913 [1/1] (0.76ns)   --->   "%add_ln890_408 = add i14 %indvar_flatten204, i14 1"   --->   Operation 913 'add' 'add_ln890_408' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 914 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 914 'partselect' 'div_i_i' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 915 [1/1] (0.00ns)   --->   "%empty_2545 = trunc i6 %c6_V"   --->   Operation 915 'trunc' 'empty_2545' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 916 [1/1] (0.65ns)   --->   "%icmp_ln890_1792 = icmp_eq  i14 %indvar_flatten204, i14 8192"   --->   Operation 916 'icmp' 'icmp_ln890_1792' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 917 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1792, void %.preheader, void %.loopexit"   --->   Operation 917 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 918 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c5_V, i2 1"   --->   Operation 918 'add' 'add_ln691' <Predicate = (!icmp_ln890_1792)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 919 [1/1] (0.65ns)   --->   "%icmp_ln890_1793 = icmp_eq  i14 %indvar_flatten174, i14 4096"   --->   Operation 919 'icmp' 'icmp_ln890_1793' <Predicate = (!icmp_ln890_1792)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 920 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %icmp_ln890_1793, i6 0, i6 %c6_V"   --->   Operation 920 'select' 'select_ln890' <Predicate = (!icmp_ln890_1792)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 921 [1/1] (0.27ns)   --->   "%select_ln890_621 = select i1 %icmp_ln890_1793, i2 %add_ln691, i2 %c5_V"   --->   Operation 921 'select' 'select_ln890_621' <Predicate = (!icmp_ln890_1792)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node select_ln957)   --->   "%select_ln890_622 = select i1 %icmp_ln890_1793, i4 0, i4 %div_i_i"   --->   Operation 922 'select' 'select_ln890_622' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node select_ln957_1)   --->   "%xor_ln890_8 = xor i1 %icmp_ln890_1793, i1 1"   --->   Operation 923 'xor' 'xor_ln890_8' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node select_ln957_1)   --->   "%and_ln890_11 = and i1 %empty_2545, i1 %xor_ln890_8"   --->   Operation 924 'and' 'and_ln890_11' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 925 [1/1] (0.12ns)   --->   "%xor_ln890 = xor i1 %icmp_ln890_1793, i1 1"   --->   Operation 925 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_1792)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 926 [1/1] (0.63ns)   --->   "%icmp_ln890_1794 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 926 'icmp' 'icmp_ln890_1794' <Predicate = (!icmp_ln890_1792)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node or_ln959_1)   --->   "%and_ln890 = and i1 %icmp_ln890_1794, i1 %xor_ln890"   --->   Operation 927 'and' 'and_ln890' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 928 [1/1] (0.59ns)   --->   "%icmp_ln890_1795 = icmp_eq  i9 %indvar_flatten161, i9 128"   --->   Operation 928 'icmp' 'icmp_ln890_1795' <Predicate = (!icmp_ln890_1792)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 929 [1/1] (0.12ns)   --->   "%and_ln890_8 = and i1 %icmp_ln890_1795, i1 %xor_ln890"   --->   Operation 929 'and' 'and_ln890_8' <Predicate = (!icmp_ln890_1792)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 930 [1/1] (0.70ns)   --->   "%add_ln691_1707 = add i6 %select_ln890, i6 1"   --->   Operation 930 'add' 'add_ln691_1707' <Predicate = (!icmp_ln890_1792)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node select_ln957)   --->   "%div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1707, i32 1, i32 4"   --->   Operation 931 'partselect' 'div_i_i203_mid1' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_112 : Operation 932 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln957 = select i1 %and_ln890_8, i4 %div_i_i203_mid1, i4 %select_ln890_622" [./dut.cpp:957]   --->   Operation 932 'select' 'select_ln957' <Predicate = (!icmp_ln890_1792)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node select_ln957_1)   --->   "%empty_2546 = trunc i6 %add_ln691_1707"   --->   Operation 933 'trunc' 'empty_2546' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_112 : Operation 934 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln957_1 = select i1 %and_ln890_8, i1 %empty_2546, i1 %and_ln890_11" [./dut.cpp:957]   --->   Operation 934 'select' 'select_ln957_1' <Predicate = (!icmp_ln890_1792)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node or_ln959_1)   --->   "%xor_ln957 = xor i1 %icmp_ln890_1795, i1 1" [./dut.cpp:957]   --->   Operation 935 'xor' 'xor_ln957' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node or_ln959_1)   --->   "%or_ln957 = or i1 %icmp_ln890_1793, i1 %xor_ln957" [./dut.cpp:957]   --->   Operation 936 'or' 'or_ln957' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node or_ln959_1)   --->   "%and_ln957 = and i1 %and_ln890, i1 %or_ln957" [./dut.cpp:957]   --->   Operation 937 'and' 'and_ln957' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 938 [1/1] (0.29ns)   --->   "%select_ln890_623 = select i1 %and_ln890_8, i6 %add_ln691_1707, i6 %select_ln890"   --->   Operation 938 'select' 'select_ln890_623' <Predicate = (!icmp_ln890_1792)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node or_ln959_1)   --->   "%or_ln959 = or i1 %and_ln957, i1 %and_ln890_8" [./dut.cpp:959]   --->   Operation 939 'or' 'or_ln959' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 940 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln959_1 = or i1 %or_ln959, i1 %icmp_ln890_1793" [./dut.cpp:959]   --->   Operation 940 'or' 'or_ln959_1' <Predicate = (!icmp_ln890_1792)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 941 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln959 = select i1 %or_ln959_1, i5 0, i5 %c8_V" [./dut.cpp:959]   --->   Operation 941 'select' 'select_ln959' <Predicate = (!icmp_ln890_1792)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 942 [1/1] (0.71ns)   --->   "%add_ln890 = add i9 %indvar_flatten161, i9 1"   --->   Operation 942 'add' 'add_ln890' <Predicate = (!icmp_ln890_1792)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_624)   --->   "%or_ln890 = or i1 %and_ln890_8, i1 %icmp_ln890_1793"   --->   Operation 943 'or' 'or_ln890' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 944 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_624 = select i1 %or_ln890, i9 1, i9 %add_ln890"   --->   Operation 944 'select' 'select_ln890_624' <Predicate = (!icmp_ln890_1792)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 945 [1/1] (0.76ns)   --->   "%add_ln890_407 = add i14 %indvar_flatten174, i14 1"   --->   Operation 945 'add' 'add_ln890_407' <Predicate = (!icmp_ln890_1792)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 946 [1/1] (0.34ns)   --->   "%select_ln890_625 = select i1 %icmp_ln890_1793, i14 1, i14 %add_ln890_407"   --->   Operation 946 'select' 'select_ln890_625' <Predicate = (!icmp_ln890_1792)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 113 <SV = 3> <Delay = 2.35>
ST_113 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node add_ln967)   --->   "%zext_ln967 = zext i2 %select_ln890_621" [./dut.cpp:967]   --->   Operation 947 'zext' 'zext_ln967' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_113 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node add_ln967)   --->   "%shl_ln967 = shl i5 %select_ln959, i5 1" [./dut.cpp:967]   --->   Operation 948 'shl' 'shl_ln967' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_113 : Operation 949 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln967 = add i5 %shl_ln967, i5 %zext_ln967" [./dut.cpp:967]   --->   Operation 949 'add' 'add_ln967' <Predicate = (!icmp_ln890_1792)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 950 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln967, i4 %select_ln957" [./dut.cpp:967]   --->   Operation 950 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_113 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln967_1 = zext i9 %or_ln" [./dut.cpp:967]   --->   Operation 951 'zext' 'zext_ln967_1' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_113 : Operation 952 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln967_1" [./dut.cpp:967]   --->   Operation 952 'getelementptr' 'local_A_ping_V_addr' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_113 : Operation 953 [2/2] (1.64ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:967]   --->   Operation 953 'load' 'in_data_V' <Predicate = (!icmp_ln890_1792)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_113 : Operation 954 [1/1] (0.70ns)   --->   "%add_ln691_1708 = add i5 %select_ln959, i5 1"   --->   Operation 954 'add' 'add_ln691_1708' <Predicate = (!icmp_ln890_1792)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 4> <Delay = 2.39>
ST_114 : Operation 955 [1/2] (1.64ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:967]   --->   Operation 955 'load' 'in_data_V' <Predicate = (!icmp_ln890_1792)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_114 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %in_data_V"   --->   Operation 956 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_114 : Operation 957 [1/1] (0.74ns)   --->   "%store_ln969 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:969]   --->   Operation 957 'store' 'store_ln969' <Predicate = (!icmp_ln890_1792)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_114 : Operation 958 [1/1] (0.00ns)   --->   "%p_Result_4588_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V, i32 256, i32 511"   --->   Operation 958 'partselect' 'p_Result_4588_1' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_114 : Operation 959 [1/1] (0.74ns)   --->   "%store_ln969 = store i256 %p_Result_4588_1, i1 %data_split_V_addr_457" [./dut.cpp:969]   --->   Operation 959 'store' 'store_ln969' <Predicate = (!icmp_ln890_1792)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 115 <SV = 5> <Delay = 0.74>
ST_115 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln957 = zext i1 %select_ln957_1" [./dut.cpp:957]   --->   Operation 960 'zext' 'zext_ln957' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_115 : Operation 961 [1/1] (0.00ns)   --->   "%data_split_V_addr164 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln957" [./dut.cpp:957]   --->   Operation 961 'getelementptr' 'data_split_V_addr164' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_115 : Operation 962 [2/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr164" [./dut.cpp:973]   --->   Operation 962 'load' 'data_split_V_load' <Predicate = (!icmp_ln890_1792)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 116 <SV = 6> <Delay = 1.96>
ST_116 : Operation 963 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_22_A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25_str"   --->   Operation 963 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_116 : Operation 964 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 964 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_116 : Operation 965 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_23_A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25_str"   --->   Operation 965 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_116 : Operation 966 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25_str"   --->   Operation 966 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_116 : Operation 967 [1/1] (0.00ns)   --->   "%specpipeline_ln961 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:961]   --->   Operation 967 'specpipeline' 'specpipeline_ln961' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_116 : Operation 968 [1/1] (0.00ns)   --->   "%specloopname_ln961 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1721" [./dut.cpp:961]   --->   Operation 968 'specloopname' 'specloopname_ln961' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>
ST_116 : Operation 969 [1/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr164" [./dut.cpp:973]   --->   Operation 969 'load' 'data_split_V_load' <Predicate = (!icmp_ln890_1792)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_116 : Operation 970 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 970 'write' 'write_ln174' <Predicate = (!icmp_ln890_1792)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_116 : Operation 971 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 971 'br' 'br_ln0' <Predicate = (!icmp_ln890_1792)> <Delay = 0.00>

State 117 <SV = 3> <Delay = 0.00>
ST_117 : Operation 972 [1/1] (0.00ns)   --->   "%ret_ln1011 = ret" [./dut.cpp:1011]   --->   Operation 972 'ret' 'ret_ln1011' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten153') with incoming values : ('add_ln890_416') [20]  (0.387 ns)

 <State 2>: 0.983ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten139') with incoming values : ('select_ln890_640') [21]  (0 ns)
	'icmp' operation ('icmp_ln890674') [31]  (0.617 ns)
	'xor' operation ('xor_ln837', ./dut.cpp:837) [33]  (0.122 ns)
	'and' operation ('and_ln837_1', ./dut.cpp:837) [36]  (0.122 ns)
	'or' operation ('or_ln838', ./dut.cpp:838) [38]  (0.122 ns)

 <State 3>: 0.985ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('select_ln890_629') [48]  (0 ns)
	'add' operation ('add_ln691_1711') [54]  (0.707 ns)
	'select' operation ('select_ln890_629') [59]  (0.278 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [116]  (1.22 ns)

 <State 5>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln859', ./dut.cpp:859) [63]  (0.706 ns)
	'getelementptr' operation ('local_A_pong_V_addr', ./dut.cpp:859) [68]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_16', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [117]  (1.65 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859', ./dut.cpp:859) [69]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_1', ./dut.cpp:859) [71]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_17', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [119]  (1.65 ns)

 <State 7>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_1', ./dut.cpp:859) [72]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_2', ./dut.cpp:859) [74]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_18', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [121]  (1.65 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_2', ./dut.cpp:859) [75]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_3', ./dut.cpp:859) [77]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_19', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [123]  (1.65 ns)

 <State 9>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_3', ./dut.cpp:859) [78]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_4', ./dut.cpp:859) [80]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_20', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [125]  (1.65 ns)

 <State 10>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_4', ./dut.cpp:859) [81]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_5', ./dut.cpp:859) [83]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_21', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [127]  (1.65 ns)

 <State 11>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_5', ./dut.cpp:859) [84]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_6', ./dut.cpp:859) [86]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_22', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [129]  (1.65 ns)

 <State 12>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_6', ./dut.cpp:859) [87]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_7', ./dut.cpp:859) [89]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_23', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [131]  (1.65 ns)

 <State 13>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_7', ./dut.cpp:859) [90]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_8', ./dut.cpp:859) [92]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_24', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [133]  (1.65 ns)

 <State 14>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_8', ./dut.cpp:859) [93]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_9', ./dut.cpp:859) [95]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_25', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [135]  (1.65 ns)

 <State 15>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_9', ./dut.cpp:859) [96]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_10', ./dut.cpp:859) [98]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_26', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [137]  (1.65 ns)

 <State 16>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_10', ./dut.cpp:859) [99]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_11', ./dut.cpp:859) [101]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_27', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [139]  (1.65 ns)

 <State 17>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_11', ./dut.cpp:859) [102]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_12', ./dut.cpp:859) [104]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_28', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [141]  (1.65 ns)

 <State 18>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_12', ./dut.cpp:859) [105]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_13', ./dut.cpp:859) [107]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_29', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [143]  (1.65 ns)

 <State 19>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_13', ./dut.cpp:859) [108]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_14', ./dut.cpp:859) [110]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_30', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [145]  (1.65 ns)

 <State 20>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln859_14', ./dut.cpp:859) [111]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_addr_15', ./dut.cpp:859) [113]  (0 ns)
	'store' operation ('store_ln859', ./dut.cpp:859) of variable 'fifo_A_A_IO_L2_in_3_x08_read_31', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:827 [147]  (1.65 ns)

 <State 21>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten61') with incoming values : ('add_ln890_414') [155]  (0.387 ns)

 <State 22>: 1.96ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten39') with incoming values : ('select_ln890_639') [157]  (0 ns)
	'icmp' operation ('icmp_ln890_1804') [169]  (0.605 ns)
	'select' operation ('select_ln890_635') [170]  (0.293 ns)
	'add' operation ('add_ln691_1717') [189]  (0.706 ns)
	'select' operation ('select_ln870', ./dut.cpp:870) [192]  (0.351 ns)

 <State 23>: 1.87ns
The critical path consists of the following:
	'or' operation ('or_ln880', ./dut.cpp:880) [197]  (0.228 ns)
	'getelementptr' operation ('local_A_ping_V_addr_20', ./dut.cpp:880) [201]  (0 ns)
	'load' operation ('local_A_ping_V_load_1', ./dut.cpp:880) on array 'local_A_ping.V', ./dut.cpp:826 [277]  (1.65 ns)

 <State 24>: 2.39ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load', ./dut.cpp:880) on array 'local_A_ping.V', ./dut.cpp:826 [269]  (1.65 ns)
	'store' operation ('store_ln882', ./dut.cpp:882) of variable 'trunc_ln674_83' on array 'data_split.V', ./dut.cpp:865 [271]  (0.746 ns)

 <State 25>: 1.87ns
The critical path consists of the following:
	'or' operation ('or_ln880_16', ./dut.cpp:880) [215]  (0.228 ns)
	'getelementptr' operation ('local_A_ping_V_addr_24', ./dut.cpp:880) [219]  (0 ns)
	'load' operation ('local_A_ping_V_load_5', ./dut.cpp:880) on array 'local_A_ping.V', ./dut.cpp:826 [305]  (1.65 ns)

 <State 26>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [275]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [276]  (1.22 ns)

 <State 27>: 1.65ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load_6', ./dut.cpp:880) on array 'local_A_ping.V', ./dut.cpp:826 [312]  (1.65 ns)

 <State 28>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_1', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [282]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [283]  (1.22 ns)

 <State 29>: 1.65ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load_10', ./dut.cpp:880) on array 'local_A_ping.V', ./dut.cpp:826 [340]  (1.65 ns)

 <State 30>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_2', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [289]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [290]  (1.22 ns)

 <State 31>: 1.65ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load_14', ./dut.cpp:880) on array 'local_A_ping.V', ./dut.cpp:826 [368]  (1.65 ns)

 <State 32>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_3', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [296]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [297]  (1.22 ns)

 <State 33>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_4', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [303]  (0.746 ns)

 <State 34>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_4', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [303]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [304]  (1.22 ns)

 <State 35>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_5', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [310]  (0.746 ns)

 <State 36>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_5', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [310]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [311]  (1.22 ns)

 <State 37>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_6', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [317]  (0.746 ns)

 <State 38>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_6', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [317]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [318]  (1.22 ns)

 <State 39>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_7', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [324]  (0.746 ns)

 <State 40>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_7', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [324]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [325]  (1.22 ns)

 <State 41>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_8', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [331]  (0.746 ns)

 <State 42>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_8', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [331]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [332]  (1.22 ns)

 <State 43>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_9', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [338]  (0.746 ns)

 <State 44>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_9', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [338]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [339]  (1.22 ns)

 <State 45>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_10', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [345]  (0.746 ns)

 <State 46>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_10', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [345]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [346]  (1.22 ns)

 <State 47>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_11', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [352]  (0.746 ns)

 <State 48>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_11', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [352]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [353]  (1.22 ns)

 <State 49>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_12', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [359]  (0.746 ns)

 <State 50>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_12', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [359]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [360]  (1.22 ns)

 <State 51>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_13', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [366]  (0.746 ns)

 <State 52>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_13', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [366]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [367]  (1.22 ns)

 <State 53>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_14', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [373]  (0.746 ns)

 <State 54>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_14', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [373]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [374]  (1.22 ns)

 <State 55>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_15', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [380]  (0.746 ns)

 <State 56>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load_15', ./dut.cpp:886) on array 'data_split.V', ./dut.cpp:865 [380]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [381]  (1.22 ns)

 <State 57>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_415') [741]  (0.735 ns)
	'select' operation ('select_ln890_640') [742]  (0.301 ns)

 <State 58>: 0.985ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('select_ln890_627') [394]  (0 ns)
	'add' operation ('add_ln691_1709') [400]  (0.707 ns)
	'select' operation ('select_ln890_627') [405]  (0.278 ns)

 <State 59>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [462]  (1.22 ns)

 <State 60>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln909', ./dut.cpp:909) [409]  (0.706 ns)
	'getelementptr' operation ('local_A_ping_V_addr_3', ./dut.cpp:909) [414]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [463]  (1.65 ns)

 <State 61>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909', ./dut.cpp:909) [415]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_4', ./dut.cpp:909) [417]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_1', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [465]  (1.65 ns)

 <State 62>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_1', ./dut.cpp:909) [418]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_5', ./dut.cpp:909) [420]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_2', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [467]  (1.65 ns)

 <State 63>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_2', ./dut.cpp:909) [421]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_6', ./dut.cpp:909) [423]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_3', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [469]  (1.65 ns)

 <State 64>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_3', ./dut.cpp:909) [424]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_7', ./dut.cpp:909) [426]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_4', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [471]  (1.65 ns)

 <State 65>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_4', ./dut.cpp:909) [427]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_8', ./dut.cpp:909) [429]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_5', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [473]  (1.65 ns)

 <State 66>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_5', ./dut.cpp:909) [430]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_9', ./dut.cpp:909) [432]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_6', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [475]  (1.65 ns)

 <State 67>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_6', ./dut.cpp:909) [433]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_10', ./dut.cpp:909) [435]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_7', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [477]  (1.65 ns)

 <State 68>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_7', ./dut.cpp:909) [436]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_11', ./dut.cpp:909) [438]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_8', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [479]  (1.65 ns)

 <State 69>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_8', ./dut.cpp:909) [439]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_12', ./dut.cpp:909) [441]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_9', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [481]  (1.65 ns)

 <State 70>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_9', ./dut.cpp:909) [442]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_13', ./dut.cpp:909) [444]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_10', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [483]  (1.65 ns)

 <State 71>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_10', ./dut.cpp:909) [445]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_14', ./dut.cpp:909) [447]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_11', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [485]  (1.65 ns)

 <State 72>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_11', ./dut.cpp:909) [448]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_15', ./dut.cpp:909) [450]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_12', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [487]  (1.65 ns)

 <State 73>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_12', ./dut.cpp:909) [451]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_16', ./dut.cpp:909) [453]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_13', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [489]  (1.65 ns)

 <State 74>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_13', ./dut.cpp:909) [454]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_17', ./dut.cpp:909) [456]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_14', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [491]  (1.65 ns)

 <State 75>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln909_14', ./dut.cpp:909) [457]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_addr_18', ./dut.cpp:909) [459]  (0 ns)
	'store' operation ('store_ln909', ./dut.cpp:909) of variable 'fifo_A_A_IO_L2_in_3_x08_read_15', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:826 [493]  (1.65 ns)

 <State 76>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten131') with incoming values : ('add_ln890_412') [501]  (0.387 ns)

 <State 77>: 1.96ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten109') with incoming values : ('select_ln890_634') [503]  (0 ns)
	'icmp' operation ('icmp_ln890_1802') [515]  (0.605 ns)
	'select' operation ('select_ln890_630') [516]  (0.293 ns)
	'add' operation ('add_ln691_1714') [535]  (0.706 ns)
	'select' operation ('select_ln920', ./dut.cpp:920) [538]  (0.351 ns)

 <State 78>: 1.87ns
The critical path consists of the following:
	'or' operation ('or_ln930', ./dut.cpp:930) [543]  (0.228 ns)
	'getelementptr' operation ('local_A_pong_V_addr_17', ./dut.cpp:930) [547]  (0 ns)
	'load' operation ('local_A_pong_V_load_1', ./dut.cpp:930) on array 'local_A_pong.V', ./dut.cpp:827 [623]  (1.65 ns)

 <State 79>: 2.39ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load', ./dut.cpp:930) on array 'local_A_pong.V', ./dut.cpp:827 [615]  (1.65 ns)
	'store' operation ('store_ln932', ./dut.cpp:932) of variable 'trunc_ln674_67' on array 'data_split.V', ./dut.cpp:915 [617]  (0.746 ns)

 <State 80>: 1.87ns
The critical path consists of the following:
	'or' operation ('or_ln930_16', ./dut.cpp:930) [561]  (0.228 ns)
	'getelementptr' operation ('local_A_pong_V_addr_21', ./dut.cpp:930) [565]  (0 ns)
	'load' operation ('local_A_pong_V_load_5', ./dut.cpp:930) on array 'local_A_pong.V', ./dut.cpp:827 [651]  (1.65 ns)

 <State 81>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [621]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [622]  (1.22 ns)

 <State 82>: 1.65ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load_6', ./dut.cpp:930) on array 'local_A_pong.V', ./dut.cpp:827 [658]  (1.65 ns)

 <State 83>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_1', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [628]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [629]  (1.22 ns)

 <State 84>: 1.65ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load_10', ./dut.cpp:930) on array 'local_A_pong.V', ./dut.cpp:827 [686]  (1.65 ns)

 <State 85>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_2', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [635]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [636]  (1.22 ns)

 <State 86>: 1.65ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load_14', ./dut.cpp:930) on array 'local_A_pong.V', ./dut.cpp:827 [714]  (1.65 ns)

 <State 87>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_3', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [642]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [643]  (1.22 ns)

 <State 88>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_4', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [649]  (0.746 ns)

 <State 89>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_4', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [649]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [650]  (1.22 ns)

 <State 90>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_5', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [656]  (0.746 ns)

 <State 91>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_5', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [656]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [657]  (1.22 ns)

 <State 92>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_6', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [663]  (0.746 ns)

 <State 93>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_6', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [663]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [664]  (1.22 ns)

 <State 94>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_7', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [670]  (0.746 ns)

 <State 95>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_7', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [670]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [671]  (1.22 ns)

 <State 96>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_8', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [677]  (0.746 ns)

 <State 97>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_8', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [677]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [678]  (1.22 ns)

 <State 98>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_9', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [684]  (0.746 ns)

 <State 99>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_9', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [684]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [685]  (1.22 ns)

 <State 100>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_10', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [691]  (0.746 ns)

 <State 101>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_10', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [691]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [692]  (1.22 ns)

 <State 102>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_11', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [698]  (0.746 ns)

 <State 103>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_11', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [698]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [699]  (1.22 ns)

 <State 104>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_12', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [705]  (0.746 ns)

 <State 105>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_12', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [705]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [706]  (1.22 ns)

 <State 106>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_13', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [712]  (0.746 ns)

 <State 107>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_13', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [712]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [713]  (1.22 ns)

 <State 108>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_14', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [719]  (0.746 ns)

 <State 109>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_14', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [719]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [720]  (1.22 ns)

 <State 110>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_15', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [726]  (0.746 ns)

 <State 111>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load_15', ./dut.cpp:936) on array 'data_split.V', ./dut.cpp:915 [726]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [727]  (1.22 ns)

 <State 112>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten174') with incoming values : ('select_ln890_625') [751]  (0 ns)
	'icmp' operation ('icmp_ln890_1793') [764]  (0.652 ns)
	'select' operation ('select_ln890') [765]  (0.293 ns)
	'add' operation ('add_ln691_1707') [776]  (0.706 ns)
	'select' operation ('select_ln957', ./dut.cpp:957) [779]  (0.351 ns)

 <State 113>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln967', ./dut.cpp:967) [792]  (0.707 ns)
	'getelementptr' operation ('local_A_ping_V_addr', ./dut.cpp:967) [795]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:967) on array 'local_A_ping.V', ./dut.cpp:826 [798]  (1.65 ns)

 <State 114>: 2.39ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:967) on array 'local_A_ping.V', ./dut.cpp:826 [798]  (1.65 ns)
	'store' operation ('store_ln969', ./dut.cpp:969) of variable 'trunc_ln674' on array 'data_split.V', ./dut.cpp:952 [800]  (0.746 ns)

 <State 115>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_addr164', ./dut.cpp:957) [803]  (0 ns)
	'load' operation ('data_split_V_load', ./dut.cpp:973) on array 'data_split.V', ./dut.cpp:952 [804]  (0.746 ns)

 <State 116>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:973) on array 'data_split.V', ./dut.cpp:952 [804]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x052' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [805]  (1.22 ns)

 <State 117>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
