
ScarlettA1Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba14  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001954  0800bc14  0800bc14  0001bc14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d568  0800d568  00020098  2**0
                  CONTENTS
  4 .ARM          00000008  0800d568  0800d568  0001d568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d570  0800d570  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d570  0800d570  0001d570  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d574  0800d574  0001d574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  0800d578  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005224  20000098  0800d610  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200052bc  0800d610  000252bc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200c6  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026ce2  00000000  00000000  00020109  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005786  00000000  00000000  00046deb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e88  00000000  00000000  0004c578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001796  00000000  00000000  0004e400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002da87  00000000  00000000  0004fb96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00028503  00000000  00000000  0007d61d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010e61c  00000000  00000000  000a5b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000085ec  00000000  00000000  001b413c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  001bc728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000098 	.word	0x20000098
 800021c:	00000000 	.word	0x00000000
 8000220:	0800bbfc 	.word	0x0800bbfc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000009c 	.word	0x2000009c
 800023c:	0800bbfc 	.word	0x0800bbfc

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80005f2:	463b      	mov	r3, r7
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80005fa:	4b0f      	ldr	r3, [pc, #60]	; (8000638 <MX_DAC_Init+0x4c>)
 80005fc:	4a0f      	ldr	r2, [pc, #60]	; (800063c <MX_DAC_Init+0x50>)
 80005fe:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000600:	480d      	ldr	r0, [pc, #52]	; (8000638 <MX_DAC_Init+0x4c>)
 8000602:	f002 f82f 	bl	8002664 <HAL_DAC_Init>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800060c:	f000 fdfc 	bl	8001208 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000610:	2300      	movs	r3, #0
 8000612:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000614:	2300      	movs	r3, #0
 8000616:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000618:	463b      	mov	r3, r7
 800061a:	2200      	movs	r2, #0
 800061c:	4619      	mov	r1, r3
 800061e:	4806      	ldr	r0, [pc, #24]	; (8000638 <MX_DAC_Init+0x4c>)
 8000620:	f002 f8a6 	bl	8002770 <HAL_DAC_ConfigChannel>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800062a:	f000 fded 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	200000b4 	.word	0x200000b4
 800063c:	40007400 	.word	0x40007400

08000640 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08a      	sub	sp, #40	; 0x28
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 0314 	add.w	r3, r7, #20
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a19      	ldr	r2, [pc, #100]	; (80006c4 <HAL_DAC_MspInit+0x84>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d12b      	bne.n	80006ba <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000662:	4b19      	ldr	r3, [pc, #100]	; (80006c8 <HAL_DAC_MspInit+0x88>)
 8000664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000666:	4a18      	ldr	r2, [pc, #96]	; (80006c8 <HAL_DAC_MspInit+0x88>)
 8000668:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800066c:	6413      	str	r3, [r2, #64]	; 0x40
 800066e:	4b16      	ldr	r3, [pc, #88]	; (80006c8 <HAL_DAC_MspInit+0x88>)
 8000670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000672:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067a:	4b13      	ldr	r3, [pc, #76]	; (80006c8 <HAL_DAC_MspInit+0x88>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067e:	4a12      	ldr	r2, [pc, #72]	; (80006c8 <HAL_DAC_MspInit+0x88>)
 8000680:	f043 0301 	orr.w	r3, r3, #1
 8000684:	6313      	str	r3, [r2, #48]	; 0x30
 8000686:	4b10      	ldr	r3, [pc, #64]	; (80006c8 <HAL_DAC_MspInit+0x88>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	f003 0301 	and.w	r3, r3, #1
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = BLDCMotorStep_Pin;
 8000692:	2310      	movs	r3, #16
 8000694:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000696:	2303      	movs	r3, #3
 8000698:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069a:	2300      	movs	r3, #0
 800069c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BLDCMotorStep_GPIO_Port, &GPIO_InitStruct);
 800069e:	f107 0314 	add.w	r3, r7, #20
 80006a2:	4619      	mov	r1, r3
 80006a4:	4809      	ldr	r0, [pc, #36]	; (80006cc <HAL_DAC_MspInit+0x8c>)
 80006a6:	f002 fcc7 	bl	8003038 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2105      	movs	r1, #5
 80006ae:	2036      	movs	r0, #54	; 0x36
 80006b0:	f001 ffae 	bl	8002610 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80006b4:	2036      	movs	r0, #54	; 0x36
 80006b6:	f001 ffc7 	bl	8002648 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 80006ba:	bf00      	nop
 80006bc:	3728      	adds	r7, #40	; 0x28
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40007400 	.word	0x40007400
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40020000 	.word	0x40020000

080006d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80006d6:	4b0c      	ldr	r3, [pc, #48]	; (8000708 <MX_DMA_Init+0x38>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006da:	4a0b      	ldr	r2, [pc, #44]	; (8000708 <MX_DMA_Init+0x38>)
 80006dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006e0:	6313      	str	r3, [r2, #48]	; 0x30
 80006e2:	4b09      	ldr	r3, [pc, #36]	; (8000708 <MX_DMA_Init+0x38>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80006ee:	2200      	movs	r2, #0
 80006f0:	2105      	movs	r1, #5
 80006f2:	203b      	movs	r0, #59	; 0x3b
 80006f4:	f001 ff8c 	bl	8002610 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80006f8:	203b      	movs	r0, #59	; 0x3b
 80006fa:	f001 ffa5 	bl	8002648 <HAL_NVIC_EnableIRQ>

}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	40023800 	.word	0x40023800

0800070c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of OLEDTask */
  OLEDTaskHandle = osThreadNew(StartOLEDTask, NULL, &OLEDTask_attributes);
 8000710:	4a38      	ldr	r2, [pc, #224]	; (80007f4 <MX_FREERTOS_Init+0xe8>)
 8000712:	2100      	movs	r1, #0
 8000714:	4838      	ldr	r0, [pc, #224]	; (80007f8 <MX_FREERTOS_Init+0xec>)
 8000716:	f007 fbdb 	bl	8007ed0 <osThreadNew>
 800071a:	4603      	mov	r3, r0
 800071c:	4a37      	ldr	r2, [pc, #220]	; (80007fc <MX_FREERTOS_Init+0xf0>)
 800071e:	6013      	str	r3, [r2, #0]

  /* creation of DispatcherTask */
  DispatcherTaskHandle = osThreadNew(StartDispatcherTask, NULL, &DispatcherTask_attributes);
 8000720:	4a37      	ldr	r2, [pc, #220]	; (8000800 <MX_FREERTOS_Init+0xf4>)
 8000722:	2100      	movs	r1, #0
 8000724:	4837      	ldr	r0, [pc, #220]	; (8000804 <MX_FREERTOS_Init+0xf8>)
 8000726:	f007 fbd3 	bl	8007ed0 <osThreadNew>
 800072a:	4603      	mov	r3, r0
 800072c:	4a36      	ldr	r2, [pc, #216]	; (8000808 <MX_FREERTOS_Init+0xfc>)
 800072e:	6013      	str	r3, [r2, #0]

  /* creation of StopTask */
  StopTaskHandle = osThreadNew(StartStopTask, NULL, &StopTask_attributes);
 8000730:	4a36      	ldr	r2, [pc, #216]	; (800080c <MX_FREERTOS_Init+0x100>)
 8000732:	2100      	movs	r1, #0
 8000734:	4836      	ldr	r0, [pc, #216]	; (8000810 <MX_FREERTOS_Init+0x104>)
 8000736:	f007 fbcb 	bl	8007ed0 <osThreadNew>
 800073a:	4603      	mov	r3, r0
 800073c:	4a35      	ldr	r2, [pc, #212]	; (8000814 <MX_FREERTOS_Init+0x108>)
 800073e:	6013      	str	r3, [r2, #0]

  /* creation of DrivingLightsTa */
  DrivingLightsTaHandle = osThreadNew(StartDrivingLightsTask, NULL, &DrivingLightsTa_attributes);
 8000740:	4a35      	ldr	r2, [pc, #212]	; (8000818 <MX_FREERTOS_Init+0x10c>)
 8000742:	2100      	movs	r1, #0
 8000744:	4835      	ldr	r0, [pc, #212]	; (800081c <MX_FREERTOS_Init+0x110>)
 8000746:	f007 fbc3 	bl	8007ed0 <osThreadNew>
 800074a:	4603      	mov	r3, r0
 800074c:	4a34      	ldr	r2, [pc, #208]	; (8000820 <MX_FREERTOS_Init+0x114>)
 800074e:	6013      	str	r3, [r2, #0]

  /* creation of LEDStripesTask */
  LEDStripesTaskHandle = osThreadNew(StartLEDStripesTask, NULL, &LEDStripesTask_attributes);
 8000750:	4a34      	ldr	r2, [pc, #208]	; (8000824 <MX_FREERTOS_Init+0x118>)
 8000752:	2100      	movs	r1, #0
 8000754:	4834      	ldr	r0, [pc, #208]	; (8000828 <MX_FREERTOS_Init+0x11c>)
 8000756:	f007 fbbb 	bl	8007ed0 <osThreadNew>
 800075a:	4603      	mov	r3, r0
 800075c:	4a33      	ldr	r2, [pc, #204]	; (800082c <MX_FREERTOS_Init+0x120>)
 800075e:	6013      	str	r3, [r2, #0]

  /* creation of LeftBlinkersTas */
  LeftBlinkersTasHandle = osThreadNew(StartLeftBlinkersTask, NULL, &LeftBlinkersTas_attributes);
 8000760:	4a33      	ldr	r2, [pc, #204]	; (8000830 <MX_FREERTOS_Init+0x124>)
 8000762:	2100      	movs	r1, #0
 8000764:	4833      	ldr	r0, [pc, #204]	; (8000834 <MX_FREERTOS_Init+0x128>)
 8000766:	f007 fbb3 	bl	8007ed0 <osThreadNew>
 800076a:	4603      	mov	r3, r0
 800076c:	4a32      	ldr	r2, [pc, #200]	; (8000838 <MX_FREERTOS_Init+0x12c>)
 800076e:	6013      	str	r3, [r2, #0]

  /* creation of RightBlinkersTa */
  RightBlinkersTaHandle = osThreadNew(StartRightBlinkersTask, NULL, &RightBlinkersTa_attributes);
 8000770:	4a32      	ldr	r2, [pc, #200]	; (800083c <MX_FREERTOS_Init+0x130>)
 8000772:	2100      	movs	r1, #0
 8000774:	4832      	ldr	r0, [pc, #200]	; (8000840 <MX_FREERTOS_Init+0x134>)
 8000776:	f007 fbab 	bl	8007ed0 <osThreadNew>
 800077a:	4603      	mov	r3, r0
 800077c:	4a31      	ldr	r2, [pc, #196]	; (8000844 <MX_FREERTOS_Init+0x138>)
 800077e:	6013      	str	r3, [r2, #0]

  /* creation of ParkLeftTask */
  ParkLeftTaskHandle = osThreadNew(StartParkLeftTask, NULL, &ParkLeftTask_attributes);
 8000780:	4a31      	ldr	r2, [pc, #196]	; (8000848 <MX_FREERTOS_Init+0x13c>)
 8000782:	2100      	movs	r1, #0
 8000784:	4831      	ldr	r0, [pc, #196]	; (800084c <MX_FREERTOS_Init+0x140>)
 8000786:	f007 fba3 	bl	8007ed0 <osThreadNew>
 800078a:	4603      	mov	r3, r0
 800078c:	4a30      	ldr	r2, [pc, #192]	; (8000850 <MX_FREERTOS_Init+0x144>)
 800078e:	6013      	str	r3, [r2, #0]

  /* creation of ParkRightTask */
  ParkRightTaskHandle = osThreadNew(StartParkRightTask, NULL, &ParkRightTask_attributes);
 8000790:	4a30      	ldr	r2, [pc, #192]	; (8000854 <MX_FREERTOS_Init+0x148>)
 8000792:	2100      	movs	r1, #0
 8000794:	4830      	ldr	r0, [pc, #192]	; (8000858 <MX_FREERTOS_Init+0x14c>)
 8000796:	f007 fb9b 	bl	8007ed0 <osThreadNew>
 800079a:	4603      	mov	r3, r0
 800079c:	4a2f      	ldr	r2, [pc, #188]	; (800085c <MX_FREERTOS_Init+0x150>)
 800079e:	6013      	str	r3, [r2, #0]

  /* creation of AccelerateTask */
  AccelerateTaskHandle = osThreadNew(StartAccelerateTask, NULL, &AccelerateTask_attributes);
 80007a0:	4a2f      	ldr	r2, [pc, #188]	; (8000860 <MX_FREERTOS_Init+0x154>)
 80007a2:	2100      	movs	r1, #0
 80007a4:	482f      	ldr	r0, [pc, #188]	; (8000864 <MX_FREERTOS_Init+0x158>)
 80007a6:	f007 fb93 	bl	8007ed0 <osThreadNew>
 80007aa:	4603      	mov	r3, r0
 80007ac:	4a2e      	ldr	r2, [pc, #184]	; (8000868 <MX_FREERTOS_Init+0x15c>)
 80007ae:	6013      	str	r3, [r2, #0]

  /* creation of DecelerateTask */
  DecelerateTaskHandle = osThreadNew(StartDecelerateTask, NULL, &DecelerateTask_attributes);
 80007b0:	4a2e      	ldr	r2, [pc, #184]	; (800086c <MX_FREERTOS_Init+0x160>)
 80007b2:	2100      	movs	r1, #0
 80007b4:	482e      	ldr	r0, [pc, #184]	; (8000870 <MX_FREERTOS_Init+0x164>)
 80007b6:	f007 fb8b 	bl	8007ed0 <osThreadNew>
 80007ba:	4603      	mov	r3, r0
 80007bc:	4a2d      	ldr	r2, [pc, #180]	; (8000874 <MX_FREERTOS_Init+0x168>)
 80007be:	6013      	str	r3, [r2, #0]

  /* creation of TurnLeftTask */
  TurnLeftTaskHandle = osThreadNew(StartTurnLeftTask, NULL, &TurnLeftTask_attributes);
 80007c0:	4a2d      	ldr	r2, [pc, #180]	; (8000878 <MX_FREERTOS_Init+0x16c>)
 80007c2:	2100      	movs	r1, #0
 80007c4:	482d      	ldr	r0, [pc, #180]	; (800087c <MX_FREERTOS_Init+0x170>)
 80007c6:	f007 fb83 	bl	8007ed0 <osThreadNew>
 80007ca:	4603      	mov	r3, r0
 80007cc:	4a2c      	ldr	r2, [pc, #176]	; (8000880 <MX_FREERTOS_Init+0x174>)
 80007ce:	6013      	str	r3, [r2, #0]

  /* creation of TurnRightTask */
  TurnRightTaskHandle = osThreadNew(StartTurnRightTask, NULL, &TurnRightTask_attributes);
 80007d0:	4a2c      	ldr	r2, [pc, #176]	; (8000884 <MX_FREERTOS_Init+0x178>)
 80007d2:	2100      	movs	r1, #0
 80007d4:	482c      	ldr	r0, [pc, #176]	; (8000888 <MX_FREERTOS_Init+0x17c>)
 80007d6:	f007 fb7b 	bl	8007ed0 <osThreadNew>
 80007da:	4603      	mov	r3, r0
 80007dc:	4a2b      	ldr	r2, [pc, #172]	; (800088c <MX_FREERTOS_Init+0x180>)
 80007de:	6013      	str	r3, [r2, #0]

  /* creation of ConnectionTask */
  ConnectionTaskHandle = osThreadNew(StartConnectionTask, NULL, &ConnectionTask_attributes);
 80007e0:	4a2b      	ldr	r2, [pc, #172]	; (8000890 <MX_FREERTOS_Init+0x184>)
 80007e2:	2100      	movs	r1, #0
 80007e4:	482b      	ldr	r0, [pc, #172]	; (8000894 <MX_FREERTOS_Init+0x188>)
 80007e6:	f007 fb73 	bl	8007ed0 <osThreadNew>
 80007ea:	4603      	mov	r3, r0
 80007ec:	4a2a      	ldr	r2, [pc, #168]	; (8000898 <MX_FREERTOS_Init+0x18c>)
 80007ee:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	0800be54 	.word	0x0800be54
 80007f8:	0800089d 	.word	0x0800089d
 80007fc:	200000d0 	.word	0x200000d0
 8000800:	0800be78 	.word	0x0800be78
 8000804:	08000925 	.word	0x08000925
 8000808:	200000d4 	.word	0x200000d4
 800080c:	0800be9c 	.word	0x0800be9c
 8000810:	08000a41 	.word	0x08000a41
 8000814:	200000d8 	.word	0x200000d8
 8000818:	0800bec0 	.word	0x0800bec0
 800081c:	08000a51 	.word	0x08000a51
 8000820:	200000dc 	.word	0x200000dc
 8000824:	0800bee4 	.word	0x0800bee4
 8000828:	08000a71 	.word	0x08000a71
 800082c:	200000e0 	.word	0x200000e0
 8000830:	0800bf08 	.word	0x0800bf08
 8000834:	08000bb5 	.word	0x08000bb5
 8000838:	200000e4 	.word	0x200000e4
 800083c:	0800bf2c 	.word	0x0800bf2c
 8000840:	08000bed 	.word	0x08000bed
 8000844:	200000e8 	.word	0x200000e8
 8000848:	0800bf50 	.word	0x0800bf50
 800084c:	08000c25 	.word	0x08000c25
 8000850:	200000ec 	.word	0x200000ec
 8000854:	0800bf74 	.word	0x0800bf74
 8000858:	08000c35 	.word	0x08000c35
 800085c:	200000f0 	.word	0x200000f0
 8000860:	0800bf98 	.word	0x0800bf98
 8000864:	08000c45 	.word	0x08000c45
 8000868:	200000f4 	.word	0x200000f4
 800086c:	0800bfbc 	.word	0x0800bfbc
 8000870:	08000c55 	.word	0x08000c55
 8000874:	200000f8 	.word	0x200000f8
 8000878:	0800bfe0 	.word	0x0800bfe0
 800087c:	08000c85 	.word	0x08000c85
 8000880:	200000fc 	.word	0x200000fc
 8000884:	0800c004 	.word	0x0800c004
 8000888:	08000c95 	.word	0x08000c95
 800088c:	20000100 	.word	0x20000100
 8000890:	0800c028 	.word	0x0800c028
 8000894:	08000ca5 	.word	0x08000ca5
 8000898:	20000104 	.word	0x20000104

0800089c <StartOLEDTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartOLEDTask */
void StartOLEDTask(void *argument)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOLEDTask */
	// Prepare bodyVersion string
	strcat(bodyVersion, versionName);
 80008a4:	481a      	ldr	r0, [pc, #104]	; (8000910 <StartOLEDTask+0x74>)
 80008a6:	f7ff fccb 	bl	8000240 <strlen>
 80008aa:	4603      	mov	r3, r0
 80008ac:	461a      	mov	r2, r3
 80008ae:	4b18      	ldr	r3, [pc, #96]	; (8000910 <StartOLEDTask+0x74>)
 80008b0:	4413      	add	r3, r2
 80008b2:	4a18      	ldr	r2, [pc, #96]	; (8000914 <StartOLEDTask+0x78>)
 80008b4:	6810      	ldr	r0, [r2, #0]
 80008b6:	6018      	str	r0, [r3, #0]

	// Initiate display
	ssd1306_Init();
 80008b8:	f000 fdb8 	bl	800142c <ssd1306_Init>
	uint8_t y = 0;
 80008bc:	2300      	movs	r3, #0
 80008be:	73fb      	strb	r3, [r7, #15]
	ssd1306_Fill(Black);
 80008c0:	2000      	movs	r0, #0
 80008c2:	f000 fe1d 	bl	8001500 <ssd1306_Fill>

  /* Infinite loop */
  for(;;)
  {
	  // Set header
	  ssd1306_SetCursor(2, y);
 80008c6:	7bfb      	ldrb	r3, [r7, #15]
 80008c8:	4619      	mov	r1, r3
 80008ca:	2002      	movs	r0, #2
 80008cc:	f000 ff5a 	bl	8001784 <ssd1306_SetCursor>
	  ssd1306_WriteString(headerBootingUp, Font_7x10, White);
 80008d0:	4a11      	ldr	r2, [pc, #68]	; (8000918 <StartOLEDTask+0x7c>)
 80008d2:	2301      	movs	r3, #1
 80008d4:	ca06      	ldmia	r2, {r1, r2}
 80008d6:	4811      	ldr	r0, [pc, #68]	; (800091c <StartOLEDTask+0x80>)
 80008d8:	f000 ff2e 	bl	8001738 <ssd1306_WriteString>
	  y += 30;
 80008dc:	7bfb      	ldrb	r3, [r7, #15]
 80008de:	331e      	adds	r3, #30
 80008e0:	73fb      	strb	r3, [r7, #15]

	  // Set body
	  ssd1306_SetCursor(2, y);
 80008e2:	7bfb      	ldrb	r3, [r7, #15]
 80008e4:	4619      	mov	r1, r3
 80008e6:	2002      	movs	r0, #2
 80008e8:	f000 ff4c 	bl	8001784 <ssd1306_SetCursor>
	  ssd1306_WriteString(bodyVersion, Font_11x18, White);
 80008ec:	4a0c      	ldr	r2, [pc, #48]	; (8000920 <StartOLEDTask+0x84>)
 80008ee:	2301      	movs	r3, #1
 80008f0:	ca06      	ldmia	r2, {r1, r2}
 80008f2:	4807      	ldr	r0, [pc, #28]	; (8000910 <StartOLEDTask+0x74>)
 80008f4:	f000 ff20 	bl	8001738 <ssd1306_WriteString>
	  y += 36;
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	3324      	adds	r3, #36	; 0x24
 80008fc:	73fb      	strb	r3, [r7, #15]

	  ssd1306_UpdateScreen();
 80008fe:	f000 fe17 	bl	8001530 <ssd1306_UpdateScreen>
	  y = 0;
 8000902:	2300      	movs	r3, #0
 8000904:	73fb      	strb	r3, [r7, #15]

	  vTaskSuspend(NULL);
 8000906:	2000      	movs	r0, #0
 8000908:	f008 fb9e 	bl	8009048 <vTaskSuspend>
	  ssd1306_SetCursor(2, y);
 800090c:	e7db      	b.n	80008c6 <StartOLEDTask+0x2a>
 800090e:	bf00      	nop
 8000910:	20000010 	.word	0x20000010
 8000914:	0800be50 	.word	0x0800be50
 8000918:	2000001c 	.word	0x2000001c
 800091c:	20000000 	.word	0x20000000
 8000920:	20000024 	.word	0x20000024

08000924 <StartDispatcherTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDispatcherTask */
void StartDispatcherTask(void *argument)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDispatcherTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 800092c:	2000      	movs	r0, #0
 800092e:	f008 fb8b 	bl	8009048 <vTaskSuspend>

	  switch(RxBuffer[0]) {
 8000932:	4b36      	ldr	r3, [pc, #216]	; (8000a0c <StartDispatcherTask+0xe8>)
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	3b01      	subs	r3, #1
 8000938:	2b0d      	cmp	r3, #13
 800093a:	d861      	bhi.n	8000a00 <StartDispatcherTask+0xdc>
 800093c:	a201      	add	r2, pc, #4	; (adr r2, 8000944 <StartDispatcherTask+0x20>)
 800093e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000942:	bf00      	nop
 8000944:	0800097d 	.word	0x0800097d
 8000948:	08000989 	.word	0x08000989
 800094c:	08000995 	.word	0x08000995
 8000950:	080009a1 	.word	0x080009a1
 8000954:	080009ad 	.word	0x080009ad
 8000958:	080009b9 	.word	0x080009b9
 800095c:	080009c5 	.word	0x080009c5
 8000960:	08000a01 	.word	0x08000a01
 8000964:	08000a01 	.word	0x08000a01
 8000968:	08000a01 	.word	0x08000a01
 800096c:	080009d1 	.word	0x080009d1
 8000970:	080009dd 	.word	0x080009dd
 8000974:	080009e9 	.word	0x080009e9
 8000978:	080009f5 	.word	0x080009f5
		case 0x01:		// Stop vehicle.
			vTaskResume(StopTaskHandle);
 800097c:	4b24      	ldr	r3, [pc, #144]	; (8000a10 <StartDispatcherTask+0xec>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4618      	mov	r0, r3
 8000982:	f008 fc0d 	bl	80091a0 <vTaskResume>
			break;
 8000986:	e040      	b.n	8000a0a <StartDispatcherTask+0xe6>
		case 0x02:		// Toggle driving lights.
			vTaskResume(DrivingLightsTaHandle);
 8000988:	4b22      	ldr	r3, [pc, #136]	; (8000a14 <StartDispatcherTask+0xf0>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4618      	mov	r0, r3
 800098e:	f008 fc07 	bl	80091a0 <vTaskResume>
			break;
 8000992:	e03a      	b.n	8000a0a <StartDispatcherTask+0xe6>
		case 0x03:		// Toggle RGB stripe.
			vTaskResume(LEDStripesTaskHandle);
 8000994:	4b20      	ldr	r3, [pc, #128]	; (8000a18 <StartDispatcherTask+0xf4>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4618      	mov	r0, r3
 800099a:	f008 fc01 	bl	80091a0 <vTaskResume>
			break;
 800099e:	e034      	b.n	8000a0a <StartDispatcherTask+0xe6>
		case 0x04:		// Turn left blinkers on.
			vTaskResume(LeftBlinkersTasHandle);
 80009a0:	4b1e      	ldr	r3, [pc, #120]	; (8000a1c <StartDispatcherTask+0xf8>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4618      	mov	r0, r3
 80009a6:	f008 fbfb 	bl	80091a0 <vTaskResume>
			break;
 80009aa:	e02e      	b.n	8000a0a <StartDispatcherTask+0xe6>
		case 0x05:		// Turn right blinkers on.
			vTaskResume(RightBlinkersTaHandle);
 80009ac:	4b1c      	ldr	r3, [pc, #112]	; (8000a20 <StartDispatcherTask+0xfc>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4618      	mov	r0, r3
 80009b2:	f008 fbf5 	bl	80091a0 <vTaskResume>
			break;
 80009b6:	e028      	b.n	8000a0a <StartDispatcherTask+0xe6>
		case 0x06:		// Toggle parking to the left.
			vTaskResume(ParkLeftTaskHandle);
 80009b8:	4b1a      	ldr	r3, [pc, #104]	; (8000a24 <StartDispatcherTask+0x100>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4618      	mov	r0, r3
 80009be:	f008 fbef 	bl	80091a0 <vTaskResume>
			break;
 80009c2:	e022      	b.n	8000a0a <StartDispatcherTask+0xe6>
		case 0x07:		// Toggle parking to the right.
			vTaskResume(ParkRightTaskHandle);
 80009c4:	4b18      	ldr	r3, [pc, #96]	; (8000a28 <StartDispatcherTask+0x104>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4618      	mov	r0, r3
 80009ca:	f008 fbe9 	bl	80091a0 <vTaskResume>
			break;
 80009ce:	e01c      	b.n	8000a0a <StartDispatcherTask+0xe6>
		case 0x0B:		// Accelerate.
			vTaskResume(AccelerateTaskHandle);
 80009d0:	4b16      	ldr	r3, [pc, #88]	; (8000a2c <StartDispatcherTask+0x108>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4618      	mov	r0, r3
 80009d6:	f008 fbe3 	bl	80091a0 <vTaskResume>
			break;
 80009da:	e016      	b.n	8000a0a <StartDispatcherTask+0xe6>
		case 0x0C:		// Decelerate.
			vTaskResume(DecelerateTaskHandle);
 80009dc:	4b14      	ldr	r3, [pc, #80]	; (8000a30 <StartDispatcherTask+0x10c>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4618      	mov	r0, r3
 80009e2:	f008 fbdd 	bl	80091a0 <vTaskResume>
			break;
 80009e6:	e010      	b.n	8000a0a <StartDispatcherTask+0xe6>
		case 0x0D:		// Turn left.
			vTaskResume(TurnLeftTaskHandle);
 80009e8:	4b12      	ldr	r3, [pc, #72]	; (8000a34 <StartDispatcherTask+0x110>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f008 fbd7 	bl	80091a0 <vTaskResume>
			break;
 80009f2:	e00a      	b.n	8000a0a <StartDispatcherTask+0xe6>
		case 0x0E:		// Turn right.
			vTaskResume(TurnRightTaskHandle);
 80009f4:	4b10      	ldr	r3, [pc, #64]	; (8000a38 <StartDispatcherTask+0x114>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4618      	mov	r0, r3
 80009fa:	f008 fbd1 	bl	80091a0 <vTaskResume>
			break;
 80009fe:	e004      	b.n	8000a0a <StartDispatcherTask+0xe6>
		default:		// Acknowledge connection.
			vTaskResume(ConnectionTaskHandle);
 8000a00:	4b0e      	ldr	r3, [pc, #56]	; (8000a3c <StartDispatcherTask+0x118>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4618      	mov	r0, r3
 8000a06:	f008 fbcb 	bl	80091a0 <vTaskResume>
	  vTaskSuspend(NULL);
 8000a0a:	e78f      	b.n	800092c <StartDispatcherTask+0x8>
 8000a0c:	200000c8 	.word	0x200000c8
 8000a10:	200000d8 	.word	0x200000d8
 8000a14:	200000dc 	.word	0x200000dc
 8000a18:	200000e0 	.word	0x200000e0
 8000a1c:	200000e4 	.word	0x200000e4
 8000a20:	200000e8 	.word	0x200000e8
 8000a24:	200000ec 	.word	0x200000ec
 8000a28:	200000f0 	.word	0x200000f0
 8000a2c:	200000f4 	.word	0x200000f4
 8000a30:	200000f8 	.word	0x200000f8
 8000a34:	200000fc 	.word	0x200000fc
 8000a38:	20000100 	.word	0x20000100
 8000a3c:	20000104 	.word	0x20000104

08000a40 <StartStopTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartStopTask */
void StartStopTask(void *argument)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartStopTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f008 fafd 	bl	8009048 <vTaskSuspend>
 8000a4e:	e7fb      	b.n	8000a48 <StartStopTask+0x8>

08000a50 <StartDrivingLightsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDrivingLightsTask */
void StartDrivingLightsTask(void *argument)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDrivingLightsTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000a58:	2000      	movs	r0, #0
 8000a5a:	f008 faf5 	bl	8009048 <vTaskSuspend>
	  HAL_GPIO_TogglePin(DrivingLights_GPIO_Port, DrivingLights_Pin);
 8000a5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a62:	4802      	ldr	r0, [pc, #8]	; (8000a6c <StartDrivingLightsTask+0x1c>)
 8000a64:	f002 fcad 	bl	80033c2 <HAL_GPIO_TogglePin>
	  vTaskSuspend(NULL);
 8000a68:	e7f6      	b.n	8000a58 <StartDrivingLightsTask+0x8>
 8000a6a:	bf00      	nop
 8000a6c:	40020800 	.word	0x40020800

08000a70 <StartLEDStripesTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLEDStripesTask */
void StartLEDStripesTask(void *argument)
{
 8000a70:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000a74:	b094      	sub	sp, #80	; 0x50
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLEDStripesTask */
	// Transmit 4 empty bytes to ensure SDO is low.
	uint8_t d[4] = {0};
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	643b      	str	r3, [r7, #64]	; 0x40
	HAL_SPI_Transmit(&hspi1, d, 4, 100);
 8000a7e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000a82:	2364      	movs	r3, #100	; 0x64
 8000a84:	2204      	movs	r2, #4
 8000a86:	4848      	ldr	r0, [pc, #288]	; (8000ba8 <StartLEDStripesTask+0x138>)
 8000a88:	f004 fb61 	bl	800514e <HAL_SPI_Transmit>

	// Create handle and configure
	ws2812b_handle_t hws2812b;

	hws2812b.config.packing = PACKING; // See macro above
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	f887 3020 	strb.w	r3, [r7, #32]
	hws2812b.config.pulse_len_1 = WS2812B_PULSE_LEN_6b;
 8000a92:	233f      	movs	r3, #63	; 0x3f
 8000a94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	hws2812b.config.pulse_len_0 = WS2812B_PULSE_LEN_2b;
 8000a98:	2303      	movs	r3, #3
 8000a9a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	hws2812b.config.first_bit_0 = WS2812B_FIRST_BIT_0_ENABLED;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	hws2812b.config.prefix_len = PREFIX_LEN; // See macro above
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	62bb      	str	r3, [r7, #40]	; 0x28
	hws2812b.config.suffix_len = SUFFIX_LEN; // See macro above
 8000aa8:	2304      	movs	r3, #4
 8000aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
	hws2812b.config.spi_bit_order = WS2812B_MSB_FIRST;
 8000aac:	2300      	movs	r3, #0
 8000aae:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	// Create array of LEDs & set LED color
	ws2812b_led_t leds[LED_COUNT];

	for(int i=0;i<LED_COUNT;i++) {
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000ab6:	e01d      	b.n	8000af4 <StartLEDStripesTask+0x84>
	  leds[i].red = 0x40;
 8000ab8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000aba:	4613      	mov	r3, r2
 8000abc:	005b      	lsls	r3, r3, #1
 8000abe:	4413      	add	r3, r2
 8000ac0:	3350      	adds	r3, #80	; 0x50
 8000ac2:	443b      	add	r3, r7
 8000ac4:	3b48      	subs	r3, #72	; 0x48
 8000ac6:	2240      	movs	r2, #64	; 0x40
 8000ac8:	701a      	strb	r2, [r3, #0]
	  leds[i].green = 0x00;
 8000aca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000acc:	4613      	mov	r3, r2
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	4413      	add	r3, r2
 8000ad2:	3350      	adds	r3, #80	; 0x50
 8000ad4:	443b      	add	r3, r7
 8000ad6:	3b47      	subs	r3, #71	; 0x47
 8000ad8:	2200      	movs	r2, #0
 8000ada:	701a      	strb	r2, [r3, #0]
	  leds[i].blue = 0x00;
 8000adc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000ade:	4613      	mov	r3, r2
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	4413      	add	r3, r2
 8000ae4:	3350      	adds	r3, #80	; 0x50
 8000ae6:	443b      	add	r3, r7
 8000ae8:	3b46      	subs	r3, #70	; 0x46
 8000aea:	2200      	movs	r2, #0
 8000aec:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<LED_COUNT;i++) {
 8000aee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000af0:	3301      	adds	r3, #1
 8000af2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000af4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000af6:	2b06      	cmp	r3, #6
 8000af8:	ddde      	ble.n	8000ab8 <StartLEDStripesTask+0x48>
	}

	// Add LEDs and count to handle
	hws2812b.led_count = LED_COUNT;
 8000afa:	2307      	movs	r3, #7
 8000afc:	633b      	str	r3, [r7, #48]	; 0x30
	hws2812b.leds = leds;
 8000afe:	f107 0308 	add.w	r3, r7, #8
 8000b02:	637b      	str	r3, [r7, #52]	; 0x34

	// Initialize the driver
	if(ws2812b_init(&hws2812b)){
 8000b04:	f107 0320 	add.w	r3, r7, #32
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f001 f965 	bl	8001dd8 <ws2812b_init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d006      	beq.n	8000b22 <StartLEDStripesTask+0xb2>
	  printf("Invalid ws2812b config! (%s)\r\n",ws2812b_error_msg);
 8000b14:	4b25      	ldr	r3, [pc, #148]	; (8000bac <StartLEDStripesTask+0x13c>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4825      	ldr	r0, [pc, #148]	; (8000bb0 <StartLEDStripesTask+0x140>)
 8000b1c:	f00a f996 	bl	800ae4c <iprintf>
	  while(1) {;}
 8000b20:	e7fe      	b.n	8000b20 <StartLEDStripesTask+0xb0>
	}

	// Create buffer
	uint8_t dma_buf[ws2812b_required_buffer_len(&hws2812b)];
 8000b22:	f107 0320 	add.w	r3, r7, #32
 8000b26:	4618      	mov	r0, r3
 8000b28:	f001 faf2 	bl	8002110 <ws2812b_required_buffer_len>
 8000b2c:	4601      	mov	r1, r0
 8000b2e:	460b      	mov	r3, r1
 8000b30:	3b01      	subs	r3, #1
 8000b32:	64bb      	str	r3, [r7, #72]	; 0x48
 8000b34:	2300      	movs	r3, #0
 8000b36:	4688      	mov	r8, r1
 8000b38:	4699      	mov	r9, r3
 8000b3a:	f04f 0200 	mov.w	r2, #0
 8000b3e:	f04f 0300 	mov.w	r3, #0
 8000b42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000b46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000b4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000b4e:	2300      	movs	r3, #0
 8000b50:	460c      	mov	r4, r1
 8000b52:	461d      	mov	r5, r3
 8000b54:	f04f 0200 	mov.w	r2, #0
 8000b58:	f04f 0300 	mov.w	r3, #0
 8000b5c:	00eb      	lsls	r3, r5, #3
 8000b5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000b62:	00e2      	lsls	r2, r4, #3
 8000b64:	1dcb      	adds	r3, r1, #7
 8000b66:	08db      	lsrs	r3, r3, #3
 8000b68:	00db      	lsls	r3, r3, #3
 8000b6a:	ebad 0d03 	sub.w	sp, sp, r3
 8000b6e:	466b      	mov	r3, sp
 8000b70:	3300      	adds	r3, #0
 8000b72:	647b      	str	r3, [r7, #68]	; 0x44

  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000b74:	2000      	movs	r0, #0
 8000b76:	f008 fa67 	bl	8009048 <vTaskSuspend>

	  // Fill buffer
	  ws2812b_fill_buffer(&hws2812b, dma_buf);
 8000b7a:	f107 0320 	add.w	r3, r7, #32
 8000b7e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8000b80:	4618      	mov	r0, r3
 8000b82:	f001 fae0 	bl	8002146 <ws2812b_fill_buffer>

	  // Transmit
	  HAL_SPI_Transmit_DMA(&hspi1, dma_buf, ws2812b_required_buffer_len(&hws2812b));
 8000b86:	f107 0320 	add.w	r3, r7, #32
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f001 fac0 	bl	8002110 <ws2812b_required_buffer_len>
 8000b90:	4603      	mov	r3, r0
 8000b92:	b29b      	uxth	r3, r3
 8000b94:	461a      	mov	r2, r3
 8000b96:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8000b98:	4803      	ldr	r0, [pc, #12]	; (8000ba8 <StartLEDStripesTask+0x138>)
 8000b9a:	f004 fc47 	bl	800542c <HAL_SPI_Transmit_DMA>
	  HAL_Delay(10); // 10ms delay
 8000b9e:	200a      	movs	r0, #10
 8000ba0:	f001 fc5a 	bl	8002458 <HAL_Delay>
	  vTaskSuspend(NULL);
 8000ba4:	e7e6      	b.n	8000b74 <StartLEDStripesTask+0x104>
 8000ba6:	bf00      	nop
 8000ba8:	2000015c 	.word	0x2000015c
 8000bac:	2000074c 	.word	0x2000074c
 8000bb0:	0800bcec 	.word	0x0800bcec

08000bb4 <StartLeftBlinkersTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLeftBlinkersTask */
void StartLeftBlinkersTask(void *argument)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLeftBlinkersTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	f008 fa43 	bl	8009048 <vTaskSuspend>
	  for(int i = 0; i < 6; i ++)
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60fb      	str	r3, [r7, #12]
 8000bc6:	e00b      	b.n	8000be0 <StartLeftBlinkersTask+0x2c>
	  {
		  HAL_GPIO_TogglePin(LeftBlinkers_GPIO_Port, LeftBlinkers_Pin);
 8000bc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bcc:	4806      	ldr	r0, [pc, #24]	; (8000be8 <StartLeftBlinkersTask+0x34>)
 8000bce:	f002 fbf8 	bl	80033c2 <HAL_GPIO_TogglePin>
		  osDelay(400);
 8000bd2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000bd6:	f007 fa21 	bl	800801c <osDelay>
	  for(int i = 0; i < 6; i ++)
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	2b05      	cmp	r3, #5
 8000be4:	ddf0      	ble.n	8000bc8 <StartLeftBlinkersTask+0x14>
	  vTaskSuspend(NULL);
 8000be6:	e7e9      	b.n	8000bbc <StartLeftBlinkersTask+0x8>
 8000be8:	40020800 	.word	0x40020800

08000bec <StartRightBlinkersTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRightBlinkersTask */
void StartRightBlinkersTask(void *argument)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b084      	sub	sp, #16
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRightBlinkersTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	f008 fa27 	bl	8009048 <vTaskSuspend>
	  for(int i = 0; i < 6; i ++)
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	60fb      	str	r3, [r7, #12]
 8000bfe:	e00b      	b.n	8000c18 <StartRightBlinkersTask+0x2c>
	  {
		  HAL_GPIO_TogglePin(RightBlinkers_GPIO_Port, RightBlinkers_Pin);
 8000c00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c04:	4806      	ldr	r0, [pc, #24]	; (8000c20 <StartRightBlinkersTask+0x34>)
 8000c06:	f002 fbdc 	bl	80033c2 <HAL_GPIO_TogglePin>
		  osDelay(400);
 8000c0a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000c0e:	f007 fa05 	bl	800801c <osDelay>
	  for(int i = 0; i < 6; i ++)
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	3301      	adds	r3, #1
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	2b05      	cmp	r3, #5
 8000c1c:	ddf0      	ble.n	8000c00 <StartRightBlinkersTask+0x14>
	  vTaskSuspend(NULL);
 8000c1e:	e7e9      	b.n	8000bf4 <StartRightBlinkersTask+0x8>
 8000c20:	40020800 	.word	0x40020800

08000c24 <StartParkLeftTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartParkLeftTask */
void StartParkLeftTask(void *argument)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartParkLeftTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	f008 fa0b 	bl	8009048 <vTaskSuspend>
 8000c32:	e7fb      	b.n	8000c2c <StartParkLeftTask+0x8>

08000c34 <StartParkRightTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartParkRightTask */
void StartParkRightTask(void *argument)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartParkRightTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f008 fa03 	bl	8009048 <vTaskSuspend>
 8000c42:	e7fb      	b.n	8000c3c <StartParkRightTask+0x8>

08000c44 <StartAccelerateTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAccelerateTask */
void StartAccelerateTask(void *argument)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAccelerateTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f008 f9fb 	bl	8009048 <vTaskSuspend>
 8000c52:	e7fb      	b.n	8000c4c <StartAccelerateTask+0x8>

08000c54 <StartDecelerateTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDecelerateTask */
void StartDecelerateTask(void *argument)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDecelerateTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	f008 f9f3 	bl	8009048 <vTaskSuspend>
	  HAL_GPIO_TogglePin(BrakeLights_GPIO_Port, BrakeLights_Pin);
 8000c62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c66:	4806      	ldr	r0, [pc, #24]	; (8000c80 <StartDecelerateTask+0x2c>)
 8000c68:	f002 fbab 	bl	80033c2 <HAL_GPIO_TogglePin>
	  osDelay(500);
 8000c6c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c70:	f007 f9d4 	bl	800801c <osDelay>
	  HAL_GPIO_TogglePin(BrakeLights_GPIO_Port, BrakeLights_Pin);
 8000c74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c78:	4801      	ldr	r0, [pc, #4]	; (8000c80 <StartDecelerateTask+0x2c>)
 8000c7a:	f002 fba2 	bl	80033c2 <HAL_GPIO_TogglePin>
	  vTaskSuspend(NULL);
 8000c7e:	e7ed      	b.n	8000c5c <StartDecelerateTask+0x8>
 8000c80:	40020800 	.word	0x40020800

08000c84 <StartTurnLeftTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTurnLeftTask */
void StartTurnLeftTask(void *argument)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTurnLeftTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000c8c:	2000      	movs	r0, #0
 8000c8e:	f008 f9db 	bl	8009048 <vTaskSuspend>
 8000c92:	e7fb      	b.n	8000c8c <StartTurnLeftTask+0x8>

08000c94 <StartTurnRightTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTurnRightTask */
void StartTurnRightTask(void *argument)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTurnRightTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000c9c:	2000      	movs	r0, #0
 8000c9e:	f008 f9d3 	bl	8009048 <vTaskSuspend>
 8000ca2:	e7fb      	b.n	8000c9c <StartTurnRightTask+0x8>

08000ca4 <StartConnectionTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartConnectionTask */
void StartConnectionTask(void *argument)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartConnectionTask */
  /* Infinite loop */
  for(;;)
  {
	  vTaskSuspend(NULL);
 8000cac:	2000      	movs	r0, #0
 8000cae:	f008 f9cb 	bl	8009048 <vTaskSuspend>
 8000cb2:	e7fb      	b.n	8000cac <StartConnectionTask+0x8>

08000cb4 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b08c      	sub	sp, #48	; 0x30
 8000cb8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cba:	f107 031c 	add.w	r3, r7, #28
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]
 8000cc2:	605a      	str	r2, [r3, #4]
 8000cc4:	609a      	str	r2, [r3, #8]
 8000cc6:	60da      	str	r2, [r3, #12]
 8000cc8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cca:	4b94      	ldr	r3, [pc, #592]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	4a93      	ldr	r2, [pc, #588]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000cd0:	f043 0304 	orr.w	r3, r3, #4
 8000cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd6:	4b91      	ldr	r3, [pc, #580]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	f003 0304 	and.w	r3, r3, #4
 8000cde:	61bb      	str	r3, [r7, #24]
 8000ce0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ce2:	4b8e      	ldr	r3, [pc, #568]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	4a8d      	ldr	r2, [pc, #564]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000ce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cec:	6313      	str	r3, [r2, #48]	; 0x30
 8000cee:	4b8b      	ldr	r3, [pc, #556]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cf6:	617b      	str	r3, [r7, #20]
 8000cf8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfa:	4b88      	ldr	r3, [pc, #544]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfe:	4a87      	ldr	r2, [pc, #540]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000d00:	f043 0301 	orr.w	r3, r3, #1
 8000d04:	6313      	str	r3, [r2, #48]	; 0x30
 8000d06:	4b85      	ldr	r3, [pc, #532]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0a:	f003 0301 	and.w	r3, r3, #1
 8000d0e:	613b      	str	r3, [r7, #16]
 8000d10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d12:	4b82      	ldr	r3, [pc, #520]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	4a81      	ldr	r2, [pc, #516]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000d18:	f043 0302 	orr.w	r3, r3, #2
 8000d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d1e:	4b7f      	ldr	r3, [pc, #508]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d22:	f003 0302 	and.w	r3, r3, #2
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d2a:	4b7c      	ldr	r3, [pc, #496]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2e:	4a7b      	ldr	r2, [pc, #492]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000d30:	f043 0308 	orr.w	r3, r3, #8
 8000d34:	6313      	str	r3, [r2, #48]	; 0x30
 8000d36:	4b79      	ldr	r3, [pc, #484]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	f003 0308 	and.w	r3, r3, #8
 8000d3e:	60bb      	str	r3, [r7, #8]
 8000d40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d42:	4b76      	ldr	r3, [pc, #472]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	4a75      	ldr	r2, [pc, #468]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000d48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d4e:	4b73      	ldr	r3, [pc, #460]	; (8000f1c <MX_GPIO_Init+0x268>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|BLDCMotorDir_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f244 0191 	movw	r1, #16529	; 0x4091
 8000d60:	486f      	ldr	r0, [pc, #444]	; (8000f20 <MX_GPIO_Init+0x26c>)
 8000d62:	f002 fb15 	bl	8003390 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(StepperMotorDir_GPIO_Port, StepperMotorDir_Pin, GPIO_PIN_RESET);
 8000d66:	2200      	movs	r2, #0
 8000d68:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d6c:	486d      	ldr	r0, [pc, #436]	; (8000f24 <MX_GPIO_Init+0x270>)
 8000d6e:	f002 fb0f 	bl	8003390 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2140      	movs	r1, #64	; 0x40
 8000d76:	486c      	ldr	r0, [pc, #432]	; (8000f28 <MX_GPIO_Init+0x274>)
 8000d78:	f002 fb0a 	bl	8003390 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DrivingLights_Pin|LeftBlinkers_Pin|RightBlinkers_Pin|BrakeLights_Pin
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8000d82:	486a      	ldr	r0, [pc, #424]	; (8000f2c <MX_GPIO_Init+0x278>)
 8000d84:	f002 fb04 	bl	8003390 <HAL_GPIO_WritePin>
                          |WithdrawLights_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000d88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d8e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000d92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000d98:	f107 031c 	add.w	r3, r7, #28
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4863      	ldr	r0, [pc, #396]	; (8000f2c <MX_GPIO_Init+0x278>)
 8000da0:	f002 f94a 	bl	8003038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000da4:	2332      	movs	r3, #50	; 0x32
 8000da6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da8:	2302      	movs	r3, #2
 8000daa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db0:	2303      	movs	r3, #3
 8000db2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000db4:	230b      	movs	r3, #11
 8000db6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000db8:	f107 031c 	add.w	r3, r7, #28
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	485b      	ldr	r0, [pc, #364]	; (8000f2c <MX_GPIO_Init+0x278>)
 8000dc0:	f002 f93a 	bl	8003038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000dc4:	2386      	movs	r3, #134	; 0x86
 8000dc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc8:	2302      	movs	r3, #2
 8000dca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd0:	2303      	movs	r3, #3
 8000dd2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dd4:	230b      	movs	r3, #11
 8000dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd8:	f107 031c 	add.w	r3, r7, #28
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4854      	ldr	r0, [pc, #336]	; (8000f30 <MX_GPIO_Init+0x27c>)
 8000de0:	f002 f92a 	bl	8003038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|BLDCMotorDir_Pin|LD2_Pin;
 8000de4:	f244 0391 	movw	r3, #16529	; 0x4091
 8000de8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2300      	movs	r3, #0
 8000df4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df6:	f107 031c 	add.w	r3, r7, #28
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4848      	ldr	r0, [pc, #288]	; (8000f20 <MX_GPIO_Init+0x26c>)
 8000dfe:	f002 f91b 	bl	8003038 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000e02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e10:	2303      	movs	r3, #3
 8000e12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e14:	230b      	movs	r3, #11
 8000e16:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000e18:	f107 031c 	add.w	r3, r7, #28
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4840      	ldr	r0, [pc, #256]	; (8000f20 <MX_GPIO_Init+0x26c>)
 8000e20:	f002 f90a 	bl	8003038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000e24:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e32:	2303      	movs	r3, #3
 8000e34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e36:	2307      	movs	r3, #7
 8000e38:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e3a:	f107 031c 	add.w	r3, r7, #28
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4838      	ldr	r0, [pc, #224]	; (8000f24 <MX_GPIO_Init+0x270>)
 8000e42:	f002 f8f9 	bl	8003038 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = StepperMotorDir_Pin;
 8000e46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e54:	2300      	movs	r3, #0
 8000e56:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(StepperMotorDir_GPIO_Port, &GPIO_InitStruct);
 8000e58:	f107 031c 	add.w	r3, r7, #28
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4831      	ldr	r0, [pc, #196]	; (8000f24 <MX_GPIO_Init+0x270>)
 8000e60:	f002 f8ea 	bl	8003038 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000e64:	2340      	movs	r3, #64	; 0x40
 8000e66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000e74:	f107 031c 	add.w	r3, r7, #28
 8000e78:	4619      	mov	r1, r3
 8000e7a:	482b      	ldr	r0, [pc, #172]	; (8000f28 <MX_GPIO_Init+0x274>)
 8000e7c:	f002 f8dc 	bl	8003038 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000e80:	2380      	movs	r3, #128	; 0x80
 8000e82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e84:	2300      	movs	r3, #0
 8000e86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e8c:	f107 031c 	add.w	r3, r7, #28
 8000e90:	4619      	mov	r1, r3
 8000e92:	4825      	ldr	r0, [pc, #148]	; (8000f28 <MX_GPIO_Init+0x274>)
 8000e94:	f002 f8d0 	bl	8003038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = DrivingLights_Pin|LeftBlinkers_Pin|RightBlinkers_Pin|BrakeLights_Pin
 8000e98:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000e9c:	61fb      	str	r3, [r7, #28]
                          |WithdrawLights_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eaa:	f107 031c 	add.w	r3, r7, #28
 8000eae:	4619      	mov	r1, r3
 8000eb0:	481e      	ldr	r0, [pc, #120]	; (8000f2c <MX_GPIO_Init+0x278>)
 8000eb2:	f002 f8c1 	bl	8003038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000eb6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000eba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000ec8:	230a      	movs	r3, #10
 8000eca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ecc:	f107 031c 	add.w	r3, r7, #28
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4817      	ldr	r0, [pc, #92]	; (8000f30 <MX_GPIO_Init+0x27c>)
 8000ed4:	f002 f8b0 	bl	8003038 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000ed8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000edc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000ee6:	f107 031c 	add.w	r3, r7, #28
 8000eea:	4619      	mov	r1, r3
 8000eec:	4810      	ldr	r0, [pc, #64]	; (8000f30 <MX_GPIO_Init+0x27c>)
 8000eee:	f002 f8a3 	bl	8003038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000ef2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000ef6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f00:	2303      	movs	r3, #3
 8000f02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f04:	230b      	movs	r3, #11
 8000f06:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f08:	f107 031c 	add.w	r3, r7, #28
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4806      	ldr	r0, [pc, #24]	; (8000f28 <MX_GPIO_Init+0x274>)
 8000f10:	f002 f892 	bl	8003038 <HAL_GPIO_Init>

}
 8000f14:	bf00      	nop
 8000f16:	3730      	adds	r7, #48	; 0x30
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40023800 	.word	0x40023800
 8000f20:	40020400 	.word	0x40020400
 8000f24:	40020c00 	.word	0x40020c00
 8000f28:	40021800 	.word	0x40021800
 8000f2c:	40020800 	.word	0x40020800
 8000f30:	40020000 	.word	0x40020000

08000f34 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f38:	4b1b      	ldr	r3, [pc, #108]	; (8000fa8 <MX_I2C1_Init+0x74>)
 8000f3a:	4a1c      	ldr	r2, [pc, #112]	; (8000fac <MX_I2C1_Init+0x78>)
 8000f3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8000f3e:	4b1a      	ldr	r3, [pc, #104]	; (8000fa8 <MX_I2C1_Init+0x74>)
 8000f40:	4a1b      	ldr	r2, [pc, #108]	; (8000fb0 <MX_I2C1_Init+0x7c>)
 8000f42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f44:	4b18      	ldr	r3, [pc, #96]	; (8000fa8 <MX_I2C1_Init+0x74>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f4a:	4b17      	ldr	r3, [pc, #92]	; (8000fa8 <MX_I2C1_Init+0x74>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f50:	4b15      	ldr	r3, [pc, #84]	; (8000fa8 <MX_I2C1_Init+0x74>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f56:	4b14      	ldr	r3, [pc, #80]	; (8000fa8 <MX_I2C1_Init+0x74>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f5c:	4b12      	ldr	r3, [pc, #72]	; (8000fa8 <MX_I2C1_Init+0x74>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f62:	4b11      	ldr	r3, [pc, #68]	; (8000fa8 <MX_I2C1_Init+0x74>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f68:	4b0f      	ldr	r3, [pc, #60]	; (8000fa8 <MX_I2C1_Init+0x74>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f6e:	480e      	ldr	r0, [pc, #56]	; (8000fa8 <MX_I2C1_Init+0x74>)
 8000f70:	f002 fa42 	bl	80033f8 <HAL_I2C_Init>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000f7a:	f000 f945 	bl	8001208 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4809      	ldr	r0, [pc, #36]	; (8000fa8 <MX_I2C1_Init+0x74>)
 8000f82:	f002 fe23 	bl	8003bcc <HAL_I2CEx_ConfigAnalogFilter>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000f8c:	f000 f93c 	bl	8001208 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f90:	2100      	movs	r1, #0
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <MX_I2C1_Init+0x74>)
 8000f94:	f002 fe65 	bl	8003c62 <HAL_I2CEx_ConfigDigitalFilter>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000f9e:	f000 f933 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000108 	.word	0x20000108
 8000fac:	40005400 	.word	0x40005400
 8000fb0:	20404768 	.word	0x20404768

08000fb4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b0ae      	sub	sp, #184	; 0xb8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	2290      	movs	r2, #144	; 0x90
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f009 ff8e 	bl	800aef6 <memset>
  if(i2cHandle->Instance==I2C1)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a22      	ldr	r2, [pc, #136]	; (8001068 <HAL_I2C_MspInit+0xb4>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d13c      	bne.n	800105e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000fe4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000fe8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000fea:	2300      	movs	r3, #0
 8000fec:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f003 fbd8 	bl	80047a8 <HAL_RCCEx_PeriphCLKConfig>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000ffe:	f000 f903 	bl	8001208 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001002:	4b1a      	ldr	r3, [pc, #104]	; (800106c <HAL_I2C_MspInit+0xb8>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	4a19      	ldr	r2, [pc, #100]	; (800106c <HAL_I2C_MspInit+0xb8>)
 8001008:	f043 0302 	orr.w	r3, r3, #2
 800100c:	6313      	str	r3, [r2, #48]	; 0x30
 800100e:	4b17      	ldr	r3, [pc, #92]	; (800106c <HAL_I2C_MspInit+0xb8>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	613b      	str	r3, [r7, #16]
 8001018:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 800101a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800101e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001022:	2312      	movs	r3, #18
 8001024:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102e:	2303      	movs	r3, #3
 8001030:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001034:	2304      	movs	r3, #4
 8001036:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800103e:	4619      	mov	r1, r3
 8001040:	480b      	ldr	r0, [pc, #44]	; (8001070 <HAL_I2C_MspInit+0xbc>)
 8001042:	f001 fff9 	bl	8003038 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001046:	4b09      	ldr	r3, [pc, #36]	; (800106c <HAL_I2C_MspInit+0xb8>)
 8001048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104a:	4a08      	ldr	r2, [pc, #32]	; (800106c <HAL_I2C_MspInit+0xb8>)
 800104c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001050:	6413      	str	r3, [r2, #64]	; 0x40
 8001052:	4b06      	ldr	r3, [pc, #24]	; (800106c <HAL_I2C_MspInit+0xb8>)
 8001054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001056:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800105e:	bf00      	nop
 8001060:	37b8      	adds	r7, #184	; 0xb8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40005400 	.word	0x40005400
 800106c:	40023800 	.word	0x40023800
 8001070:	40020400 	.word	0x40020400

08001074 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001078:	f001 f9c1 	bl	80023fe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107c:	f000 f81e 	bl	80010bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001080:	f7ff fe18 	bl	8000cb4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001084:	f7ff fb24 	bl	80006d0 <MX_DMA_Init>
  MX_SPI1_Init();
 8001088:	f000 f8c4 	bl	8001214 <MX_SPI1_Init>
  MX_DAC_Init();
 800108c:	f7ff faae 	bl	80005ec <MX_DAC_Init>
  MX_I2C1_Init();
 8001090:	f7ff ff50 	bl	8000f34 <MX_I2C1_Init>
  MX_TIM4_Init();
 8001094:	f000 fd56 	bl	8001b44 <MX_TIM4_Init>
  MX_USART6_UART_Init();
 8001098:	f000 fe06 	bl	8001ca8 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart6, RxBuffer, 1);
 800109c:	2201      	movs	r2, #1
 800109e:	4905      	ldr	r1, [pc, #20]	; (80010b4 <main+0x40>)
 80010a0:	4805      	ldr	r0, [pc, #20]	; (80010b8 <main+0x44>)
 80010a2:	f005 fc63 	bl	800696c <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80010a6:	f006 fea9 	bl	8007dfc <osKernelInitialize>
  MX_FREERTOS_Init();
 80010aa:	f7ff fb2f 	bl	800070c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80010ae:	f006 fed9 	bl	8007e64 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010b2:	e7fe      	b.n	80010b2 <main+0x3e>
 80010b4:	200000c8 	.word	0x200000c8
 80010b8:	200006c4 	.word	0x200006c4

080010bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b094      	sub	sp, #80	; 0x50
 80010c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c2:	f107 031c 	add.w	r3, r7, #28
 80010c6:	2234      	movs	r2, #52	; 0x34
 80010c8:	2100      	movs	r1, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f009 ff13 	bl	800aef6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010e0:	4b2b      	ldr	r3, [pc, #172]	; (8001190 <SystemClock_Config+0xd4>)
 80010e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e4:	4a2a      	ldr	r2, [pc, #168]	; (8001190 <SystemClock_Config+0xd4>)
 80010e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ea:	6413      	str	r3, [r2, #64]	; 0x40
 80010ec:	4b28      	ldr	r3, [pc, #160]	; (8001190 <SystemClock_Config+0xd4>)
 80010ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f4:	607b      	str	r3, [r7, #4]
 80010f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f8:	4b26      	ldr	r3, [pc, #152]	; (8001194 <SystemClock_Config+0xd8>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a25      	ldr	r2, [pc, #148]	; (8001194 <SystemClock_Config+0xd8>)
 80010fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	4b23      	ldr	r3, [pc, #140]	; (8001194 <SystemClock_Config+0xd8>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800110c:	603b      	str	r3, [r7, #0]
 800110e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001110:	2301      	movs	r3, #1
 8001112:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001114:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001118:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111a:	2302      	movs	r3, #2
 800111c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800111e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001122:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001124:	2304      	movs	r3, #4
 8001126:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001128:	23d8      	movs	r3, #216	; 0xd8
 800112a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800112c:	2302      	movs	r3, #2
 800112e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001130:	2302      	movs	r3, #2
 8001132:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001134:	2302      	movs	r3, #2
 8001136:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001138:	f107 031c 	add.w	r3, r7, #28
 800113c:	4618      	mov	r0, r3
 800113e:	f002 fe2d 	bl	8003d9c <HAL_RCC_OscConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001148:	f000 f85e 	bl	8001208 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800114c:	f002 fdd6 	bl	8003cfc <HAL_PWREx_EnableOverDrive>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001156:	f000 f857 	bl	8001208 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800115a:	230f      	movs	r3, #15
 800115c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800115e:	2302      	movs	r3, #2
 8001160:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001166:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800116a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800116c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001170:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001172:	f107 0308 	add.w	r3, r7, #8
 8001176:	2107      	movs	r1, #7
 8001178:	4618      	mov	r0, r3
 800117a:	f003 f8bd 	bl	80042f8 <HAL_RCC_ClockConfig>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001184:	f000 f840 	bl	8001208 <Error_Handler>
  }
}
 8001188:	bf00      	nop
 800118a:	3750      	adds	r7, #80	; 0x50
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40023800 	.word	0x40023800
 8001194:	40007000 	.word	0x40007000

08001198 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart6x) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	portYIELD_FROM_ISR(xTaskResumeFromISR(DispatcherTaskHandle));
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <HAL_UART_RxCpltCallback+0x3c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f008 f85b 	bl	8009260 <xTaskResumeFromISR>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d007      	beq.n	80011c0 <HAL_UART_RxCpltCallback+0x28>
 80011b0:	4b09      	ldr	r3, [pc, #36]	; (80011d8 <HAL_UART_RxCpltCallback+0x40>)
 80011b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	f3bf 8f4f 	dsb	sy
 80011bc:	f3bf 8f6f 	isb	sy
	HAL_UART_Receive_IT(&huart6, RxBuffer, 1);					// Used for "opening" ST MCU for future interrupts on RX
 80011c0:	2201      	movs	r2, #1
 80011c2:	4906      	ldr	r1, [pc, #24]	; (80011dc <HAL_UART_RxCpltCallback+0x44>)
 80011c4:	4806      	ldr	r0, [pc, #24]	; (80011e0 <HAL_UART_RxCpltCallback+0x48>)
 80011c6:	f005 fbd1 	bl	800696c <HAL_UART_Receive_IT>
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	200000d4 	.word	0x200000d4
 80011d8:	e000ed04 	.word	0xe000ed04
 80011dc:	200000c8 	.word	0x200000c8
 80011e0:	200006c4 	.word	0x200006c4

080011e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a04      	ldr	r2, [pc, #16]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d101      	bne.n	80011fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011f6:	f001 f90f 	bl	8002418 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40001000 	.word	0x40001000

08001208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800120c:	b672      	cpsid	i
}
 800120e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001210:	e7fe      	b.n	8001210 <Error_Handler+0x8>
	...

08001214 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001218:	4b1b      	ldr	r3, [pc, #108]	; (8001288 <MX_SPI1_Init+0x74>)
 800121a:	4a1c      	ldr	r2, [pc, #112]	; (800128c <MX_SPI1_Init+0x78>)
 800121c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800121e:	4b1a      	ldr	r3, [pc, #104]	; (8001288 <MX_SPI1_Init+0x74>)
 8001220:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001224:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001226:	4b18      	ldr	r3, [pc, #96]	; (8001288 <MX_SPI1_Init+0x74>)
 8001228:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800122c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800122e:	4b16      	ldr	r3, [pc, #88]	; (8001288 <MX_SPI1_Init+0x74>)
 8001230:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001234:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001236:	4b14      	ldr	r3, [pc, #80]	; (8001288 <MX_SPI1_Init+0x74>)
 8001238:	2200      	movs	r2, #0
 800123a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <MX_SPI1_Init+0x74>)
 800123e:	2200      	movs	r2, #0
 8001240:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <MX_SPI1_Init+0x74>)
 8001244:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001248:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800124a:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <MX_SPI1_Init+0x74>)
 800124c:	2218      	movs	r2, #24
 800124e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001250:	4b0d      	ldr	r3, [pc, #52]	; (8001288 <MX_SPI1_Init+0x74>)
 8001252:	2200      	movs	r2, #0
 8001254:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001256:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <MX_SPI1_Init+0x74>)
 8001258:	2200      	movs	r2, #0
 800125a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800125c:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <MX_SPI1_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <MX_SPI1_Init+0x74>)
 8001264:	2207      	movs	r2, #7
 8001266:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001268:	4b07      	ldr	r3, [pc, #28]	; (8001288 <MX_SPI1_Init+0x74>)
 800126a:	2200      	movs	r2, #0
 800126c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800126e:	4b06      	ldr	r3, [pc, #24]	; (8001288 <MX_SPI1_Init+0x74>)
 8001270:	2208      	movs	r2, #8
 8001272:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001274:	4804      	ldr	r0, [pc, #16]	; (8001288 <MX_SPI1_Init+0x74>)
 8001276:	f003 febf 	bl	8004ff8 <HAL_SPI_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8001280:	f7ff ffc2 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}
 8001288:	2000015c 	.word	0x2000015c
 800128c:	40013000 	.word	0x40013000

08001290 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b08a      	sub	sp, #40	; 0x28
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	609a      	str	r2, [r3, #8]
 80012a4:	60da      	str	r2, [r3, #12]
 80012a6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a3c      	ldr	r2, [pc, #240]	; (80013a0 <HAL_SPI_MspInit+0x110>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d171      	bne.n	8001396 <HAL_SPI_MspInit+0x106>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012b2:	4b3c      	ldr	r3, [pc, #240]	; (80013a4 <HAL_SPI_MspInit+0x114>)
 80012b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012b6:	4a3b      	ldr	r2, [pc, #236]	; (80013a4 <HAL_SPI_MspInit+0x114>)
 80012b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80012bc:	6453      	str	r3, [r2, #68]	; 0x44
 80012be:	4b39      	ldr	r3, [pc, #228]	; (80013a4 <HAL_SPI_MspInit+0x114>)
 80012c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ca:	4b36      	ldr	r3, [pc, #216]	; (80013a4 <HAL_SPI_MspInit+0x114>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	4a35      	ldr	r2, [pc, #212]	; (80013a4 <HAL_SPI_MspInit+0x114>)
 80012d0:	f043 0301 	orr.w	r3, r3, #1
 80012d4:	6313      	str	r3, [r2, #48]	; 0x30
 80012d6:	4b33      	ldr	r3, [pc, #204]	; (80013a4 <HAL_SPI_MspInit+0x114>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012da:	f003 0301 	and.w	r3, r3, #1
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e2:	4b30      	ldr	r3, [pc, #192]	; (80013a4 <HAL_SPI_MspInit+0x114>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	4a2f      	ldr	r2, [pc, #188]	; (80013a4 <HAL_SPI_MspInit+0x114>)
 80012e8:	f043 0308 	orr.w	r3, r3, #8
 80012ec:	6313      	str	r3, [r2, #48]	; 0x30
 80012ee:	4b2d      	ldr	r3, [pc, #180]	; (80013a4 <HAL_SPI_MspInit+0x114>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	f003 0308 	and.w	r3, r3, #8
 80012f6:	60bb      	str	r3, [r7, #8]
 80012f8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80012fa:	2320      	movs	r3, #32
 80012fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	2302      	movs	r3, #2
 8001300:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001306:	2303      	movs	r3, #3
 8001308:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800130a:	2305      	movs	r3, #5
 800130c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130e:	f107 0314 	add.w	r3, r7, #20
 8001312:	4619      	mov	r1, r3
 8001314:	4824      	ldr	r0, [pc, #144]	; (80013a8 <HAL_SPI_MspInit+0x118>)
 8001316:	f001 fe8f 	bl	8003038 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LEDStripes_Pin;
 800131a:	2380      	movs	r3, #128	; 0x80
 800131c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131e:	2302      	movs	r3, #2
 8001320:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001326:	2303      	movs	r3, #3
 8001328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800132a:	2305      	movs	r3, #5
 800132c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LEDStripes_GPIO_Port, &GPIO_InitStruct);
 800132e:	f107 0314 	add.w	r3, r7, #20
 8001332:	4619      	mov	r1, r3
 8001334:	481d      	ldr	r0, [pc, #116]	; (80013ac <HAL_SPI_MspInit+0x11c>)
 8001336:	f001 fe7f 	bl	8003038 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800133a:	4b1d      	ldr	r3, [pc, #116]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 800133c:	4a1d      	ldr	r2, [pc, #116]	; (80013b4 <HAL_SPI_MspInit+0x124>)
 800133e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001340:	4b1b      	ldr	r3, [pc, #108]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 8001342:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001346:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001348:	4b19      	ldr	r3, [pc, #100]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 800134a:	2240      	movs	r2, #64	; 0x40
 800134c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800134e:	4b18      	ldr	r3, [pc, #96]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 8001350:	2200      	movs	r2, #0
 8001352:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001354:	4b16      	ldr	r3, [pc, #88]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 8001356:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800135a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800135c:	4b14      	ldr	r3, [pc, #80]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 800135e:	2200      	movs	r2, #0
 8001360:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001362:	4b13      	ldr	r3, [pc, #76]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 8001364:	2200      	movs	r2, #0
 8001366:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001368:	4b11      	ldr	r3, [pc, #68]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 800136a:	2200      	movs	r2, #0
 800136c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800136e:	4b10      	ldr	r3, [pc, #64]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 8001370:	2200      	movs	r2, #0
 8001372:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001374:	4b0e      	ldr	r3, [pc, #56]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 8001376:	2200      	movs	r2, #0
 8001378:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800137a:	480d      	ldr	r0, [pc, #52]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 800137c:	f001 fa52 	bl	8002824 <HAL_DMA_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <HAL_SPI_MspInit+0xfa>
    {
      Error_Handler();
 8001386:	f7ff ff3f 	bl	8001208 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a08      	ldr	r2, [pc, #32]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 800138e:	655a      	str	r2, [r3, #84]	; 0x54
 8001390:	4a07      	ldr	r2, [pc, #28]	; (80013b0 <HAL_SPI_MspInit+0x120>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001396:	bf00      	nop
 8001398:	3728      	adds	r7, #40	; 0x28
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40013000 	.word	0x40013000
 80013a4:	40023800 	.word	0x40023800
 80013a8:	40020000 	.word	0x40020000
 80013ac:	40020c00 	.word	0x40020c00
 80013b0:	200001c0 	.word	0x200001c0
 80013b4:	40026458 	.word	0x40026458

080013b8 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af04      	add	r7, sp, #16
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80013d2:	f04f 33ff 	mov.w	r3, #4294967295
 80013d6:	9302      	str	r3, [sp, #8]
 80013d8:	2301      	movs	r3, #1
 80013da:	9301      	str	r3, [sp, #4]
 80013dc:	1dfb      	adds	r3, r7, #7
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	2301      	movs	r3, #1
 80013e2:	2200      	movs	r2, #0
 80013e4:	2178      	movs	r1, #120	; 0x78
 80013e6:	4803      	ldr	r0, [pc, #12]	; (80013f4 <ssd1306_WriteCommand+0x2c>)
 80013e8:	f002 f896 	bl	8003518 <HAL_I2C_Mem_Write>
}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20000108 	.word	0x20000108

080013f8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af04      	add	r7, sp, #16
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	b29b      	uxth	r3, r3
 8001406:	f04f 32ff 	mov.w	r2, #4294967295
 800140a:	9202      	str	r2, [sp, #8]
 800140c:	9301      	str	r3, [sp, #4]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	2301      	movs	r3, #1
 8001414:	2240      	movs	r2, #64	; 0x40
 8001416:	2178      	movs	r1, #120	; 0x78
 8001418:	4803      	ldr	r0, [pc, #12]	; (8001428 <ssd1306_WriteData+0x30>)
 800141a:	f002 f87d 	bl	8003518 <HAL_I2C_Mem_Write>
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000108 	.word	0x20000108

0800142c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001430:	f7ff ffc2 	bl	80013b8 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001434:	2064      	movs	r0, #100	; 0x64
 8001436:	f001 f80f 	bl	8002458 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800143a:	2000      	movs	r0, #0
 800143c:	f000 f9ce 	bl	80017dc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001440:	2020      	movs	r0, #32
 8001442:	f7ff ffc1 	bl	80013c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001446:	2000      	movs	r0, #0
 8001448:	f7ff ffbe 	bl	80013c8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800144c:	20b0      	movs	r0, #176	; 0xb0
 800144e:	f7ff ffbb 	bl	80013c8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001452:	20c8      	movs	r0, #200	; 0xc8
 8001454:	f7ff ffb8 	bl	80013c8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001458:	2000      	movs	r0, #0
 800145a:	f7ff ffb5 	bl	80013c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800145e:	2010      	movs	r0, #16
 8001460:	f7ff ffb2 	bl	80013c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001464:	2040      	movs	r0, #64	; 0x40
 8001466:	f7ff ffaf 	bl	80013c8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800146a:	20ff      	movs	r0, #255	; 0xff
 800146c:	f000 f9a2 	bl	80017b4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001470:	20a1      	movs	r0, #161	; 0xa1
 8001472:	f7ff ffa9 	bl	80013c8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001476:	20a6      	movs	r0, #166	; 0xa6
 8001478:	f7ff ffa6 	bl	80013c8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800147c:	20a8      	movs	r0, #168	; 0xa8
 800147e:	f7ff ffa3 	bl	80013c8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001482:	203f      	movs	r0, #63	; 0x3f
 8001484:	f7ff ffa0 	bl	80013c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001488:	20a4      	movs	r0, #164	; 0xa4
 800148a:	f7ff ff9d 	bl	80013c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800148e:	20d3      	movs	r0, #211	; 0xd3
 8001490:	f7ff ff9a 	bl	80013c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001494:	2000      	movs	r0, #0
 8001496:	f7ff ff97 	bl	80013c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800149a:	20d5      	movs	r0, #213	; 0xd5
 800149c:	f7ff ff94 	bl	80013c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80014a0:	20f0      	movs	r0, #240	; 0xf0
 80014a2:	f7ff ff91 	bl	80013c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80014a6:	20d9      	movs	r0, #217	; 0xd9
 80014a8:	f7ff ff8e 	bl	80013c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80014ac:	2022      	movs	r0, #34	; 0x22
 80014ae:	f7ff ff8b 	bl	80013c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80014b2:	20da      	movs	r0, #218	; 0xda
 80014b4:	f7ff ff88 	bl	80013c8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80014b8:	2012      	movs	r0, #18
 80014ba:	f7ff ff85 	bl	80013c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80014be:	20db      	movs	r0, #219	; 0xdb
 80014c0:	f7ff ff82 	bl	80013c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80014c4:	2020      	movs	r0, #32
 80014c6:	f7ff ff7f 	bl	80013c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80014ca:	208d      	movs	r0, #141	; 0x8d
 80014cc:	f7ff ff7c 	bl	80013c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80014d0:	2014      	movs	r0, #20
 80014d2:	f7ff ff79 	bl	80013c8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80014d6:	2001      	movs	r0, #1
 80014d8:	f000 f980 	bl	80017dc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80014dc:	2000      	movs	r0, #0
 80014de:	f000 f80f 	bl	8001500 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80014e2:	f000 f825 	bl	8001530 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80014e6:	4b05      	ldr	r3, [pc, #20]	; (80014fc <ssd1306_Init+0xd0>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80014ec:	4b03      	ldr	r3, [pc, #12]	; (80014fc <ssd1306_Init+0xd0>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80014f2:	4b02      	ldr	r3, [pc, #8]	; (80014fc <ssd1306_Init+0xd0>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	711a      	strb	r2, [r3, #4]
}
 80014f8:	bf00      	nop
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20000620 	.word	0x20000620

08001500 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d101      	bne.n	8001514 <ssd1306_Fill+0x14>
 8001510:	2300      	movs	r3, #0
 8001512:	e000      	b.n	8001516 <ssd1306_Fill+0x16>
 8001514:	23ff      	movs	r3, #255	; 0xff
 8001516:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800151a:	4619      	mov	r1, r3
 800151c:	4803      	ldr	r0, [pc, #12]	; (800152c <ssd1306_Fill+0x2c>)
 800151e:	f009 fcea 	bl	800aef6 <memset>
}
 8001522:	bf00      	nop
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000220 	.word	0x20000220

08001530 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001536:	2300      	movs	r3, #0
 8001538:	71fb      	strb	r3, [r7, #7]
 800153a:	e016      	b.n	800156a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	3b50      	subs	r3, #80	; 0x50
 8001540:	b2db      	uxtb	r3, r3
 8001542:	4618      	mov	r0, r3
 8001544:	f7ff ff40 	bl	80013c8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001548:	2000      	movs	r0, #0
 800154a:	f7ff ff3d 	bl	80013c8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800154e:	2010      	movs	r0, #16
 8001550:	f7ff ff3a 	bl	80013c8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	01db      	lsls	r3, r3, #7
 8001558:	4a08      	ldr	r2, [pc, #32]	; (800157c <ssd1306_UpdateScreen+0x4c>)
 800155a:	4413      	add	r3, r2
 800155c:	2180      	movs	r1, #128	; 0x80
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff ff4a 	bl	80013f8 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	3301      	adds	r3, #1
 8001568:	71fb      	strb	r3, [r7, #7]
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	2b07      	cmp	r3, #7
 800156e:	d9e5      	bls.n	800153c <ssd1306_UpdateScreen+0xc>
    }
}
 8001570:	bf00      	nop
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000220 	.word	0x20000220

08001580 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	71fb      	strb	r3, [r7, #7]
 800158a:	460b      	mov	r3, r1
 800158c:	71bb      	strb	r3, [r7, #6]
 800158e:	4613      	mov	r3, r2
 8001590:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001596:	2b00      	cmp	r3, #0
 8001598:	db3d      	blt.n	8001616 <ssd1306_DrawPixel+0x96>
 800159a:	79bb      	ldrb	r3, [r7, #6]
 800159c:	2b3f      	cmp	r3, #63	; 0x3f
 800159e:	d83a      	bhi.n	8001616 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80015a0:	797b      	ldrb	r3, [r7, #5]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d11a      	bne.n	80015dc <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80015a6:	79fa      	ldrb	r2, [r7, #7]
 80015a8:	79bb      	ldrb	r3, [r7, #6]
 80015aa:	08db      	lsrs	r3, r3, #3
 80015ac:	b2d8      	uxtb	r0, r3
 80015ae:	4603      	mov	r3, r0
 80015b0:	01db      	lsls	r3, r3, #7
 80015b2:	4413      	add	r3, r2
 80015b4:	4a1b      	ldr	r2, [pc, #108]	; (8001624 <ssd1306_DrawPixel+0xa4>)
 80015b6:	5cd3      	ldrb	r3, [r2, r3]
 80015b8:	b25a      	sxtb	r2, r3
 80015ba:	79bb      	ldrb	r3, [r7, #6]
 80015bc:	f003 0307 	and.w	r3, r3, #7
 80015c0:	2101      	movs	r1, #1
 80015c2:	fa01 f303 	lsl.w	r3, r1, r3
 80015c6:	b25b      	sxtb	r3, r3
 80015c8:	4313      	orrs	r3, r2
 80015ca:	b259      	sxtb	r1, r3
 80015cc:	79fa      	ldrb	r2, [r7, #7]
 80015ce:	4603      	mov	r3, r0
 80015d0:	01db      	lsls	r3, r3, #7
 80015d2:	4413      	add	r3, r2
 80015d4:	b2c9      	uxtb	r1, r1
 80015d6:	4a13      	ldr	r2, [pc, #76]	; (8001624 <ssd1306_DrawPixel+0xa4>)
 80015d8:	54d1      	strb	r1, [r2, r3]
 80015da:	e01d      	b.n	8001618 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80015dc:	79fa      	ldrb	r2, [r7, #7]
 80015de:	79bb      	ldrb	r3, [r7, #6]
 80015e0:	08db      	lsrs	r3, r3, #3
 80015e2:	b2d8      	uxtb	r0, r3
 80015e4:	4603      	mov	r3, r0
 80015e6:	01db      	lsls	r3, r3, #7
 80015e8:	4413      	add	r3, r2
 80015ea:	4a0e      	ldr	r2, [pc, #56]	; (8001624 <ssd1306_DrawPixel+0xa4>)
 80015ec:	5cd3      	ldrb	r3, [r2, r3]
 80015ee:	b25a      	sxtb	r2, r3
 80015f0:	79bb      	ldrb	r3, [r7, #6]
 80015f2:	f003 0307 	and.w	r3, r3, #7
 80015f6:	2101      	movs	r1, #1
 80015f8:	fa01 f303 	lsl.w	r3, r1, r3
 80015fc:	b25b      	sxtb	r3, r3
 80015fe:	43db      	mvns	r3, r3
 8001600:	b25b      	sxtb	r3, r3
 8001602:	4013      	ands	r3, r2
 8001604:	b259      	sxtb	r1, r3
 8001606:	79fa      	ldrb	r2, [r7, #7]
 8001608:	4603      	mov	r3, r0
 800160a:	01db      	lsls	r3, r3, #7
 800160c:	4413      	add	r3, r2
 800160e:	b2c9      	uxtb	r1, r1
 8001610:	4a04      	ldr	r2, [pc, #16]	; (8001624 <ssd1306_DrawPixel+0xa4>)
 8001612:	54d1      	strb	r1, [r2, r3]
 8001614:	e000      	b.n	8001618 <ssd1306_DrawPixel+0x98>
        return;
 8001616:	bf00      	nop
    }
}
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	20000220 	.word	0x20000220

08001628 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001628:	b590      	push	{r4, r7, lr}
 800162a:	b089      	sub	sp, #36	; 0x24
 800162c:	af00      	add	r7, sp, #0
 800162e:	4604      	mov	r4, r0
 8001630:	1d38      	adds	r0, r7, #4
 8001632:	e880 0006 	stmia.w	r0, {r1, r2}
 8001636:	461a      	mov	r2, r3
 8001638:	4623      	mov	r3, r4
 800163a:	73fb      	strb	r3, [r7, #15]
 800163c:	4613      	mov	r3, r2
 800163e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001640:	7bfb      	ldrb	r3, [r7, #15]
 8001642:	2b1f      	cmp	r3, #31
 8001644:	d902      	bls.n	800164c <ssd1306_WriteChar+0x24>
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	2b7e      	cmp	r3, #126	; 0x7e
 800164a:	d901      	bls.n	8001650 <ssd1306_WriteChar+0x28>
        return 0;
 800164c:	2300      	movs	r3, #0
 800164e:	e06d      	b.n	800172c <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001650:	4b38      	ldr	r3, [pc, #224]	; (8001734 <ssd1306_WriteChar+0x10c>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	461a      	mov	r2, r3
 8001656:	793b      	ldrb	r3, [r7, #4]
 8001658:	4413      	add	r3, r2
 800165a:	2b80      	cmp	r3, #128	; 0x80
 800165c:	dc06      	bgt.n	800166c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800165e:	4b35      	ldr	r3, [pc, #212]	; (8001734 <ssd1306_WriteChar+0x10c>)
 8001660:	885b      	ldrh	r3, [r3, #2]
 8001662:	461a      	mov	r2, r3
 8001664:	797b      	ldrb	r3, [r7, #5]
 8001666:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001668:	2b40      	cmp	r3, #64	; 0x40
 800166a:	dd01      	ble.n	8001670 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 800166c:	2300      	movs	r3, #0
 800166e:	e05d      	b.n	800172c <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8001670:	2300      	movs	r3, #0
 8001672:	61fb      	str	r3, [r7, #28]
 8001674:	e04c      	b.n	8001710 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001676:	68ba      	ldr	r2, [r7, #8]
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	3b20      	subs	r3, #32
 800167c:	7979      	ldrb	r1, [r7, #5]
 800167e:	fb01 f303 	mul.w	r3, r1, r3
 8001682:	4619      	mov	r1, r3
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	440b      	add	r3, r1
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	4413      	add	r3, r2
 800168c:	881b      	ldrh	r3, [r3, #0]
 800168e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8001690:	2300      	movs	r3, #0
 8001692:	61bb      	str	r3, [r7, #24]
 8001694:	e034      	b.n	8001700 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8001696:	697a      	ldr	r2, [r7, #20]
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d012      	beq.n	80016cc <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80016a6:	4b23      	ldr	r3, [pc, #140]	; (8001734 <ssd1306_WriteChar+0x10c>)
 80016a8:	881b      	ldrh	r3, [r3, #0]
 80016aa:	b2da      	uxtb	r2, r3
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	4413      	add	r3, r2
 80016b2:	b2d8      	uxtb	r0, r3
 80016b4:	4b1f      	ldr	r3, [pc, #124]	; (8001734 <ssd1306_WriteChar+0x10c>)
 80016b6:	885b      	ldrh	r3, [r3, #2]
 80016b8:	b2da      	uxtb	r2, r3
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	4413      	add	r3, r2
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	7bba      	ldrb	r2, [r7, #14]
 80016c4:	4619      	mov	r1, r3
 80016c6:	f7ff ff5b 	bl	8001580 <ssd1306_DrawPixel>
 80016ca:	e016      	b.n	80016fa <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80016cc:	4b19      	ldr	r3, [pc, #100]	; (8001734 <ssd1306_WriteChar+0x10c>)
 80016ce:	881b      	ldrh	r3, [r3, #0]
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	4413      	add	r3, r2
 80016d8:	b2d8      	uxtb	r0, r3
 80016da:	4b16      	ldr	r3, [pc, #88]	; (8001734 <ssd1306_WriteChar+0x10c>)
 80016dc:	885b      	ldrh	r3, [r3, #2]
 80016de:	b2da      	uxtb	r2, r3
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	4413      	add	r3, r2
 80016e6:	b2d9      	uxtb	r1, r3
 80016e8:	7bbb      	ldrb	r3, [r7, #14]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	bf0c      	ite	eq
 80016ee:	2301      	moveq	r3, #1
 80016f0:	2300      	movne	r3, #0
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	461a      	mov	r2, r3
 80016f6:	f7ff ff43 	bl	8001580 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	3301      	adds	r3, #1
 80016fe:	61bb      	str	r3, [r7, #24]
 8001700:	793b      	ldrb	r3, [r7, #4]
 8001702:	461a      	mov	r2, r3
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	4293      	cmp	r3, r2
 8001708:	d3c5      	bcc.n	8001696 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	3301      	adds	r3, #1
 800170e:	61fb      	str	r3, [r7, #28]
 8001710:	797b      	ldrb	r3, [r7, #5]
 8001712:	461a      	mov	r2, r3
 8001714:	69fb      	ldr	r3, [r7, #28]
 8001716:	4293      	cmp	r3, r2
 8001718:	d3ad      	bcc.n	8001676 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800171a:	4b06      	ldr	r3, [pc, #24]	; (8001734 <ssd1306_WriteChar+0x10c>)
 800171c:	881a      	ldrh	r2, [r3, #0]
 800171e:	793b      	ldrb	r3, [r7, #4]
 8001720:	b29b      	uxth	r3, r3
 8001722:	4413      	add	r3, r2
 8001724:	b29a      	uxth	r2, r3
 8001726:	4b03      	ldr	r3, [pc, #12]	; (8001734 <ssd1306_WriteChar+0x10c>)
 8001728:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800172a:	7bfb      	ldrb	r3, [r7, #15]
}
 800172c:	4618      	mov	r0, r3
 800172e:	3724      	adds	r7, #36	; 0x24
 8001730:	46bd      	mov	sp, r7
 8001732:	bd90      	pop	{r4, r7, pc}
 8001734:	20000620 	.word	0x20000620

08001738 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	1d38      	adds	r0, r7, #4
 8001742:	e880 0006 	stmia.w	r0, {r1, r2}
 8001746:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8001748:	e012      	b.n	8001770 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	7818      	ldrb	r0, [r3, #0]
 800174e:	78fb      	ldrb	r3, [r7, #3]
 8001750:	1d3a      	adds	r2, r7, #4
 8001752:	ca06      	ldmia	r2, {r1, r2}
 8001754:	f7ff ff68 	bl	8001628 <ssd1306_WriteChar>
 8001758:	4603      	mov	r3, r0
 800175a:	461a      	mov	r2, r3
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	429a      	cmp	r2, r3
 8001762:	d002      	beq.n	800176a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	e008      	b.n	800177c <ssd1306_WriteString+0x44>
        }
        str++;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	3301      	adds	r3, #1
 800176e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d1e8      	bne.n	800174a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	781b      	ldrb	r3, [r3, #0]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	460a      	mov	r2, r1
 800178e:	71fb      	strb	r3, [r7, #7]
 8001790:	4613      	mov	r3, r2
 8001792:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	b29a      	uxth	r2, r3
 8001798:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <ssd1306_SetCursor+0x2c>)
 800179a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800179c:	79bb      	ldrb	r3, [r7, #6]
 800179e:	b29a      	uxth	r2, r3
 80017a0:	4b03      	ldr	r3, [pc, #12]	; (80017b0 <ssd1306_SetCursor+0x2c>)
 80017a2:	805a      	strh	r2, [r3, #2]
}
 80017a4:	bf00      	nop
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	20000620 	.word	0x20000620

080017b4 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80017be:	2381      	movs	r3, #129	; 0x81
 80017c0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff fdff 	bl	80013c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff fdfb 	bl	80013c8 <ssd1306_WriteCommand>
}
 80017d2:	bf00      	nop
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
	...

080017dc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d005      	beq.n	80017f8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80017ec:	23af      	movs	r3, #175	; 0xaf
 80017ee:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80017f0:	4b08      	ldr	r3, [pc, #32]	; (8001814 <ssd1306_SetDisplayOn+0x38>)
 80017f2:	2201      	movs	r2, #1
 80017f4:	715a      	strb	r2, [r3, #5]
 80017f6:	e004      	b.n	8001802 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80017f8:	23ae      	movs	r3, #174	; 0xae
 80017fa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80017fc:	4b05      	ldr	r3, [pc, #20]	; (8001814 <ssd1306_SetDisplayOn+0x38>)
 80017fe:	2200      	movs	r2, #0
 8001800:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff fddf 	bl	80013c8 <ssd1306_WriteCommand>
}
 800180a:	bf00      	nop
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20000620 	.word	0x20000620

08001818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800181e:	4b11      	ldr	r3, [pc, #68]	; (8001864 <HAL_MspInit+0x4c>)
 8001820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001822:	4a10      	ldr	r2, [pc, #64]	; (8001864 <HAL_MspInit+0x4c>)
 8001824:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001828:	6413      	str	r3, [r2, #64]	; 0x40
 800182a:	4b0e      	ldr	r3, [pc, #56]	; (8001864 <HAL_MspInit+0x4c>)
 800182c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001836:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <HAL_MspInit+0x4c>)
 8001838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800183a:	4a0a      	ldr	r2, [pc, #40]	; (8001864 <HAL_MspInit+0x4c>)
 800183c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001840:	6453      	str	r3, [r2, #68]	; 0x44
 8001842:	4b08      	ldr	r3, [pc, #32]	; (8001864 <HAL_MspInit+0x4c>)
 8001844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001846:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800184a:	603b      	str	r3, [r7, #0]
 800184c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800184e:	2200      	movs	r2, #0
 8001850:	210f      	movs	r1, #15
 8001852:	f06f 0001 	mvn.w	r0, #1
 8001856:	f000 fedb 	bl	8002610 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40023800 	.word	0x40023800

08001868 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08e      	sub	sp, #56	; 0x38
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001870:	2300      	movs	r3, #0
 8001872:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001874:	2300      	movs	r3, #0
 8001876:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001878:	4b33      	ldr	r3, [pc, #204]	; (8001948 <HAL_InitTick+0xe0>)
 800187a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187c:	4a32      	ldr	r2, [pc, #200]	; (8001948 <HAL_InitTick+0xe0>)
 800187e:	f043 0310 	orr.w	r3, r3, #16
 8001882:	6413      	str	r3, [r2, #64]	; 0x40
 8001884:	4b30      	ldr	r3, [pc, #192]	; (8001948 <HAL_InitTick+0xe0>)
 8001886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001888:	f003 0310 	and.w	r3, r3, #16
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001890:	f107 0210 	add.w	r2, r7, #16
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	4611      	mov	r1, r2
 800189a:	4618      	mov	r0, r3
 800189c:	f002 ff52 	bl	8004744 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80018a0:	6a3b      	ldr	r3, [r7, #32]
 80018a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80018a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d103      	bne.n	80018b2 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80018aa:	f002 ff23 	bl	80046f4 <HAL_RCC_GetPCLK1Freq>
 80018ae:	6378      	str	r0, [r7, #52]	; 0x34
 80018b0:	e004      	b.n	80018bc <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80018b2:	f002 ff1f 	bl	80046f4 <HAL_RCC_GetPCLK1Freq>
 80018b6:	4603      	mov	r3, r0
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018be:	4a23      	ldr	r2, [pc, #140]	; (800194c <HAL_InitTick+0xe4>)
 80018c0:	fba2 2303 	umull	r2, r3, r2, r3
 80018c4:	0c9b      	lsrs	r3, r3, #18
 80018c6:	3b01      	subs	r3, #1
 80018c8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80018ca:	4b21      	ldr	r3, [pc, #132]	; (8001950 <HAL_InitTick+0xe8>)
 80018cc:	4a21      	ldr	r2, [pc, #132]	; (8001954 <HAL_InitTick+0xec>)
 80018ce:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80018d0:	4b1f      	ldr	r3, [pc, #124]	; (8001950 <HAL_InitTick+0xe8>)
 80018d2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018d6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80018d8:	4a1d      	ldr	r2, [pc, #116]	; (8001950 <HAL_InitTick+0xe8>)
 80018da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018dc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80018de:	4b1c      	ldr	r3, [pc, #112]	; (8001950 <HAL_InitTick+0xe8>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018e4:	4b1a      	ldr	r3, [pc, #104]	; (8001950 <HAL_InitTick+0xe8>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ea:	4b19      	ldr	r3, [pc, #100]	; (8001950 <HAL_InitTick+0xe8>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80018f0:	4817      	ldr	r0, [pc, #92]	; (8001950 <HAL_InitTick+0xe8>)
 80018f2:	f004 f8b7 	bl	8005a64 <HAL_TIM_Base_Init>
 80018f6:	4603      	mov	r3, r0
 80018f8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80018fc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001900:	2b00      	cmp	r3, #0
 8001902:	d11b      	bne.n	800193c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001904:	4812      	ldr	r0, [pc, #72]	; (8001950 <HAL_InitTick+0xe8>)
 8001906:	f004 f90f 	bl	8005b28 <HAL_TIM_Base_Start_IT>
 800190a:	4603      	mov	r3, r0
 800190c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001910:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001914:	2b00      	cmp	r3, #0
 8001916:	d111      	bne.n	800193c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001918:	2036      	movs	r0, #54	; 0x36
 800191a:	f000 fe95 	bl	8002648 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2b0f      	cmp	r3, #15
 8001922:	d808      	bhi.n	8001936 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001924:	2200      	movs	r2, #0
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	2036      	movs	r0, #54	; 0x36
 800192a:	f000 fe71 	bl	8002610 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800192e:	4a0a      	ldr	r2, [pc, #40]	; (8001958 <HAL_InitTick+0xf0>)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6013      	str	r3, [r2, #0]
 8001934:	e002      	b.n	800193c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800193c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001940:	4618      	mov	r0, r3
 8001942:	3738      	adds	r7, #56	; 0x38
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40023800 	.word	0x40023800
 800194c:	431bde83 	.word	0x431bde83
 8001950:	20000628 	.word	0x20000628
 8001954:	40001000 	.word	0x40001000
 8001958:	20000030 	.word	0x20000030

0800195c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001960:	e7fe      	b.n	8001960 <NMI_Handler+0x4>

08001962 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001962:	b480      	push	{r7}
 8001964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001966:	e7fe      	b.n	8001966 <HardFault_Handler+0x4>

08001968 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800196c:	e7fe      	b.n	800196c <MemManage_Handler+0x4>

0800196e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800196e:	b480      	push	{r7}
 8001970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001972:	e7fe      	b.n	8001972 <BusFault_Handler+0x4>

08001974 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001978:	e7fe      	b.n	8001978 <UsageFault_Handler+0x4>

0800197a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800197a:	b480      	push	{r7}
 800197c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800197e:	bf00      	nop
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 800198c:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <TIM6_DAC_IRQHandler+0x20>)
 800198e:	791b      	ldrb	r3, [r3, #4]
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b00      	cmp	r3, #0
 8001994:	d002      	beq.n	800199c <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 8001996:	4804      	ldr	r0, [pc, #16]	; (80019a8 <TIM6_DAC_IRQHandler+0x20>)
 8001998:	f000 fe86 	bl	80026a8 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 800199c:	4803      	ldr	r0, [pc, #12]	; (80019ac <TIM6_DAC_IRQHandler+0x24>)
 800199e:	f004 f992 	bl	8005cc6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	200000b4 	.word	0x200000b4
 80019ac:	20000628 	.word	0x20000628

080019b0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80019b4:	4802      	ldr	r0, [pc, #8]	; (80019c0 <DMA2_Stream3_IRQHandler+0x10>)
 80019b6:	f001 f8d5 	bl	8002b64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	200001c0 	.word	0x200001c0

080019c4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80019c8:	4802      	ldr	r0, [pc, #8]	; (80019d4 <USART6_IRQHandler+0x10>)
 80019ca:	f005 f813 	bl	80069f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	200006c4 	.word	0x200006c4

080019d8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	e00a      	b.n	8001a00 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019ea:	f3af 8000 	nop.w
 80019ee:	4601      	mov	r1, r0
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	1c5a      	adds	r2, r3, #1
 80019f4:	60ba      	str	r2, [r7, #8]
 80019f6:	b2ca      	uxtb	r2, r1
 80019f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	3301      	adds	r3, #1
 80019fe:	617b      	str	r3, [r7, #20]
 8001a00:	697a      	ldr	r2, [r7, #20]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	dbf0      	blt.n	80019ea <_read+0x12>
  }

  return len;
 8001a08:	687b      	ldr	r3, [r7, #4]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3718      	adds	r7, #24
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b086      	sub	sp, #24
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	60f8      	str	r0, [r7, #12]
 8001a1a:	60b9      	str	r1, [r7, #8]
 8001a1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a1e:	2300      	movs	r3, #0
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	e009      	b.n	8001a38 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	1c5a      	adds	r2, r3, #1
 8001a28:	60ba      	str	r2, [r7, #8]
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	3301      	adds	r3, #1
 8001a36:	617b      	str	r3, [r7, #20]
 8001a38:	697a      	ldr	r2, [r7, #20]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	dbf1      	blt.n	8001a24 <_write+0x12>
  }
  return len;
 8001a40:	687b      	ldr	r3, [r7, #4]
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <_close>:

int _close(int file)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b083      	sub	sp, #12
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b083      	sub	sp, #12
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
 8001a6a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a72:	605a      	str	r2, [r3, #4]
  return 0;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <_isatty>:

int _isatty(int file)
{
 8001a82:	b480      	push	{r7}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a8a:	2301      	movs	r3, #1
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3714      	adds	r7, #20
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
	...

08001ab4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001abc:	4a14      	ldr	r2, [pc, #80]	; (8001b10 <_sbrk+0x5c>)
 8001abe:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <_sbrk+0x60>)
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ac8:	4b13      	ldr	r3, [pc, #76]	; (8001b18 <_sbrk+0x64>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d102      	bne.n	8001ad6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ad0:	4b11      	ldr	r3, [pc, #68]	; (8001b18 <_sbrk+0x64>)
 8001ad2:	4a12      	ldr	r2, [pc, #72]	; (8001b1c <_sbrk+0x68>)
 8001ad4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ad6:	4b10      	ldr	r3, [pc, #64]	; (8001b18 <_sbrk+0x64>)
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4413      	add	r3, r2
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d207      	bcs.n	8001af4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ae4:	f009 faac 	bl	800b040 <__errno>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	220c      	movs	r2, #12
 8001aec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001aee:	f04f 33ff 	mov.w	r3, #4294967295
 8001af2:	e009      	b.n	8001b08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001af4:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <_sbrk+0x64>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001afa:	4b07      	ldr	r3, [pc, #28]	; (8001b18 <_sbrk+0x64>)
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4413      	add	r3, r2
 8001b02:	4a05      	ldr	r2, [pc, #20]	; (8001b18 <_sbrk+0x64>)
 8001b04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b06:	68fb      	ldr	r3, [r7, #12]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	20080000 	.word	0x20080000
 8001b14:	00000400 	.word	0x00000400
 8001b18:	20000674 	.word	0x20000674
 8001b1c:	200052c0 	.word	0x200052c0

08001b20 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b24:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <SystemInit+0x20>)
 8001b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b2a:	4a05      	ldr	r2, [pc, #20]	; (8001b40 <SystemInit+0x20>)
 8001b2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	e000ed00 	.word	0xe000ed00

08001b44 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b08a      	sub	sp, #40	; 0x28
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b4a:	f107 031c 	add.w	r3, r7, #28
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b56:	463b      	mov	r3, r7
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
 8001b62:	611a      	str	r2, [r3, #16]
 8001b64:	615a      	str	r2, [r3, #20]
 8001b66:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b68:	4b21      	ldr	r3, [pc, #132]	; (8001bf0 <MX_TIM4_Init+0xac>)
 8001b6a:	4a22      	ldr	r2, [pc, #136]	; (8001bf4 <MX_TIM4_Init+0xb0>)
 8001b6c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64-1;
 8001b6e:	4b20      	ldr	r3, [pc, #128]	; (8001bf0 <MX_TIM4_Init+0xac>)
 8001b70:	223f      	movs	r2, #63	; 0x3f
 8001b72:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b74:	4b1e      	ldr	r3, [pc, #120]	; (8001bf0 <MX_TIM4_Init+0xac>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001b7a:	4b1d      	ldr	r3, [pc, #116]	; (8001bf0 <MX_TIM4_Init+0xac>)
 8001b7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b80:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b82:	4b1b      	ldr	r3, [pc, #108]	; (8001bf0 <MX_TIM4_Init+0xac>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b88:	4b19      	ldr	r3, [pc, #100]	; (8001bf0 <MX_TIM4_Init+0xac>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001b8e:	4818      	ldr	r0, [pc, #96]	; (8001bf0 <MX_TIM4_Init+0xac>)
 8001b90:	f004 f842 	bl	8005c18 <HAL_TIM_PWM_Init>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001b9a:	f7ff fb35 	bl	8001208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ba6:	f107 031c 	add.w	r3, r7, #28
 8001baa:	4619      	mov	r1, r3
 8001bac:	4810      	ldr	r0, [pc, #64]	; (8001bf0 <MX_TIM4_Init+0xac>)
 8001bae:	f004 fde3 	bl	8006778 <HAL_TIMEx_MasterConfigSynchronization>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001bb8:	f7ff fb26 	bl	8001208 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bbc:	2360      	movs	r3, #96	; 0x60
 8001bbe:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bcc:	463b      	mov	r3, r7
 8001bce:	2208      	movs	r2, #8
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4807      	ldr	r0, [pc, #28]	; (8001bf0 <MX_TIM4_Init+0xac>)
 8001bd4:	f004 f996 	bl	8005f04 <HAL_TIM_PWM_ConfigChannel>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001bde:	f7ff fb13 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001be2:	4803      	ldr	r0, [pc, #12]	; (8001bf0 <MX_TIM4_Init+0xac>)
 8001be4:	f000 f828 	bl	8001c38 <HAL_TIM_MspPostInit>

}
 8001be8:	bf00      	nop
 8001bea:	3728      	adds	r7, #40	; 0x28
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20000678 	.word	0x20000678
 8001bf4:	40000800 	.word	0x40000800

08001bf8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a0a      	ldr	r2, [pc, #40]	; (8001c30 <HAL_TIM_PWM_MspInit+0x38>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d10b      	bne.n	8001c22 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c0a:	4b0a      	ldr	r3, [pc, #40]	; (8001c34 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0e:	4a09      	ldr	r2, [pc, #36]	; (8001c34 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c10:	f043 0304 	orr.w	r3, r3, #4
 8001c14:	6413      	str	r3, [r2, #64]	; 0x40
 8001c16:	4b07      	ldr	r3, [pc, #28]	; (8001c34 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1a:	f003 0304 	and.w	r3, r3, #4
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001c22:	bf00      	nop
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	40000800 	.word	0x40000800
 8001c34:	40023800 	.word	0x40023800

08001c38 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b088      	sub	sp, #32
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c40:	f107 030c 	add.w	r3, r7, #12
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a11      	ldr	r2, [pc, #68]	; (8001c9c <HAL_TIM_MspPostInit+0x64>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d11c      	bne.n	8001c94 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c5a:	4b11      	ldr	r3, [pc, #68]	; (8001ca0 <HAL_TIM_MspPostInit+0x68>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	4a10      	ldr	r2, [pc, #64]	; (8001ca0 <HAL_TIM_MspPostInit+0x68>)
 8001c60:	f043 0308 	orr.w	r3, r3, #8
 8001c64:	6313      	str	r3, [r2, #48]	; 0x30
 8001c66:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <HAL_TIM_MspPostInit+0x68>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	f003 0308 	and.w	r3, r3, #8
 8001c6e:	60bb      	str	r3, [r7, #8]
 8001c70:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = StepperMotorStep_Pin;
 8001c72:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c76:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c80:	2300      	movs	r3, #0
 8001c82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c84:	2302      	movs	r3, #2
 8001c86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(StepperMotorStep_GPIO_Port, &GPIO_InitStruct);
 8001c88:	f107 030c 	add.w	r3, r7, #12
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4805      	ldr	r0, [pc, #20]	; (8001ca4 <HAL_TIM_MspPostInit+0x6c>)
 8001c90:	f001 f9d2 	bl	8003038 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001c94:	bf00      	nop
 8001c96:	3720      	adds	r7, #32
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	40000800 	.word	0x40000800
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	40020c00 	.word	0x40020c00

08001ca8 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001cac:	4b14      	ldr	r3, [pc, #80]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cae:	4a15      	ldr	r2, [pc, #84]	; (8001d04 <MX_USART6_UART_Init+0x5c>)
 8001cb0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001cb2:	4b13      	ldr	r3, [pc, #76]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cb8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001cba:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001cc0:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cce:	220c      	movs	r2, #12
 8001cd0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cd2:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cd8:	4b09      	ldr	r3, [pc, #36]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cde:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ce4:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001cea:	4805      	ldr	r0, [pc, #20]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cec:	f004 fdf0 	bl	80068d0 <HAL_UART_Init>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001cf6:	f7ff fa87 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	200006c4 	.word	0x200006c4
 8001d04:	40011400 	.word	0x40011400

08001d08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b0ae      	sub	sp, #184	; 0xb8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d10:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	2290      	movs	r2, #144	; 0x90
 8001d26:	2100      	movs	r1, #0
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f009 f8e4 	bl	800aef6 <memset>
  if(uartHandle->Instance==USART6)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a26      	ldr	r2, [pc, #152]	; (8001dcc <HAL_UART_MspInit+0xc4>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d144      	bne.n	8001dc2 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART6_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8001d38:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d3c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d42:	f107 0314 	add.w	r3, r7, #20
 8001d46:	4618      	mov	r0, r3
 8001d48:	f002 fd2e 	bl	80047a8 <HAL_RCCEx_PeriphCLKConfig>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001d52:	f7ff fa59 	bl	8001208 <Error_Handler>
    }

    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001d56:	4b1e      	ldr	r3, [pc, #120]	; (8001dd0 <HAL_UART_MspInit+0xc8>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d5a:	4a1d      	ldr	r2, [pc, #116]	; (8001dd0 <HAL_UART_MspInit+0xc8>)
 8001d5c:	f043 0320 	orr.w	r3, r3, #32
 8001d60:	6453      	str	r3, [r2, #68]	; 0x44
 8001d62:	4b1b      	ldr	r3, [pc, #108]	; (8001dd0 <HAL_UART_MspInit+0xc8>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	f003 0320 	and.w	r3, r3, #32
 8001d6a:	613b      	str	r3, [r7, #16]
 8001d6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d6e:	4b18      	ldr	r3, [pc, #96]	; (8001dd0 <HAL_UART_MspInit+0xc8>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	4a17      	ldr	r2, [pc, #92]	; (8001dd0 <HAL_UART_MspInit+0xc8>)
 8001d74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d78:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7a:	4b15      	ldr	r3, [pc, #84]	; (8001dd0 <HAL_UART_MspInit+0xc8>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PG9     ------> USART6_RX
    PG14     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = RPiPicoW_TX_Pin|RPiPicoW_RX_Pin;
 8001d86:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001d8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8e:	2302      	movs	r3, #2
 8001d90:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001da0:	2308      	movs	r3, #8
 8001da2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001da6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001daa:	4619      	mov	r1, r3
 8001dac:	4809      	ldr	r0, [pc, #36]	; (8001dd4 <HAL_UART_MspInit+0xcc>)
 8001dae:	f001 f943 	bl	8003038 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001db2:	2200      	movs	r2, #0
 8001db4:	2105      	movs	r1, #5
 8001db6:	2047      	movs	r0, #71	; 0x47
 8001db8:	f000 fc2a 	bl	8002610 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001dbc:	2047      	movs	r0, #71	; 0x47
 8001dbe:	f000 fc43 	bl	8002648 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001dc2:	bf00      	nop
 8001dc4:	37b8      	adds	r7, #184	; 0xb8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40011400 	.word	0x40011400
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	40021800 	.word	0x40021800

08001dd8 <ws2812b_init>:
static uint8_t construct_single_pulse(ws2812b_handle_t *ws, uint_fast8_t b, uint8_t value);
static uint8_t construct_double_pulse(ws2812b_handle_t *ws, uint_fast8_t b, uint8_t value);

// ======== Public Functions =======================================================================

int ws2812b_init(ws2812b_handle_t *ws) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]

  // Point ws2812b_error_msg to error buffer unless error message buffer is disabled.
#ifndef WS2812B_DISABLE_ERROR_MSG
  ws2812b_error_msg = error_msg_buf;
 8001de0:	4b7a      	ldr	r3, [pc, #488]	; (8001fcc <ws2812b_init+0x1f4>)
 8001de2:	4a7b      	ldr	r2, [pc, #492]	; (8001fd0 <ws2812b_init+0x1f8>)
 8001de4:	601a      	str	r2, [r3, #0]
  error_msg_buf[0] = '\0';
 8001de6:	4b7a      	ldr	r3, [pc, #488]	; (8001fd0 <ws2812b_init+0x1f8>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	701a      	strb	r2, [r3, #0]
#else  /* WS2812B_DISABLE_ERROR_MSG */
  ws2812b_error_msg = 0;
#endif /* WS2812B_DISABLE_ERROR_MSG */

  // Assert packing is valid
  WS2812B_INIT_ASSERT((ws->config.packing == WS2812B_PACKING_DOUBLE) ||
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d009      	beq.n	8001e08 <ws2812b_init+0x30>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d005      	beq.n	8001e08 <ws2812b_init+0x30>
 8001dfc:	4875      	ldr	r0, [pc, #468]	; (8001fd4 <ws2812b_init+0x1fc>)
 8001dfe:	f000 f9f5 	bl	80021ec <set_init_error_msg>
 8001e02:	f04f 33ff 	mov.w	r3, #4294967295
 8001e06:	e17f      	b.n	8002108 <ws2812b_init+0x330>
                          (ws->config.packing == WS2812B_PACKING_SINGLE),
                      "ws2812b: config.packing is invalid!");

  // Assert pulse_len_1 is valid
  WS2812B_INIT_ASSERT(WS2812B_IS_PULSE_LEN(ws->config.pulse_len_1),
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	789b      	ldrb	r3, [r3, #2]
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d01d      	beq.n	8001e4c <ws2812b_init+0x74>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	789b      	ldrb	r3, [r3, #2]
 8001e14:	2b03      	cmp	r3, #3
 8001e16:	d019      	beq.n	8001e4c <ws2812b_init+0x74>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	789b      	ldrb	r3, [r3, #2]
 8001e1c:	2b07      	cmp	r3, #7
 8001e1e:	d015      	beq.n	8001e4c <ws2812b_init+0x74>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	789b      	ldrb	r3, [r3, #2]
 8001e24:	2b0f      	cmp	r3, #15
 8001e26:	d011      	beq.n	8001e4c <ws2812b_init+0x74>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	789b      	ldrb	r3, [r3, #2]
 8001e2c:	2b3f      	cmp	r3, #63	; 0x3f
 8001e2e:	d00d      	beq.n	8001e4c <ws2812b_init+0x74>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	789b      	ldrb	r3, [r3, #2]
 8001e34:	2b1f      	cmp	r3, #31
 8001e36:	d009      	beq.n	8001e4c <ws2812b_init+0x74>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	789b      	ldrb	r3, [r3, #2]
 8001e3c:	2b7f      	cmp	r3, #127	; 0x7f
 8001e3e:	d005      	beq.n	8001e4c <ws2812b_init+0x74>
 8001e40:	4865      	ldr	r0, [pc, #404]	; (8001fd8 <ws2812b_init+0x200>)
 8001e42:	f000 f9d3 	bl	80021ec <set_init_error_msg>
 8001e46:	f04f 33ff 	mov.w	r3, #4294967295
 8001e4a:	e15d      	b.n	8002108 <ws2812b_init+0x330>
                      "ws2812b: config.pulse_len_1 is invalid!");

  // Asert pulse_len_0 is valid
  WS2812B_INIT_ASSERT(WS2812B_IS_PULSE_LEN(ws->config.pulse_len_0),
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	785b      	ldrb	r3, [r3, #1]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d01d      	beq.n	8001e90 <ws2812b_init+0xb8>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	785b      	ldrb	r3, [r3, #1]
 8001e58:	2b03      	cmp	r3, #3
 8001e5a:	d019      	beq.n	8001e90 <ws2812b_init+0xb8>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	785b      	ldrb	r3, [r3, #1]
 8001e60:	2b07      	cmp	r3, #7
 8001e62:	d015      	beq.n	8001e90 <ws2812b_init+0xb8>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	785b      	ldrb	r3, [r3, #1]
 8001e68:	2b0f      	cmp	r3, #15
 8001e6a:	d011      	beq.n	8001e90 <ws2812b_init+0xb8>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	785b      	ldrb	r3, [r3, #1]
 8001e70:	2b3f      	cmp	r3, #63	; 0x3f
 8001e72:	d00d      	beq.n	8001e90 <ws2812b_init+0xb8>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	785b      	ldrb	r3, [r3, #1]
 8001e78:	2b1f      	cmp	r3, #31
 8001e7a:	d009      	beq.n	8001e90 <ws2812b_init+0xb8>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	785b      	ldrb	r3, [r3, #1]
 8001e80:	2b7f      	cmp	r3, #127	; 0x7f
 8001e82:	d005      	beq.n	8001e90 <ws2812b_init+0xb8>
 8001e84:	4855      	ldr	r0, [pc, #340]	; (8001fdc <ws2812b_init+0x204>)
 8001e86:	f000 f9b1 	bl	80021ec <set_init_error_msg>
 8001e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e8e:	e13b      	b.n	8002108 <ws2812b_init+0x330>
                      "ws2812b: config.pulse_len_0 is invalid!");

  // Assert first_bit_0 is valid
  WS2812B_INIT_ASSERT((ws->config.first_bit_0 == WS2812B_FIRST_BIT_0_DISABLED) ||
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	78db      	ldrb	r3, [r3, #3]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d009      	beq.n	8001eac <ws2812b_init+0xd4>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	78db      	ldrb	r3, [r3, #3]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d005      	beq.n	8001eac <ws2812b_init+0xd4>
 8001ea0:	484f      	ldr	r0, [pc, #316]	; (8001fe0 <ws2812b_init+0x208>)
 8001ea2:	f000 f9a3 	bl	80021ec <set_init_error_msg>
 8001ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eaa:	e12d      	b.n	8002108 <ws2812b_init+0x330>
                          (ws->config.first_bit_0 == WS2812B_FIRST_BIT_0_ENABLED),
                      "ws2812b: config.first_bit_0 is invalid!");

  // Assert spi_bit_order is valid
  WS2812B_INIT_ASSERT((ws->config.spi_bit_order == WS2812B_LSB_FIRST) ||
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	791b      	ldrb	r3, [r3, #4]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d009      	beq.n	8001ec8 <ws2812b_init+0xf0>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	791b      	ldrb	r3, [r3, #4]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d005      	beq.n	8001ec8 <ws2812b_init+0xf0>
 8001ebc:	4849      	ldr	r0, [pc, #292]	; (8001fe4 <ws2812b_init+0x20c>)
 8001ebe:	f000 f995 	bl	80021ec <set_init_error_msg>
 8001ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec6:	e11f      	b.n	8002108 <ws2812b_init+0x330>
                          (ws->config.spi_bit_order == WS2812B_MSB_FIRST),
                      "ws2812b: config.spi_bit_order is invalid!");

  // Assert that the '1' pulse is longer than the '0' pulse:
  WS2812B_INIT_ASSERT(ws->config.pulse_len_1 > ws->config.pulse_len_0,
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	789a      	ldrb	r2, [r3, #2]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	785b      	ldrb	r3, [r3, #1]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d805      	bhi.n	8001ee0 <ws2812b_init+0x108>
 8001ed4:	4844      	ldr	r0, [pc, #272]	; (8001fe8 <ws2812b_init+0x210>)
 8001ed6:	f000 f989 	bl	80021ec <set_init_error_msg>
 8001eda:	f04f 33ff 	mov.w	r3, #4294967295
 8001ede:	e113      	b.n	8002108 <ws2812b_init+0x330>
                      "ws2812b: One-pulse must be longer than zero-pulse!");

  // Assert that pulse is not too long if in double packing:
  if (ws->config.packing == WS2812B_PACKING_DOUBLE) {
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d109      	bne.n	8001efc <ws2812b_init+0x124>
    WS2812B_INIT_ASSERT(ws->config.pulse_len_1 < WS2812B_PULSE_LEN_4b,
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	789b      	ldrb	r3, [r3, #2]
 8001eec:	2b0e      	cmp	r3, #14
 8001eee:	d905      	bls.n	8001efc <ws2812b_init+0x124>
 8001ef0:	483e      	ldr	r0, [pc, #248]	; (8001fec <ws2812b_init+0x214>)
 8001ef2:	f000 f97b 	bl	80021ec <set_init_error_msg>
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8001efa:	e105      	b.n	8002108 <ws2812b_init+0x330>
                        "ws2812b: Pulse is too long for double packing!");
  }

  // Apply 0 prefix to pulse if selected
  ws->state.pulse_0 = ws->config.pulse_len_0 << ws->config.first_bit_0;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	785b      	ldrb	r3, [r3, #1]
 8001f00:	461a      	mov	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	78db      	ldrb	r3, [r3, #3]
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	b2da      	uxtb	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	765a      	strb	r2, [r3, #25]
  ws->state.pulse_1 = ws->config.pulse_len_1 << ws->config.first_bit_0;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	789b      	ldrb	r3, [r3, #2]
 8001f14:	461a      	mov	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	78db      	ldrb	r3, [r3, #3]
 8001f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1e:	b2da      	uxtb	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	761a      	strb	r2, [r3, #24]

  // Pulse needs to be reverse for MSB-first transmission:
  if (ws->config.spi_bit_order == WS2812B_MSB_FIRST) {
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	791b      	ldrb	r3, [r3, #4]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	f040 80e9 	bne.w	8002100 <ws2812b_init+0x328>
    if (ws->config.packing == WS2812B_PACKING_DOUBLE) {
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d15c      	bne.n	8001ff0 <ws2812b_init+0x218>
      ws->state.pulse_0 = WS2812B_NIBBLE_REVERSE(ws->state.pulse_0);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	7e5b      	ldrb	r3, [r3, #25]
 8001f3a:	10db      	asrs	r3, r3, #3
 8001f3c:	b25b      	sxtb	r3, r3
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	b25a      	sxtb	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	7e5b      	ldrb	r3, [r3, #25]
 8001f48:	105b      	asrs	r3, r3, #1
 8001f4a:	b25b      	sxtb	r3, r3
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	b25b      	sxtb	r3, r3
 8001f52:	4313      	orrs	r3, r2
 8001f54:	b25a      	sxtb	r2, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	7e5b      	ldrb	r3, [r3, #25]
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	b25b      	sxtb	r3, r3
 8001f5e:	f003 0304 	and.w	r3, r3, #4
 8001f62:	b25b      	sxtb	r3, r3
 8001f64:	4313      	orrs	r3, r2
 8001f66:	b25a      	sxtb	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	7e5b      	ldrb	r3, [r3, #25]
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	b25b      	sxtb	r3, r3
 8001f70:	f003 0308 	and.w	r3, r3, #8
 8001f74:	b25b      	sxtb	r3, r3
 8001f76:	4313      	orrs	r3, r2
 8001f78:	b25b      	sxtb	r3, r3
 8001f7a:	b2da      	uxtb	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	765a      	strb	r2, [r3, #25]
      ws->state.pulse_1 = WS2812B_NIBBLE_REVERSE(ws->state.pulse_1);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	7e1b      	ldrb	r3, [r3, #24]
 8001f84:	10db      	asrs	r3, r3, #3
 8001f86:	b25b      	sxtb	r3, r3
 8001f88:	f003 0301 	and.w	r3, r3, #1
 8001f8c:	b25a      	sxtb	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	7e1b      	ldrb	r3, [r3, #24]
 8001f92:	105b      	asrs	r3, r3, #1
 8001f94:	b25b      	sxtb	r3, r3
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	b25b      	sxtb	r3, r3
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	b25a      	sxtb	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	7e1b      	ldrb	r3, [r3, #24]
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	b25b      	sxtb	r3, r3
 8001fa8:	f003 0304 	and.w	r3, r3, #4
 8001fac:	b25b      	sxtb	r3, r3
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	b25a      	sxtb	r2, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	7e1b      	ldrb	r3, [r3, #24]
 8001fb6:	00db      	lsls	r3, r3, #3
 8001fb8:	b25b      	sxtb	r3, r3
 8001fba:	f003 0308 	and.w	r3, r3, #8
 8001fbe:	b25b      	sxtb	r3, r3
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	b25b      	sxtb	r3, r3
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	761a      	strb	r2, [r3, #24]
 8001fca:	e099      	b.n	8002100 <ws2812b_init+0x328>
 8001fcc:	2000074c 	.word	0x2000074c
 8001fd0:	20000750 	.word	0x20000750
 8001fd4:	0800bd0c 	.word	0x0800bd0c
 8001fd8:	0800bd30 	.word	0x0800bd30
 8001fdc:	0800bd58 	.word	0x0800bd58
 8001fe0:	0800bd80 	.word	0x0800bd80
 8001fe4:	0800bda8 	.word	0x0800bda8
 8001fe8:	0800bdd4 	.word	0x0800bdd4
 8001fec:	0800be08 	.word	0x0800be08
    } else {
      ws->state.pulse_0 = WS2812B_BYTE_REVERSE(ws->state.pulse_0);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	7e5b      	ldrb	r3, [r3, #25]
 8001ff4:	09db      	lsrs	r3, r3, #7
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	b25a      	sxtb	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	7e5b      	ldrb	r3, [r3, #25]
 8001ffe:	115b      	asrs	r3, r3, #5
 8002000:	b25b      	sxtb	r3, r3
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	b25b      	sxtb	r3, r3
 8002008:	4313      	orrs	r3, r2
 800200a:	b25a      	sxtb	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	7e5b      	ldrb	r3, [r3, #25]
 8002010:	10db      	asrs	r3, r3, #3
 8002012:	b25b      	sxtb	r3, r3
 8002014:	f003 0304 	and.w	r3, r3, #4
 8002018:	b25b      	sxtb	r3, r3
 800201a:	4313      	orrs	r3, r2
 800201c:	b25a      	sxtb	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	7e5b      	ldrb	r3, [r3, #25]
 8002022:	105b      	asrs	r3, r3, #1
 8002024:	b25b      	sxtb	r3, r3
 8002026:	f003 0308 	and.w	r3, r3, #8
 800202a:	b25b      	sxtb	r3, r3
 800202c:	4313      	orrs	r3, r2
 800202e:	b25a      	sxtb	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	7e5b      	ldrb	r3, [r3, #25]
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	b25b      	sxtb	r3, r3
 8002038:	f003 0310 	and.w	r3, r3, #16
 800203c:	b25b      	sxtb	r3, r3
 800203e:	4313      	orrs	r3, r2
 8002040:	b25a      	sxtb	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	7e5b      	ldrb	r3, [r3, #25]
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	b25b      	sxtb	r3, r3
 800204a:	f003 0320 	and.w	r3, r3, #32
 800204e:	b25b      	sxtb	r3, r3
 8002050:	4313      	orrs	r3, r2
 8002052:	b25a      	sxtb	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	7e5b      	ldrb	r3, [r3, #25]
 8002058:	015b      	lsls	r3, r3, #5
 800205a:	b25b      	sxtb	r3, r3
 800205c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002060:	b25b      	sxtb	r3, r3
 8002062:	4313      	orrs	r3, r2
 8002064:	b25a      	sxtb	r2, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	7e5b      	ldrb	r3, [r3, #25]
 800206a:	01db      	lsls	r3, r3, #7
 800206c:	b25b      	sxtb	r3, r3
 800206e:	4313      	orrs	r3, r2
 8002070:	b25b      	sxtb	r3, r3
 8002072:	b2da      	uxtb	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	765a      	strb	r2, [r3, #25]
      ws->state.pulse_1 = WS2812B_BYTE_REVERSE(ws->state.pulse_1);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	7e1b      	ldrb	r3, [r3, #24]
 800207c:	09db      	lsrs	r3, r3, #7
 800207e:	b2db      	uxtb	r3, r3
 8002080:	b25a      	sxtb	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	7e1b      	ldrb	r3, [r3, #24]
 8002086:	115b      	asrs	r3, r3, #5
 8002088:	b25b      	sxtb	r3, r3
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	b25b      	sxtb	r3, r3
 8002090:	4313      	orrs	r3, r2
 8002092:	b25a      	sxtb	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	7e1b      	ldrb	r3, [r3, #24]
 8002098:	10db      	asrs	r3, r3, #3
 800209a:	b25b      	sxtb	r3, r3
 800209c:	f003 0304 	and.w	r3, r3, #4
 80020a0:	b25b      	sxtb	r3, r3
 80020a2:	4313      	orrs	r3, r2
 80020a4:	b25a      	sxtb	r2, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	7e1b      	ldrb	r3, [r3, #24]
 80020aa:	105b      	asrs	r3, r3, #1
 80020ac:	b25b      	sxtb	r3, r3
 80020ae:	f003 0308 	and.w	r3, r3, #8
 80020b2:	b25b      	sxtb	r3, r3
 80020b4:	4313      	orrs	r3, r2
 80020b6:	b25a      	sxtb	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	7e1b      	ldrb	r3, [r3, #24]
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	b25b      	sxtb	r3, r3
 80020c0:	f003 0310 	and.w	r3, r3, #16
 80020c4:	b25b      	sxtb	r3, r3
 80020c6:	4313      	orrs	r3, r2
 80020c8:	b25a      	sxtb	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	7e1b      	ldrb	r3, [r3, #24]
 80020ce:	00db      	lsls	r3, r3, #3
 80020d0:	b25b      	sxtb	r3, r3
 80020d2:	f003 0320 	and.w	r3, r3, #32
 80020d6:	b25b      	sxtb	r3, r3
 80020d8:	4313      	orrs	r3, r2
 80020da:	b25a      	sxtb	r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	7e1b      	ldrb	r3, [r3, #24]
 80020e0:	015b      	lsls	r3, r3, #5
 80020e2:	b25b      	sxtb	r3, r3
 80020e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020e8:	b25b      	sxtb	r3, r3
 80020ea:	4313      	orrs	r3, r2
 80020ec:	b25a      	sxtb	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	7e1b      	ldrb	r3, [r3, #24]
 80020f2:	01db      	lsls	r3, r3, #7
 80020f4:	b25b      	sxtb	r3, r3
 80020f6:	4313      	orrs	r3, r2
 80020f8:	b25b      	sxtb	r3, r3
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	761a      	strb	r2, [r3, #24]
    }
  }

  ws->state.iteration_index = 0;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	61da      	str	r2, [r3, #28]

  return 0;
 8002106:	2300      	movs	r3, #0
}
 8002108:	4618      	mov	r0, r3
 800210a:	3708      	adds	r7, #8
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <ws2812b_required_buffer_len>:

uint32_t ws2812b_required_buffer_len(ws2812b_handle_t *ws) {
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  return WS2812B_REQUIRED_BUFFER_LEN(ws->led_count, ws->config.packing, ws->config.prefix_len,
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	691a      	ldr	r2, [r3, #16]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d101      	bne.n	8002128 <ws2812b_required_buffer_len+0x18>
 8002124:	2318      	movs	r3, #24
 8002126:	e000      	b.n	800212a <ws2812b_required_buffer_len+0x1a>
 8002128:	230c      	movs	r3, #12
 800212a:	fb03 f202 	mul.w	r2, r3, r2
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	441a      	add	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	4413      	add	r3, r2
                                     ws->config.suffix_len);
}
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <ws2812b_fill_buffer>:

void ws2812b_fill_buffer(ws2812b_handle_t *ws, uint8_t *buffer) {
 8002146:	b580      	push	{r7, lr}
 8002148:	b086      	sub	sp, #24
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	6039      	str	r1, [r7, #0]
  ws2812b_led_t *led = ws->leds;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	695b      	ldr	r3, [r3, #20]
 8002154:	617b      	str	r3, [r7, #20]

  // Add 0x00 prefix
  for (uint_fast8_t i = 0; i < ws->config.prefix_len; i++) {
 8002156:	2300      	movs	r3, #0
 8002158:	613b      	str	r3, [r7, #16]
 800215a:	e008      	b.n	800216e <ws2812b_fill_buffer+0x28>
    *buffer = 0x00;
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	2200      	movs	r2, #0
 8002160:	701a      	strb	r2, [r3, #0]
    buffer++;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	3301      	adds	r3, #1
 8002166:	603b      	str	r3, [r7, #0]
  for (uint_fast8_t i = 0; i < ws->config.prefix_len; i++) {
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	3301      	adds	r3, #1
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	429a      	cmp	r2, r3
 8002176:	d3f1      	bcc.n	800215c <ws2812b_fill_buffer+0x16>
  }

  // Fill buffer
  for (uint32_t i = 0; i < ws->led_count; i++) {
 8002178:	2300      	movs	r3, #0
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	e01a      	b.n	80021b4 <ws2812b_fill_buffer+0x6e>
    add_byte(ws, led->green, &buffer);
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	785b      	ldrb	r3, [r3, #1]
 8002182:	463a      	mov	r2, r7
 8002184:	4619      	mov	r1, r3
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f000 f85a 	bl	8002240 <add_byte>
    add_byte(ws, led->red, &buffer);
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	463a      	mov	r2, r7
 8002192:	4619      	mov	r1, r3
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f000 f853 	bl	8002240 <add_byte>
    add_byte(ws, led->blue, &buffer);
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	789b      	ldrb	r3, [r3, #2]
 800219e:	463a      	mov	r2, r7
 80021a0:	4619      	mov	r1, r3
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f000 f84c 	bl	8002240 <add_byte>
    led++;
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	3303      	adds	r3, #3
 80021ac:	617b      	str	r3, [r7, #20]
  for (uint32_t i = 0; i < ws->led_count; i++) {
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	3301      	adds	r3, #1
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	691b      	ldr	r3, [r3, #16]
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d3df      	bcc.n	800217e <ws2812b_fill_buffer+0x38>
  }

  // Add 0x00 suffix
  for (uint_fast8_t i = 0; i < ws->config.suffix_len; i++) {
 80021be:	2300      	movs	r3, #0
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	e008      	b.n	80021d6 <ws2812b_fill_buffer+0x90>
    *buffer = 0x00;
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	2200      	movs	r2, #0
 80021c8:	701a      	strb	r2, [r3, #0]
    buffer++;
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	3301      	adds	r3, #1
 80021ce:	603b      	str	r3, [r7, #0]
  for (uint_fast8_t i = 0; i < ws->config.suffix_len; i++) {
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	3301      	adds	r3, #1
 80021d4:	60bb      	str	r3, [r7, #8]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	68ba      	ldr	r2, [r7, #8]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d3f1      	bcc.n	80021c4 <ws2812b_fill_buffer+0x7e>
  }
}
 80021e0:	bf00      	nop
 80021e2:	bf00      	nop
 80021e4:	3718      	adds	r7, #24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
	...

080021ec <set_init_error_msg>:
  return 0x00;
}

// ======== Private Functions ======================================================================

static void set_init_error_msg(const char *error_msg) {
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
#ifndef WS2812B_DISABLE_ERROR_MSG
  // If error mesages are enabled, copy over the error message
  int i = 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	60fb      	str	r3, [r7, #12]

  // Copy content
  while (i < WS2812B_ERROR_MSG_MAX_LEN - 1 && error_msg[i] != '\0') {
 80021f8:	e00b      	b.n	8002212 <set_init_error_msg+0x26>
    error_msg_buf[i] = error_msg[i];
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	4413      	add	r3, r2
 8002200:	7819      	ldrb	r1, [r3, #0]
 8002202:	4a0e      	ldr	r2, [pc, #56]	; (800223c <set_init_error_msg+0x50>)
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	4413      	add	r3, r2
 8002208:	460a      	mov	r2, r1
 800220a:	701a      	strb	r2, [r3, #0]
    i++;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	3301      	adds	r3, #1
 8002210:	60fb      	str	r3, [r7, #12]
  while (i < WS2812B_ERROR_MSG_MAX_LEN - 1 && error_msg[i] != '\0') {
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2b3a      	cmp	r3, #58	; 0x3a
 8002216:	dc05      	bgt.n	8002224 <set_init_error_msg+0x38>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	4413      	add	r3, r2
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1ea      	bne.n	80021fa <set_init_error_msg+0xe>
  }

  // Terminate string
  error_msg_buf[i] = '\0';
 8002224:	4a05      	ldr	r2, [pc, #20]	; (800223c <set_init_error_msg+0x50>)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	4413      	add	r3, r2
 800222a:	2200      	movs	r2, #0
 800222c:	701a      	strb	r2, [r3, #0]
#else
  // Otherwise avoid the unused-args warning
  (void)(error_msg);
#endif /* WS2812B_DISABLE_ERROR_MSG */
}
 800222e:	bf00      	nop
 8002230:	3714      	adds	r7, #20
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	20000750 	.word	0x20000750

08002240 <add_byte>:

static void add_byte(ws2812b_handle_t *ws, uint8_t value, uint8_t **buffer) {
 8002240:	b590      	push	{r4, r7, lr}
 8002242:	b087      	sub	sp, #28
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	460b      	mov	r3, r1
 800224a:	607a      	str	r2, [r7, #4]
 800224c:	72fb      	strb	r3, [r7, #11]
  if (ws->config.packing == WS2812B_PACKING_DOUBLE) {
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	2b02      	cmp	r3, #2
 8002254:	d118      	bne.n	8002288 <add_byte+0x48>

    for (uint_fast8_t b = 0; b < 8; b = b + 2) {
 8002256:	2300      	movs	r3, #0
 8002258:	617b      	str	r3, [r7, #20]
 800225a:	e011      	b.n	8002280 <add_byte+0x40>
      **buffer = construct_double_pulse(ws, b, value);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681c      	ldr	r4, [r3, #0]
 8002260:	7afb      	ldrb	r3, [r7, #11]
 8002262:	461a      	mov	r2, r3
 8002264:	6979      	ldr	r1, [r7, #20]
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f000 f844 	bl	80022f4 <construct_double_pulse>
 800226c:	4603      	mov	r3, r0
 800226e:	7023      	strb	r3, [r4, #0]
      ++*buffer;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	1c5a      	adds	r2, r3, #1
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	601a      	str	r2, [r3, #0]
    for (uint_fast8_t b = 0; b < 8; b = b + 2) {
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	3302      	adds	r3, #2
 800227e:	617b      	str	r3, [r7, #20]
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	2b07      	cmp	r3, #7
 8002284:	d9ea      	bls.n	800225c <add_byte+0x1c>
    for (uint_fast8_t b = 0; b < 8; b++) {
      **buffer = construct_single_pulse(ws, b, value);
      ++*buffer;
    }
  }
}
 8002286:	e017      	b.n	80022b8 <add_byte+0x78>
    for (uint_fast8_t b = 0; b < 8; b++) {
 8002288:	2300      	movs	r3, #0
 800228a:	613b      	str	r3, [r7, #16]
 800228c:	e011      	b.n	80022b2 <add_byte+0x72>
      **buffer = construct_single_pulse(ws, b, value);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681c      	ldr	r4, [r3, #0]
 8002292:	7afb      	ldrb	r3, [r7, #11]
 8002294:	461a      	mov	r2, r3
 8002296:	6939      	ldr	r1, [r7, #16]
 8002298:	68f8      	ldr	r0, [r7, #12]
 800229a:	f000 f811 	bl	80022c0 <construct_single_pulse>
 800229e:	4603      	mov	r3, r0
 80022a0:	7023      	strb	r3, [r4, #0]
      ++*buffer;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	1c5a      	adds	r2, r3, #1
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	601a      	str	r2, [r3, #0]
    for (uint_fast8_t b = 0; b < 8; b++) {
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	3301      	adds	r3, #1
 80022b0:	613b      	str	r3, [r7, #16]
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	2b07      	cmp	r3, #7
 80022b6:	d9ea      	bls.n	800228e <add_byte+0x4e>
}
 80022b8:	bf00      	nop
 80022ba:	371c      	adds	r7, #28
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd90      	pop	{r4, r7, pc}

080022c0 <construct_single_pulse>:

static uint8_t construct_single_pulse(ws2812b_handle_t *ws, uint_fast8_t b, uint8_t value) {
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	4613      	mov	r3, r2
 80022cc:	71fb      	strb	r3, [r7, #7]
  return (value & ((0x80U) >> b) ? ws->state.pulse_1 : ws->state.pulse_0);
 80022ce:	79fa      	ldrb	r2, [r7, #7]
 80022d0:	2180      	movs	r1, #128	; 0x80
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	fa21 f303 	lsr.w	r3, r1, r3
 80022d8:	4013      	ands	r3, r2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d002      	beq.n	80022e4 <construct_single_pulse+0x24>
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	7e1b      	ldrb	r3, [r3, #24]
 80022e2:	e001      	b.n	80022e8 <construct_single_pulse+0x28>
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	7e5b      	ldrb	r3, [r3, #25]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3714      	adds	r7, #20
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <construct_double_pulse>:

static uint8_t construct_double_pulse(ws2812b_handle_t *ws, uint_fast8_t b, uint8_t value) {
 80022f4:	b480      	push	{r7}
 80022f6:	b087      	sub	sp, #28
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	4613      	mov	r3, r2
 8002300:	71fb      	strb	r3, [r7, #7]
  uint8_t result;
  uint8_t pulse_1 = ws->state.pulse_1;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	7e1b      	ldrb	r3, [r3, #24]
 8002306:	75bb      	strb	r3, [r7, #22]
  uint8_t pulse_0 = ws->state.pulse_0;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	7e5b      	ldrb	r3, [r3, #25]
 800230c:	757b      	strb	r3, [r7, #21]

  if (ws->config.spi_bit_order == WS2812B_MSB_FIRST) {
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	791b      	ldrb	r3, [r3, #4]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d121      	bne.n	800235a <construct_double_pulse+0x66>
    // MSB is first
    result = value & ((0x80U) >> (b + 1)) ? pulse_1 : pulse_0;
 8002316:	79fa      	ldrb	r2, [r7, #7]
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	3301      	adds	r3, #1
 800231c:	2180      	movs	r1, #128	; 0x80
 800231e:	fa21 f303 	lsr.w	r3, r1, r3
 8002322:	4013      	ands	r3, r2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <construct_double_pulse+0x38>
 8002328:	7dbb      	ldrb	r3, [r7, #22]
 800232a:	e000      	b.n	800232e <construct_double_pulse+0x3a>
 800232c:	7d7b      	ldrb	r3, [r7, #21]
 800232e:	75fb      	strb	r3, [r7, #23]
    result |= value & ((0x80U) >> (b)) ? (pulse_1 << 4) : (pulse_0 << 4);
 8002330:	79fa      	ldrb	r2, [r7, #7]
 8002332:	2180      	movs	r1, #128	; 0x80
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	fa21 f303 	lsr.w	r3, r1, r3
 800233a:	4013      	ands	r3, r2
 800233c:	2b00      	cmp	r3, #0
 800233e:	d003      	beq.n	8002348 <construct_double_pulse+0x54>
 8002340:	7dbb      	ldrb	r3, [r7, #22]
 8002342:	011b      	lsls	r3, r3, #4
 8002344:	b25b      	sxtb	r3, r3
 8002346:	e002      	b.n	800234e <construct_double_pulse+0x5a>
 8002348:	7d7b      	ldrb	r3, [r7, #21]
 800234a:	011b      	lsls	r3, r3, #4
 800234c:	b25b      	sxtb	r3, r3
 800234e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002352:	4313      	orrs	r3, r2
 8002354:	b25b      	sxtb	r3, r3
 8002356:	75fb      	strb	r3, [r7, #23]
 8002358:	e020      	b.n	800239c <construct_double_pulse+0xa8>
  } else {
    // LSB is first
    result = value & ((0x80U) >> (b)) ? pulse_1 : pulse_0;
 800235a:	79fa      	ldrb	r2, [r7, #7]
 800235c:	2180      	movs	r1, #128	; 0x80
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	fa21 f303 	lsr.w	r3, r1, r3
 8002364:	4013      	ands	r3, r2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <construct_double_pulse+0x7a>
 800236a:	7dbb      	ldrb	r3, [r7, #22]
 800236c:	e000      	b.n	8002370 <construct_double_pulse+0x7c>
 800236e:	7d7b      	ldrb	r3, [r7, #21]
 8002370:	75fb      	strb	r3, [r7, #23]
    result |= value & ((0x80U) >> (b + 1)) ? (pulse_1 << 4) : (pulse_0 << 4);
 8002372:	79fa      	ldrb	r2, [r7, #7]
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	3301      	adds	r3, #1
 8002378:	2180      	movs	r1, #128	; 0x80
 800237a:	fa21 f303 	lsr.w	r3, r1, r3
 800237e:	4013      	ands	r3, r2
 8002380:	2b00      	cmp	r3, #0
 8002382:	d003      	beq.n	800238c <construct_double_pulse+0x98>
 8002384:	7dbb      	ldrb	r3, [r7, #22]
 8002386:	011b      	lsls	r3, r3, #4
 8002388:	b25b      	sxtb	r3, r3
 800238a:	e002      	b.n	8002392 <construct_double_pulse+0x9e>
 800238c:	7d7b      	ldrb	r3, [r7, #21]
 800238e:	011b      	lsls	r3, r3, #4
 8002390:	b25b      	sxtb	r3, r3
 8002392:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002396:	4313      	orrs	r3, r2
 8002398:	b25b      	sxtb	r3, r3
 800239a:	75fb      	strb	r3, [r7, #23]
  }

  return result;
 800239c:	7dfb      	ldrb	r3, [r7, #23]
}
 800239e:	4618      	mov	r0, r3
 80023a0:	371c      	adds	r7, #28
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
	...

080023ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80023ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023e4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023b0:	480d      	ldr	r0, [pc, #52]	; (80023e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80023b2:	490e      	ldr	r1, [pc, #56]	; (80023ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80023b4:	4a0e      	ldr	r2, [pc, #56]	; (80023f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023b8:	e002      	b.n	80023c0 <LoopCopyDataInit>

080023ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023be:	3304      	adds	r3, #4

080023c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023c4:	d3f9      	bcc.n	80023ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023c6:	4a0b      	ldr	r2, [pc, #44]	; (80023f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023c8:	4c0b      	ldr	r4, [pc, #44]	; (80023f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023cc:	e001      	b.n	80023d2 <LoopFillZerobss>

080023ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023d0:	3204      	adds	r2, #4

080023d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023d4:	d3fb      	bcc.n	80023ce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023d6:	f7ff fba3 	bl	8001b20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023da:	f008 fe37 	bl	800b04c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023de:	f7fe fe49 	bl	8001074 <main>
  bx  lr    
 80023e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023e4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80023e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023ec:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 80023f0:	0800d578 	.word	0x0800d578
  ldr r2, =_sbss
 80023f4:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 80023f8:	200052bc 	.word	0x200052bc

080023fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023fc:	e7fe      	b.n	80023fc <ADC_IRQHandler>

080023fe <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002402:	2003      	movs	r0, #3
 8002404:	f000 f8f9 	bl	80025fa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002408:	2005      	movs	r0, #5
 800240a:	f7ff fa2d 	bl	8001868 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800240e:	f7ff fa03 	bl	8001818 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002412:	2300      	movs	r3, #0
}
 8002414:	4618      	mov	r0, r3
 8002416:	bd80      	pop	{r7, pc}

08002418 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800241c:	4b06      	ldr	r3, [pc, #24]	; (8002438 <HAL_IncTick+0x20>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	461a      	mov	r2, r3
 8002422:	4b06      	ldr	r3, [pc, #24]	; (800243c <HAL_IncTick+0x24>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4413      	add	r3, r2
 8002428:	4a04      	ldr	r2, [pc, #16]	; (800243c <HAL_IncTick+0x24>)
 800242a:	6013      	str	r3, [r2, #0]
}
 800242c:	bf00      	nop
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	20000034 	.word	0x20000034
 800243c:	2000078c 	.word	0x2000078c

08002440 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  return uwTick;
 8002444:	4b03      	ldr	r3, [pc, #12]	; (8002454 <HAL_GetTick+0x14>)
 8002446:	681b      	ldr	r3, [r3, #0]
}
 8002448:	4618      	mov	r0, r3
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	2000078c 	.word	0x2000078c

08002458 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002460:	f7ff ffee 	bl	8002440 <HAL_GetTick>
 8002464:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002470:	d005      	beq.n	800247e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002472:	4b0a      	ldr	r3, [pc, #40]	; (800249c <HAL_Delay+0x44>)
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	461a      	mov	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	4413      	add	r3, r2
 800247c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800247e:	bf00      	nop
 8002480:	f7ff ffde 	bl	8002440 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	429a      	cmp	r2, r3
 800248e:	d8f7      	bhi.n	8002480 <HAL_Delay+0x28>
  {
  }
}
 8002490:	bf00      	nop
 8002492:	bf00      	nop
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000034 	.word	0x20000034

080024a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f003 0307 	and.w	r3, r3, #7
 80024ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024b0:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <__NVIC_SetPriorityGrouping+0x40>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024bc:	4013      	ands	r3, r2
 80024be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80024c8:	4b06      	ldr	r3, [pc, #24]	; (80024e4 <__NVIC_SetPriorityGrouping+0x44>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ce:	4a04      	ldr	r2, [pc, #16]	; (80024e0 <__NVIC_SetPriorityGrouping+0x40>)
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	60d3      	str	r3, [r2, #12]
}
 80024d4:	bf00      	nop
 80024d6:	3714      	adds	r7, #20
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr
 80024e0:	e000ed00 	.word	0xe000ed00
 80024e4:	05fa0000 	.word	0x05fa0000

080024e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024ec:	4b04      	ldr	r3, [pc, #16]	; (8002500 <__NVIC_GetPriorityGrouping+0x18>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	0a1b      	lsrs	r3, r3, #8
 80024f2:	f003 0307 	and.w	r3, r3, #7
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	2b00      	cmp	r3, #0
 8002514:	db0b      	blt.n	800252e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002516:	79fb      	ldrb	r3, [r7, #7]
 8002518:	f003 021f 	and.w	r2, r3, #31
 800251c:	4907      	ldr	r1, [pc, #28]	; (800253c <__NVIC_EnableIRQ+0x38>)
 800251e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002522:	095b      	lsrs	r3, r3, #5
 8002524:	2001      	movs	r0, #1
 8002526:	fa00 f202 	lsl.w	r2, r0, r2
 800252a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	e000e100 	.word	0xe000e100

08002540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	6039      	str	r1, [r7, #0]
 800254a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800254c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002550:	2b00      	cmp	r3, #0
 8002552:	db0a      	blt.n	800256a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	b2da      	uxtb	r2, r3
 8002558:	490c      	ldr	r1, [pc, #48]	; (800258c <__NVIC_SetPriority+0x4c>)
 800255a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255e:	0112      	lsls	r2, r2, #4
 8002560:	b2d2      	uxtb	r2, r2
 8002562:	440b      	add	r3, r1
 8002564:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002568:	e00a      	b.n	8002580 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	b2da      	uxtb	r2, r3
 800256e:	4908      	ldr	r1, [pc, #32]	; (8002590 <__NVIC_SetPriority+0x50>)
 8002570:	79fb      	ldrb	r3, [r7, #7]
 8002572:	f003 030f 	and.w	r3, r3, #15
 8002576:	3b04      	subs	r3, #4
 8002578:	0112      	lsls	r2, r2, #4
 800257a:	b2d2      	uxtb	r2, r2
 800257c:	440b      	add	r3, r1
 800257e:	761a      	strb	r2, [r3, #24]
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000e100 	.word	0xe000e100
 8002590:	e000ed00 	.word	0xe000ed00

08002594 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002594:	b480      	push	{r7}
 8002596:	b089      	sub	sp, #36	; 0x24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f003 0307 	and.w	r3, r3, #7
 80025a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	f1c3 0307 	rsb	r3, r3, #7
 80025ae:	2b04      	cmp	r3, #4
 80025b0:	bf28      	it	cs
 80025b2:	2304      	movcs	r3, #4
 80025b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3304      	adds	r3, #4
 80025ba:	2b06      	cmp	r3, #6
 80025bc:	d902      	bls.n	80025c4 <NVIC_EncodePriority+0x30>
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	3b03      	subs	r3, #3
 80025c2:	e000      	b.n	80025c6 <NVIC_EncodePriority+0x32>
 80025c4:	2300      	movs	r3, #0
 80025c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c8:	f04f 32ff 	mov.w	r2, #4294967295
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43da      	mvns	r2, r3
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	401a      	ands	r2, r3
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025dc:	f04f 31ff 	mov.w	r1, #4294967295
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	fa01 f303 	lsl.w	r3, r1, r3
 80025e6:	43d9      	mvns	r1, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ec:	4313      	orrs	r3, r2
         );
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3724      	adds	r7, #36	; 0x24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr

080025fa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b082      	sub	sp, #8
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7ff ff4c 	bl	80024a0 <__NVIC_SetPriorityGrouping>
}
 8002608:	bf00      	nop
 800260a:	3708      	adds	r7, #8
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	607a      	str	r2, [r7, #4]
 800261c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800261e:	2300      	movs	r3, #0
 8002620:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002622:	f7ff ff61 	bl	80024e8 <__NVIC_GetPriorityGrouping>
 8002626:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	68b9      	ldr	r1, [r7, #8]
 800262c:	6978      	ldr	r0, [r7, #20]
 800262e:	f7ff ffb1 	bl	8002594 <NVIC_EncodePriority>
 8002632:	4602      	mov	r2, r0
 8002634:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff ff80 	bl	8002540 <__NVIC_SetPriority>
}
 8002640:	bf00      	nop
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	4603      	mov	r3, r0
 8002650:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff ff54 	bl	8002504 <__NVIC_EnableIRQ>
}
 800265c:	bf00      	nop
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e014      	b.n	80026a0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	791b      	ldrb	r3, [r3, #4]
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b00      	cmp	r3, #0
 800267e:	d105      	bne.n	800268c <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2200      	movs	r2, #0
 8002684:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f7fd ffda 	bl	8000640 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2202      	movs	r2, #2
 8002690:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800269e:	2300      	movs	r3, #0
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3708      	adds	r7, #8
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026be:	d120      	bne.n	8002702 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026ce:	d118      	bne.n	8002702 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2204      	movs	r2, #4
 80026d4:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	691b      	ldr	r3, [r3, #16]
 80026da:	f043 0201 	orr.w	r2, r3, #1
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80026fa:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 f82d 	bl	800275c <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800270c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002710:	d120      	bne.n	8002754 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002718:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800271c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002720:	d118      	bne.n	8002754 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2204      	movs	r2, #4
 8002726:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	691b      	ldr	r3, [r3, #16]
 800272c:	f043 0202 	orr.w	r2, r3, #2
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800273c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800274c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f000 f85d 	bl	800280e <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8002754:	bf00      	nop
 8002756:	3708      	adds	r7, #8
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002770:	b480      	push	{r7}
 8002772:	b087      	sub	sp, #28
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	795b      	ldrb	r3, [r3, #5]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d101      	bne.n	8002788 <HAL_DAC_ConfigChannel+0x18>
 8002784:	2302      	movs	r3, #2
 8002786:	e03c      	b.n	8002802 <HAL_DAC_ConfigChannel+0x92>
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2201      	movs	r2, #1
 800278c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2202      	movs	r2, #2
 8002792:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f003 0310 	and.w	r3, r3, #16
 80027a2:	f640 72fe 	movw	r2, #4094	; 0xffe
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	43db      	mvns	r3, r3
 80027ac:	697a      	ldr	r2, [r7, #20]
 80027ae:	4013      	ands	r3, r2
 80027b0:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f003 0310 	and.w	r3, r3, #16
 80027c4:	693a      	ldr	r2, [r7, #16]
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	697a      	ldr	r2, [r7, #20]
 80027d6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6819      	ldr	r1, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f003 0310 	and.w	r3, r3, #16
 80027e4:	22c0      	movs	r2, #192	; 0xc0
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ea:	43da      	mvns	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	400a      	ands	r2, r1
 80027f2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2201      	movs	r2, #1
 80027f8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2200      	movs	r2, #0
 80027fe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	371c      	adds	r7, #28
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800280e:	b480      	push	{r7}
 8002810:	b083      	sub	sp, #12
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8002816:	bf00      	nop
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
	...

08002824 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800282c:	2300      	movs	r3, #0
 800282e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002830:	f7ff fe06 	bl	8002440 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e099      	b.n	8002974 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2202      	movs	r2, #2
 8002844:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 0201 	bic.w	r2, r2, #1
 800285e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002860:	e00f      	b.n	8002882 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002862:	f7ff fded 	bl	8002440 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b05      	cmp	r3, #5
 800286e:	d908      	bls.n	8002882 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2220      	movs	r2, #32
 8002874:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2203      	movs	r2, #3
 800287a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e078      	b.n	8002974 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0301 	and.w	r3, r3, #1
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1e8      	bne.n	8002862 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002898:	697a      	ldr	r2, [r7, #20]
 800289a:	4b38      	ldr	r3, [pc, #224]	; (800297c <HAL_DMA_Init+0x158>)
 800289c:	4013      	ands	r3, r2
 800289e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	691b      	ldr	r3, [r3, #16]
 80028b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a1b      	ldr	r3, [r3, #32]
 80028cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d8:	2b04      	cmp	r3, #4
 80028da:	d107      	bne.n	80028ec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e4:	4313      	orrs	r3, r2
 80028e6:	697a      	ldr	r2, [r7, #20]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	697a      	ldr	r2, [r7, #20]
 80028f2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	f023 0307 	bic.w	r3, r3, #7
 8002902:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002908:	697a      	ldr	r2, [r7, #20]
 800290a:	4313      	orrs	r3, r2
 800290c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002912:	2b04      	cmp	r3, #4
 8002914:	d117      	bne.n	8002946 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	4313      	orrs	r3, r2
 800291e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002924:	2b00      	cmp	r3, #0
 8002926:	d00e      	beq.n	8002946 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f000 fb09 	bl	8002f40 <DMA_CheckFifoParam>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d008      	beq.n	8002946 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2240      	movs	r2, #64	; 0x40
 8002938:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2201      	movs	r2, #1
 800293e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002942:	2301      	movs	r3, #1
 8002944:	e016      	b.n	8002974 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 fac0 	bl	8002ed4 <DMA_CalcBaseAndBitshift>
 8002954:	4603      	mov	r3, r0
 8002956:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800295c:	223f      	movs	r2, #63	; 0x3f
 800295e:	409a      	lsls	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	e010803f 	.word	0xe010803f

08002980 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
 800298c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800298e:	2300      	movs	r3, #0
 8002990:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002996:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d101      	bne.n	80029a6 <HAL_DMA_Start_IT+0x26>
 80029a2:	2302      	movs	r3, #2
 80029a4:	e048      	b.n	8002a38 <HAL_DMA_Start_IT+0xb8>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d137      	bne.n	8002a2a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2202      	movs	r2, #2
 80029be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	68b9      	ldr	r1, [r7, #8]
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 fa52 	bl	8002e78 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d8:	223f      	movs	r2, #63	; 0x3f
 80029da:	409a      	lsls	r2, r3
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f042 0216 	orr.w	r2, r2, #22
 80029ee:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	695a      	ldr	r2, [r3, #20]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029fe:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d007      	beq.n	8002a18 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f042 0208 	orr.w	r2, r2, #8
 8002a16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f042 0201 	orr.w	r2, r2, #1
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	e005      	b.n	8002a36 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a32:	2302      	movs	r3, #2
 8002a34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a36:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a4e:	f7ff fcf7 	bl	8002440 <HAL_GetTick>
 8002a52:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d008      	beq.n	8002a72 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2280      	movs	r2, #128	; 0x80
 8002a64:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e052      	b.n	8002b18 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f022 0216 	bic.w	r2, r2, #22
 8002a80:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	695a      	ldr	r2, [r3, #20]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a90:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d103      	bne.n	8002aa2 <HAL_DMA_Abort+0x62>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d007      	beq.n	8002ab2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f022 0208 	bic.w	r2, r2, #8
 8002ab0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0201 	bic.w	r2, r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ac2:	e013      	b.n	8002aec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ac4:	f7ff fcbc 	bl	8002440 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	2b05      	cmp	r3, #5
 8002ad0:	d90c      	bls.n	8002aec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2203      	movs	r2, #3
 8002adc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e015      	b.n	8002b18 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0301 	and.w	r3, r3, #1
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1e4      	bne.n	8002ac4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afe:	223f      	movs	r2, #63	; 0x3f
 8002b00:	409a      	lsls	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3710      	adds	r7, #16
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d004      	beq.n	8002b3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2280      	movs	r2, #128	; 0x80
 8002b38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e00c      	b.n	8002b58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2205      	movs	r2, #5
 8002b42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f022 0201 	bic.w	r2, r2, #1
 8002b54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b086      	sub	sp, #24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002b70:	4b8e      	ldr	r3, [pc, #568]	; (8002dac <HAL_DMA_IRQHandler+0x248>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a8e      	ldr	r2, [pc, #568]	; (8002db0 <HAL_DMA_IRQHandler+0x24c>)
 8002b76:	fba2 2303 	umull	r2, r3, r2, r3
 8002b7a:	0a9b      	lsrs	r3, r3, #10
 8002b7c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b82:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b8e:	2208      	movs	r2, #8
 8002b90:	409a      	lsls	r2, r3
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	4013      	ands	r3, r2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d01a      	beq.n	8002bd0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0304 	and.w	r3, r3, #4
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d013      	beq.n	8002bd0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f022 0204 	bic.w	r2, r2, #4
 8002bb6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bbc:	2208      	movs	r2, #8
 8002bbe:	409a      	lsls	r2, r3
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bc8:	f043 0201 	orr.w	r2, r3, #1
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	409a      	lsls	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d012      	beq.n	8002c06 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d00b      	beq.n	8002c06 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	409a      	lsls	r2, r3
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bfe:	f043 0202 	orr.w	r2, r3, #2
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c0a:	2204      	movs	r2, #4
 8002c0c:	409a      	lsls	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	4013      	ands	r3, r2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d012      	beq.n	8002c3c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d00b      	beq.n	8002c3c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c28:	2204      	movs	r2, #4
 8002c2a:	409a      	lsls	r2, r3
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c34:	f043 0204 	orr.w	r2, r3, #4
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c40:	2210      	movs	r2, #16
 8002c42:	409a      	lsls	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	4013      	ands	r3, r2
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d043      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0308 	and.w	r3, r3, #8
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d03c      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5e:	2210      	movs	r2, #16
 8002c60:	409a      	lsls	r2, r3
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d018      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d108      	bne.n	8002c94 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d024      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	4798      	blx	r3
 8002c92:	e01f      	b.n	8002cd4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d01b      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	4798      	blx	r3
 8002ca4:	e016      	b.n	8002cd4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d107      	bne.n	8002cc4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f022 0208 	bic.w	r2, r2, #8
 8002cc2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d003      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd8:	2220      	movs	r2, #32
 8002cda:	409a      	lsls	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 808f 	beq.w	8002e04 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0310 	and.w	r3, r3, #16
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	f000 8087 	beq.w	8002e04 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cfa:	2220      	movs	r2, #32
 8002cfc:	409a      	lsls	r2, r3
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b05      	cmp	r3, #5
 8002d0c:	d136      	bne.n	8002d7c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f022 0216 	bic.w	r2, r2, #22
 8002d1c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	695a      	ldr	r2, [r3, #20]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d2c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d103      	bne.n	8002d3e <HAL_DMA_IRQHandler+0x1da>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d007      	beq.n	8002d4e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f022 0208 	bic.w	r2, r2, #8
 8002d4c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d52:	223f      	movs	r2, #63	; 0x3f
 8002d54:	409a      	lsls	r2, r3
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d07e      	beq.n	8002e70 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	4798      	blx	r3
        }
        return;
 8002d7a:	e079      	b.n	8002e70 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d01d      	beq.n	8002dc6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d10d      	bne.n	8002db4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d031      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	4798      	blx	r3
 8002da8:	e02c      	b.n	8002e04 <HAL_DMA_IRQHandler+0x2a0>
 8002daa:	bf00      	nop
 8002dac:	2000002c 	.word	0x2000002c
 8002db0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d023      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	4798      	blx	r3
 8002dc4:	e01e      	b.n	8002e04 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d10f      	bne.n	8002df4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 0210 	bic.w	r2, r2, #16
 8002de2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d032      	beq.n	8002e72 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d022      	beq.n	8002e5e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2205      	movs	r2, #5
 8002e1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 0201 	bic.w	r2, r2, #1
 8002e2e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	3301      	adds	r3, #1
 8002e34:	60bb      	str	r3, [r7, #8]
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d307      	bcc.n	8002e4c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1f2      	bne.n	8002e30 <HAL_DMA_IRQHandler+0x2cc>
 8002e4a:	e000      	b.n	8002e4e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002e4c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2201      	movs	r2, #1
 8002e52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d005      	beq.n	8002e72 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	4798      	blx	r3
 8002e6e:	e000      	b.n	8002e72 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e70:	bf00      	nop
    }
  }
}
 8002e72:	3718      	adds	r7, #24
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
 8002e84:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e94:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	2b40      	cmp	r3, #64	; 0x40
 8002ea4:	d108      	bne.n	8002eb8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002eb6:	e007      	b.n	8002ec8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68ba      	ldr	r2, [r7, #8]
 8002ebe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	60da      	str	r2, [r3, #12]
}
 8002ec8:	bf00      	nop
 8002eca:	3714      	adds	r7, #20
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	3b10      	subs	r3, #16
 8002ee4:	4a13      	ldr	r2, [pc, #76]	; (8002f34 <DMA_CalcBaseAndBitshift+0x60>)
 8002ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eea:	091b      	lsrs	r3, r3, #4
 8002eec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002eee:	4a12      	ldr	r2, [pc, #72]	; (8002f38 <DMA_CalcBaseAndBitshift+0x64>)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	4413      	add	r3, r2
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2b03      	cmp	r3, #3
 8002f00:	d908      	bls.n	8002f14 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	461a      	mov	r2, r3
 8002f08:	4b0c      	ldr	r3, [pc, #48]	; (8002f3c <DMA_CalcBaseAndBitshift+0x68>)
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	1d1a      	adds	r2, r3, #4
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	659a      	str	r2, [r3, #88]	; 0x58
 8002f12:	e006      	b.n	8002f22 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	4b08      	ldr	r3, [pc, #32]	; (8002f3c <DMA_CalcBaseAndBitshift+0x68>)
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3714      	adds	r7, #20
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	aaaaaaab 	.word	0xaaaaaaab
 8002f38:	0800d52c 	.word	0x0800d52c
 8002f3c:	fffffc00 	.word	0xfffffc00

08002f40 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f50:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d11f      	bne.n	8002f9a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	2b03      	cmp	r3, #3
 8002f5e:	d856      	bhi.n	800300e <DMA_CheckFifoParam+0xce>
 8002f60:	a201      	add	r2, pc, #4	; (adr r2, 8002f68 <DMA_CheckFifoParam+0x28>)
 8002f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f66:	bf00      	nop
 8002f68:	08002f79 	.word	0x08002f79
 8002f6c:	08002f8b 	.word	0x08002f8b
 8002f70:	08002f79 	.word	0x08002f79
 8002f74:	0800300f 	.word	0x0800300f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d046      	beq.n	8003012 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f88:	e043      	b.n	8003012 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f8e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f92:	d140      	bne.n	8003016 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f98:	e03d      	b.n	8003016 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fa2:	d121      	bne.n	8002fe8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	2b03      	cmp	r3, #3
 8002fa8:	d837      	bhi.n	800301a <DMA_CheckFifoParam+0xda>
 8002faa:	a201      	add	r2, pc, #4	; (adr r2, 8002fb0 <DMA_CheckFifoParam+0x70>)
 8002fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb0:	08002fc1 	.word	0x08002fc1
 8002fb4:	08002fc7 	.word	0x08002fc7
 8002fb8:	08002fc1 	.word	0x08002fc1
 8002fbc:	08002fd9 	.word	0x08002fd9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	73fb      	strb	r3, [r7, #15]
      break;
 8002fc4:	e030      	b.n	8003028 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d025      	beq.n	800301e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fd6:	e022      	b.n	800301e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fdc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002fe0:	d11f      	bne.n	8003022 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002fe6:	e01c      	b.n	8003022 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d903      	bls.n	8002ff6 <DMA_CheckFifoParam+0xb6>
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	2b03      	cmp	r3, #3
 8002ff2:	d003      	beq.n	8002ffc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ff4:	e018      	b.n	8003028 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	73fb      	strb	r3, [r7, #15]
      break;
 8002ffa:	e015      	b.n	8003028 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003000:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00e      	beq.n	8003026 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	73fb      	strb	r3, [r7, #15]
      break;
 800300c:	e00b      	b.n	8003026 <DMA_CheckFifoParam+0xe6>
      break;
 800300e:	bf00      	nop
 8003010:	e00a      	b.n	8003028 <DMA_CheckFifoParam+0xe8>
      break;
 8003012:	bf00      	nop
 8003014:	e008      	b.n	8003028 <DMA_CheckFifoParam+0xe8>
      break;
 8003016:	bf00      	nop
 8003018:	e006      	b.n	8003028 <DMA_CheckFifoParam+0xe8>
      break;
 800301a:	bf00      	nop
 800301c:	e004      	b.n	8003028 <DMA_CheckFifoParam+0xe8>
      break;
 800301e:	bf00      	nop
 8003020:	e002      	b.n	8003028 <DMA_CheckFifoParam+0xe8>
      break;   
 8003022:	bf00      	nop
 8003024:	e000      	b.n	8003028 <DMA_CheckFifoParam+0xe8>
      break;
 8003026:	bf00      	nop
    }
  } 
  
  return status; 
 8003028:	7bfb      	ldrb	r3, [r7, #15]
}
 800302a:	4618      	mov	r0, r3
 800302c:	3714      	adds	r7, #20
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop

08003038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003038:	b480      	push	{r7}
 800303a:	b089      	sub	sp, #36	; 0x24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003042:	2300      	movs	r3, #0
 8003044:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003046:	2300      	movs	r3, #0
 8003048:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800304a:	2300      	movs	r3, #0
 800304c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800304e:	2300      	movs	r3, #0
 8003050:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003052:	2300      	movs	r3, #0
 8003054:	61fb      	str	r3, [r7, #28]
 8003056:	e175      	b.n	8003344 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003058:	2201      	movs	r2, #1
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	697a      	ldr	r2, [r7, #20]
 8003068:	4013      	ands	r3, r2
 800306a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	429a      	cmp	r2, r3
 8003072:	f040 8164 	bne.w	800333e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f003 0303 	and.w	r3, r3, #3
 800307e:	2b01      	cmp	r3, #1
 8003080:	d005      	beq.n	800308e <HAL_GPIO_Init+0x56>
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d130      	bne.n	80030f0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	2203      	movs	r2, #3
 800309a:	fa02 f303 	lsl.w	r3, r2, r3
 800309e:	43db      	mvns	r3, r3
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	4013      	ands	r3, r2
 80030a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	68da      	ldr	r2, [r3, #12]
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030c4:	2201      	movs	r2, #1
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	43db      	mvns	r3, r3
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	4013      	ands	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	091b      	lsrs	r3, r3, #4
 80030da:	f003 0201 	and.w	r2, r3, #1
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f003 0303 	and.w	r3, r3, #3
 80030f8:	2b03      	cmp	r3, #3
 80030fa:	d017      	beq.n	800312c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	2203      	movs	r2, #3
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4013      	ands	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4313      	orrs	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 0303 	and.w	r3, r3, #3
 8003134:	2b02      	cmp	r3, #2
 8003136:	d123      	bne.n	8003180 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	08da      	lsrs	r2, r3, #3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3208      	adds	r2, #8
 8003140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	220f      	movs	r2, #15
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	43db      	mvns	r3, r3
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	4013      	ands	r3, r2
 800315a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	691a      	ldr	r2, [r3, #16]
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	4313      	orrs	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	08da      	lsrs	r2, r3, #3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	3208      	adds	r2, #8
 800317a:	69b9      	ldr	r1, [r7, #24]
 800317c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	005b      	lsls	r3, r3, #1
 800318a:	2203      	movs	r2, #3
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	43db      	mvns	r3, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4013      	ands	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f003 0203 	and.w	r2, r3, #3
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	f000 80be 	beq.w	800333e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031c2:	4b66      	ldr	r3, [pc, #408]	; (800335c <HAL_GPIO_Init+0x324>)
 80031c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031c6:	4a65      	ldr	r2, [pc, #404]	; (800335c <HAL_GPIO_Init+0x324>)
 80031c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031cc:	6453      	str	r3, [r2, #68]	; 0x44
 80031ce:	4b63      	ldr	r3, [pc, #396]	; (800335c <HAL_GPIO_Init+0x324>)
 80031d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031d6:	60fb      	str	r3, [r7, #12]
 80031d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80031da:	4a61      	ldr	r2, [pc, #388]	; (8003360 <HAL_GPIO_Init+0x328>)
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	089b      	lsrs	r3, r3, #2
 80031e0:	3302      	adds	r3, #2
 80031e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	f003 0303 	and.w	r3, r3, #3
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	220f      	movs	r2, #15
 80031f2:	fa02 f303 	lsl.w	r3, r2, r3
 80031f6:	43db      	mvns	r3, r3
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	4013      	ands	r3, r2
 80031fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a58      	ldr	r2, [pc, #352]	; (8003364 <HAL_GPIO_Init+0x32c>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d037      	beq.n	8003276 <HAL_GPIO_Init+0x23e>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a57      	ldr	r2, [pc, #348]	; (8003368 <HAL_GPIO_Init+0x330>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d031      	beq.n	8003272 <HAL_GPIO_Init+0x23a>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a56      	ldr	r2, [pc, #344]	; (800336c <HAL_GPIO_Init+0x334>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d02b      	beq.n	800326e <HAL_GPIO_Init+0x236>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a55      	ldr	r2, [pc, #340]	; (8003370 <HAL_GPIO_Init+0x338>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d025      	beq.n	800326a <HAL_GPIO_Init+0x232>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a54      	ldr	r2, [pc, #336]	; (8003374 <HAL_GPIO_Init+0x33c>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d01f      	beq.n	8003266 <HAL_GPIO_Init+0x22e>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a53      	ldr	r2, [pc, #332]	; (8003378 <HAL_GPIO_Init+0x340>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d019      	beq.n	8003262 <HAL_GPIO_Init+0x22a>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a52      	ldr	r2, [pc, #328]	; (800337c <HAL_GPIO_Init+0x344>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d013      	beq.n	800325e <HAL_GPIO_Init+0x226>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a51      	ldr	r2, [pc, #324]	; (8003380 <HAL_GPIO_Init+0x348>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d00d      	beq.n	800325a <HAL_GPIO_Init+0x222>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a50      	ldr	r2, [pc, #320]	; (8003384 <HAL_GPIO_Init+0x34c>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d007      	beq.n	8003256 <HAL_GPIO_Init+0x21e>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a4f      	ldr	r2, [pc, #316]	; (8003388 <HAL_GPIO_Init+0x350>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d101      	bne.n	8003252 <HAL_GPIO_Init+0x21a>
 800324e:	2309      	movs	r3, #9
 8003250:	e012      	b.n	8003278 <HAL_GPIO_Init+0x240>
 8003252:	230a      	movs	r3, #10
 8003254:	e010      	b.n	8003278 <HAL_GPIO_Init+0x240>
 8003256:	2308      	movs	r3, #8
 8003258:	e00e      	b.n	8003278 <HAL_GPIO_Init+0x240>
 800325a:	2307      	movs	r3, #7
 800325c:	e00c      	b.n	8003278 <HAL_GPIO_Init+0x240>
 800325e:	2306      	movs	r3, #6
 8003260:	e00a      	b.n	8003278 <HAL_GPIO_Init+0x240>
 8003262:	2305      	movs	r3, #5
 8003264:	e008      	b.n	8003278 <HAL_GPIO_Init+0x240>
 8003266:	2304      	movs	r3, #4
 8003268:	e006      	b.n	8003278 <HAL_GPIO_Init+0x240>
 800326a:	2303      	movs	r3, #3
 800326c:	e004      	b.n	8003278 <HAL_GPIO_Init+0x240>
 800326e:	2302      	movs	r3, #2
 8003270:	e002      	b.n	8003278 <HAL_GPIO_Init+0x240>
 8003272:	2301      	movs	r3, #1
 8003274:	e000      	b.n	8003278 <HAL_GPIO_Init+0x240>
 8003276:	2300      	movs	r3, #0
 8003278:	69fa      	ldr	r2, [r7, #28]
 800327a:	f002 0203 	and.w	r2, r2, #3
 800327e:	0092      	lsls	r2, r2, #2
 8003280:	4093      	lsls	r3, r2
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	4313      	orrs	r3, r2
 8003286:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003288:	4935      	ldr	r1, [pc, #212]	; (8003360 <HAL_GPIO_Init+0x328>)
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	089b      	lsrs	r3, r3, #2
 800328e:	3302      	adds	r3, #2
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003296:	4b3d      	ldr	r3, [pc, #244]	; (800338c <HAL_GPIO_Init+0x354>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	43db      	mvns	r3, r3
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	4013      	ands	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80032b2:	69ba      	ldr	r2, [r7, #24]
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032ba:	4a34      	ldr	r2, [pc, #208]	; (800338c <HAL_GPIO_Init+0x354>)
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032c0:	4b32      	ldr	r3, [pc, #200]	; (800338c <HAL_GPIO_Init+0x354>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	43db      	mvns	r3, r3
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	4013      	ands	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d003      	beq.n	80032e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032e4:	4a29      	ldr	r2, [pc, #164]	; (800338c <HAL_GPIO_Init+0x354>)
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032ea:	4b28      	ldr	r3, [pc, #160]	; (800338c <HAL_GPIO_Init+0x354>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	43db      	mvns	r3, r3
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	4013      	ands	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d003      	beq.n	800330e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	4313      	orrs	r3, r2
 800330c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800330e:	4a1f      	ldr	r2, [pc, #124]	; (800338c <HAL_GPIO_Init+0x354>)
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003314:	4b1d      	ldr	r3, [pc, #116]	; (800338c <HAL_GPIO_Init+0x354>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	43db      	mvns	r3, r3
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	4013      	ands	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d003      	beq.n	8003338 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	4313      	orrs	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003338:	4a14      	ldr	r2, [pc, #80]	; (800338c <HAL_GPIO_Init+0x354>)
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	3301      	adds	r3, #1
 8003342:	61fb      	str	r3, [r7, #28]
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	2b0f      	cmp	r3, #15
 8003348:	f67f ae86 	bls.w	8003058 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800334c:	bf00      	nop
 800334e:	bf00      	nop
 8003350:	3724      	adds	r7, #36	; 0x24
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	40023800 	.word	0x40023800
 8003360:	40013800 	.word	0x40013800
 8003364:	40020000 	.word	0x40020000
 8003368:	40020400 	.word	0x40020400
 800336c:	40020800 	.word	0x40020800
 8003370:	40020c00 	.word	0x40020c00
 8003374:	40021000 	.word	0x40021000
 8003378:	40021400 	.word	0x40021400
 800337c:	40021800 	.word	0x40021800
 8003380:	40021c00 	.word	0x40021c00
 8003384:	40022000 	.word	0x40022000
 8003388:	40022400 	.word	0x40022400
 800338c:	40013c00 	.word	0x40013c00

08003390 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	460b      	mov	r3, r1
 800339a:	807b      	strh	r3, [r7, #2]
 800339c:	4613      	mov	r3, r2
 800339e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033a0:	787b      	ldrb	r3, [r7, #1]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033a6:	887a      	ldrh	r2, [r7, #2]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80033ac:	e003      	b.n	80033b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80033ae:	887b      	ldrh	r3, [r7, #2]
 80033b0:	041a      	lsls	r2, r3, #16
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	619a      	str	r2, [r3, #24]
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033c2:	b480      	push	{r7}
 80033c4:	b085      	sub	sp, #20
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
 80033ca:	460b      	mov	r3, r1
 80033cc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033d4:	887a      	ldrh	r2, [r7, #2]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	4013      	ands	r3, r2
 80033da:	041a      	lsls	r2, r3, #16
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	43d9      	mvns	r1, r3
 80033e0:	887b      	ldrh	r3, [r7, #2]
 80033e2:	400b      	ands	r3, r1
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	619a      	str	r2, [r3, #24]
}
 80033ea:	bf00      	nop
 80033ec:	3714      	adds	r7, #20
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
	...

080033f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e07f      	b.n	800350a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d106      	bne.n	8003424 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7fd fdc8 	bl	8000fb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2224      	movs	r2, #36	; 0x24
 8003428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f022 0201 	bic.w	r2, r2, #1
 800343a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685a      	ldr	r2, [r3, #4]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003448:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	689a      	ldr	r2, [r3, #8]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003458:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d107      	bne.n	8003472 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800346e:	609a      	str	r2, [r3, #8]
 8003470:	e006      	b.n	8003480 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689a      	ldr	r2, [r3, #8]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800347e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	2b02      	cmp	r3, #2
 8003486:	d104      	bne.n	8003492 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003490:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	6859      	ldr	r1, [r3, #4]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	4b1d      	ldr	r3, [pc, #116]	; (8003514 <HAL_I2C_Init+0x11c>)
 800349e:	430b      	orrs	r3, r1
 80034a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	68da      	ldr	r2, [r3, #12]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	691a      	ldr	r2, [r3, #16]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	695b      	ldr	r3, [r3, #20]
 80034ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	430a      	orrs	r2, r1
 80034ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	69d9      	ldr	r1, [r3, #28]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a1a      	ldr	r2, [r3, #32]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	430a      	orrs	r2, r1
 80034da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f042 0201 	orr.w	r2, r2, #1
 80034ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2220      	movs	r2, #32
 80034f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	02008000 	.word	0x02008000

08003518 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b088      	sub	sp, #32
 800351c:	af02      	add	r7, sp, #8
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	4608      	mov	r0, r1
 8003522:	4611      	mov	r1, r2
 8003524:	461a      	mov	r2, r3
 8003526:	4603      	mov	r3, r0
 8003528:	817b      	strh	r3, [r7, #10]
 800352a:	460b      	mov	r3, r1
 800352c:	813b      	strh	r3, [r7, #8]
 800352e:	4613      	mov	r3, r2
 8003530:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2b20      	cmp	r3, #32
 800353c:	f040 80f9 	bne.w	8003732 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003540:	6a3b      	ldr	r3, [r7, #32]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d002      	beq.n	800354c <HAL_I2C_Mem_Write+0x34>
 8003546:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003548:	2b00      	cmp	r3, #0
 800354a:	d105      	bne.n	8003558 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003552:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e0ed      	b.n	8003734 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800355e:	2b01      	cmp	r3, #1
 8003560:	d101      	bne.n	8003566 <HAL_I2C_Mem_Write+0x4e>
 8003562:	2302      	movs	r3, #2
 8003564:	e0e6      	b.n	8003734 <HAL_I2C_Mem_Write+0x21c>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2201      	movs	r2, #1
 800356a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800356e:	f7fe ff67 	bl	8002440 <HAL_GetTick>
 8003572:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	2319      	movs	r3, #25
 800357a:	2201      	movs	r2, #1
 800357c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f000 f955 	bl	8003830 <I2C_WaitOnFlagUntilTimeout>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d001      	beq.n	8003590 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e0d1      	b.n	8003734 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2221      	movs	r2, #33	; 0x21
 8003594:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2240      	movs	r2, #64	; 0x40
 800359c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2200      	movs	r2, #0
 80035a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6a3a      	ldr	r2, [r7, #32]
 80035aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80035b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035b8:	88f8      	ldrh	r0, [r7, #6]
 80035ba:	893a      	ldrh	r2, [r7, #8]
 80035bc:	8979      	ldrh	r1, [r7, #10]
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	9301      	str	r3, [sp, #4]
 80035c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	4603      	mov	r3, r0
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f000 f8b9 	bl	8003740 <I2C_RequestMemoryWrite>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d005      	beq.n	80035e0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e0a9      	b.n	8003734 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	2bff      	cmp	r3, #255	; 0xff
 80035e8:	d90e      	bls.n	8003608 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	22ff      	movs	r2, #255	; 0xff
 80035ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f4:	b2da      	uxtb	r2, r3
 80035f6:	8979      	ldrh	r1, [r7, #10]
 80035f8:	2300      	movs	r3, #0
 80035fa:	9300      	str	r3, [sp, #0]
 80035fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003600:	68f8      	ldr	r0, [r7, #12]
 8003602:	f000 fab1 	bl	8003b68 <I2C_TransferConfig>
 8003606:	e00f      	b.n	8003628 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800360c:	b29a      	uxth	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003616:	b2da      	uxtb	r2, r3
 8003618:	8979      	ldrh	r1, [r7, #10]
 800361a:	2300      	movs	r3, #0
 800361c:	9300      	str	r3, [sp, #0]
 800361e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	f000 faa0 	bl	8003b68 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f000 f93f 	bl	80038b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d001      	beq.n	800363c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e07b      	b.n	8003734 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	781a      	ldrb	r2, [r3, #0]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364c:	1c5a      	adds	r2, r3, #1
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003656:	b29b      	uxth	r3, r3
 8003658:	3b01      	subs	r3, #1
 800365a:	b29a      	uxth	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003664:	3b01      	subs	r3, #1
 8003666:	b29a      	uxth	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003670:	b29b      	uxth	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d034      	beq.n	80036e0 <HAL_I2C_Mem_Write+0x1c8>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800367a:	2b00      	cmp	r3, #0
 800367c:	d130      	bne.n	80036e0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003684:	2200      	movs	r2, #0
 8003686:	2180      	movs	r1, #128	; 0x80
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 f8d1 	bl	8003830 <I2C_WaitOnFlagUntilTimeout>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e04d      	b.n	8003734 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800369c:	b29b      	uxth	r3, r3
 800369e:	2bff      	cmp	r3, #255	; 0xff
 80036a0:	d90e      	bls.n	80036c0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	22ff      	movs	r2, #255	; 0xff
 80036a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	8979      	ldrh	r1, [r7, #10]
 80036b0:	2300      	movs	r3, #0
 80036b2:	9300      	str	r3, [sp, #0]
 80036b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f000 fa55 	bl	8003b68 <I2C_TransferConfig>
 80036be:	e00f      	b.n	80036e0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ce:	b2da      	uxtb	r2, r3
 80036d0:	8979      	ldrh	r1, [r7, #10]
 80036d2:	2300      	movs	r3, #0
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 fa44 	bl	8003b68 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d19e      	bne.n	8003628 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f000 f91e 	bl	8003930 <I2C_WaitOnSTOPFlagUntilTimeout>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e01a      	b.n	8003734 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2220      	movs	r2, #32
 8003704:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6859      	ldr	r1, [r3, #4]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4b0a      	ldr	r3, [pc, #40]	; (800373c <HAL_I2C_Mem_Write+0x224>)
 8003712:	400b      	ands	r3, r1
 8003714:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2220      	movs	r2, #32
 800371a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800372e:	2300      	movs	r3, #0
 8003730:	e000      	b.n	8003734 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003732:	2302      	movs	r3, #2
  }
}
 8003734:	4618      	mov	r0, r3
 8003736:	3718      	adds	r7, #24
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	fe00e800 	.word	0xfe00e800

08003740 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af02      	add	r7, sp, #8
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	4608      	mov	r0, r1
 800374a:	4611      	mov	r1, r2
 800374c:	461a      	mov	r2, r3
 800374e:	4603      	mov	r3, r0
 8003750:	817b      	strh	r3, [r7, #10]
 8003752:	460b      	mov	r3, r1
 8003754:	813b      	strh	r3, [r7, #8]
 8003756:	4613      	mov	r3, r2
 8003758:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800375a:	88fb      	ldrh	r3, [r7, #6]
 800375c:	b2da      	uxtb	r2, r3
 800375e:	8979      	ldrh	r1, [r7, #10]
 8003760:	4b20      	ldr	r3, [pc, #128]	; (80037e4 <I2C_RequestMemoryWrite+0xa4>)
 8003762:	9300      	str	r3, [sp, #0]
 8003764:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f000 f9fd 	bl	8003b68 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800376e:	69fa      	ldr	r2, [r7, #28]
 8003770:	69b9      	ldr	r1, [r7, #24]
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	f000 f89c 	bl	80038b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e02c      	b.n	80037dc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003782:	88fb      	ldrh	r3, [r7, #6]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d105      	bne.n	8003794 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003788:	893b      	ldrh	r3, [r7, #8]
 800378a:	b2da      	uxtb	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	629a      	str	r2, [r3, #40]	; 0x28
 8003792:	e015      	b.n	80037c0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003794:	893b      	ldrh	r3, [r7, #8]
 8003796:	0a1b      	lsrs	r3, r3, #8
 8003798:	b29b      	uxth	r3, r3
 800379a:	b2da      	uxtb	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037a2:	69fa      	ldr	r2, [r7, #28]
 80037a4:	69b9      	ldr	r1, [r7, #24]
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	f000 f882 	bl	80038b0 <I2C_WaitOnTXISFlagUntilTimeout>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e012      	b.n	80037dc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80037b6:	893b      	ldrh	r3, [r7, #8]
 80037b8:	b2da      	uxtb	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	2200      	movs	r2, #0
 80037c8:	2180      	movs	r1, #128	; 0x80
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 f830 	bl	8003830 <I2C_WaitOnFlagUntilTimeout>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e000      	b.n	80037dc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3710      	adds	r7, #16
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	80002000 	.word	0x80002000

080037e8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	699b      	ldr	r3, [r3, #24]
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d103      	bne.n	8003806 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2200      	movs	r2, #0
 8003804:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	699b      	ldr	r3, [r3, #24]
 800380c:	f003 0301 	and.w	r3, r3, #1
 8003810:	2b01      	cmp	r3, #1
 8003812:	d007      	beq.n	8003824 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	699a      	ldr	r2, [r3, #24]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f042 0201 	orr.w	r2, r2, #1
 8003822:	619a      	str	r2, [r3, #24]
  }
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	603b      	str	r3, [r7, #0]
 800383c:	4613      	mov	r3, r2
 800383e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003840:	e022      	b.n	8003888 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003848:	d01e      	beq.n	8003888 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800384a:	f7fe fdf9 	bl	8002440 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	683a      	ldr	r2, [r7, #0]
 8003856:	429a      	cmp	r2, r3
 8003858:	d302      	bcc.n	8003860 <I2C_WaitOnFlagUntilTimeout+0x30>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d113      	bne.n	8003888 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003864:	f043 0220 	orr.w	r2, r3, #32
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2220      	movs	r2, #32
 8003870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e00f      	b.n	80038a8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	699a      	ldr	r2, [r3, #24]
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	4013      	ands	r3, r2
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	429a      	cmp	r2, r3
 8003896:	bf0c      	ite	eq
 8003898:	2301      	moveq	r3, #1
 800389a:	2300      	movne	r3, #0
 800389c:	b2db      	uxtb	r3, r3
 800389e:	461a      	mov	r2, r3
 80038a0:	79fb      	ldrb	r3, [r7, #7]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d0cd      	beq.n	8003842 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3710      	adds	r7, #16
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80038bc:	e02c      	b.n	8003918 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	68b9      	ldr	r1, [r7, #8]
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 f870 	bl	80039a8 <I2C_IsErrorOccurred>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e02a      	b.n	8003928 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d8:	d01e      	beq.n	8003918 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038da:	f7fe fdb1 	bl	8002440 <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d302      	bcc.n	80038f0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d113      	bne.n	8003918 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038f4:	f043 0220 	orr.w	r2, r3, #32
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2220      	movs	r2, #32
 8003900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e007      	b.n	8003928 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	f003 0302 	and.w	r3, r3, #2
 8003922:	2b02      	cmp	r3, #2
 8003924:	d1cb      	bne.n	80038be <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3710      	adds	r7, #16
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800393c:	e028      	b.n	8003990 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	68b9      	ldr	r1, [r7, #8]
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f000 f830 	bl	80039a8 <I2C_IsErrorOccurred>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e026      	b.n	80039a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003952:	f7fe fd75 	bl	8002440 <HAL_GetTick>
 8003956:	4602      	mov	r2, r0
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	68ba      	ldr	r2, [r7, #8]
 800395e:	429a      	cmp	r2, r3
 8003960:	d302      	bcc.n	8003968 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d113      	bne.n	8003990 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800396c:	f043 0220 	orr.w	r2, r3, #32
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2220      	movs	r2, #32
 8003978:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e007      	b.n	80039a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	f003 0320 	and.w	r3, r3, #32
 800399a:	2b20      	cmp	r3, #32
 800399c:	d1cf      	bne.n	800393e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3710      	adds	r7, #16
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b08a      	sub	sp, #40	; 0x28
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039b4:	2300      	movs	r3, #0
 80039b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80039c2:	2300      	movs	r3, #0
 80039c4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	f003 0310 	and.w	r3, r3, #16
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d068      	beq.n	8003aa6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2210      	movs	r2, #16
 80039da:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80039dc:	e049      	b.n	8003a72 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e4:	d045      	beq.n	8003a72 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80039e6:	f7fe fd2b 	bl	8002440 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	68ba      	ldr	r2, [r7, #8]
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d302      	bcc.n	80039fc <I2C_IsErrorOccurred+0x54>
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d13a      	bne.n	8003a72 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a06:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003a0e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a1e:	d121      	bne.n	8003a64 <I2C_IsErrorOccurred+0xbc>
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a26:	d01d      	beq.n	8003a64 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003a28:	7cfb      	ldrb	r3, [r7, #19]
 8003a2a:	2b20      	cmp	r3, #32
 8003a2c:	d01a      	beq.n	8003a64 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a3c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003a3e:	f7fe fcff 	bl	8002440 <HAL_GetTick>
 8003a42:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a44:	e00e      	b.n	8003a64 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003a46:	f7fe fcfb 	bl	8002440 <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b19      	cmp	r3, #25
 8003a52:	d907      	bls.n	8003a64 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8003a54:	6a3b      	ldr	r3, [r7, #32]
 8003a56:	f043 0320 	orr.w	r3, r3, #32
 8003a5a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003a62:	e006      	b.n	8003a72 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	699b      	ldr	r3, [r3, #24]
 8003a6a:	f003 0320 	and.w	r3, r3, #32
 8003a6e:	2b20      	cmp	r3, #32
 8003a70:	d1e9      	bne.n	8003a46 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	f003 0320 	and.w	r3, r3, #32
 8003a7c:	2b20      	cmp	r3, #32
 8003a7e:	d003      	beq.n	8003a88 <I2C_IsErrorOccurred+0xe0>
 8003a80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0aa      	beq.n	80039de <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003a88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d103      	bne.n	8003a98 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2220      	movs	r2, #32
 8003a96:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003a98:	6a3b      	ldr	r3, [r7, #32]
 8003a9a:	f043 0304 	orr.w	r3, r3, #4
 8003a9e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	699b      	ldr	r3, [r3, #24]
 8003aac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d00b      	beq.n	8003ad0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003ab8:	6a3b      	ldr	r3, [r7, #32]
 8003aba:	f043 0301 	orr.w	r3, r3, #1
 8003abe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ac8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00b      	beq.n	8003af2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003ada:	6a3b      	ldr	r3, [r7, #32]
 8003adc:	f043 0308 	orr.w	r3, r3, #8
 8003ae0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003aea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003af2:	69bb      	ldr	r3, [r7, #24]
 8003af4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00b      	beq.n	8003b14 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003afc:	6a3b      	ldr	r3, [r7, #32]
 8003afe:	f043 0302 	orr.w	r3, r3, #2
 8003b02:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003b14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d01c      	beq.n	8003b56 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f7ff fe63 	bl	80037e8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	6859      	ldr	r1, [r3, #4]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	4b0d      	ldr	r3, [pc, #52]	; (8003b64 <I2C_IsErrorOccurred+0x1bc>)
 8003b2e:	400b      	ands	r3, r1
 8003b30:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b36:	6a3b      	ldr	r3, [r7, #32]
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2220      	movs	r2, #32
 8003b42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003b56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3728      	adds	r7, #40	; 0x28
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	fe00e800 	.word	0xfe00e800

08003b68 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b087      	sub	sp, #28
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	607b      	str	r3, [r7, #4]
 8003b72:	460b      	mov	r3, r1
 8003b74:	817b      	strh	r3, [r7, #10]
 8003b76:	4613      	mov	r3, r2
 8003b78:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b7a:	897b      	ldrh	r3, [r7, #10]
 8003b7c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b80:	7a7b      	ldrb	r3, [r7, #9]
 8003b82:	041b      	lsls	r3, r3, #16
 8003b84:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b88:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b8e:	6a3b      	ldr	r3, [r7, #32]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003b96:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	685a      	ldr	r2, [r3, #4]
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	0d5b      	lsrs	r3, r3, #21
 8003ba2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003ba6:	4b08      	ldr	r3, [pc, #32]	; (8003bc8 <I2C_TransferConfig+0x60>)
 8003ba8:	430b      	orrs	r3, r1
 8003baa:	43db      	mvns	r3, r3
 8003bac:	ea02 0103 	and.w	r1, r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003bba:	bf00      	nop
 8003bbc:	371c      	adds	r7, #28
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	03ff63ff 	.word	0x03ff63ff

08003bcc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	2b20      	cmp	r3, #32
 8003be0:	d138      	bne.n	8003c54 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d101      	bne.n	8003bf0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003bec:	2302      	movs	r3, #2
 8003bee:	e032      	b.n	8003c56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2224      	movs	r2, #36	; 0x24
 8003bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 0201 	bic.w	r2, r2, #1
 8003c0e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003c1e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	6819      	ldr	r1, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	430a      	orrs	r2, r1
 8003c2e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f042 0201 	orr.w	r2, r2, #1
 8003c3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2220      	movs	r2, #32
 8003c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c50:	2300      	movs	r3, #0
 8003c52:	e000      	b.n	8003c56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c54:	2302      	movs	r3, #2
  }
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr

08003c62 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c62:	b480      	push	{r7}
 8003c64:	b085      	sub	sp, #20
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
 8003c6a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	2b20      	cmp	r3, #32
 8003c76:	d139      	bne.n	8003cec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d101      	bne.n	8003c86 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003c82:	2302      	movs	r3, #2
 8003c84:	e033      	b.n	8003cee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2224      	movs	r2, #36	; 0x24
 8003c92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f022 0201 	bic.w	r2, r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003cb4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	021b      	lsls	r3, r3, #8
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f042 0201 	orr.w	r2, r2, #1
 8003cd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2220      	movs	r2, #32
 8003cdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	e000      	b.n	8003cee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003cec:	2302      	movs	r3, #2
  }
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3714      	adds	r7, #20
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
	...

08003cfc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003d02:	2300      	movs	r3, #0
 8003d04:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003d06:	4b23      	ldr	r3, [pc, #140]	; (8003d94 <HAL_PWREx_EnableOverDrive+0x98>)
 8003d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0a:	4a22      	ldr	r2, [pc, #136]	; (8003d94 <HAL_PWREx_EnableOverDrive+0x98>)
 8003d0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d10:	6413      	str	r3, [r2, #64]	; 0x40
 8003d12:	4b20      	ldr	r3, [pc, #128]	; (8003d94 <HAL_PWREx_EnableOverDrive+0x98>)
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d1a:	603b      	str	r3, [r7, #0]
 8003d1c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003d1e:	4b1e      	ldr	r3, [pc, #120]	; (8003d98 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a1d      	ldr	r2, [pc, #116]	; (8003d98 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d28:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d2a:	f7fe fb89 	bl	8002440 <HAL_GetTick>
 8003d2e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003d30:	e009      	b.n	8003d46 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003d32:	f7fe fb85 	bl	8002440 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d40:	d901      	bls.n	8003d46 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e022      	b.n	8003d8c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003d46:	4b14      	ldr	r3, [pc, #80]	; (8003d98 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d52:	d1ee      	bne.n	8003d32 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003d54:	4b10      	ldr	r3, [pc, #64]	; (8003d98 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a0f      	ldr	r2, [pc, #60]	; (8003d98 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d5e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d60:	f7fe fb6e 	bl	8002440 <HAL_GetTick>
 8003d64:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003d66:	e009      	b.n	8003d7c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003d68:	f7fe fb6a 	bl	8002440 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d76:	d901      	bls.n	8003d7c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e007      	b.n	8003d8c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003d7c:	4b06      	ldr	r3, [pc, #24]	; (8003d98 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d88:	d1ee      	bne.n	8003d68 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3708      	adds	r7, #8
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	40023800 	.word	0x40023800
 8003d98:	40007000 	.word	0x40007000

08003d9c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b086      	sub	sp, #24
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003da4:	2300      	movs	r3, #0
 8003da6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e29b      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0301 	and.w	r3, r3, #1
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f000 8087 	beq.w	8003ece <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003dc0:	4b96      	ldr	r3, [pc, #600]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	f003 030c 	and.w	r3, r3, #12
 8003dc8:	2b04      	cmp	r3, #4
 8003dca:	d00c      	beq.n	8003de6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dcc:	4b93      	ldr	r3, [pc, #588]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f003 030c 	and.w	r3, r3, #12
 8003dd4:	2b08      	cmp	r3, #8
 8003dd6:	d112      	bne.n	8003dfe <HAL_RCC_OscConfig+0x62>
 8003dd8:	4b90      	ldr	r3, [pc, #576]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003de0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003de4:	d10b      	bne.n	8003dfe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de6:	4b8d      	ldr	r3, [pc, #564]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d06c      	beq.n	8003ecc <HAL_RCC_OscConfig+0x130>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d168      	bne.n	8003ecc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e275      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e06:	d106      	bne.n	8003e16 <HAL_RCC_OscConfig+0x7a>
 8003e08:	4b84      	ldr	r3, [pc, #528]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a83      	ldr	r2, [pc, #524]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e12:	6013      	str	r3, [r2, #0]
 8003e14:	e02e      	b.n	8003e74 <HAL_RCC_OscConfig+0xd8>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d10c      	bne.n	8003e38 <HAL_RCC_OscConfig+0x9c>
 8003e1e:	4b7f      	ldr	r3, [pc, #508]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a7e      	ldr	r2, [pc, #504]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e28:	6013      	str	r3, [r2, #0]
 8003e2a:	4b7c      	ldr	r3, [pc, #496]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a7b      	ldr	r2, [pc, #492]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e34:	6013      	str	r3, [r2, #0]
 8003e36:	e01d      	b.n	8003e74 <HAL_RCC_OscConfig+0xd8>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e40:	d10c      	bne.n	8003e5c <HAL_RCC_OscConfig+0xc0>
 8003e42:	4b76      	ldr	r3, [pc, #472]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a75      	ldr	r2, [pc, #468]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e4c:	6013      	str	r3, [r2, #0]
 8003e4e:	4b73      	ldr	r3, [pc, #460]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a72      	ldr	r2, [pc, #456]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	e00b      	b.n	8003e74 <HAL_RCC_OscConfig+0xd8>
 8003e5c:	4b6f      	ldr	r3, [pc, #444]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a6e      	ldr	r2, [pc, #440]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e66:	6013      	str	r3, [r2, #0]
 8003e68:	4b6c      	ldr	r3, [pc, #432]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a6b      	ldr	r2, [pc, #428]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d013      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e7c:	f7fe fae0 	bl	8002440 <HAL_GetTick>
 8003e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e82:	e008      	b.n	8003e96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e84:	f7fe fadc 	bl	8002440 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b64      	cmp	r3, #100	; 0x64
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e229      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e96:	4b61      	ldr	r3, [pc, #388]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d0f0      	beq.n	8003e84 <HAL_RCC_OscConfig+0xe8>
 8003ea2:	e014      	b.n	8003ece <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea4:	f7fe facc 	bl	8002440 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eac:	f7fe fac8 	bl	8002440 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b64      	cmp	r3, #100	; 0x64
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e215      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ebe:	4b57      	ldr	r3, [pc, #348]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f0      	bne.n	8003eac <HAL_RCC_OscConfig+0x110>
 8003eca:	e000      	b.n	8003ece <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ecc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d069      	beq.n	8003fae <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003eda:	4b50      	ldr	r3, [pc, #320]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f003 030c 	and.w	r3, r3, #12
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00b      	beq.n	8003efe <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ee6:	4b4d      	ldr	r3, [pc, #308]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 030c 	and.w	r3, r3, #12
 8003eee:	2b08      	cmp	r3, #8
 8003ef0:	d11c      	bne.n	8003f2c <HAL_RCC_OscConfig+0x190>
 8003ef2:	4b4a      	ldr	r3, [pc, #296]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d116      	bne.n	8003f2c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003efe:	4b47      	ldr	r3, [pc, #284]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d005      	beq.n	8003f16 <HAL_RCC_OscConfig+0x17a>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d001      	beq.n	8003f16 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e1e9      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f16:	4b41      	ldr	r3, [pc, #260]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	00db      	lsls	r3, r3, #3
 8003f24:	493d      	ldr	r1, [pc, #244]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f2a:	e040      	b.n	8003fae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d023      	beq.n	8003f7c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f34:	4b39      	ldr	r3, [pc, #228]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a38      	ldr	r2, [pc, #224]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003f3a:	f043 0301 	orr.w	r3, r3, #1
 8003f3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f40:	f7fe fa7e 	bl	8002440 <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f48:	f7fe fa7a 	bl	8002440 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e1c7      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f5a:	4b30      	ldr	r3, [pc, #192]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0302 	and.w	r3, r3, #2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d0f0      	beq.n	8003f48 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f66:	4b2d      	ldr	r3, [pc, #180]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	00db      	lsls	r3, r3, #3
 8003f74:	4929      	ldr	r1, [pc, #164]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	600b      	str	r3, [r1, #0]
 8003f7a:	e018      	b.n	8003fae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f7c:	4b27      	ldr	r3, [pc, #156]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a26      	ldr	r2, [pc, #152]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003f82:	f023 0301 	bic.w	r3, r3, #1
 8003f86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f88:	f7fe fa5a 	bl	8002440 <HAL_GetTick>
 8003f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f8e:	e008      	b.n	8003fa2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f90:	f7fe fa56 	bl	8002440 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e1a3      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fa2:	4b1e      	ldr	r3, [pc, #120]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d1f0      	bne.n	8003f90 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0308 	and.w	r3, r3, #8
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d038      	beq.n	800402c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	695b      	ldr	r3, [r3, #20]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d019      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fc2:	4b16      	ldr	r3, [pc, #88]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003fc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fc6:	4a15      	ldr	r2, [pc, #84]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003fc8:	f043 0301 	orr.w	r3, r3, #1
 8003fcc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fce:	f7fe fa37 	bl	8002440 <HAL_GetTick>
 8003fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fd4:	e008      	b.n	8003fe8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fd6:	f7fe fa33 	bl	8002440 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d901      	bls.n	8003fe8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e180      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fe8:	4b0c      	ldr	r3, [pc, #48]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003fea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d0f0      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x23a>
 8003ff4:	e01a      	b.n	800402c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ff6:	4b09      	ldr	r3, [pc, #36]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003ff8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ffa:	4a08      	ldr	r2, [pc, #32]	; (800401c <HAL_RCC_OscConfig+0x280>)
 8003ffc:	f023 0301 	bic.w	r3, r3, #1
 8004000:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004002:	f7fe fa1d 	bl	8002440 <HAL_GetTick>
 8004006:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004008:	e00a      	b.n	8004020 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800400a:	f7fe fa19 	bl	8002440 <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b02      	cmp	r3, #2
 8004016:	d903      	bls.n	8004020 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e166      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
 800401c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004020:	4b92      	ldr	r3, [pc, #584]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 8004022:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004024:	f003 0302 	and.w	r3, r3, #2
 8004028:	2b00      	cmp	r3, #0
 800402a:	d1ee      	bne.n	800400a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b00      	cmp	r3, #0
 8004036:	f000 80a4 	beq.w	8004182 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800403a:	4b8c      	ldr	r3, [pc, #560]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 800403c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10d      	bne.n	8004062 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004046:	4b89      	ldr	r3, [pc, #548]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 8004048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404a:	4a88      	ldr	r2, [pc, #544]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 800404c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004050:	6413      	str	r3, [r2, #64]	; 0x40
 8004052:	4b86      	ldr	r3, [pc, #536]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 8004054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800405a:	60bb      	str	r3, [r7, #8]
 800405c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800405e:	2301      	movs	r3, #1
 8004060:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004062:	4b83      	ldr	r3, [pc, #524]	; (8004270 <HAL_RCC_OscConfig+0x4d4>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800406a:	2b00      	cmp	r3, #0
 800406c:	d118      	bne.n	80040a0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800406e:	4b80      	ldr	r3, [pc, #512]	; (8004270 <HAL_RCC_OscConfig+0x4d4>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a7f      	ldr	r2, [pc, #508]	; (8004270 <HAL_RCC_OscConfig+0x4d4>)
 8004074:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004078:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800407a:	f7fe f9e1 	bl	8002440 <HAL_GetTick>
 800407e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004080:	e008      	b.n	8004094 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004082:	f7fe f9dd 	bl	8002440 <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	2b64      	cmp	r3, #100	; 0x64
 800408e:	d901      	bls.n	8004094 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e12a      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004094:	4b76      	ldr	r3, [pc, #472]	; (8004270 <HAL_RCC_OscConfig+0x4d4>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800409c:	2b00      	cmp	r3, #0
 800409e:	d0f0      	beq.n	8004082 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d106      	bne.n	80040b6 <HAL_RCC_OscConfig+0x31a>
 80040a8:	4b70      	ldr	r3, [pc, #448]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80040aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ac:	4a6f      	ldr	r2, [pc, #444]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80040ae:	f043 0301 	orr.w	r3, r3, #1
 80040b2:	6713      	str	r3, [r2, #112]	; 0x70
 80040b4:	e02d      	b.n	8004112 <HAL_RCC_OscConfig+0x376>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d10c      	bne.n	80040d8 <HAL_RCC_OscConfig+0x33c>
 80040be:	4b6b      	ldr	r3, [pc, #428]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80040c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c2:	4a6a      	ldr	r2, [pc, #424]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80040c4:	f023 0301 	bic.w	r3, r3, #1
 80040c8:	6713      	str	r3, [r2, #112]	; 0x70
 80040ca:	4b68      	ldr	r3, [pc, #416]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80040cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ce:	4a67      	ldr	r2, [pc, #412]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80040d0:	f023 0304 	bic.w	r3, r3, #4
 80040d4:	6713      	str	r3, [r2, #112]	; 0x70
 80040d6:	e01c      	b.n	8004112 <HAL_RCC_OscConfig+0x376>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	2b05      	cmp	r3, #5
 80040de:	d10c      	bne.n	80040fa <HAL_RCC_OscConfig+0x35e>
 80040e0:	4b62      	ldr	r3, [pc, #392]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80040e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e4:	4a61      	ldr	r2, [pc, #388]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80040e6:	f043 0304 	orr.w	r3, r3, #4
 80040ea:	6713      	str	r3, [r2, #112]	; 0x70
 80040ec:	4b5f      	ldr	r3, [pc, #380]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80040ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f0:	4a5e      	ldr	r2, [pc, #376]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80040f2:	f043 0301 	orr.w	r3, r3, #1
 80040f6:	6713      	str	r3, [r2, #112]	; 0x70
 80040f8:	e00b      	b.n	8004112 <HAL_RCC_OscConfig+0x376>
 80040fa:	4b5c      	ldr	r3, [pc, #368]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80040fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040fe:	4a5b      	ldr	r2, [pc, #364]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 8004100:	f023 0301 	bic.w	r3, r3, #1
 8004104:	6713      	str	r3, [r2, #112]	; 0x70
 8004106:	4b59      	ldr	r3, [pc, #356]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 8004108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800410a:	4a58      	ldr	r2, [pc, #352]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 800410c:	f023 0304 	bic.w	r3, r3, #4
 8004110:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d015      	beq.n	8004146 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800411a:	f7fe f991 	bl	8002440 <HAL_GetTick>
 800411e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004120:	e00a      	b.n	8004138 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004122:	f7fe f98d 	bl	8002440 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004130:	4293      	cmp	r3, r2
 8004132:	d901      	bls.n	8004138 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e0d8      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004138:	4b4c      	ldr	r3, [pc, #304]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 800413a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b00      	cmp	r3, #0
 8004142:	d0ee      	beq.n	8004122 <HAL_RCC_OscConfig+0x386>
 8004144:	e014      	b.n	8004170 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004146:	f7fe f97b 	bl	8002440 <HAL_GetTick>
 800414a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800414c:	e00a      	b.n	8004164 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800414e:	f7fe f977 	bl	8002440 <HAL_GetTick>
 8004152:	4602      	mov	r2, r0
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	f241 3288 	movw	r2, #5000	; 0x1388
 800415c:	4293      	cmp	r3, r2
 800415e:	d901      	bls.n	8004164 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e0c2      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004164:	4b41      	ldr	r3, [pc, #260]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 8004166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004168:	f003 0302 	and.w	r3, r3, #2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d1ee      	bne.n	800414e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004170:	7dfb      	ldrb	r3, [r7, #23]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d105      	bne.n	8004182 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004176:	4b3d      	ldr	r3, [pc, #244]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 8004178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417a:	4a3c      	ldr	r2, [pc, #240]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 800417c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004180:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 80ae 	beq.w	80042e8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800418c:	4b37      	ldr	r3, [pc, #220]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f003 030c 	and.w	r3, r3, #12
 8004194:	2b08      	cmp	r3, #8
 8004196:	d06d      	beq.n	8004274 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	2b02      	cmp	r3, #2
 800419e:	d14b      	bne.n	8004238 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041a0:	4b32      	ldr	r3, [pc, #200]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a31      	ldr	r2, [pc, #196]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80041a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ac:	f7fe f948 	bl	8002440 <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041b2:	e008      	b.n	80041c6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b4:	f7fe f944 	bl	8002440 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e091      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041c6:	4b29      	ldr	r3, [pc, #164]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1f0      	bne.n	80041b4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	69da      	ldr	r2, [r3, #28]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a1b      	ldr	r3, [r3, #32]
 80041da:	431a      	orrs	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e0:	019b      	lsls	r3, r3, #6
 80041e2:	431a      	orrs	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041e8:	085b      	lsrs	r3, r3, #1
 80041ea:	3b01      	subs	r3, #1
 80041ec:	041b      	lsls	r3, r3, #16
 80041ee:	431a      	orrs	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f4:	061b      	lsls	r3, r3, #24
 80041f6:	431a      	orrs	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fc:	071b      	lsls	r3, r3, #28
 80041fe:	491b      	ldr	r1, [pc, #108]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 8004200:	4313      	orrs	r3, r2
 8004202:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004204:	4b19      	ldr	r3, [pc, #100]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a18      	ldr	r2, [pc, #96]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 800420a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800420e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004210:	f7fe f916 	bl	8002440 <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004216:	e008      	b.n	800422a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004218:	f7fe f912 	bl	8002440 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e05f      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800422a:	4b10      	ldr	r3, [pc, #64]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0f0      	beq.n	8004218 <HAL_RCC_OscConfig+0x47c>
 8004236:	e057      	b.n	80042e8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004238:	4b0c      	ldr	r3, [pc, #48]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a0b      	ldr	r2, [pc, #44]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 800423e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004242:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004244:	f7fe f8fc 	bl	8002440 <HAL_GetTick>
 8004248:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800424a:	e008      	b.n	800425e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800424c:	f7fe f8f8 	bl	8002440 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	2b02      	cmp	r3, #2
 8004258:	d901      	bls.n	800425e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e045      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800425e:	4b03      	ldr	r3, [pc, #12]	; (800426c <HAL_RCC_OscConfig+0x4d0>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d1f0      	bne.n	800424c <HAL_RCC_OscConfig+0x4b0>
 800426a:	e03d      	b.n	80042e8 <HAL_RCC_OscConfig+0x54c>
 800426c:	40023800 	.word	0x40023800
 8004270:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004274:	4b1f      	ldr	r3, [pc, #124]	; (80042f4 <HAL_RCC_OscConfig+0x558>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d030      	beq.n	80042e4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800428c:	429a      	cmp	r2, r3
 800428e:	d129      	bne.n	80042e4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800429a:	429a      	cmp	r2, r3
 800429c:	d122      	bne.n	80042e4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80042a4:	4013      	ands	r3, r2
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80042aa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d119      	bne.n	80042e4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ba:	085b      	lsrs	r3, r3, #1
 80042bc:	3b01      	subs	r3, #1
 80042be:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d10f      	bne.n	80042e4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ce:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d107      	bne.n	80042e4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042de:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d001      	beq.n	80042e8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e000      	b.n	80042ea <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3718      	adds	r7, #24
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	40023800 	.word	0x40023800

080042f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004302:	2300      	movs	r3, #0
 8004304:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e0d0      	b.n	80044b2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004310:	4b6a      	ldr	r3, [pc, #424]	; (80044bc <HAL_RCC_ClockConfig+0x1c4>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 030f 	and.w	r3, r3, #15
 8004318:	683a      	ldr	r2, [r7, #0]
 800431a:	429a      	cmp	r2, r3
 800431c:	d910      	bls.n	8004340 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800431e:	4b67      	ldr	r3, [pc, #412]	; (80044bc <HAL_RCC_ClockConfig+0x1c4>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f023 020f 	bic.w	r2, r3, #15
 8004326:	4965      	ldr	r1, [pc, #404]	; (80044bc <HAL_RCC_ClockConfig+0x1c4>)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	4313      	orrs	r3, r2
 800432c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800432e:	4b63      	ldr	r3, [pc, #396]	; (80044bc <HAL_RCC_ClockConfig+0x1c4>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 030f 	and.w	r3, r3, #15
 8004336:	683a      	ldr	r2, [r7, #0]
 8004338:	429a      	cmp	r2, r3
 800433a:	d001      	beq.n	8004340 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e0b8      	b.n	80044b2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b00      	cmp	r3, #0
 800434a:	d020      	beq.n	800438e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b00      	cmp	r3, #0
 8004356:	d005      	beq.n	8004364 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004358:	4b59      	ldr	r3, [pc, #356]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	4a58      	ldr	r2, [pc, #352]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 800435e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004362:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0308 	and.w	r3, r3, #8
 800436c:	2b00      	cmp	r3, #0
 800436e:	d005      	beq.n	800437c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004370:	4b53      	ldr	r3, [pc, #332]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	4a52      	ldr	r2, [pc, #328]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004376:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800437a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800437c:	4b50      	ldr	r3, [pc, #320]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	494d      	ldr	r1, [pc, #308]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 800438a:	4313      	orrs	r3, r2
 800438c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b00      	cmp	r3, #0
 8004398:	d040      	beq.n	800441c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d107      	bne.n	80043b2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043a2:	4b47      	ldr	r3, [pc, #284]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d115      	bne.n	80043da <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e07f      	b.n	80044b2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d107      	bne.n	80043ca <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ba:	4b41      	ldr	r3, [pc, #260]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d109      	bne.n	80043da <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e073      	b.n	80044b2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043ca:	4b3d      	ldr	r3, [pc, #244]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e06b      	b.n	80044b2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043da:	4b39      	ldr	r3, [pc, #228]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f023 0203 	bic.w	r2, r3, #3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	4936      	ldr	r1, [pc, #216]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043ec:	f7fe f828 	bl	8002440 <HAL_GetTick>
 80043f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043f2:	e00a      	b.n	800440a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043f4:	f7fe f824 	bl	8002440 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004402:	4293      	cmp	r3, r2
 8004404:	d901      	bls.n	800440a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e053      	b.n	80044b2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800440a:	4b2d      	ldr	r3, [pc, #180]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f003 020c 	and.w	r2, r3, #12
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	429a      	cmp	r2, r3
 800441a:	d1eb      	bne.n	80043f4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800441c:	4b27      	ldr	r3, [pc, #156]	; (80044bc <HAL_RCC_ClockConfig+0x1c4>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 030f 	and.w	r3, r3, #15
 8004424:	683a      	ldr	r2, [r7, #0]
 8004426:	429a      	cmp	r2, r3
 8004428:	d210      	bcs.n	800444c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800442a:	4b24      	ldr	r3, [pc, #144]	; (80044bc <HAL_RCC_ClockConfig+0x1c4>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f023 020f 	bic.w	r2, r3, #15
 8004432:	4922      	ldr	r1, [pc, #136]	; (80044bc <HAL_RCC_ClockConfig+0x1c4>)
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	4313      	orrs	r3, r2
 8004438:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800443a:	4b20      	ldr	r3, [pc, #128]	; (80044bc <HAL_RCC_ClockConfig+0x1c4>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 030f 	and.w	r3, r3, #15
 8004442:	683a      	ldr	r2, [r7, #0]
 8004444:	429a      	cmp	r2, r3
 8004446:	d001      	beq.n	800444c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e032      	b.n	80044b2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0304 	and.w	r3, r3, #4
 8004454:	2b00      	cmp	r3, #0
 8004456:	d008      	beq.n	800446a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004458:	4b19      	ldr	r3, [pc, #100]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	4916      	ldr	r1, [pc, #88]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004466:	4313      	orrs	r3, r2
 8004468:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0308 	and.w	r3, r3, #8
 8004472:	2b00      	cmp	r3, #0
 8004474:	d009      	beq.n	800448a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004476:	4b12      	ldr	r3, [pc, #72]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	00db      	lsls	r3, r3, #3
 8004484:	490e      	ldr	r1, [pc, #56]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004486:	4313      	orrs	r3, r2
 8004488:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800448a:	f000 f821 	bl	80044d0 <HAL_RCC_GetSysClockFreq>
 800448e:	4602      	mov	r2, r0
 8004490:	4b0b      	ldr	r3, [pc, #44]	; (80044c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	091b      	lsrs	r3, r3, #4
 8004496:	f003 030f 	and.w	r3, r3, #15
 800449a:	490a      	ldr	r1, [pc, #40]	; (80044c4 <HAL_RCC_ClockConfig+0x1cc>)
 800449c:	5ccb      	ldrb	r3, [r1, r3]
 800449e:	fa22 f303 	lsr.w	r3, r2, r3
 80044a2:	4a09      	ldr	r2, [pc, #36]	; (80044c8 <HAL_RCC_ClockConfig+0x1d0>)
 80044a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80044a6:	4b09      	ldr	r3, [pc, #36]	; (80044cc <HAL_RCC_ClockConfig+0x1d4>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fd f9dc 	bl	8001868 <HAL_InitTick>

  return HAL_OK;
 80044b0:	2300      	movs	r3, #0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3710      	adds	r7, #16
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	40023c00 	.word	0x40023c00
 80044c0:	40023800 	.word	0x40023800
 80044c4:	0800d514 	.word	0x0800d514
 80044c8:	2000002c 	.word	0x2000002c
 80044cc:	20000030 	.word	0x20000030

080044d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044d4:	b094      	sub	sp, #80	; 0x50
 80044d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80044d8:	2300      	movs	r3, #0
 80044da:	647b      	str	r3, [r7, #68]	; 0x44
 80044dc:	2300      	movs	r3, #0
 80044de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044e0:	2300      	movs	r3, #0
 80044e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80044e4:	2300      	movs	r3, #0
 80044e6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80044e8:	4b79      	ldr	r3, [pc, #484]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f003 030c 	and.w	r3, r3, #12
 80044f0:	2b08      	cmp	r3, #8
 80044f2:	d00d      	beq.n	8004510 <HAL_RCC_GetSysClockFreq+0x40>
 80044f4:	2b08      	cmp	r3, #8
 80044f6:	f200 80e1 	bhi.w	80046bc <HAL_RCC_GetSysClockFreq+0x1ec>
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d002      	beq.n	8004504 <HAL_RCC_GetSysClockFreq+0x34>
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d003      	beq.n	800450a <HAL_RCC_GetSysClockFreq+0x3a>
 8004502:	e0db      	b.n	80046bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004504:	4b73      	ldr	r3, [pc, #460]	; (80046d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004506:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004508:	e0db      	b.n	80046c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800450a:	4b73      	ldr	r3, [pc, #460]	; (80046d8 <HAL_RCC_GetSysClockFreq+0x208>)
 800450c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800450e:	e0d8      	b.n	80046c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004510:	4b6f      	ldr	r3, [pc, #444]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004518:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800451a:	4b6d      	ldr	r3, [pc, #436]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x200>)
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d063      	beq.n	80045ee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004526:	4b6a      	ldr	r3, [pc, #424]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	099b      	lsrs	r3, r3, #6
 800452c:	2200      	movs	r2, #0
 800452e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004530:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004538:	633b      	str	r3, [r7, #48]	; 0x30
 800453a:	2300      	movs	r3, #0
 800453c:	637b      	str	r3, [r7, #52]	; 0x34
 800453e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004542:	4622      	mov	r2, r4
 8004544:	462b      	mov	r3, r5
 8004546:	f04f 0000 	mov.w	r0, #0
 800454a:	f04f 0100 	mov.w	r1, #0
 800454e:	0159      	lsls	r1, r3, #5
 8004550:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004554:	0150      	lsls	r0, r2, #5
 8004556:	4602      	mov	r2, r0
 8004558:	460b      	mov	r3, r1
 800455a:	4621      	mov	r1, r4
 800455c:	1a51      	subs	r1, r2, r1
 800455e:	6139      	str	r1, [r7, #16]
 8004560:	4629      	mov	r1, r5
 8004562:	eb63 0301 	sbc.w	r3, r3, r1
 8004566:	617b      	str	r3, [r7, #20]
 8004568:	f04f 0200 	mov.w	r2, #0
 800456c:	f04f 0300 	mov.w	r3, #0
 8004570:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004574:	4659      	mov	r1, fp
 8004576:	018b      	lsls	r3, r1, #6
 8004578:	4651      	mov	r1, sl
 800457a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800457e:	4651      	mov	r1, sl
 8004580:	018a      	lsls	r2, r1, #6
 8004582:	4651      	mov	r1, sl
 8004584:	ebb2 0801 	subs.w	r8, r2, r1
 8004588:	4659      	mov	r1, fp
 800458a:	eb63 0901 	sbc.w	r9, r3, r1
 800458e:	f04f 0200 	mov.w	r2, #0
 8004592:	f04f 0300 	mov.w	r3, #0
 8004596:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800459a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800459e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045a2:	4690      	mov	r8, r2
 80045a4:	4699      	mov	r9, r3
 80045a6:	4623      	mov	r3, r4
 80045a8:	eb18 0303 	adds.w	r3, r8, r3
 80045ac:	60bb      	str	r3, [r7, #8]
 80045ae:	462b      	mov	r3, r5
 80045b0:	eb49 0303 	adc.w	r3, r9, r3
 80045b4:	60fb      	str	r3, [r7, #12]
 80045b6:	f04f 0200 	mov.w	r2, #0
 80045ba:	f04f 0300 	mov.w	r3, #0
 80045be:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80045c2:	4629      	mov	r1, r5
 80045c4:	024b      	lsls	r3, r1, #9
 80045c6:	4621      	mov	r1, r4
 80045c8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80045cc:	4621      	mov	r1, r4
 80045ce:	024a      	lsls	r2, r1, #9
 80045d0:	4610      	mov	r0, r2
 80045d2:	4619      	mov	r1, r3
 80045d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045d6:	2200      	movs	r2, #0
 80045d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80045da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80045dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80045e0:	f7fb fe86 	bl	80002f0 <__aeabi_uldivmod>
 80045e4:	4602      	mov	r2, r0
 80045e6:	460b      	mov	r3, r1
 80045e8:	4613      	mov	r3, r2
 80045ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80045ec:	e058      	b.n	80046a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045ee:	4b38      	ldr	r3, [pc, #224]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	099b      	lsrs	r3, r3, #6
 80045f4:	2200      	movs	r2, #0
 80045f6:	4618      	mov	r0, r3
 80045f8:	4611      	mov	r1, r2
 80045fa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80045fe:	623b      	str	r3, [r7, #32]
 8004600:	2300      	movs	r3, #0
 8004602:	627b      	str	r3, [r7, #36]	; 0x24
 8004604:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004608:	4642      	mov	r2, r8
 800460a:	464b      	mov	r3, r9
 800460c:	f04f 0000 	mov.w	r0, #0
 8004610:	f04f 0100 	mov.w	r1, #0
 8004614:	0159      	lsls	r1, r3, #5
 8004616:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800461a:	0150      	lsls	r0, r2, #5
 800461c:	4602      	mov	r2, r0
 800461e:	460b      	mov	r3, r1
 8004620:	4641      	mov	r1, r8
 8004622:	ebb2 0a01 	subs.w	sl, r2, r1
 8004626:	4649      	mov	r1, r9
 8004628:	eb63 0b01 	sbc.w	fp, r3, r1
 800462c:	f04f 0200 	mov.w	r2, #0
 8004630:	f04f 0300 	mov.w	r3, #0
 8004634:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004638:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800463c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004640:	ebb2 040a 	subs.w	r4, r2, sl
 8004644:	eb63 050b 	sbc.w	r5, r3, fp
 8004648:	f04f 0200 	mov.w	r2, #0
 800464c:	f04f 0300 	mov.w	r3, #0
 8004650:	00eb      	lsls	r3, r5, #3
 8004652:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004656:	00e2      	lsls	r2, r4, #3
 8004658:	4614      	mov	r4, r2
 800465a:	461d      	mov	r5, r3
 800465c:	4643      	mov	r3, r8
 800465e:	18e3      	adds	r3, r4, r3
 8004660:	603b      	str	r3, [r7, #0]
 8004662:	464b      	mov	r3, r9
 8004664:	eb45 0303 	adc.w	r3, r5, r3
 8004668:	607b      	str	r3, [r7, #4]
 800466a:	f04f 0200 	mov.w	r2, #0
 800466e:	f04f 0300 	mov.w	r3, #0
 8004672:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004676:	4629      	mov	r1, r5
 8004678:	028b      	lsls	r3, r1, #10
 800467a:	4621      	mov	r1, r4
 800467c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004680:	4621      	mov	r1, r4
 8004682:	028a      	lsls	r2, r1, #10
 8004684:	4610      	mov	r0, r2
 8004686:	4619      	mov	r1, r3
 8004688:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800468a:	2200      	movs	r2, #0
 800468c:	61bb      	str	r3, [r7, #24]
 800468e:	61fa      	str	r2, [r7, #28]
 8004690:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004694:	f7fb fe2c 	bl	80002f0 <__aeabi_uldivmod>
 8004698:	4602      	mov	r2, r0
 800469a:	460b      	mov	r3, r1
 800469c:	4613      	mov	r3, r2
 800469e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80046a0:	4b0b      	ldr	r3, [pc, #44]	; (80046d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	0c1b      	lsrs	r3, r3, #16
 80046a6:	f003 0303 	and.w	r3, r3, #3
 80046aa:	3301      	adds	r3, #1
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80046b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80046b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80046ba:	e002      	b.n	80046c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046bc:	4b05      	ldr	r3, [pc, #20]	; (80046d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80046be:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80046c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3750      	adds	r7, #80	; 0x50
 80046c8:	46bd      	mov	sp, r7
 80046ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046ce:	bf00      	nop
 80046d0:	40023800 	.word	0x40023800
 80046d4:	00f42400 	.word	0x00f42400
 80046d8:	007a1200 	.word	0x007a1200

080046dc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046dc:	b480      	push	{r7}
 80046de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046e0:	4b03      	ldr	r3, [pc, #12]	; (80046f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80046e2:	681b      	ldr	r3, [r3, #0]
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	2000002c 	.word	0x2000002c

080046f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046f8:	f7ff fff0 	bl	80046dc <HAL_RCC_GetHCLKFreq>
 80046fc:	4602      	mov	r2, r0
 80046fe:	4b05      	ldr	r3, [pc, #20]	; (8004714 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	0a9b      	lsrs	r3, r3, #10
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	4903      	ldr	r1, [pc, #12]	; (8004718 <HAL_RCC_GetPCLK1Freq+0x24>)
 800470a:	5ccb      	ldrb	r3, [r1, r3]
 800470c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004710:	4618      	mov	r0, r3
 8004712:	bd80      	pop	{r7, pc}
 8004714:	40023800 	.word	0x40023800
 8004718:	0800d524 	.word	0x0800d524

0800471c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004720:	f7ff ffdc 	bl	80046dc <HAL_RCC_GetHCLKFreq>
 8004724:	4602      	mov	r2, r0
 8004726:	4b05      	ldr	r3, [pc, #20]	; (800473c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	0b5b      	lsrs	r3, r3, #13
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	4903      	ldr	r1, [pc, #12]	; (8004740 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004732:	5ccb      	ldrb	r3, [r1, r3]
 8004734:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004738:	4618      	mov	r0, r3
 800473a:	bd80      	pop	{r7, pc}
 800473c:	40023800 	.word	0x40023800
 8004740:	0800d524 	.word	0x0800d524

08004744 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	220f      	movs	r2, #15
 8004752:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004754:	4b12      	ldr	r3, [pc, #72]	; (80047a0 <HAL_RCC_GetClockConfig+0x5c>)
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f003 0203 	and.w	r2, r3, #3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004760:	4b0f      	ldr	r3, [pc, #60]	; (80047a0 <HAL_RCC_GetClockConfig+0x5c>)
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800476c:	4b0c      	ldr	r3, [pc, #48]	; (80047a0 <HAL_RCC_GetClockConfig+0x5c>)
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004778:	4b09      	ldr	r3, [pc, #36]	; (80047a0 <HAL_RCC_GetClockConfig+0x5c>)
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	08db      	lsrs	r3, r3, #3
 800477e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004786:	4b07      	ldr	r3, [pc, #28]	; (80047a4 <HAL_RCC_GetClockConfig+0x60>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 020f 	and.w	r2, r3, #15
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	601a      	str	r2, [r3, #0]
}
 8004792:	bf00      	nop
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	40023800 	.word	0x40023800
 80047a4:	40023c00 	.word	0x40023c00

080047a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b088      	sub	sp, #32
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80047b0:	2300      	movs	r3, #0
 80047b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80047b4:	2300      	movs	r3, #0
 80047b6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80047b8:	2300      	movs	r3, #0
 80047ba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80047bc:	2300      	movs	r3, #0
 80047be:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80047c0:	2300      	movs	r3, #0
 80047c2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d012      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80047d0:	4b69      	ldr	r3, [pc, #420]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	4a68      	ldr	r2, [pc, #416]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047d6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80047da:	6093      	str	r3, [r2, #8]
 80047dc:	4b66      	ldr	r3, [pc, #408]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047de:	689a      	ldr	r2, [r3, #8]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e4:	4964      	ldr	r1, [pc, #400]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80047f2:	2301      	movs	r3, #1
 80047f4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d017      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004802:	4b5d      	ldr	r3, [pc, #372]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004804:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004808:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004810:	4959      	ldr	r1, [pc, #356]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004812:	4313      	orrs	r3, r2
 8004814:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800481c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004820:	d101      	bne.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004822:	2301      	movs	r3, #1
 8004824:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800482a:	2b00      	cmp	r3, #0
 800482c:	d101      	bne.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800482e:	2301      	movs	r3, #1
 8004830:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d017      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800483e:	4b4e      	ldr	r3, [pc, #312]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004840:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004844:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484c:	494a      	ldr	r1, [pc, #296]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800484e:	4313      	orrs	r3, r2
 8004850:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004858:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800485c:	d101      	bne.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800485e:	2301      	movs	r3, #1
 8004860:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004866:	2b00      	cmp	r3, #0
 8004868:	d101      	bne.n	800486e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800486a:	2301      	movs	r3, #1
 800486c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d001      	beq.n	800487e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800487a:	2301      	movs	r3, #1
 800487c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0320 	and.w	r3, r3, #32
 8004886:	2b00      	cmp	r3, #0
 8004888:	f000 808b 	beq.w	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800488c:	4b3a      	ldr	r3, [pc, #232]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800488e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004890:	4a39      	ldr	r2, [pc, #228]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004892:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004896:	6413      	str	r3, [r2, #64]	; 0x40
 8004898:	4b37      	ldr	r3, [pc, #220]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800489a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048a0:	60bb      	str	r3, [r7, #8]
 80048a2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80048a4:	4b35      	ldr	r3, [pc, #212]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a34      	ldr	r2, [pc, #208]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80048aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048b0:	f7fd fdc6 	bl	8002440 <HAL_GetTick>
 80048b4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80048b6:	e008      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048b8:	f7fd fdc2 	bl	8002440 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b64      	cmp	r3, #100	; 0x64
 80048c4:	d901      	bls.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e38f      	b.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80048ca:	4b2c      	ldr	r3, [pc, #176]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d0f0      	beq.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048d6:	4b28      	ldr	r3, [pc, #160]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048de:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d035      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d02e      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048f4:	4b20      	ldr	r3, [pc, #128]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048fc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048fe:	4b1e      	ldr	r3, [pc, #120]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004902:	4a1d      	ldr	r2, [pc, #116]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004904:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004908:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800490a:	4b1b      	ldr	r3, [pc, #108]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800490c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800490e:	4a1a      	ldr	r2, [pc, #104]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004910:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004914:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004916:	4a18      	ldr	r2, [pc, #96]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800491c:	4b16      	ldr	r3, [pc, #88]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800491e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004920:	f003 0301 	and.w	r3, r3, #1
 8004924:	2b01      	cmp	r3, #1
 8004926:	d114      	bne.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004928:	f7fd fd8a 	bl	8002440 <HAL_GetTick>
 800492c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800492e:	e00a      	b.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004930:	f7fd fd86 	bl	8002440 <HAL_GetTick>
 8004934:	4602      	mov	r2, r0
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	f241 3288 	movw	r2, #5000	; 0x1388
 800493e:	4293      	cmp	r3, r2
 8004940:	d901      	bls.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e351      	b.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004946:	4b0c      	ldr	r3, [pc, #48]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004948:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	2b00      	cmp	r3, #0
 8004950:	d0ee      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004956:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800495a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800495e:	d111      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004960:	4b05      	ldr	r3, [pc, #20]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800496c:	4b04      	ldr	r3, [pc, #16]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800496e:	400b      	ands	r3, r1
 8004970:	4901      	ldr	r1, [pc, #4]	; (8004978 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004972:	4313      	orrs	r3, r2
 8004974:	608b      	str	r3, [r1, #8]
 8004976:	e00b      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004978:	40023800 	.word	0x40023800
 800497c:	40007000 	.word	0x40007000
 8004980:	0ffffcff 	.word	0x0ffffcff
 8004984:	4bac      	ldr	r3, [pc, #688]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	4aab      	ldr	r2, [pc, #684]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800498a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800498e:	6093      	str	r3, [r2, #8]
 8004990:	4ba9      	ldr	r3, [pc, #676]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004992:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800499c:	49a6      	ldr	r1, [pc, #664]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800499e:	4313      	orrs	r3, r2
 80049a0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0310 	and.w	r3, r3, #16
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d010      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80049ae:	4ba2      	ldr	r3, [pc, #648]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049b4:	4aa0      	ldr	r2, [pc, #640]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049ba:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80049be:	4b9e      	ldr	r3, [pc, #632]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049c0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c8:	499b      	ldr	r1, [pc, #620]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049ca:	4313      	orrs	r3, r2
 80049cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00a      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049dc:	4b96      	ldr	r3, [pc, #600]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049ea:	4993      	ldr	r1, [pc, #588]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00a      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80049fe:	4b8e      	ldr	r3, [pc, #568]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a04:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a0c:	498a      	ldr	r1, [pc, #552]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00a      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a20:	4b85      	ldr	r3, [pc, #532]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a2e:	4982      	ldr	r1, [pc, #520]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a30:	4313      	orrs	r3, r2
 8004a32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00a      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a42:	4b7d      	ldr	r3, [pc, #500]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a48:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a50:	4979      	ldr	r1, [pc, #484]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a52:	4313      	orrs	r3, r2
 8004a54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d00a      	beq.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a64:	4b74      	ldr	r3, [pc, #464]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a6a:	f023 0203 	bic.w	r2, r3, #3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a72:	4971      	ldr	r1, [pc, #452]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00a      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a86:	4b6c      	ldr	r3, [pc, #432]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a8c:	f023 020c 	bic.w	r2, r3, #12
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a94:	4968      	ldr	r1, [pc, #416]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d00a      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004aa8:	4b63      	ldr	r3, [pc, #396]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aae:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ab6:	4960      	ldr	r1, [pc, #384]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00a      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004aca:	4b5b      	ldr	r3, [pc, #364]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ad0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ad8:	4957      	ldr	r1, [pc, #348]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d00a      	beq.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004aec:	4b52      	ldr	r3, [pc, #328]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004af2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004afa:	494f      	ldr	r1, [pc, #316]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004afc:	4313      	orrs	r3, r2
 8004afe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00a      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004b0e:	4b4a      	ldr	r3, [pc, #296]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b14:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b1c:	4946      	ldr	r1, [pc, #280]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d00a      	beq.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004b30:	4b41      	ldr	r3, [pc, #260]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b36:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b3e:	493e      	ldr	r1, [pc, #248]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00a      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004b52:	4b39      	ldr	r3, [pc, #228]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b58:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b60:	4935      	ldr	r1, [pc, #212]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b62:	4313      	orrs	r3, r2
 8004b64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d00a      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004b74:	4b30      	ldr	r3, [pc, #192]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b7a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b82:	492d      	ldr	r1, [pc, #180]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d011      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004b96:	4b28      	ldr	r3, [pc, #160]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b9c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ba4:	4924      	ldr	r1, [pc, #144]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004bb0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bb4:	d101      	bne.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0308 	and.w	r3, r3, #8
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d001      	beq.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00a      	beq.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bd6:	4b18      	ldr	r3, [pc, #96]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bdc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004be4:	4914      	ldr	r1, [pc, #80]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00b      	beq.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004bf8:	4b0f      	ldr	r3, [pc, #60]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bfe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c08:	490b      	ldr	r1, [pc, #44]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d00f      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004c1c:	4b06      	ldr	r3, [pc, #24]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c22:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c2c:	4902      	ldr	r1, [pc, #8]	; (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004c34:	e002      	b.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004c36:	bf00      	nop
 8004c38:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00b      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c48:	4b8a      	ldr	r3, [pc, #552]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c4e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c58:	4986      	ldr	r1, [pc, #536]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00b      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004c6c:	4b81      	ldr	r3, [pc, #516]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c72:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c7c:	497d      	ldr	r1, [pc, #500]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d006      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	f000 80d6 	beq.w	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c98:	4b76      	ldr	r3, [pc, #472]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a75      	ldr	r2, [pc, #468]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c9e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004ca2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ca4:	f7fd fbcc 	bl	8002440 <HAL_GetTick>
 8004ca8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004caa:	e008      	b.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004cac:	f7fd fbc8 	bl	8002440 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	2b64      	cmp	r3, #100	; 0x64
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e195      	b.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004cbe:	4b6d      	ldr	r3, [pc, #436]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1f0      	bne.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d021      	beq.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d11d      	bne.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004cde:	4b65      	ldr	r3, [pc, #404]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ce0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ce4:	0c1b      	lsrs	r3, r3, #16
 8004ce6:	f003 0303 	and.w	r3, r3, #3
 8004cea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004cec:	4b61      	ldr	r3, [pc, #388]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cf2:	0e1b      	lsrs	r3, r3, #24
 8004cf4:	f003 030f 	and.w	r3, r3, #15
 8004cf8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	019a      	lsls	r2, r3, #6
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	041b      	lsls	r3, r3, #16
 8004d04:	431a      	orrs	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	061b      	lsls	r3, r3, #24
 8004d0a:	431a      	orrs	r2, r3
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	071b      	lsls	r3, r3, #28
 8004d12:	4958      	ldr	r1, [pc, #352]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d14:	4313      	orrs	r3, r2
 8004d16:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d004      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d2e:	d00a      	beq.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d02e      	beq.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d44:	d129      	bne.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004d46:	4b4b      	ldr	r3, [pc, #300]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d4c:	0c1b      	lsrs	r3, r3, #16
 8004d4e:	f003 0303 	and.w	r3, r3, #3
 8004d52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d54:	4b47      	ldr	r3, [pc, #284]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d5a:	0f1b      	lsrs	r3, r3, #28
 8004d5c:	f003 0307 	and.w	r3, r3, #7
 8004d60:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	019a      	lsls	r2, r3, #6
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	041b      	lsls	r3, r3, #16
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	061b      	lsls	r3, r3, #24
 8004d74:	431a      	orrs	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	071b      	lsls	r3, r3, #28
 8004d7a:	493e      	ldr	r1, [pc, #248]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004d82:	4b3c      	ldr	r3, [pc, #240]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d88:	f023 021f 	bic.w	r2, r3, #31
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d90:	3b01      	subs	r3, #1
 8004d92:	4938      	ldr	r1, [pc, #224]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d94:	4313      	orrs	r3, r2
 8004d96:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d01d      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004da6:	4b33      	ldr	r3, [pc, #204]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004da8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dac:	0e1b      	lsrs	r3, r3, #24
 8004dae:	f003 030f 	and.w	r3, r3, #15
 8004db2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004db4:	4b2f      	ldr	r3, [pc, #188]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004db6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dba:	0f1b      	lsrs	r3, r3, #28
 8004dbc:	f003 0307 	and.w	r3, r3, #7
 8004dc0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	019a      	lsls	r2, r3, #6
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	041b      	lsls	r3, r3, #16
 8004dce:	431a      	orrs	r2, r3
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	061b      	lsls	r3, r3, #24
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	071b      	lsls	r3, r3, #28
 8004dda:	4926      	ldr	r1, [pc, #152]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d011      	beq.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	019a      	lsls	r2, r3, #6
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	041b      	lsls	r3, r3, #16
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	061b      	lsls	r3, r3, #24
 8004e02:	431a      	orrs	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	071b      	lsls	r3, r3, #28
 8004e0a:	491a      	ldr	r1, [pc, #104]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e12:	4b18      	ldr	r3, [pc, #96]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a17      	ldr	r2, [pc, #92]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e18:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e1e:	f7fd fb0f 	bl	8002440 <HAL_GetTick>
 8004e22:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e24:	e008      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e26:	f7fd fb0b 	bl	8002440 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b64      	cmp	r3, #100	; 0x64
 8004e32:	d901      	bls.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e0d8      	b.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e38:	4b0e      	ldr	r3, [pc, #56]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d0f0      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	f040 80ce 	bne.w	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004e4c:	4b09      	ldr	r3, [pc, #36]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a08      	ldr	r2, [pc, #32]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e58:	f7fd faf2 	bl	8002440 <HAL_GetTick>
 8004e5c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e5e:	e00b      	b.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e60:	f7fd faee 	bl	8002440 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b64      	cmp	r3, #100	; 0x64
 8004e6c:	d904      	bls.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e0bb      	b.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004e72:	bf00      	nop
 8004e74:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e78:	4b5e      	ldr	r3, [pc, #376]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e84:	d0ec      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d003      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d009      	beq.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d02e      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d12a      	bne.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004eae:	4b51      	ldr	r3, [pc, #324]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eb4:	0c1b      	lsrs	r3, r3, #16
 8004eb6:	f003 0303 	and.w	r3, r3, #3
 8004eba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004ebc:	4b4d      	ldr	r3, [pc, #308]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ec2:	0f1b      	lsrs	r3, r3, #28
 8004ec4:	f003 0307 	and.w	r3, r3, #7
 8004ec8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	019a      	lsls	r2, r3, #6
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	041b      	lsls	r3, r3, #16
 8004ed4:	431a      	orrs	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	699b      	ldr	r3, [r3, #24]
 8004eda:	061b      	lsls	r3, r3, #24
 8004edc:	431a      	orrs	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	071b      	lsls	r3, r3, #28
 8004ee2:	4944      	ldr	r1, [pc, #272]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004eea:	4b42      	ldr	r3, [pc, #264]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004eec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ef0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	021b      	lsls	r3, r3, #8
 8004efc:	493d      	ldr	r1, [pc, #244]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d022      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f18:	d11d      	bne.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f1a:	4b36      	ldr	r3, [pc, #216]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f20:	0e1b      	lsrs	r3, r3, #24
 8004f22:	f003 030f 	and.w	r3, r3, #15
 8004f26:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f28:	4b32      	ldr	r3, [pc, #200]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f2e:	0f1b      	lsrs	r3, r3, #28
 8004f30:	f003 0307 	and.w	r3, r3, #7
 8004f34:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	019a      	lsls	r2, r3, #6
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a1b      	ldr	r3, [r3, #32]
 8004f40:	041b      	lsls	r3, r3, #16
 8004f42:	431a      	orrs	r2, r3
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	061b      	lsls	r3, r3, #24
 8004f48:	431a      	orrs	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	071b      	lsls	r3, r3, #28
 8004f4e:	4929      	ldr	r1, [pc, #164]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0308 	and.w	r3, r3, #8
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d028      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f62:	4b24      	ldr	r3, [pc, #144]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f68:	0e1b      	lsrs	r3, r3, #24
 8004f6a:	f003 030f 	and.w	r3, r3, #15
 8004f6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004f70:	4b20      	ldr	r3, [pc, #128]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f76:	0c1b      	lsrs	r3, r3, #16
 8004f78:	f003 0303 	and.w	r3, r3, #3
 8004f7c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	019a      	lsls	r2, r3, #6
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	041b      	lsls	r3, r3, #16
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	061b      	lsls	r3, r3, #24
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	69db      	ldr	r3, [r3, #28]
 8004f94:	071b      	lsls	r3, r3, #28
 8004f96:	4917      	ldr	r1, [pc, #92]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004f9e:	4b15      	ldr	r3, [pc, #84]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fa4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fac:	4911      	ldr	r1, [pc, #68]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004fb4:	4b0f      	ldr	r3, [pc, #60]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a0e      	ldr	r2, [pc, #56]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fc0:	f7fd fa3e 	bl	8002440 <HAL_GetTick>
 8004fc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fc6:	e008      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004fc8:	f7fd fa3a 	bl	8002440 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2b64      	cmp	r3, #100	; 0x64
 8004fd4:	d901      	bls.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e007      	b.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fda:	4b06      	ldr	r3, [pc, #24]	; (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fe2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fe6:	d1ef      	bne.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3720      	adds	r7, #32
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	40023800 	.word	0x40023800

08004ff8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e09d      	b.n	8005146 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500e:	2b00      	cmp	r3, #0
 8005010:	d108      	bne.n	8005024 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800501a:	d009      	beq.n	8005030 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	61da      	str	r2, [r3, #28]
 8005022:	e005      	b.n	8005030 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800503c:	b2db      	uxtb	r3, r3
 800503e:	2b00      	cmp	r3, #0
 8005040:	d106      	bne.n	8005050 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f7fc f920 	bl	8001290 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2202      	movs	r2, #2
 8005054:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005066:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005070:	d902      	bls.n	8005078 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005072:	2300      	movs	r3, #0
 8005074:	60fb      	str	r3, [r7, #12]
 8005076:	e002      	b.n	800507e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005078:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800507c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005086:	d007      	beq.n	8005098 <HAL_SPI_Init+0xa0>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005090:	d002      	beq.n	8005098 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80050a8:	431a      	orrs	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	691b      	ldr	r3, [r3, #16]
 80050ae:	f003 0302 	and.w	r3, r3, #2
 80050b2:	431a      	orrs	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	695b      	ldr	r3, [r3, #20]
 80050b8:	f003 0301 	and.w	r3, r3, #1
 80050bc:	431a      	orrs	r2, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	699b      	ldr	r3, [r3, #24]
 80050c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	69db      	ldr	r3, [r3, #28]
 80050cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80050d0:	431a      	orrs	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050da:	ea42 0103 	orr.w	r1, r2, r3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	430a      	orrs	r2, r1
 80050ec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	0c1b      	lsrs	r3, r3, #16
 80050f4:	f003 0204 	and.w	r2, r3, #4
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050fc:	f003 0310 	and.w	r3, r3, #16
 8005100:	431a      	orrs	r2, r3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005106:	f003 0308 	and.w	r3, r3, #8
 800510a:	431a      	orrs	r2, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005114:	ea42 0103 	orr.w	r1, r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	430a      	orrs	r2, r1
 8005124:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	69da      	ldr	r2, [r3, #28]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005134:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b088      	sub	sp, #32
 8005152:	af00      	add	r7, sp, #0
 8005154:	60f8      	str	r0, [r7, #12]
 8005156:	60b9      	str	r1, [r7, #8]
 8005158:	603b      	str	r3, [r7, #0]
 800515a:	4613      	mov	r3, r2
 800515c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800515e:	2300      	movs	r3, #0
 8005160:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005168:	2b01      	cmp	r3, #1
 800516a:	d101      	bne.n	8005170 <HAL_SPI_Transmit+0x22>
 800516c:	2302      	movs	r3, #2
 800516e:	e158      	b.n	8005422 <HAL_SPI_Transmit+0x2d4>
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005178:	f7fd f962 	bl	8002440 <HAL_GetTick>
 800517c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800517e:	88fb      	ldrh	r3, [r7, #6]
 8005180:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b01      	cmp	r3, #1
 800518c:	d002      	beq.n	8005194 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800518e:	2302      	movs	r3, #2
 8005190:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005192:	e13d      	b.n	8005410 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d002      	beq.n	80051a0 <HAL_SPI_Transmit+0x52>
 800519a:	88fb      	ldrh	r3, [r7, #6]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d102      	bne.n	80051a6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80051a4:	e134      	b.n	8005410 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2203      	movs	r2, #3
 80051aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2200      	movs	r2, #0
 80051b2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	68ba      	ldr	r2, [r7, #8]
 80051b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	88fa      	ldrh	r2, [r7, #6]
 80051be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	88fa      	ldrh	r2, [r7, #6]
 80051c4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2200      	movs	r2, #0
 80051ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051f0:	d10f      	bne.n	8005212 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005200:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005210:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800521c:	2b40      	cmp	r3, #64	; 0x40
 800521e:	d007      	beq.n	8005230 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800522e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005238:	d94b      	bls.n	80052d2 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d002      	beq.n	8005248 <HAL_SPI_Transmit+0xfa>
 8005242:	8afb      	ldrh	r3, [r7, #22]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d13e      	bne.n	80052c6 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800524c:	881a      	ldrh	r2, [r3, #0]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005258:	1c9a      	adds	r2, r3, #2
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005262:	b29b      	uxth	r3, r3
 8005264:	3b01      	subs	r3, #1
 8005266:	b29a      	uxth	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800526c:	e02b      	b.n	80052c6 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f003 0302 	and.w	r3, r3, #2
 8005278:	2b02      	cmp	r3, #2
 800527a:	d112      	bne.n	80052a2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005280:	881a      	ldrh	r2, [r3, #0]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528c:	1c9a      	adds	r2, r3, #2
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005296:	b29b      	uxth	r3, r3
 8005298:	3b01      	subs	r3, #1
 800529a:	b29a      	uxth	r2, r3
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80052a0:	e011      	b.n	80052c6 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052a2:	f7fd f8cd 	bl	8002440 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	683a      	ldr	r2, [r7, #0]
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d803      	bhi.n	80052ba <HAL_SPI_Transmit+0x16c>
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b8:	d102      	bne.n	80052c0 <HAL_SPI_Transmit+0x172>
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d102      	bne.n	80052c6 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80052c4:	e0a4      	b.n	8005410 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1ce      	bne.n	800526e <HAL_SPI_Transmit+0x120>
 80052d0:	e07c      	b.n	80053cc <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d002      	beq.n	80052e0 <HAL_SPI_Transmit+0x192>
 80052da:	8afb      	ldrh	r3, [r7, #22]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d170      	bne.n	80053c2 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d912      	bls.n	8005310 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ee:	881a      	ldrh	r2, [r3, #0]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052fa:	1c9a      	adds	r2, r3, #2
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005304:	b29b      	uxth	r3, r3
 8005306:	3b02      	subs	r3, #2
 8005308:	b29a      	uxth	r2, r3
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800530e:	e058      	b.n	80053c2 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	330c      	adds	r3, #12
 800531a:	7812      	ldrb	r2, [r2, #0]
 800531c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005322:	1c5a      	adds	r2, r3, #1
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800532c:	b29b      	uxth	r3, r3
 800532e:	3b01      	subs	r3, #1
 8005330:	b29a      	uxth	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005336:	e044      	b.n	80053c2 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b02      	cmp	r3, #2
 8005344:	d12b      	bne.n	800539e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800534a:	b29b      	uxth	r3, r3
 800534c:	2b01      	cmp	r3, #1
 800534e:	d912      	bls.n	8005376 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005354:	881a      	ldrh	r2, [r3, #0]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005360:	1c9a      	adds	r2, r3, #2
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800536a:	b29b      	uxth	r3, r3
 800536c:	3b02      	subs	r3, #2
 800536e:	b29a      	uxth	r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005374:	e025      	b.n	80053c2 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	330c      	adds	r3, #12
 8005380:	7812      	ldrb	r2, [r2, #0]
 8005382:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005388:	1c5a      	adds	r2, r3, #1
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005392:	b29b      	uxth	r3, r3
 8005394:	3b01      	subs	r3, #1
 8005396:	b29a      	uxth	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800539c:	e011      	b.n	80053c2 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800539e:	f7fd f84f 	bl	8002440 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	69bb      	ldr	r3, [r7, #24]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	683a      	ldr	r2, [r7, #0]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d803      	bhi.n	80053b6 <HAL_SPI_Transmit+0x268>
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b4:	d102      	bne.n	80053bc <HAL_SPI_Transmit+0x26e>
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d102      	bne.n	80053c2 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80053bc:	2303      	movs	r3, #3
 80053be:	77fb      	strb	r3, [r7, #31]
          goto error;
 80053c0:	e026      	b.n	8005410 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1b5      	bne.n	8005338 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053cc:	69ba      	ldr	r2, [r7, #24]
 80053ce:	6839      	ldr	r1, [r7, #0]
 80053d0:	68f8      	ldr	r0, [r7, #12]
 80053d2:	f000 fadd 	bl	8005990 <SPI_EndRxTxTransaction>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d002      	beq.n	80053e2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2220      	movs	r2, #32
 80053e0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10a      	bne.n	8005400 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053ea:	2300      	movs	r3, #0
 80053ec:	613b      	str	r3, [r7, #16]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	613b      	str	r3, [r7, #16]
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	613b      	str	r3, [r7, #16]
 80053fe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005404:	2b00      	cmp	r3, #0
 8005406:	d002      	beq.n	800540e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	77fb      	strb	r3, [r7, #31]
 800540c:	e000      	b.n	8005410 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800540e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2200      	movs	r2, #0
 800541c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005420:	7ffb      	ldrb	r3, [r7, #31]
}
 8005422:	4618      	mov	r0, r3
 8005424:	3720      	adds	r7, #32
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
	...

0800542c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b086      	sub	sp, #24
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	4613      	mov	r3, r2
 8005438:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800543a:	2300      	movs	r3, #0
 800543c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005444:	2b01      	cmp	r3, #1
 8005446:	d101      	bne.n	800544c <HAL_SPI_Transmit_DMA+0x20>
 8005448:	2302      	movs	r3, #2
 800544a:	e0d8      	b.n	80055fe <HAL_SPI_Transmit_DMA+0x1d2>
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b01      	cmp	r3, #1
 800545e:	d002      	beq.n	8005466 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8005460:	2302      	movs	r3, #2
 8005462:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005464:	e0c6      	b.n	80055f4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d002      	beq.n	8005472 <HAL_SPI_Transmit_DMA+0x46>
 800546c:	88fb      	ldrh	r3, [r7, #6]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d102      	bne.n	8005478 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005476:	e0bd      	b.n	80055f4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2203      	movs	r2, #3
 800547c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2200      	movs	r2, #0
 8005484:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	68ba      	ldr	r2, [r7, #8]
 800548a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	88fa      	ldrh	r2, [r7, #6]
 8005490:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	88fa      	ldrh	r2, [r7, #6]
 8005496:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2200      	movs	r2, #0
 80054a2:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2200      	movs	r2, #0
 80054ae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054c2:	d10f      	bne.n	80054e4 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054d2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054e8:	4a47      	ldr	r2, [pc, #284]	; (8005608 <HAL_SPI_Transmit_DMA+0x1dc>)
 80054ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f0:	4a46      	ldr	r2, [pc, #280]	; (800560c <HAL_SPI_Transmit_DMA+0x1e0>)
 80054f2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f8:	4a45      	ldr	r2, [pc, #276]	; (8005610 <HAL_SPI_Transmit_DMA+0x1e4>)
 80054fa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005500:	2200      	movs	r2, #0
 8005502:	651a      	str	r2, [r3, #80]	; 0x50

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	685a      	ldr	r2, [r3, #4]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005512:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800551c:	d82d      	bhi.n	800557a <HAL_SPI_Transmit_DMA+0x14e>
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005528:	d127      	bne.n	800557a <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800552e:	b29b      	uxth	r3, r3
 8005530:	f003 0301 	and.w	r3, r3, #1
 8005534:	2b00      	cmp	r3, #0
 8005536:	d10f      	bne.n	8005558 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	685a      	ldr	r2, [r3, #4]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005546:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800554c:	b29b      	uxth	r3, r3
 800554e:	085b      	lsrs	r3, r3, #1
 8005550:	b29a      	uxth	r2, r3
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005556:	e010      	b.n	800557a <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	685a      	ldr	r2, [r3, #4]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005566:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800556c:	b29b      	uxth	r3, r3
 800556e:	085b      	lsrs	r3, r3, #1
 8005570:	b29b      	uxth	r3, r3
 8005572:	3301      	adds	r3, #1
 8005574:	b29a      	uxth	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005582:	4619      	mov	r1, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	330c      	adds	r3, #12
 800558a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005590:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005592:	f7fd f9f5 	bl	8002980 <HAL_DMA_Start_IT>
 8005596:	4603      	mov	r3, r0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00c      	beq.n	80055b6 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055a0:	f043 0210 	orr.w	r2, r3, #16
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80055b4:	e01e      	b.n	80055f4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055c0:	2b40      	cmp	r3, #64	; 0x40
 80055c2:	d007      	beq.n	80055d4 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055d2:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	685a      	ldr	r2, [r3, #4]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f042 0220 	orr.w	r2, r2, #32
 80055e2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	685a      	ldr	r2, [r3, #4]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f042 0202 	orr.w	r2, r2, #2
 80055f2:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80055fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3718      	adds	r7, #24
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}
 8005606:	bf00      	nop
 8005608:	080056f9 	.word	0x080056f9
 800560c:	08005651 	.word	0x08005651
 8005610:	08005715 	.word	0x08005715

08005614 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800561c:	bf00      	nop
 800561e:	370c      	adds	r7, #12
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b086      	sub	sp, #24
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800565c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800565e:	f7fc feef 	bl	8002440 <HAL_GetTick>
 8005662:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800566e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005672:	d03b      	beq.n	80056ec <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f022 0220 	bic.w	r2, r2, #32
 8005682:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 0202 	bic.w	r2, r2, #2
 8005692:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005694:	693a      	ldr	r2, [r7, #16]
 8005696:	2164      	movs	r1, #100	; 0x64
 8005698:	6978      	ldr	r0, [r7, #20]
 800569a:	f000 f979 	bl	8005990 <SPI_EndRxTxTransaction>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d005      	beq.n	80056b0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056a8:	f043 0220 	orr.w	r2, r3, #32
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d10a      	bne.n	80056ce <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056b8:	2300      	movs	r3, #0
 80056ba:	60fb      	str	r3, [r7, #12]
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	60fb      	str	r3, [r7, #12]
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	2200      	movs	r2, #0
 80056d2:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d003      	beq.n	80056ec <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80056e4:	6978      	ldr	r0, [r7, #20]
 80056e6:	f7ff ffa9 	bl	800563c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80056ea:	e002      	b.n	80056f2 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80056ec:	6978      	ldr	r0, [r7, #20]
 80056ee:	f7ff ff91 	bl	8005614 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80056f2:	3718      	adds	r7, #24
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005704:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005706:	68f8      	ldr	r0, [r7, #12]
 8005708:	f7ff ff8e 	bl	8005628 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800570c:	bf00      	nop
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005720:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	685a      	ldr	r2, [r3, #4]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f022 0203 	bic.w	r2, r2, #3
 8005730:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005736:	f043 0210 	orr.w	r2, r3, #16
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2201      	movs	r2, #1
 8005742:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f7ff ff78 	bl	800563c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800574c:	bf00      	nop
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b088      	sub	sp, #32
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	603b      	str	r3, [r7, #0]
 8005760:	4613      	mov	r3, r2
 8005762:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005764:	f7fc fe6c 	bl	8002440 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800576c:	1a9b      	subs	r3, r3, r2
 800576e:	683a      	ldr	r2, [r7, #0]
 8005770:	4413      	add	r3, r2
 8005772:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005774:	f7fc fe64 	bl	8002440 <HAL_GetTick>
 8005778:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800577a:	4b39      	ldr	r3, [pc, #228]	; (8005860 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	015b      	lsls	r3, r3, #5
 8005780:	0d1b      	lsrs	r3, r3, #20
 8005782:	69fa      	ldr	r2, [r7, #28]
 8005784:	fb02 f303 	mul.w	r3, r2, r3
 8005788:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800578a:	e054      	b.n	8005836 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005792:	d050      	beq.n	8005836 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005794:	f7fc fe54 	bl	8002440 <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	69bb      	ldr	r3, [r7, #24]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	69fa      	ldr	r2, [r7, #28]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d902      	bls.n	80057aa <SPI_WaitFlagStateUntilTimeout+0x56>
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d13d      	bne.n	8005826 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	685a      	ldr	r2, [r3, #4]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80057b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057c2:	d111      	bne.n	80057e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057cc:	d004      	beq.n	80057d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057d6:	d107      	bne.n	80057e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057f0:	d10f      	bne.n	8005812 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005800:	601a      	str	r2, [r3, #0]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005810:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2201      	movs	r2, #1
 8005816:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005822:	2303      	movs	r3, #3
 8005824:	e017      	b.n	8005856 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800582c:	2300      	movs	r3, #0
 800582e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	3b01      	subs	r3, #1
 8005834:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	689a      	ldr	r2, [r3, #8]
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	4013      	ands	r3, r2
 8005840:	68ba      	ldr	r2, [r7, #8]
 8005842:	429a      	cmp	r2, r3
 8005844:	bf0c      	ite	eq
 8005846:	2301      	moveq	r3, #1
 8005848:	2300      	movne	r3, #0
 800584a:	b2db      	uxtb	r3, r3
 800584c:	461a      	mov	r2, r3
 800584e:	79fb      	ldrb	r3, [r7, #7]
 8005850:	429a      	cmp	r2, r3
 8005852:	d19b      	bne.n	800578c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3720      	adds	r7, #32
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	2000002c 	.word	0x2000002c

08005864 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b08a      	sub	sp, #40	; 0x28
 8005868:	af00      	add	r7, sp, #0
 800586a:	60f8      	str	r0, [r7, #12]
 800586c:	60b9      	str	r1, [r7, #8]
 800586e:	607a      	str	r2, [r7, #4]
 8005870:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005872:	2300      	movs	r3, #0
 8005874:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005876:	f7fc fde3 	bl	8002440 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800587e:	1a9b      	subs	r3, r3, r2
 8005880:	683a      	ldr	r2, [r7, #0]
 8005882:	4413      	add	r3, r2
 8005884:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005886:	f7fc fddb 	bl	8002440 <HAL_GetTick>
 800588a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	330c      	adds	r3, #12
 8005892:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005894:	4b3d      	ldr	r3, [pc, #244]	; (800598c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	4613      	mov	r3, r2
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	4413      	add	r3, r2
 800589e:	00da      	lsls	r2, r3, #3
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	0d1b      	lsrs	r3, r3, #20
 80058a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058a6:	fb02 f303 	mul.w	r3, r2, r3
 80058aa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80058ac:	e060      	b.n	8005970 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80058b4:	d107      	bne.n	80058c6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d104      	bne.n	80058c6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80058c4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058cc:	d050      	beq.n	8005970 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058ce:	f7fc fdb7 	bl	8002440 <HAL_GetTick>
 80058d2:	4602      	mov	r2, r0
 80058d4:	6a3b      	ldr	r3, [r7, #32]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058da:	429a      	cmp	r2, r3
 80058dc:	d902      	bls.n	80058e4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80058de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d13d      	bne.n	8005960 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	685a      	ldr	r2, [r3, #4]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80058f2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058fc:	d111      	bne.n	8005922 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005906:	d004      	beq.n	8005912 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005910:	d107      	bne.n	8005922 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005920:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005926:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800592a:	d10f      	bne.n	800594c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800593a:	601a      	str	r2, [r3, #0]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800594a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e010      	b.n	8005982 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005966:	2300      	movs	r3, #0
 8005968:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	3b01      	subs	r3, #1
 800596e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	689a      	ldr	r2, [r3, #8]
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	4013      	ands	r3, r2
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	429a      	cmp	r2, r3
 800597e:	d196      	bne.n	80058ae <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3728      	adds	r7, #40	; 0x28
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	2000002c 	.word	0x2000002c

08005990 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b088      	sub	sp, #32
 8005994:	af02      	add	r7, sp, #8
 8005996:	60f8      	str	r0, [r7, #12]
 8005998:	60b9      	str	r1, [r7, #8]
 800599a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	9300      	str	r3, [sp, #0]
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f7ff ff5b 	bl	8005864 <SPI_WaitFifoStateUntilTimeout>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d007      	beq.n	80059c4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059b8:	f043 0220 	orr.w	r2, r3, #32
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e046      	b.n	8005a52 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80059c4:	4b25      	ldr	r3, [pc, #148]	; (8005a5c <SPI_EndRxTxTransaction+0xcc>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a25      	ldr	r2, [pc, #148]	; (8005a60 <SPI_EndRxTxTransaction+0xd0>)
 80059ca:	fba2 2303 	umull	r2, r3, r2, r3
 80059ce:	0d5b      	lsrs	r3, r3, #21
 80059d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80059d4:	fb02 f303 	mul.w	r3, r2, r3
 80059d8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059e2:	d112      	bne.n	8005a0a <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	9300      	str	r3, [sp, #0]
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	2200      	movs	r2, #0
 80059ec:	2180      	movs	r1, #128	; 0x80
 80059ee:	68f8      	ldr	r0, [r7, #12]
 80059f0:	f7ff feb0 	bl	8005754 <SPI_WaitFlagStateUntilTimeout>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d016      	beq.n	8005a28 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059fe:	f043 0220 	orr.w	r2, r3, #32
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e023      	b.n	8005a52 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d00a      	beq.n	8005a26 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	3b01      	subs	r3, #1
 8005a14:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a20:	2b80      	cmp	r3, #128	; 0x80
 8005a22:	d0f2      	beq.n	8005a0a <SPI_EndRxTxTransaction+0x7a>
 8005a24:	e000      	b.n	8005a28 <SPI_EndRxTxTransaction+0x98>
        break;
 8005a26:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	9300      	str	r3, [sp, #0]
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f7ff ff15 	bl	8005864 <SPI_WaitFifoStateUntilTimeout>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d007      	beq.n	8005a50 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a44:	f043 0220 	orr.w	r2, r3, #32
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e000      	b.n	8005a52 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005a50:	2300      	movs	r3, #0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3718      	adds	r7, #24
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	2000002c 	.word	0x2000002c
 8005a60:	165e9f81 	.word	0x165e9f81

08005a64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b082      	sub	sp, #8
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d101      	bne.n	8005a76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e049      	b.n	8005b0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d106      	bne.n	8005a90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f000 f841 	bl	8005b12 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2202      	movs	r2, #2
 8005a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3304      	adds	r3, #4
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	4610      	mov	r0, r2
 8005aa4:	f000 fb6a 	bl	800617c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b08:	2300      	movs	r3, #0
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3708      	adds	r7, #8
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}

08005b12 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005b12:	b480      	push	{r7}
 8005b14:	b083      	sub	sp, #12
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005b1a:	bf00      	nop
 8005b1c:	370c      	adds	r7, #12
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
	...

08005b28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d001      	beq.n	8005b40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e054      	b.n	8005bea <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2202      	movs	r2, #2
 8005b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68da      	ldr	r2, [r3, #12]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f042 0201 	orr.w	r2, r2, #1
 8005b56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a26      	ldr	r2, [pc, #152]	; (8005bf8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d022      	beq.n	8005ba8 <HAL_TIM_Base_Start_IT+0x80>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b6a:	d01d      	beq.n	8005ba8 <HAL_TIM_Base_Start_IT+0x80>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a22      	ldr	r2, [pc, #136]	; (8005bfc <HAL_TIM_Base_Start_IT+0xd4>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d018      	beq.n	8005ba8 <HAL_TIM_Base_Start_IT+0x80>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a21      	ldr	r2, [pc, #132]	; (8005c00 <HAL_TIM_Base_Start_IT+0xd8>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d013      	beq.n	8005ba8 <HAL_TIM_Base_Start_IT+0x80>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a1f      	ldr	r2, [pc, #124]	; (8005c04 <HAL_TIM_Base_Start_IT+0xdc>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d00e      	beq.n	8005ba8 <HAL_TIM_Base_Start_IT+0x80>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a1e      	ldr	r2, [pc, #120]	; (8005c08 <HAL_TIM_Base_Start_IT+0xe0>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d009      	beq.n	8005ba8 <HAL_TIM_Base_Start_IT+0x80>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a1c      	ldr	r2, [pc, #112]	; (8005c0c <HAL_TIM_Base_Start_IT+0xe4>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d004      	beq.n	8005ba8 <HAL_TIM_Base_Start_IT+0x80>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a1b      	ldr	r2, [pc, #108]	; (8005c10 <HAL_TIM_Base_Start_IT+0xe8>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d115      	bne.n	8005bd4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	4b19      	ldr	r3, [pc, #100]	; (8005c14 <HAL_TIM_Base_Start_IT+0xec>)
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2b06      	cmp	r3, #6
 8005bb8:	d015      	beq.n	8005be6 <HAL_TIM_Base_Start_IT+0xbe>
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bc0:	d011      	beq.n	8005be6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f042 0201 	orr.w	r2, r2, #1
 8005bd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bd2:	e008      	b.n	8005be6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f042 0201 	orr.w	r2, r2, #1
 8005be2:	601a      	str	r2, [r3, #0]
 8005be4:	e000      	b.n	8005be8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005be6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3714      	adds	r7, #20
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	40010000 	.word	0x40010000
 8005bfc:	40000400 	.word	0x40000400
 8005c00:	40000800 	.word	0x40000800
 8005c04:	40000c00 	.word	0x40000c00
 8005c08:	40010400 	.word	0x40010400
 8005c0c:	40014000 	.word	0x40014000
 8005c10:	40001800 	.word	0x40001800
 8005c14:	00010007 	.word	0x00010007

08005c18 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b082      	sub	sp, #8
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d101      	bne.n	8005c2a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e049      	b.n	8005cbe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d106      	bne.n	8005c44 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7fb ffda 	bl	8001bf8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2202      	movs	r2, #2
 8005c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	3304      	adds	r3, #4
 8005c54:	4619      	mov	r1, r3
 8005c56:	4610      	mov	r0, r2
 8005c58:	f000 fa90 	bl	800617c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2201      	movs	r2, #1
 8005c80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3708      	adds	r7, #8
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cc6:	b580      	push	{r7, lr}
 8005cc8:	b082      	sub	sp, #8
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	691b      	ldr	r3, [r3, #16]
 8005cd4:	f003 0302 	and.w	r3, r3, #2
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d122      	bne.n	8005d22 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	f003 0302 	and.w	r3, r3, #2
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	d11b      	bne.n	8005d22 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f06f 0202 	mvn.w	r2, #2
 8005cf2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	699b      	ldr	r3, [r3, #24]
 8005d00:	f003 0303 	and.w	r3, r3, #3
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d003      	beq.n	8005d10 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f000 fa19 	bl	8006140 <HAL_TIM_IC_CaptureCallback>
 8005d0e:	e005      	b.n	8005d1c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f000 fa0b 	bl	800612c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 fa1c 	bl	8006154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	691b      	ldr	r3, [r3, #16]
 8005d28:	f003 0304 	and.w	r3, r3, #4
 8005d2c:	2b04      	cmp	r3, #4
 8005d2e:	d122      	bne.n	8005d76 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	f003 0304 	and.w	r3, r3, #4
 8005d3a:	2b04      	cmp	r3, #4
 8005d3c:	d11b      	bne.n	8005d76 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f06f 0204 	mvn.w	r2, #4
 8005d46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2202      	movs	r2, #2
 8005d4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	699b      	ldr	r3, [r3, #24]
 8005d54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d003      	beq.n	8005d64 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f000 f9ef 	bl	8006140 <HAL_TIM_IC_CaptureCallback>
 8005d62:	e005      	b.n	8005d70 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	f000 f9e1 	bl	800612c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 f9f2 	bl	8006154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	f003 0308 	and.w	r3, r3, #8
 8005d80:	2b08      	cmp	r3, #8
 8005d82:	d122      	bne.n	8005dca <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	f003 0308 	and.w	r3, r3, #8
 8005d8e:	2b08      	cmp	r3, #8
 8005d90:	d11b      	bne.n	8005dca <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f06f 0208 	mvn.w	r2, #8
 8005d9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2204      	movs	r2, #4
 8005da0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	69db      	ldr	r3, [r3, #28]
 8005da8:	f003 0303 	and.w	r3, r3, #3
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d003      	beq.n	8005db8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 f9c5 	bl	8006140 <HAL_TIM_IC_CaptureCallback>
 8005db6:	e005      	b.n	8005dc4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f000 f9b7 	bl	800612c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f000 f9c8 	bl	8006154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	691b      	ldr	r3, [r3, #16]
 8005dd0:	f003 0310 	and.w	r3, r3, #16
 8005dd4:	2b10      	cmp	r3, #16
 8005dd6:	d122      	bne.n	8005e1e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	f003 0310 	and.w	r3, r3, #16
 8005de2:	2b10      	cmp	r3, #16
 8005de4:	d11b      	bne.n	8005e1e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f06f 0210 	mvn.w	r2, #16
 8005dee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2208      	movs	r2, #8
 8005df4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	69db      	ldr	r3, [r3, #28]
 8005dfc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d003      	beq.n	8005e0c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 f99b 	bl	8006140 <HAL_TIM_IC_CaptureCallback>
 8005e0a:	e005      	b.n	8005e18 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 f98d 	bl	800612c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 f99e 	bl	8006154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	691b      	ldr	r3, [r3, #16]
 8005e24:	f003 0301 	and.w	r3, r3, #1
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d10e      	bne.n	8005e4a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d107      	bne.n	8005e4a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f06f 0201 	mvn.w	r2, #1
 8005e42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f7fb f9cd 	bl	80011e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	691b      	ldr	r3, [r3, #16]
 8005e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e54:	2b80      	cmp	r3, #128	; 0x80
 8005e56:	d10e      	bne.n	8005e76 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68db      	ldr	r3, [r3, #12]
 8005e5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e62:	2b80      	cmp	r3, #128	; 0x80
 8005e64:	d107      	bne.n	8005e76 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f000 fd19 	bl	80068a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	691b      	ldr	r3, [r3, #16]
 8005e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e84:	d10e      	bne.n	8005ea4 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e90:	2b80      	cmp	r3, #128	; 0x80
 8005e92:	d107      	bne.n	8005ea4 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005e9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 fd0c 	bl	80068bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	691b      	ldr	r3, [r3, #16]
 8005eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eae:	2b40      	cmp	r3, #64	; 0x40
 8005eb0:	d10e      	bne.n	8005ed0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ebc:	2b40      	cmp	r3, #64	; 0x40
 8005ebe:	d107      	bne.n	8005ed0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 f94c 	bl	8006168 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	f003 0320 	and.w	r3, r3, #32
 8005eda:	2b20      	cmp	r3, #32
 8005edc:	d10e      	bne.n	8005efc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	f003 0320 	and.w	r3, r3, #32
 8005ee8:	2b20      	cmp	r3, #32
 8005eea:	d107      	bne.n	8005efc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f06f 0220 	mvn.w	r2, #32
 8005ef4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 fccc 	bl	8006894 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005efc:	bf00      	nop
 8005efe:	3708      	adds	r7, #8
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b086      	sub	sp, #24
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f10:	2300      	movs	r3, #0
 8005f12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d101      	bne.n	8005f22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f1e:	2302      	movs	r3, #2
 8005f20:	e0ff      	b.n	8006122 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2b14      	cmp	r3, #20
 8005f2e:	f200 80f0 	bhi.w	8006112 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005f32:	a201      	add	r2, pc, #4	; (adr r2, 8005f38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f38:	08005f8d 	.word	0x08005f8d
 8005f3c:	08006113 	.word	0x08006113
 8005f40:	08006113 	.word	0x08006113
 8005f44:	08006113 	.word	0x08006113
 8005f48:	08005fcd 	.word	0x08005fcd
 8005f4c:	08006113 	.word	0x08006113
 8005f50:	08006113 	.word	0x08006113
 8005f54:	08006113 	.word	0x08006113
 8005f58:	0800600f 	.word	0x0800600f
 8005f5c:	08006113 	.word	0x08006113
 8005f60:	08006113 	.word	0x08006113
 8005f64:	08006113 	.word	0x08006113
 8005f68:	0800604f 	.word	0x0800604f
 8005f6c:	08006113 	.word	0x08006113
 8005f70:	08006113 	.word	0x08006113
 8005f74:	08006113 	.word	0x08006113
 8005f78:	08006091 	.word	0x08006091
 8005f7c:	08006113 	.word	0x08006113
 8005f80:	08006113 	.word	0x08006113
 8005f84:	08006113 	.word	0x08006113
 8005f88:	080060d1 	.word	0x080060d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68b9      	ldr	r1, [r7, #8]
 8005f92:	4618      	mov	r0, r3
 8005f94:	f000 f992 	bl	80062bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	699a      	ldr	r2, [r3, #24]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f042 0208 	orr.w	r2, r2, #8
 8005fa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	699a      	ldr	r2, [r3, #24]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f022 0204 	bic.w	r2, r2, #4
 8005fb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	6999      	ldr	r1, [r3, #24]
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	691a      	ldr	r2, [r3, #16]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	430a      	orrs	r2, r1
 8005fc8:	619a      	str	r2, [r3, #24]
      break;
 8005fca:	e0a5      	b.n	8006118 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68b9      	ldr	r1, [r7, #8]
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f000 f9e4 	bl	80063a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	699a      	ldr	r2, [r3, #24]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fe6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	699a      	ldr	r2, [r3, #24]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ff6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	6999      	ldr	r1, [r3, #24]
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	021a      	lsls	r2, r3, #8
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	430a      	orrs	r2, r1
 800600a:	619a      	str	r2, [r3, #24]
      break;
 800600c:	e084      	b.n	8006118 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68b9      	ldr	r1, [r7, #8]
 8006014:	4618      	mov	r0, r3
 8006016:	f000 fa3b 	bl	8006490 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	69da      	ldr	r2, [r3, #28]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f042 0208 	orr.w	r2, r2, #8
 8006028:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	69da      	ldr	r2, [r3, #28]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f022 0204 	bic.w	r2, r2, #4
 8006038:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	69d9      	ldr	r1, [r3, #28]
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	691a      	ldr	r2, [r3, #16]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	430a      	orrs	r2, r1
 800604a:	61da      	str	r2, [r3, #28]
      break;
 800604c:	e064      	b.n	8006118 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68b9      	ldr	r1, [r7, #8]
 8006054:	4618      	mov	r0, r3
 8006056:	f000 fa91 	bl	800657c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	69da      	ldr	r2, [r3, #28]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006068:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	69da      	ldr	r2, [r3, #28]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006078:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	69d9      	ldr	r1, [r3, #28]
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	021a      	lsls	r2, r3, #8
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	430a      	orrs	r2, r1
 800608c:	61da      	str	r2, [r3, #28]
      break;
 800608e:	e043      	b.n	8006118 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68b9      	ldr	r1, [r7, #8]
 8006096:	4618      	mov	r0, r3
 8006098:	f000 fac8 	bl	800662c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f042 0208 	orr.w	r2, r2, #8
 80060aa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f022 0204 	bic.w	r2, r2, #4
 80060ba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	691a      	ldr	r2, [r3, #16]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	430a      	orrs	r2, r1
 80060cc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80060ce:	e023      	b.n	8006118 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68b9      	ldr	r1, [r7, #8]
 80060d6:	4618      	mov	r0, r3
 80060d8:	f000 fafa 	bl	80066d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060ea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060fa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	021a      	lsls	r2, r3, #8
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	430a      	orrs	r2, r1
 800610e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006110:	e002      	b.n	8006118 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	75fb      	strb	r3, [r7, #23]
      break;
 8006116:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2200      	movs	r2, #0
 800611c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006120:	7dfb      	ldrb	r3, [r7, #23]
}
 8006122:	4618      	mov	r0, r3
 8006124:	3718      	adds	r7, #24
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop

0800612c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800612c:	b480      	push	{r7}
 800612e:	b083      	sub	sp, #12
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006134:	bf00      	nop
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006148:	bf00      	nop
 800614a:	370c      	adds	r7, #12
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr

08006154 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006154:	b480      	push	{r7}
 8006156:	b083      	sub	sp, #12
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800615c:	bf00      	nop
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006170:	bf00      	nop
 8006172:	370c      	adds	r7, #12
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr

0800617c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800617c:	b480      	push	{r7}
 800617e:	b085      	sub	sp, #20
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a40      	ldr	r2, [pc, #256]	; (8006290 <TIM_Base_SetConfig+0x114>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d013      	beq.n	80061bc <TIM_Base_SetConfig+0x40>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800619a:	d00f      	beq.n	80061bc <TIM_Base_SetConfig+0x40>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	4a3d      	ldr	r2, [pc, #244]	; (8006294 <TIM_Base_SetConfig+0x118>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d00b      	beq.n	80061bc <TIM_Base_SetConfig+0x40>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4a3c      	ldr	r2, [pc, #240]	; (8006298 <TIM_Base_SetConfig+0x11c>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d007      	beq.n	80061bc <TIM_Base_SetConfig+0x40>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	4a3b      	ldr	r2, [pc, #236]	; (800629c <TIM_Base_SetConfig+0x120>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d003      	beq.n	80061bc <TIM_Base_SetConfig+0x40>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4a3a      	ldr	r2, [pc, #232]	; (80062a0 <TIM_Base_SetConfig+0x124>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d108      	bne.n	80061ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4a2f      	ldr	r2, [pc, #188]	; (8006290 <TIM_Base_SetConfig+0x114>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d02b      	beq.n	800622e <TIM_Base_SetConfig+0xb2>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061dc:	d027      	beq.n	800622e <TIM_Base_SetConfig+0xb2>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a2c      	ldr	r2, [pc, #176]	; (8006294 <TIM_Base_SetConfig+0x118>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d023      	beq.n	800622e <TIM_Base_SetConfig+0xb2>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a2b      	ldr	r2, [pc, #172]	; (8006298 <TIM_Base_SetConfig+0x11c>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d01f      	beq.n	800622e <TIM_Base_SetConfig+0xb2>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	4a2a      	ldr	r2, [pc, #168]	; (800629c <TIM_Base_SetConfig+0x120>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d01b      	beq.n	800622e <TIM_Base_SetConfig+0xb2>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	4a29      	ldr	r2, [pc, #164]	; (80062a0 <TIM_Base_SetConfig+0x124>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d017      	beq.n	800622e <TIM_Base_SetConfig+0xb2>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4a28      	ldr	r2, [pc, #160]	; (80062a4 <TIM_Base_SetConfig+0x128>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d013      	beq.n	800622e <TIM_Base_SetConfig+0xb2>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a27      	ldr	r2, [pc, #156]	; (80062a8 <TIM_Base_SetConfig+0x12c>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d00f      	beq.n	800622e <TIM_Base_SetConfig+0xb2>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a26      	ldr	r2, [pc, #152]	; (80062ac <TIM_Base_SetConfig+0x130>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d00b      	beq.n	800622e <TIM_Base_SetConfig+0xb2>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a25      	ldr	r2, [pc, #148]	; (80062b0 <TIM_Base_SetConfig+0x134>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d007      	beq.n	800622e <TIM_Base_SetConfig+0xb2>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4a24      	ldr	r2, [pc, #144]	; (80062b4 <TIM_Base_SetConfig+0x138>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d003      	beq.n	800622e <TIM_Base_SetConfig+0xb2>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a23      	ldr	r2, [pc, #140]	; (80062b8 <TIM_Base_SetConfig+0x13c>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d108      	bne.n	8006240 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006234:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	4313      	orrs	r3, r2
 800623e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	695b      	ldr	r3, [r3, #20]
 800624a:	4313      	orrs	r3, r2
 800624c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	689a      	ldr	r2, [r3, #8]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	4a0a      	ldr	r2, [pc, #40]	; (8006290 <TIM_Base_SetConfig+0x114>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d003      	beq.n	8006274 <TIM_Base_SetConfig+0xf8>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a0c      	ldr	r2, [pc, #48]	; (80062a0 <TIM_Base_SetConfig+0x124>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d103      	bne.n	800627c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	691a      	ldr	r2, [r3, #16]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2201      	movs	r2, #1
 8006280:	615a      	str	r2, [r3, #20]
}
 8006282:	bf00      	nop
 8006284:	3714      	adds	r7, #20
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	40010000 	.word	0x40010000
 8006294:	40000400 	.word	0x40000400
 8006298:	40000800 	.word	0x40000800
 800629c:	40000c00 	.word	0x40000c00
 80062a0:	40010400 	.word	0x40010400
 80062a4:	40014000 	.word	0x40014000
 80062a8:	40014400 	.word	0x40014400
 80062ac:	40014800 	.word	0x40014800
 80062b0:	40001800 	.word	0x40001800
 80062b4:	40001c00 	.word	0x40001c00
 80062b8:	40002000 	.word	0x40002000

080062bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062bc:	b480      	push	{r7}
 80062be:	b087      	sub	sp, #28
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6a1b      	ldr	r3, [r3, #32]
 80062ca:	f023 0201 	bic.w	r2, r3, #1
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6a1b      	ldr	r3, [r3, #32]
 80062d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	699b      	ldr	r3, [r3, #24]
 80062e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80062e4:	68fa      	ldr	r2, [r7, #12]
 80062e6:	4b2b      	ldr	r3, [pc, #172]	; (8006394 <TIM_OC1_SetConfig+0xd8>)
 80062e8:	4013      	ands	r3, r2
 80062ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f023 0303 	bic.w	r3, r3, #3
 80062f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68fa      	ldr	r2, [r7, #12]
 80062fa:	4313      	orrs	r3, r2
 80062fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	f023 0302 	bic.w	r3, r3, #2
 8006304:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	697a      	ldr	r2, [r7, #20]
 800630c:	4313      	orrs	r3, r2
 800630e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a21      	ldr	r2, [pc, #132]	; (8006398 <TIM_OC1_SetConfig+0xdc>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d003      	beq.n	8006320 <TIM_OC1_SetConfig+0x64>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a20      	ldr	r2, [pc, #128]	; (800639c <TIM_OC1_SetConfig+0xe0>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d10c      	bne.n	800633a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	f023 0308 	bic.w	r3, r3, #8
 8006326:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	4313      	orrs	r3, r2
 8006330:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	f023 0304 	bic.w	r3, r3, #4
 8006338:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a16      	ldr	r2, [pc, #88]	; (8006398 <TIM_OC1_SetConfig+0xdc>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d003      	beq.n	800634a <TIM_OC1_SetConfig+0x8e>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a15      	ldr	r2, [pc, #84]	; (800639c <TIM_OC1_SetConfig+0xe0>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d111      	bne.n	800636e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006350:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006358:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	695b      	ldr	r3, [r3, #20]
 800635e:	693a      	ldr	r2, [r7, #16]
 8006360:	4313      	orrs	r3, r2
 8006362:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	693a      	ldr	r2, [r7, #16]
 800636a:	4313      	orrs	r3, r2
 800636c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	693a      	ldr	r2, [r7, #16]
 8006372:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	685a      	ldr	r2, [r3, #4]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	697a      	ldr	r2, [r7, #20]
 8006386:	621a      	str	r2, [r3, #32]
}
 8006388:	bf00      	nop
 800638a:	371c      	adds	r7, #28
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr
 8006394:	fffeff8f 	.word	0xfffeff8f
 8006398:	40010000 	.word	0x40010000
 800639c:	40010400 	.word	0x40010400

080063a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b087      	sub	sp, #28
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	f023 0210 	bic.w	r2, r3, #16
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a1b      	ldr	r3, [r3, #32]
 80063ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	699b      	ldr	r3, [r3, #24]
 80063c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	4b2e      	ldr	r3, [pc, #184]	; (8006484 <TIM_OC2_SetConfig+0xe4>)
 80063cc:	4013      	ands	r3, r2
 80063ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	021b      	lsls	r3, r3, #8
 80063de:	68fa      	ldr	r2, [r7, #12]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	f023 0320 	bic.w	r3, r3, #32
 80063ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	011b      	lsls	r3, r3, #4
 80063f2:	697a      	ldr	r2, [r7, #20]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	4a23      	ldr	r2, [pc, #140]	; (8006488 <TIM_OC2_SetConfig+0xe8>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d003      	beq.n	8006408 <TIM_OC2_SetConfig+0x68>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4a22      	ldr	r2, [pc, #136]	; (800648c <TIM_OC2_SetConfig+0xec>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d10d      	bne.n	8006424 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800640e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	011b      	lsls	r3, r3, #4
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	4313      	orrs	r3, r2
 800641a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006422:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a18      	ldr	r2, [pc, #96]	; (8006488 <TIM_OC2_SetConfig+0xe8>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d003      	beq.n	8006434 <TIM_OC2_SetConfig+0x94>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a17      	ldr	r2, [pc, #92]	; (800648c <TIM_OC2_SetConfig+0xec>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d113      	bne.n	800645c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800643a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006442:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	695b      	ldr	r3, [r3, #20]
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	693a      	ldr	r2, [r7, #16]
 800644c:	4313      	orrs	r3, r2
 800644e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	699b      	ldr	r3, [r3, #24]
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	4313      	orrs	r3, r2
 800645a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	693a      	ldr	r2, [r7, #16]
 8006460:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	685a      	ldr	r2, [r3, #4]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	697a      	ldr	r2, [r7, #20]
 8006474:	621a      	str	r2, [r3, #32]
}
 8006476:	bf00      	nop
 8006478:	371c      	adds	r7, #28
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	feff8fff 	.word	0xfeff8fff
 8006488:	40010000 	.word	0x40010000
 800648c:	40010400 	.word	0x40010400

08006490 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006490:	b480      	push	{r7}
 8006492:	b087      	sub	sp, #28
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6a1b      	ldr	r3, [r3, #32]
 800649e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a1b      	ldr	r3, [r3, #32]
 80064aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80064b8:	68fa      	ldr	r2, [r7, #12]
 80064ba:	4b2d      	ldr	r3, [pc, #180]	; (8006570 <TIM_OC3_SetConfig+0xe0>)
 80064bc:	4013      	ands	r3, r2
 80064be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f023 0303 	bic.w	r3, r3, #3
 80064c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80064d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	021b      	lsls	r3, r3, #8
 80064e0:	697a      	ldr	r2, [r7, #20]
 80064e2:	4313      	orrs	r3, r2
 80064e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a22      	ldr	r2, [pc, #136]	; (8006574 <TIM_OC3_SetConfig+0xe4>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d003      	beq.n	80064f6 <TIM_OC3_SetConfig+0x66>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a21      	ldr	r2, [pc, #132]	; (8006578 <TIM_OC3_SetConfig+0xe8>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d10d      	bne.n	8006512 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80064fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	021b      	lsls	r3, r3, #8
 8006504:	697a      	ldr	r2, [r7, #20]
 8006506:	4313      	orrs	r3, r2
 8006508:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006510:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a17      	ldr	r2, [pc, #92]	; (8006574 <TIM_OC3_SetConfig+0xe4>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d003      	beq.n	8006522 <TIM_OC3_SetConfig+0x92>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a16      	ldr	r2, [pc, #88]	; (8006578 <TIM_OC3_SetConfig+0xe8>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d113      	bne.n	800654a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006528:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006530:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	695b      	ldr	r3, [r3, #20]
 8006536:	011b      	lsls	r3, r3, #4
 8006538:	693a      	ldr	r2, [r7, #16]
 800653a:	4313      	orrs	r3, r2
 800653c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	699b      	ldr	r3, [r3, #24]
 8006542:	011b      	lsls	r3, r3, #4
 8006544:	693a      	ldr	r2, [r7, #16]
 8006546:	4313      	orrs	r3, r2
 8006548:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	693a      	ldr	r2, [r7, #16]
 800654e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	685a      	ldr	r2, [r3, #4]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	697a      	ldr	r2, [r7, #20]
 8006562:	621a      	str	r2, [r3, #32]
}
 8006564:	bf00      	nop
 8006566:	371c      	adds	r7, #28
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr
 8006570:	fffeff8f 	.word	0xfffeff8f
 8006574:	40010000 	.word	0x40010000
 8006578:	40010400 	.word	0x40010400

0800657c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800657c:	b480      	push	{r7}
 800657e:	b087      	sub	sp, #28
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a1b      	ldr	r3, [r3, #32]
 800658a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a1b      	ldr	r3, [r3, #32]
 8006596:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	69db      	ldr	r3, [r3, #28]
 80065a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80065a4:	68fa      	ldr	r2, [r7, #12]
 80065a6:	4b1e      	ldr	r3, [pc, #120]	; (8006620 <TIM_OC4_SetConfig+0xa4>)
 80065a8:	4013      	ands	r3, r2
 80065aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	021b      	lsls	r3, r3, #8
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	4313      	orrs	r3, r2
 80065be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80065c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	031b      	lsls	r3, r3, #12
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	4a13      	ldr	r2, [pc, #76]	; (8006624 <TIM_OC4_SetConfig+0xa8>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d003      	beq.n	80065e4 <TIM_OC4_SetConfig+0x68>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	4a12      	ldr	r2, [pc, #72]	; (8006628 <TIM_OC4_SetConfig+0xac>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d109      	bne.n	80065f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80065ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	695b      	ldr	r3, [r3, #20]
 80065f0:	019b      	lsls	r3, r3, #6
 80065f2:	697a      	ldr	r2, [r7, #20]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	697a      	ldr	r2, [r7, #20]
 80065fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	68fa      	ldr	r2, [r7, #12]
 8006602:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	685a      	ldr	r2, [r3, #4]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	693a      	ldr	r2, [r7, #16]
 8006610:	621a      	str	r2, [r3, #32]
}
 8006612:	bf00      	nop
 8006614:	371c      	adds	r7, #28
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
 800661e:	bf00      	nop
 8006620:	feff8fff 	.word	0xfeff8fff
 8006624:	40010000 	.word	0x40010000
 8006628:	40010400 	.word	0x40010400

0800662c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800662c:	b480      	push	{r7}
 800662e:	b087      	sub	sp, #28
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a1b      	ldr	r3, [r3, #32]
 800663a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a1b      	ldr	r3, [r3, #32]
 8006646:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006654:	68fa      	ldr	r2, [r7, #12]
 8006656:	4b1b      	ldr	r3, [pc, #108]	; (80066c4 <TIM_OC5_SetConfig+0x98>)
 8006658:	4013      	ands	r3, r2
 800665a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	4313      	orrs	r3, r2
 8006664:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800666c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	041b      	lsls	r3, r3, #16
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	4313      	orrs	r3, r2
 8006678:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a12      	ldr	r2, [pc, #72]	; (80066c8 <TIM_OC5_SetConfig+0x9c>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d003      	beq.n	800668a <TIM_OC5_SetConfig+0x5e>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a11      	ldr	r2, [pc, #68]	; (80066cc <TIM_OC5_SetConfig+0xa0>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d109      	bne.n	800669e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006690:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	695b      	ldr	r3, [r3, #20]
 8006696:	021b      	lsls	r3, r3, #8
 8006698:	697a      	ldr	r2, [r7, #20]
 800669a:	4313      	orrs	r3, r2
 800669c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	697a      	ldr	r2, [r7, #20]
 80066a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	685a      	ldr	r2, [r3, #4]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	621a      	str	r2, [r3, #32]
}
 80066b8:	bf00      	nop
 80066ba:	371c      	adds	r7, #28
 80066bc:	46bd      	mov	sp, r7
 80066be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c2:	4770      	bx	lr
 80066c4:	fffeff8f 	.word	0xfffeff8f
 80066c8:	40010000 	.word	0x40010000
 80066cc:	40010400 	.word	0x40010400

080066d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b087      	sub	sp, #28
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6a1b      	ldr	r3, [r3, #32]
 80066de:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a1b      	ldr	r3, [r3, #32]
 80066ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	4b1c      	ldr	r3, [pc, #112]	; (800676c <TIM_OC6_SetConfig+0x9c>)
 80066fc:	4013      	ands	r3, r2
 80066fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	021b      	lsls	r3, r3, #8
 8006706:	68fa      	ldr	r2, [r7, #12]
 8006708:	4313      	orrs	r3, r2
 800670a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006712:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	051b      	lsls	r3, r3, #20
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	4313      	orrs	r3, r2
 800671e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a13      	ldr	r2, [pc, #76]	; (8006770 <TIM_OC6_SetConfig+0xa0>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d003      	beq.n	8006730 <TIM_OC6_SetConfig+0x60>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a12      	ldr	r2, [pc, #72]	; (8006774 <TIM_OC6_SetConfig+0xa4>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d109      	bne.n	8006744 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006736:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	695b      	ldr	r3, [r3, #20]
 800673c:	029b      	lsls	r3, r3, #10
 800673e:	697a      	ldr	r2, [r7, #20]
 8006740:	4313      	orrs	r3, r2
 8006742:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	697a      	ldr	r2, [r7, #20]
 8006748:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	68fa      	ldr	r2, [r7, #12]
 800674e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	685a      	ldr	r2, [r3, #4]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	693a      	ldr	r2, [r7, #16]
 800675c:	621a      	str	r2, [r3, #32]
}
 800675e:	bf00      	nop
 8006760:	371c      	adds	r7, #28
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	feff8fff 	.word	0xfeff8fff
 8006770:	40010000 	.word	0x40010000
 8006774:	40010400 	.word	0x40010400

08006778 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006778:	b480      	push	{r7}
 800677a:	b085      	sub	sp, #20
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006788:	2b01      	cmp	r3, #1
 800678a:	d101      	bne.n	8006790 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800678c:	2302      	movs	r3, #2
 800678e:	e06d      	b.n	800686c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2202      	movs	r2, #2
 800679c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a30      	ldr	r2, [pc, #192]	; (8006878 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d004      	beq.n	80067c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a2f      	ldr	r2, [pc, #188]	; (800687c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d108      	bne.n	80067d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80067ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68fa      	ldr	r2, [r7, #12]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a20      	ldr	r2, [pc, #128]	; (8006878 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d022      	beq.n	8006840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006802:	d01d      	beq.n	8006840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a1d      	ldr	r2, [pc, #116]	; (8006880 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d018      	beq.n	8006840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a1c      	ldr	r2, [pc, #112]	; (8006884 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d013      	beq.n	8006840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a1a      	ldr	r2, [pc, #104]	; (8006888 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d00e      	beq.n	8006840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a15      	ldr	r2, [pc, #84]	; (800687c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d009      	beq.n	8006840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a16      	ldr	r2, [pc, #88]	; (800688c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d004      	beq.n	8006840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a15      	ldr	r2, [pc, #84]	; (8006890 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d10c      	bne.n	800685a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006846:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	68ba      	ldr	r2, [r7, #8]
 800684e:	4313      	orrs	r3, r2
 8006850:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2201      	movs	r2, #1
 800685e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3714      	adds	r7, #20
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr
 8006878:	40010000 	.word	0x40010000
 800687c:	40010400 	.word	0x40010400
 8006880:	40000400 	.word	0x40000400
 8006884:	40000800 	.word	0x40000800
 8006888:	40000c00 	.word	0x40000c00
 800688c:	40014000 	.word	0x40014000
 8006890:	40001800 	.word	0x40001800

08006894 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006894:	b480      	push	{r7}
 8006896:	b083      	sub	sp, #12
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800689c:	bf00      	nop
 800689e:	370c      	adds	r7, #12
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr

080068a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b083      	sub	sp, #12
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80068b0:	bf00      	nop
 80068b2:	370c      	adds	r7, #12
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr

080068bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80068bc:	b480      	push	{r7}
 80068be:	b083      	sub	sp, #12
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80068c4:	bf00      	nop
 80068c6:	370c      	adds	r7, #12
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d101      	bne.n	80068e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e040      	b.n	8006964 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d106      	bne.n	80068f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f7fb fa08 	bl	8001d08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2224      	movs	r2, #36	; 0x24
 80068fc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f022 0201 	bic.w	r2, r2, #1
 800690c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 fb82 	bl	8007018 <UART_SetConfig>
 8006914:	4603      	mov	r3, r0
 8006916:	2b01      	cmp	r3, #1
 8006918:	d101      	bne.n	800691e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e022      	b.n	8006964 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006922:	2b00      	cmp	r3, #0
 8006924:	d002      	beq.n	800692c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 fdda 	bl	80074e0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	685a      	ldr	r2, [r3, #4]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800693a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	689a      	ldr	r2, [r3, #8]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800694a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f042 0201 	orr.w	r2, r2, #1
 800695a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f000 fe61 	bl	8007624 <UART_CheckIdleState>
 8006962:	4603      	mov	r3, r0
}
 8006964:	4618      	mov	r0, r3
 8006966:	3708      	adds	r7, #8
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}

0800696c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b08a      	sub	sp, #40	; 0x28
 8006970:	af00      	add	r7, sp, #0
 8006972:	60f8      	str	r0, [r7, #12]
 8006974:	60b9      	str	r1, [r7, #8]
 8006976:	4613      	mov	r3, r2
 8006978:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006980:	2b20      	cmp	r3, #32
 8006982:	d132      	bne.n	80069ea <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d002      	beq.n	8006990 <HAL_UART_Receive_IT+0x24>
 800698a:	88fb      	ldrh	r3, [r7, #6]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d101      	bne.n	8006994 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	e02b      	b.n	80069ec <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d018      	beq.n	80069da <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	e853 3f00 	ldrex	r3, [r3]
 80069b4:	613b      	str	r3, [r7, #16]
   return(result);
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80069bc:	627b      	str	r3, [r7, #36]	; 0x24
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	461a      	mov	r2, r3
 80069c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c6:	623b      	str	r3, [r7, #32]
 80069c8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ca:	69f9      	ldr	r1, [r7, #28]
 80069cc:	6a3a      	ldr	r2, [r7, #32]
 80069ce:	e841 2300 	strex	r3, r2, [r1]
 80069d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d1e6      	bne.n	80069a8 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80069da:	88fb      	ldrh	r3, [r7, #6]
 80069dc:	461a      	mov	r2, r3
 80069de:	68b9      	ldr	r1, [r7, #8]
 80069e0:	68f8      	ldr	r0, [r7, #12]
 80069e2:	f000 ff33 	bl	800784c <UART_Start_Receive_IT>
 80069e6:	4603      	mov	r3, r0
 80069e8:	e000      	b.n	80069ec <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80069ea:	2302      	movs	r3, #2
  }
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3728      	adds	r7, #40	; 0x28
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}

080069f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b0ba      	sub	sp, #232	; 0xe8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	69db      	ldr	r3, [r3, #28]
 8006a02:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006a1a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006a1e:	f640 030f 	movw	r3, #2063	; 0x80f
 8006a22:	4013      	ands	r3, r2
 8006a24:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006a28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d115      	bne.n	8006a5c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a34:	f003 0320 	and.w	r3, r3, #32
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d00f      	beq.n	8006a5c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a40:	f003 0320 	and.w	r3, r3, #32
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d009      	beq.n	8006a5c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	f000 82ac 	beq.w	8006faa <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	4798      	blx	r3
      }
      return;
 8006a5a:	e2a6      	b.n	8006faa <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006a5c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f000 8117 	beq.w	8006c94 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006a66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a6a:	f003 0301 	and.w	r3, r3, #1
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d106      	bne.n	8006a80 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006a72:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006a76:	4b85      	ldr	r3, [pc, #532]	; (8006c8c <HAL_UART_IRQHandler+0x298>)
 8006a78:	4013      	ands	r3, r2
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f000 810a 	beq.w	8006c94 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a84:	f003 0301 	and.w	r3, r3, #1
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d011      	beq.n	8006ab0 <HAL_UART_IRQHandler+0xbc>
 8006a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d00b      	beq.n	8006ab0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006aa6:	f043 0201 	orr.w	r2, r3, #1
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ab4:	f003 0302 	and.w	r3, r3, #2
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d011      	beq.n	8006ae0 <HAL_UART_IRQHandler+0xec>
 8006abc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ac0:	f003 0301 	and.w	r3, r3, #1
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d00b      	beq.n	8006ae0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2202      	movs	r2, #2
 8006ace:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ad6:	f043 0204 	orr.w	r2, r3, #4
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ae4:	f003 0304 	and.w	r3, r3, #4
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d011      	beq.n	8006b10 <HAL_UART_IRQHandler+0x11c>
 8006aec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006af0:	f003 0301 	and.w	r3, r3, #1
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00b      	beq.n	8006b10 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2204      	movs	r2, #4
 8006afe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b06:	f043 0202 	orr.w	r2, r3, #2
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006b10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b14:	f003 0308 	and.w	r3, r3, #8
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d017      	beq.n	8006b4c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006b1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b20:	f003 0320 	and.w	r3, r3, #32
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d105      	bne.n	8006b34 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006b28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b2c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d00b      	beq.n	8006b4c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	2208      	movs	r2, #8
 8006b3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b42:	f043 0208 	orr.w	r2, r3, #8
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006b4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d012      	beq.n	8006b7e <HAL_UART_IRQHandler+0x18a>
 8006b58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b5c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d00c      	beq.n	8006b7e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b6c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b74:	f043 0220 	orr.w	r2, r3, #32
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	f000 8212 	beq.w	8006fae <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b8e:	f003 0320 	and.w	r3, r3, #32
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d00d      	beq.n	8006bb2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006b96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b9a:	f003 0320 	and.w	r3, r3, #32
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d007      	beq.n	8006bb2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d003      	beq.n	8006bb2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006bb8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bc6:	2b40      	cmp	r3, #64	; 0x40
 8006bc8:	d005      	beq.n	8006bd6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006bca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006bce:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d04f      	beq.n	8006c76 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 fefe 	bl	80079d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006be6:	2b40      	cmp	r3, #64	; 0x40
 8006be8:	d141      	bne.n	8006c6e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	3308      	adds	r3, #8
 8006bf0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006bf8:	e853 3f00 	ldrex	r3, [r3]
 8006bfc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006c00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006c04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	3308      	adds	r3, #8
 8006c12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006c16:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006c1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006c22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006c26:	e841 2300 	strex	r3, r2, [r1]
 8006c2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006c2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1d9      	bne.n	8006bea <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d013      	beq.n	8006c66 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c42:	4a13      	ldr	r2, [pc, #76]	; (8006c90 <HAL_UART_IRQHandler+0x29c>)
 8006c44:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f7fb ff68 	bl	8002b20 <HAL_DMA_Abort_IT>
 8006c50:	4603      	mov	r3, r0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d017      	beq.n	8006c86 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006c60:	4610      	mov	r0, r2
 8006c62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c64:	e00f      	b.n	8006c86 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f000 f9b6 	bl	8006fd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c6c:	e00b      	b.n	8006c86 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f000 f9b2 	bl	8006fd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c74:	e007      	b.n	8006c86 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f000 f9ae 	bl	8006fd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006c84:	e193      	b.n	8006fae <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c86:	bf00      	nop
    return;
 8006c88:	e191      	b.n	8006fae <HAL_UART_IRQHandler+0x5ba>
 8006c8a:	bf00      	nop
 8006c8c:	04000120 	.word	0x04000120
 8006c90:	08007aa1 	.word	0x08007aa1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	f040 814c 	bne.w	8006f36 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ca2:	f003 0310 	and.w	r3, r3, #16
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	f000 8145 	beq.w	8006f36 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006cac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cb0:	f003 0310 	and.w	r3, r3, #16
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	f000 813e 	beq.w	8006f36 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	2210      	movs	r2, #16
 8006cc0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ccc:	2b40      	cmp	r3, #64	; 0x40
 8006cce:	f040 80b6 	bne.w	8006e3e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006cde:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	f000 8165 	beq.w	8006fb2 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006cee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	f080 815d 	bcs.w	8006fb2 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006cfe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d06:	69db      	ldr	r3, [r3, #28]
 8006d08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d0c:	f000 8086 	beq.w	8006e1c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006d1c:	e853 3f00 	ldrex	r3, [r3]
 8006d20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006d24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006d28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d2c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	461a      	mov	r2, r3
 8006d36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006d3a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006d3e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d42:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006d46:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006d4a:	e841 2300 	strex	r3, r2, [r1]
 8006d4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006d52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1da      	bne.n	8006d10 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	3308      	adds	r3, #8
 8006d60:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d64:	e853 3f00 	ldrex	r3, [r3]
 8006d68:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006d6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006d6c:	f023 0301 	bic.w	r3, r3, #1
 8006d70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	3308      	adds	r3, #8
 8006d7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006d7e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006d82:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d84:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006d86:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006d8a:	e841 2300 	strex	r3, r2, [r1]
 8006d8e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006d90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d1e1      	bne.n	8006d5a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	3308      	adds	r3, #8
 8006d9c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006da0:	e853 3f00 	ldrex	r3, [r3]
 8006da4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006da6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006da8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006dac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	3308      	adds	r3, #8
 8006db6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006dba:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006dbc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dbe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006dc0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006dc2:	e841 2300 	strex	r3, r2, [r1]
 8006dc6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006dc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1e3      	bne.n	8006d96 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2220      	movs	r2, #32
 8006dd2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006de4:	e853 3f00 	ldrex	r3, [r3]
 8006de8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006dea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006dec:	f023 0310 	bic.w	r3, r3, #16
 8006df0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	461a      	mov	r2, r3
 8006dfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006dfe:	65bb      	str	r3, [r7, #88]	; 0x58
 8006e00:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e02:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006e04:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006e06:	e841 2300 	strex	r3, r2, [r1]
 8006e0a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006e0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d1e4      	bne.n	8006ddc <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7fb fe12 	bl	8002a40 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2202      	movs	r2, #2
 8006e20:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	1ad3      	subs	r3, r2, r3
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	4619      	mov	r1, r3
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 f8d8 	bl	8006fec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006e3c:	e0b9      	b.n	8006fb2 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	1ad3      	subs	r3, r2, r3
 8006e4e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	f000 80ab 	beq.w	8006fb6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8006e60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	f000 80a6 	beq.w	8006fb6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e72:	e853 3f00 	ldrex	r3, [r3]
 8006e76:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e7a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e7e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	461a      	mov	r2, r3
 8006e88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006e8c:	647b      	str	r3, [r7, #68]	; 0x44
 8006e8e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e90:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e94:	e841 2300 	strex	r3, r2, [r1]
 8006e98:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006e9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1e4      	bne.n	8006e6a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	3308      	adds	r3, #8
 8006ea6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eaa:	e853 3f00 	ldrex	r3, [r3]
 8006eae:	623b      	str	r3, [r7, #32]
   return(result);
 8006eb0:	6a3b      	ldr	r3, [r7, #32]
 8006eb2:	f023 0301 	bic.w	r3, r3, #1
 8006eb6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	3308      	adds	r3, #8
 8006ec0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006ec4:	633a      	str	r2, [r7, #48]	; 0x30
 8006ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006eca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ecc:	e841 2300 	strex	r3, r2, [r1]
 8006ed0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1e3      	bne.n	8006ea0 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2220      	movs	r2, #32
 8006edc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	e853 3f00 	ldrex	r3, [r3]
 8006ef8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f023 0310 	bic.w	r3, r3, #16
 8006f00:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	461a      	mov	r2, r3
 8006f0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006f0e:	61fb      	str	r3, [r7, #28]
 8006f10:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f12:	69b9      	ldr	r1, [r7, #24]
 8006f14:	69fa      	ldr	r2, [r7, #28]
 8006f16:	e841 2300 	strex	r3, r2, [r1]
 8006f1a:	617b      	str	r3, [r7, #20]
   return(result);
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d1e4      	bne.n	8006eec <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2202      	movs	r2, #2
 8006f26:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006f28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 f85c 	bl	8006fec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006f34:	e03f      	b.n	8006fb6 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d00e      	beq.n	8006f60 <HAL_UART_IRQHandler+0x56c>
 8006f42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d008      	beq.n	8006f60 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006f56:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 f853 	bl	8007004 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f5e:	e02d      	b.n	8006fbc <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006f60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d00e      	beq.n	8006f8a <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006f6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d008      	beq.n	8006f8a <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d01c      	beq.n	8006fba <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	4798      	blx	r3
    }
    return;
 8006f88:	e017      	b.n	8006fba <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006f8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d012      	beq.n	8006fbc <HAL_UART_IRQHandler+0x5c8>
 8006f96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d00c      	beq.n	8006fbc <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 fd92 	bl	8007acc <UART_EndTransmit_IT>
    return;
 8006fa8:	e008      	b.n	8006fbc <HAL_UART_IRQHandler+0x5c8>
      return;
 8006faa:	bf00      	nop
 8006fac:	e006      	b.n	8006fbc <HAL_UART_IRQHandler+0x5c8>
    return;
 8006fae:	bf00      	nop
 8006fb0:	e004      	b.n	8006fbc <HAL_UART_IRQHandler+0x5c8>
      return;
 8006fb2:	bf00      	nop
 8006fb4:	e002      	b.n	8006fbc <HAL_UART_IRQHandler+0x5c8>
      return;
 8006fb6:	bf00      	nop
 8006fb8:	e000      	b.n	8006fbc <HAL_UART_IRQHandler+0x5c8>
    return;
 8006fba:	bf00      	nop
  }

}
 8006fbc:	37e8      	adds	r7, #232	; 0xe8
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop

08006fc4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b083      	sub	sp, #12
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006fe0:	bf00      	nop
 8006fe2:	370c      	adds	r7, #12
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b083      	sub	sp, #12
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ff8:	bf00      	nop
 8006ffa:	370c      	adds	r7, #12
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007002:	4770      	bx	lr

08007004 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800700c:	bf00      	nop
 800700e:	370c      	adds	r7, #12
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b088      	sub	sp, #32
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007020:	2300      	movs	r3, #0
 8007022:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	689a      	ldr	r2, [r3, #8]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	431a      	orrs	r2, r3
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	695b      	ldr	r3, [r3, #20]
 8007032:	431a      	orrs	r2, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	69db      	ldr	r3, [r3, #28]
 8007038:	4313      	orrs	r3, r2
 800703a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	4ba6      	ldr	r3, [pc, #664]	; (80072dc <UART_SetConfig+0x2c4>)
 8007044:	4013      	ands	r3, r2
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	6812      	ldr	r2, [r2, #0]
 800704a:	6979      	ldr	r1, [r7, #20]
 800704c:	430b      	orrs	r3, r1
 800704e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	68da      	ldr	r2, [r3, #12]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	430a      	orrs	r2, r1
 8007064:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	699b      	ldr	r3, [r3, #24]
 800706a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6a1b      	ldr	r3, [r3, #32]
 8007070:	697a      	ldr	r2, [r7, #20]
 8007072:	4313      	orrs	r3, r2
 8007074:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	697a      	ldr	r2, [r7, #20]
 8007086:	430a      	orrs	r2, r1
 8007088:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a94      	ldr	r2, [pc, #592]	; (80072e0 <UART_SetConfig+0x2c8>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d120      	bne.n	80070d6 <UART_SetConfig+0xbe>
 8007094:	4b93      	ldr	r3, [pc, #588]	; (80072e4 <UART_SetConfig+0x2cc>)
 8007096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800709a:	f003 0303 	and.w	r3, r3, #3
 800709e:	2b03      	cmp	r3, #3
 80070a0:	d816      	bhi.n	80070d0 <UART_SetConfig+0xb8>
 80070a2:	a201      	add	r2, pc, #4	; (adr r2, 80070a8 <UART_SetConfig+0x90>)
 80070a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a8:	080070b9 	.word	0x080070b9
 80070ac:	080070c5 	.word	0x080070c5
 80070b0:	080070bf 	.word	0x080070bf
 80070b4:	080070cb 	.word	0x080070cb
 80070b8:	2301      	movs	r3, #1
 80070ba:	77fb      	strb	r3, [r7, #31]
 80070bc:	e150      	b.n	8007360 <UART_SetConfig+0x348>
 80070be:	2302      	movs	r3, #2
 80070c0:	77fb      	strb	r3, [r7, #31]
 80070c2:	e14d      	b.n	8007360 <UART_SetConfig+0x348>
 80070c4:	2304      	movs	r3, #4
 80070c6:	77fb      	strb	r3, [r7, #31]
 80070c8:	e14a      	b.n	8007360 <UART_SetConfig+0x348>
 80070ca:	2308      	movs	r3, #8
 80070cc:	77fb      	strb	r3, [r7, #31]
 80070ce:	e147      	b.n	8007360 <UART_SetConfig+0x348>
 80070d0:	2310      	movs	r3, #16
 80070d2:	77fb      	strb	r3, [r7, #31]
 80070d4:	e144      	b.n	8007360 <UART_SetConfig+0x348>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a83      	ldr	r2, [pc, #524]	; (80072e8 <UART_SetConfig+0x2d0>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d132      	bne.n	8007146 <UART_SetConfig+0x12e>
 80070e0:	4b80      	ldr	r3, [pc, #512]	; (80072e4 <UART_SetConfig+0x2cc>)
 80070e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070e6:	f003 030c 	and.w	r3, r3, #12
 80070ea:	2b0c      	cmp	r3, #12
 80070ec:	d828      	bhi.n	8007140 <UART_SetConfig+0x128>
 80070ee:	a201      	add	r2, pc, #4	; (adr r2, 80070f4 <UART_SetConfig+0xdc>)
 80070f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f4:	08007129 	.word	0x08007129
 80070f8:	08007141 	.word	0x08007141
 80070fc:	08007141 	.word	0x08007141
 8007100:	08007141 	.word	0x08007141
 8007104:	08007135 	.word	0x08007135
 8007108:	08007141 	.word	0x08007141
 800710c:	08007141 	.word	0x08007141
 8007110:	08007141 	.word	0x08007141
 8007114:	0800712f 	.word	0x0800712f
 8007118:	08007141 	.word	0x08007141
 800711c:	08007141 	.word	0x08007141
 8007120:	08007141 	.word	0x08007141
 8007124:	0800713b 	.word	0x0800713b
 8007128:	2300      	movs	r3, #0
 800712a:	77fb      	strb	r3, [r7, #31]
 800712c:	e118      	b.n	8007360 <UART_SetConfig+0x348>
 800712e:	2302      	movs	r3, #2
 8007130:	77fb      	strb	r3, [r7, #31]
 8007132:	e115      	b.n	8007360 <UART_SetConfig+0x348>
 8007134:	2304      	movs	r3, #4
 8007136:	77fb      	strb	r3, [r7, #31]
 8007138:	e112      	b.n	8007360 <UART_SetConfig+0x348>
 800713a:	2308      	movs	r3, #8
 800713c:	77fb      	strb	r3, [r7, #31]
 800713e:	e10f      	b.n	8007360 <UART_SetConfig+0x348>
 8007140:	2310      	movs	r3, #16
 8007142:	77fb      	strb	r3, [r7, #31]
 8007144:	e10c      	b.n	8007360 <UART_SetConfig+0x348>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a68      	ldr	r2, [pc, #416]	; (80072ec <UART_SetConfig+0x2d4>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d120      	bne.n	8007192 <UART_SetConfig+0x17a>
 8007150:	4b64      	ldr	r3, [pc, #400]	; (80072e4 <UART_SetConfig+0x2cc>)
 8007152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007156:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800715a:	2b30      	cmp	r3, #48	; 0x30
 800715c:	d013      	beq.n	8007186 <UART_SetConfig+0x16e>
 800715e:	2b30      	cmp	r3, #48	; 0x30
 8007160:	d814      	bhi.n	800718c <UART_SetConfig+0x174>
 8007162:	2b20      	cmp	r3, #32
 8007164:	d009      	beq.n	800717a <UART_SetConfig+0x162>
 8007166:	2b20      	cmp	r3, #32
 8007168:	d810      	bhi.n	800718c <UART_SetConfig+0x174>
 800716a:	2b00      	cmp	r3, #0
 800716c:	d002      	beq.n	8007174 <UART_SetConfig+0x15c>
 800716e:	2b10      	cmp	r3, #16
 8007170:	d006      	beq.n	8007180 <UART_SetConfig+0x168>
 8007172:	e00b      	b.n	800718c <UART_SetConfig+0x174>
 8007174:	2300      	movs	r3, #0
 8007176:	77fb      	strb	r3, [r7, #31]
 8007178:	e0f2      	b.n	8007360 <UART_SetConfig+0x348>
 800717a:	2302      	movs	r3, #2
 800717c:	77fb      	strb	r3, [r7, #31]
 800717e:	e0ef      	b.n	8007360 <UART_SetConfig+0x348>
 8007180:	2304      	movs	r3, #4
 8007182:	77fb      	strb	r3, [r7, #31]
 8007184:	e0ec      	b.n	8007360 <UART_SetConfig+0x348>
 8007186:	2308      	movs	r3, #8
 8007188:	77fb      	strb	r3, [r7, #31]
 800718a:	e0e9      	b.n	8007360 <UART_SetConfig+0x348>
 800718c:	2310      	movs	r3, #16
 800718e:	77fb      	strb	r3, [r7, #31]
 8007190:	e0e6      	b.n	8007360 <UART_SetConfig+0x348>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a56      	ldr	r2, [pc, #344]	; (80072f0 <UART_SetConfig+0x2d8>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d120      	bne.n	80071de <UART_SetConfig+0x1c6>
 800719c:	4b51      	ldr	r3, [pc, #324]	; (80072e4 <UART_SetConfig+0x2cc>)
 800719e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071a2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80071a6:	2bc0      	cmp	r3, #192	; 0xc0
 80071a8:	d013      	beq.n	80071d2 <UART_SetConfig+0x1ba>
 80071aa:	2bc0      	cmp	r3, #192	; 0xc0
 80071ac:	d814      	bhi.n	80071d8 <UART_SetConfig+0x1c0>
 80071ae:	2b80      	cmp	r3, #128	; 0x80
 80071b0:	d009      	beq.n	80071c6 <UART_SetConfig+0x1ae>
 80071b2:	2b80      	cmp	r3, #128	; 0x80
 80071b4:	d810      	bhi.n	80071d8 <UART_SetConfig+0x1c0>
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d002      	beq.n	80071c0 <UART_SetConfig+0x1a8>
 80071ba:	2b40      	cmp	r3, #64	; 0x40
 80071bc:	d006      	beq.n	80071cc <UART_SetConfig+0x1b4>
 80071be:	e00b      	b.n	80071d8 <UART_SetConfig+0x1c0>
 80071c0:	2300      	movs	r3, #0
 80071c2:	77fb      	strb	r3, [r7, #31]
 80071c4:	e0cc      	b.n	8007360 <UART_SetConfig+0x348>
 80071c6:	2302      	movs	r3, #2
 80071c8:	77fb      	strb	r3, [r7, #31]
 80071ca:	e0c9      	b.n	8007360 <UART_SetConfig+0x348>
 80071cc:	2304      	movs	r3, #4
 80071ce:	77fb      	strb	r3, [r7, #31]
 80071d0:	e0c6      	b.n	8007360 <UART_SetConfig+0x348>
 80071d2:	2308      	movs	r3, #8
 80071d4:	77fb      	strb	r3, [r7, #31]
 80071d6:	e0c3      	b.n	8007360 <UART_SetConfig+0x348>
 80071d8:	2310      	movs	r3, #16
 80071da:	77fb      	strb	r3, [r7, #31]
 80071dc:	e0c0      	b.n	8007360 <UART_SetConfig+0x348>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a44      	ldr	r2, [pc, #272]	; (80072f4 <UART_SetConfig+0x2dc>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d125      	bne.n	8007234 <UART_SetConfig+0x21c>
 80071e8:	4b3e      	ldr	r3, [pc, #248]	; (80072e4 <UART_SetConfig+0x2cc>)
 80071ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071f6:	d017      	beq.n	8007228 <UART_SetConfig+0x210>
 80071f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071fc:	d817      	bhi.n	800722e <UART_SetConfig+0x216>
 80071fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007202:	d00b      	beq.n	800721c <UART_SetConfig+0x204>
 8007204:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007208:	d811      	bhi.n	800722e <UART_SetConfig+0x216>
 800720a:	2b00      	cmp	r3, #0
 800720c:	d003      	beq.n	8007216 <UART_SetConfig+0x1fe>
 800720e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007212:	d006      	beq.n	8007222 <UART_SetConfig+0x20a>
 8007214:	e00b      	b.n	800722e <UART_SetConfig+0x216>
 8007216:	2300      	movs	r3, #0
 8007218:	77fb      	strb	r3, [r7, #31]
 800721a:	e0a1      	b.n	8007360 <UART_SetConfig+0x348>
 800721c:	2302      	movs	r3, #2
 800721e:	77fb      	strb	r3, [r7, #31]
 8007220:	e09e      	b.n	8007360 <UART_SetConfig+0x348>
 8007222:	2304      	movs	r3, #4
 8007224:	77fb      	strb	r3, [r7, #31]
 8007226:	e09b      	b.n	8007360 <UART_SetConfig+0x348>
 8007228:	2308      	movs	r3, #8
 800722a:	77fb      	strb	r3, [r7, #31]
 800722c:	e098      	b.n	8007360 <UART_SetConfig+0x348>
 800722e:	2310      	movs	r3, #16
 8007230:	77fb      	strb	r3, [r7, #31]
 8007232:	e095      	b.n	8007360 <UART_SetConfig+0x348>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a2f      	ldr	r2, [pc, #188]	; (80072f8 <UART_SetConfig+0x2e0>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d125      	bne.n	800728a <UART_SetConfig+0x272>
 800723e:	4b29      	ldr	r3, [pc, #164]	; (80072e4 <UART_SetConfig+0x2cc>)
 8007240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007244:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007248:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800724c:	d017      	beq.n	800727e <UART_SetConfig+0x266>
 800724e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007252:	d817      	bhi.n	8007284 <UART_SetConfig+0x26c>
 8007254:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007258:	d00b      	beq.n	8007272 <UART_SetConfig+0x25a>
 800725a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800725e:	d811      	bhi.n	8007284 <UART_SetConfig+0x26c>
 8007260:	2b00      	cmp	r3, #0
 8007262:	d003      	beq.n	800726c <UART_SetConfig+0x254>
 8007264:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007268:	d006      	beq.n	8007278 <UART_SetConfig+0x260>
 800726a:	e00b      	b.n	8007284 <UART_SetConfig+0x26c>
 800726c:	2301      	movs	r3, #1
 800726e:	77fb      	strb	r3, [r7, #31]
 8007270:	e076      	b.n	8007360 <UART_SetConfig+0x348>
 8007272:	2302      	movs	r3, #2
 8007274:	77fb      	strb	r3, [r7, #31]
 8007276:	e073      	b.n	8007360 <UART_SetConfig+0x348>
 8007278:	2304      	movs	r3, #4
 800727a:	77fb      	strb	r3, [r7, #31]
 800727c:	e070      	b.n	8007360 <UART_SetConfig+0x348>
 800727e:	2308      	movs	r3, #8
 8007280:	77fb      	strb	r3, [r7, #31]
 8007282:	e06d      	b.n	8007360 <UART_SetConfig+0x348>
 8007284:	2310      	movs	r3, #16
 8007286:	77fb      	strb	r3, [r7, #31]
 8007288:	e06a      	b.n	8007360 <UART_SetConfig+0x348>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a1b      	ldr	r2, [pc, #108]	; (80072fc <UART_SetConfig+0x2e4>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d138      	bne.n	8007306 <UART_SetConfig+0x2ee>
 8007294:	4b13      	ldr	r3, [pc, #76]	; (80072e4 <UART_SetConfig+0x2cc>)
 8007296:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800729a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800729e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80072a2:	d017      	beq.n	80072d4 <UART_SetConfig+0x2bc>
 80072a4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80072a8:	d82a      	bhi.n	8007300 <UART_SetConfig+0x2e8>
 80072aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072ae:	d00b      	beq.n	80072c8 <UART_SetConfig+0x2b0>
 80072b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072b4:	d824      	bhi.n	8007300 <UART_SetConfig+0x2e8>
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d003      	beq.n	80072c2 <UART_SetConfig+0x2aa>
 80072ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072be:	d006      	beq.n	80072ce <UART_SetConfig+0x2b6>
 80072c0:	e01e      	b.n	8007300 <UART_SetConfig+0x2e8>
 80072c2:	2300      	movs	r3, #0
 80072c4:	77fb      	strb	r3, [r7, #31]
 80072c6:	e04b      	b.n	8007360 <UART_SetConfig+0x348>
 80072c8:	2302      	movs	r3, #2
 80072ca:	77fb      	strb	r3, [r7, #31]
 80072cc:	e048      	b.n	8007360 <UART_SetConfig+0x348>
 80072ce:	2304      	movs	r3, #4
 80072d0:	77fb      	strb	r3, [r7, #31]
 80072d2:	e045      	b.n	8007360 <UART_SetConfig+0x348>
 80072d4:	2308      	movs	r3, #8
 80072d6:	77fb      	strb	r3, [r7, #31]
 80072d8:	e042      	b.n	8007360 <UART_SetConfig+0x348>
 80072da:	bf00      	nop
 80072dc:	efff69f3 	.word	0xefff69f3
 80072e0:	40011000 	.word	0x40011000
 80072e4:	40023800 	.word	0x40023800
 80072e8:	40004400 	.word	0x40004400
 80072ec:	40004800 	.word	0x40004800
 80072f0:	40004c00 	.word	0x40004c00
 80072f4:	40005000 	.word	0x40005000
 80072f8:	40011400 	.word	0x40011400
 80072fc:	40007800 	.word	0x40007800
 8007300:	2310      	movs	r3, #16
 8007302:	77fb      	strb	r3, [r7, #31]
 8007304:	e02c      	b.n	8007360 <UART_SetConfig+0x348>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a72      	ldr	r2, [pc, #456]	; (80074d4 <UART_SetConfig+0x4bc>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d125      	bne.n	800735c <UART_SetConfig+0x344>
 8007310:	4b71      	ldr	r3, [pc, #452]	; (80074d8 <UART_SetConfig+0x4c0>)
 8007312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007316:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800731a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800731e:	d017      	beq.n	8007350 <UART_SetConfig+0x338>
 8007320:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007324:	d817      	bhi.n	8007356 <UART_SetConfig+0x33e>
 8007326:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800732a:	d00b      	beq.n	8007344 <UART_SetConfig+0x32c>
 800732c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007330:	d811      	bhi.n	8007356 <UART_SetConfig+0x33e>
 8007332:	2b00      	cmp	r3, #0
 8007334:	d003      	beq.n	800733e <UART_SetConfig+0x326>
 8007336:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800733a:	d006      	beq.n	800734a <UART_SetConfig+0x332>
 800733c:	e00b      	b.n	8007356 <UART_SetConfig+0x33e>
 800733e:	2300      	movs	r3, #0
 8007340:	77fb      	strb	r3, [r7, #31]
 8007342:	e00d      	b.n	8007360 <UART_SetConfig+0x348>
 8007344:	2302      	movs	r3, #2
 8007346:	77fb      	strb	r3, [r7, #31]
 8007348:	e00a      	b.n	8007360 <UART_SetConfig+0x348>
 800734a:	2304      	movs	r3, #4
 800734c:	77fb      	strb	r3, [r7, #31]
 800734e:	e007      	b.n	8007360 <UART_SetConfig+0x348>
 8007350:	2308      	movs	r3, #8
 8007352:	77fb      	strb	r3, [r7, #31]
 8007354:	e004      	b.n	8007360 <UART_SetConfig+0x348>
 8007356:	2310      	movs	r3, #16
 8007358:	77fb      	strb	r3, [r7, #31]
 800735a:	e001      	b.n	8007360 <UART_SetConfig+0x348>
 800735c:	2310      	movs	r3, #16
 800735e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	69db      	ldr	r3, [r3, #28]
 8007364:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007368:	d15b      	bne.n	8007422 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800736a:	7ffb      	ldrb	r3, [r7, #31]
 800736c:	2b08      	cmp	r3, #8
 800736e:	d828      	bhi.n	80073c2 <UART_SetConfig+0x3aa>
 8007370:	a201      	add	r2, pc, #4	; (adr r2, 8007378 <UART_SetConfig+0x360>)
 8007372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007376:	bf00      	nop
 8007378:	0800739d 	.word	0x0800739d
 800737c:	080073a5 	.word	0x080073a5
 8007380:	080073ad 	.word	0x080073ad
 8007384:	080073c3 	.word	0x080073c3
 8007388:	080073b3 	.word	0x080073b3
 800738c:	080073c3 	.word	0x080073c3
 8007390:	080073c3 	.word	0x080073c3
 8007394:	080073c3 	.word	0x080073c3
 8007398:	080073bb 	.word	0x080073bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800739c:	f7fd f9aa 	bl	80046f4 <HAL_RCC_GetPCLK1Freq>
 80073a0:	61b8      	str	r0, [r7, #24]
        break;
 80073a2:	e013      	b.n	80073cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073a4:	f7fd f9ba 	bl	800471c <HAL_RCC_GetPCLK2Freq>
 80073a8:	61b8      	str	r0, [r7, #24]
        break;
 80073aa:	e00f      	b.n	80073cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073ac:	4b4b      	ldr	r3, [pc, #300]	; (80074dc <UART_SetConfig+0x4c4>)
 80073ae:	61bb      	str	r3, [r7, #24]
        break;
 80073b0:	e00c      	b.n	80073cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073b2:	f7fd f88d 	bl	80044d0 <HAL_RCC_GetSysClockFreq>
 80073b6:	61b8      	str	r0, [r7, #24]
        break;
 80073b8:	e008      	b.n	80073cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073be:	61bb      	str	r3, [r7, #24]
        break;
 80073c0:	e004      	b.n	80073cc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80073c2:	2300      	movs	r3, #0
 80073c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	77bb      	strb	r3, [r7, #30]
        break;
 80073ca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80073cc:	69bb      	ldr	r3, [r7, #24]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d074      	beq.n	80074bc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80073d2:	69bb      	ldr	r3, [r7, #24]
 80073d4:	005a      	lsls	r2, r3, #1
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	085b      	lsrs	r3, r3, #1
 80073dc:	441a      	add	r2, r3
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80073e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	2b0f      	cmp	r3, #15
 80073ec:	d916      	bls.n	800741c <UART_SetConfig+0x404>
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073f4:	d212      	bcs.n	800741c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	f023 030f 	bic.w	r3, r3, #15
 80073fe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	085b      	lsrs	r3, r3, #1
 8007404:	b29b      	uxth	r3, r3
 8007406:	f003 0307 	and.w	r3, r3, #7
 800740a:	b29a      	uxth	r2, r3
 800740c:	89fb      	ldrh	r3, [r7, #14]
 800740e:	4313      	orrs	r3, r2
 8007410:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	89fa      	ldrh	r2, [r7, #14]
 8007418:	60da      	str	r2, [r3, #12]
 800741a:	e04f      	b.n	80074bc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800741c:	2301      	movs	r3, #1
 800741e:	77bb      	strb	r3, [r7, #30]
 8007420:	e04c      	b.n	80074bc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007422:	7ffb      	ldrb	r3, [r7, #31]
 8007424:	2b08      	cmp	r3, #8
 8007426:	d828      	bhi.n	800747a <UART_SetConfig+0x462>
 8007428:	a201      	add	r2, pc, #4	; (adr r2, 8007430 <UART_SetConfig+0x418>)
 800742a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800742e:	bf00      	nop
 8007430:	08007455 	.word	0x08007455
 8007434:	0800745d 	.word	0x0800745d
 8007438:	08007465 	.word	0x08007465
 800743c:	0800747b 	.word	0x0800747b
 8007440:	0800746b 	.word	0x0800746b
 8007444:	0800747b 	.word	0x0800747b
 8007448:	0800747b 	.word	0x0800747b
 800744c:	0800747b 	.word	0x0800747b
 8007450:	08007473 	.word	0x08007473
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007454:	f7fd f94e 	bl	80046f4 <HAL_RCC_GetPCLK1Freq>
 8007458:	61b8      	str	r0, [r7, #24]
        break;
 800745a:	e013      	b.n	8007484 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800745c:	f7fd f95e 	bl	800471c <HAL_RCC_GetPCLK2Freq>
 8007460:	61b8      	str	r0, [r7, #24]
        break;
 8007462:	e00f      	b.n	8007484 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007464:	4b1d      	ldr	r3, [pc, #116]	; (80074dc <UART_SetConfig+0x4c4>)
 8007466:	61bb      	str	r3, [r7, #24]
        break;
 8007468:	e00c      	b.n	8007484 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800746a:	f7fd f831 	bl	80044d0 <HAL_RCC_GetSysClockFreq>
 800746e:	61b8      	str	r0, [r7, #24]
        break;
 8007470:	e008      	b.n	8007484 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007472:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007476:	61bb      	str	r3, [r7, #24]
        break;
 8007478:	e004      	b.n	8007484 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800747a:	2300      	movs	r3, #0
 800747c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	77bb      	strb	r3, [r7, #30]
        break;
 8007482:	bf00      	nop
    }

    if (pclk != 0U)
 8007484:	69bb      	ldr	r3, [r7, #24]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d018      	beq.n	80074bc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	085a      	lsrs	r2, r3, #1
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	441a      	add	r2, r3
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	fbb2 f3f3 	udiv	r3, r2, r3
 800749c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	2b0f      	cmp	r3, #15
 80074a2:	d909      	bls.n	80074b8 <UART_SetConfig+0x4a0>
 80074a4:	693b      	ldr	r3, [r7, #16]
 80074a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074aa:	d205      	bcs.n	80074b8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	b29a      	uxth	r2, r3
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	60da      	str	r2, [r3, #12]
 80074b6:	e001      	b.n	80074bc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80074c8:	7fbb      	ldrb	r3, [r7, #30]
}
 80074ca:	4618      	mov	r0, r3
 80074cc:	3720      	adds	r7, #32
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
 80074d2:	bf00      	nop
 80074d4:	40007c00 	.word	0x40007c00
 80074d8:	40023800 	.word	0x40023800
 80074dc:	00f42400 	.word	0x00f42400

080074e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ec:	f003 0301 	and.w	r3, r3, #1
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00a      	beq.n	800750a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	430a      	orrs	r2, r1
 8007508:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800750e:	f003 0302 	and.w	r3, r3, #2
 8007512:	2b00      	cmp	r3, #0
 8007514:	d00a      	beq.n	800752c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	430a      	orrs	r2, r1
 800752a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007530:	f003 0304 	and.w	r3, r3, #4
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00a      	beq.n	800754e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007552:	f003 0308 	and.w	r3, r3, #8
 8007556:	2b00      	cmp	r3, #0
 8007558:	d00a      	beq.n	8007570 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007574:	f003 0310 	and.w	r3, r3, #16
 8007578:	2b00      	cmp	r3, #0
 800757a:	d00a      	beq.n	8007592 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	430a      	orrs	r2, r1
 8007590:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007596:	f003 0320 	and.w	r3, r3, #32
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00a      	beq.n	80075b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	430a      	orrs	r2, r1
 80075b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d01a      	beq.n	80075f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	430a      	orrs	r2, r1
 80075d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075de:	d10a      	bne.n	80075f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	430a      	orrs	r2, r1
 80075f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d00a      	beq.n	8007618 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	430a      	orrs	r2, r1
 8007616:	605a      	str	r2, [r3, #4]
  }
}
 8007618:	bf00      	nop
 800761a:	370c      	adds	r7, #12
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr

08007624 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b086      	sub	sp, #24
 8007628:	af02      	add	r7, sp, #8
 800762a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007634:	f7fa ff04 	bl	8002440 <HAL_GetTick>
 8007638:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0308 	and.w	r3, r3, #8
 8007644:	2b08      	cmp	r3, #8
 8007646:	d10e      	bne.n	8007666 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007648:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800764c:	9300      	str	r3, [sp, #0]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2200      	movs	r2, #0
 8007652:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 f831 	bl	80076be <UART_WaitOnFlagUntilTimeout>
 800765c:	4603      	mov	r3, r0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d001      	beq.n	8007666 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007662:	2303      	movs	r3, #3
 8007664:	e027      	b.n	80076b6 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f003 0304 	and.w	r3, r3, #4
 8007670:	2b04      	cmp	r3, #4
 8007672:	d10e      	bne.n	8007692 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007674:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007678:	9300      	str	r3, [sp, #0]
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2200      	movs	r2, #0
 800767e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 f81b 	bl	80076be <UART_WaitOnFlagUntilTimeout>
 8007688:	4603      	mov	r3, r0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d001      	beq.n	8007692 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800768e:	2303      	movs	r3, #3
 8007690:	e011      	b.n	80076b6 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2220      	movs	r2, #32
 8007696:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2220      	movs	r2, #32
 800769c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2200      	movs	r2, #0
 80076aa:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80076b4:	2300      	movs	r3, #0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3710      	adds	r7, #16
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}

080076be <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80076be:	b580      	push	{r7, lr}
 80076c0:	b09c      	sub	sp, #112	; 0x70
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	60f8      	str	r0, [r7, #12]
 80076c6:	60b9      	str	r1, [r7, #8]
 80076c8:	603b      	str	r3, [r7, #0]
 80076ca:	4613      	mov	r3, r2
 80076cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076ce:	e0a7      	b.n	8007820 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80076d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076d6:	f000 80a3 	beq.w	8007820 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076da:	f7fa feb1 	bl	8002440 <HAL_GetTick>
 80076de:	4602      	mov	r2, r0
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	1ad3      	subs	r3, r2, r3
 80076e4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d302      	bcc.n	80076f0 <UART_WaitOnFlagUntilTimeout+0x32>
 80076ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d13f      	bne.n	8007770 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076f8:	e853 3f00 	ldrex	r3, [r3]
 80076fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80076fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007700:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007704:	667b      	str	r3, [r7, #100]	; 0x64
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	461a      	mov	r2, r3
 800770c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800770e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007710:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007712:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007714:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007716:	e841 2300 	strex	r3, r2, [r1]
 800771a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800771c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800771e:	2b00      	cmp	r3, #0
 8007720:	d1e6      	bne.n	80076f0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	3308      	adds	r3, #8
 8007728:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800772a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800772c:	e853 3f00 	ldrex	r3, [r3]
 8007730:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007734:	f023 0301 	bic.w	r3, r3, #1
 8007738:	663b      	str	r3, [r7, #96]	; 0x60
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	3308      	adds	r3, #8
 8007740:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007742:	64ba      	str	r2, [r7, #72]	; 0x48
 8007744:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007746:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007748:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800774a:	e841 2300 	strex	r3, r2, [r1]
 800774e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007750:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007752:	2b00      	cmp	r3, #0
 8007754:	d1e5      	bne.n	8007722 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2220      	movs	r2, #32
 800775a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2220      	movs	r2, #32
 8007760:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2200      	movs	r2, #0
 8007768:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800776c:	2303      	movs	r3, #3
 800776e:	e068      	b.n	8007842 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f003 0304 	and.w	r3, r3, #4
 800777a:	2b00      	cmp	r3, #0
 800777c:	d050      	beq.n	8007820 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	69db      	ldr	r3, [r3, #28]
 8007784:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007788:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800778c:	d148      	bne.n	8007820 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007796:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a0:	e853 3f00 	ldrex	r3, [r3]
 80077a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80077a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80077ac:	66fb      	str	r3, [r7, #108]	; 0x6c
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	461a      	mov	r2, r3
 80077b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077b6:	637b      	str	r3, [r7, #52]	; 0x34
 80077b8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80077bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80077be:	e841 2300 	strex	r3, r2, [r1]
 80077c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80077c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d1e6      	bne.n	8007798 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	3308      	adds	r3, #8
 80077d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	e853 3f00 	ldrex	r3, [r3]
 80077d8:	613b      	str	r3, [r7, #16]
   return(result);
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	f023 0301 	bic.w	r3, r3, #1
 80077e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	3308      	adds	r3, #8
 80077e8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80077ea:	623a      	str	r2, [r7, #32]
 80077ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ee:	69f9      	ldr	r1, [r7, #28]
 80077f0:	6a3a      	ldr	r2, [r7, #32]
 80077f2:	e841 2300 	strex	r3, r2, [r1]
 80077f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80077f8:	69bb      	ldr	r3, [r7, #24]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d1e5      	bne.n	80077ca <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2220      	movs	r2, #32
 8007802:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2220      	movs	r2, #32
 8007808:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2220      	movs	r2, #32
 8007810:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2200      	movs	r2, #0
 8007818:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800781c:	2303      	movs	r3, #3
 800781e:	e010      	b.n	8007842 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	69da      	ldr	r2, [r3, #28]
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	4013      	ands	r3, r2
 800782a:	68ba      	ldr	r2, [r7, #8]
 800782c:	429a      	cmp	r2, r3
 800782e:	bf0c      	ite	eq
 8007830:	2301      	moveq	r3, #1
 8007832:	2300      	movne	r3, #0
 8007834:	b2db      	uxtb	r3, r3
 8007836:	461a      	mov	r2, r3
 8007838:	79fb      	ldrb	r3, [r7, #7]
 800783a:	429a      	cmp	r2, r3
 800783c:	f43f af48 	beq.w	80076d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007840:	2300      	movs	r3, #0
}
 8007842:	4618      	mov	r0, r3
 8007844:	3770      	adds	r7, #112	; 0x70
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}
	...

0800784c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800784c:	b480      	push	{r7}
 800784e:	b097      	sub	sp, #92	; 0x5c
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	4613      	mov	r3, r2
 8007858:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	68ba      	ldr	r2, [r7, #8]
 800785e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	88fa      	ldrh	r2, [r7, #6]
 8007864:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	88fa      	ldrh	r2, [r7, #6]
 800786c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2200      	movs	r2, #0
 8007874:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800787e:	d10e      	bne.n	800789e <UART_Start_Receive_IT+0x52>
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	691b      	ldr	r3, [r3, #16]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d105      	bne.n	8007894 <UART_Start_Receive_IT+0x48>
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800788e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007892:	e02d      	b.n	80078f0 <UART_Start_Receive_IT+0xa4>
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	22ff      	movs	r2, #255	; 0xff
 8007898:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800789c:	e028      	b.n	80078f0 <UART_Start_Receive_IT+0xa4>
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	689b      	ldr	r3, [r3, #8]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d10d      	bne.n	80078c2 <UART_Start_Receive_IT+0x76>
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	691b      	ldr	r3, [r3, #16]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d104      	bne.n	80078b8 <UART_Start_Receive_IT+0x6c>
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	22ff      	movs	r2, #255	; 0xff
 80078b2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80078b6:	e01b      	b.n	80078f0 <UART_Start_Receive_IT+0xa4>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	227f      	movs	r2, #127	; 0x7f
 80078bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80078c0:	e016      	b.n	80078f0 <UART_Start_Receive_IT+0xa4>
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80078ca:	d10d      	bne.n	80078e8 <UART_Start_Receive_IT+0x9c>
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	691b      	ldr	r3, [r3, #16]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d104      	bne.n	80078de <UART_Start_Receive_IT+0x92>
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	227f      	movs	r2, #127	; 0x7f
 80078d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80078dc:	e008      	b.n	80078f0 <UART_Start_Receive_IT+0xa4>
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	223f      	movs	r2, #63	; 0x3f
 80078e2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80078e6:	e003      	b.n	80078f0 <UART_Start_Receive_IT+0xa4>
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2200      	movs	r2, #0
 80078ec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2222      	movs	r2, #34	; 0x22
 80078fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	3308      	adds	r3, #8
 8007906:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007908:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800790a:	e853 3f00 	ldrex	r3, [r3]
 800790e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007912:	f043 0301 	orr.w	r3, r3, #1
 8007916:	657b      	str	r3, [r7, #84]	; 0x54
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	3308      	adds	r3, #8
 800791e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007920:	64ba      	str	r2, [r7, #72]	; 0x48
 8007922:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007924:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007926:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007928:	e841 2300 	strex	r3, r2, [r1]
 800792c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800792e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007930:	2b00      	cmp	r3, #0
 8007932:	d1e5      	bne.n	8007900 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	689b      	ldr	r3, [r3, #8]
 8007938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800793c:	d107      	bne.n	800794e <UART_Start_Receive_IT+0x102>
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	691b      	ldr	r3, [r3, #16]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d103      	bne.n	800794e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	4a21      	ldr	r2, [pc, #132]	; (80079d0 <UART_Start_Receive_IT+0x184>)
 800794a:	669a      	str	r2, [r3, #104]	; 0x68
 800794c:	e002      	b.n	8007954 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	4a20      	ldr	r2, [pc, #128]	; (80079d4 <UART_Start_Receive_IT+0x188>)
 8007952:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	691b      	ldr	r3, [r3, #16]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d019      	beq.n	8007990 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007964:	e853 3f00 	ldrex	r3, [r3]
 8007968:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800796a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800796c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007970:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	461a      	mov	r2, r3
 8007978:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800797a:	637b      	str	r3, [r7, #52]	; 0x34
 800797c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007980:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007982:	e841 2300 	strex	r3, r2, [r1]
 8007986:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800798a:	2b00      	cmp	r3, #0
 800798c:	d1e6      	bne.n	800795c <UART_Start_Receive_IT+0x110>
 800798e:	e018      	b.n	80079c2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	e853 3f00 	ldrex	r3, [r3]
 800799c:	613b      	str	r3, [r7, #16]
   return(result);
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	f043 0320 	orr.w	r3, r3, #32
 80079a4:	653b      	str	r3, [r7, #80]	; 0x50
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	461a      	mov	r2, r3
 80079ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079ae:	623b      	str	r3, [r7, #32]
 80079b0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b2:	69f9      	ldr	r1, [r7, #28]
 80079b4:	6a3a      	ldr	r2, [r7, #32]
 80079b6:	e841 2300 	strex	r3, r2, [r1]
 80079ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80079bc:	69bb      	ldr	r3, [r7, #24]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1e6      	bne.n	8007990 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80079c2:	2300      	movs	r3, #0
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	375c      	adds	r7, #92	; 0x5c
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr
 80079d0:	08007c87 	.word	0x08007c87
 80079d4:	08007b21 	.word	0x08007b21

080079d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80079d8:	b480      	push	{r7}
 80079da:	b095      	sub	sp, #84	; 0x54
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079e8:	e853 3f00 	ldrex	r3, [r3]
 80079ec:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80079ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80079f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	461a      	mov	r2, r3
 80079fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079fe:	643b      	str	r3, [r7, #64]	; 0x40
 8007a00:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a02:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007a04:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007a06:	e841 2300 	strex	r3, r2, [r1]
 8007a0a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d1e6      	bne.n	80079e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	3308      	adds	r3, #8
 8007a18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a1a:	6a3b      	ldr	r3, [r7, #32]
 8007a1c:	e853 3f00 	ldrex	r3, [r3]
 8007a20:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a22:	69fb      	ldr	r3, [r7, #28]
 8007a24:	f023 0301 	bic.w	r3, r3, #1
 8007a28:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	3308      	adds	r3, #8
 8007a30:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007a32:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007a34:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a36:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007a38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a3a:	e841 2300 	strex	r3, r2, [r1]
 8007a3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1e5      	bne.n	8007a12 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d118      	bne.n	8007a80 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	e853 3f00 	ldrex	r3, [r3]
 8007a5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	f023 0310 	bic.w	r3, r3, #16
 8007a62:	647b      	str	r3, [r7, #68]	; 0x44
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	461a      	mov	r2, r3
 8007a6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a6c:	61bb      	str	r3, [r7, #24]
 8007a6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a70:	6979      	ldr	r1, [r7, #20]
 8007a72:	69ba      	ldr	r2, [r7, #24]
 8007a74:	e841 2300 	strex	r3, r2, [r1]
 8007a78:	613b      	str	r3, [r7, #16]
   return(result);
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1e6      	bne.n	8007a4e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2220      	movs	r2, #32
 8007a84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2200      	movs	r2, #0
 8007a92:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007a94:	bf00      	nop
 8007a96:	3754      	adds	r7, #84	; 0x54
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr

08007aa0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007abe:	68f8      	ldr	r0, [r7, #12]
 8007ac0:	f7ff fa8a 	bl	8006fd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ac4:	bf00      	nop
 8007ac6:	3710      	adds	r7, #16
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b088      	sub	sp, #32
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	e853 3f00 	ldrex	r3, [r3]
 8007ae0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ae8:	61fb      	str	r3, [r7, #28]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	461a      	mov	r2, r3
 8007af0:	69fb      	ldr	r3, [r7, #28]
 8007af2:	61bb      	str	r3, [r7, #24]
 8007af4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af6:	6979      	ldr	r1, [r7, #20]
 8007af8:	69ba      	ldr	r2, [r7, #24]
 8007afa:	e841 2300 	strex	r3, r2, [r1]
 8007afe:	613b      	str	r3, [r7, #16]
   return(result);
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1e6      	bne.n	8007ad4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2220      	movs	r2, #32
 8007b0a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f7ff fa56 	bl	8006fc4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b18:	bf00      	nop
 8007b1a:	3720      	adds	r7, #32
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b096      	sub	sp, #88	; 0x58
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007b2e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b38:	2b22      	cmp	r3, #34	; 0x22
 8007b3a:	f040 8098 	bne.w	8007c6e <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b44:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007b48:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007b4c:	b2d9      	uxtb	r1, r3
 8007b4e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007b52:	b2da      	uxtb	r2, r3
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b58:	400a      	ands	r2, r1
 8007b5a:	b2d2      	uxtb	r2, r2
 8007b5c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b62:	1c5a      	adds	r2, r3, #1
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	3b01      	subs	r3, #1
 8007b72:	b29a      	uxth	r2, r3
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b80:	b29b      	uxth	r3, r3
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d17b      	bne.n	8007c7e <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b8e:	e853 3f00 	ldrex	r3, [r3]
 8007b92:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b96:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b9a:	653b      	str	r3, [r7, #80]	; 0x50
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	461a      	mov	r2, r3
 8007ba2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ba4:	647b      	str	r3, [r7, #68]	; 0x44
 8007ba6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007baa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007bac:	e841 2300 	strex	r3, r2, [r1]
 8007bb0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007bb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d1e6      	bne.n	8007b86 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	3308      	adds	r3, #8
 8007bbe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc2:	e853 3f00 	ldrex	r3, [r3]
 8007bc6:	623b      	str	r3, [r7, #32]
   return(result);
 8007bc8:	6a3b      	ldr	r3, [r7, #32]
 8007bca:	f023 0301 	bic.w	r3, r3, #1
 8007bce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	3308      	adds	r3, #8
 8007bd6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007bd8:	633a      	str	r2, [r7, #48]	; 0x30
 8007bda:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bdc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007bde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007be0:	e841 2300 	strex	r3, r2, [r1]
 8007be4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d1e5      	bne.n	8007bb8 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2220      	movs	r2, #32
 8007bf0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d12e      	bne.n	8007c66 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	e853 3f00 	ldrex	r3, [r3]
 8007c1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f023 0310 	bic.w	r3, r3, #16
 8007c22:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	461a      	mov	r2, r3
 8007c2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c2c:	61fb      	str	r3, [r7, #28]
 8007c2e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c30:	69b9      	ldr	r1, [r7, #24]
 8007c32:	69fa      	ldr	r2, [r7, #28]
 8007c34:	e841 2300 	strex	r3, r2, [r1]
 8007c38:	617b      	str	r3, [r7, #20]
   return(result);
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1e6      	bne.n	8007c0e <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	69db      	ldr	r3, [r3, #28]
 8007c46:	f003 0310 	and.w	r3, r3, #16
 8007c4a:	2b10      	cmp	r3, #16
 8007c4c:	d103      	bne.n	8007c56 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	2210      	movs	r2, #16
 8007c54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007c5c:	4619      	mov	r1, r3
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f7ff f9c4 	bl	8006fec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c64:	e00b      	b.n	8007c7e <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f7f9 fa96 	bl	8001198 <HAL_UART_RxCpltCallback>
}
 8007c6c:	e007      	b.n	8007c7e <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	699a      	ldr	r2, [r3, #24]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f042 0208 	orr.w	r2, r2, #8
 8007c7c:	619a      	str	r2, [r3, #24]
}
 8007c7e:	bf00      	nop
 8007c80:	3758      	adds	r7, #88	; 0x58
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}

08007c86 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007c86:	b580      	push	{r7, lr}
 8007c88:	b096      	sub	sp, #88	; 0x58
 8007c8a:	af00      	add	r7, sp, #0
 8007c8c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007c94:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c9e:	2b22      	cmp	r3, #34	; 0x22
 8007ca0:	f040 8098 	bne.w	8007dd4 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007caa:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cb2:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007cb4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007cb8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007cbc:	4013      	ands	r3, r2
 8007cbe:	b29a      	uxth	r2, r3
 8007cc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cc2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cc8:	1c9a      	adds	r2, r3, #2
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	3b01      	subs	r3, #1
 8007cd8:	b29a      	uxth	r2, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d17b      	bne.n	8007de4 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cf4:	e853 3f00 	ldrex	r3, [r3]
 8007cf8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cfc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007d00:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	461a      	mov	r2, r3
 8007d08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d0a:	643b      	str	r3, [r7, #64]	; 0x40
 8007d0c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d0e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007d10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007d12:	e841 2300 	strex	r3, r2, [r1]
 8007d16:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d1e6      	bne.n	8007cec <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	3308      	adds	r3, #8
 8007d24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d26:	6a3b      	ldr	r3, [r7, #32]
 8007d28:	e853 3f00 	ldrex	r3, [r3]
 8007d2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d2e:	69fb      	ldr	r3, [r7, #28]
 8007d30:	f023 0301 	bic.w	r3, r3, #1
 8007d34:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	3308      	adds	r3, #8
 8007d3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007d40:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007d44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d46:	e841 2300 	strex	r3, r2, [r1]
 8007d4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d1e5      	bne.n	8007d1e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2220      	movs	r2, #32
 8007d56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d12e      	bne.n	8007dcc <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	e853 3f00 	ldrex	r3, [r3]
 8007d80:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	f023 0310 	bic.w	r3, r3, #16
 8007d88:	647b      	str	r3, [r7, #68]	; 0x44
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	461a      	mov	r2, r3
 8007d90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d92:	61bb      	str	r3, [r7, #24]
 8007d94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d96:	6979      	ldr	r1, [r7, #20]
 8007d98:	69ba      	ldr	r2, [r7, #24]
 8007d9a:	e841 2300 	strex	r3, r2, [r1]
 8007d9e:	613b      	str	r3, [r7, #16]
   return(result);
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d1e6      	bne.n	8007d74 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	69db      	ldr	r3, [r3, #28]
 8007dac:	f003 0310 	and.w	r3, r3, #16
 8007db0:	2b10      	cmp	r3, #16
 8007db2:	d103      	bne.n	8007dbc <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	2210      	movs	r2, #16
 8007dba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007dc2:	4619      	mov	r1, r3
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f7ff f911 	bl	8006fec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007dca:	e00b      	b.n	8007de4 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f7f9 f9e3 	bl	8001198 <HAL_UART_RxCpltCallback>
}
 8007dd2:	e007      	b.n	8007de4 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	699a      	ldr	r2, [r3, #24]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f042 0208 	orr.w	r2, r2, #8
 8007de2:	619a      	str	r2, [r3, #24]
}
 8007de4:	bf00      	nop
 8007de6:	3758      	adds	r7, #88	; 0x58
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007dec:	b480      	push	{r7}
 8007dee:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8007df0:	bf00      	nop
 8007df2:	46bd      	mov	sp, r7
 8007df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df8:	4770      	bx	lr
	...

08007dfc <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007dfc:	b480      	push	{r7}
 8007dfe:	b085      	sub	sp, #20
 8007e00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e02:	f3ef 8305 	mrs	r3, IPSR
 8007e06:	60bb      	str	r3, [r7, #8]
  return(result);
 8007e08:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d10f      	bne.n	8007e2e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e0e:	f3ef 8310 	mrs	r3, PRIMASK
 8007e12:	607b      	str	r3, [r7, #4]
  return(result);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d105      	bne.n	8007e26 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007e1a:	f3ef 8311 	mrs	r3, BASEPRI
 8007e1e:	603b      	str	r3, [r7, #0]
  return(result);
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d007      	beq.n	8007e36 <osKernelInitialize+0x3a>
 8007e26:	4b0e      	ldr	r3, [pc, #56]	; (8007e60 <osKernelInitialize+0x64>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	2b02      	cmp	r3, #2
 8007e2c:	d103      	bne.n	8007e36 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8007e2e:	f06f 0305 	mvn.w	r3, #5
 8007e32:	60fb      	str	r3, [r7, #12]
 8007e34:	e00c      	b.n	8007e50 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007e36:	4b0a      	ldr	r3, [pc, #40]	; (8007e60 <osKernelInitialize+0x64>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d105      	bne.n	8007e4a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007e3e:	4b08      	ldr	r3, [pc, #32]	; (8007e60 <osKernelInitialize+0x64>)
 8007e40:	2201      	movs	r2, #1
 8007e42:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007e44:	2300      	movs	r3, #0
 8007e46:	60fb      	str	r3, [r7, #12]
 8007e48:	e002      	b.n	8007e50 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8007e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e4e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007e50:	68fb      	ldr	r3, [r7, #12]
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3714      	adds	r7, #20
 8007e56:	46bd      	mov	sp, r7
 8007e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5c:	4770      	bx	lr
 8007e5e:	bf00      	nop
 8007e60:	20000790 	.word	0x20000790

08007e64 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e6a:	f3ef 8305 	mrs	r3, IPSR
 8007e6e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007e70:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d10f      	bne.n	8007e96 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e76:	f3ef 8310 	mrs	r3, PRIMASK
 8007e7a:	607b      	str	r3, [r7, #4]
  return(result);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d105      	bne.n	8007e8e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007e82:	f3ef 8311 	mrs	r3, BASEPRI
 8007e86:	603b      	str	r3, [r7, #0]
  return(result);
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d007      	beq.n	8007e9e <osKernelStart+0x3a>
 8007e8e:	4b0f      	ldr	r3, [pc, #60]	; (8007ecc <osKernelStart+0x68>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	2b02      	cmp	r3, #2
 8007e94:	d103      	bne.n	8007e9e <osKernelStart+0x3a>
    stat = osErrorISR;
 8007e96:	f06f 0305 	mvn.w	r3, #5
 8007e9a:	60fb      	str	r3, [r7, #12]
 8007e9c:	e010      	b.n	8007ec0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007e9e:	4b0b      	ldr	r3, [pc, #44]	; (8007ecc <osKernelStart+0x68>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d109      	bne.n	8007eba <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007ea6:	f7ff ffa1 	bl	8007dec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007eaa:	4b08      	ldr	r3, [pc, #32]	; (8007ecc <osKernelStart+0x68>)
 8007eac:	2202      	movs	r2, #2
 8007eae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007eb0:	f001 fa4c 	bl	800934c <vTaskStartScheduler>
      stat = osOK;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	60fb      	str	r3, [r7, #12]
 8007eb8:	e002      	b.n	8007ec0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8007eba:	f04f 33ff 	mov.w	r3, #4294967295
 8007ebe:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
}
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	3710      	adds	r7, #16
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	bf00      	nop
 8007ecc:	20000790 	.word	0x20000790

08007ed0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b090      	sub	sp, #64	; 0x40
 8007ed4:	af04      	add	r7, sp, #16
 8007ed6:	60f8      	str	r0, [r7, #12]
 8007ed8:	60b9      	str	r1, [r7, #8]
 8007eda:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007edc:	2300      	movs	r3, #0
 8007ede:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ee0:	f3ef 8305 	mrs	r3, IPSR
 8007ee4:	61fb      	str	r3, [r7, #28]
  return(result);
 8007ee6:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	f040 808f 	bne.w	800800c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007eee:	f3ef 8310 	mrs	r3, PRIMASK
 8007ef2:	61bb      	str	r3, [r7, #24]
  return(result);
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d105      	bne.n	8007f06 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007efa:	f3ef 8311 	mrs	r3, BASEPRI
 8007efe:	617b      	str	r3, [r7, #20]
  return(result);
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d003      	beq.n	8007f0e <osThreadNew+0x3e>
 8007f06:	4b44      	ldr	r3, [pc, #272]	; (8008018 <osThreadNew+0x148>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	2b02      	cmp	r3, #2
 8007f0c:	d07e      	beq.n	800800c <osThreadNew+0x13c>
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d07b      	beq.n	800800c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8007f14:	2380      	movs	r3, #128	; 0x80
 8007f16:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007f18:	2318      	movs	r3, #24
 8007f1a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8007f20:	f04f 33ff 	mov.w	r3, #4294967295
 8007f24:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d045      	beq.n	8007fb8 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d002      	beq.n	8007f3a <osThreadNew+0x6a>
        name = attr->name;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	699b      	ldr	r3, [r3, #24]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d002      	beq.n	8007f48 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	699b      	ldr	r3, [r3, #24]
 8007f46:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d008      	beq.n	8007f60 <osThreadNew+0x90>
 8007f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f50:	2b38      	cmp	r3, #56	; 0x38
 8007f52:	d805      	bhi.n	8007f60 <osThreadNew+0x90>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	f003 0301 	and.w	r3, r3, #1
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d001      	beq.n	8007f64 <osThreadNew+0x94>
        return (NULL);
 8007f60:	2300      	movs	r3, #0
 8007f62:	e054      	b.n	800800e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	695b      	ldr	r3, [r3, #20]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d003      	beq.n	8007f74 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	695b      	ldr	r3, [r3, #20]
 8007f70:	089b      	lsrs	r3, r3, #2
 8007f72:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d00e      	beq.n	8007f9a <osThreadNew+0xca>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	68db      	ldr	r3, [r3, #12]
 8007f80:	2ba7      	cmp	r3, #167	; 0xa7
 8007f82:	d90a      	bls.n	8007f9a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d006      	beq.n	8007f9a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	695b      	ldr	r3, [r3, #20]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d002      	beq.n	8007f9a <osThreadNew+0xca>
        mem = 1;
 8007f94:	2301      	movs	r3, #1
 8007f96:	623b      	str	r3, [r7, #32]
 8007f98:	e010      	b.n	8007fbc <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	689b      	ldr	r3, [r3, #8]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d10c      	bne.n	8007fbc <osThreadNew+0xec>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	68db      	ldr	r3, [r3, #12]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d108      	bne.n	8007fbc <osThreadNew+0xec>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	691b      	ldr	r3, [r3, #16]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d104      	bne.n	8007fbc <osThreadNew+0xec>
          mem = 0;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	623b      	str	r3, [r7, #32]
 8007fb6:	e001      	b.n	8007fbc <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007fbc:	6a3b      	ldr	r3, [r7, #32]
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d110      	bne.n	8007fe4 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007fc6:	687a      	ldr	r2, [r7, #4]
 8007fc8:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007fca:	9202      	str	r2, [sp, #8]
 8007fcc:	9301      	str	r3, [sp, #4]
 8007fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd0:	9300      	str	r3, [sp, #0]
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007fd6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007fd8:	68f8      	ldr	r0, [r7, #12]
 8007fda:	f000 fe3f 	bl	8008c5c <xTaskCreateStatic>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	613b      	str	r3, [r7, #16]
 8007fe2:	e013      	b.n	800800c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8007fe4:	6a3b      	ldr	r3, [r7, #32]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d110      	bne.n	800800c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fec:	b29a      	uxth	r2, r3
 8007fee:	f107 0310 	add.w	r3, r7, #16
 8007ff2:	9301      	str	r3, [sp, #4]
 8007ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff6:	9300      	str	r3, [sp, #0]
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ffc:	68f8      	ldr	r0, [r7, #12]
 8007ffe:	f000 fe90 	bl	8008d22 <xTaskCreate>
 8008002:	4603      	mov	r3, r0
 8008004:	2b01      	cmp	r3, #1
 8008006:	d001      	beq.n	800800c <osThreadNew+0x13c>
          hTask = NULL;
 8008008:	2300      	movs	r3, #0
 800800a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800800c:	693b      	ldr	r3, [r7, #16]
}
 800800e:	4618      	mov	r0, r3
 8008010:	3730      	adds	r7, #48	; 0x30
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	20000790 	.word	0x20000790

0800801c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800801c:	b580      	push	{r7, lr}
 800801e:	b086      	sub	sp, #24
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008024:	f3ef 8305 	mrs	r3, IPSR
 8008028:	613b      	str	r3, [r7, #16]
  return(result);
 800802a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800802c:	2b00      	cmp	r3, #0
 800802e:	d10f      	bne.n	8008050 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008030:	f3ef 8310 	mrs	r3, PRIMASK
 8008034:	60fb      	str	r3, [r7, #12]
  return(result);
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d105      	bne.n	8008048 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800803c:	f3ef 8311 	mrs	r3, BASEPRI
 8008040:	60bb      	str	r3, [r7, #8]
  return(result);
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d007      	beq.n	8008058 <osDelay+0x3c>
 8008048:	4b0a      	ldr	r3, [pc, #40]	; (8008074 <osDelay+0x58>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	2b02      	cmp	r3, #2
 800804e:	d103      	bne.n	8008058 <osDelay+0x3c>
    stat = osErrorISR;
 8008050:	f06f 0305 	mvn.w	r3, #5
 8008054:	617b      	str	r3, [r7, #20]
 8008056:	e007      	b.n	8008068 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8008058:	2300      	movs	r3, #0
 800805a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d002      	beq.n	8008068 <osDelay+0x4c>
      vTaskDelay(ticks);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 ffba 	bl	8008fdc <vTaskDelay>
    }
  }

  return (stat);
 8008068:	697b      	ldr	r3, [r7, #20]
}
 800806a:	4618      	mov	r0, r3
 800806c:	3718      	adds	r7, #24
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	20000790 	.word	0x20000790

08008078 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008078:	b480      	push	{r7}
 800807a:	b085      	sub	sp, #20
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	4a07      	ldr	r2, [pc, #28]	; (80080a4 <vApplicationGetIdleTaskMemory+0x2c>)
 8008088:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	4a06      	ldr	r2, [pc, #24]	; (80080a8 <vApplicationGetIdleTaskMemory+0x30>)
 800808e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2280      	movs	r2, #128	; 0x80
 8008094:	601a      	str	r2, [r3, #0]
}
 8008096:	bf00      	nop
 8008098:	3714      	adds	r7, #20
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop
 80080a4:	20000794 	.word	0x20000794
 80080a8:	2000083c 	.word	0x2000083c

080080ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80080ac:	b480      	push	{r7}
 80080ae:	b085      	sub	sp, #20
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	60f8      	str	r0, [r7, #12]
 80080b4:	60b9      	str	r1, [r7, #8]
 80080b6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	4a07      	ldr	r2, [pc, #28]	; (80080d8 <vApplicationGetTimerTaskMemory+0x2c>)
 80080bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	4a06      	ldr	r2, [pc, #24]	; (80080dc <vApplicationGetTimerTaskMemory+0x30>)
 80080c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80080ca:	601a      	str	r2, [r3, #0]
}
 80080cc:	bf00      	nop
 80080ce:	3714      	adds	r7, #20
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr
 80080d8:	20000a3c 	.word	0x20000a3c
 80080dc:	20000ae4 	.word	0x20000ae4

080080e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80080e0:	b480      	push	{r7}
 80080e2:	b083      	sub	sp, #12
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f103 0208 	add.w	r2, r3, #8
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f04f 32ff 	mov.w	r2, #4294967295
 80080f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f103 0208 	add.w	r2, r3, #8
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f103 0208 	add.w	r2, r3, #8
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2200      	movs	r2, #0
 8008112:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008114:	bf00      	nop
 8008116:	370c      	adds	r7, #12
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008120:	b480      	push	{r7}
 8008122:	b083      	sub	sp, #12
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2200      	movs	r2, #0
 800812c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800812e:	bf00      	nop
 8008130:	370c      	adds	r7, #12
 8008132:	46bd      	mov	sp, r7
 8008134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008138:	4770      	bx	lr

0800813a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800813a:	b480      	push	{r7}
 800813c:	b085      	sub	sp, #20
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
 8008142:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	68fa      	ldr	r2, [r7, #12]
 800814e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	689a      	ldr	r2, [r3, #8]
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	689b      	ldr	r3, [r3, #8]
 800815c:	683a      	ldr	r2, [r7, #0]
 800815e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	683a      	ldr	r2, [r7, #0]
 8008164:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	1c5a      	adds	r2, r3, #1
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	601a      	str	r2, [r3, #0]
}
 8008176:	bf00      	nop
 8008178:	3714      	adds	r7, #20
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr

08008182 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008182:	b480      	push	{r7}
 8008184:	b085      	sub	sp, #20
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
 800818a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008198:	d103      	bne.n	80081a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	60fb      	str	r3, [r7, #12]
 80081a0:	e00c      	b.n	80081bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	3308      	adds	r3, #8
 80081a6:	60fb      	str	r3, [r7, #12]
 80081a8:	e002      	b.n	80081b0 <vListInsert+0x2e>
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	60fb      	str	r3, [r7, #12]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68ba      	ldr	r2, [r7, #8]
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d2f6      	bcs.n	80081aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	685a      	ldr	r2, [r3, #4]
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	683a      	ldr	r2, [r7, #0]
 80081ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	68fa      	ldr	r2, [r7, #12]
 80081d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	683a      	ldr	r2, [r7, #0]
 80081d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	687a      	ldr	r2, [r7, #4]
 80081dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	1c5a      	adds	r2, r3, #1
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	601a      	str	r2, [r3, #0]
}
 80081e8:	bf00      	nop
 80081ea:	3714      	adds	r7, #20
 80081ec:	46bd      	mov	sp, r7
 80081ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f2:	4770      	bx	lr

080081f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80081f4:	b480      	push	{r7}
 80081f6:	b085      	sub	sp, #20
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	691b      	ldr	r3, [r3, #16]
 8008200:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	687a      	ldr	r2, [r7, #4]
 8008208:	6892      	ldr	r2, [r2, #8]
 800820a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	689b      	ldr	r3, [r3, #8]
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	6852      	ldr	r2, [r2, #4]
 8008214:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	429a      	cmp	r2, r3
 800821e:	d103      	bne.n	8008228 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	689a      	ldr	r2, [r3, #8]
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2200      	movs	r2, #0
 800822c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	1e5a      	subs	r2, r3, #1
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
}
 800823c:	4618      	mov	r0, r3
 800823e:	3714      	adds	r7, #20
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d10c      	bne.n	8008276 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800825c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008260:	b672      	cpsid	i
 8008262:	f383 8811 	msr	BASEPRI, r3
 8008266:	f3bf 8f6f 	isb	sy
 800826a:	f3bf 8f4f 	dsb	sy
 800826e:	b662      	cpsie	i
 8008270:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008272:	bf00      	nop
 8008274:	e7fe      	b.n	8008274 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8008276:	f002 fa29 	bl	800a6cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681a      	ldr	r2, [r3, #0]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008282:	68f9      	ldr	r1, [r7, #12]
 8008284:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008286:	fb01 f303 	mul.w	r3, r1, r3
 800828a:	441a      	add	r2, r3
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2200      	movs	r2, #0
 8008294:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082a6:	3b01      	subs	r3, #1
 80082a8:	68f9      	ldr	r1, [r7, #12]
 80082aa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80082ac:	fb01 f303 	mul.w	r3, r1, r3
 80082b0:	441a      	add	r2, r3
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	22ff      	movs	r2, #255	; 0xff
 80082ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	22ff      	movs	r2, #255	; 0xff
 80082c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d114      	bne.n	80082f6 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	691b      	ldr	r3, [r3, #16]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d01a      	beq.n	800830a <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	3310      	adds	r3, #16
 80082d8:	4618      	mov	r0, r3
 80082da:	f001 fadf 	bl	800989c <xTaskRemoveFromEventList>
 80082de:	4603      	mov	r3, r0
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d012      	beq.n	800830a <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80082e4:	4b0c      	ldr	r3, [pc, #48]	; (8008318 <xQueueGenericReset+0xd0>)
 80082e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082ea:	601a      	str	r2, [r3, #0]
 80082ec:	f3bf 8f4f 	dsb	sy
 80082f0:	f3bf 8f6f 	isb	sy
 80082f4:	e009      	b.n	800830a <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	3310      	adds	r3, #16
 80082fa:	4618      	mov	r0, r3
 80082fc:	f7ff fef0 	bl	80080e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	3324      	adds	r3, #36	; 0x24
 8008304:	4618      	mov	r0, r3
 8008306:	f7ff feeb 	bl	80080e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800830a:	f002 fa13 	bl	800a734 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800830e:	2301      	movs	r3, #1
}
 8008310:	4618      	mov	r0, r3
 8008312:	3710      	adds	r7, #16
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}
 8008318:	e000ed04 	.word	0xe000ed04

0800831c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800831c:	b580      	push	{r7, lr}
 800831e:	b08e      	sub	sp, #56	; 0x38
 8008320:	af02      	add	r7, sp, #8
 8008322:	60f8      	str	r0, [r7, #12]
 8008324:	60b9      	str	r1, [r7, #8]
 8008326:	607a      	str	r2, [r7, #4]
 8008328:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d10c      	bne.n	800834a <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8008330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008334:	b672      	cpsid	i
 8008336:	f383 8811 	msr	BASEPRI, r3
 800833a:	f3bf 8f6f 	isb	sy
 800833e:	f3bf 8f4f 	dsb	sy
 8008342:	b662      	cpsie	i
 8008344:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008346:	bf00      	nop
 8008348:	e7fe      	b.n	8008348 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d10c      	bne.n	800836a <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8008350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008354:	b672      	cpsid	i
 8008356:	f383 8811 	msr	BASEPRI, r3
 800835a:	f3bf 8f6f 	isb	sy
 800835e:	f3bf 8f4f 	dsb	sy
 8008362:	b662      	cpsie	i
 8008364:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008366:	bf00      	nop
 8008368:	e7fe      	b.n	8008368 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d002      	beq.n	8008376 <xQueueGenericCreateStatic+0x5a>
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d001      	beq.n	800837a <xQueueGenericCreateStatic+0x5e>
 8008376:	2301      	movs	r3, #1
 8008378:	e000      	b.n	800837c <xQueueGenericCreateStatic+0x60>
 800837a:	2300      	movs	r3, #0
 800837c:	2b00      	cmp	r3, #0
 800837e:	d10c      	bne.n	800839a <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8008380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008384:	b672      	cpsid	i
 8008386:	f383 8811 	msr	BASEPRI, r3
 800838a:	f3bf 8f6f 	isb	sy
 800838e:	f3bf 8f4f 	dsb	sy
 8008392:	b662      	cpsie	i
 8008394:	623b      	str	r3, [r7, #32]
}
 8008396:	bf00      	nop
 8008398:	e7fe      	b.n	8008398 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d102      	bne.n	80083a6 <xQueueGenericCreateStatic+0x8a>
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d101      	bne.n	80083aa <xQueueGenericCreateStatic+0x8e>
 80083a6:	2301      	movs	r3, #1
 80083a8:	e000      	b.n	80083ac <xQueueGenericCreateStatic+0x90>
 80083aa:	2300      	movs	r3, #0
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d10c      	bne.n	80083ca <xQueueGenericCreateStatic+0xae>
	__asm volatile
 80083b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083b4:	b672      	cpsid	i
 80083b6:	f383 8811 	msr	BASEPRI, r3
 80083ba:	f3bf 8f6f 	isb	sy
 80083be:	f3bf 8f4f 	dsb	sy
 80083c2:	b662      	cpsie	i
 80083c4:	61fb      	str	r3, [r7, #28]
}
 80083c6:	bf00      	nop
 80083c8:	e7fe      	b.n	80083c8 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80083ca:	2350      	movs	r3, #80	; 0x50
 80083cc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	2b50      	cmp	r3, #80	; 0x50
 80083d2:	d00c      	beq.n	80083ee <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 80083d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083d8:	b672      	cpsid	i
 80083da:	f383 8811 	msr	BASEPRI, r3
 80083de:	f3bf 8f6f 	isb	sy
 80083e2:	f3bf 8f4f 	dsb	sy
 80083e6:	b662      	cpsie	i
 80083e8:	61bb      	str	r3, [r7, #24]
}
 80083ea:	bf00      	nop
 80083ec:	e7fe      	b.n	80083ec <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80083ee:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80083f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d00d      	beq.n	8008416 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80083fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083fc:	2201      	movs	r2, #1
 80083fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008402:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008408:	9300      	str	r3, [sp, #0]
 800840a:	4613      	mov	r3, r2
 800840c:	687a      	ldr	r2, [r7, #4]
 800840e:	68b9      	ldr	r1, [r7, #8]
 8008410:	68f8      	ldr	r0, [r7, #12]
 8008412:	f000 f805 	bl	8008420 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008418:	4618      	mov	r0, r3
 800841a:	3730      	adds	r7, #48	; 0x30
 800841c:	46bd      	mov	sp, r7
 800841e:	bd80      	pop	{r7, pc}

08008420 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b084      	sub	sp, #16
 8008424:	af00      	add	r7, sp, #0
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	60b9      	str	r1, [r7, #8]
 800842a:	607a      	str	r2, [r7, #4]
 800842c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d103      	bne.n	800843c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008434:	69bb      	ldr	r3, [r7, #24]
 8008436:	69ba      	ldr	r2, [r7, #24]
 8008438:	601a      	str	r2, [r3, #0]
 800843a:	e002      	b.n	8008442 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800843c:	69bb      	ldr	r3, [r7, #24]
 800843e:	687a      	ldr	r2, [r7, #4]
 8008440:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008442:	69bb      	ldr	r3, [r7, #24]
 8008444:	68fa      	ldr	r2, [r7, #12]
 8008446:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008448:	69bb      	ldr	r3, [r7, #24]
 800844a:	68ba      	ldr	r2, [r7, #8]
 800844c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800844e:	2101      	movs	r1, #1
 8008450:	69b8      	ldr	r0, [r7, #24]
 8008452:	f7ff fef9 	bl	8008248 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008456:	69bb      	ldr	r3, [r7, #24]
 8008458:	78fa      	ldrb	r2, [r7, #3]
 800845a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800845e:	bf00      	nop
 8008460:	3710      	adds	r7, #16
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
	...

08008468 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b08e      	sub	sp, #56	; 0x38
 800846c:	af00      	add	r7, sp, #0
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	60b9      	str	r1, [r7, #8]
 8008472:	607a      	str	r2, [r7, #4]
 8008474:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008476:	2300      	movs	r3, #0
 8008478:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800847e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008480:	2b00      	cmp	r3, #0
 8008482:	d10c      	bne.n	800849e <xQueueGenericSend+0x36>
	__asm volatile
 8008484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008488:	b672      	cpsid	i
 800848a:	f383 8811 	msr	BASEPRI, r3
 800848e:	f3bf 8f6f 	isb	sy
 8008492:	f3bf 8f4f 	dsb	sy
 8008496:	b662      	cpsie	i
 8008498:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800849a:	bf00      	nop
 800849c:	e7fe      	b.n	800849c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d103      	bne.n	80084ac <xQueueGenericSend+0x44>
 80084a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d101      	bne.n	80084b0 <xQueueGenericSend+0x48>
 80084ac:	2301      	movs	r3, #1
 80084ae:	e000      	b.n	80084b2 <xQueueGenericSend+0x4a>
 80084b0:	2300      	movs	r3, #0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d10c      	bne.n	80084d0 <xQueueGenericSend+0x68>
	__asm volatile
 80084b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ba:	b672      	cpsid	i
 80084bc:	f383 8811 	msr	BASEPRI, r3
 80084c0:	f3bf 8f6f 	isb	sy
 80084c4:	f3bf 8f4f 	dsb	sy
 80084c8:	b662      	cpsie	i
 80084ca:	627b      	str	r3, [r7, #36]	; 0x24
}
 80084cc:	bf00      	nop
 80084ce:	e7fe      	b.n	80084ce <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	2b02      	cmp	r3, #2
 80084d4:	d103      	bne.n	80084de <xQueueGenericSend+0x76>
 80084d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084da:	2b01      	cmp	r3, #1
 80084dc:	d101      	bne.n	80084e2 <xQueueGenericSend+0x7a>
 80084de:	2301      	movs	r3, #1
 80084e0:	e000      	b.n	80084e4 <xQueueGenericSend+0x7c>
 80084e2:	2300      	movs	r3, #0
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d10c      	bne.n	8008502 <xQueueGenericSend+0x9a>
	__asm volatile
 80084e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ec:	b672      	cpsid	i
 80084ee:	f383 8811 	msr	BASEPRI, r3
 80084f2:	f3bf 8f6f 	isb	sy
 80084f6:	f3bf 8f4f 	dsb	sy
 80084fa:	b662      	cpsie	i
 80084fc:	623b      	str	r3, [r7, #32]
}
 80084fe:	bf00      	nop
 8008500:	e7fe      	b.n	8008500 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008502:	f001 fb95 	bl	8009c30 <xTaskGetSchedulerState>
 8008506:	4603      	mov	r3, r0
 8008508:	2b00      	cmp	r3, #0
 800850a:	d102      	bne.n	8008512 <xQueueGenericSend+0xaa>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d101      	bne.n	8008516 <xQueueGenericSend+0xae>
 8008512:	2301      	movs	r3, #1
 8008514:	e000      	b.n	8008518 <xQueueGenericSend+0xb0>
 8008516:	2300      	movs	r3, #0
 8008518:	2b00      	cmp	r3, #0
 800851a:	d10c      	bne.n	8008536 <xQueueGenericSend+0xce>
	__asm volatile
 800851c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008520:	b672      	cpsid	i
 8008522:	f383 8811 	msr	BASEPRI, r3
 8008526:	f3bf 8f6f 	isb	sy
 800852a:	f3bf 8f4f 	dsb	sy
 800852e:	b662      	cpsie	i
 8008530:	61fb      	str	r3, [r7, #28]
}
 8008532:	bf00      	nop
 8008534:	e7fe      	b.n	8008534 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008536:	f002 f8c9 	bl	800a6cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800853a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800853c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800853e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008540:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008542:	429a      	cmp	r2, r3
 8008544:	d302      	bcc.n	800854c <xQueueGenericSend+0xe4>
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	2b02      	cmp	r3, #2
 800854a:	d129      	bne.n	80085a0 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800854c:	683a      	ldr	r2, [r7, #0]
 800854e:	68b9      	ldr	r1, [r7, #8]
 8008550:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008552:	f000 fa15 	bl	8008980 <prvCopyDataToQueue>
 8008556:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800855a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800855c:	2b00      	cmp	r3, #0
 800855e:	d010      	beq.n	8008582 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008562:	3324      	adds	r3, #36	; 0x24
 8008564:	4618      	mov	r0, r3
 8008566:	f001 f999 	bl	800989c <xTaskRemoveFromEventList>
 800856a:	4603      	mov	r3, r0
 800856c:	2b00      	cmp	r3, #0
 800856e:	d013      	beq.n	8008598 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008570:	4b3f      	ldr	r3, [pc, #252]	; (8008670 <xQueueGenericSend+0x208>)
 8008572:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008576:	601a      	str	r2, [r3, #0]
 8008578:	f3bf 8f4f 	dsb	sy
 800857c:	f3bf 8f6f 	isb	sy
 8008580:	e00a      	b.n	8008598 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008584:	2b00      	cmp	r3, #0
 8008586:	d007      	beq.n	8008598 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008588:	4b39      	ldr	r3, [pc, #228]	; (8008670 <xQueueGenericSend+0x208>)
 800858a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800858e:	601a      	str	r2, [r3, #0]
 8008590:	f3bf 8f4f 	dsb	sy
 8008594:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008598:	f002 f8cc 	bl	800a734 <vPortExitCritical>
				return pdPASS;
 800859c:	2301      	movs	r3, #1
 800859e:	e063      	b.n	8008668 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d103      	bne.n	80085ae <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80085a6:	f002 f8c5 	bl	800a734 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80085aa:	2300      	movs	r3, #0
 80085ac:	e05c      	b.n	8008668 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 80085ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d106      	bne.n	80085c2 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80085b4:	f107 0314 	add.w	r3, r7, #20
 80085b8:	4618      	mov	r0, r3
 80085ba:	f001 f9d5 	bl	8009968 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80085be:	2301      	movs	r3, #1
 80085c0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80085c2:	f002 f8b7 	bl	800a734 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80085c6:	f000 ff35 	bl	8009434 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80085ca:	f002 f87f 	bl	800a6cc <vPortEnterCritical>
 80085ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085d4:	b25b      	sxtb	r3, r3
 80085d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085da:	d103      	bne.n	80085e4 <xQueueGenericSend+0x17c>
 80085dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085de:	2200      	movs	r2, #0
 80085e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80085e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085ea:	b25b      	sxtb	r3, r3
 80085ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085f0:	d103      	bne.n	80085fa <xQueueGenericSend+0x192>
 80085f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80085fa:	f002 f89b 	bl	800a734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80085fe:	1d3a      	adds	r2, r7, #4
 8008600:	f107 0314 	add.w	r3, r7, #20
 8008604:	4611      	mov	r1, r2
 8008606:	4618      	mov	r0, r3
 8008608:	f001 f9c4 	bl	8009994 <xTaskCheckForTimeOut>
 800860c:	4603      	mov	r3, r0
 800860e:	2b00      	cmp	r3, #0
 8008610:	d124      	bne.n	800865c <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008612:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008614:	f000 faac 	bl	8008b70 <prvIsQueueFull>
 8008618:	4603      	mov	r3, r0
 800861a:	2b00      	cmp	r3, #0
 800861c:	d018      	beq.n	8008650 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800861e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008620:	3310      	adds	r3, #16
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	4611      	mov	r1, r2
 8008626:	4618      	mov	r0, r3
 8008628:	f001 f8e4 	bl	80097f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800862c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800862e:	f000 fa37 	bl	8008aa0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008632:	f000 ff0d 	bl	8009450 <xTaskResumeAll>
 8008636:	4603      	mov	r3, r0
 8008638:	2b00      	cmp	r3, #0
 800863a:	f47f af7c 	bne.w	8008536 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800863e:	4b0c      	ldr	r3, [pc, #48]	; (8008670 <xQueueGenericSend+0x208>)
 8008640:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008644:	601a      	str	r2, [r3, #0]
 8008646:	f3bf 8f4f 	dsb	sy
 800864a:	f3bf 8f6f 	isb	sy
 800864e:	e772      	b.n	8008536 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008650:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008652:	f000 fa25 	bl	8008aa0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008656:	f000 fefb 	bl	8009450 <xTaskResumeAll>
 800865a:	e76c      	b.n	8008536 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800865c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800865e:	f000 fa1f 	bl	8008aa0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008662:	f000 fef5 	bl	8009450 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008666:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008668:	4618      	mov	r0, r3
 800866a:	3738      	adds	r7, #56	; 0x38
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}
 8008670:	e000ed04 	.word	0xe000ed04

08008674 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b08e      	sub	sp, #56	; 0x38
 8008678:	af00      	add	r7, sp, #0
 800867a:	60f8      	str	r0, [r7, #12]
 800867c:	60b9      	str	r1, [r7, #8]
 800867e:	607a      	str	r2, [r7, #4]
 8008680:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008688:	2b00      	cmp	r3, #0
 800868a:	d10c      	bne.n	80086a6 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800868c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008690:	b672      	cpsid	i
 8008692:	f383 8811 	msr	BASEPRI, r3
 8008696:	f3bf 8f6f 	isb	sy
 800869a:	f3bf 8f4f 	dsb	sy
 800869e:	b662      	cpsie	i
 80086a0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80086a2:	bf00      	nop
 80086a4:	e7fe      	b.n	80086a4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d103      	bne.n	80086b4 <xQueueGenericSendFromISR+0x40>
 80086ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d101      	bne.n	80086b8 <xQueueGenericSendFromISR+0x44>
 80086b4:	2301      	movs	r3, #1
 80086b6:	e000      	b.n	80086ba <xQueueGenericSendFromISR+0x46>
 80086b8:	2300      	movs	r3, #0
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d10c      	bne.n	80086d8 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 80086be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086c2:	b672      	cpsid	i
 80086c4:	f383 8811 	msr	BASEPRI, r3
 80086c8:	f3bf 8f6f 	isb	sy
 80086cc:	f3bf 8f4f 	dsb	sy
 80086d0:	b662      	cpsie	i
 80086d2:	623b      	str	r3, [r7, #32]
}
 80086d4:	bf00      	nop
 80086d6:	e7fe      	b.n	80086d6 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	2b02      	cmp	r3, #2
 80086dc:	d103      	bne.n	80086e6 <xQueueGenericSendFromISR+0x72>
 80086de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d101      	bne.n	80086ea <xQueueGenericSendFromISR+0x76>
 80086e6:	2301      	movs	r3, #1
 80086e8:	e000      	b.n	80086ec <xQueueGenericSendFromISR+0x78>
 80086ea:	2300      	movs	r3, #0
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d10c      	bne.n	800870a <xQueueGenericSendFromISR+0x96>
	__asm volatile
 80086f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f4:	b672      	cpsid	i
 80086f6:	f383 8811 	msr	BASEPRI, r3
 80086fa:	f3bf 8f6f 	isb	sy
 80086fe:	f3bf 8f4f 	dsb	sy
 8008702:	b662      	cpsie	i
 8008704:	61fb      	str	r3, [r7, #28]
}
 8008706:	bf00      	nop
 8008708:	e7fe      	b.n	8008708 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800870a:	f002 f8c7 	bl	800a89c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800870e:	f3ef 8211 	mrs	r2, BASEPRI
 8008712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008716:	b672      	cpsid	i
 8008718:	f383 8811 	msr	BASEPRI, r3
 800871c:	f3bf 8f6f 	isb	sy
 8008720:	f3bf 8f4f 	dsb	sy
 8008724:	b662      	cpsie	i
 8008726:	61ba      	str	r2, [r7, #24]
 8008728:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800872a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800872c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800872e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008730:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008736:	429a      	cmp	r2, r3
 8008738:	d302      	bcc.n	8008740 <xQueueGenericSendFromISR+0xcc>
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	2b02      	cmp	r3, #2
 800873e:	d12c      	bne.n	800879a <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008742:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008746:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800874a:	683a      	ldr	r2, [r7, #0]
 800874c:	68b9      	ldr	r1, [r7, #8]
 800874e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008750:	f000 f916 	bl	8008980 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008754:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800875c:	d112      	bne.n	8008784 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800875e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008762:	2b00      	cmp	r3, #0
 8008764:	d016      	beq.n	8008794 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008768:	3324      	adds	r3, #36	; 0x24
 800876a:	4618      	mov	r0, r3
 800876c:	f001 f896 	bl	800989c <xTaskRemoveFromEventList>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d00e      	beq.n	8008794 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d00b      	beq.n	8008794 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2201      	movs	r2, #1
 8008780:	601a      	str	r2, [r3, #0]
 8008782:	e007      	b.n	8008794 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008784:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008788:	3301      	adds	r3, #1
 800878a:	b2db      	uxtb	r3, r3
 800878c:	b25a      	sxtb	r2, r3
 800878e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008790:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008794:	2301      	movs	r3, #1
 8008796:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008798:	e001      	b.n	800879e <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800879a:	2300      	movs	r3, #0
 800879c:	637b      	str	r3, [r7, #52]	; 0x34
 800879e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087a0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80087a8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80087aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3738      	adds	r7, #56	; 0x38
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b08c      	sub	sp, #48	; 0x30
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	60f8      	str	r0, [r7, #12]
 80087bc:	60b9      	str	r1, [r7, #8]
 80087be:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80087c0:	2300      	movs	r3, #0
 80087c2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80087c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d10c      	bne.n	80087e8 <xQueueReceive+0x34>
	__asm volatile
 80087ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087d2:	b672      	cpsid	i
 80087d4:	f383 8811 	msr	BASEPRI, r3
 80087d8:	f3bf 8f6f 	isb	sy
 80087dc:	f3bf 8f4f 	dsb	sy
 80087e0:	b662      	cpsie	i
 80087e2:	623b      	str	r3, [r7, #32]
}
 80087e4:	bf00      	nop
 80087e6:	e7fe      	b.n	80087e6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d103      	bne.n	80087f6 <xQueueReceive+0x42>
 80087ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d101      	bne.n	80087fa <xQueueReceive+0x46>
 80087f6:	2301      	movs	r3, #1
 80087f8:	e000      	b.n	80087fc <xQueueReceive+0x48>
 80087fa:	2300      	movs	r3, #0
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d10c      	bne.n	800881a <xQueueReceive+0x66>
	__asm volatile
 8008800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008804:	b672      	cpsid	i
 8008806:	f383 8811 	msr	BASEPRI, r3
 800880a:	f3bf 8f6f 	isb	sy
 800880e:	f3bf 8f4f 	dsb	sy
 8008812:	b662      	cpsie	i
 8008814:	61fb      	str	r3, [r7, #28]
}
 8008816:	bf00      	nop
 8008818:	e7fe      	b.n	8008818 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800881a:	f001 fa09 	bl	8009c30 <xTaskGetSchedulerState>
 800881e:	4603      	mov	r3, r0
 8008820:	2b00      	cmp	r3, #0
 8008822:	d102      	bne.n	800882a <xQueueReceive+0x76>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d101      	bne.n	800882e <xQueueReceive+0x7a>
 800882a:	2301      	movs	r3, #1
 800882c:	e000      	b.n	8008830 <xQueueReceive+0x7c>
 800882e:	2300      	movs	r3, #0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d10c      	bne.n	800884e <xQueueReceive+0x9a>
	__asm volatile
 8008834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008838:	b672      	cpsid	i
 800883a:	f383 8811 	msr	BASEPRI, r3
 800883e:	f3bf 8f6f 	isb	sy
 8008842:	f3bf 8f4f 	dsb	sy
 8008846:	b662      	cpsie	i
 8008848:	61bb      	str	r3, [r7, #24]
}
 800884a:	bf00      	nop
 800884c:	e7fe      	b.n	800884c <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800884e:	f001 ff3d 	bl	800a6cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008856:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885a:	2b00      	cmp	r3, #0
 800885c:	d01f      	beq.n	800889e <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800885e:	68b9      	ldr	r1, [r7, #8]
 8008860:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008862:	f000 f8f7 	bl	8008a54 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008868:	1e5a      	subs	r2, r3, #1
 800886a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800886c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800886e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008870:	691b      	ldr	r3, [r3, #16]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d00f      	beq.n	8008896 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008878:	3310      	adds	r3, #16
 800887a:	4618      	mov	r0, r3
 800887c:	f001 f80e 	bl	800989c <xTaskRemoveFromEventList>
 8008880:	4603      	mov	r3, r0
 8008882:	2b00      	cmp	r3, #0
 8008884:	d007      	beq.n	8008896 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008886:	4b3d      	ldr	r3, [pc, #244]	; (800897c <xQueueReceive+0x1c8>)
 8008888:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800888c:	601a      	str	r2, [r3, #0]
 800888e:	f3bf 8f4f 	dsb	sy
 8008892:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008896:	f001 ff4d 	bl	800a734 <vPortExitCritical>
				return pdPASS;
 800889a:	2301      	movs	r3, #1
 800889c:	e069      	b.n	8008972 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d103      	bne.n	80088ac <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80088a4:	f001 ff46 	bl	800a734 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80088a8:	2300      	movs	r3, #0
 80088aa:	e062      	b.n	8008972 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 80088ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d106      	bne.n	80088c0 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80088b2:	f107 0310 	add.w	r3, r7, #16
 80088b6:	4618      	mov	r0, r3
 80088b8:	f001 f856 	bl	8009968 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80088bc:	2301      	movs	r3, #1
 80088be:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80088c0:	f001 ff38 	bl	800a734 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80088c4:	f000 fdb6 	bl	8009434 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80088c8:	f001 ff00 	bl	800a6cc <vPortEnterCritical>
 80088cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80088d2:	b25b      	sxtb	r3, r3
 80088d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088d8:	d103      	bne.n	80088e2 <xQueueReceive+0x12e>
 80088da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088dc:	2200      	movs	r2, #0
 80088de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80088e8:	b25b      	sxtb	r3, r3
 80088ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088ee:	d103      	bne.n	80088f8 <xQueueReceive+0x144>
 80088f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088f2:	2200      	movs	r2, #0
 80088f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80088f8:	f001 ff1c 	bl	800a734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80088fc:	1d3a      	adds	r2, r7, #4
 80088fe:	f107 0310 	add.w	r3, r7, #16
 8008902:	4611      	mov	r1, r2
 8008904:	4618      	mov	r0, r3
 8008906:	f001 f845 	bl	8009994 <xTaskCheckForTimeOut>
 800890a:	4603      	mov	r3, r0
 800890c:	2b00      	cmp	r3, #0
 800890e:	d123      	bne.n	8008958 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008910:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008912:	f000 f917 	bl	8008b44 <prvIsQueueEmpty>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d017      	beq.n	800894c <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800891c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800891e:	3324      	adds	r3, #36	; 0x24
 8008920:	687a      	ldr	r2, [r7, #4]
 8008922:	4611      	mov	r1, r2
 8008924:	4618      	mov	r0, r3
 8008926:	f000 ff65 	bl	80097f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800892a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800892c:	f000 f8b8 	bl	8008aa0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008930:	f000 fd8e 	bl	8009450 <xTaskResumeAll>
 8008934:	4603      	mov	r3, r0
 8008936:	2b00      	cmp	r3, #0
 8008938:	d189      	bne.n	800884e <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800893a:	4b10      	ldr	r3, [pc, #64]	; (800897c <xQueueReceive+0x1c8>)
 800893c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008940:	601a      	str	r2, [r3, #0]
 8008942:	f3bf 8f4f 	dsb	sy
 8008946:	f3bf 8f6f 	isb	sy
 800894a:	e780      	b.n	800884e <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800894c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800894e:	f000 f8a7 	bl	8008aa0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008952:	f000 fd7d 	bl	8009450 <xTaskResumeAll>
 8008956:	e77a      	b.n	800884e <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008958:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800895a:	f000 f8a1 	bl	8008aa0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800895e:	f000 fd77 	bl	8009450 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008962:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008964:	f000 f8ee 	bl	8008b44 <prvIsQueueEmpty>
 8008968:	4603      	mov	r3, r0
 800896a:	2b00      	cmp	r3, #0
 800896c:	f43f af6f 	beq.w	800884e <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008970:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008972:	4618      	mov	r0, r3
 8008974:	3730      	adds	r7, #48	; 0x30
 8008976:	46bd      	mov	sp, r7
 8008978:	bd80      	pop	{r7, pc}
 800897a:	bf00      	nop
 800897c:	e000ed04 	.word	0xe000ed04

08008980 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b086      	sub	sp, #24
 8008984:	af00      	add	r7, sp, #0
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800898c:	2300      	movs	r3, #0
 800898e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008994:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800899a:	2b00      	cmp	r3, #0
 800899c:	d10d      	bne.n	80089ba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d14d      	bne.n	8008a42 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	689b      	ldr	r3, [r3, #8]
 80089aa:	4618      	mov	r0, r3
 80089ac:	f001 f95e 	bl	8009c6c <xTaskPriorityDisinherit>
 80089b0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2200      	movs	r2, #0
 80089b6:	609a      	str	r2, [r3, #8]
 80089b8:	e043      	b.n	8008a42 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d119      	bne.n	80089f4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6858      	ldr	r0, [r3, #4]
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089c8:	461a      	mov	r2, r3
 80089ca:	68b9      	ldr	r1, [r7, #8]
 80089cc:	f002 fb64 	bl	800b098 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	685a      	ldr	r2, [r3, #4]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089d8:	441a      	add	r2, r3
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	685a      	ldr	r2, [r3, #4]
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d32b      	bcc.n	8008a42 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681a      	ldr	r2, [r3, #0]
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	605a      	str	r2, [r3, #4]
 80089f2:	e026      	b.n	8008a42 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	68d8      	ldr	r0, [r3, #12]
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089fc:	461a      	mov	r2, r3
 80089fe:	68b9      	ldr	r1, [r7, #8]
 8008a00:	f002 fb4a 	bl	800b098 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	68da      	ldr	r2, [r3, #12]
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a0c:	425b      	negs	r3, r3
 8008a0e:	441a      	add	r2, r3
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	68da      	ldr	r2, [r3, #12]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	d207      	bcs.n	8008a30 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	689a      	ldr	r2, [r3, #8]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a28:	425b      	negs	r3, r3
 8008a2a:	441a      	add	r2, r3
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2b02      	cmp	r3, #2
 8008a34:	d105      	bne.n	8008a42 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008a36:	693b      	ldr	r3, [r7, #16]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d002      	beq.n	8008a42 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008a3c:	693b      	ldr	r3, [r7, #16]
 8008a3e:	3b01      	subs	r3, #1
 8008a40:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	1c5a      	adds	r2, r3, #1
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008a4a:	697b      	ldr	r3, [r7, #20]
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3718      	adds	r7, #24
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b082      	sub	sp, #8
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d018      	beq.n	8008a98 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	68da      	ldr	r2, [r3, #12]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a6e:	441a      	add	r2, r3
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	68da      	ldr	r2, [r3, #12]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	689b      	ldr	r3, [r3, #8]
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d303      	bcc.n	8008a88 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681a      	ldr	r2, [r3, #0]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	68d9      	ldr	r1, [r3, #12]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a90:	461a      	mov	r2, r3
 8008a92:	6838      	ldr	r0, [r7, #0]
 8008a94:	f002 fb00 	bl	800b098 <memcpy>
	}
}
 8008a98:	bf00      	nop
 8008a9a:	3708      	adds	r7, #8
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}

08008aa0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008aa8:	f001 fe10 	bl	800a6cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ab2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ab4:	e011      	b.n	8008ada <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d012      	beq.n	8008ae4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	3324      	adds	r3, #36	; 0x24
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f000 feea 	bl	800989c <xTaskRemoveFromEventList>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d001      	beq.n	8008ad2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008ace:	f000 ffc7 	bl	8009a60 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008ad2:	7bfb      	ldrb	r3, [r7, #15]
 8008ad4:	3b01      	subs	r3, #1
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	dce9      	bgt.n	8008ab6 <prvUnlockQueue+0x16>
 8008ae2:	e000      	b.n	8008ae6 <prvUnlockQueue+0x46>
					break;
 8008ae4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	22ff      	movs	r2, #255	; 0xff
 8008aea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008aee:	f001 fe21 	bl	800a734 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008af2:	f001 fdeb 	bl	800a6cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008afc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008afe:	e011      	b.n	8008b24 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	691b      	ldr	r3, [r3, #16]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d012      	beq.n	8008b2e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	3310      	adds	r3, #16
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f000 fec5 	bl	800989c <xTaskRemoveFromEventList>
 8008b12:	4603      	mov	r3, r0
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d001      	beq.n	8008b1c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008b18:	f000 ffa2 	bl	8009a60 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008b1c:	7bbb      	ldrb	r3, [r7, #14]
 8008b1e:	3b01      	subs	r3, #1
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	dce9      	bgt.n	8008b00 <prvUnlockQueue+0x60>
 8008b2c:	e000      	b.n	8008b30 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008b2e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	22ff      	movs	r2, #255	; 0xff
 8008b34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008b38:	f001 fdfc 	bl	800a734 <vPortExitCritical>
}
 8008b3c:	bf00      	nop
 8008b3e:	3710      	adds	r7, #16
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}

08008b44 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b084      	sub	sp, #16
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008b4c:	f001 fdbe 	bl	800a6cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d102      	bne.n	8008b5e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	60fb      	str	r3, [r7, #12]
 8008b5c:	e001      	b.n	8008b62 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008b62:	f001 fde7 	bl	800a734 <vPortExitCritical>

	return xReturn;
 8008b66:	68fb      	ldr	r3, [r7, #12]
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3710      	adds	r7, #16
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}

08008b70 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b084      	sub	sp, #16
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008b78:	f001 fda8 	bl	800a6cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b84:	429a      	cmp	r2, r3
 8008b86:	d102      	bne.n	8008b8e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008b88:	2301      	movs	r3, #1
 8008b8a:	60fb      	str	r3, [r7, #12]
 8008b8c:	e001      	b.n	8008b92 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008b92:	f001 fdcf 	bl	800a734 <vPortExitCritical>

	return xReturn;
 8008b96:	68fb      	ldr	r3, [r7, #12]
}
 8008b98:	4618      	mov	r0, r3
 8008b9a:	3710      	adds	r7, #16
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}

08008ba0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b085      	sub	sp, #20
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008baa:	2300      	movs	r3, #0
 8008bac:	60fb      	str	r3, [r7, #12]
 8008bae:	e014      	b.n	8008bda <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008bb0:	4a0f      	ldr	r2, [pc, #60]	; (8008bf0 <vQueueAddToRegistry+0x50>)
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d10b      	bne.n	8008bd4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008bbc:	490c      	ldr	r1, [pc, #48]	; (8008bf0 <vQueueAddToRegistry+0x50>)
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	683a      	ldr	r2, [r7, #0]
 8008bc2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008bc6:	4a0a      	ldr	r2, [pc, #40]	; (8008bf0 <vQueueAddToRegistry+0x50>)
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	00db      	lsls	r3, r3, #3
 8008bcc:	4413      	add	r3, r2
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008bd2:	e006      	b.n	8008be2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	60fb      	str	r3, [r7, #12]
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2b07      	cmp	r3, #7
 8008bde:	d9e7      	bls.n	8008bb0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008be0:	bf00      	nop
 8008be2:	bf00      	nop
 8008be4:	3714      	adds	r7, #20
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	20000ee4 	.word	0x20000ee4

08008bf4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b086      	sub	sp, #24
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	60b9      	str	r1, [r7, #8]
 8008bfe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008c04:	f001 fd62 	bl	800a6cc <vPortEnterCritical>
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c0e:	b25b      	sxtb	r3, r3
 8008c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c14:	d103      	bne.n	8008c1e <vQueueWaitForMessageRestricted+0x2a>
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c24:	b25b      	sxtb	r3, r3
 8008c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c2a:	d103      	bne.n	8008c34 <vQueueWaitForMessageRestricted+0x40>
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c34:	f001 fd7e 	bl	800a734 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d106      	bne.n	8008c4e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	3324      	adds	r3, #36	; 0x24
 8008c44:	687a      	ldr	r2, [r7, #4]
 8008c46:	68b9      	ldr	r1, [r7, #8]
 8008c48:	4618      	mov	r0, r3
 8008c4a:	f000 fdf9 	bl	8009840 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008c4e:	6978      	ldr	r0, [r7, #20]
 8008c50:	f7ff ff26 	bl	8008aa0 <prvUnlockQueue>
	}
 8008c54:	bf00      	nop
 8008c56:	3718      	adds	r7, #24
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b08e      	sub	sp, #56	; 0x38
 8008c60:	af04      	add	r7, sp, #16
 8008c62:	60f8      	str	r0, [r7, #12]
 8008c64:	60b9      	str	r1, [r7, #8]
 8008c66:	607a      	str	r2, [r7, #4]
 8008c68:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008c6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d10c      	bne.n	8008c8a <xTaskCreateStatic+0x2e>
	__asm volatile
 8008c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c74:	b672      	cpsid	i
 8008c76:	f383 8811 	msr	BASEPRI, r3
 8008c7a:	f3bf 8f6f 	isb	sy
 8008c7e:	f3bf 8f4f 	dsb	sy
 8008c82:	b662      	cpsie	i
 8008c84:	623b      	str	r3, [r7, #32]
}
 8008c86:	bf00      	nop
 8008c88:	e7fe      	b.n	8008c88 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8008c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d10c      	bne.n	8008caa <xTaskCreateStatic+0x4e>
	__asm volatile
 8008c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c94:	b672      	cpsid	i
 8008c96:	f383 8811 	msr	BASEPRI, r3
 8008c9a:	f3bf 8f6f 	isb	sy
 8008c9e:	f3bf 8f4f 	dsb	sy
 8008ca2:	b662      	cpsie	i
 8008ca4:	61fb      	str	r3, [r7, #28]
}
 8008ca6:	bf00      	nop
 8008ca8:	e7fe      	b.n	8008ca8 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008caa:	23a8      	movs	r3, #168	; 0xa8
 8008cac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	2ba8      	cmp	r3, #168	; 0xa8
 8008cb2:	d00c      	beq.n	8008cce <xTaskCreateStatic+0x72>
	__asm volatile
 8008cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cb8:	b672      	cpsid	i
 8008cba:	f383 8811 	msr	BASEPRI, r3
 8008cbe:	f3bf 8f6f 	isb	sy
 8008cc2:	f3bf 8f4f 	dsb	sy
 8008cc6:	b662      	cpsie	i
 8008cc8:	61bb      	str	r3, [r7, #24]
}
 8008cca:	bf00      	nop
 8008ccc:	e7fe      	b.n	8008ccc <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008cce:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d01e      	beq.n	8008d14 <xTaskCreateStatic+0xb8>
 8008cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d01b      	beq.n	8008d14 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cde:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ce2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ce4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ce8:	2202      	movs	r2, #2
 8008cea:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008cee:	2300      	movs	r3, #0
 8008cf0:	9303      	str	r3, [sp, #12]
 8008cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cf4:	9302      	str	r3, [sp, #8]
 8008cf6:	f107 0314 	add.w	r3, r7, #20
 8008cfa:	9301      	str	r3, [sp, #4]
 8008cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	687a      	ldr	r2, [r7, #4]
 8008d04:	68b9      	ldr	r1, [r7, #8]
 8008d06:	68f8      	ldr	r0, [r7, #12]
 8008d08:	f000 f850 	bl	8008dac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008d0e:	f000 f8f5 	bl	8008efc <prvAddNewTaskToReadyList>
 8008d12:	e001      	b.n	8008d18 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8008d14:	2300      	movs	r3, #0
 8008d16:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008d18:	697b      	ldr	r3, [r7, #20]
	}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3728      	adds	r7, #40	; 0x28
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008d22:	b580      	push	{r7, lr}
 8008d24:	b08c      	sub	sp, #48	; 0x30
 8008d26:	af04      	add	r7, sp, #16
 8008d28:	60f8      	str	r0, [r7, #12]
 8008d2a:	60b9      	str	r1, [r7, #8]
 8008d2c:	603b      	str	r3, [r7, #0]
 8008d2e:	4613      	mov	r3, r2
 8008d30:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008d32:	88fb      	ldrh	r3, [r7, #6]
 8008d34:	009b      	lsls	r3, r3, #2
 8008d36:	4618      	mov	r0, r3
 8008d38:	f001 fdf4 	bl	800a924 <pvPortMalloc>
 8008d3c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d00e      	beq.n	8008d62 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008d44:	20a8      	movs	r0, #168	; 0xa8
 8008d46:	f001 fded 	bl	800a924 <pvPortMalloc>
 8008d4a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d003      	beq.n	8008d5a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008d52:	69fb      	ldr	r3, [r7, #28]
 8008d54:	697a      	ldr	r2, [r7, #20]
 8008d56:	631a      	str	r2, [r3, #48]	; 0x30
 8008d58:	e005      	b.n	8008d66 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008d5a:	6978      	ldr	r0, [r7, #20]
 8008d5c:	f001 feac 	bl	800aab8 <vPortFree>
 8008d60:	e001      	b.n	8008d66 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008d62:	2300      	movs	r3, #0
 8008d64:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008d66:	69fb      	ldr	r3, [r7, #28]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d017      	beq.n	8008d9c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008d6c:	69fb      	ldr	r3, [r7, #28]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008d74:	88fa      	ldrh	r2, [r7, #6]
 8008d76:	2300      	movs	r3, #0
 8008d78:	9303      	str	r3, [sp, #12]
 8008d7a:	69fb      	ldr	r3, [r7, #28]
 8008d7c:	9302      	str	r3, [sp, #8]
 8008d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d80:	9301      	str	r3, [sp, #4]
 8008d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d84:	9300      	str	r3, [sp, #0]
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	68b9      	ldr	r1, [r7, #8]
 8008d8a:	68f8      	ldr	r0, [r7, #12]
 8008d8c:	f000 f80e 	bl	8008dac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d90:	69f8      	ldr	r0, [r7, #28]
 8008d92:	f000 f8b3 	bl	8008efc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008d96:	2301      	movs	r3, #1
 8008d98:	61bb      	str	r3, [r7, #24]
 8008d9a:	e002      	b.n	8008da2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8008da0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008da2:	69bb      	ldr	r3, [r7, #24]
	}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3720      	adds	r7, #32
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b088      	sub	sp, #32
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	607a      	str	r2, [r7, #4]
 8008db8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dbc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	21a5      	movs	r1, #165	; 0xa5
 8008dc6:	f002 f896 	bl	800aef6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008dce:	6879      	ldr	r1, [r7, #4]
 8008dd0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8008dd4:	440b      	add	r3, r1
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	4413      	add	r3, r2
 8008dda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008ddc:	69bb      	ldr	r3, [r7, #24]
 8008dde:	f023 0307 	bic.w	r3, r3, #7
 8008de2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	f003 0307 	and.w	r3, r3, #7
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d00c      	beq.n	8008e08 <prvInitialiseNewTask+0x5c>
	__asm volatile
 8008dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df2:	b672      	cpsid	i
 8008df4:	f383 8811 	msr	BASEPRI, r3
 8008df8:	f3bf 8f6f 	isb	sy
 8008dfc:	f3bf 8f4f 	dsb	sy
 8008e00:	b662      	cpsie	i
 8008e02:	617b      	str	r3, [r7, #20]
}
 8008e04:	bf00      	nop
 8008e06:	e7fe      	b.n	8008e06 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d01f      	beq.n	8008e4e <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e0e:	2300      	movs	r3, #0
 8008e10:	61fb      	str	r3, [r7, #28]
 8008e12:	e012      	b.n	8008e3a <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008e14:	68ba      	ldr	r2, [r7, #8]
 8008e16:	69fb      	ldr	r3, [r7, #28]
 8008e18:	4413      	add	r3, r2
 8008e1a:	7819      	ldrb	r1, [r3, #0]
 8008e1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e1e:	69fb      	ldr	r3, [r7, #28]
 8008e20:	4413      	add	r3, r2
 8008e22:	3334      	adds	r3, #52	; 0x34
 8008e24:	460a      	mov	r2, r1
 8008e26:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008e28:	68ba      	ldr	r2, [r7, #8]
 8008e2a:	69fb      	ldr	r3, [r7, #28]
 8008e2c:	4413      	add	r3, r2
 8008e2e:	781b      	ldrb	r3, [r3, #0]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d006      	beq.n	8008e42 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	3301      	adds	r3, #1
 8008e38:	61fb      	str	r3, [r7, #28]
 8008e3a:	69fb      	ldr	r3, [r7, #28]
 8008e3c:	2b0f      	cmp	r3, #15
 8008e3e:	d9e9      	bls.n	8008e14 <prvInitialiseNewTask+0x68>
 8008e40:	e000      	b.n	8008e44 <prvInitialiseNewTask+0x98>
			{
				break;
 8008e42:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e46:	2200      	movs	r2, #0
 8008e48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008e4c:	e003      	b.n	8008e56 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e50:	2200      	movs	r2, #0
 8008e52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e58:	2b37      	cmp	r3, #55	; 0x37
 8008e5a:	d901      	bls.n	8008e60 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008e5c:	2337      	movs	r3, #55	; 0x37
 8008e5e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e64:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e6a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e6e:	2200      	movs	r2, #0
 8008e70:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e74:	3304      	adds	r3, #4
 8008e76:	4618      	mov	r0, r3
 8008e78:	f7ff f952 	bl	8008120 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e7e:	3318      	adds	r3, #24
 8008e80:	4618      	mov	r0, r3
 8008e82:	f7ff f94d 	bl	8008120 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e8a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e8e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e94:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e9a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eae:	3354      	adds	r3, #84	; 0x54
 8008eb0:	224c      	movs	r2, #76	; 0x4c
 8008eb2:	2100      	movs	r1, #0
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	f002 f81e 	bl	800aef6 <memset>
 8008eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ebc:	4a0c      	ldr	r2, [pc, #48]	; (8008ef0 <prvInitialiseNewTask+0x144>)
 8008ebe:	659a      	str	r2, [r3, #88]	; 0x58
 8008ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ec2:	4a0c      	ldr	r2, [pc, #48]	; (8008ef4 <prvInitialiseNewTask+0x148>)
 8008ec4:	65da      	str	r2, [r3, #92]	; 0x5c
 8008ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ec8:	4a0b      	ldr	r2, [pc, #44]	; (8008ef8 <prvInitialiseNewTask+0x14c>)
 8008eca:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ecc:	683a      	ldr	r2, [r7, #0]
 8008ece:	68f9      	ldr	r1, [r7, #12]
 8008ed0:	69b8      	ldr	r0, [r7, #24]
 8008ed2:	f001 faed 	bl	800a4b0 <pxPortInitialiseStack>
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eda:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d002      	beq.n	8008ee8 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ee4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ee6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ee8:	bf00      	nop
 8008eea:	3720      	adds	r7, #32
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}
 8008ef0:	20005170 	.word	0x20005170
 8008ef4:	200051d8 	.word	0x200051d8
 8008ef8:	20005240 	.word	0x20005240

08008efc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b082      	sub	sp, #8
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008f04:	f001 fbe2 	bl	800a6cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008f08:	4b2d      	ldr	r3, [pc, #180]	; (8008fc0 <prvAddNewTaskToReadyList+0xc4>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	3301      	adds	r3, #1
 8008f0e:	4a2c      	ldr	r2, [pc, #176]	; (8008fc0 <prvAddNewTaskToReadyList+0xc4>)
 8008f10:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008f12:	4b2c      	ldr	r3, [pc, #176]	; (8008fc4 <prvAddNewTaskToReadyList+0xc8>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d109      	bne.n	8008f2e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008f1a:	4a2a      	ldr	r2, [pc, #168]	; (8008fc4 <prvAddNewTaskToReadyList+0xc8>)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008f20:	4b27      	ldr	r3, [pc, #156]	; (8008fc0 <prvAddNewTaskToReadyList+0xc4>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d110      	bne.n	8008f4a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008f28:	f000 fdbe 	bl	8009aa8 <prvInitialiseTaskLists>
 8008f2c:	e00d      	b.n	8008f4a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008f2e:	4b26      	ldr	r3, [pc, #152]	; (8008fc8 <prvAddNewTaskToReadyList+0xcc>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d109      	bne.n	8008f4a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008f36:	4b23      	ldr	r3, [pc, #140]	; (8008fc4 <prvAddNewTaskToReadyList+0xc8>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f40:	429a      	cmp	r2, r3
 8008f42:	d802      	bhi.n	8008f4a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008f44:	4a1f      	ldr	r2, [pc, #124]	; (8008fc4 <prvAddNewTaskToReadyList+0xc8>)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008f4a:	4b20      	ldr	r3, [pc, #128]	; (8008fcc <prvAddNewTaskToReadyList+0xd0>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	3301      	adds	r3, #1
 8008f50:	4a1e      	ldr	r2, [pc, #120]	; (8008fcc <prvAddNewTaskToReadyList+0xd0>)
 8008f52:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008f54:	4b1d      	ldr	r3, [pc, #116]	; (8008fcc <prvAddNewTaskToReadyList+0xd0>)
 8008f56:	681a      	ldr	r2, [r3, #0]
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f60:	4b1b      	ldr	r3, [pc, #108]	; (8008fd0 <prvAddNewTaskToReadyList+0xd4>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d903      	bls.n	8008f70 <prvAddNewTaskToReadyList+0x74>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f6c:	4a18      	ldr	r2, [pc, #96]	; (8008fd0 <prvAddNewTaskToReadyList+0xd4>)
 8008f6e:	6013      	str	r3, [r2, #0]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f74:	4613      	mov	r3, r2
 8008f76:	009b      	lsls	r3, r3, #2
 8008f78:	4413      	add	r3, r2
 8008f7a:	009b      	lsls	r3, r3, #2
 8008f7c:	4a15      	ldr	r2, [pc, #84]	; (8008fd4 <prvAddNewTaskToReadyList+0xd8>)
 8008f7e:	441a      	add	r2, r3
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	3304      	adds	r3, #4
 8008f84:	4619      	mov	r1, r3
 8008f86:	4610      	mov	r0, r2
 8008f88:	f7ff f8d7 	bl	800813a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008f8c:	f001 fbd2 	bl	800a734 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008f90:	4b0d      	ldr	r3, [pc, #52]	; (8008fc8 <prvAddNewTaskToReadyList+0xcc>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d00e      	beq.n	8008fb6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008f98:	4b0a      	ldr	r3, [pc, #40]	; (8008fc4 <prvAddNewTaskToReadyList+0xc8>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fa2:	429a      	cmp	r2, r3
 8008fa4:	d207      	bcs.n	8008fb6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008fa6:	4b0c      	ldr	r3, [pc, #48]	; (8008fd8 <prvAddNewTaskToReadyList+0xdc>)
 8008fa8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fac:	601a      	str	r2, [r3, #0]
 8008fae:	f3bf 8f4f 	dsb	sy
 8008fb2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008fb6:	bf00      	nop
 8008fb8:	3708      	adds	r7, #8
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}
 8008fbe:	bf00      	nop
 8008fc0:	200013f8 	.word	0x200013f8
 8008fc4:	20000f24 	.word	0x20000f24
 8008fc8:	20001404 	.word	0x20001404
 8008fcc:	20001414 	.word	0x20001414
 8008fd0:	20001400 	.word	0x20001400
 8008fd4:	20000f28 	.word	0x20000f28
 8008fd8:	e000ed04 	.word	0xe000ed04

08008fdc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b084      	sub	sp, #16
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d019      	beq.n	8009022 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008fee:	4b14      	ldr	r3, [pc, #80]	; (8009040 <vTaskDelay+0x64>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d00c      	beq.n	8009010 <vTaskDelay+0x34>
	__asm volatile
 8008ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ffa:	b672      	cpsid	i
 8008ffc:	f383 8811 	msr	BASEPRI, r3
 8009000:	f3bf 8f6f 	isb	sy
 8009004:	f3bf 8f4f 	dsb	sy
 8009008:	b662      	cpsie	i
 800900a:	60bb      	str	r3, [r7, #8]
}
 800900c:	bf00      	nop
 800900e:	e7fe      	b.n	800900e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8009010:	f000 fa10 	bl	8009434 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009014:	2100      	movs	r1, #0
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f000 fe9a 	bl	8009d50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800901c:	f000 fa18 	bl	8009450 <xTaskResumeAll>
 8009020:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d107      	bne.n	8009038 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8009028:	4b06      	ldr	r3, [pc, #24]	; (8009044 <vTaskDelay+0x68>)
 800902a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800902e:	601a      	str	r2, [r3, #0]
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009038:	bf00      	nop
 800903a:	3710      	adds	r7, #16
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}
 8009040:	20001420 	.word	0x20001420
 8009044:	e000ed04 	.word	0xe000ed04

08009048 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009050:	f001 fb3c 	bl	800a6cc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d102      	bne.n	8009060 <vTaskSuspend+0x18>
 800905a:	4b31      	ldr	r3, [pc, #196]	; (8009120 <vTaskSuspend+0xd8>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	e000      	b.n	8009062 <vTaskSuspend+0x1a>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	3304      	adds	r3, #4
 8009068:	4618      	mov	r0, r3
 800906a:	f7ff f8c3 	bl	80081f4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009072:	2b00      	cmp	r3, #0
 8009074:	d004      	beq.n	8009080 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	3318      	adds	r3, #24
 800907a:	4618      	mov	r0, r3
 800907c:	f7ff f8ba 	bl	80081f4 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	3304      	adds	r3, #4
 8009084:	4619      	mov	r1, r3
 8009086:	4827      	ldr	r0, [pc, #156]	; (8009124 <vTaskSuspend+0xdc>)
 8009088:	f7ff f857 	bl	800813a <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8009092:	b2db      	uxtb	r3, r3
 8009094:	2b01      	cmp	r3, #1
 8009096:	d103      	bne.n	80090a0 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2200      	movs	r2, #0
 800909c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80090a0:	f001 fb48 	bl	800a734 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80090a4:	4b20      	ldr	r3, [pc, #128]	; (8009128 <vTaskSuspend+0xe0>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d005      	beq.n	80090b8 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80090ac:	f001 fb0e 	bl	800a6cc <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80090b0:	f000 fd9e 	bl	8009bf0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80090b4:	f001 fb3e 	bl	800a734 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80090b8:	4b19      	ldr	r3, [pc, #100]	; (8009120 <vTaskSuspend+0xd8>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	68fa      	ldr	r2, [r7, #12]
 80090be:	429a      	cmp	r2, r3
 80090c0:	d129      	bne.n	8009116 <vTaskSuspend+0xce>
		{
			if( xSchedulerRunning != pdFALSE )
 80090c2:	4b19      	ldr	r3, [pc, #100]	; (8009128 <vTaskSuspend+0xe0>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d019      	beq.n	80090fe <vTaskSuspend+0xb6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80090ca:	4b18      	ldr	r3, [pc, #96]	; (800912c <vTaskSuspend+0xe4>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d00c      	beq.n	80090ec <vTaskSuspend+0xa4>
	__asm volatile
 80090d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090d6:	b672      	cpsid	i
 80090d8:	f383 8811 	msr	BASEPRI, r3
 80090dc:	f3bf 8f6f 	isb	sy
 80090e0:	f3bf 8f4f 	dsb	sy
 80090e4:	b662      	cpsie	i
 80090e6:	60bb      	str	r3, [r7, #8]
}
 80090e8:	bf00      	nop
 80090ea:	e7fe      	b.n	80090ea <vTaskSuspend+0xa2>
				portYIELD_WITHIN_API();
 80090ec:	4b10      	ldr	r3, [pc, #64]	; (8009130 <vTaskSuspend+0xe8>)
 80090ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090f2:	601a      	str	r2, [r3, #0]
 80090f4:	f3bf 8f4f 	dsb	sy
 80090f8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80090fc:	e00b      	b.n	8009116 <vTaskSuspend+0xce>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80090fe:	4b09      	ldr	r3, [pc, #36]	; (8009124 <vTaskSuspend+0xdc>)
 8009100:	681a      	ldr	r2, [r3, #0]
 8009102:	4b0c      	ldr	r3, [pc, #48]	; (8009134 <vTaskSuspend+0xec>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	429a      	cmp	r2, r3
 8009108:	d103      	bne.n	8009112 <vTaskSuspend+0xca>
					pxCurrentTCB = NULL;
 800910a:	4b05      	ldr	r3, [pc, #20]	; (8009120 <vTaskSuspend+0xd8>)
 800910c:	2200      	movs	r2, #0
 800910e:	601a      	str	r2, [r3, #0]
	}
 8009110:	e001      	b.n	8009116 <vTaskSuspend+0xce>
					vTaskSwitchContext();
 8009112:	f000 fb09 	bl	8009728 <vTaskSwitchContext>
	}
 8009116:	bf00      	nop
 8009118:	3710      	adds	r7, #16
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}
 800911e:	bf00      	nop
 8009120:	20000f24 	.word	0x20000f24
 8009124:	200013e4 	.word	0x200013e4
 8009128:	20001404 	.word	0x20001404
 800912c:	20001420 	.word	0x20001420
 8009130:	e000ed04 	.word	0xe000ed04
 8009134:	200013f8 	.word	0x200013f8

08009138 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8009138:	b480      	push	{r7}
 800913a:	b087      	sub	sp, #28
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8009140:	2300      	movs	r3, #0
 8009142:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d10c      	bne.n	8009168 <prvTaskIsTaskSuspended+0x30>
	__asm volatile
 800914e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009152:	b672      	cpsid	i
 8009154:	f383 8811 	msr	BASEPRI, r3
 8009158:	f3bf 8f6f 	isb	sy
 800915c:	f3bf 8f4f 	dsb	sy
 8009160:	b662      	cpsie	i
 8009162:	60fb      	str	r3, [r7, #12]
}
 8009164:	bf00      	nop
 8009166:	e7fe      	b.n	8009166 <prvTaskIsTaskSuspended+0x2e>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	695b      	ldr	r3, [r3, #20]
 800916c:	4a0a      	ldr	r2, [pc, #40]	; (8009198 <prvTaskIsTaskSuspended+0x60>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d10a      	bne.n	8009188 <prvTaskIsTaskSuspended+0x50>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009176:	4a09      	ldr	r2, [pc, #36]	; (800919c <prvTaskIsTaskSuspended+0x64>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d005      	beq.n	8009188 <prvTaskIsTaskSuspended+0x50>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009180:	2b00      	cmp	r3, #0
 8009182:	d101      	bne.n	8009188 <prvTaskIsTaskSuspended+0x50>
				{
					xReturn = pdTRUE;
 8009184:	2301      	movs	r3, #1
 8009186:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009188:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800918a:	4618      	mov	r0, r3
 800918c:	371c      	adds	r7, #28
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr
 8009196:	bf00      	nop
 8009198:	200013e4 	.word	0x200013e4
 800919c:	200013b8 	.word	0x200013b8

080091a0 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b084      	sub	sp, #16
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d10c      	bne.n	80091cc <vTaskResume+0x2c>
	__asm volatile
 80091b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b6:	b672      	cpsid	i
 80091b8:	f383 8811 	msr	BASEPRI, r3
 80091bc:	f3bf 8f6f 	isb	sy
 80091c0:	f3bf 8f4f 	dsb	sy
 80091c4:	b662      	cpsie	i
 80091c6:	60bb      	str	r3, [r7, #8]
}
 80091c8:	bf00      	nop
 80091ca:	e7fe      	b.n	80091ca <vTaskResume+0x2a>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80091cc:	4b20      	ldr	r3, [pc, #128]	; (8009250 <vTaskResume+0xb0>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	68fa      	ldr	r2, [r7, #12]
 80091d2:	429a      	cmp	r2, r3
 80091d4:	d038      	beq.n	8009248 <vTaskResume+0xa8>
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d035      	beq.n	8009248 <vTaskResume+0xa8>
		{
			taskENTER_CRITICAL();
 80091dc:	f001 fa76 	bl	800a6cc <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80091e0:	68f8      	ldr	r0, [r7, #12]
 80091e2:	f7ff ffa9 	bl	8009138 <prvTaskIsTaskSuspended>
 80091e6:	4603      	mov	r3, r0
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d02b      	beq.n	8009244 <vTaskResume+0xa4>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	3304      	adds	r3, #4
 80091f0:	4618      	mov	r0, r3
 80091f2:	f7fe ffff 	bl	80081f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091fa:	4b16      	ldr	r3, [pc, #88]	; (8009254 <vTaskResume+0xb4>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	429a      	cmp	r2, r3
 8009200:	d903      	bls.n	800920a <vTaskResume+0x6a>
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009206:	4a13      	ldr	r2, [pc, #76]	; (8009254 <vTaskResume+0xb4>)
 8009208:	6013      	str	r3, [r2, #0]
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800920e:	4613      	mov	r3, r2
 8009210:	009b      	lsls	r3, r3, #2
 8009212:	4413      	add	r3, r2
 8009214:	009b      	lsls	r3, r3, #2
 8009216:	4a10      	ldr	r2, [pc, #64]	; (8009258 <vTaskResume+0xb8>)
 8009218:	441a      	add	r2, r3
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	3304      	adds	r3, #4
 800921e:	4619      	mov	r1, r3
 8009220:	4610      	mov	r0, r2
 8009222:	f7fe ff8a 	bl	800813a <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800922a:	4b09      	ldr	r3, [pc, #36]	; (8009250 <vTaskResume+0xb0>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009230:	429a      	cmp	r2, r3
 8009232:	d307      	bcc.n	8009244 <vTaskResume+0xa4>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8009234:	4b09      	ldr	r3, [pc, #36]	; (800925c <vTaskResume+0xbc>)
 8009236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800923a:	601a      	str	r2, [r3, #0]
 800923c:	f3bf 8f4f 	dsb	sy
 8009240:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8009244:	f001 fa76 	bl	800a734 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009248:	bf00      	nop
 800924a:	3710      	adds	r7, #16
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}
 8009250:	20000f24 	.word	0x20000f24
 8009254:	20001400 	.word	0x20001400
 8009258:	20000f28 	.word	0x20000f28
 800925c:	e000ed04 	.word	0xe000ed04

08009260 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8009260:	b580      	push	{r7, lr}
 8009262:	b08a      	sub	sp, #40	; 0x28
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8009268:	2300      	movs	r3, #0
 800926a:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = xTaskToResume;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d10c      	bne.n	8009290 <xTaskResumeFromISR+0x30>
	__asm volatile
 8009276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800927a:	b672      	cpsid	i
 800927c:	f383 8811 	msr	BASEPRI, r3
 8009280:	f3bf 8f6f 	isb	sy
 8009284:	f3bf 8f4f 	dsb	sy
 8009288:	b662      	cpsie	i
 800928a:	61bb      	str	r3, [r7, #24]
}
 800928c:	bf00      	nop
 800928e:	e7fe      	b.n	800928e <xTaskResumeFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009290:	f001 fb04 	bl	800a89c <vPortValidateInterruptPriority>
	__asm volatile
 8009294:	f3ef 8211 	mrs	r2, BASEPRI
 8009298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800929c:	b672      	cpsid	i
 800929e:	f383 8811 	msr	BASEPRI, r3
 80092a2:	f3bf 8f6f 	isb	sy
 80092a6:	f3bf 8f4f 	dsb	sy
 80092aa:	b662      	cpsie	i
 80092ac:	617a      	str	r2, [r7, #20]
 80092ae:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80092b0:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80092b2:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80092b4:	6a38      	ldr	r0, [r7, #32]
 80092b6:	f7ff ff3f 	bl	8009138 <prvTaskIsTaskSuspended>
 80092ba:	4603      	mov	r3, r0
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d030      	beq.n	8009322 <xTaskResumeFromISR+0xc2>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80092c0:	4b1d      	ldr	r3, [pc, #116]	; (8009338 <xTaskResumeFromISR+0xd8>)
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d126      	bne.n	8009316 <xTaskResumeFromISR+0xb6>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092c8:	6a3b      	ldr	r3, [r7, #32]
 80092ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092cc:	4b1b      	ldr	r3, [pc, #108]	; (800933c <xTaskResumeFromISR+0xdc>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d301      	bcc.n	80092da <xTaskResumeFromISR+0x7a>
					{
						xYieldRequired = pdTRUE;
 80092d6:	2301      	movs	r3, #1
 80092d8:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092da:	6a3b      	ldr	r3, [r7, #32]
 80092dc:	3304      	adds	r3, #4
 80092de:	4618      	mov	r0, r3
 80092e0:	f7fe ff88 	bl	80081f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80092e4:	6a3b      	ldr	r3, [r7, #32]
 80092e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092e8:	4b15      	ldr	r3, [pc, #84]	; (8009340 <xTaskResumeFromISR+0xe0>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d903      	bls.n	80092f8 <xTaskResumeFromISR+0x98>
 80092f0:	6a3b      	ldr	r3, [r7, #32]
 80092f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092f4:	4a12      	ldr	r2, [pc, #72]	; (8009340 <xTaskResumeFromISR+0xe0>)
 80092f6:	6013      	str	r3, [r2, #0]
 80092f8:	6a3b      	ldr	r3, [r7, #32]
 80092fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092fc:	4613      	mov	r3, r2
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	4413      	add	r3, r2
 8009302:	009b      	lsls	r3, r3, #2
 8009304:	4a0f      	ldr	r2, [pc, #60]	; (8009344 <xTaskResumeFromISR+0xe4>)
 8009306:	441a      	add	r2, r3
 8009308:	6a3b      	ldr	r3, [r7, #32]
 800930a:	3304      	adds	r3, #4
 800930c:	4619      	mov	r1, r3
 800930e:	4610      	mov	r0, r2
 8009310:	f7fe ff13 	bl	800813a <vListInsertEnd>
 8009314:	e005      	b.n	8009322 <xTaskResumeFromISR+0xc2>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009316:	6a3b      	ldr	r3, [r7, #32]
 8009318:	3318      	adds	r3, #24
 800931a:	4619      	mov	r1, r3
 800931c:	480a      	ldr	r0, [pc, #40]	; (8009348 <xTaskResumeFromISR+0xe8>)
 800931e:	f7fe ff0c 	bl	800813a <vListInsertEnd>
 8009322:	69fb      	ldr	r3, [r7, #28]
 8009324:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	f383 8811 	msr	BASEPRI, r3
}
 800932c:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 800932e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8009330:	4618      	mov	r0, r3
 8009332:	3728      	adds	r7, #40	; 0x28
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}
 8009338:	20001420 	.word	0x20001420
 800933c:	20000f24 	.word	0x20000f24
 8009340:	20001400 	.word	0x20001400
 8009344:	20000f28 	.word	0x20000f28
 8009348:	200013b8 	.word	0x200013b8

0800934c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b08a      	sub	sp, #40	; 0x28
 8009350:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009352:	2300      	movs	r3, #0
 8009354:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009356:	2300      	movs	r3, #0
 8009358:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800935a:	463a      	mov	r2, r7
 800935c:	1d39      	adds	r1, r7, #4
 800935e:	f107 0308 	add.w	r3, r7, #8
 8009362:	4618      	mov	r0, r3
 8009364:	f7fe fe88 	bl	8008078 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009368:	6839      	ldr	r1, [r7, #0]
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	68ba      	ldr	r2, [r7, #8]
 800936e:	9202      	str	r2, [sp, #8]
 8009370:	9301      	str	r3, [sp, #4]
 8009372:	2300      	movs	r3, #0
 8009374:	9300      	str	r3, [sp, #0]
 8009376:	2300      	movs	r3, #0
 8009378:	460a      	mov	r2, r1
 800937a:	4926      	ldr	r1, [pc, #152]	; (8009414 <vTaskStartScheduler+0xc8>)
 800937c:	4826      	ldr	r0, [pc, #152]	; (8009418 <vTaskStartScheduler+0xcc>)
 800937e:	f7ff fc6d 	bl	8008c5c <xTaskCreateStatic>
 8009382:	4603      	mov	r3, r0
 8009384:	4a25      	ldr	r2, [pc, #148]	; (800941c <vTaskStartScheduler+0xd0>)
 8009386:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009388:	4b24      	ldr	r3, [pc, #144]	; (800941c <vTaskStartScheduler+0xd0>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d002      	beq.n	8009396 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009390:	2301      	movs	r3, #1
 8009392:	617b      	str	r3, [r7, #20]
 8009394:	e001      	b.n	800939a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009396:	2300      	movs	r3, #0
 8009398:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	2b01      	cmp	r3, #1
 800939e:	d102      	bne.n	80093a6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80093a0:	f000 fd2a 	bl	8009df8 <xTimerCreateTimerTask>
 80093a4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	d11d      	bne.n	80093e8 <vTaskStartScheduler+0x9c>
	__asm volatile
 80093ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b0:	b672      	cpsid	i
 80093b2:	f383 8811 	msr	BASEPRI, r3
 80093b6:	f3bf 8f6f 	isb	sy
 80093ba:	f3bf 8f4f 	dsb	sy
 80093be:	b662      	cpsie	i
 80093c0:	613b      	str	r3, [r7, #16]
}
 80093c2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80093c4:	4b16      	ldr	r3, [pc, #88]	; (8009420 <vTaskStartScheduler+0xd4>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	3354      	adds	r3, #84	; 0x54
 80093ca:	4a16      	ldr	r2, [pc, #88]	; (8009424 <vTaskStartScheduler+0xd8>)
 80093cc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80093ce:	4b16      	ldr	r3, [pc, #88]	; (8009428 <vTaskStartScheduler+0xdc>)
 80093d0:	f04f 32ff 	mov.w	r2, #4294967295
 80093d4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80093d6:	4b15      	ldr	r3, [pc, #84]	; (800942c <vTaskStartScheduler+0xe0>)
 80093d8:	2201      	movs	r2, #1
 80093da:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80093dc:	4b14      	ldr	r3, [pc, #80]	; (8009430 <vTaskStartScheduler+0xe4>)
 80093de:	2200      	movs	r2, #0
 80093e0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80093e2:	f001 f8f5 	bl	800a5d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80093e6:	e010      	b.n	800940a <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ee:	d10c      	bne.n	800940a <vTaskStartScheduler+0xbe>
	__asm volatile
 80093f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093f4:	b672      	cpsid	i
 80093f6:	f383 8811 	msr	BASEPRI, r3
 80093fa:	f3bf 8f6f 	isb	sy
 80093fe:	f3bf 8f4f 	dsb	sy
 8009402:	b662      	cpsie	i
 8009404:	60fb      	str	r3, [r7, #12]
}
 8009406:	bf00      	nop
 8009408:	e7fe      	b.n	8009408 <vTaskStartScheduler+0xbc>
}
 800940a:	bf00      	nop
 800940c:	3718      	adds	r7, #24
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
 8009412:	bf00      	nop
 8009414:	0800be38 	.word	0x0800be38
 8009418:	08009a79 	.word	0x08009a79
 800941c:	2000141c 	.word	0x2000141c
 8009420:	20000f24 	.word	0x20000f24
 8009424:	20000094 	.word	0x20000094
 8009428:	20001418 	.word	0x20001418
 800942c:	20001404 	.word	0x20001404
 8009430:	200013fc 	.word	0x200013fc

08009434 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009434:	b480      	push	{r7}
 8009436:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009438:	4b04      	ldr	r3, [pc, #16]	; (800944c <vTaskSuspendAll+0x18>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	3301      	adds	r3, #1
 800943e:	4a03      	ldr	r2, [pc, #12]	; (800944c <vTaskSuspendAll+0x18>)
 8009440:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009442:	bf00      	nop
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr
 800944c:	20001420 	.word	0x20001420

08009450 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b084      	sub	sp, #16
 8009454:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009456:	2300      	movs	r3, #0
 8009458:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800945a:	2300      	movs	r3, #0
 800945c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800945e:	4b43      	ldr	r3, [pc, #268]	; (800956c <xTaskResumeAll+0x11c>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d10c      	bne.n	8009480 <xTaskResumeAll+0x30>
	__asm volatile
 8009466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800946a:	b672      	cpsid	i
 800946c:	f383 8811 	msr	BASEPRI, r3
 8009470:	f3bf 8f6f 	isb	sy
 8009474:	f3bf 8f4f 	dsb	sy
 8009478:	b662      	cpsie	i
 800947a:	603b      	str	r3, [r7, #0]
}
 800947c:	bf00      	nop
 800947e:	e7fe      	b.n	800947e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009480:	f001 f924 	bl	800a6cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009484:	4b39      	ldr	r3, [pc, #228]	; (800956c <xTaskResumeAll+0x11c>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	3b01      	subs	r3, #1
 800948a:	4a38      	ldr	r2, [pc, #224]	; (800956c <xTaskResumeAll+0x11c>)
 800948c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800948e:	4b37      	ldr	r3, [pc, #220]	; (800956c <xTaskResumeAll+0x11c>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d162      	bne.n	800955c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009496:	4b36      	ldr	r3, [pc, #216]	; (8009570 <xTaskResumeAll+0x120>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d05e      	beq.n	800955c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800949e:	e02f      	b.n	8009500 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094a0:	4b34      	ldr	r3, [pc, #208]	; (8009574 <xTaskResumeAll+0x124>)
 80094a2:	68db      	ldr	r3, [r3, #12]
 80094a4:	68db      	ldr	r3, [r3, #12]
 80094a6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	3318      	adds	r3, #24
 80094ac:	4618      	mov	r0, r3
 80094ae:	f7fe fea1 	bl	80081f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	3304      	adds	r3, #4
 80094b6:	4618      	mov	r0, r3
 80094b8:	f7fe fe9c 	bl	80081f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094c0:	4b2d      	ldr	r3, [pc, #180]	; (8009578 <xTaskResumeAll+0x128>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d903      	bls.n	80094d0 <xTaskResumeAll+0x80>
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094cc:	4a2a      	ldr	r2, [pc, #168]	; (8009578 <xTaskResumeAll+0x128>)
 80094ce:	6013      	str	r3, [r2, #0]
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094d4:	4613      	mov	r3, r2
 80094d6:	009b      	lsls	r3, r3, #2
 80094d8:	4413      	add	r3, r2
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	4a27      	ldr	r2, [pc, #156]	; (800957c <xTaskResumeAll+0x12c>)
 80094de:	441a      	add	r2, r3
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	3304      	adds	r3, #4
 80094e4:	4619      	mov	r1, r3
 80094e6:	4610      	mov	r0, r2
 80094e8:	f7fe fe27 	bl	800813a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094f0:	4b23      	ldr	r3, [pc, #140]	; (8009580 <xTaskResumeAll+0x130>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094f6:	429a      	cmp	r2, r3
 80094f8:	d302      	bcc.n	8009500 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 80094fa:	4b22      	ldr	r3, [pc, #136]	; (8009584 <xTaskResumeAll+0x134>)
 80094fc:	2201      	movs	r2, #1
 80094fe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009500:	4b1c      	ldr	r3, [pc, #112]	; (8009574 <xTaskResumeAll+0x124>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d1cb      	bne.n	80094a0 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d001      	beq.n	8009512 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800950e:	f000 fb6f 	bl	8009bf0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009512:	4b1d      	ldr	r3, [pc, #116]	; (8009588 <xTaskResumeAll+0x138>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d010      	beq.n	8009540 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800951e:	f000 f847 	bl	80095b0 <xTaskIncrementTick>
 8009522:	4603      	mov	r3, r0
 8009524:	2b00      	cmp	r3, #0
 8009526:	d002      	beq.n	800952e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8009528:	4b16      	ldr	r3, [pc, #88]	; (8009584 <xTaskResumeAll+0x134>)
 800952a:	2201      	movs	r2, #1
 800952c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	3b01      	subs	r3, #1
 8009532:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d1f1      	bne.n	800951e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800953a:	4b13      	ldr	r3, [pc, #76]	; (8009588 <xTaskResumeAll+0x138>)
 800953c:	2200      	movs	r2, #0
 800953e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009540:	4b10      	ldr	r3, [pc, #64]	; (8009584 <xTaskResumeAll+0x134>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d009      	beq.n	800955c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009548:	2301      	movs	r3, #1
 800954a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800954c:	4b0f      	ldr	r3, [pc, #60]	; (800958c <xTaskResumeAll+0x13c>)
 800954e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009552:	601a      	str	r2, [r3, #0]
 8009554:	f3bf 8f4f 	dsb	sy
 8009558:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800955c:	f001 f8ea 	bl	800a734 <vPortExitCritical>

	return xAlreadyYielded;
 8009560:	68bb      	ldr	r3, [r7, #8]
}
 8009562:	4618      	mov	r0, r3
 8009564:	3710      	adds	r7, #16
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}
 800956a:	bf00      	nop
 800956c:	20001420 	.word	0x20001420
 8009570:	200013f8 	.word	0x200013f8
 8009574:	200013b8 	.word	0x200013b8
 8009578:	20001400 	.word	0x20001400
 800957c:	20000f28 	.word	0x20000f28
 8009580:	20000f24 	.word	0x20000f24
 8009584:	2000140c 	.word	0x2000140c
 8009588:	20001408 	.word	0x20001408
 800958c:	e000ed04 	.word	0xe000ed04

08009590 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009590:	b480      	push	{r7}
 8009592:	b083      	sub	sp, #12
 8009594:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009596:	4b05      	ldr	r3, [pc, #20]	; (80095ac <xTaskGetTickCount+0x1c>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800959c:	687b      	ldr	r3, [r7, #4]
}
 800959e:	4618      	mov	r0, r3
 80095a0:	370c      	adds	r7, #12
 80095a2:	46bd      	mov	sp, r7
 80095a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a8:	4770      	bx	lr
 80095aa:	bf00      	nop
 80095ac:	200013fc 	.word	0x200013fc

080095b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b086      	sub	sp, #24
 80095b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80095b6:	2300      	movs	r3, #0
 80095b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095ba:	4b50      	ldr	r3, [pc, #320]	; (80096fc <xTaskIncrementTick+0x14c>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	f040 808b 	bne.w	80096da <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80095c4:	4b4e      	ldr	r3, [pc, #312]	; (8009700 <xTaskIncrementTick+0x150>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	3301      	adds	r3, #1
 80095ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80095cc:	4a4c      	ldr	r2, [pc, #304]	; (8009700 <xTaskIncrementTick+0x150>)
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d122      	bne.n	800961e <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 80095d8:	4b4a      	ldr	r3, [pc, #296]	; (8009704 <xTaskIncrementTick+0x154>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d00c      	beq.n	80095fc <xTaskIncrementTick+0x4c>
	__asm volatile
 80095e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095e6:	b672      	cpsid	i
 80095e8:	f383 8811 	msr	BASEPRI, r3
 80095ec:	f3bf 8f6f 	isb	sy
 80095f0:	f3bf 8f4f 	dsb	sy
 80095f4:	b662      	cpsie	i
 80095f6:	603b      	str	r3, [r7, #0]
}
 80095f8:	bf00      	nop
 80095fa:	e7fe      	b.n	80095fa <xTaskIncrementTick+0x4a>
 80095fc:	4b41      	ldr	r3, [pc, #260]	; (8009704 <xTaskIncrementTick+0x154>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	60fb      	str	r3, [r7, #12]
 8009602:	4b41      	ldr	r3, [pc, #260]	; (8009708 <xTaskIncrementTick+0x158>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a3f      	ldr	r2, [pc, #252]	; (8009704 <xTaskIncrementTick+0x154>)
 8009608:	6013      	str	r3, [r2, #0]
 800960a:	4a3f      	ldr	r2, [pc, #252]	; (8009708 <xTaskIncrementTick+0x158>)
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	6013      	str	r3, [r2, #0]
 8009610:	4b3e      	ldr	r3, [pc, #248]	; (800970c <xTaskIncrementTick+0x15c>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	3301      	adds	r3, #1
 8009616:	4a3d      	ldr	r2, [pc, #244]	; (800970c <xTaskIncrementTick+0x15c>)
 8009618:	6013      	str	r3, [r2, #0]
 800961a:	f000 fae9 	bl	8009bf0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800961e:	4b3c      	ldr	r3, [pc, #240]	; (8009710 <xTaskIncrementTick+0x160>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	693a      	ldr	r2, [r7, #16]
 8009624:	429a      	cmp	r2, r3
 8009626:	d349      	bcc.n	80096bc <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009628:	4b36      	ldr	r3, [pc, #216]	; (8009704 <xTaskIncrementTick+0x154>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d104      	bne.n	800963c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009632:	4b37      	ldr	r3, [pc, #220]	; (8009710 <xTaskIncrementTick+0x160>)
 8009634:	f04f 32ff 	mov.w	r2, #4294967295
 8009638:	601a      	str	r2, [r3, #0]
					break;
 800963a:	e03f      	b.n	80096bc <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800963c:	4b31      	ldr	r3, [pc, #196]	; (8009704 <xTaskIncrementTick+0x154>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	68db      	ldr	r3, [r3, #12]
 8009642:	68db      	ldr	r3, [r3, #12]
 8009644:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800964c:	693a      	ldr	r2, [r7, #16]
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	429a      	cmp	r2, r3
 8009652:	d203      	bcs.n	800965c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009654:	4a2e      	ldr	r2, [pc, #184]	; (8009710 <xTaskIncrementTick+0x160>)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800965a:	e02f      	b.n	80096bc <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	3304      	adds	r3, #4
 8009660:	4618      	mov	r0, r3
 8009662:	f7fe fdc7 	bl	80081f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800966a:	2b00      	cmp	r3, #0
 800966c:	d004      	beq.n	8009678 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	3318      	adds	r3, #24
 8009672:	4618      	mov	r0, r3
 8009674:	f7fe fdbe 	bl	80081f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800967c:	4b25      	ldr	r3, [pc, #148]	; (8009714 <xTaskIncrementTick+0x164>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	429a      	cmp	r2, r3
 8009682:	d903      	bls.n	800968c <xTaskIncrementTick+0xdc>
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009688:	4a22      	ldr	r2, [pc, #136]	; (8009714 <xTaskIncrementTick+0x164>)
 800968a:	6013      	str	r3, [r2, #0]
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009690:	4613      	mov	r3, r2
 8009692:	009b      	lsls	r3, r3, #2
 8009694:	4413      	add	r3, r2
 8009696:	009b      	lsls	r3, r3, #2
 8009698:	4a1f      	ldr	r2, [pc, #124]	; (8009718 <xTaskIncrementTick+0x168>)
 800969a:	441a      	add	r2, r3
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	3304      	adds	r3, #4
 80096a0:	4619      	mov	r1, r3
 80096a2:	4610      	mov	r0, r2
 80096a4:	f7fe fd49 	bl	800813a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096ac:	4b1b      	ldr	r3, [pc, #108]	; (800971c <xTaskIncrementTick+0x16c>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d3b8      	bcc.n	8009628 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 80096b6:	2301      	movs	r3, #1
 80096b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80096ba:	e7b5      	b.n	8009628 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80096bc:	4b17      	ldr	r3, [pc, #92]	; (800971c <xTaskIncrementTick+0x16c>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096c2:	4915      	ldr	r1, [pc, #84]	; (8009718 <xTaskIncrementTick+0x168>)
 80096c4:	4613      	mov	r3, r2
 80096c6:	009b      	lsls	r3, r3, #2
 80096c8:	4413      	add	r3, r2
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	440b      	add	r3, r1
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d907      	bls.n	80096e4 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 80096d4:	2301      	movs	r3, #1
 80096d6:	617b      	str	r3, [r7, #20]
 80096d8:	e004      	b.n	80096e4 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80096da:	4b11      	ldr	r3, [pc, #68]	; (8009720 <xTaskIncrementTick+0x170>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	3301      	adds	r3, #1
 80096e0:	4a0f      	ldr	r2, [pc, #60]	; (8009720 <xTaskIncrementTick+0x170>)
 80096e2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80096e4:	4b0f      	ldr	r3, [pc, #60]	; (8009724 <xTaskIncrementTick+0x174>)
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d001      	beq.n	80096f0 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 80096ec:	2301      	movs	r3, #1
 80096ee:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80096f0:	697b      	ldr	r3, [r7, #20]
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3718      	adds	r7, #24
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}
 80096fa:	bf00      	nop
 80096fc:	20001420 	.word	0x20001420
 8009700:	200013fc 	.word	0x200013fc
 8009704:	200013b0 	.word	0x200013b0
 8009708:	200013b4 	.word	0x200013b4
 800970c:	20001410 	.word	0x20001410
 8009710:	20001418 	.word	0x20001418
 8009714:	20001400 	.word	0x20001400
 8009718:	20000f28 	.word	0x20000f28
 800971c:	20000f24 	.word	0x20000f24
 8009720:	20001408 	.word	0x20001408
 8009724:	2000140c 	.word	0x2000140c

08009728 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009728:	b480      	push	{r7}
 800972a:	b085      	sub	sp, #20
 800972c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800972e:	4b2b      	ldr	r3, [pc, #172]	; (80097dc <vTaskSwitchContext+0xb4>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d003      	beq.n	800973e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009736:	4b2a      	ldr	r3, [pc, #168]	; (80097e0 <vTaskSwitchContext+0xb8>)
 8009738:	2201      	movs	r2, #1
 800973a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800973c:	e048      	b.n	80097d0 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 800973e:	4b28      	ldr	r3, [pc, #160]	; (80097e0 <vTaskSwitchContext+0xb8>)
 8009740:	2200      	movs	r2, #0
 8009742:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009744:	4b27      	ldr	r3, [pc, #156]	; (80097e4 <vTaskSwitchContext+0xbc>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	60fb      	str	r3, [r7, #12]
 800974a:	e012      	b.n	8009772 <vTaskSwitchContext+0x4a>
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d10c      	bne.n	800976c <vTaskSwitchContext+0x44>
	__asm volatile
 8009752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009756:	b672      	cpsid	i
 8009758:	f383 8811 	msr	BASEPRI, r3
 800975c:	f3bf 8f6f 	isb	sy
 8009760:	f3bf 8f4f 	dsb	sy
 8009764:	b662      	cpsie	i
 8009766:	607b      	str	r3, [r7, #4]
}
 8009768:	bf00      	nop
 800976a:	e7fe      	b.n	800976a <vTaskSwitchContext+0x42>
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	3b01      	subs	r3, #1
 8009770:	60fb      	str	r3, [r7, #12]
 8009772:	491d      	ldr	r1, [pc, #116]	; (80097e8 <vTaskSwitchContext+0xc0>)
 8009774:	68fa      	ldr	r2, [r7, #12]
 8009776:	4613      	mov	r3, r2
 8009778:	009b      	lsls	r3, r3, #2
 800977a:	4413      	add	r3, r2
 800977c:	009b      	lsls	r3, r3, #2
 800977e:	440b      	add	r3, r1
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d0e2      	beq.n	800974c <vTaskSwitchContext+0x24>
 8009786:	68fa      	ldr	r2, [r7, #12]
 8009788:	4613      	mov	r3, r2
 800978a:	009b      	lsls	r3, r3, #2
 800978c:	4413      	add	r3, r2
 800978e:	009b      	lsls	r3, r3, #2
 8009790:	4a15      	ldr	r2, [pc, #84]	; (80097e8 <vTaskSwitchContext+0xc0>)
 8009792:	4413      	add	r3, r2
 8009794:	60bb      	str	r3, [r7, #8]
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	685b      	ldr	r3, [r3, #4]
 800979a:	685a      	ldr	r2, [r3, #4]
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	605a      	str	r2, [r3, #4]
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	685a      	ldr	r2, [r3, #4]
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	3308      	adds	r3, #8
 80097a8:	429a      	cmp	r2, r3
 80097aa:	d104      	bne.n	80097b6 <vTaskSwitchContext+0x8e>
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	685a      	ldr	r2, [r3, #4]
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	605a      	str	r2, [r3, #4]
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	685b      	ldr	r3, [r3, #4]
 80097ba:	68db      	ldr	r3, [r3, #12]
 80097bc:	4a0b      	ldr	r2, [pc, #44]	; (80097ec <vTaskSwitchContext+0xc4>)
 80097be:	6013      	str	r3, [r2, #0]
 80097c0:	4a08      	ldr	r2, [pc, #32]	; (80097e4 <vTaskSwitchContext+0xbc>)
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80097c6:	4b09      	ldr	r3, [pc, #36]	; (80097ec <vTaskSwitchContext+0xc4>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	3354      	adds	r3, #84	; 0x54
 80097cc:	4a08      	ldr	r2, [pc, #32]	; (80097f0 <vTaskSwitchContext+0xc8>)
 80097ce:	6013      	str	r3, [r2, #0]
}
 80097d0:	bf00      	nop
 80097d2:	3714      	adds	r7, #20
 80097d4:	46bd      	mov	sp, r7
 80097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097da:	4770      	bx	lr
 80097dc:	20001420 	.word	0x20001420
 80097e0:	2000140c 	.word	0x2000140c
 80097e4:	20001400 	.word	0x20001400
 80097e8:	20000f28 	.word	0x20000f28
 80097ec:	20000f24 	.word	0x20000f24
 80097f0:	20000094 	.word	0x20000094

080097f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d10c      	bne.n	800981e <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8009804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009808:	b672      	cpsid	i
 800980a:	f383 8811 	msr	BASEPRI, r3
 800980e:	f3bf 8f6f 	isb	sy
 8009812:	f3bf 8f4f 	dsb	sy
 8009816:	b662      	cpsie	i
 8009818:	60fb      	str	r3, [r7, #12]
}
 800981a:	bf00      	nop
 800981c:	e7fe      	b.n	800981c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800981e:	4b07      	ldr	r3, [pc, #28]	; (800983c <vTaskPlaceOnEventList+0x48>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	3318      	adds	r3, #24
 8009824:	4619      	mov	r1, r3
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f7fe fcab 	bl	8008182 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800982c:	2101      	movs	r1, #1
 800982e:	6838      	ldr	r0, [r7, #0]
 8009830:	f000 fa8e 	bl	8009d50 <prvAddCurrentTaskToDelayedList>
}
 8009834:	bf00      	nop
 8009836:	3710      	adds	r7, #16
 8009838:	46bd      	mov	sp, r7
 800983a:	bd80      	pop	{r7, pc}
 800983c:	20000f24 	.word	0x20000f24

08009840 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009840:	b580      	push	{r7, lr}
 8009842:	b086      	sub	sp, #24
 8009844:	af00      	add	r7, sp, #0
 8009846:	60f8      	str	r0, [r7, #12]
 8009848:	60b9      	str	r1, [r7, #8]
 800984a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d10c      	bne.n	800986c <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8009852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009856:	b672      	cpsid	i
 8009858:	f383 8811 	msr	BASEPRI, r3
 800985c:	f3bf 8f6f 	isb	sy
 8009860:	f3bf 8f4f 	dsb	sy
 8009864:	b662      	cpsie	i
 8009866:	617b      	str	r3, [r7, #20]
}
 8009868:	bf00      	nop
 800986a:	e7fe      	b.n	800986a <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800986c:	4b0a      	ldr	r3, [pc, #40]	; (8009898 <vTaskPlaceOnEventListRestricted+0x58>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	3318      	adds	r3, #24
 8009872:	4619      	mov	r1, r3
 8009874:	68f8      	ldr	r0, [r7, #12]
 8009876:	f7fe fc60 	bl	800813a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d002      	beq.n	8009886 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8009880:	f04f 33ff 	mov.w	r3, #4294967295
 8009884:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009886:	6879      	ldr	r1, [r7, #4]
 8009888:	68b8      	ldr	r0, [r7, #8]
 800988a:	f000 fa61 	bl	8009d50 <prvAddCurrentTaskToDelayedList>
	}
 800988e:	bf00      	nop
 8009890:	3718      	adds	r7, #24
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	20000f24 	.word	0x20000f24

0800989c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b086      	sub	sp, #24
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	68db      	ldr	r3, [r3, #12]
 80098a8:	68db      	ldr	r3, [r3, #12]
 80098aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80098ac:	693b      	ldr	r3, [r7, #16]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d10c      	bne.n	80098cc <xTaskRemoveFromEventList+0x30>
	__asm volatile
 80098b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098b6:	b672      	cpsid	i
 80098b8:	f383 8811 	msr	BASEPRI, r3
 80098bc:	f3bf 8f6f 	isb	sy
 80098c0:	f3bf 8f4f 	dsb	sy
 80098c4:	b662      	cpsie	i
 80098c6:	60fb      	str	r3, [r7, #12]
}
 80098c8:	bf00      	nop
 80098ca:	e7fe      	b.n	80098ca <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	3318      	adds	r3, #24
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7fe fc8f 	bl	80081f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098d6:	4b1e      	ldr	r3, [pc, #120]	; (8009950 <xTaskRemoveFromEventList+0xb4>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d11d      	bne.n	800991a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80098de:	693b      	ldr	r3, [r7, #16]
 80098e0:	3304      	adds	r3, #4
 80098e2:	4618      	mov	r0, r3
 80098e4:	f7fe fc86 	bl	80081f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80098e8:	693b      	ldr	r3, [r7, #16]
 80098ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098ec:	4b19      	ldr	r3, [pc, #100]	; (8009954 <xTaskRemoveFromEventList+0xb8>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	429a      	cmp	r2, r3
 80098f2:	d903      	bls.n	80098fc <xTaskRemoveFromEventList+0x60>
 80098f4:	693b      	ldr	r3, [r7, #16]
 80098f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098f8:	4a16      	ldr	r2, [pc, #88]	; (8009954 <xTaskRemoveFromEventList+0xb8>)
 80098fa:	6013      	str	r3, [r2, #0]
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009900:	4613      	mov	r3, r2
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	4413      	add	r3, r2
 8009906:	009b      	lsls	r3, r3, #2
 8009908:	4a13      	ldr	r2, [pc, #76]	; (8009958 <xTaskRemoveFromEventList+0xbc>)
 800990a:	441a      	add	r2, r3
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	3304      	adds	r3, #4
 8009910:	4619      	mov	r1, r3
 8009912:	4610      	mov	r0, r2
 8009914:	f7fe fc11 	bl	800813a <vListInsertEnd>
 8009918:	e005      	b.n	8009926 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800991a:	693b      	ldr	r3, [r7, #16]
 800991c:	3318      	adds	r3, #24
 800991e:	4619      	mov	r1, r3
 8009920:	480e      	ldr	r0, [pc, #56]	; (800995c <xTaskRemoveFromEventList+0xc0>)
 8009922:	f7fe fc0a 	bl	800813a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800992a:	4b0d      	ldr	r3, [pc, #52]	; (8009960 <xTaskRemoveFromEventList+0xc4>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009930:	429a      	cmp	r2, r3
 8009932:	d905      	bls.n	8009940 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009934:	2301      	movs	r3, #1
 8009936:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009938:	4b0a      	ldr	r3, [pc, #40]	; (8009964 <xTaskRemoveFromEventList+0xc8>)
 800993a:	2201      	movs	r2, #1
 800993c:	601a      	str	r2, [r3, #0]
 800993e:	e001      	b.n	8009944 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8009940:	2300      	movs	r3, #0
 8009942:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009944:	697b      	ldr	r3, [r7, #20]
}
 8009946:	4618      	mov	r0, r3
 8009948:	3718      	adds	r7, #24
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}
 800994e:	bf00      	nop
 8009950:	20001420 	.word	0x20001420
 8009954:	20001400 	.word	0x20001400
 8009958:	20000f28 	.word	0x20000f28
 800995c:	200013b8 	.word	0x200013b8
 8009960:	20000f24 	.word	0x20000f24
 8009964:	2000140c 	.word	0x2000140c

08009968 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009968:	b480      	push	{r7}
 800996a:	b083      	sub	sp, #12
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009970:	4b06      	ldr	r3, [pc, #24]	; (800998c <vTaskInternalSetTimeOutState+0x24>)
 8009972:	681a      	ldr	r2, [r3, #0]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009978:	4b05      	ldr	r3, [pc, #20]	; (8009990 <vTaskInternalSetTimeOutState+0x28>)
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	605a      	str	r2, [r3, #4]
}
 8009980:	bf00      	nop
 8009982:	370c      	adds	r7, #12
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr
 800998c:	20001410 	.word	0x20001410
 8009990:	200013fc 	.word	0x200013fc

08009994 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b088      	sub	sp, #32
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
 800999c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d10c      	bne.n	80099be <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 80099a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099a8:	b672      	cpsid	i
 80099aa:	f383 8811 	msr	BASEPRI, r3
 80099ae:	f3bf 8f6f 	isb	sy
 80099b2:	f3bf 8f4f 	dsb	sy
 80099b6:	b662      	cpsie	i
 80099b8:	613b      	str	r3, [r7, #16]
}
 80099ba:	bf00      	nop
 80099bc:	e7fe      	b.n	80099bc <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d10c      	bne.n	80099de <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 80099c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099c8:	b672      	cpsid	i
 80099ca:	f383 8811 	msr	BASEPRI, r3
 80099ce:	f3bf 8f6f 	isb	sy
 80099d2:	f3bf 8f4f 	dsb	sy
 80099d6:	b662      	cpsie	i
 80099d8:	60fb      	str	r3, [r7, #12]
}
 80099da:	bf00      	nop
 80099dc:	e7fe      	b.n	80099dc <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 80099de:	f000 fe75 	bl	800a6cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80099e2:	4b1d      	ldr	r3, [pc, #116]	; (8009a58 <xTaskCheckForTimeOut+0xc4>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	685b      	ldr	r3, [r3, #4]
 80099ec:	69ba      	ldr	r2, [r7, #24]
 80099ee:	1ad3      	subs	r3, r2, r3
 80099f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099fa:	d102      	bne.n	8009a02 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80099fc:	2300      	movs	r3, #0
 80099fe:	61fb      	str	r3, [r7, #28]
 8009a00:	e023      	b.n	8009a4a <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681a      	ldr	r2, [r3, #0]
 8009a06:	4b15      	ldr	r3, [pc, #84]	; (8009a5c <xTaskCheckForTimeOut+0xc8>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	d007      	beq.n	8009a1e <xTaskCheckForTimeOut+0x8a>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	685b      	ldr	r3, [r3, #4]
 8009a12:	69ba      	ldr	r2, [r7, #24]
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d302      	bcc.n	8009a1e <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	61fb      	str	r3, [r7, #28]
 8009a1c:	e015      	b.n	8009a4a <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	697a      	ldr	r2, [r7, #20]
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d20b      	bcs.n	8009a40 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	1ad2      	subs	r2, r2, r3
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f7ff ff97 	bl	8009968 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	61fb      	str	r3, [r7, #28]
 8009a3e:	e004      	b.n	8009a4a <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	2200      	movs	r2, #0
 8009a44:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009a46:	2301      	movs	r3, #1
 8009a48:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009a4a:	f000 fe73 	bl	800a734 <vPortExitCritical>

	return xReturn;
 8009a4e:	69fb      	ldr	r3, [r7, #28]
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3720      	adds	r7, #32
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}
 8009a58:	200013fc 	.word	0x200013fc
 8009a5c:	20001410 	.word	0x20001410

08009a60 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009a60:	b480      	push	{r7}
 8009a62:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009a64:	4b03      	ldr	r3, [pc, #12]	; (8009a74 <vTaskMissedYield+0x14>)
 8009a66:	2201      	movs	r2, #1
 8009a68:	601a      	str	r2, [r3, #0]
}
 8009a6a:	bf00      	nop
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a72:	4770      	bx	lr
 8009a74:	2000140c 	.word	0x2000140c

08009a78 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b082      	sub	sp, #8
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009a80:	f000 f852 	bl	8009b28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009a84:	4b06      	ldr	r3, [pc, #24]	; (8009aa0 <prvIdleTask+0x28>)
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	2b01      	cmp	r3, #1
 8009a8a:	d9f9      	bls.n	8009a80 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009a8c:	4b05      	ldr	r3, [pc, #20]	; (8009aa4 <prvIdleTask+0x2c>)
 8009a8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a92:	601a      	str	r2, [r3, #0]
 8009a94:	f3bf 8f4f 	dsb	sy
 8009a98:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009a9c:	e7f0      	b.n	8009a80 <prvIdleTask+0x8>
 8009a9e:	bf00      	nop
 8009aa0:	20000f28 	.word	0x20000f28
 8009aa4:	e000ed04 	.word	0xe000ed04

08009aa8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b082      	sub	sp, #8
 8009aac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009aae:	2300      	movs	r3, #0
 8009ab0:	607b      	str	r3, [r7, #4]
 8009ab2:	e00c      	b.n	8009ace <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009ab4:	687a      	ldr	r2, [r7, #4]
 8009ab6:	4613      	mov	r3, r2
 8009ab8:	009b      	lsls	r3, r3, #2
 8009aba:	4413      	add	r3, r2
 8009abc:	009b      	lsls	r3, r3, #2
 8009abe:	4a12      	ldr	r2, [pc, #72]	; (8009b08 <prvInitialiseTaskLists+0x60>)
 8009ac0:	4413      	add	r3, r2
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	f7fe fb0c 	bl	80080e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	3301      	adds	r3, #1
 8009acc:	607b      	str	r3, [r7, #4]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2b37      	cmp	r3, #55	; 0x37
 8009ad2:	d9ef      	bls.n	8009ab4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009ad4:	480d      	ldr	r0, [pc, #52]	; (8009b0c <prvInitialiseTaskLists+0x64>)
 8009ad6:	f7fe fb03 	bl	80080e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009ada:	480d      	ldr	r0, [pc, #52]	; (8009b10 <prvInitialiseTaskLists+0x68>)
 8009adc:	f7fe fb00 	bl	80080e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009ae0:	480c      	ldr	r0, [pc, #48]	; (8009b14 <prvInitialiseTaskLists+0x6c>)
 8009ae2:	f7fe fafd 	bl	80080e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009ae6:	480c      	ldr	r0, [pc, #48]	; (8009b18 <prvInitialiseTaskLists+0x70>)
 8009ae8:	f7fe fafa 	bl	80080e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009aec:	480b      	ldr	r0, [pc, #44]	; (8009b1c <prvInitialiseTaskLists+0x74>)
 8009aee:	f7fe faf7 	bl	80080e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009af2:	4b0b      	ldr	r3, [pc, #44]	; (8009b20 <prvInitialiseTaskLists+0x78>)
 8009af4:	4a05      	ldr	r2, [pc, #20]	; (8009b0c <prvInitialiseTaskLists+0x64>)
 8009af6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009af8:	4b0a      	ldr	r3, [pc, #40]	; (8009b24 <prvInitialiseTaskLists+0x7c>)
 8009afa:	4a05      	ldr	r2, [pc, #20]	; (8009b10 <prvInitialiseTaskLists+0x68>)
 8009afc:	601a      	str	r2, [r3, #0]
}
 8009afe:	bf00      	nop
 8009b00:	3708      	adds	r7, #8
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}
 8009b06:	bf00      	nop
 8009b08:	20000f28 	.word	0x20000f28
 8009b0c:	20001388 	.word	0x20001388
 8009b10:	2000139c 	.word	0x2000139c
 8009b14:	200013b8 	.word	0x200013b8
 8009b18:	200013cc 	.word	0x200013cc
 8009b1c:	200013e4 	.word	0x200013e4
 8009b20:	200013b0 	.word	0x200013b0
 8009b24:	200013b4 	.word	0x200013b4

08009b28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b082      	sub	sp, #8
 8009b2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009b2e:	e019      	b.n	8009b64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009b30:	f000 fdcc 	bl	800a6cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b34:	4b10      	ldr	r3, [pc, #64]	; (8009b78 <prvCheckTasksWaitingTermination+0x50>)
 8009b36:	68db      	ldr	r3, [r3, #12]
 8009b38:	68db      	ldr	r3, [r3, #12]
 8009b3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	3304      	adds	r3, #4
 8009b40:	4618      	mov	r0, r3
 8009b42:	f7fe fb57 	bl	80081f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009b46:	4b0d      	ldr	r3, [pc, #52]	; (8009b7c <prvCheckTasksWaitingTermination+0x54>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	3b01      	subs	r3, #1
 8009b4c:	4a0b      	ldr	r2, [pc, #44]	; (8009b7c <prvCheckTasksWaitingTermination+0x54>)
 8009b4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009b50:	4b0b      	ldr	r3, [pc, #44]	; (8009b80 <prvCheckTasksWaitingTermination+0x58>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	3b01      	subs	r3, #1
 8009b56:	4a0a      	ldr	r2, [pc, #40]	; (8009b80 <prvCheckTasksWaitingTermination+0x58>)
 8009b58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009b5a:	f000 fdeb 	bl	800a734 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f000 f810 	bl	8009b84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009b64:	4b06      	ldr	r3, [pc, #24]	; (8009b80 <prvCheckTasksWaitingTermination+0x58>)
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d1e1      	bne.n	8009b30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009b6c:	bf00      	nop
 8009b6e:	bf00      	nop
 8009b70:	3708      	adds	r7, #8
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
 8009b76:	bf00      	nop
 8009b78:	200013cc 	.word	0x200013cc
 8009b7c:	200013f8 	.word	0x200013f8
 8009b80:	200013e0 	.word	0x200013e0

08009b84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b084      	sub	sp, #16
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	3354      	adds	r3, #84	; 0x54
 8009b90:	4618      	mov	r0, r3
 8009b92:	f001 f9c9 	bl	800af28 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d108      	bne.n	8009bb2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	f000 ff87 	bl	800aab8 <vPortFree>
				vPortFree( pxTCB );
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f000 ff84 	bl	800aab8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009bb0:	e01a      	b.n	8009be8 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8009bb8:	2b01      	cmp	r3, #1
 8009bba:	d103      	bne.n	8009bc4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f000 ff7b 	bl	800aab8 <vPortFree>
	}
 8009bc2:	e011      	b.n	8009be8 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8009bca:	2b02      	cmp	r3, #2
 8009bcc:	d00c      	beq.n	8009be8 <prvDeleteTCB+0x64>
	__asm volatile
 8009bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bd2:	b672      	cpsid	i
 8009bd4:	f383 8811 	msr	BASEPRI, r3
 8009bd8:	f3bf 8f6f 	isb	sy
 8009bdc:	f3bf 8f4f 	dsb	sy
 8009be0:	b662      	cpsie	i
 8009be2:	60fb      	str	r3, [r7, #12]
}
 8009be4:	bf00      	nop
 8009be6:	e7fe      	b.n	8009be6 <prvDeleteTCB+0x62>
	}
 8009be8:	bf00      	nop
 8009bea:	3710      	adds	r7, #16
 8009bec:	46bd      	mov	sp, r7
 8009bee:	bd80      	pop	{r7, pc}

08009bf0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b083      	sub	sp, #12
 8009bf4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009bf6:	4b0c      	ldr	r3, [pc, #48]	; (8009c28 <prvResetNextTaskUnblockTime+0x38>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d104      	bne.n	8009c0a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009c00:	4b0a      	ldr	r3, [pc, #40]	; (8009c2c <prvResetNextTaskUnblockTime+0x3c>)
 8009c02:	f04f 32ff 	mov.w	r2, #4294967295
 8009c06:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009c08:	e008      	b.n	8009c1c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c0a:	4b07      	ldr	r3, [pc, #28]	; (8009c28 <prvResetNextTaskUnblockTime+0x38>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	68db      	ldr	r3, [r3, #12]
 8009c10:	68db      	ldr	r3, [r3, #12]
 8009c12:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	685b      	ldr	r3, [r3, #4]
 8009c18:	4a04      	ldr	r2, [pc, #16]	; (8009c2c <prvResetNextTaskUnblockTime+0x3c>)
 8009c1a:	6013      	str	r3, [r2, #0]
}
 8009c1c:	bf00      	nop
 8009c1e:	370c      	adds	r7, #12
 8009c20:	46bd      	mov	sp, r7
 8009c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c26:	4770      	bx	lr
 8009c28:	200013b0 	.word	0x200013b0
 8009c2c:	20001418 	.word	0x20001418

08009c30 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009c30:	b480      	push	{r7}
 8009c32:	b083      	sub	sp, #12
 8009c34:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009c36:	4b0b      	ldr	r3, [pc, #44]	; (8009c64 <xTaskGetSchedulerState+0x34>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d102      	bne.n	8009c44 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	607b      	str	r3, [r7, #4]
 8009c42:	e008      	b.n	8009c56 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c44:	4b08      	ldr	r3, [pc, #32]	; (8009c68 <xTaskGetSchedulerState+0x38>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d102      	bne.n	8009c52 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009c4c:	2302      	movs	r3, #2
 8009c4e:	607b      	str	r3, [r7, #4]
 8009c50:	e001      	b.n	8009c56 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009c52:	2300      	movs	r3, #0
 8009c54:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009c56:	687b      	ldr	r3, [r7, #4]
	}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	370c      	adds	r7, #12
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c62:	4770      	bx	lr
 8009c64:	20001404 	.word	0x20001404
 8009c68:	20001420 	.word	0x20001420

08009c6c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b086      	sub	sp, #24
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009c78:	2300      	movs	r3, #0
 8009c7a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d05a      	beq.n	8009d38 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009c82:	4b30      	ldr	r3, [pc, #192]	; (8009d44 <xTaskPriorityDisinherit+0xd8>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	693a      	ldr	r2, [r7, #16]
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d00c      	beq.n	8009ca6 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8009c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c90:	b672      	cpsid	i
 8009c92:	f383 8811 	msr	BASEPRI, r3
 8009c96:	f3bf 8f6f 	isb	sy
 8009c9a:	f3bf 8f4f 	dsb	sy
 8009c9e:	b662      	cpsie	i
 8009ca0:	60fb      	str	r3, [r7, #12]
}
 8009ca2:	bf00      	nop
 8009ca4:	e7fe      	b.n	8009ca4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d10c      	bne.n	8009cc8 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8009cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cb2:	b672      	cpsid	i
 8009cb4:	f383 8811 	msr	BASEPRI, r3
 8009cb8:	f3bf 8f6f 	isb	sy
 8009cbc:	f3bf 8f4f 	dsb	sy
 8009cc0:	b662      	cpsie	i
 8009cc2:	60bb      	str	r3, [r7, #8]
}
 8009cc4:	bf00      	nop
 8009cc6:	e7fe      	b.n	8009cc6 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ccc:	1e5a      	subs	r2, r3, #1
 8009cce:	693b      	ldr	r3, [r7, #16]
 8009cd0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cda:	429a      	cmp	r2, r3
 8009cdc:	d02c      	beq.n	8009d38 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d128      	bne.n	8009d38 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ce6:	693b      	ldr	r3, [r7, #16]
 8009ce8:	3304      	adds	r3, #4
 8009cea:	4618      	mov	r0, r3
 8009cec:	f7fe fa82 	bl	80081f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009cf0:	693b      	ldr	r3, [r7, #16]
 8009cf2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009cf8:	693b      	ldr	r3, [r7, #16]
 8009cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cfc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009d00:	693b      	ldr	r3, [r7, #16]
 8009d02:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009d04:	693b      	ldr	r3, [r7, #16]
 8009d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d08:	4b0f      	ldr	r3, [pc, #60]	; (8009d48 <xTaskPriorityDisinherit+0xdc>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	d903      	bls.n	8009d18 <xTaskPriorityDisinherit+0xac>
 8009d10:	693b      	ldr	r3, [r7, #16]
 8009d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d14:	4a0c      	ldr	r2, [pc, #48]	; (8009d48 <xTaskPriorityDisinherit+0xdc>)
 8009d16:	6013      	str	r3, [r2, #0]
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d1c:	4613      	mov	r3, r2
 8009d1e:	009b      	lsls	r3, r3, #2
 8009d20:	4413      	add	r3, r2
 8009d22:	009b      	lsls	r3, r3, #2
 8009d24:	4a09      	ldr	r2, [pc, #36]	; (8009d4c <xTaskPriorityDisinherit+0xe0>)
 8009d26:	441a      	add	r2, r3
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	3304      	adds	r3, #4
 8009d2c:	4619      	mov	r1, r3
 8009d2e:	4610      	mov	r0, r2
 8009d30:	f7fe fa03 	bl	800813a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009d34:	2301      	movs	r3, #1
 8009d36:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009d38:	697b      	ldr	r3, [r7, #20]
	}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3718      	adds	r7, #24
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}
 8009d42:	bf00      	nop
 8009d44:	20000f24 	.word	0x20000f24
 8009d48:	20001400 	.word	0x20001400
 8009d4c:	20000f28 	.word	0x20000f28

08009d50 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b084      	sub	sp, #16
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
 8009d58:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009d5a:	4b21      	ldr	r3, [pc, #132]	; (8009de0 <prvAddCurrentTaskToDelayedList+0x90>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d60:	4b20      	ldr	r3, [pc, #128]	; (8009de4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	3304      	adds	r3, #4
 8009d66:	4618      	mov	r0, r3
 8009d68:	f7fe fa44 	bl	80081f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d72:	d10a      	bne.n	8009d8a <prvAddCurrentTaskToDelayedList+0x3a>
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d007      	beq.n	8009d8a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d7a:	4b1a      	ldr	r3, [pc, #104]	; (8009de4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	3304      	adds	r3, #4
 8009d80:	4619      	mov	r1, r3
 8009d82:	4819      	ldr	r0, [pc, #100]	; (8009de8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009d84:	f7fe f9d9 	bl	800813a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009d88:	e026      	b.n	8009dd8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009d8a:	68fa      	ldr	r2, [r7, #12]
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	4413      	add	r3, r2
 8009d90:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009d92:	4b14      	ldr	r3, [pc, #80]	; (8009de4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	68ba      	ldr	r2, [r7, #8]
 8009d98:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009d9a:	68ba      	ldr	r2, [r7, #8]
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d209      	bcs.n	8009db6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009da2:	4b12      	ldr	r3, [pc, #72]	; (8009dec <prvAddCurrentTaskToDelayedList+0x9c>)
 8009da4:	681a      	ldr	r2, [r3, #0]
 8009da6:	4b0f      	ldr	r3, [pc, #60]	; (8009de4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	3304      	adds	r3, #4
 8009dac:	4619      	mov	r1, r3
 8009dae:	4610      	mov	r0, r2
 8009db0:	f7fe f9e7 	bl	8008182 <vListInsert>
}
 8009db4:	e010      	b.n	8009dd8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009db6:	4b0e      	ldr	r3, [pc, #56]	; (8009df0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009db8:	681a      	ldr	r2, [r3, #0]
 8009dba:	4b0a      	ldr	r3, [pc, #40]	; (8009de4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	3304      	adds	r3, #4
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	4610      	mov	r0, r2
 8009dc4:	f7fe f9dd 	bl	8008182 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009dc8:	4b0a      	ldr	r3, [pc, #40]	; (8009df4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	68ba      	ldr	r2, [r7, #8]
 8009dce:	429a      	cmp	r2, r3
 8009dd0:	d202      	bcs.n	8009dd8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009dd2:	4a08      	ldr	r2, [pc, #32]	; (8009df4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	6013      	str	r3, [r2, #0]
}
 8009dd8:	bf00      	nop
 8009dda:	3710      	adds	r7, #16
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}
 8009de0:	200013fc 	.word	0x200013fc
 8009de4:	20000f24 	.word	0x20000f24
 8009de8:	200013e4 	.word	0x200013e4
 8009dec:	200013b4 	.word	0x200013b4
 8009df0:	200013b0 	.word	0x200013b0
 8009df4:	20001418 	.word	0x20001418

08009df8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b08a      	sub	sp, #40	; 0x28
 8009dfc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009e02:	f000 fb15 	bl	800a430 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009e06:	4b1d      	ldr	r3, [pc, #116]	; (8009e7c <xTimerCreateTimerTask+0x84>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d021      	beq.n	8009e52 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009e0e:	2300      	movs	r3, #0
 8009e10:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009e12:	2300      	movs	r3, #0
 8009e14:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009e16:	1d3a      	adds	r2, r7, #4
 8009e18:	f107 0108 	add.w	r1, r7, #8
 8009e1c:	f107 030c 	add.w	r3, r7, #12
 8009e20:	4618      	mov	r0, r3
 8009e22:	f7fe f943 	bl	80080ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009e26:	6879      	ldr	r1, [r7, #4]
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	68fa      	ldr	r2, [r7, #12]
 8009e2c:	9202      	str	r2, [sp, #8]
 8009e2e:	9301      	str	r3, [sp, #4]
 8009e30:	2302      	movs	r3, #2
 8009e32:	9300      	str	r3, [sp, #0]
 8009e34:	2300      	movs	r3, #0
 8009e36:	460a      	mov	r2, r1
 8009e38:	4911      	ldr	r1, [pc, #68]	; (8009e80 <xTimerCreateTimerTask+0x88>)
 8009e3a:	4812      	ldr	r0, [pc, #72]	; (8009e84 <xTimerCreateTimerTask+0x8c>)
 8009e3c:	f7fe ff0e 	bl	8008c5c <xTaskCreateStatic>
 8009e40:	4603      	mov	r3, r0
 8009e42:	4a11      	ldr	r2, [pc, #68]	; (8009e88 <xTimerCreateTimerTask+0x90>)
 8009e44:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009e46:	4b10      	ldr	r3, [pc, #64]	; (8009e88 <xTimerCreateTimerTask+0x90>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d001      	beq.n	8009e52 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009e4e:	2301      	movs	r3, #1
 8009e50:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009e52:	697b      	ldr	r3, [r7, #20]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d10c      	bne.n	8009e72 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8009e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e5c:	b672      	cpsid	i
 8009e5e:	f383 8811 	msr	BASEPRI, r3
 8009e62:	f3bf 8f6f 	isb	sy
 8009e66:	f3bf 8f4f 	dsb	sy
 8009e6a:	b662      	cpsie	i
 8009e6c:	613b      	str	r3, [r7, #16]
}
 8009e6e:	bf00      	nop
 8009e70:	e7fe      	b.n	8009e70 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8009e72:	697b      	ldr	r3, [r7, #20]
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3718      	adds	r7, #24
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}
 8009e7c:	20001454 	.word	0x20001454
 8009e80:	0800be40 	.word	0x0800be40
 8009e84:	08009fc9 	.word	0x08009fc9
 8009e88:	20001458 	.word	0x20001458

08009e8c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b08a      	sub	sp, #40	; 0x28
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	60f8      	str	r0, [r7, #12]
 8009e94:	60b9      	str	r1, [r7, #8]
 8009e96:	607a      	str	r2, [r7, #4]
 8009e98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d10c      	bne.n	8009ebe <xTimerGenericCommand+0x32>
	__asm volatile
 8009ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea8:	b672      	cpsid	i
 8009eaa:	f383 8811 	msr	BASEPRI, r3
 8009eae:	f3bf 8f6f 	isb	sy
 8009eb2:	f3bf 8f4f 	dsb	sy
 8009eb6:	b662      	cpsie	i
 8009eb8:	623b      	str	r3, [r7, #32]
}
 8009eba:	bf00      	nop
 8009ebc:	e7fe      	b.n	8009ebc <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009ebe:	4b1a      	ldr	r3, [pc, #104]	; (8009f28 <xTimerGenericCommand+0x9c>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d02a      	beq.n	8009f1c <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	2b05      	cmp	r3, #5
 8009ed6:	dc18      	bgt.n	8009f0a <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009ed8:	f7ff feaa 	bl	8009c30 <xTaskGetSchedulerState>
 8009edc:	4603      	mov	r3, r0
 8009ede:	2b02      	cmp	r3, #2
 8009ee0:	d109      	bne.n	8009ef6 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009ee2:	4b11      	ldr	r3, [pc, #68]	; (8009f28 <xTimerGenericCommand+0x9c>)
 8009ee4:	6818      	ldr	r0, [r3, #0]
 8009ee6:	f107 0110 	add.w	r1, r7, #16
 8009eea:	2300      	movs	r3, #0
 8009eec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009eee:	f7fe fabb 	bl	8008468 <xQueueGenericSend>
 8009ef2:	6278      	str	r0, [r7, #36]	; 0x24
 8009ef4:	e012      	b.n	8009f1c <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009ef6:	4b0c      	ldr	r3, [pc, #48]	; (8009f28 <xTimerGenericCommand+0x9c>)
 8009ef8:	6818      	ldr	r0, [r3, #0]
 8009efa:	f107 0110 	add.w	r1, r7, #16
 8009efe:	2300      	movs	r3, #0
 8009f00:	2200      	movs	r2, #0
 8009f02:	f7fe fab1 	bl	8008468 <xQueueGenericSend>
 8009f06:	6278      	str	r0, [r7, #36]	; 0x24
 8009f08:	e008      	b.n	8009f1c <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009f0a:	4b07      	ldr	r3, [pc, #28]	; (8009f28 <xTimerGenericCommand+0x9c>)
 8009f0c:	6818      	ldr	r0, [r3, #0]
 8009f0e:	f107 0110 	add.w	r1, r7, #16
 8009f12:	2300      	movs	r3, #0
 8009f14:	683a      	ldr	r2, [r7, #0]
 8009f16:	f7fe fbad 	bl	8008674 <xQueueGenericSendFromISR>
 8009f1a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	3728      	adds	r7, #40	; 0x28
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd80      	pop	{r7, pc}
 8009f26:	bf00      	nop
 8009f28:	20001454 	.word	0x20001454

08009f2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	b088      	sub	sp, #32
 8009f30:	af02      	add	r7, sp, #8
 8009f32:	6078      	str	r0, [r7, #4]
 8009f34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f36:	4b23      	ldr	r3, [pc, #140]	; (8009fc4 <prvProcessExpiredTimer+0x98>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	68db      	ldr	r3, [r3, #12]
 8009f3c:	68db      	ldr	r3, [r3, #12]
 8009f3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009f40:	697b      	ldr	r3, [r7, #20]
 8009f42:	3304      	adds	r3, #4
 8009f44:	4618      	mov	r0, r3
 8009f46:	f7fe f955 	bl	80081f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f50:	f003 0304 	and.w	r3, r3, #4
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d024      	beq.n	8009fa2 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	699a      	ldr	r2, [r3, #24]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	18d1      	adds	r1, r2, r3
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	683a      	ldr	r2, [r7, #0]
 8009f64:	6978      	ldr	r0, [r7, #20]
 8009f66:	f000 f8d3 	bl	800a110 <prvInsertTimerInActiveList>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d021      	beq.n	8009fb4 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009f70:	2300      	movs	r3, #0
 8009f72:	9300      	str	r3, [sp, #0]
 8009f74:	2300      	movs	r3, #0
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	2100      	movs	r1, #0
 8009f7a:	6978      	ldr	r0, [r7, #20]
 8009f7c:	f7ff ff86 	bl	8009e8c <xTimerGenericCommand>
 8009f80:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009f82:	693b      	ldr	r3, [r7, #16]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d115      	bne.n	8009fb4 <prvProcessExpiredTimer+0x88>
	__asm volatile
 8009f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f8c:	b672      	cpsid	i
 8009f8e:	f383 8811 	msr	BASEPRI, r3
 8009f92:	f3bf 8f6f 	isb	sy
 8009f96:	f3bf 8f4f 	dsb	sy
 8009f9a:	b662      	cpsie	i
 8009f9c:	60fb      	str	r3, [r7, #12]
}
 8009f9e:	bf00      	nop
 8009fa0:	e7fe      	b.n	8009fa0 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009fa8:	f023 0301 	bic.w	r3, r3, #1
 8009fac:	b2da      	uxtb	r2, r3
 8009fae:	697b      	ldr	r3, [r7, #20]
 8009fb0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	6a1b      	ldr	r3, [r3, #32]
 8009fb8:	6978      	ldr	r0, [r7, #20]
 8009fba:	4798      	blx	r3
}
 8009fbc:	bf00      	nop
 8009fbe:	3718      	adds	r7, #24
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}
 8009fc4:	2000144c 	.word	0x2000144c

08009fc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b084      	sub	sp, #16
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009fd0:	f107 0308 	add.w	r3, r7, #8
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	f000 f857 	bl	800a088 <prvGetNextExpireTime>
 8009fda:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009fdc:	68bb      	ldr	r3, [r7, #8]
 8009fde:	4619      	mov	r1, r3
 8009fe0:	68f8      	ldr	r0, [r7, #12]
 8009fe2:	f000 f803 	bl	8009fec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009fe6:	f000 f8d5 	bl	800a194 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009fea:	e7f1      	b.n	8009fd0 <prvTimerTask+0x8>

08009fec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b084      	sub	sp, #16
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
 8009ff4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009ff6:	f7ff fa1d 	bl	8009434 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ffa:	f107 0308 	add.w	r3, r7, #8
 8009ffe:	4618      	mov	r0, r3
 800a000:	f000 f866 	bl	800a0d0 <prvSampleTimeNow>
 800a004:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d130      	bne.n	800a06e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d10a      	bne.n	800a028 <prvProcessTimerOrBlockTask+0x3c>
 800a012:	687a      	ldr	r2, [r7, #4]
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	429a      	cmp	r2, r3
 800a018:	d806      	bhi.n	800a028 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a01a:	f7ff fa19 	bl	8009450 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a01e:	68f9      	ldr	r1, [r7, #12]
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f7ff ff83 	bl	8009f2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a026:	e024      	b.n	800a072 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d008      	beq.n	800a040 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a02e:	4b13      	ldr	r3, [pc, #76]	; (800a07c <prvProcessTimerOrBlockTask+0x90>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d101      	bne.n	800a03c <prvProcessTimerOrBlockTask+0x50>
 800a038:	2301      	movs	r3, #1
 800a03a:	e000      	b.n	800a03e <prvProcessTimerOrBlockTask+0x52>
 800a03c:	2300      	movs	r3, #0
 800a03e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a040:	4b0f      	ldr	r3, [pc, #60]	; (800a080 <prvProcessTimerOrBlockTask+0x94>)
 800a042:	6818      	ldr	r0, [r3, #0]
 800a044:	687a      	ldr	r2, [r7, #4]
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	1ad3      	subs	r3, r2, r3
 800a04a:	683a      	ldr	r2, [r7, #0]
 800a04c:	4619      	mov	r1, r3
 800a04e:	f7fe fdd1 	bl	8008bf4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a052:	f7ff f9fd 	bl	8009450 <xTaskResumeAll>
 800a056:	4603      	mov	r3, r0
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d10a      	bne.n	800a072 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a05c:	4b09      	ldr	r3, [pc, #36]	; (800a084 <prvProcessTimerOrBlockTask+0x98>)
 800a05e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a062:	601a      	str	r2, [r3, #0]
 800a064:	f3bf 8f4f 	dsb	sy
 800a068:	f3bf 8f6f 	isb	sy
}
 800a06c:	e001      	b.n	800a072 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a06e:	f7ff f9ef 	bl	8009450 <xTaskResumeAll>
}
 800a072:	bf00      	nop
 800a074:	3710      	adds	r7, #16
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}
 800a07a:	bf00      	nop
 800a07c:	20001450 	.word	0x20001450
 800a080:	20001454 	.word	0x20001454
 800a084:	e000ed04 	.word	0xe000ed04

0800a088 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a088:	b480      	push	{r7}
 800a08a:	b085      	sub	sp, #20
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a090:	4b0e      	ldr	r3, [pc, #56]	; (800a0cc <prvGetNextExpireTime+0x44>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d101      	bne.n	800a09e <prvGetNextExpireTime+0x16>
 800a09a:	2201      	movs	r2, #1
 800a09c:	e000      	b.n	800a0a0 <prvGetNextExpireTime+0x18>
 800a09e:	2200      	movs	r2, #0
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d105      	bne.n	800a0b8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a0ac:	4b07      	ldr	r3, [pc, #28]	; (800a0cc <prvGetNextExpireTime+0x44>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	68db      	ldr	r3, [r3, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	60fb      	str	r3, [r7, #12]
 800a0b6:	e001      	b.n	800a0bc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
}
 800a0be:	4618      	mov	r0, r3
 800a0c0:	3714      	adds	r7, #20
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c8:	4770      	bx	lr
 800a0ca:	bf00      	nop
 800a0cc:	2000144c 	.word	0x2000144c

0800a0d0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b084      	sub	sp, #16
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a0d8:	f7ff fa5a 	bl	8009590 <xTaskGetTickCount>
 800a0dc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a0de:	4b0b      	ldr	r3, [pc, #44]	; (800a10c <prvSampleTimeNow+0x3c>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	68fa      	ldr	r2, [r7, #12]
 800a0e4:	429a      	cmp	r2, r3
 800a0e6:	d205      	bcs.n	800a0f4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a0e8:	f000 f93c 	bl	800a364 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2201      	movs	r2, #1
 800a0f0:	601a      	str	r2, [r3, #0]
 800a0f2:	e002      	b.n	800a0fa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a0fa:	4a04      	ldr	r2, [pc, #16]	; (800a10c <prvSampleTimeNow+0x3c>)
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a100:	68fb      	ldr	r3, [r7, #12]
}
 800a102:	4618      	mov	r0, r3
 800a104:	3710      	adds	r7, #16
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	2000145c 	.word	0x2000145c

0800a110 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b086      	sub	sp, #24
 800a114:	af00      	add	r7, sp, #0
 800a116:	60f8      	str	r0, [r7, #12]
 800a118:	60b9      	str	r1, [r7, #8]
 800a11a:	607a      	str	r2, [r7, #4]
 800a11c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a11e:	2300      	movs	r3, #0
 800a120:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	68ba      	ldr	r2, [r7, #8]
 800a126:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	68fa      	ldr	r2, [r7, #12]
 800a12c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a12e:	68ba      	ldr	r2, [r7, #8]
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	429a      	cmp	r2, r3
 800a134:	d812      	bhi.n	800a15c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a136:	687a      	ldr	r2, [r7, #4]
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	1ad2      	subs	r2, r2, r3
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	699b      	ldr	r3, [r3, #24]
 800a140:	429a      	cmp	r2, r3
 800a142:	d302      	bcc.n	800a14a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a144:	2301      	movs	r3, #1
 800a146:	617b      	str	r3, [r7, #20]
 800a148:	e01b      	b.n	800a182 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a14a:	4b10      	ldr	r3, [pc, #64]	; (800a18c <prvInsertTimerInActiveList+0x7c>)
 800a14c:	681a      	ldr	r2, [r3, #0]
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	3304      	adds	r3, #4
 800a152:	4619      	mov	r1, r3
 800a154:	4610      	mov	r0, r2
 800a156:	f7fe f814 	bl	8008182 <vListInsert>
 800a15a:	e012      	b.n	800a182 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a15c:	687a      	ldr	r2, [r7, #4]
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	429a      	cmp	r2, r3
 800a162:	d206      	bcs.n	800a172 <prvInsertTimerInActiveList+0x62>
 800a164:	68ba      	ldr	r2, [r7, #8]
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	429a      	cmp	r2, r3
 800a16a:	d302      	bcc.n	800a172 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a16c:	2301      	movs	r3, #1
 800a16e:	617b      	str	r3, [r7, #20]
 800a170:	e007      	b.n	800a182 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a172:	4b07      	ldr	r3, [pc, #28]	; (800a190 <prvInsertTimerInActiveList+0x80>)
 800a174:	681a      	ldr	r2, [r3, #0]
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	3304      	adds	r3, #4
 800a17a:	4619      	mov	r1, r3
 800a17c:	4610      	mov	r0, r2
 800a17e:	f7fe f800 	bl	8008182 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a182:	697b      	ldr	r3, [r7, #20]
}
 800a184:	4618      	mov	r0, r3
 800a186:	3718      	adds	r7, #24
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}
 800a18c:	20001450 	.word	0x20001450
 800a190:	2000144c 	.word	0x2000144c

0800a194 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b08e      	sub	sp, #56	; 0x38
 800a198:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a19a:	e0d0      	b.n	800a33e <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	da1a      	bge.n	800a1d8 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a1a2:	1d3b      	adds	r3, r7, #4
 800a1a4:	3304      	adds	r3, #4
 800a1a6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a1a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d10c      	bne.n	800a1c8 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800a1ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b2:	b672      	cpsid	i
 800a1b4:	f383 8811 	msr	BASEPRI, r3
 800a1b8:	f3bf 8f6f 	isb	sy
 800a1bc:	f3bf 8f4f 	dsb	sy
 800a1c0:	b662      	cpsie	i
 800a1c2:	61fb      	str	r3, [r7, #28]
}
 800a1c4:	bf00      	nop
 800a1c6:	e7fe      	b.n	800a1c6 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a1c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a1ce:	6850      	ldr	r0, [r2, #4]
 800a1d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a1d2:	6892      	ldr	r2, [r2, #8]
 800a1d4:	4611      	mov	r1, r2
 800a1d6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	f2c0 80af 	blt.w	800a33e <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a1e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e6:	695b      	ldr	r3, [r3, #20]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d004      	beq.n	800a1f6 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a1ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ee:	3304      	adds	r3, #4
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	f7fd ffff 	bl	80081f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a1f6:	463b      	mov	r3, r7
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f7ff ff69 	bl	800a0d0 <prvSampleTimeNow>
 800a1fe:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2b09      	cmp	r3, #9
 800a204:	f200 809a 	bhi.w	800a33c <prvProcessReceivedCommands+0x1a8>
 800a208:	a201      	add	r2, pc, #4	; (adr r2, 800a210 <prvProcessReceivedCommands+0x7c>)
 800a20a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a20e:	bf00      	nop
 800a210:	0800a239 	.word	0x0800a239
 800a214:	0800a239 	.word	0x0800a239
 800a218:	0800a239 	.word	0x0800a239
 800a21c:	0800a2b1 	.word	0x0800a2b1
 800a220:	0800a2c5 	.word	0x0800a2c5
 800a224:	0800a313 	.word	0x0800a313
 800a228:	0800a239 	.word	0x0800a239
 800a22c:	0800a239 	.word	0x0800a239
 800a230:	0800a2b1 	.word	0x0800a2b1
 800a234:	0800a2c5 	.word	0x0800a2c5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a23a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a23e:	f043 0301 	orr.w	r3, r3, #1
 800a242:	b2da      	uxtb	r2, r3
 800a244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a246:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a24a:	68ba      	ldr	r2, [r7, #8]
 800a24c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a24e:	699b      	ldr	r3, [r3, #24]
 800a250:	18d1      	adds	r1, r2, r3
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a256:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a258:	f7ff ff5a 	bl	800a110 <prvInsertTimerInActiveList>
 800a25c:	4603      	mov	r3, r0
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d06d      	beq.n	800a33e <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a264:	6a1b      	ldr	r3, [r3, #32]
 800a266:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a268:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a26a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a26c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a270:	f003 0304 	and.w	r3, r3, #4
 800a274:	2b00      	cmp	r3, #0
 800a276:	d062      	beq.n	800a33e <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a278:	68ba      	ldr	r2, [r7, #8]
 800a27a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a27c:	699b      	ldr	r3, [r3, #24]
 800a27e:	441a      	add	r2, r3
 800a280:	2300      	movs	r3, #0
 800a282:	9300      	str	r3, [sp, #0]
 800a284:	2300      	movs	r3, #0
 800a286:	2100      	movs	r1, #0
 800a288:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a28a:	f7ff fdff 	bl	8009e8c <xTimerGenericCommand>
 800a28e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a290:	6a3b      	ldr	r3, [r7, #32]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d153      	bne.n	800a33e <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800a296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a29a:	b672      	cpsid	i
 800a29c:	f383 8811 	msr	BASEPRI, r3
 800a2a0:	f3bf 8f6f 	isb	sy
 800a2a4:	f3bf 8f4f 	dsb	sy
 800a2a8:	b662      	cpsie	i
 800a2aa:	61bb      	str	r3, [r7, #24]
}
 800a2ac:	bf00      	nop
 800a2ae:	e7fe      	b.n	800a2ae <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a2b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a2b6:	f023 0301 	bic.w	r3, r3, #1
 800a2ba:	b2da      	uxtb	r2, r3
 800a2bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a2c2:	e03c      	b.n	800a33e <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a2c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a2ca:	f043 0301 	orr.w	r3, r3, #1
 800a2ce:	b2da      	uxtb	r2, r3
 800a2d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a2d6:	68ba      	ldr	r2, [r7, #8]
 800a2d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2da:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a2dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2de:	699b      	ldr	r3, [r3, #24]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d10c      	bne.n	800a2fe <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800a2e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e8:	b672      	cpsid	i
 800a2ea:	f383 8811 	msr	BASEPRI, r3
 800a2ee:	f3bf 8f6f 	isb	sy
 800a2f2:	f3bf 8f4f 	dsb	sy
 800a2f6:	b662      	cpsie	i
 800a2f8:	617b      	str	r3, [r7, #20]
}
 800a2fa:	bf00      	nop
 800a2fc:	e7fe      	b.n	800a2fc <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a2fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a300:	699a      	ldr	r2, [r3, #24]
 800a302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a304:	18d1      	adds	r1, r2, r3
 800a306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a30a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a30c:	f7ff ff00 	bl	800a110 <prvInsertTimerInActiveList>
					break;
 800a310:	e015      	b.n	800a33e <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a314:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a318:	f003 0302 	and.w	r3, r3, #2
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d103      	bne.n	800a328 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800a320:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a322:	f000 fbc9 	bl	800aab8 <vPortFree>
 800a326:	e00a      	b.n	800a33e <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a32a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a32e:	f023 0301 	bic.w	r3, r3, #1
 800a332:	b2da      	uxtb	r2, r3
 800a334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a336:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a33a:	e000      	b.n	800a33e <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 800a33c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a33e:	4b08      	ldr	r3, [pc, #32]	; (800a360 <prvProcessReceivedCommands+0x1cc>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	1d39      	adds	r1, r7, #4
 800a344:	2200      	movs	r2, #0
 800a346:	4618      	mov	r0, r3
 800a348:	f7fe fa34 	bl	80087b4 <xQueueReceive>
 800a34c:	4603      	mov	r3, r0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	f47f af24 	bne.w	800a19c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a354:	bf00      	nop
 800a356:	bf00      	nop
 800a358:	3730      	adds	r7, #48	; 0x30
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop
 800a360:	20001454 	.word	0x20001454

0800a364 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b088      	sub	sp, #32
 800a368:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a36a:	e04a      	b.n	800a402 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a36c:	4b2e      	ldr	r3, [pc, #184]	; (800a428 <prvSwitchTimerLists+0xc4>)
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	68db      	ldr	r3, [r3, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a376:	4b2c      	ldr	r3, [pc, #176]	; (800a428 <prvSwitchTimerLists+0xc4>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	68db      	ldr	r3, [r3, #12]
 800a37c:	68db      	ldr	r3, [r3, #12]
 800a37e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	3304      	adds	r3, #4
 800a384:	4618      	mov	r0, r3
 800a386:	f7fd ff35 	bl	80081f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	6a1b      	ldr	r3, [r3, #32]
 800a38e:	68f8      	ldr	r0, [r7, #12]
 800a390:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a398:	f003 0304 	and.w	r3, r3, #4
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d030      	beq.n	800a402 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	699b      	ldr	r3, [r3, #24]
 800a3a4:	693a      	ldr	r2, [r7, #16]
 800a3a6:	4413      	add	r3, r2
 800a3a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a3aa:	68ba      	ldr	r2, [r7, #8]
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	429a      	cmp	r2, r3
 800a3b0:	d90e      	bls.n	800a3d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	68ba      	ldr	r2, [r7, #8]
 800a3b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	68fa      	ldr	r2, [r7, #12]
 800a3bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a3be:	4b1a      	ldr	r3, [pc, #104]	; (800a428 <prvSwitchTimerLists+0xc4>)
 800a3c0:	681a      	ldr	r2, [r3, #0]
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	3304      	adds	r3, #4
 800a3c6:	4619      	mov	r1, r3
 800a3c8:	4610      	mov	r0, r2
 800a3ca:	f7fd feda 	bl	8008182 <vListInsert>
 800a3ce:	e018      	b.n	800a402 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	9300      	str	r3, [sp, #0]
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	693a      	ldr	r2, [r7, #16]
 800a3d8:	2100      	movs	r1, #0
 800a3da:	68f8      	ldr	r0, [r7, #12]
 800a3dc:	f7ff fd56 	bl	8009e8c <xTimerGenericCommand>
 800a3e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d10c      	bne.n	800a402 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800a3e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ec:	b672      	cpsid	i
 800a3ee:	f383 8811 	msr	BASEPRI, r3
 800a3f2:	f3bf 8f6f 	isb	sy
 800a3f6:	f3bf 8f4f 	dsb	sy
 800a3fa:	b662      	cpsie	i
 800a3fc:	603b      	str	r3, [r7, #0]
}
 800a3fe:	bf00      	nop
 800a400:	e7fe      	b.n	800a400 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a402:	4b09      	ldr	r3, [pc, #36]	; (800a428 <prvSwitchTimerLists+0xc4>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d1af      	bne.n	800a36c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a40c:	4b06      	ldr	r3, [pc, #24]	; (800a428 <prvSwitchTimerLists+0xc4>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a412:	4b06      	ldr	r3, [pc, #24]	; (800a42c <prvSwitchTimerLists+0xc8>)
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a04      	ldr	r2, [pc, #16]	; (800a428 <prvSwitchTimerLists+0xc4>)
 800a418:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a41a:	4a04      	ldr	r2, [pc, #16]	; (800a42c <prvSwitchTimerLists+0xc8>)
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	6013      	str	r3, [r2, #0]
}
 800a420:	bf00      	nop
 800a422:	3718      	adds	r7, #24
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}
 800a428:	2000144c 	.word	0x2000144c
 800a42c:	20001450 	.word	0x20001450

0800a430 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b082      	sub	sp, #8
 800a434:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a436:	f000 f949 	bl	800a6cc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a43a:	4b15      	ldr	r3, [pc, #84]	; (800a490 <prvCheckForValidListAndQueue+0x60>)
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d120      	bne.n	800a484 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a442:	4814      	ldr	r0, [pc, #80]	; (800a494 <prvCheckForValidListAndQueue+0x64>)
 800a444:	f7fd fe4c 	bl	80080e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a448:	4813      	ldr	r0, [pc, #76]	; (800a498 <prvCheckForValidListAndQueue+0x68>)
 800a44a:	f7fd fe49 	bl	80080e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a44e:	4b13      	ldr	r3, [pc, #76]	; (800a49c <prvCheckForValidListAndQueue+0x6c>)
 800a450:	4a10      	ldr	r2, [pc, #64]	; (800a494 <prvCheckForValidListAndQueue+0x64>)
 800a452:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a454:	4b12      	ldr	r3, [pc, #72]	; (800a4a0 <prvCheckForValidListAndQueue+0x70>)
 800a456:	4a10      	ldr	r2, [pc, #64]	; (800a498 <prvCheckForValidListAndQueue+0x68>)
 800a458:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a45a:	2300      	movs	r3, #0
 800a45c:	9300      	str	r3, [sp, #0]
 800a45e:	4b11      	ldr	r3, [pc, #68]	; (800a4a4 <prvCheckForValidListAndQueue+0x74>)
 800a460:	4a11      	ldr	r2, [pc, #68]	; (800a4a8 <prvCheckForValidListAndQueue+0x78>)
 800a462:	2110      	movs	r1, #16
 800a464:	200a      	movs	r0, #10
 800a466:	f7fd ff59 	bl	800831c <xQueueGenericCreateStatic>
 800a46a:	4603      	mov	r3, r0
 800a46c:	4a08      	ldr	r2, [pc, #32]	; (800a490 <prvCheckForValidListAndQueue+0x60>)
 800a46e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a470:	4b07      	ldr	r3, [pc, #28]	; (800a490 <prvCheckForValidListAndQueue+0x60>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d005      	beq.n	800a484 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a478:	4b05      	ldr	r3, [pc, #20]	; (800a490 <prvCheckForValidListAndQueue+0x60>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	490b      	ldr	r1, [pc, #44]	; (800a4ac <prvCheckForValidListAndQueue+0x7c>)
 800a47e:	4618      	mov	r0, r3
 800a480:	f7fe fb8e 	bl	8008ba0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a484:	f000 f956 	bl	800a734 <vPortExitCritical>
}
 800a488:	bf00      	nop
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
 800a48e:	bf00      	nop
 800a490:	20001454 	.word	0x20001454
 800a494:	20001424 	.word	0x20001424
 800a498:	20001438 	.word	0x20001438
 800a49c:	2000144c 	.word	0x2000144c
 800a4a0:	20001450 	.word	0x20001450
 800a4a4:	20001500 	.word	0x20001500
 800a4a8:	20001460 	.word	0x20001460
 800a4ac:	0800be48 	.word	0x0800be48

0800a4b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a4b0:	b480      	push	{r7}
 800a4b2:	b085      	sub	sp, #20
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	60f8      	str	r0, [r7, #12]
 800a4b8:	60b9      	str	r1, [r7, #8]
 800a4ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	3b04      	subs	r3, #4
 800a4c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a4c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	3b04      	subs	r3, #4
 800a4ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	f023 0201 	bic.w	r2, r3, #1
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	3b04      	subs	r3, #4
 800a4de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a4e0:	4a0c      	ldr	r2, [pc, #48]	; (800a514 <pxPortInitialiseStack+0x64>)
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	3b14      	subs	r3, #20
 800a4ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a4ec:	687a      	ldr	r2, [r7, #4]
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	3b04      	subs	r3, #4
 800a4f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	f06f 0202 	mvn.w	r2, #2
 800a4fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	3b20      	subs	r3, #32
 800a504:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a506:	68fb      	ldr	r3, [r7, #12]
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3714      	adds	r7, #20
 800a50c:	46bd      	mov	sp, r7
 800a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a512:	4770      	bx	lr
 800a514:	0800a519 	.word	0x0800a519

0800a518 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a518:	b480      	push	{r7}
 800a51a:	b085      	sub	sp, #20
 800a51c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a51e:	2300      	movs	r3, #0
 800a520:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a522:	4b14      	ldr	r3, [pc, #80]	; (800a574 <prvTaskExitError+0x5c>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a52a:	d00c      	beq.n	800a546 <prvTaskExitError+0x2e>
	__asm volatile
 800a52c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a530:	b672      	cpsid	i
 800a532:	f383 8811 	msr	BASEPRI, r3
 800a536:	f3bf 8f6f 	isb	sy
 800a53a:	f3bf 8f4f 	dsb	sy
 800a53e:	b662      	cpsie	i
 800a540:	60fb      	str	r3, [r7, #12]
}
 800a542:	bf00      	nop
 800a544:	e7fe      	b.n	800a544 <prvTaskExitError+0x2c>
	__asm volatile
 800a546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a54a:	b672      	cpsid	i
 800a54c:	f383 8811 	msr	BASEPRI, r3
 800a550:	f3bf 8f6f 	isb	sy
 800a554:	f3bf 8f4f 	dsb	sy
 800a558:	b662      	cpsie	i
 800a55a:	60bb      	str	r3, [r7, #8]
}
 800a55c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a55e:	bf00      	nop
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d0fc      	beq.n	800a560 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a566:	bf00      	nop
 800a568:	bf00      	nop
 800a56a:	3714      	adds	r7, #20
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr
 800a574:	20000038 	.word	0x20000038
	...

0800a580 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a580:	4b07      	ldr	r3, [pc, #28]	; (800a5a0 <pxCurrentTCBConst2>)
 800a582:	6819      	ldr	r1, [r3, #0]
 800a584:	6808      	ldr	r0, [r1, #0]
 800a586:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a58a:	f380 8809 	msr	PSP, r0
 800a58e:	f3bf 8f6f 	isb	sy
 800a592:	f04f 0000 	mov.w	r0, #0
 800a596:	f380 8811 	msr	BASEPRI, r0
 800a59a:	4770      	bx	lr
 800a59c:	f3af 8000 	nop.w

0800a5a0 <pxCurrentTCBConst2>:
 800a5a0:	20000f24 	.word	0x20000f24
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a5a4:	bf00      	nop
 800a5a6:	bf00      	nop

0800a5a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a5a8:	4808      	ldr	r0, [pc, #32]	; (800a5cc <prvPortStartFirstTask+0x24>)
 800a5aa:	6800      	ldr	r0, [r0, #0]
 800a5ac:	6800      	ldr	r0, [r0, #0]
 800a5ae:	f380 8808 	msr	MSP, r0
 800a5b2:	f04f 0000 	mov.w	r0, #0
 800a5b6:	f380 8814 	msr	CONTROL, r0
 800a5ba:	b662      	cpsie	i
 800a5bc:	b661      	cpsie	f
 800a5be:	f3bf 8f4f 	dsb	sy
 800a5c2:	f3bf 8f6f 	isb	sy
 800a5c6:	df00      	svc	0
 800a5c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a5ca:	bf00      	nop
 800a5cc:	e000ed08 	.word	0xe000ed08

0800a5d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b084      	sub	sp, #16
 800a5d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a5d6:	4b37      	ldr	r3, [pc, #220]	; (800a6b4 <xPortStartScheduler+0xe4>)
 800a5d8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	781b      	ldrb	r3, [r3, #0]
 800a5de:	b2db      	uxtb	r3, r3
 800a5e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	22ff      	movs	r2, #255	; 0xff
 800a5e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	781b      	ldrb	r3, [r3, #0]
 800a5ec:	b2db      	uxtb	r3, r3
 800a5ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a5f0:	78fb      	ldrb	r3, [r7, #3]
 800a5f2:	b2db      	uxtb	r3, r3
 800a5f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a5f8:	b2da      	uxtb	r2, r3
 800a5fa:	4b2f      	ldr	r3, [pc, #188]	; (800a6b8 <xPortStartScheduler+0xe8>)
 800a5fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a5fe:	4b2f      	ldr	r3, [pc, #188]	; (800a6bc <xPortStartScheduler+0xec>)
 800a600:	2207      	movs	r2, #7
 800a602:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a604:	e009      	b.n	800a61a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a606:	4b2d      	ldr	r3, [pc, #180]	; (800a6bc <xPortStartScheduler+0xec>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	3b01      	subs	r3, #1
 800a60c:	4a2b      	ldr	r2, [pc, #172]	; (800a6bc <xPortStartScheduler+0xec>)
 800a60e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a610:	78fb      	ldrb	r3, [r7, #3]
 800a612:	b2db      	uxtb	r3, r3
 800a614:	005b      	lsls	r3, r3, #1
 800a616:	b2db      	uxtb	r3, r3
 800a618:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a61a:	78fb      	ldrb	r3, [r7, #3]
 800a61c:	b2db      	uxtb	r3, r3
 800a61e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a622:	2b80      	cmp	r3, #128	; 0x80
 800a624:	d0ef      	beq.n	800a606 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a626:	4b25      	ldr	r3, [pc, #148]	; (800a6bc <xPortStartScheduler+0xec>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f1c3 0307 	rsb	r3, r3, #7
 800a62e:	2b04      	cmp	r3, #4
 800a630:	d00c      	beq.n	800a64c <xPortStartScheduler+0x7c>
	__asm volatile
 800a632:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a636:	b672      	cpsid	i
 800a638:	f383 8811 	msr	BASEPRI, r3
 800a63c:	f3bf 8f6f 	isb	sy
 800a640:	f3bf 8f4f 	dsb	sy
 800a644:	b662      	cpsie	i
 800a646:	60bb      	str	r3, [r7, #8]
}
 800a648:	bf00      	nop
 800a64a:	e7fe      	b.n	800a64a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a64c:	4b1b      	ldr	r3, [pc, #108]	; (800a6bc <xPortStartScheduler+0xec>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	021b      	lsls	r3, r3, #8
 800a652:	4a1a      	ldr	r2, [pc, #104]	; (800a6bc <xPortStartScheduler+0xec>)
 800a654:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a656:	4b19      	ldr	r3, [pc, #100]	; (800a6bc <xPortStartScheduler+0xec>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a65e:	4a17      	ldr	r2, [pc, #92]	; (800a6bc <xPortStartScheduler+0xec>)
 800a660:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	b2da      	uxtb	r2, r3
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a66a:	4b15      	ldr	r3, [pc, #84]	; (800a6c0 <xPortStartScheduler+0xf0>)
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	4a14      	ldr	r2, [pc, #80]	; (800a6c0 <xPortStartScheduler+0xf0>)
 800a670:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a674:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a676:	4b12      	ldr	r3, [pc, #72]	; (800a6c0 <xPortStartScheduler+0xf0>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	4a11      	ldr	r2, [pc, #68]	; (800a6c0 <xPortStartScheduler+0xf0>)
 800a67c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a680:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a682:	f000 f8dd 	bl	800a840 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a686:	4b0f      	ldr	r3, [pc, #60]	; (800a6c4 <xPortStartScheduler+0xf4>)
 800a688:	2200      	movs	r2, #0
 800a68a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a68c:	f000 f8fc 	bl	800a888 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a690:	4b0d      	ldr	r3, [pc, #52]	; (800a6c8 <xPortStartScheduler+0xf8>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	4a0c      	ldr	r2, [pc, #48]	; (800a6c8 <xPortStartScheduler+0xf8>)
 800a696:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a69a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a69c:	f7ff ff84 	bl	800a5a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a6a0:	f7ff f842 	bl	8009728 <vTaskSwitchContext>
	prvTaskExitError();
 800a6a4:	f7ff ff38 	bl	800a518 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a6a8:	2300      	movs	r3, #0
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3710      	adds	r7, #16
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}
 800a6b2:	bf00      	nop
 800a6b4:	e000e400 	.word	0xe000e400
 800a6b8:	20001550 	.word	0x20001550
 800a6bc:	20001554 	.word	0x20001554
 800a6c0:	e000ed20 	.word	0xe000ed20
 800a6c4:	20000038 	.word	0x20000038
 800a6c8:	e000ef34 	.word	0xe000ef34

0800a6cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	b083      	sub	sp, #12
 800a6d0:	af00      	add	r7, sp, #0
	__asm volatile
 800a6d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6d6:	b672      	cpsid	i
 800a6d8:	f383 8811 	msr	BASEPRI, r3
 800a6dc:	f3bf 8f6f 	isb	sy
 800a6e0:	f3bf 8f4f 	dsb	sy
 800a6e4:	b662      	cpsie	i
 800a6e6:	607b      	str	r3, [r7, #4]
}
 800a6e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a6ea:	4b10      	ldr	r3, [pc, #64]	; (800a72c <vPortEnterCritical+0x60>)
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	3301      	adds	r3, #1
 800a6f0:	4a0e      	ldr	r2, [pc, #56]	; (800a72c <vPortEnterCritical+0x60>)
 800a6f2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a6f4:	4b0d      	ldr	r3, [pc, #52]	; (800a72c <vPortEnterCritical+0x60>)
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	2b01      	cmp	r3, #1
 800a6fa:	d111      	bne.n	800a720 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a6fc:	4b0c      	ldr	r3, [pc, #48]	; (800a730 <vPortEnterCritical+0x64>)
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	b2db      	uxtb	r3, r3
 800a702:	2b00      	cmp	r3, #0
 800a704:	d00c      	beq.n	800a720 <vPortEnterCritical+0x54>
	__asm volatile
 800a706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a70a:	b672      	cpsid	i
 800a70c:	f383 8811 	msr	BASEPRI, r3
 800a710:	f3bf 8f6f 	isb	sy
 800a714:	f3bf 8f4f 	dsb	sy
 800a718:	b662      	cpsie	i
 800a71a:	603b      	str	r3, [r7, #0]
}
 800a71c:	bf00      	nop
 800a71e:	e7fe      	b.n	800a71e <vPortEnterCritical+0x52>
	}
}
 800a720:	bf00      	nop
 800a722:	370c      	adds	r7, #12
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr
 800a72c:	20000038 	.word	0x20000038
 800a730:	e000ed04 	.word	0xe000ed04

0800a734 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a734:	b480      	push	{r7}
 800a736:	b083      	sub	sp, #12
 800a738:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a73a:	4b13      	ldr	r3, [pc, #76]	; (800a788 <vPortExitCritical+0x54>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d10c      	bne.n	800a75c <vPortExitCritical+0x28>
	__asm volatile
 800a742:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a746:	b672      	cpsid	i
 800a748:	f383 8811 	msr	BASEPRI, r3
 800a74c:	f3bf 8f6f 	isb	sy
 800a750:	f3bf 8f4f 	dsb	sy
 800a754:	b662      	cpsie	i
 800a756:	607b      	str	r3, [r7, #4]
}
 800a758:	bf00      	nop
 800a75a:	e7fe      	b.n	800a75a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800a75c:	4b0a      	ldr	r3, [pc, #40]	; (800a788 <vPortExitCritical+0x54>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	3b01      	subs	r3, #1
 800a762:	4a09      	ldr	r2, [pc, #36]	; (800a788 <vPortExitCritical+0x54>)
 800a764:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a766:	4b08      	ldr	r3, [pc, #32]	; (800a788 <vPortExitCritical+0x54>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d105      	bne.n	800a77a <vPortExitCritical+0x46>
 800a76e:	2300      	movs	r3, #0
 800a770:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	f383 8811 	msr	BASEPRI, r3
}
 800a778:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a77a:	bf00      	nop
 800a77c:	370c      	adds	r7, #12
 800a77e:	46bd      	mov	sp, r7
 800a780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a784:	4770      	bx	lr
 800a786:	bf00      	nop
 800a788:	20000038 	.word	0x20000038
 800a78c:	00000000 	.word	0x00000000

0800a790 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a790:	f3ef 8009 	mrs	r0, PSP
 800a794:	f3bf 8f6f 	isb	sy
 800a798:	4b15      	ldr	r3, [pc, #84]	; (800a7f0 <pxCurrentTCBConst>)
 800a79a:	681a      	ldr	r2, [r3, #0]
 800a79c:	f01e 0f10 	tst.w	lr, #16
 800a7a0:	bf08      	it	eq
 800a7a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a7a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7aa:	6010      	str	r0, [r2, #0]
 800a7ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a7b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a7b4:	b672      	cpsid	i
 800a7b6:	f380 8811 	msr	BASEPRI, r0
 800a7ba:	f3bf 8f4f 	dsb	sy
 800a7be:	f3bf 8f6f 	isb	sy
 800a7c2:	b662      	cpsie	i
 800a7c4:	f7fe ffb0 	bl	8009728 <vTaskSwitchContext>
 800a7c8:	f04f 0000 	mov.w	r0, #0
 800a7cc:	f380 8811 	msr	BASEPRI, r0
 800a7d0:	bc09      	pop	{r0, r3}
 800a7d2:	6819      	ldr	r1, [r3, #0]
 800a7d4:	6808      	ldr	r0, [r1, #0]
 800a7d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7da:	f01e 0f10 	tst.w	lr, #16
 800a7de:	bf08      	it	eq
 800a7e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a7e4:	f380 8809 	msr	PSP, r0
 800a7e8:	f3bf 8f6f 	isb	sy
 800a7ec:	4770      	bx	lr
 800a7ee:	bf00      	nop

0800a7f0 <pxCurrentTCBConst>:
 800a7f0:	20000f24 	.word	0x20000f24
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a7f4:	bf00      	nop
 800a7f6:	bf00      	nop

0800a7f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b082      	sub	sp, #8
 800a7fc:	af00      	add	r7, sp, #0
	__asm volatile
 800a7fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a802:	b672      	cpsid	i
 800a804:	f383 8811 	msr	BASEPRI, r3
 800a808:	f3bf 8f6f 	isb	sy
 800a80c:	f3bf 8f4f 	dsb	sy
 800a810:	b662      	cpsie	i
 800a812:	607b      	str	r3, [r7, #4]
}
 800a814:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a816:	f7fe fecb 	bl	80095b0 <xTaskIncrementTick>
 800a81a:	4603      	mov	r3, r0
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d003      	beq.n	800a828 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a820:	4b06      	ldr	r3, [pc, #24]	; (800a83c <SysTick_Handler+0x44>)
 800a822:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a826:	601a      	str	r2, [r3, #0]
 800a828:	2300      	movs	r3, #0
 800a82a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	f383 8811 	msr	BASEPRI, r3
}
 800a832:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a834:	bf00      	nop
 800a836:	3708      	adds	r7, #8
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}
 800a83c:	e000ed04 	.word	0xe000ed04

0800a840 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a840:	b480      	push	{r7}
 800a842:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a844:	4b0b      	ldr	r3, [pc, #44]	; (800a874 <vPortSetupTimerInterrupt+0x34>)
 800a846:	2200      	movs	r2, #0
 800a848:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a84a:	4b0b      	ldr	r3, [pc, #44]	; (800a878 <vPortSetupTimerInterrupt+0x38>)
 800a84c:	2200      	movs	r2, #0
 800a84e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a850:	4b0a      	ldr	r3, [pc, #40]	; (800a87c <vPortSetupTimerInterrupt+0x3c>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	4a0a      	ldr	r2, [pc, #40]	; (800a880 <vPortSetupTimerInterrupt+0x40>)
 800a856:	fba2 2303 	umull	r2, r3, r2, r3
 800a85a:	099b      	lsrs	r3, r3, #6
 800a85c:	4a09      	ldr	r2, [pc, #36]	; (800a884 <vPortSetupTimerInterrupt+0x44>)
 800a85e:	3b01      	subs	r3, #1
 800a860:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a862:	4b04      	ldr	r3, [pc, #16]	; (800a874 <vPortSetupTimerInterrupt+0x34>)
 800a864:	2207      	movs	r2, #7
 800a866:	601a      	str	r2, [r3, #0]
}
 800a868:	bf00      	nop
 800a86a:	46bd      	mov	sp, r7
 800a86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a870:	4770      	bx	lr
 800a872:	bf00      	nop
 800a874:	e000e010 	.word	0xe000e010
 800a878:	e000e018 	.word	0xe000e018
 800a87c:	2000002c 	.word	0x2000002c
 800a880:	10624dd3 	.word	0x10624dd3
 800a884:	e000e014 	.word	0xe000e014

0800a888 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a888:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a898 <vPortEnableVFP+0x10>
 800a88c:	6801      	ldr	r1, [r0, #0]
 800a88e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a892:	6001      	str	r1, [r0, #0]
 800a894:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a896:	bf00      	nop
 800a898:	e000ed88 	.word	0xe000ed88

0800a89c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a89c:	b480      	push	{r7}
 800a89e:	b085      	sub	sp, #20
 800a8a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a8a2:	f3ef 8305 	mrs	r3, IPSR
 800a8a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	2b0f      	cmp	r3, #15
 800a8ac:	d916      	bls.n	800a8dc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a8ae:	4a19      	ldr	r2, [pc, #100]	; (800a914 <vPortValidateInterruptPriority+0x78>)
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	781b      	ldrb	r3, [r3, #0]
 800a8b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a8b8:	4b17      	ldr	r3, [pc, #92]	; (800a918 <vPortValidateInterruptPriority+0x7c>)
 800a8ba:	781b      	ldrb	r3, [r3, #0]
 800a8bc:	7afa      	ldrb	r2, [r7, #11]
 800a8be:	429a      	cmp	r2, r3
 800a8c0:	d20c      	bcs.n	800a8dc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800a8c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c6:	b672      	cpsid	i
 800a8c8:	f383 8811 	msr	BASEPRI, r3
 800a8cc:	f3bf 8f6f 	isb	sy
 800a8d0:	f3bf 8f4f 	dsb	sy
 800a8d4:	b662      	cpsie	i
 800a8d6:	607b      	str	r3, [r7, #4]
}
 800a8d8:	bf00      	nop
 800a8da:	e7fe      	b.n	800a8da <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a8dc:	4b0f      	ldr	r3, [pc, #60]	; (800a91c <vPortValidateInterruptPriority+0x80>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a8e4:	4b0e      	ldr	r3, [pc, #56]	; (800a920 <vPortValidateInterruptPriority+0x84>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	429a      	cmp	r2, r3
 800a8ea:	d90c      	bls.n	800a906 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800a8ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8f0:	b672      	cpsid	i
 800a8f2:	f383 8811 	msr	BASEPRI, r3
 800a8f6:	f3bf 8f6f 	isb	sy
 800a8fa:	f3bf 8f4f 	dsb	sy
 800a8fe:	b662      	cpsie	i
 800a900:	603b      	str	r3, [r7, #0]
}
 800a902:	bf00      	nop
 800a904:	e7fe      	b.n	800a904 <vPortValidateInterruptPriority+0x68>
	}
 800a906:	bf00      	nop
 800a908:	3714      	adds	r7, #20
 800a90a:	46bd      	mov	sp, r7
 800a90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a910:	4770      	bx	lr
 800a912:	bf00      	nop
 800a914:	e000e3f0 	.word	0xe000e3f0
 800a918:	20001550 	.word	0x20001550
 800a91c:	e000ed0c 	.word	0xe000ed0c
 800a920:	20001554 	.word	0x20001554

0800a924 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b08a      	sub	sp, #40	; 0x28
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a92c:	2300      	movs	r3, #0
 800a92e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a930:	f7fe fd80 	bl	8009434 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a934:	4b5b      	ldr	r3, [pc, #364]	; (800aaa4 <pvPortMalloc+0x180>)
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d101      	bne.n	800a940 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a93c:	f000 f91a 	bl	800ab74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a940:	4b59      	ldr	r3, [pc, #356]	; (800aaa8 <pvPortMalloc+0x184>)
 800a942:	681a      	ldr	r2, [r3, #0]
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	4013      	ands	r3, r2
 800a948:	2b00      	cmp	r3, #0
 800a94a:	f040 8092 	bne.w	800aa72 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d01f      	beq.n	800a994 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800a954:	2208      	movs	r2, #8
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	4413      	add	r3, r2
 800a95a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f003 0307 	and.w	r3, r3, #7
 800a962:	2b00      	cmp	r3, #0
 800a964:	d016      	beq.n	800a994 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	f023 0307 	bic.w	r3, r3, #7
 800a96c:	3308      	adds	r3, #8
 800a96e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f003 0307 	and.w	r3, r3, #7
 800a976:	2b00      	cmp	r3, #0
 800a978:	d00c      	beq.n	800a994 <pvPortMalloc+0x70>
	__asm volatile
 800a97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a97e:	b672      	cpsid	i
 800a980:	f383 8811 	msr	BASEPRI, r3
 800a984:	f3bf 8f6f 	isb	sy
 800a988:	f3bf 8f4f 	dsb	sy
 800a98c:	b662      	cpsie	i
 800a98e:	617b      	str	r3, [r7, #20]
}
 800a990:	bf00      	nop
 800a992:	e7fe      	b.n	800a992 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d06b      	beq.n	800aa72 <pvPortMalloc+0x14e>
 800a99a:	4b44      	ldr	r3, [pc, #272]	; (800aaac <pvPortMalloc+0x188>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	687a      	ldr	r2, [r7, #4]
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d866      	bhi.n	800aa72 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a9a4:	4b42      	ldr	r3, [pc, #264]	; (800aab0 <pvPortMalloc+0x18c>)
 800a9a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a9a8:	4b41      	ldr	r3, [pc, #260]	; (800aab0 <pvPortMalloc+0x18c>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a9ae:	e004      	b.n	800a9ba <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800a9b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a9b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9bc:	685b      	ldr	r3, [r3, #4]
 800a9be:	687a      	ldr	r2, [r7, #4]
 800a9c0:	429a      	cmp	r2, r3
 800a9c2:	d903      	bls.n	800a9cc <pvPortMalloc+0xa8>
 800a9c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d1f1      	bne.n	800a9b0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a9cc:	4b35      	ldr	r3, [pc, #212]	; (800aaa4 <pvPortMalloc+0x180>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a9d2:	429a      	cmp	r2, r3
 800a9d4:	d04d      	beq.n	800aa72 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a9d6:	6a3b      	ldr	r3, [r7, #32]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	2208      	movs	r2, #8
 800a9dc:	4413      	add	r3, r2
 800a9de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a9e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9e2:	681a      	ldr	r2, [r3, #0]
 800a9e4:	6a3b      	ldr	r3, [r7, #32]
 800a9e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ea:	685a      	ldr	r2, [r3, #4]
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	1ad2      	subs	r2, r2, r3
 800a9f0:	2308      	movs	r3, #8
 800a9f2:	005b      	lsls	r3, r3, #1
 800a9f4:	429a      	cmp	r2, r3
 800a9f6:	d921      	bls.n	800aa3c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a9f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	4413      	add	r3, r2
 800a9fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa00:	69bb      	ldr	r3, [r7, #24]
 800aa02:	f003 0307 	and.w	r3, r3, #7
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d00c      	beq.n	800aa24 <pvPortMalloc+0x100>
	__asm volatile
 800aa0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa0e:	b672      	cpsid	i
 800aa10:	f383 8811 	msr	BASEPRI, r3
 800aa14:	f3bf 8f6f 	isb	sy
 800aa18:	f3bf 8f4f 	dsb	sy
 800aa1c:	b662      	cpsie	i
 800aa1e:	613b      	str	r3, [r7, #16]
}
 800aa20:	bf00      	nop
 800aa22:	e7fe      	b.n	800aa22 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800aa24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa26:	685a      	ldr	r2, [r3, #4]
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	1ad2      	subs	r2, r2, r3
 800aa2c:	69bb      	ldr	r3, [r7, #24]
 800aa2e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800aa30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa32:	687a      	ldr	r2, [r7, #4]
 800aa34:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800aa36:	69b8      	ldr	r0, [r7, #24]
 800aa38:	f000 f8fe 	bl	800ac38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800aa3c:	4b1b      	ldr	r3, [pc, #108]	; (800aaac <pvPortMalloc+0x188>)
 800aa3e:	681a      	ldr	r2, [r3, #0]
 800aa40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa42:	685b      	ldr	r3, [r3, #4]
 800aa44:	1ad3      	subs	r3, r2, r3
 800aa46:	4a19      	ldr	r2, [pc, #100]	; (800aaac <pvPortMalloc+0x188>)
 800aa48:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800aa4a:	4b18      	ldr	r3, [pc, #96]	; (800aaac <pvPortMalloc+0x188>)
 800aa4c:	681a      	ldr	r2, [r3, #0]
 800aa4e:	4b19      	ldr	r3, [pc, #100]	; (800aab4 <pvPortMalloc+0x190>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	429a      	cmp	r2, r3
 800aa54:	d203      	bcs.n	800aa5e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800aa56:	4b15      	ldr	r3, [pc, #84]	; (800aaac <pvPortMalloc+0x188>)
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	4a16      	ldr	r2, [pc, #88]	; (800aab4 <pvPortMalloc+0x190>)
 800aa5c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800aa5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa60:	685a      	ldr	r2, [r3, #4]
 800aa62:	4b11      	ldr	r3, [pc, #68]	; (800aaa8 <pvPortMalloc+0x184>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	431a      	orrs	r2, r3
 800aa68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa6a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aa6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa6e:	2200      	movs	r2, #0
 800aa70:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aa72:	f7fe fced 	bl	8009450 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa76:	69fb      	ldr	r3, [r7, #28]
 800aa78:	f003 0307 	and.w	r3, r3, #7
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d00c      	beq.n	800aa9a <pvPortMalloc+0x176>
	__asm volatile
 800aa80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa84:	b672      	cpsid	i
 800aa86:	f383 8811 	msr	BASEPRI, r3
 800aa8a:	f3bf 8f6f 	isb	sy
 800aa8e:	f3bf 8f4f 	dsb	sy
 800aa92:	b662      	cpsie	i
 800aa94:	60fb      	str	r3, [r7, #12]
}
 800aa96:	bf00      	nop
 800aa98:	e7fe      	b.n	800aa98 <pvPortMalloc+0x174>
	return pvReturn;
 800aa9a:	69fb      	ldr	r3, [r7, #28]
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3728      	adds	r7, #40	; 0x28
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}
 800aaa4:	20005160 	.word	0x20005160
 800aaa8:	2000516c 	.word	0x2000516c
 800aaac:	20005164 	.word	0x20005164
 800aab0:	20005158 	.word	0x20005158
 800aab4:	20005168 	.word	0x20005168

0800aab8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b086      	sub	sp, #24
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d04c      	beq.n	800ab64 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aaca:	2308      	movs	r3, #8
 800aacc:	425b      	negs	r3, r3
 800aace:	697a      	ldr	r2, [r7, #20]
 800aad0:	4413      	add	r3, r2
 800aad2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aad8:	693b      	ldr	r3, [r7, #16]
 800aada:	685a      	ldr	r2, [r3, #4]
 800aadc:	4b23      	ldr	r3, [pc, #140]	; (800ab6c <vPortFree+0xb4>)
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	4013      	ands	r3, r2
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d10c      	bne.n	800ab00 <vPortFree+0x48>
	__asm volatile
 800aae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaea:	b672      	cpsid	i
 800aaec:	f383 8811 	msr	BASEPRI, r3
 800aaf0:	f3bf 8f6f 	isb	sy
 800aaf4:	f3bf 8f4f 	dsb	sy
 800aaf8:	b662      	cpsie	i
 800aafa:	60fb      	str	r3, [r7, #12]
}
 800aafc:	bf00      	nop
 800aafe:	e7fe      	b.n	800aafe <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d00c      	beq.n	800ab22 <vPortFree+0x6a>
	__asm volatile
 800ab08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab0c:	b672      	cpsid	i
 800ab0e:	f383 8811 	msr	BASEPRI, r3
 800ab12:	f3bf 8f6f 	isb	sy
 800ab16:	f3bf 8f4f 	dsb	sy
 800ab1a:	b662      	cpsie	i
 800ab1c:	60bb      	str	r3, [r7, #8]
}
 800ab1e:	bf00      	nop
 800ab20:	e7fe      	b.n	800ab20 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ab22:	693b      	ldr	r3, [r7, #16]
 800ab24:	685a      	ldr	r2, [r3, #4]
 800ab26:	4b11      	ldr	r3, [pc, #68]	; (800ab6c <vPortFree+0xb4>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	4013      	ands	r3, r2
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d019      	beq.n	800ab64 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ab30:	693b      	ldr	r3, [r7, #16]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d115      	bne.n	800ab64 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ab38:	693b      	ldr	r3, [r7, #16]
 800ab3a:	685a      	ldr	r2, [r3, #4]
 800ab3c:	4b0b      	ldr	r3, [pc, #44]	; (800ab6c <vPortFree+0xb4>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	43db      	mvns	r3, r3
 800ab42:	401a      	ands	r2, r3
 800ab44:	693b      	ldr	r3, [r7, #16]
 800ab46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ab48:	f7fe fc74 	bl	8009434 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	685a      	ldr	r2, [r3, #4]
 800ab50:	4b07      	ldr	r3, [pc, #28]	; (800ab70 <vPortFree+0xb8>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	4413      	add	r3, r2
 800ab56:	4a06      	ldr	r2, [pc, #24]	; (800ab70 <vPortFree+0xb8>)
 800ab58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ab5a:	6938      	ldr	r0, [r7, #16]
 800ab5c:	f000 f86c 	bl	800ac38 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800ab60:	f7fe fc76 	bl	8009450 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ab64:	bf00      	nop
 800ab66:	3718      	adds	r7, #24
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}
 800ab6c:	2000516c 	.word	0x2000516c
 800ab70:	20005164 	.word	0x20005164

0800ab74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ab74:	b480      	push	{r7}
 800ab76:	b085      	sub	sp, #20
 800ab78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ab7a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ab7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ab80:	4b27      	ldr	r3, [pc, #156]	; (800ac20 <prvHeapInit+0xac>)
 800ab82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f003 0307 	and.w	r3, r3, #7
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d00c      	beq.n	800aba8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	3307      	adds	r3, #7
 800ab92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	f023 0307 	bic.w	r3, r3, #7
 800ab9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ab9c:	68ba      	ldr	r2, [r7, #8]
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	1ad3      	subs	r3, r2, r3
 800aba2:	4a1f      	ldr	r2, [pc, #124]	; (800ac20 <prvHeapInit+0xac>)
 800aba4:	4413      	add	r3, r2
 800aba6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800abac:	4a1d      	ldr	r2, [pc, #116]	; (800ac24 <prvHeapInit+0xb0>)
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800abb2:	4b1c      	ldr	r3, [pc, #112]	; (800ac24 <prvHeapInit+0xb0>)
 800abb4:	2200      	movs	r2, #0
 800abb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	68ba      	ldr	r2, [r7, #8]
 800abbc:	4413      	add	r3, r2
 800abbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800abc0:	2208      	movs	r2, #8
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	1a9b      	subs	r3, r3, r2
 800abc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	f023 0307 	bic.w	r3, r3, #7
 800abce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	4a15      	ldr	r2, [pc, #84]	; (800ac28 <prvHeapInit+0xb4>)
 800abd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800abd6:	4b14      	ldr	r3, [pc, #80]	; (800ac28 <prvHeapInit+0xb4>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	2200      	movs	r2, #0
 800abdc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800abde:	4b12      	ldr	r3, [pc, #72]	; (800ac28 <prvHeapInit+0xb4>)
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	2200      	movs	r2, #0
 800abe4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	68fa      	ldr	r2, [r7, #12]
 800abee:	1ad2      	subs	r2, r2, r3
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800abf4:	4b0c      	ldr	r3, [pc, #48]	; (800ac28 <prvHeapInit+0xb4>)
 800abf6:	681a      	ldr	r2, [r3, #0]
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	4a0a      	ldr	r2, [pc, #40]	; (800ac2c <prvHeapInit+0xb8>)
 800ac02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	4a09      	ldr	r2, [pc, #36]	; (800ac30 <prvHeapInit+0xbc>)
 800ac0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ac0c:	4b09      	ldr	r3, [pc, #36]	; (800ac34 <prvHeapInit+0xc0>)
 800ac0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ac12:	601a      	str	r2, [r3, #0]
}
 800ac14:	bf00      	nop
 800ac16:	3714      	adds	r7, #20
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1e:	4770      	bx	lr
 800ac20:	20001558 	.word	0x20001558
 800ac24:	20005158 	.word	0x20005158
 800ac28:	20005160 	.word	0x20005160
 800ac2c:	20005168 	.word	0x20005168
 800ac30:	20005164 	.word	0x20005164
 800ac34:	2000516c 	.word	0x2000516c

0800ac38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b085      	sub	sp, #20
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ac40:	4b28      	ldr	r3, [pc, #160]	; (800ace4 <prvInsertBlockIntoFreeList+0xac>)
 800ac42:	60fb      	str	r3, [r7, #12]
 800ac44:	e002      	b.n	800ac4c <prvInsertBlockIntoFreeList+0x14>
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	60fb      	str	r3, [r7, #12]
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	429a      	cmp	r2, r3
 800ac54:	d8f7      	bhi.n	800ac46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	685b      	ldr	r3, [r3, #4]
 800ac5e:	68ba      	ldr	r2, [r7, #8]
 800ac60:	4413      	add	r3, r2
 800ac62:	687a      	ldr	r2, [r7, #4]
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d108      	bne.n	800ac7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	685a      	ldr	r2, [r3, #4]
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	441a      	add	r2, r3
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	685b      	ldr	r3, [r3, #4]
 800ac82:	68ba      	ldr	r2, [r7, #8]
 800ac84:	441a      	add	r2, r3
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	d118      	bne.n	800acc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	681a      	ldr	r2, [r3, #0]
 800ac92:	4b15      	ldr	r3, [pc, #84]	; (800ace8 <prvInsertBlockIntoFreeList+0xb0>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	429a      	cmp	r2, r3
 800ac98:	d00d      	beq.n	800acb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	685a      	ldr	r2, [r3, #4]
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	685b      	ldr	r3, [r3, #4]
 800aca4:	441a      	add	r2, r3
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	681a      	ldr	r2, [r3, #0]
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	601a      	str	r2, [r3, #0]
 800acb4:	e008      	b.n	800acc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800acb6:	4b0c      	ldr	r3, [pc, #48]	; (800ace8 <prvInsertBlockIntoFreeList+0xb0>)
 800acb8:	681a      	ldr	r2, [r3, #0]
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	601a      	str	r2, [r3, #0]
 800acbe:	e003      	b.n	800acc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681a      	ldr	r2, [r3, #0]
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800acc8:	68fa      	ldr	r2, [r7, #12]
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	429a      	cmp	r2, r3
 800acce:	d002      	beq.n	800acd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	687a      	ldr	r2, [r7, #4]
 800acd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800acd6:	bf00      	nop
 800acd8:	3714      	adds	r7, #20
 800acda:	46bd      	mov	sp, r7
 800acdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace0:	4770      	bx	lr
 800ace2:	bf00      	nop
 800ace4:	20005158 	.word	0x20005158
 800ace8:	20005160 	.word	0x20005160

0800acec <std>:
 800acec:	2300      	movs	r3, #0
 800acee:	b510      	push	{r4, lr}
 800acf0:	4604      	mov	r4, r0
 800acf2:	e9c0 3300 	strd	r3, r3, [r0]
 800acf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800acfa:	6083      	str	r3, [r0, #8]
 800acfc:	8181      	strh	r1, [r0, #12]
 800acfe:	6643      	str	r3, [r0, #100]	; 0x64
 800ad00:	81c2      	strh	r2, [r0, #14]
 800ad02:	6183      	str	r3, [r0, #24]
 800ad04:	4619      	mov	r1, r3
 800ad06:	2208      	movs	r2, #8
 800ad08:	305c      	adds	r0, #92	; 0x5c
 800ad0a:	f000 f8f4 	bl	800aef6 <memset>
 800ad0e:	4b05      	ldr	r3, [pc, #20]	; (800ad24 <std+0x38>)
 800ad10:	6263      	str	r3, [r4, #36]	; 0x24
 800ad12:	4b05      	ldr	r3, [pc, #20]	; (800ad28 <std+0x3c>)
 800ad14:	62a3      	str	r3, [r4, #40]	; 0x28
 800ad16:	4b05      	ldr	r3, [pc, #20]	; (800ad2c <std+0x40>)
 800ad18:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ad1a:	4b05      	ldr	r3, [pc, #20]	; (800ad30 <std+0x44>)
 800ad1c:	6224      	str	r4, [r4, #32]
 800ad1e:	6323      	str	r3, [r4, #48]	; 0x30
 800ad20:	bd10      	pop	{r4, pc}
 800ad22:	bf00      	nop
 800ad24:	0800ae71 	.word	0x0800ae71
 800ad28:	0800ae93 	.word	0x0800ae93
 800ad2c:	0800aecb 	.word	0x0800aecb
 800ad30:	0800aeef 	.word	0x0800aeef

0800ad34 <stdio_exit_handler>:
 800ad34:	4a02      	ldr	r2, [pc, #8]	; (800ad40 <stdio_exit_handler+0xc>)
 800ad36:	4903      	ldr	r1, [pc, #12]	; (800ad44 <stdio_exit_handler+0x10>)
 800ad38:	4803      	ldr	r0, [pc, #12]	; (800ad48 <stdio_exit_handler+0x14>)
 800ad3a:	f000 b869 	b.w	800ae10 <_fwalk_sglue>
 800ad3e:	bf00      	nop
 800ad40:	2000003c 	.word	0x2000003c
 800ad44:	0800b959 	.word	0x0800b959
 800ad48:	20000048 	.word	0x20000048

0800ad4c <cleanup_stdio>:
 800ad4c:	6841      	ldr	r1, [r0, #4]
 800ad4e:	4b0c      	ldr	r3, [pc, #48]	; (800ad80 <cleanup_stdio+0x34>)
 800ad50:	4299      	cmp	r1, r3
 800ad52:	b510      	push	{r4, lr}
 800ad54:	4604      	mov	r4, r0
 800ad56:	d001      	beq.n	800ad5c <cleanup_stdio+0x10>
 800ad58:	f000 fdfe 	bl	800b958 <_fflush_r>
 800ad5c:	68a1      	ldr	r1, [r4, #8]
 800ad5e:	4b09      	ldr	r3, [pc, #36]	; (800ad84 <cleanup_stdio+0x38>)
 800ad60:	4299      	cmp	r1, r3
 800ad62:	d002      	beq.n	800ad6a <cleanup_stdio+0x1e>
 800ad64:	4620      	mov	r0, r4
 800ad66:	f000 fdf7 	bl	800b958 <_fflush_r>
 800ad6a:	68e1      	ldr	r1, [r4, #12]
 800ad6c:	4b06      	ldr	r3, [pc, #24]	; (800ad88 <cleanup_stdio+0x3c>)
 800ad6e:	4299      	cmp	r1, r3
 800ad70:	d004      	beq.n	800ad7c <cleanup_stdio+0x30>
 800ad72:	4620      	mov	r0, r4
 800ad74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad78:	f000 bdee 	b.w	800b958 <_fflush_r>
 800ad7c:	bd10      	pop	{r4, pc}
 800ad7e:	bf00      	nop
 800ad80:	20005170 	.word	0x20005170
 800ad84:	200051d8 	.word	0x200051d8
 800ad88:	20005240 	.word	0x20005240

0800ad8c <global_stdio_init.part.0>:
 800ad8c:	b510      	push	{r4, lr}
 800ad8e:	4b0b      	ldr	r3, [pc, #44]	; (800adbc <global_stdio_init.part.0+0x30>)
 800ad90:	4c0b      	ldr	r4, [pc, #44]	; (800adc0 <global_stdio_init.part.0+0x34>)
 800ad92:	4a0c      	ldr	r2, [pc, #48]	; (800adc4 <global_stdio_init.part.0+0x38>)
 800ad94:	601a      	str	r2, [r3, #0]
 800ad96:	4620      	mov	r0, r4
 800ad98:	2200      	movs	r2, #0
 800ad9a:	2104      	movs	r1, #4
 800ad9c:	f7ff ffa6 	bl	800acec <std>
 800ada0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ada4:	2201      	movs	r2, #1
 800ada6:	2109      	movs	r1, #9
 800ada8:	f7ff ffa0 	bl	800acec <std>
 800adac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800adb0:	2202      	movs	r2, #2
 800adb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adb6:	2112      	movs	r1, #18
 800adb8:	f7ff bf98 	b.w	800acec <std>
 800adbc:	200052a8 	.word	0x200052a8
 800adc0:	20005170 	.word	0x20005170
 800adc4:	0800ad35 	.word	0x0800ad35

0800adc8 <__sfp_lock_acquire>:
 800adc8:	4801      	ldr	r0, [pc, #4]	; (800add0 <__sfp_lock_acquire+0x8>)
 800adca:	f000 b963 	b.w	800b094 <__retarget_lock_acquire_recursive>
 800adce:	bf00      	nop
 800add0:	200052b1 	.word	0x200052b1

0800add4 <__sfp_lock_release>:
 800add4:	4801      	ldr	r0, [pc, #4]	; (800addc <__sfp_lock_release+0x8>)
 800add6:	f000 b95e 	b.w	800b096 <__retarget_lock_release_recursive>
 800adda:	bf00      	nop
 800addc:	200052b1 	.word	0x200052b1

0800ade0 <__sinit>:
 800ade0:	b510      	push	{r4, lr}
 800ade2:	4604      	mov	r4, r0
 800ade4:	f7ff fff0 	bl	800adc8 <__sfp_lock_acquire>
 800ade8:	6a23      	ldr	r3, [r4, #32]
 800adea:	b11b      	cbz	r3, 800adf4 <__sinit+0x14>
 800adec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adf0:	f7ff bff0 	b.w	800add4 <__sfp_lock_release>
 800adf4:	4b04      	ldr	r3, [pc, #16]	; (800ae08 <__sinit+0x28>)
 800adf6:	6223      	str	r3, [r4, #32]
 800adf8:	4b04      	ldr	r3, [pc, #16]	; (800ae0c <__sinit+0x2c>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d1f5      	bne.n	800adec <__sinit+0xc>
 800ae00:	f7ff ffc4 	bl	800ad8c <global_stdio_init.part.0>
 800ae04:	e7f2      	b.n	800adec <__sinit+0xc>
 800ae06:	bf00      	nop
 800ae08:	0800ad4d 	.word	0x0800ad4d
 800ae0c:	200052a8 	.word	0x200052a8

0800ae10 <_fwalk_sglue>:
 800ae10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae14:	4607      	mov	r7, r0
 800ae16:	4688      	mov	r8, r1
 800ae18:	4614      	mov	r4, r2
 800ae1a:	2600      	movs	r6, #0
 800ae1c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ae20:	f1b9 0901 	subs.w	r9, r9, #1
 800ae24:	d505      	bpl.n	800ae32 <_fwalk_sglue+0x22>
 800ae26:	6824      	ldr	r4, [r4, #0]
 800ae28:	2c00      	cmp	r4, #0
 800ae2a:	d1f7      	bne.n	800ae1c <_fwalk_sglue+0xc>
 800ae2c:	4630      	mov	r0, r6
 800ae2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae32:	89ab      	ldrh	r3, [r5, #12]
 800ae34:	2b01      	cmp	r3, #1
 800ae36:	d907      	bls.n	800ae48 <_fwalk_sglue+0x38>
 800ae38:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ae3c:	3301      	adds	r3, #1
 800ae3e:	d003      	beq.n	800ae48 <_fwalk_sglue+0x38>
 800ae40:	4629      	mov	r1, r5
 800ae42:	4638      	mov	r0, r7
 800ae44:	47c0      	blx	r8
 800ae46:	4306      	orrs	r6, r0
 800ae48:	3568      	adds	r5, #104	; 0x68
 800ae4a:	e7e9      	b.n	800ae20 <_fwalk_sglue+0x10>

0800ae4c <iprintf>:
 800ae4c:	b40f      	push	{r0, r1, r2, r3}
 800ae4e:	b507      	push	{r0, r1, r2, lr}
 800ae50:	4906      	ldr	r1, [pc, #24]	; (800ae6c <iprintf+0x20>)
 800ae52:	ab04      	add	r3, sp, #16
 800ae54:	6808      	ldr	r0, [r1, #0]
 800ae56:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae5a:	6881      	ldr	r1, [r0, #8]
 800ae5c:	9301      	str	r3, [sp, #4]
 800ae5e:	f000 fa4b 	bl	800b2f8 <_vfiprintf_r>
 800ae62:	b003      	add	sp, #12
 800ae64:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae68:	b004      	add	sp, #16
 800ae6a:	4770      	bx	lr
 800ae6c:	20000094 	.word	0x20000094

0800ae70 <__sread>:
 800ae70:	b510      	push	{r4, lr}
 800ae72:	460c      	mov	r4, r1
 800ae74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae78:	f000 f8be 	bl	800aff8 <_read_r>
 800ae7c:	2800      	cmp	r0, #0
 800ae7e:	bfab      	itete	ge
 800ae80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ae82:	89a3      	ldrhlt	r3, [r4, #12]
 800ae84:	181b      	addge	r3, r3, r0
 800ae86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ae8a:	bfac      	ite	ge
 800ae8c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ae8e:	81a3      	strhlt	r3, [r4, #12]
 800ae90:	bd10      	pop	{r4, pc}

0800ae92 <__swrite>:
 800ae92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae96:	461f      	mov	r7, r3
 800ae98:	898b      	ldrh	r3, [r1, #12]
 800ae9a:	05db      	lsls	r3, r3, #23
 800ae9c:	4605      	mov	r5, r0
 800ae9e:	460c      	mov	r4, r1
 800aea0:	4616      	mov	r6, r2
 800aea2:	d505      	bpl.n	800aeb0 <__swrite+0x1e>
 800aea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aea8:	2302      	movs	r3, #2
 800aeaa:	2200      	movs	r2, #0
 800aeac:	f000 f892 	bl	800afd4 <_lseek_r>
 800aeb0:	89a3      	ldrh	r3, [r4, #12]
 800aeb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aeb6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aeba:	81a3      	strh	r3, [r4, #12]
 800aebc:	4632      	mov	r2, r6
 800aebe:	463b      	mov	r3, r7
 800aec0:	4628      	mov	r0, r5
 800aec2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aec6:	f000 b8a9 	b.w	800b01c <_write_r>

0800aeca <__sseek>:
 800aeca:	b510      	push	{r4, lr}
 800aecc:	460c      	mov	r4, r1
 800aece:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aed2:	f000 f87f 	bl	800afd4 <_lseek_r>
 800aed6:	1c43      	adds	r3, r0, #1
 800aed8:	89a3      	ldrh	r3, [r4, #12]
 800aeda:	bf15      	itete	ne
 800aedc:	6560      	strne	r0, [r4, #84]	; 0x54
 800aede:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aee2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aee6:	81a3      	strheq	r3, [r4, #12]
 800aee8:	bf18      	it	ne
 800aeea:	81a3      	strhne	r3, [r4, #12]
 800aeec:	bd10      	pop	{r4, pc}

0800aeee <__sclose>:
 800aeee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aef2:	f000 b809 	b.w	800af08 <_close_r>

0800aef6 <memset>:
 800aef6:	4402      	add	r2, r0
 800aef8:	4603      	mov	r3, r0
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d100      	bne.n	800af00 <memset+0xa>
 800aefe:	4770      	bx	lr
 800af00:	f803 1b01 	strb.w	r1, [r3], #1
 800af04:	e7f9      	b.n	800aefa <memset+0x4>
	...

0800af08 <_close_r>:
 800af08:	b538      	push	{r3, r4, r5, lr}
 800af0a:	4d06      	ldr	r5, [pc, #24]	; (800af24 <_close_r+0x1c>)
 800af0c:	2300      	movs	r3, #0
 800af0e:	4604      	mov	r4, r0
 800af10:	4608      	mov	r0, r1
 800af12:	602b      	str	r3, [r5, #0]
 800af14:	f7f6 fd99 	bl	8001a4a <_close>
 800af18:	1c43      	adds	r3, r0, #1
 800af1a:	d102      	bne.n	800af22 <_close_r+0x1a>
 800af1c:	682b      	ldr	r3, [r5, #0]
 800af1e:	b103      	cbz	r3, 800af22 <_close_r+0x1a>
 800af20:	6023      	str	r3, [r4, #0]
 800af22:	bd38      	pop	{r3, r4, r5, pc}
 800af24:	200052ac 	.word	0x200052ac

0800af28 <_reclaim_reent>:
 800af28:	4b29      	ldr	r3, [pc, #164]	; (800afd0 <_reclaim_reent+0xa8>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	4283      	cmp	r3, r0
 800af2e:	b570      	push	{r4, r5, r6, lr}
 800af30:	4604      	mov	r4, r0
 800af32:	d04b      	beq.n	800afcc <_reclaim_reent+0xa4>
 800af34:	69c3      	ldr	r3, [r0, #28]
 800af36:	b143      	cbz	r3, 800af4a <_reclaim_reent+0x22>
 800af38:	68db      	ldr	r3, [r3, #12]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d144      	bne.n	800afc8 <_reclaim_reent+0xa0>
 800af3e:	69e3      	ldr	r3, [r4, #28]
 800af40:	6819      	ldr	r1, [r3, #0]
 800af42:	b111      	cbz	r1, 800af4a <_reclaim_reent+0x22>
 800af44:	4620      	mov	r0, r4
 800af46:	f000 f8b5 	bl	800b0b4 <_free_r>
 800af4a:	6961      	ldr	r1, [r4, #20]
 800af4c:	b111      	cbz	r1, 800af54 <_reclaim_reent+0x2c>
 800af4e:	4620      	mov	r0, r4
 800af50:	f000 f8b0 	bl	800b0b4 <_free_r>
 800af54:	69e1      	ldr	r1, [r4, #28]
 800af56:	b111      	cbz	r1, 800af5e <_reclaim_reent+0x36>
 800af58:	4620      	mov	r0, r4
 800af5a:	f000 f8ab 	bl	800b0b4 <_free_r>
 800af5e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800af60:	b111      	cbz	r1, 800af68 <_reclaim_reent+0x40>
 800af62:	4620      	mov	r0, r4
 800af64:	f000 f8a6 	bl	800b0b4 <_free_r>
 800af68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af6a:	b111      	cbz	r1, 800af72 <_reclaim_reent+0x4a>
 800af6c:	4620      	mov	r0, r4
 800af6e:	f000 f8a1 	bl	800b0b4 <_free_r>
 800af72:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800af74:	b111      	cbz	r1, 800af7c <_reclaim_reent+0x54>
 800af76:	4620      	mov	r0, r4
 800af78:	f000 f89c 	bl	800b0b4 <_free_r>
 800af7c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800af7e:	b111      	cbz	r1, 800af86 <_reclaim_reent+0x5e>
 800af80:	4620      	mov	r0, r4
 800af82:	f000 f897 	bl	800b0b4 <_free_r>
 800af86:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800af88:	b111      	cbz	r1, 800af90 <_reclaim_reent+0x68>
 800af8a:	4620      	mov	r0, r4
 800af8c:	f000 f892 	bl	800b0b4 <_free_r>
 800af90:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800af92:	b111      	cbz	r1, 800af9a <_reclaim_reent+0x72>
 800af94:	4620      	mov	r0, r4
 800af96:	f000 f88d 	bl	800b0b4 <_free_r>
 800af9a:	6a23      	ldr	r3, [r4, #32]
 800af9c:	b1b3      	cbz	r3, 800afcc <_reclaim_reent+0xa4>
 800af9e:	4620      	mov	r0, r4
 800afa0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800afa4:	4718      	bx	r3
 800afa6:	5949      	ldr	r1, [r1, r5]
 800afa8:	b941      	cbnz	r1, 800afbc <_reclaim_reent+0x94>
 800afaa:	3504      	adds	r5, #4
 800afac:	69e3      	ldr	r3, [r4, #28]
 800afae:	2d80      	cmp	r5, #128	; 0x80
 800afb0:	68d9      	ldr	r1, [r3, #12]
 800afb2:	d1f8      	bne.n	800afa6 <_reclaim_reent+0x7e>
 800afb4:	4620      	mov	r0, r4
 800afb6:	f000 f87d 	bl	800b0b4 <_free_r>
 800afba:	e7c0      	b.n	800af3e <_reclaim_reent+0x16>
 800afbc:	680e      	ldr	r6, [r1, #0]
 800afbe:	4620      	mov	r0, r4
 800afc0:	f000 f878 	bl	800b0b4 <_free_r>
 800afc4:	4631      	mov	r1, r6
 800afc6:	e7ef      	b.n	800afa8 <_reclaim_reent+0x80>
 800afc8:	2500      	movs	r5, #0
 800afca:	e7ef      	b.n	800afac <_reclaim_reent+0x84>
 800afcc:	bd70      	pop	{r4, r5, r6, pc}
 800afce:	bf00      	nop
 800afd0:	20000094 	.word	0x20000094

0800afd4 <_lseek_r>:
 800afd4:	b538      	push	{r3, r4, r5, lr}
 800afd6:	4d07      	ldr	r5, [pc, #28]	; (800aff4 <_lseek_r+0x20>)
 800afd8:	4604      	mov	r4, r0
 800afda:	4608      	mov	r0, r1
 800afdc:	4611      	mov	r1, r2
 800afde:	2200      	movs	r2, #0
 800afe0:	602a      	str	r2, [r5, #0]
 800afe2:	461a      	mov	r2, r3
 800afe4:	f7f6 fd58 	bl	8001a98 <_lseek>
 800afe8:	1c43      	adds	r3, r0, #1
 800afea:	d102      	bne.n	800aff2 <_lseek_r+0x1e>
 800afec:	682b      	ldr	r3, [r5, #0]
 800afee:	b103      	cbz	r3, 800aff2 <_lseek_r+0x1e>
 800aff0:	6023      	str	r3, [r4, #0]
 800aff2:	bd38      	pop	{r3, r4, r5, pc}
 800aff4:	200052ac 	.word	0x200052ac

0800aff8 <_read_r>:
 800aff8:	b538      	push	{r3, r4, r5, lr}
 800affa:	4d07      	ldr	r5, [pc, #28]	; (800b018 <_read_r+0x20>)
 800affc:	4604      	mov	r4, r0
 800affe:	4608      	mov	r0, r1
 800b000:	4611      	mov	r1, r2
 800b002:	2200      	movs	r2, #0
 800b004:	602a      	str	r2, [r5, #0]
 800b006:	461a      	mov	r2, r3
 800b008:	f7f6 fce6 	bl	80019d8 <_read>
 800b00c:	1c43      	adds	r3, r0, #1
 800b00e:	d102      	bne.n	800b016 <_read_r+0x1e>
 800b010:	682b      	ldr	r3, [r5, #0]
 800b012:	b103      	cbz	r3, 800b016 <_read_r+0x1e>
 800b014:	6023      	str	r3, [r4, #0]
 800b016:	bd38      	pop	{r3, r4, r5, pc}
 800b018:	200052ac 	.word	0x200052ac

0800b01c <_write_r>:
 800b01c:	b538      	push	{r3, r4, r5, lr}
 800b01e:	4d07      	ldr	r5, [pc, #28]	; (800b03c <_write_r+0x20>)
 800b020:	4604      	mov	r4, r0
 800b022:	4608      	mov	r0, r1
 800b024:	4611      	mov	r1, r2
 800b026:	2200      	movs	r2, #0
 800b028:	602a      	str	r2, [r5, #0]
 800b02a:	461a      	mov	r2, r3
 800b02c:	f7f6 fcf1 	bl	8001a12 <_write>
 800b030:	1c43      	adds	r3, r0, #1
 800b032:	d102      	bne.n	800b03a <_write_r+0x1e>
 800b034:	682b      	ldr	r3, [r5, #0]
 800b036:	b103      	cbz	r3, 800b03a <_write_r+0x1e>
 800b038:	6023      	str	r3, [r4, #0]
 800b03a:	bd38      	pop	{r3, r4, r5, pc}
 800b03c:	200052ac 	.word	0x200052ac

0800b040 <__errno>:
 800b040:	4b01      	ldr	r3, [pc, #4]	; (800b048 <__errno+0x8>)
 800b042:	6818      	ldr	r0, [r3, #0]
 800b044:	4770      	bx	lr
 800b046:	bf00      	nop
 800b048:	20000094 	.word	0x20000094

0800b04c <__libc_init_array>:
 800b04c:	b570      	push	{r4, r5, r6, lr}
 800b04e:	4d0d      	ldr	r5, [pc, #52]	; (800b084 <__libc_init_array+0x38>)
 800b050:	4c0d      	ldr	r4, [pc, #52]	; (800b088 <__libc_init_array+0x3c>)
 800b052:	1b64      	subs	r4, r4, r5
 800b054:	10a4      	asrs	r4, r4, #2
 800b056:	2600      	movs	r6, #0
 800b058:	42a6      	cmp	r6, r4
 800b05a:	d109      	bne.n	800b070 <__libc_init_array+0x24>
 800b05c:	4d0b      	ldr	r5, [pc, #44]	; (800b08c <__libc_init_array+0x40>)
 800b05e:	4c0c      	ldr	r4, [pc, #48]	; (800b090 <__libc_init_array+0x44>)
 800b060:	f000 fdcc 	bl	800bbfc <_init>
 800b064:	1b64      	subs	r4, r4, r5
 800b066:	10a4      	asrs	r4, r4, #2
 800b068:	2600      	movs	r6, #0
 800b06a:	42a6      	cmp	r6, r4
 800b06c:	d105      	bne.n	800b07a <__libc_init_array+0x2e>
 800b06e:	bd70      	pop	{r4, r5, r6, pc}
 800b070:	f855 3b04 	ldr.w	r3, [r5], #4
 800b074:	4798      	blx	r3
 800b076:	3601      	adds	r6, #1
 800b078:	e7ee      	b.n	800b058 <__libc_init_array+0xc>
 800b07a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b07e:	4798      	blx	r3
 800b080:	3601      	adds	r6, #1
 800b082:	e7f2      	b.n	800b06a <__libc_init_array+0x1e>
 800b084:	0800d570 	.word	0x0800d570
 800b088:	0800d570 	.word	0x0800d570
 800b08c:	0800d570 	.word	0x0800d570
 800b090:	0800d574 	.word	0x0800d574

0800b094 <__retarget_lock_acquire_recursive>:
 800b094:	4770      	bx	lr

0800b096 <__retarget_lock_release_recursive>:
 800b096:	4770      	bx	lr

0800b098 <memcpy>:
 800b098:	440a      	add	r2, r1
 800b09a:	4291      	cmp	r1, r2
 800b09c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b0a0:	d100      	bne.n	800b0a4 <memcpy+0xc>
 800b0a2:	4770      	bx	lr
 800b0a4:	b510      	push	{r4, lr}
 800b0a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0ae:	4291      	cmp	r1, r2
 800b0b0:	d1f9      	bne.n	800b0a6 <memcpy+0xe>
 800b0b2:	bd10      	pop	{r4, pc}

0800b0b4 <_free_r>:
 800b0b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b0b6:	2900      	cmp	r1, #0
 800b0b8:	d044      	beq.n	800b144 <_free_r+0x90>
 800b0ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0be:	9001      	str	r0, [sp, #4]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	f1a1 0404 	sub.w	r4, r1, #4
 800b0c6:	bfb8      	it	lt
 800b0c8:	18e4      	addlt	r4, r4, r3
 800b0ca:	f000 f8df 	bl	800b28c <__malloc_lock>
 800b0ce:	4a1e      	ldr	r2, [pc, #120]	; (800b148 <_free_r+0x94>)
 800b0d0:	9801      	ldr	r0, [sp, #4]
 800b0d2:	6813      	ldr	r3, [r2, #0]
 800b0d4:	b933      	cbnz	r3, 800b0e4 <_free_r+0x30>
 800b0d6:	6063      	str	r3, [r4, #4]
 800b0d8:	6014      	str	r4, [r2, #0]
 800b0da:	b003      	add	sp, #12
 800b0dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b0e0:	f000 b8da 	b.w	800b298 <__malloc_unlock>
 800b0e4:	42a3      	cmp	r3, r4
 800b0e6:	d908      	bls.n	800b0fa <_free_r+0x46>
 800b0e8:	6825      	ldr	r5, [r4, #0]
 800b0ea:	1961      	adds	r1, r4, r5
 800b0ec:	428b      	cmp	r3, r1
 800b0ee:	bf01      	itttt	eq
 800b0f0:	6819      	ldreq	r1, [r3, #0]
 800b0f2:	685b      	ldreq	r3, [r3, #4]
 800b0f4:	1949      	addeq	r1, r1, r5
 800b0f6:	6021      	streq	r1, [r4, #0]
 800b0f8:	e7ed      	b.n	800b0d6 <_free_r+0x22>
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	685b      	ldr	r3, [r3, #4]
 800b0fe:	b10b      	cbz	r3, 800b104 <_free_r+0x50>
 800b100:	42a3      	cmp	r3, r4
 800b102:	d9fa      	bls.n	800b0fa <_free_r+0x46>
 800b104:	6811      	ldr	r1, [r2, #0]
 800b106:	1855      	adds	r5, r2, r1
 800b108:	42a5      	cmp	r5, r4
 800b10a:	d10b      	bne.n	800b124 <_free_r+0x70>
 800b10c:	6824      	ldr	r4, [r4, #0]
 800b10e:	4421      	add	r1, r4
 800b110:	1854      	adds	r4, r2, r1
 800b112:	42a3      	cmp	r3, r4
 800b114:	6011      	str	r1, [r2, #0]
 800b116:	d1e0      	bne.n	800b0da <_free_r+0x26>
 800b118:	681c      	ldr	r4, [r3, #0]
 800b11a:	685b      	ldr	r3, [r3, #4]
 800b11c:	6053      	str	r3, [r2, #4]
 800b11e:	440c      	add	r4, r1
 800b120:	6014      	str	r4, [r2, #0]
 800b122:	e7da      	b.n	800b0da <_free_r+0x26>
 800b124:	d902      	bls.n	800b12c <_free_r+0x78>
 800b126:	230c      	movs	r3, #12
 800b128:	6003      	str	r3, [r0, #0]
 800b12a:	e7d6      	b.n	800b0da <_free_r+0x26>
 800b12c:	6825      	ldr	r5, [r4, #0]
 800b12e:	1961      	adds	r1, r4, r5
 800b130:	428b      	cmp	r3, r1
 800b132:	bf04      	itt	eq
 800b134:	6819      	ldreq	r1, [r3, #0]
 800b136:	685b      	ldreq	r3, [r3, #4]
 800b138:	6063      	str	r3, [r4, #4]
 800b13a:	bf04      	itt	eq
 800b13c:	1949      	addeq	r1, r1, r5
 800b13e:	6021      	streq	r1, [r4, #0]
 800b140:	6054      	str	r4, [r2, #4]
 800b142:	e7ca      	b.n	800b0da <_free_r+0x26>
 800b144:	b003      	add	sp, #12
 800b146:	bd30      	pop	{r4, r5, pc}
 800b148:	200052b4 	.word	0x200052b4

0800b14c <sbrk_aligned>:
 800b14c:	b570      	push	{r4, r5, r6, lr}
 800b14e:	4e0e      	ldr	r6, [pc, #56]	; (800b188 <sbrk_aligned+0x3c>)
 800b150:	460c      	mov	r4, r1
 800b152:	6831      	ldr	r1, [r6, #0]
 800b154:	4605      	mov	r5, r0
 800b156:	b911      	cbnz	r1, 800b15e <sbrk_aligned+0x12>
 800b158:	f000 fcbc 	bl	800bad4 <_sbrk_r>
 800b15c:	6030      	str	r0, [r6, #0]
 800b15e:	4621      	mov	r1, r4
 800b160:	4628      	mov	r0, r5
 800b162:	f000 fcb7 	bl	800bad4 <_sbrk_r>
 800b166:	1c43      	adds	r3, r0, #1
 800b168:	d00a      	beq.n	800b180 <sbrk_aligned+0x34>
 800b16a:	1cc4      	adds	r4, r0, #3
 800b16c:	f024 0403 	bic.w	r4, r4, #3
 800b170:	42a0      	cmp	r0, r4
 800b172:	d007      	beq.n	800b184 <sbrk_aligned+0x38>
 800b174:	1a21      	subs	r1, r4, r0
 800b176:	4628      	mov	r0, r5
 800b178:	f000 fcac 	bl	800bad4 <_sbrk_r>
 800b17c:	3001      	adds	r0, #1
 800b17e:	d101      	bne.n	800b184 <sbrk_aligned+0x38>
 800b180:	f04f 34ff 	mov.w	r4, #4294967295
 800b184:	4620      	mov	r0, r4
 800b186:	bd70      	pop	{r4, r5, r6, pc}
 800b188:	200052b8 	.word	0x200052b8

0800b18c <_malloc_r>:
 800b18c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b190:	1ccd      	adds	r5, r1, #3
 800b192:	f025 0503 	bic.w	r5, r5, #3
 800b196:	3508      	adds	r5, #8
 800b198:	2d0c      	cmp	r5, #12
 800b19a:	bf38      	it	cc
 800b19c:	250c      	movcc	r5, #12
 800b19e:	2d00      	cmp	r5, #0
 800b1a0:	4607      	mov	r7, r0
 800b1a2:	db01      	blt.n	800b1a8 <_malloc_r+0x1c>
 800b1a4:	42a9      	cmp	r1, r5
 800b1a6:	d905      	bls.n	800b1b4 <_malloc_r+0x28>
 800b1a8:	230c      	movs	r3, #12
 800b1aa:	603b      	str	r3, [r7, #0]
 800b1ac:	2600      	movs	r6, #0
 800b1ae:	4630      	mov	r0, r6
 800b1b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1b4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b288 <_malloc_r+0xfc>
 800b1b8:	f000 f868 	bl	800b28c <__malloc_lock>
 800b1bc:	f8d8 3000 	ldr.w	r3, [r8]
 800b1c0:	461c      	mov	r4, r3
 800b1c2:	bb5c      	cbnz	r4, 800b21c <_malloc_r+0x90>
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	4638      	mov	r0, r7
 800b1c8:	f7ff ffc0 	bl	800b14c <sbrk_aligned>
 800b1cc:	1c43      	adds	r3, r0, #1
 800b1ce:	4604      	mov	r4, r0
 800b1d0:	d155      	bne.n	800b27e <_malloc_r+0xf2>
 800b1d2:	f8d8 4000 	ldr.w	r4, [r8]
 800b1d6:	4626      	mov	r6, r4
 800b1d8:	2e00      	cmp	r6, #0
 800b1da:	d145      	bne.n	800b268 <_malloc_r+0xdc>
 800b1dc:	2c00      	cmp	r4, #0
 800b1de:	d048      	beq.n	800b272 <_malloc_r+0xe6>
 800b1e0:	6823      	ldr	r3, [r4, #0]
 800b1e2:	4631      	mov	r1, r6
 800b1e4:	4638      	mov	r0, r7
 800b1e6:	eb04 0903 	add.w	r9, r4, r3
 800b1ea:	f000 fc73 	bl	800bad4 <_sbrk_r>
 800b1ee:	4581      	cmp	r9, r0
 800b1f0:	d13f      	bne.n	800b272 <_malloc_r+0xe6>
 800b1f2:	6821      	ldr	r1, [r4, #0]
 800b1f4:	1a6d      	subs	r5, r5, r1
 800b1f6:	4629      	mov	r1, r5
 800b1f8:	4638      	mov	r0, r7
 800b1fa:	f7ff ffa7 	bl	800b14c <sbrk_aligned>
 800b1fe:	3001      	adds	r0, #1
 800b200:	d037      	beq.n	800b272 <_malloc_r+0xe6>
 800b202:	6823      	ldr	r3, [r4, #0]
 800b204:	442b      	add	r3, r5
 800b206:	6023      	str	r3, [r4, #0]
 800b208:	f8d8 3000 	ldr.w	r3, [r8]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d038      	beq.n	800b282 <_malloc_r+0xf6>
 800b210:	685a      	ldr	r2, [r3, #4]
 800b212:	42a2      	cmp	r2, r4
 800b214:	d12b      	bne.n	800b26e <_malloc_r+0xe2>
 800b216:	2200      	movs	r2, #0
 800b218:	605a      	str	r2, [r3, #4]
 800b21a:	e00f      	b.n	800b23c <_malloc_r+0xb0>
 800b21c:	6822      	ldr	r2, [r4, #0]
 800b21e:	1b52      	subs	r2, r2, r5
 800b220:	d41f      	bmi.n	800b262 <_malloc_r+0xd6>
 800b222:	2a0b      	cmp	r2, #11
 800b224:	d917      	bls.n	800b256 <_malloc_r+0xca>
 800b226:	1961      	adds	r1, r4, r5
 800b228:	42a3      	cmp	r3, r4
 800b22a:	6025      	str	r5, [r4, #0]
 800b22c:	bf18      	it	ne
 800b22e:	6059      	strne	r1, [r3, #4]
 800b230:	6863      	ldr	r3, [r4, #4]
 800b232:	bf08      	it	eq
 800b234:	f8c8 1000 	streq.w	r1, [r8]
 800b238:	5162      	str	r2, [r4, r5]
 800b23a:	604b      	str	r3, [r1, #4]
 800b23c:	4638      	mov	r0, r7
 800b23e:	f104 060b 	add.w	r6, r4, #11
 800b242:	f000 f829 	bl	800b298 <__malloc_unlock>
 800b246:	f026 0607 	bic.w	r6, r6, #7
 800b24a:	1d23      	adds	r3, r4, #4
 800b24c:	1af2      	subs	r2, r6, r3
 800b24e:	d0ae      	beq.n	800b1ae <_malloc_r+0x22>
 800b250:	1b9b      	subs	r3, r3, r6
 800b252:	50a3      	str	r3, [r4, r2]
 800b254:	e7ab      	b.n	800b1ae <_malloc_r+0x22>
 800b256:	42a3      	cmp	r3, r4
 800b258:	6862      	ldr	r2, [r4, #4]
 800b25a:	d1dd      	bne.n	800b218 <_malloc_r+0x8c>
 800b25c:	f8c8 2000 	str.w	r2, [r8]
 800b260:	e7ec      	b.n	800b23c <_malloc_r+0xb0>
 800b262:	4623      	mov	r3, r4
 800b264:	6864      	ldr	r4, [r4, #4]
 800b266:	e7ac      	b.n	800b1c2 <_malloc_r+0x36>
 800b268:	4634      	mov	r4, r6
 800b26a:	6876      	ldr	r6, [r6, #4]
 800b26c:	e7b4      	b.n	800b1d8 <_malloc_r+0x4c>
 800b26e:	4613      	mov	r3, r2
 800b270:	e7cc      	b.n	800b20c <_malloc_r+0x80>
 800b272:	230c      	movs	r3, #12
 800b274:	603b      	str	r3, [r7, #0]
 800b276:	4638      	mov	r0, r7
 800b278:	f000 f80e 	bl	800b298 <__malloc_unlock>
 800b27c:	e797      	b.n	800b1ae <_malloc_r+0x22>
 800b27e:	6025      	str	r5, [r4, #0]
 800b280:	e7dc      	b.n	800b23c <_malloc_r+0xb0>
 800b282:	605b      	str	r3, [r3, #4]
 800b284:	deff      	udf	#255	; 0xff
 800b286:	bf00      	nop
 800b288:	200052b4 	.word	0x200052b4

0800b28c <__malloc_lock>:
 800b28c:	4801      	ldr	r0, [pc, #4]	; (800b294 <__malloc_lock+0x8>)
 800b28e:	f7ff bf01 	b.w	800b094 <__retarget_lock_acquire_recursive>
 800b292:	bf00      	nop
 800b294:	200052b0 	.word	0x200052b0

0800b298 <__malloc_unlock>:
 800b298:	4801      	ldr	r0, [pc, #4]	; (800b2a0 <__malloc_unlock+0x8>)
 800b29a:	f7ff befc 	b.w	800b096 <__retarget_lock_release_recursive>
 800b29e:	bf00      	nop
 800b2a0:	200052b0 	.word	0x200052b0

0800b2a4 <__sfputc_r>:
 800b2a4:	6893      	ldr	r3, [r2, #8]
 800b2a6:	3b01      	subs	r3, #1
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	b410      	push	{r4}
 800b2ac:	6093      	str	r3, [r2, #8]
 800b2ae:	da08      	bge.n	800b2c2 <__sfputc_r+0x1e>
 800b2b0:	6994      	ldr	r4, [r2, #24]
 800b2b2:	42a3      	cmp	r3, r4
 800b2b4:	db01      	blt.n	800b2ba <__sfputc_r+0x16>
 800b2b6:	290a      	cmp	r1, #10
 800b2b8:	d103      	bne.n	800b2c2 <__sfputc_r+0x1e>
 800b2ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2be:	f000 bb73 	b.w	800b9a8 <__swbuf_r>
 800b2c2:	6813      	ldr	r3, [r2, #0]
 800b2c4:	1c58      	adds	r0, r3, #1
 800b2c6:	6010      	str	r0, [r2, #0]
 800b2c8:	7019      	strb	r1, [r3, #0]
 800b2ca:	4608      	mov	r0, r1
 800b2cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2d0:	4770      	bx	lr

0800b2d2 <__sfputs_r>:
 800b2d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d4:	4606      	mov	r6, r0
 800b2d6:	460f      	mov	r7, r1
 800b2d8:	4614      	mov	r4, r2
 800b2da:	18d5      	adds	r5, r2, r3
 800b2dc:	42ac      	cmp	r4, r5
 800b2de:	d101      	bne.n	800b2e4 <__sfputs_r+0x12>
 800b2e0:	2000      	movs	r0, #0
 800b2e2:	e007      	b.n	800b2f4 <__sfputs_r+0x22>
 800b2e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2e8:	463a      	mov	r2, r7
 800b2ea:	4630      	mov	r0, r6
 800b2ec:	f7ff ffda 	bl	800b2a4 <__sfputc_r>
 800b2f0:	1c43      	adds	r3, r0, #1
 800b2f2:	d1f3      	bne.n	800b2dc <__sfputs_r+0xa>
 800b2f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b2f8 <_vfiprintf_r>:
 800b2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2fc:	460d      	mov	r5, r1
 800b2fe:	b09d      	sub	sp, #116	; 0x74
 800b300:	4614      	mov	r4, r2
 800b302:	4698      	mov	r8, r3
 800b304:	4606      	mov	r6, r0
 800b306:	b118      	cbz	r0, 800b310 <_vfiprintf_r+0x18>
 800b308:	6a03      	ldr	r3, [r0, #32]
 800b30a:	b90b      	cbnz	r3, 800b310 <_vfiprintf_r+0x18>
 800b30c:	f7ff fd68 	bl	800ade0 <__sinit>
 800b310:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b312:	07d9      	lsls	r1, r3, #31
 800b314:	d405      	bmi.n	800b322 <_vfiprintf_r+0x2a>
 800b316:	89ab      	ldrh	r3, [r5, #12]
 800b318:	059a      	lsls	r2, r3, #22
 800b31a:	d402      	bmi.n	800b322 <_vfiprintf_r+0x2a>
 800b31c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b31e:	f7ff feb9 	bl	800b094 <__retarget_lock_acquire_recursive>
 800b322:	89ab      	ldrh	r3, [r5, #12]
 800b324:	071b      	lsls	r3, r3, #28
 800b326:	d501      	bpl.n	800b32c <_vfiprintf_r+0x34>
 800b328:	692b      	ldr	r3, [r5, #16]
 800b32a:	b99b      	cbnz	r3, 800b354 <_vfiprintf_r+0x5c>
 800b32c:	4629      	mov	r1, r5
 800b32e:	4630      	mov	r0, r6
 800b330:	f000 fb78 	bl	800ba24 <__swsetup_r>
 800b334:	b170      	cbz	r0, 800b354 <_vfiprintf_r+0x5c>
 800b336:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b338:	07dc      	lsls	r4, r3, #31
 800b33a:	d504      	bpl.n	800b346 <_vfiprintf_r+0x4e>
 800b33c:	f04f 30ff 	mov.w	r0, #4294967295
 800b340:	b01d      	add	sp, #116	; 0x74
 800b342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b346:	89ab      	ldrh	r3, [r5, #12]
 800b348:	0598      	lsls	r0, r3, #22
 800b34a:	d4f7      	bmi.n	800b33c <_vfiprintf_r+0x44>
 800b34c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b34e:	f7ff fea2 	bl	800b096 <__retarget_lock_release_recursive>
 800b352:	e7f3      	b.n	800b33c <_vfiprintf_r+0x44>
 800b354:	2300      	movs	r3, #0
 800b356:	9309      	str	r3, [sp, #36]	; 0x24
 800b358:	2320      	movs	r3, #32
 800b35a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b35e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b362:	2330      	movs	r3, #48	; 0x30
 800b364:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b518 <_vfiprintf_r+0x220>
 800b368:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b36c:	f04f 0901 	mov.w	r9, #1
 800b370:	4623      	mov	r3, r4
 800b372:	469a      	mov	sl, r3
 800b374:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b378:	b10a      	cbz	r2, 800b37e <_vfiprintf_r+0x86>
 800b37a:	2a25      	cmp	r2, #37	; 0x25
 800b37c:	d1f9      	bne.n	800b372 <_vfiprintf_r+0x7a>
 800b37e:	ebba 0b04 	subs.w	fp, sl, r4
 800b382:	d00b      	beq.n	800b39c <_vfiprintf_r+0xa4>
 800b384:	465b      	mov	r3, fp
 800b386:	4622      	mov	r2, r4
 800b388:	4629      	mov	r1, r5
 800b38a:	4630      	mov	r0, r6
 800b38c:	f7ff ffa1 	bl	800b2d2 <__sfputs_r>
 800b390:	3001      	adds	r0, #1
 800b392:	f000 80a9 	beq.w	800b4e8 <_vfiprintf_r+0x1f0>
 800b396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b398:	445a      	add	r2, fp
 800b39a:	9209      	str	r2, [sp, #36]	; 0x24
 800b39c:	f89a 3000 	ldrb.w	r3, [sl]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	f000 80a1 	beq.w	800b4e8 <_vfiprintf_r+0x1f0>
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	f04f 32ff 	mov.w	r2, #4294967295
 800b3ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b3b0:	f10a 0a01 	add.w	sl, sl, #1
 800b3b4:	9304      	str	r3, [sp, #16]
 800b3b6:	9307      	str	r3, [sp, #28]
 800b3b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b3bc:	931a      	str	r3, [sp, #104]	; 0x68
 800b3be:	4654      	mov	r4, sl
 800b3c0:	2205      	movs	r2, #5
 800b3c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3c6:	4854      	ldr	r0, [pc, #336]	; (800b518 <_vfiprintf_r+0x220>)
 800b3c8:	f7f4 ff42 	bl	8000250 <memchr>
 800b3cc:	9a04      	ldr	r2, [sp, #16]
 800b3ce:	b9d8      	cbnz	r0, 800b408 <_vfiprintf_r+0x110>
 800b3d0:	06d1      	lsls	r1, r2, #27
 800b3d2:	bf44      	itt	mi
 800b3d4:	2320      	movmi	r3, #32
 800b3d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b3da:	0713      	lsls	r3, r2, #28
 800b3dc:	bf44      	itt	mi
 800b3de:	232b      	movmi	r3, #43	; 0x2b
 800b3e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b3e4:	f89a 3000 	ldrb.w	r3, [sl]
 800b3e8:	2b2a      	cmp	r3, #42	; 0x2a
 800b3ea:	d015      	beq.n	800b418 <_vfiprintf_r+0x120>
 800b3ec:	9a07      	ldr	r2, [sp, #28]
 800b3ee:	4654      	mov	r4, sl
 800b3f0:	2000      	movs	r0, #0
 800b3f2:	f04f 0c0a 	mov.w	ip, #10
 800b3f6:	4621      	mov	r1, r4
 800b3f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3fc:	3b30      	subs	r3, #48	; 0x30
 800b3fe:	2b09      	cmp	r3, #9
 800b400:	d94d      	bls.n	800b49e <_vfiprintf_r+0x1a6>
 800b402:	b1b0      	cbz	r0, 800b432 <_vfiprintf_r+0x13a>
 800b404:	9207      	str	r2, [sp, #28]
 800b406:	e014      	b.n	800b432 <_vfiprintf_r+0x13a>
 800b408:	eba0 0308 	sub.w	r3, r0, r8
 800b40c:	fa09 f303 	lsl.w	r3, r9, r3
 800b410:	4313      	orrs	r3, r2
 800b412:	9304      	str	r3, [sp, #16]
 800b414:	46a2      	mov	sl, r4
 800b416:	e7d2      	b.n	800b3be <_vfiprintf_r+0xc6>
 800b418:	9b03      	ldr	r3, [sp, #12]
 800b41a:	1d19      	adds	r1, r3, #4
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	9103      	str	r1, [sp, #12]
 800b420:	2b00      	cmp	r3, #0
 800b422:	bfbb      	ittet	lt
 800b424:	425b      	neglt	r3, r3
 800b426:	f042 0202 	orrlt.w	r2, r2, #2
 800b42a:	9307      	strge	r3, [sp, #28]
 800b42c:	9307      	strlt	r3, [sp, #28]
 800b42e:	bfb8      	it	lt
 800b430:	9204      	strlt	r2, [sp, #16]
 800b432:	7823      	ldrb	r3, [r4, #0]
 800b434:	2b2e      	cmp	r3, #46	; 0x2e
 800b436:	d10c      	bne.n	800b452 <_vfiprintf_r+0x15a>
 800b438:	7863      	ldrb	r3, [r4, #1]
 800b43a:	2b2a      	cmp	r3, #42	; 0x2a
 800b43c:	d134      	bne.n	800b4a8 <_vfiprintf_r+0x1b0>
 800b43e:	9b03      	ldr	r3, [sp, #12]
 800b440:	1d1a      	adds	r2, r3, #4
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	9203      	str	r2, [sp, #12]
 800b446:	2b00      	cmp	r3, #0
 800b448:	bfb8      	it	lt
 800b44a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b44e:	3402      	adds	r4, #2
 800b450:	9305      	str	r3, [sp, #20]
 800b452:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b528 <_vfiprintf_r+0x230>
 800b456:	7821      	ldrb	r1, [r4, #0]
 800b458:	2203      	movs	r2, #3
 800b45a:	4650      	mov	r0, sl
 800b45c:	f7f4 fef8 	bl	8000250 <memchr>
 800b460:	b138      	cbz	r0, 800b472 <_vfiprintf_r+0x17a>
 800b462:	9b04      	ldr	r3, [sp, #16]
 800b464:	eba0 000a 	sub.w	r0, r0, sl
 800b468:	2240      	movs	r2, #64	; 0x40
 800b46a:	4082      	lsls	r2, r0
 800b46c:	4313      	orrs	r3, r2
 800b46e:	3401      	adds	r4, #1
 800b470:	9304      	str	r3, [sp, #16]
 800b472:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b476:	4829      	ldr	r0, [pc, #164]	; (800b51c <_vfiprintf_r+0x224>)
 800b478:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b47c:	2206      	movs	r2, #6
 800b47e:	f7f4 fee7 	bl	8000250 <memchr>
 800b482:	2800      	cmp	r0, #0
 800b484:	d03f      	beq.n	800b506 <_vfiprintf_r+0x20e>
 800b486:	4b26      	ldr	r3, [pc, #152]	; (800b520 <_vfiprintf_r+0x228>)
 800b488:	bb1b      	cbnz	r3, 800b4d2 <_vfiprintf_r+0x1da>
 800b48a:	9b03      	ldr	r3, [sp, #12]
 800b48c:	3307      	adds	r3, #7
 800b48e:	f023 0307 	bic.w	r3, r3, #7
 800b492:	3308      	adds	r3, #8
 800b494:	9303      	str	r3, [sp, #12]
 800b496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b498:	443b      	add	r3, r7
 800b49a:	9309      	str	r3, [sp, #36]	; 0x24
 800b49c:	e768      	b.n	800b370 <_vfiprintf_r+0x78>
 800b49e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b4a2:	460c      	mov	r4, r1
 800b4a4:	2001      	movs	r0, #1
 800b4a6:	e7a6      	b.n	800b3f6 <_vfiprintf_r+0xfe>
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	3401      	adds	r4, #1
 800b4ac:	9305      	str	r3, [sp, #20]
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	f04f 0c0a 	mov.w	ip, #10
 800b4b4:	4620      	mov	r0, r4
 800b4b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4ba:	3a30      	subs	r2, #48	; 0x30
 800b4bc:	2a09      	cmp	r2, #9
 800b4be:	d903      	bls.n	800b4c8 <_vfiprintf_r+0x1d0>
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d0c6      	beq.n	800b452 <_vfiprintf_r+0x15a>
 800b4c4:	9105      	str	r1, [sp, #20]
 800b4c6:	e7c4      	b.n	800b452 <_vfiprintf_r+0x15a>
 800b4c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4cc:	4604      	mov	r4, r0
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	e7f0      	b.n	800b4b4 <_vfiprintf_r+0x1bc>
 800b4d2:	ab03      	add	r3, sp, #12
 800b4d4:	9300      	str	r3, [sp, #0]
 800b4d6:	462a      	mov	r2, r5
 800b4d8:	4b12      	ldr	r3, [pc, #72]	; (800b524 <_vfiprintf_r+0x22c>)
 800b4da:	a904      	add	r1, sp, #16
 800b4dc:	4630      	mov	r0, r6
 800b4de:	f3af 8000 	nop.w
 800b4e2:	4607      	mov	r7, r0
 800b4e4:	1c78      	adds	r0, r7, #1
 800b4e6:	d1d6      	bne.n	800b496 <_vfiprintf_r+0x19e>
 800b4e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b4ea:	07d9      	lsls	r1, r3, #31
 800b4ec:	d405      	bmi.n	800b4fa <_vfiprintf_r+0x202>
 800b4ee:	89ab      	ldrh	r3, [r5, #12]
 800b4f0:	059a      	lsls	r2, r3, #22
 800b4f2:	d402      	bmi.n	800b4fa <_vfiprintf_r+0x202>
 800b4f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b4f6:	f7ff fdce 	bl	800b096 <__retarget_lock_release_recursive>
 800b4fa:	89ab      	ldrh	r3, [r5, #12]
 800b4fc:	065b      	lsls	r3, r3, #25
 800b4fe:	f53f af1d 	bmi.w	800b33c <_vfiprintf_r+0x44>
 800b502:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b504:	e71c      	b.n	800b340 <_vfiprintf_r+0x48>
 800b506:	ab03      	add	r3, sp, #12
 800b508:	9300      	str	r3, [sp, #0]
 800b50a:	462a      	mov	r2, r5
 800b50c:	4b05      	ldr	r3, [pc, #20]	; (800b524 <_vfiprintf_r+0x22c>)
 800b50e:	a904      	add	r1, sp, #16
 800b510:	4630      	mov	r0, r6
 800b512:	f000 f879 	bl	800b608 <_printf_i>
 800b516:	e7e4      	b.n	800b4e2 <_vfiprintf_r+0x1ea>
 800b518:	0800d534 	.word	0x0800d534
 800b51c:	0800d53e 	.word	0x0800d53e
 800b520:	00000000 	.word	0x00000000
 800b524:	0800b2d3 	.word	0x0800b2d3
 800b528:	0800d53a 	.word	0x0800d53a

0800b52c <_printf_common>:
 800b52c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b530:	4616      	mov	r6, r2
 800b532:	4699      	mov	r9, r3
 800b534:	688a      	ldr	r2, [r1, #8]
 800b536:	690b      	ldr	r3, [r1, #16]
 800b538:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b53c:	4293      	cmp	r3, r2
 800b53e:	bfb8      	it	lt
 800b540:	4613      	movlt	r3, r2
 800b542:	6033      	str	r3, [r6, #0]
 800b544:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b548:	4607      	mov	r7, r0
 800b54a:	460c      	mov	r4, r1
 800b54c:	b10a      	cbz	r2, 800b552 <_printf_common+0x26>
 800b54e:	3301      	adds	r3, #1
 800b550:	6033      	str	r3, [r6, #0]
 800b552:	6823      	ldr	r3, [r4, #0]
 800b554:	0699      	lsls	r1, r3, #26
 800b556:	bf42      	ittt	mi
 800b558:	6833      	ldrmi	r3, [r6, #0]
 800b55a:	3302      	addmi	r3, #2
 800b55c:	6033      	strmi	r3, [r6, #0]
 800b55e:	6825      	ldr	r5, [r4, #0]
 800b560:	f015 0506 	ands.w	r5, r5, #6
 800b564:	d106      	bne.n	800b574 <_printf_common+0x48>
 800b566:	f104 0a19 	add.w	sl, r4, #25
 800b56a:	68e3      	ldr	r3, [r4, #12]
 800b56c:	6832      	ldr	r2, [r6, #0]
 800b56e:	1a9b      	subs	r3, r3, r2
 800b570:	42ab      	cmp	r3, r5
 800b572:	dc26      	bgt.n	800b5c2 <_printf_common+0x96>
 800b574:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b578:	1e13      	subs	r3, r2, #0
 800b57a:	6822      	ldr	r2, [r4, #0]
 800b57c:	bf18      	it	ne
 800b57e:	2301      	movne	r3, #1
 800b580:	0692      	lsls	r2, r2, #26
 800b582:	d42b      	bmi.n	800b5dc <_printf_common+0xb0>
 800b584:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b588:	4649      	mov	r1, r9
 800b58a:	4638      	mov	r0, r7
 800b58c:	47c0      	blx	r8
 800b58e:	3001      	adds	r0, #1
 800b590:	d01e      	beq.n	800b5d0 <_printf_common+0xa4>
 800b592:	6823      	ldr	r3, [r4, #0]
 800b594:	6922      	ldr	r2, [r4, #16]
 800b596:	f003 0306 	and.w	r3, r3, #6
 800b59a:	2b04      	cmp	r3, #4
 800b59c:	bf02      	ittt	eq
 800b59e:	68e5      	ldreq	r5, [r4, #12]
 800b5a0:	6833      	ldreq	r3, [r6, #0]
 800b5a2:	1aed      	subeq	r5, r5, r3
 800b5a4:	68a3      	ldr	r3, [r4, #8]
 800b5a6:	bf0c      	ite	eq
 800b5a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b5ac:	2500      	movne	r5, #0
 800b5ae:	4293      	cmp	r3, r2
 800b5b0:	bfc4      	itt	gt
 800b5b2:	1a9b      	subgt	r3, r3, r2
 800b5b4:	18ed      	addgt	r5, r5, r3
 800b5b6:	2600      	movs	r6, #0
 800b5b8:	341a      	adds	r4, #26
 800b5ba:	42b5      	cmp	r5, r6
 800b5bc:	d11a      	bne.n	800b5f4 <_printf_common+0xc8>
 800b5be:	2000      	movs	r0, #0
 800b5c0:	e008      	b.n	800b5d4 <_printf_common+0xa8>
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	4652      	mov	r2, sl
 800b5c6:	4649      	mov	r1, r9
 800b5c8:	4638      	mov	r0, r7
 800b5ca:	47c0      	blx	r8
 800b5cc:	3001      	adds	r0, #1
 800b5ce:	d103      	bne.n	800b5d8 <_printf_common+0xac>
 800b5d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b5d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5d8:	3501      	adds	r5, #1
 800b5da:	e7c6      	b.n	800b56a <_printf_common+0x3e>
 800b5dc:	18e1      	adds	r1, r4, r3
 800b5de:	1c5a      	adds	r2, r3, #1
 800b5e0:	2030      	movs	r0, #48	; 0x30
 800b5e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b5e6:	4422      	add	r2, r4
 800b5e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b5ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b5f0:	3302      	adds	r3, #2
 800b5f2:	e7c7      	b.n	800b584 <_printf_common+0x58>
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	4622      	mov	r2, r4
 800b5f8:	4649      	mov	r1, r9
 800b5fa:	4638      	mov	r0, r7
 800b5fc:	47c0      	blx	r8
 800b5fe:	3001      	adds	r0, #1
 800b600:	d0e6      	beq.n	800b5d0 <_printf_common+0xa4>
 800b602:	3601      	adds	r6, #1
 800b604:	e7d9      	b.n	800b5ba <_printf_common+0x8e>
	...

0800b608 <_printf_i>:
 800b608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b60c:	7e0f      	ldrb	r7, [r1, #24]
 800b60e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b610:	2f78      	cmp	r7, #120	; 0x78
 800b612:	4691      	mov	r9, r2
 800b614:	4680      	mov	r8, r0
 800b616:	460c      	mov	r4, r1
 800b618:	469a      	mov	sl, r3
 800b61a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b61e:	d807      	bhi.n	800b630 <_printf_i+0x28>
 800b620:	2f62      	cmp	r7, #98	; 0x62
 800b622:	d80a      	bhi.n	800b63a <_printf_i+0x32>
 800b624:	2f00      	cmp	r7, #0
 800b626:	f000 80d4 	beq.w	800b7d2 <_printf_i+0x1ca>
 800b62a:	2f58      	cmp	r7, #88	; 0x58
 800b62c:	f000 80c0 	beq.w	800b7b0 <_printf_i+0x1a8>
 800b630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b634:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b638:	e03a      	b.n	800b6b0 <_printf_i+0xa8>
 800b63a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b63e:	2b15      	cmp	r3, #21
 800b640:	d8f6      	bhi.n	800b630 <_printf_i+0x28>
 800b642:	a101      	add	r1, pc, #4	; (adr r1, 800b648 <_printf_i+0x40>)
 800b644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b648:	0800b6a1 	.word	0x0800b6a1
 800b64c:	0800b6b5 	.word	0x0800b6b5
 800b650:	0800b631 	.word	0x0800b631
 800b654:	0800b631 	.word	0x0800b631
 800b658:	0800b631 	.word	0x0800b631
 800b65c:	0800b631 	.word	0x0800b631
 800b660:	0800b6b5 	.word	0x0800b6b5
 800b664:	0800b631 	.word	0x0800b631
 800b668:	0800b631 	.word	0x0800b631
 800b66c:	0800b631 	.word	0x0800b631
 800b670:	0800b631 	.word	0x0800b631
 800b674:	0800b7b9 	.word	0x0800b7b9
 800b678:	0800b6e1 	.word	0x0800b6e1
 800b67c:	0800b773 	.word	0x0800b773
 800b680:	0800b631 	.word	0x0800b631
 800b684:	0800b631 	.word	0x0800b631
 800b688:	0800b7db 	.word	0x0800b7db
 800b68c:	0800b631 	.word	0x0800b631
 800b690:	0800b6e1 	.word	0x0800b6e1
 800b694:	0800b631 	.word	0x0800b631
 800b698:	0800b631 	.word	0x0800b631
 800b69c:	0800b77b 	.word	0x0800b77b
 800b6a0:	682b      	ldr	r3, [r5, #0]
 800b6a2:	1d1a      	adds	r2, r3, #4
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	602a      	str	r2, [r5, #0]
 800b6a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b6ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	e09f      	b.n	800b7f4 <_printf_i+0x1ec>
 800b6b4:	6820      	ldr	r0, [r4, #0]
 800b6b6:	682b      	ldr	r3, [r5, #0]
 800b6b8:	0607      	lsls	r7, r0, #24
 800b6ba:	f103 0104 	add.w	r1, r3, #4
 800b6be:	6029      	str	r1, [r5, #0]
 800b6c0:	d501      	bpl.n	800b6c6 <_printf_i+0xbe>
 800b6c2:	681e      	ldr	r6, [r3, #0]
 800b6c4:	e003      	b.n	800b6ce <_printf_i+0xc6>
 800b6c6:	0646      	lsls	r6, r0, #25
 800b6c8:	d5fb      	bpl.n	800b6c2 <_printf_i+0xba>
 800b6ca:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b6ce:	2e00      	cmp	r6, #0
 800b6d0:	da03      	bge.n	800b6da <_printf_i+0xd2>
 800b6d2:	232d      	movs	r3, #45	; 0x2d
 800b6d4:	4276      	negs	r6, r6
 800b6d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6da:	485a      	ldr	r0, [pc, #360]	; (800b844 <_printf_i+0x23c>)
 800b6dc:	230a      	movs	r3, #10
 800b6de:	e012      	b.n	800b706 <_printf_i+0xfe>
 800b6e0:	682b      	ldr	r3, [r5, #0]
 800b6e2:	6820      	ldr	r0, [r4, #0]
 800b6e4:	1d19      	adds	r1, r3, #4
 800b6e6:	6029      	str	r1, [r5, #0]
 800b6e8:	0605      	lsls	r5, r0, #24
 800b6ea:	d501      	bpl.n	800b6f0 <_printf_i+0xe8>
 800b6ec:	681e      	ldr	r6, [r3, #0]
 800b6ee:	e002      	b.n	800b6f6 <_printf_i+0xee>
 800b6f0:	0641      	lsls	r1, r0, #25
 800b6f2:	d5fb      	bpl.n	800b6ec <_printf_i+0xe4>
 800b6f4:	881e      	ldrh	r6, [r3, #0]
 800b6f6:	4853      	ldr	r0, [pc, #332]	; (800b844 <_printf_i+0x23c>)
 800b6f8:	2f6f      	cmp	r7, #111	; 0x6f
 800b6fa:	bf0c      	ite	eq
 800b6fc:	2308      	moveq	r3, #8
 800b6fe:	230a      	movne	r3, #10
 800b700:	2100      	movs	r1, #0
 800b702:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b706:	6865      	ldr	r5, [r4, #4]
 800b708:	60a5      	str	r5, [r4, #8]
 800b70a:	2d00      	cmp	r5, #0
 800b70c:	bfa2      	ittt	ge
 800b70e:	6821      	ldrge	r1, [r4, #0]
 800b710:	f021 0104 	bicge.w	r1, r1, #4
 800b714:	6021      	strge	r1, [r4, #0]
 800b716:	b90e      	cbnz	r6, 800b71c <_printf_i+0x114>
 800b718:	2d00      	cmp	r5, #0
 800b71a:	d04b      	beq.n	800b7b4 <_printf_i+0x1ac>
 800b71c:	4615      	mov	r5, r2
 800b71e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b722:	fb03 6711 	mls	r7, r3, r1, r6
 800b726:	5dc7      	ldrb	r7, [r0, r7]
 800b728:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b72c:	4637      	mov	r7, r6
 800b72e:	42bb      	cmp	r3, r7
 800b730:	460e      	mov	r6, r1
 800b732:	d9f4      	bls.n	800b71e <_printf_i+0x116>
 800b734:	2b08      	cmp	r3, #8
 800b736:	d10b      	bne.n	800b750 <_printf_i+0x148>
 800b738:	6823      	ldr	r3, [r4, #0]
 800b73a:	07de      	lsls	r6, r3, #31
 800b73c:	d508      	bpl.n	800b750 <_printf_i+0x148>
 800b73e:	6923      	ldr	r3, [r4, #16]
 800b740:	6861      	ldr	r1, [r4, #4]
 800b742:	4299      	cmp	r1, r3
 800b744:	bfde      	ittt	le
 800b746:	2330      	movle	r3, #48	; 0x30
 800b748:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b74c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b750:	1b52      	subs	r2, r2, r5
 800b752:	6122      	str	r2, [r4, #16]
 800b754:	f8cd a000 	str.w	sl, [sp]
 800b758:	464b      	mov	r3, r9
 800b75a:	aa03      	add	r2, sp, #12
 800b75c:	4621      	mov	r1, r4
 800b75e:	4640      	mov	r0, r8
 800b760:	f7ff fee4 	bl	800b52c <_printf_common>
 800b764:	3001      	adds	r0, #1
 800b766:	d14a      	bne.n	800b7fe <_printf_i+0x1f6>
 800b768:	f04f 30ff 	mov.w	r0, #4294967295
 800b76c:	b004      	add	sp, #16
 800b76e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b772:	6823      	ldr	r3, [r4, #0]
 800b774:	f043 0320 	orr.w	r3, r3, #32
 800b778:	6023      	str	r3, [r4, #0]
 800b77a:	4833      	ldr	r0, [pc, #204]	; (800b848 <_printf_i+0x240>)
 800b77c:	2778      	movs	r7, #120	; 0x78
 800b77e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b782:	6823      	ldr	r3, [r4, #0]
 800b784:	6829      	ldr	r1, [r5, #0]
 800b786:	061f      	lsls	r7, r3, #24
 800b788:	f851 6b04 	ldr.w	r6, [r1], #4
 800b78c:	d402      	bmi.n	800b794 <_printf_i+0x18c>
 800b78e:	065f      	lsls	r7, r3, #25
 800b790:	bf48      	it	mi
 800b792:	b2b6      	uxthmi	r6, r6
 800b794:	07df      	lsls	r7, r3, #31
 800b796:	bf48      	it	mi
 800b798:	f043 0320 	orrmi.w	r3, r3, #32
 800b79c:	6029      	str	r1, [r5, #0]
 800b79e:	bf48      	it	mi
 800b7a0:	6023      	strmi	r3, [r4, #0]
 800b7a2:	b91e      	cbnz	r6, 800b7ac <_printf_i+0x1a4>
 800b7a4:	6823      	ldr	r3, [r4, #0]
 800b7a6:	f023 0320 	bic.w	r3, r3, #32
 800b7aa:	6023      	str	r3, [r4, #0]
 800b7ac:	2310      	movs	r3, #16
 800b7ae:	e7a7      	b.n	800b700 <_printf_i+0xf8>
 800b7b0:	4824      	ldr	r0, [pc, #144]	; (800b844 <_printf_i+0x23c>)
 800b7b2:	e7e4      	b.n	800b77e <_printf_i+0x176>
 800b7b4:	4615      	mov	r5, r2
 800b7b6:	e7bd      	b.n	800b734 <_printf_i+0x12c>
 800b7b8:	682b      	ldr	r3, [r5, #0]
 800b7ba:	6826      	ldr	r6, [r4, #0]
 800b7bc:	6961      	ldr	r1, [r4, #20]
 800b7be:	1d18      	adds	r0, r3, #4
 800b7c0:	6028      	str	r0, [r5, #0]
 800b7c2:	0635      	lsls	r5, r6, #24
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	d501      	bpl.n	800b7cc <_printf_i+0x1c4>
 800b7c8:	6019      	str	r1, [r3, #0]
 800b7ca:	e002      	b.n	800b7d2 <_printf_i+0x1ca>
 800b7cc:	0670      	lsls	r0, r6, #25
 800b7ce:	d5fb      	bpl.n	800b7c8 <_printf_i+0x1c0>
 800b7d0:	8019      	strh	r1, [r3, #0]
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	6123      	str	r3, [r4, #16]
 800b7d6:	4615      	mov	r5, r2
 800b7d8:	e7bc      	b.n	800b754 <_printf_i+0x14c>
 800b7da:	682b      	ldr	r3, [r5, #0]
 800b7dc:	1d1a      	adds	r2, r3, #4
 800b7de:	602a      	str	r2, [r5, #0]
 800b7e0:	681d      	ldr	r5, [r3, #0]
 800b7e2:	6862      	ldr	r2, [r4, #4]
 800b7e4:	2100      	movs	r1, #0
 800b7e6:	4628      	mov	r0, r5
 800b7e8:	f7f4 fd32 	bl	8000250 <memchr>
 800b7ec:	b108      	cbz	r0, 800b7f2 <_printf_i+0x1ea>
 800b7ee:	1b40      	subs	r0, r0, r5
 800b7f0:	6060      	str	r0, [r4, #4]
 800b7f2:	6863      	ldr	r3, [r4, #4]
 800b7f4:	6123      	str	r3, [r4, #16]
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7fc:	e7aa      	b.n	800b754 <_printf_i+0x14c>
 800b7fe:	6923      	ldr	r3, [r4, #16]
 800b800:	462a      	mov	r2, r5
 800b802:	4649      	mov	r1, r9
 800b804:	4640      	mov	r0, r8
 800b806:	47d0      	blx	sl
 800b808:	3001      	adds	r0, #1
 800b80a:	d0ad      	beq.n	800b768 <_printf_i+0x160>
 800b80c:	6823      	ldr	r3, [r4, #0]
 800b80e:	079b      	lsls	r3, r3, #30
 800b810:	d413      	bmi.n	800b83a <_printf_i+0x232>
 800b812:	68e0      	ldr	r0, [r4, #12]
 800b814:	9b03      	ldr	r3, [sp, #12]
 800b816:	4298      	cmp	r0, r3
 800b818:	bfb8      	it	lt
 800b81a:	4618      	movlt	r0, r3
 800b81c:	e7a6      	b.n	800b76c <_printf_i+0x164>
 800b81e:	2301      	movs	r3, #1
 800b820:	4632      	mov	r2, r6
 800b822:	4649      	mov	r1, r9
 800b824:	4640      	mov	r0, r8
 800b826:	47d0      	blx	sl
 800b828:	3001      	adds	r0, #1
 800b82a:	d09d      	beq.n	800b768 <_printf_i+0x160>
 800b82c:	3501      	adds	r5, #1
 800b82e:	68e3      	ldr	r3, [r4, #12]
 800b830:	9903      	ldr	r1, [sp, #12]
 800b832:	1a5b      	subs	r3, r3, r1
 800b834:	42ab      	cmp	r3, r5
 800b836:	dcf2      	bgt.n	800b81e <_printf_i+0x216>
 800b838:	e7eb      	b.n	800b812 <_printf_i+0x20a>
 800b83a:	2500      	movs	r5, #0
 800b83c:	f104 0619 	add.w	r6, r4, #25
 800b840:	e7f5      	b.n	800b82e <_printf_i+0x226>
 800b842:	bf00      	nop
 800b844:	0800d545 	.word	0x0800d545
 800b848:	0800d556 	.word	0x0800d556

0800b84c <__sflush_r>:
 800b84c:	898a      	ldrh	r2, [r1, #12]
 800b84e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b852:	4605      	mov	r5, r0
 800b854:	0710      	lsls	r0, r2, #28
 800b856:	460c      	mov	r4, r1
 800b858:	d458      	bmi.n	800b90c <__sflush_r+0xc0>
 800b85a:	684b      	ldr	r3, [r1, #4]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	dc05      	bgt.n	800b86c <__sflush_r+0x20>
 800b860:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b862:	2b00      	cmp	r3, #0
 800b864:	dc02      	bgt.n	800b86c <__sflush_r+0x20>
 800b866:	2000      	movs	r0, #0
 800b868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b86c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b86e:	2e00      	cmp	r6, #0
 800b870:	d0f9      	beq.n	800b866 <__sflush_r+0x1a>
 800b872:	2300      	movs	r3, #0
 800b874:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b878:	682f      	ldr	r7, [r5, #0]
 800b87a:	6a21      	ldr	r1, [r4, #32]
 800b87c:	602b      	str	r3, [r5, #0]
 800b87e:	d032      	beq.n	800b8e6 <__sflush_r+0x9a>
 800b880:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b882:	89a3      	ldrh	r3, [r4, #12]
 800b884:	075a      	lsls	r2, r3, #29
 800b886:	d505      	bpl.n	800b894 <__sflush_r+0x48>
 800b888:	6863      	ldr	r3, [r4, #4]
 800b88a:	1ac0      	subs	r0, r0, r3
 800b88c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b88e:	b10b      	cbz	r3, 800b894 <__sflush_r+0x48>
 800b890:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b892:	1ac0      	subs	r0, r0, r3
 800b894:	2300      	movs	r3, #0
 800b896:	4602      	mov	r2, r0
 800b898:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b89a:	6a21      	ldr	r1, [r4, #32]
 800b89c:	4628      	mov	r0, r5
 800b89e:	47b0      	blx	r6
 800b8a0:	1c43      	adds	r3, r0, #1
 800b8a2:	89a3      	ldrh	r3, [r4, #12]
 800b8a4:	d106      	bne.n	800b8b4 <__sflush_r+0x68>
 800b8a6:	6829      	ldr	r1, [r5, #0]
 800b8a8:	291d      	cmp	r1, #29
 800b8aa:	d82b      	bhi.n	800b904 <__sflush_r+0xb8>
 800b8ac:	4a29      	ldr	r2, [pc, #164]	; (800b954 <__sflush_r+0x108>)
 800b8ae:	410a      	asrs	r2, r1
 800b8b0:	07d6      	lsls	r6, r2, #31
 800b8b2:	d427      	bmi.n	800b904 <__sflush_r+0xb8>
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	6062      	str	r2, [r4, #4]
 800b8b8:	04d9      	lsls	r1, r3, #19
 800b8ba:	6922      	ldr	r2, [r4, #16]
 800b8bc:	6022      	str	r2, [r4, #0]
 800b8be:	d504      	bpl.n	800b8ca <__sflush_r+0x7e>
 800b8c0:	1c42      	adds	r2, r0, #1
 800b8c2:	d101      	bne.n	800b8c8 <__sflush_r+0x7c>
 800b8c4:	682b      	ldr	r3, [r5, #0]
 800b8c6:	b903      	cbnz	r3, 800b8ca <__sflush_r+0x7e>
 800b8c8:	6560      	str	r0, [r4, #84]	; 0x54
 800b8ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b8cc:	602f      	str	r7, [r5, #0]
 800b8ce:	2900      	cmp	r1, #0
 800b8d0:	d0c9      	beq.n	800b866 <__sflush_r+0x1a>
 800b8d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b8d6:	4299      	cmp	r1, r3
 800b8d8:	d002      	beq.n	800b8e0 <__sflush_r+0x94>
 800b8da:	4628      	mov	r0, r5
 800b8dc:	f7ff fbea 	bl	800b0b4 <_free_r>
 800b8e0:	2000      	movs	r0, #0
 800b8e2:	6360      	str	r0, [r4, #52]	; 0x34
 800b8e4:	e7c0      	b.n	800b868 <__sflush_r+0x1c>
 800b8e6:	2301      	movs	r3, #1
 800b8e8:	4628      	mov	r0, r5
 800b8ea:	47b0      	blx	r6
 800b8ec:	1c41      	adds	r1, r0, #1
 800b8ee:	d1c8      	bne.n	800b882 <__sflush_r+0x36>
 800b8f0:	682b      	ldr	r3, [r5, #0]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d0c5      	beq.n	800b882 <__sflush_r+0x36>
 800b8f6:	2b1d      	cmp	r3, #29
 800b8f8:	d001      	beq.n	800b8fe <__sflush_r+0xb2>
 800b8fa:	2b16      	cmp	r3, #22
 800b8fc:	d101      	bne.n	800b902 <__sflush_r+0xb6>
 800b8fe:	602f      	str	r7, [r5, #0]
 800b900:	e7b1      	b.n	800b866 <__sflush_r+0x1a>
 800b902:	89a3      	ldrh	r3, [r4, #12]
 800b904:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b908:	81a3      	strh	r3, [r4, #12]
 800b90a:	e7ad      	b.n	800b868 <__sflush_r+0x1c>
 800b90c:	690f      	ldr	r7, [r1, #16]
 800b90e:	2f00      	cmp	r7, #0
 800b910:	d0a9      	beq.n	800b866 <__sflush_r+0x1a>
 800b912:	0793      	lsls	r3, r2, #30
 800b914:	680e      	ldr	r6, [r1, #0]
 800b916:	bf08      	it	eq
 800b918:	694b      	ldreq	r3, [r1, #20]
 800b91a:	600f      	str	r7, [r1, #0]
 800b91c:	bf18      	it	ne
 800b91e:	2300      	movne	r3, #0
 800b920:	eba6 0807 	sub.w	r8, r6, r7
 800b924:	608b      	str	r3, [r1, #8]
 800b926:	f1b8 0f00 	cmp.w	r8, #0
 800b92a:	dd9c      	ble.n	800b866 <__sflush_r+0x1a>
 800b92c:	6a21      	ldr	r1, [r4, #32]
 800b92e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b930:	4643      	mov	r3, r8
 800b932:	463a      	mov	r2, r7
 800b934:	4628      	mov	r0, r5
 800b936:	47b0      	blx	r6
 800b938:	2800      	cmp	r0, #0
 800b93a:	dc06      	bgt.n	800b94a <__sflush_r+0xfe>
 800b93c:	89a3      	ldrh	r3, [r4, #12]
 800b93e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b942:	81a3      	strh	r3, [r4, #12]
 800b944:	f04f 30ff 	mov.w	r0, #4294967295
 800b948:	e78e      	b.n	800b868 <__sflush_r+0x1c>
 800b94a:	4407      	add	r7, r0
 800b94c:	eba8 0800 	sub.w	r8, r8, r0
 800b950:	e7e9      	b.n	800b926 <__sflush_r+0xda>
 800b952:	bf00      	nop
 800b954:	dfbffffe 	.word	0xdfbffffe

0800b958 <_fflush_r>:
 800b958:	b538      	push	{r3, r4, r5, lr}
 800b95a:	690b      	ldr	r3, [r1, #16]
 800b95c:	4605      	mov	r5, r0
 800b95e:	460c      	mov	r4, r1
 800b960:	b913      	cbnz	r3, 800b968 <_fflush_r+0x10>
 800b962:	2500      	movs	r5, #0
 800b964:	4628      	mov	r0, r5
 800b966:	bd38      	pop	{r3, r4, r5, pc}
 800b968:	b118      	cbz	r0, 800b972 <_fflush_r+0x1a>
 800b96a:	6a03      	ldr	r3, [r0, #32]
 800b96c:	b90b      	cbnz	r3, 800b972 <_fflush_r+0x1a>
 800b96e:	f7ff fa37 	bl	800ade0 <__sinit>
 800b972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d0f3      	beq.n	800b962 <_fflush_r+0xa>
 800b97a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b97c:	07d0      	lsls	r0, r2, #31
 800b97e:	d404      	bmi.n	800b98a <_fflush_r+0x32>
 800b980:	0599      	lsls	r1, r3, #22
 800b982:	d402      	bmi.n	800b98a <_fflush_r+0x32>
 800b984:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b986:	f7ff fb85 	bl	800b094 <__retarget_lock_acquire_recursive>
 800b98a:	4628      	mov	r0, r5
 800b98c:	4621      	mov	r1, r4
 800b98e:	f7ff ff5d 	bl	800b84c <__sflush_r>
 800b992:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b994:	07da      	lsls	r2, r3, #31
 800b996:	4605      	mov	r5, r0
 800b998:	d4e4      	bmi.n	800b964 <_fflush_r+0xc>
 800b99a:	89a3      	ldrh	r3, [r4, #12]
 800b99c:	059b      	lsls	r3, r3, #22
 800b99e:	d4e1      	bmi.n	800b964 <_fflush_r+0xc>
 800b9a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9a2:	f7ff fb78 	bl	800b096 <__retarget_lock_release_recursive>
 800b9a6:	e7dd      	b.n	800b964 <_fflush_r+0xc>

0800b9a8 <__swbuf_r>:
 800b9a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9aa:	460e      	mov	r6, r1
 800b9ac:	4614      	mov	r4, r2
 800b9ae:	4605      	mov	r5, r0
 800b9b0:	b118      	cbz	r0, 800b9ba <__swbuf_r+0x12>
 800b9b2:	6a03      	ldr	r3, [r0, #32]
 800b9b4:	b90b      	cbnz	r3, 800b9ba <__swbuf_r+0x12>
 800b9b6:	f7ff fa13 	bl	800ade0 <__sinit>
 800b9ba:	69a3      	ldr	r3, [r4, #24]
 800b9bc:	60a3      	str	r3, [r4, #8]
 800b9be:	89a3      	ldrh	r3, [r4, #12]
 800b9c0:	071a      	lsls	r2, r3, #28
 800b9c2:	d525      	bpl.n	800ba10 <__swbuf_r+0x68>
 800b9c4:	6923      	ldr	r3, [r4, #16]
 800b9c6:	b31b      	cbz	r3, 800ba10 <__swbuf_r+0x68>
 800b9c8:	6823      	ldr	r3, [r4, #0]
 800b9ca:	6922      	ldr	r2, [r4, #16]
 800b9cc:	1a98      	subs	r0, r3, r2
 800b9ce:	6963      	ldr	r3, [r4, #20]
 800b9d0:	b2f6      	uxtb	r6, r6
 800b9d2:	4283      	cmp	r3, r0
 800b9d4:	4637      	mov	r7, r6
 800b9d6:	dc04      	bgt.n	800b9e2 <__swbuf_r+0x3a>
 800b9d8:	4621      	mov	r1, r4
 800b9da:	4628      	mov	r0, r5
 800b9dc:	f7ff ffbc 	bl	800b958 <_fflush_r>
 800b9e0:	b9e0      	cbnz	r0, 800ba1c <__swbuf_r+0x74>
 800b9e2:	68a3      	ldr	r3, [r4, #8]
 800b9e4:	3b01      	subs	r3, #1
 800b9e6:	60a3      	str	r3, [r4, #8]
 800b9e8:	6823      	ldr	r3, [r4, #0]
 800b9ea:	1c5a      	adds	r2, r3, #1
 800b9ec:	6022      	str	r2, [r4, #0]
 800b9ee:	701e      	strb	r6, [r3, #0]
 800b9f0:	6962      	ldr	r2, [r4, #20]
 800b9f2:	1c43      	adds	r3, r0, #1
 800b9f4:	429a      	cmp	r2, r3
 800b9f6:	d004      	beq.n	800ba02 <__swbuf_r+0x5a>
 800b9f8:	89a3      	ldrh	r3, [r4, #12]
 800b9fa:	07db      	lsls	r3, r3, #31
 800b9fc:	d506      	bpl.n	800ba0c <__swbuf_r+0x64>
 800b9fe:	2e0a      	cmp	r6, #10
 800ba00:	d104      	bne.n	800ba0c <__swbuf_r+0x64>
 800ba02:	4621      	mov	r1, r4
 800ba04:	4628      	mov	r0, r5
 800ba06:	f7ff ffa7 	bl	800b958 <_fflush_r>
 800ba0a:	b938      	cbnz	r0, 800ba1c <__swbuf_r+0x74>
 800ba0c:	4638      	mov	r0, r7
 800ba0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba10:	4621      	mov	r1, r4
 800ba12:	4628      	mov	r0, r5
 800ba14:	f000 f806 	bl	800ba24 <__swsetup_r>
 800ba18:	2800      	cmp	r0, #0
 800ba1a:	d0d5      	beq.n	800b9c8 <__swbuf_r+0x20>
 800ba1c:	f04f 37ff 	mov.w	r7, #4294967295
 800ba20:	e7f4      	b.n	800ba0c <__swbuf_r+0x64>
	...

0800ba24 <__swsetup_r>:
 800ba24:	b538      	push	{r3, r4, r5, lr}
 800ba26:	4b2a      	ldr	r3, [pc, #168]	; (800bad0 <__swsetup_r+0xac>)
 800ba28:	4605      	mov	r5, r0
 800ba2a:	6818      	ldr	r0, [r3, #0]
 800ba2c:	460c      	mov	r4, r1
 800ba2e:	b118      	cbz	r0, 800ba38 <__swsetup_r+0x14>
 800ba30:	6a03      	ldr	r3, [r0, #32]
 800ba32:	b90b      	cbnz	r3, 800ba38 <__swsetup_r+0x14>
 800ba34:	f7ff f9d4 	bl	800ade0 <__sinit>
 800ba38:	89a3      	ldrh	r3, [r4, #12]
 800ba3a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ba3e:	0718      	lsls	r0, r3, #28
 800ba40:	d422      	bmi.n	800ba88 <__swsetup_r+0x64>
 800ba42:	06d9      	lsls	r1, r3, #27
 800ba44:	d407      	bmi.n	800ba56 <__swsetup_r+0x32>
 800ba46:	2309      	movs	r3, #9
 800ba48:	602b      	str	r3, [r5, #0]
 800ba4a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ba4e:	81a3      	strh	r3, [r4, #12]
 800ba50:	f04f 30ff 	mov.w	r0, #4294967295
 800ba54:	e034      	b.n	800bac0 <__swsetup_r+0x9c>
 800ba56:	0758      	lsls	r0, r3, #29
 800ba58:	d512      	bpl.n	800ba80 <__swsetup_r+0x5c>
 800ba5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba5c:	b141      	cbz	r1, 800ba70 <__swsetup_r+0x4c>
 800ba5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba62:	4299      	cmp	r1, r3
 800ba64:	d002      	beq.n	800ba6c <__swsetup_r+0x48>
 800ba66:	4628      	mov	r0, r5
 800ba68:	f7ff fb24 	bl	800b0b4 <_free_r>
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	6363      	str	r3, [r4, #52]	; 0x34
 800ba70:	89a3      	ldrh	r3, [r4, #12]
 800ba72:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ba76:	81a3      	strh	r3, [r4, #12]
 800ba78:	2300      	movs	r3, #0
 800ba7a:	6063      	str	r3, [r4, #4]
 800ba7c:	6923      	ldr	r3, [r4, #16]
 800ba7e:	6023      	str	r3, [r4, #0]
 800ba80:	89a3      	ldrh	r3, [r4, #12]
 800ba82:	f043 0308 	orr.w	r3, r3, #8
 800ba86:	81a3      	strh	r3, [r4, #12]
 800ba88:	6923      	ldr	r3, [r4, #16]
 800ba8a:	b94b      	cbnz	r3, 800baa0 <__swsetup_r+0x7c>
 800ba8c:	89a3      	ldrh	r3, [r4, #12]
 800ba8e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ba92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba96:	d003      	beq.n	800baa0 <__swsetup_r+0x7c>
 800ba98:	4621      	mov	r1, r4
 800ba9a:	4628      	mov	r0, r5
 800ba9c:	f000 f850 	bl	800bb40 <__smakebuf_r>
 800baa0:	89a0      	ldrh	r0, [r4, #12]
 800baa2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800baa6:	f010 0301 	ands.w	r3, r0, #1
 800baaa:	d00a      	beq.n	800bac2 <__swsetup_r+0x9e>
 800baac:	2300      	movs	r3, #0
 800baae:	60a3      	str	r3, [r4, #8]
 800bab0:	6963      	ldr	r3, [r4, #20]
 800bab2:	425b      	negs	r3, r3
 800bab4:	61a3      	str	r3, [r4, #24]
 800bab6:	6923      	ldr	r3, [r4, #16]
 800bab8:	b943      	cbnz	r3, 800bacc <__swsetup_r+0xa8>
 800baba:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800babe:	d1c4      	bne.n	800ba4a <__swsetup_r+0x26>
 800bac0:	bd38      	pop	{r3, r4, r5, pc}
 800bac2:	0781      	lsls	r1, r0, #30
 800bac4:	bf58      	it	pl
 800bac6:	6963      	ldrpl	r3, [r4, #20]
 800bac8:	60a3      	str	r3, [r4, #8]
 800baca:	e7f4      	b.n	800bab6 <__swsetup_r+0x92>
 800bacc:	2000      	movs	r0, #0
 800bace:	e7f7      	b.n	800bac0 <__swsetup_r+0x9c>
 800bad0:	20000094 	.word	0x20000094

0800bad4 <_sbrk_r>:
 800bad4:	b538      	push	{r3, r4, r5, lr}
 800bad6:	4d06      	ldr	r5, [pc, #24]	; (800baf0 <_sbrk_r+0x1c>)
 800bad8:	2300      	movs	r3, #0
 800bada:	4604      	mov	r4, r0
 800badc:	4608      	mov	r0, r1
 800bade:	602b      	str	r3, [r5, #0]
 800bae0:	f7f5 ffe8 	bl	8001ab4 <_sbrk>
 800bae4:	1c43      	adds	r3, r0, #1
 800bae6:	d102      	bne.n	800baee <_sbrk_r+0x1a>
 800bae8:	682b      	ldr	r3, [r5, #0]
 800baea:	b103      	cbz	r3, 800baee <_sbrk_r+0x1a>
 800baec:	6023      	str	r3, [r4, #0]
 800baee:	bd38      	pop	{r3, r4, r5, pc}
 800baf0:	200052ac 	.word	0x200052ac

0800baf4 <__swhatbuf_r>:
 800baf4:	b570      	push	{r4, r5, r6, lr}
 800baf6:	460c      	mov	r4, r1
 800baf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bafc:	2900      	cmp	r1, #0
 800bafe:	b096      	sub	sp, #88	; 0x58
 800bb00:	4615      	mov	r5, r2
 800bb02:	461e      	mov	r6, r3
 800bb04:	da0d      	bge.n	800bb22 <__swhatbuf_r+0x2e>
 800bb06:	89a3      	ldrh	r3, [r4, #12]
 800bb08:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bb0c:	f04f 0100 	mov.w	r1, #0
 800bb10:	bf0c      	ite	eq
 800bb12:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800bb16:	2340      	movne	r3, #64	; 0x40
 800bb18:	2000      	movs	r0, #0
 800bb1a:	6031      	str	r1, [r6, #0]
 800bb1c:	602b      	str	r3, [r5, #0]
 800bb1e:	b016      	add	sp, #88	; 0x58
 800bb20:	bd70      	pop	{r4, r5, r6, pc}
 800bb22:	466a      	mov	r2, sp
 800bb24:	f000 f848 	bl	800bbb8 <_fstat_r>
 800bb28:	2800      	cmp	r0, #0
 800bb2a:	dbec      	blt.n	800bb06 <__swhatbuf_r+0x12>
 800bb2c:	9901      	ldr	r1, [sp, #4]
 800bb2e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bb32:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bb36:	4259      	negs	r1, r3
 800bb38:	4159      	adcs	r1, r3
 800bb3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb3e:	e7eb      	b.n	800bb18 <__swhatbuf_r+0x24>

0800bb40 <__smakebuf_r>:
 800bb40:	898b      	ldrh	r3, [r1, #12]
 800bb42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bb44:	079d      	lsls	r5, r3, #30
 800bb46:	4606      	mov	r6, r0
 800bb48:	460c      	mov	r4, r1
 800bb4a:	d507      	bpl.n	800bb5c <__smakebuf_r+0x1c>
 800bb4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bb50:	6023      	str	r3, [r4, #0]
 800bb52:	6123      	str	r3, [r4, #16]
 800bb54:	2301      	movs	r3, #1
 800bb56:	6163      	str	r3, [r4, #20]
 800bb58:	b002      	add	sp, #8
 800bb5a:	bd70      	pop	{r4, r5, r6, pc}
 800bb5c:	ab01      	add	r3, sp, #4
 800bb5e:	466a      	mov	r2, sp
 800bb60:	f7ff ffc8 	bl	800baf4 <__swhatbuf_r>
 800bb64:	9900      	ldr	r1, [sp, #0]
 800bb66:	4605      	mov	r5, r0
 800bb68:	4630      	mov	r0, r6
 800bb6a:	f7ff fb0f 	bl	800b18c <_malloc_r>
 800bb6e:	b948      	cbnz	r0, 800bb84 <__smakebuf_r+0x44>
 800bb70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb74:	059a      	lsls	r2, r3, #22
 800bb76:	d4ef      	bmi.n	800bb58 <__smakebuf_r+0x18>
 800bb78:	f023 0303 	bic.w	r3, r3, #3
 800bb7c:	f043 0302 	orr.w	r3, r3, #2
 800bb80:	81a3      	strh	r3, [r4, #12]
 800bb82:	e7e3      	b.n	800bb4c <__smakebuf_r+0xc>
 800bb84:	89a3      	ldrh	r3, [r4, #12]
 800bb86:	6020      	str	r0, [r4, #0]
 800bb88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb8c:	81a3      	strh	r3, [r4, #12]
 800bb8e:	9b00      	ldr	r3, [sp, #0]
 800bb90:	6163      	str	r3, [r4, #20]
 800bb92:	9b01      	ldr	r3, [sp, #4]
 800bb94:	6120      	str	r0, [r4, #16]
 800bb96:	b15b      	cbz	r3, 800bbb0 <__smakebuf_r+0x70>
 800bb98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb9c:	4630      	mov	r0, r6
 800bb9e:	f000 f81d 	bl	800bbdc <_isatty_r>
 800bba2:	b128      	cbz	r0, 800bbb0 <__smakebuf_r+0x70>
 800bba4:	89a3      	ldrh	r3, [r4, #12]
 800bba6:	f023 0303 	bic.w	r3, r3, #3
 800bbaa:	f043 0301 	orr.w	r3, r3, #1
 800bbae:	81a3      	strh	r3, [r4, #12]
 800bbb0:	89a3      	ldrh	r3, [r4, #12]
 800bbb2:	431d      	orrs	r5, r3
 800bbb4:	81a5      	strh	r5, [r4, #12]
 800bbb6:	e7cf      	b.n	800bb58 <__smakebuf_r+0x18>

0800bbb8 <_fstat_r>:
 800bbb8:	b538      	push	{r3, r4, r5, lr}
 800bbba:	4d07      	ldr	r5, [pc, #28]	; (800bbd8 <_fstat_r+0x20>)
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	4604      	mov	r4, r0
 800bbc0:	4608      	mov	r0, r1
 800bbc2:	4611      	mov	r1, r2
 800bbc4:	602b      	str	r3, [r5, #0]
 800bbc6:	f7f5 ff4c 	bl	8001a62 <_fstat>
 800bbca:	1c43      	adds	r3, r0, #1
 800bbcc:	d102      	bne.n	800bbd4 <_fstat_r+0x1c>
 800bbce:	682b      	ldr	r3, [r5, #0]
 800bbd0:	b103      	cbz	r3, 800bbd4 <_fstat_r+0x1c>
 800bbd2:	6023      	str	r3, [r4, #0]
 800bbd4:	bd38      	pop	{r3, r4, r5, pc}
 800bbd6:	bf00      	nop
 800bbd8:	200052ac 	.word	0x200052ac

0800bbdc <_isatty_r>:
 800bbdc:	b538      	push	{r3, r4, r5, lr}
 800bbde:	4d06      	ldr	r5, [pc, #24]	; (800bbf8 <_isatty_r+0x1c>)
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	4604      	mov	r4, r0
 800bbe4:	4608      	mov	r0, r1
 800bbe6:	602b      	str	r3, [r5, #0]
 800bbe8:	f7f5 ff4b 	bl	8001a82 <_isatty>
 800bbec:	1c43      	adds	r3, r0, #1
 800bbee:	d102      	bne.n	800bbf6 <_isatty_r+0x1a>
 800bbf0:	682b      	ldr	r3, [r5, #0]
 800bbf2:	b103      	cbz	r3, 800bbf6 <_isatty_r+0x1a>
 800bbf4:	6023      	str	r3, [r4, #0]
 800bbf6:	bd38      	pop	{r3, r4, r5, pc}
 800bbf8:	200052ac 	.word	0x200052ac

0800bbfc <_init>:
 800bbfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbfe:	bf00      	nop
 800bc00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc02:	bc08      	pop	{r3}
 800bc04:	469e      	mov	lr, r3
 800bc06:	4770      	bx	lr

0800bc08 <_fini>:
 800bc08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc0a:	bf00      	nop
 800bc0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc0e:	bc08      	pop	{r3}
 800bc10:	469e      	mov	lr, r3
 800bc12:	4770      	bx	lr
