

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Sun May 11 12:25:39 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment7
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 6.339 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     8384|    10306| 0.210 ms | 0.258 ms |  8384|  10306|   none  |
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |     8320|     8320|       130|          -|          -|      64|    no    |
        | + Loop 1.1  |      128|      128|         2|          -|          -|      64|    no    |
        |- Loop 2     |       62|     1984|  2 ~ 64  |          -|          -|      31|    no    |
        | + Loop 2.1  |        0|       62|         2|          -|          -| 0 ~ 31 |    no    |
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      3|        0|      219|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      146|    -|
|Register             |        -|      -|      116|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      3|      116|      365|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln700_fu_227_p2   |     *    |      3|  0|  20|          32|          32|
    |add_ln215_fu_205_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln25_fu_273_p2    |     +    |      0|  0|  15|           5|           2|
    |i_1_fu_245_p2         |     +    |      0|  0|  15|           5|           1|
    |i_fu_190_p2           |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_257_p2         |     +    |      0|  0|  15|           5|           1|
    |j_fu_221_p2           |     +    |      0|  0|  15|           7|           1|
    |prod_V_fu_233_p2      |     +    |      0|  0|  39|          32|          32|
    |icmp_ln10_fu_184_p2   |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln13_fu_215_p2   |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln25_fu_239_p2   |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln26_fu_251_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln895_fu_279_p2  |   icmp   |      0|  0|  20|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0| 219|         163|         139|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |C_V_address0          |  21|          4|    6|         24|
    |C_V_address1          |  15|          3|    6|         18|
    |C_V_d0                |  15|          3|   32|         96|
    |ap_NS_fsm             |  41|          8|    1|          8|
    |i_0_i_reg_146         |   9|          2|    5|         10|
    |i_0_reg_99            |   9|          2|    7|         14|
    |indvars_iv_i_reg_134  |   9|          2|    5|         10|
    |j_0_i_reg_157         |   9|          2|    5|         10|
    |j_0_reg_123           |   9|          2|    7|         14|
    |p_028_0_reg_110       |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 146|         30|  106|        268|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |C_V_addr_1_reg_342    |   5|   0|    6|          1|
    |C_V_addr_2_reg_348    |   5|   0|    6|          1|
    |ap_CS_fsm             |   7|   0|    7|          0|
    |i_0_i_reg_146         |   5|   0|    5|          0|
    |i_0_reg_99            |   7|   0|    7|          0|
    |i_1_reg_329           |   5|   0|    5|          0|
    |i_reg_298             |   7|   0|    7|          0|
    |indvars_iv_i_reg_134  |   5|   0|    5|          0|
    |j_0_i_reg_157         |   5|   0|    5|          0|
    |j_0_reg_123           |   7|   0|    7|          0|
    |j_1_reg_337           |   5|   0|    5|          0|
    |j_reg_311             |   7|   0|    7|          0|
    |p_028_0_reg_110       |  32|   0|   32|          0|
    |zext_ln10_1_reg_290   |   7|   0|   14|          7|
    |zext_ln10_reg_285     |   7|   0|   64|         57|
    +----------------------+----+----+-----+-----------+
    |Total                 | 116|   0|  182|         66|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    example   | return value |
|A_V_address0  | out |   12|  ap_memory |      A_V     |     array    |
|A_V_ce0       | out |    1|  ap_memory |      A_V     |     array    |
|A_V_q0        |  in |   32|  ap_memory |      A_V     |     array    |
|B_V_address0  | out |    6|  ap_memory |      B_V     |     array    |
|B_V_ce0       | out |    1|  ap_memory |      B_V     |     array    |
|B_V_q0        |  in |   32|  ap_memory |      B_V     |     array    |
|C_V_address0  | out |    6|  ap_memory |      C_V     |     array    |
|C_V_ce0       | out |    1|  ap_memory |      C_V     |     array    |
|C_V_we0       | out |    1|  ap_memory |      C_V     |     array    |
|C_V_d0        | out |   32|  ap_memory |      C_V     |     array    |
|C_V_q0        |  in |   32|  ap_memory |      C_V     |     array    |
|C_V_address1  | out |    6|  ap_memory |      C_V     |     array    |
|C_V_ce1       | out |    1|  ap_memory |      C_V     |     array    |
|C_V_we1       | out |    1|  ap_memory |      C_V     |     array    |
|C_V_d1        | out |   32|  ap_memory |      C_V     |     array    |
|C_V_q1        |  in |   32|  ap_memory |      C_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

