<pb_type name="INT_L" num_pb="1">
  <output name="EE2BEG" num_pins="4"/>
  <output name="EE4BEG" num_pins="4"/>
  <output name="EL1BEG" num_pins="3"/>
  <output name="ER1BEG" num_pins="4"/>
  <output name="NE2BEG" num_pins="4"/>
  <output name="NE6BEG" num_pins="4"/>
  <output name="NL1BEG" num_pins="3"/>
  <output name="NN2BEG" num_pins="4"/>
  <output name="NN6BEG" num_pins="4"/>
  <output name="NR1BEG" num_pins="4"/>
  <output name="NW2BEG" num_pins="4"/>
  <output name="NW6BEG" num_pins="4"/>
  <output name="SE2BEG" num_pins="4"/>
  <output name="SE6BEG" num_pins="4"/>
  <output name="SL1BEG" num_pins="4"/>
  <output name="SR1BEG" num_pins="4"/>
  <output name="SS2BEG" num_pins="4"/>
  <output name="SS6BEG" num_pins="4"/>
  <output name="SW2BEG" num_pins="4"/>
  <output name="SW6BEG" num_pins="4"/>
  <output name="WL1BEG" num_pins="3"/>
  <output name="WR1BEG" num_pins="4"/>
  <output name="WW2BEG" num_pins="4"/>
  <output name="WW4BEG" num_pins="4"/>
  <input name="EE2END" num_pins="4"/>
  <input name="EE4END" num_pins="4"/>
  <input name="EL1END" num_pins="4"/>
  <input name="ER1END" num_pins="4"/>
  <input name="NE2END" num_pins="4"/>
  <input name="NE6END" num_pins="4"/>
  <input name="NL1END" num_pins="3"/>
  <input name="NN2END" num_pins="4"/>
  <input name="NN6END" num_pins="4"/>
  <input name="NR1END" num_pins="4"/>
  <input name="NW2END" num_pins="4"/>
  <input name="NW6END" num_pins="4"/>
  <input name="SE2END" num_pins="4"/>
  <input name="SE6END" num_pins="4"/>
  <input name="SL1END" num_pins="4"/>
  <input name="SR1END" num_pins="4"/>
  <input name="SS2END" num_pins="4"/>
  <input name="SS6END" num_pins="4"/>
  <input name="SW2END" num_pins="4"/>
  <input name="SW6END" num_pins="4"/>
  <input name="WL1END" num_pins="4"/>
  <input name="WR1END" num_pins="4"/>
  <input name="WW2END" num_pins="4"/>
  <input name="WW4END" num_pins="4"/>
  <clock name="GCLK_L_B" num_pins="12"/>
  <clock name="GFAN" num_pins="2"/>
  <!-- Local Interconnects -->
  <output name="BYP_L" num_pins="8"/>
  <output name="CLK_L" num_pins="2"/>
  <output name="CTRL_L" num_pins="2"/>
  <output name="FAN_L" num_pins="8"/>
  <output name="IMUX_L" num_pins="48"/>
  <input name="LOGIC_OUTS_L" num_pins="24"/>
  <interconnect>
    <!-- Output muxes for EE2BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NN6END[0] INT_L.NR1END[0] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.SS2END[0] INT_L.SS6END[0]" name="INT_L.EE2BEG[0]" output="INT_L.EE2BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NR1END[1] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.SS2END[1] INT_L.SS6END[1]" name="INT_L.EE2BEG[1]" output="INT_L.EE2BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NR1END[2] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.SS2END[2] INT_L.SS6END[2]" name="INT_L.EE2BEG[2]" output="INT_L.EE2BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NR1END[3] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.SS2END[3] INT_L.SS6END[3]" name="INT_L.EE2BEG[3]" output="INT_L.EE2BEG[3]"/>
    <!-- Output muxes for EE4BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.NN2END[0] INT_L.NN6END[0] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0]" name="INT_L.EE4BEG[0]" output="INT_L.EE4BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1]" name="INT_L.EE4BEG[1]" output="INT_L.EE4BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2]" name="INT_L.EE4BEG[2]" output="INT_L.EE4BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.SS2END[3] INT_L.SS6END[3] INT_L.SW2END[3] INT_L.SW6END[3]" name="INT_L.EE4BEG[3]" output="INT_L.EE4BEG[3]"/>
    <!-- Output muxes for EL1BEG -->
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SE2END[1] INT_L.SE6END[1]" name="INT_L.EL1BEG[0]" output="INT_L.EL1BEG[0]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SE2END[2] INT_L.SE6END[2]" name="INT_L.EL1BEG[1]" output="INT_L.EL1BEG[1]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SE2END[3] INT_L.SE6END[3]" name="INT_L.EL1BEG[2]" output="INT_L.EL1BEG[2]"/>
    <!-- Output muxes for ER1BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.ER1BEG[1]" output="INT_L.ER1BEG[1]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.ER1BEG[2]" output="INT_L.ER1BEG[2]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.ER1BEG[3]" output="INT_L.ER1BEG[3]"/>
    <!-- Output muxes for NE2BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NN6END[0] INT_L.NR1END[0] INT_L.NW2END[0] INT_L.NW6END[0] INT_L.SE2END[0] INT_L.SE6END[0]" name="INT_L.NE2BEG[0]" output="INT_L.NE2BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SE2END[1] INT_L.SE6END[1]" name="INT_L.NE2BEG[1]" output="INT_L.NE2BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SE2END[2] INT_L.SE6END[2]" name="INT_L.NE2BEG[2]" output="INT_L.NE2BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SE2END[3] INT_L.SE6END[3]" name="INT_L.NE2BEG[3]" output="INT_L.NE2BEG[3]"/>
    <!-- Output muxes for NE6BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.NN2END[0] INT_L.NN6END[0] INT_L.NW2END[0] INT_L.NW6END[0] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.WW4END[0]" name="INT_L.NE6BEG[0]" output="INT_L.NE6BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.NE6BEG[1]" output="INT_L.NE6BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.NE6BEG[2]" output="INT_L.NE6BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.NE6BEG[3]" output="INT_L.NE6BEG[3]"/>
    <!-- Output muxes for NL1BEG -->
    <mux input="INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SW2END[0] INT_L.SW6END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.NL1BEG[0]" output="INT_L.NL1BEG[0]"/>
    <mux input="INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SW2END[1] INT_L.SW6END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.NL1BEG[1]" output="INT_L.NL1BEG[1]"/>
    <mux input="INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SW2END[2] INT_L.SW6END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.NL1BEG[2]" output="INT_L.NL1BEG[2]"/>
    <!-- Output muxes for NN2BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NN6END[0] INT_L.NR1END[0] INT_L.NW2END[0] INT_L.NW6END[0] INT_L.WR1END[0] INT_L.WW4END[0]" name="INT_L.NN2BEG[0]" output="INT_L.NN2BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.NN2BEG[1]" output="INT_L.NN2BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.NN2BEG[2]" output="INT_L.NN2BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.NN2BEG[3]" output="INT_L.NN2BEG[3]"/>
    <!-- Output muxes for NN6BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.NN2END[0] INT_L.NN6END[0] INT_L.NW2END[0] INT_L.NW6END[0] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.WW4END[0]" name="INT_L.NN6BEG[0]" output="INT_L.NN6BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.NN6BEG[1]" output="INT_L.NN6BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.NN6BEG[2]" output="INT_L.NN6BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.NN6BEG[3]" output="INT_L.NN6BEG[3]"/>
    <!-- Output muxes for NR1BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NN6END[0] INT_L.NR1END[0] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.SS2END[0] INT_L.SS6END[0]" name="INT_L.NR1BEG[0]" output="INT_L.NR1BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NR1END[1] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.SS2END[1] INT_L.SS6END[1]" name="INT_L.NR1BEG[1]" output="INT_L.NR1BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NR1END[2] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.SS2END[2] INT_L.SS6END[2]" name="INT_L.NR1BEG[2]" output="INT_L.NR1BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NR1END[3] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.SS2END[3] INT_L.SS6END[3]" name="INT_L.NR1BEG[3]" output="INT_L.NR1BEG[3]"/>
    <!-- Output muxes for NW2BEG -->
    <mux input="INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NN6END[0] INT_L.NR1END[0] INT_L.NW2END[0] INT_L.NW6END[0] INT_L.WR1END[0] INT_L.WW4END[0]" name="INT_L.NW2BEG[0]" output="INT_L.NW2BEG[0]"/>
    <mux input="INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SW2END[0] INT_L.SW6END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.NW2BEG[1]" output="INT_L.NW2BEG[1]"/>
    <mux input="INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SW2END[1] INT_L.SW6END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.NW2BEG[2]" output="INT_L.NW2BEG[2]"/>
    <mux input="INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SW2END[2] INT_L.SW6END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.NW2BEG[3]" output="INT_L.NW2BEG[3]"/>
    <!-- Output muxes for NW6BEG -->
    <mux input="INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.NN2END[0] INT_L.NN6END[0] INT_L.NW2END[0] INT_L.NW6END[0] INT_L.WW4END[0]" name="INT_L.NW6BEG[0]" output="INT_L.NW6BEG[0]"/>
    <mux input="INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.NW6BEG[1]" output="INT_L.NW6BEG[1]"/>
    <mux input="INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.NW6BEG[2]" output="INT_L.NW6BEG[2]"/>
    <mux input="INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.NW6BEG[3]" output="INT_L.NW6BEG[3]"/>
    <!-- Output muxes for SE2BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0]" name="INT_L.SE2BEG[0]" output="INT_L.SE2BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1]" name="INT_L.SE2BEG[1]" output="INT_L.SE2BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2]" name="INT_L.SE2BEG[2]" output="INT_L.SE2BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SS6END[3] INT_L.SW2END[3] INT_L.SW6END[3]" name="INT_L.SE2BEG[3]" output="INT_L.SE2BEG[3]"/>
    <!-- Output muxes for SE6BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.NN2END[0] INT_L.NN6END[0] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0]" name="INT_L.SE6BEG[0]" output="INT_L.SE6BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1]" name="INT_L.SE6BEG[1]" output="INT_L.SE6BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2]" name="INT_L.SE6BEG[2]" output="INT_L.SE6BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.SS2END[3] INT_L.SS6END[3] INT_L.SW2END[3] INT_L.SW6END[3]" name="INT_L.SE6BEG[3]" output="INT_L.SE6BEG[3]"/>
    <!-- Output muxes for SL1BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0]" name="INT_L.SL1BEG[0]" output="INT_L.SL1BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1]" name="INT_L.SL1BEG[1]" output="INT_L.SL1BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2]" name="INT_L.SL1BEG[2]" output="INT_L.SL1BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SS6END[3] INT_L.SW2END[3] INT_L.SW6END[3]" name="INT_L.SL1BEG[3]" output="INT_L.SL1BEG[3]"/>
    <!-- Output muxes for SR1BEG -->
    <mux input="INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.SR1BEG[1]" output="INT_L.SR1BEG[1]"/>
    <mux input="INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.SR1BEG[2]" output="INT_L.SR1BEG[2]"/>
    <mux input="INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.SR1BEG[3]" output="INT_L.SR1BEG[3]"/>
    <!-- Output muxes for SS2BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.SS2BEG[0]" output="INT_L.SS2BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.SS2BEG[1]" output="INT_L.SS2BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.SS2BEG[2]" output="INT_L.SS2BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SS6END[3] INT_L.SW2END[3] INT_L.SW6END[3] INT_L.WW2END[3]" name="INT_L.SS2BEG[3]" output="INT_L.SS2BEG[3]"/>
    <!-- Output muxes for SS6BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.SS6BEG[0]" output="INT_L.SS6BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.SS6BEG[1]" output="INT_L.SS6BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.SS6BEG[2]" output="INT_L.SS6BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.SS2END[3] INT_L.SS6END[3] INT_L.SW2END[3] INT_L.SW6END[3] INT_L.WW2END[3]" name="INT_L.SS6BEG[3]" output="INT_L.SS6BEG[3]"/>
    <!-- Output muxes for SW2BEG -->
    <mux input="INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.SW2BEG[0]" output="INT_L.SW2BEG[0]"/>
    <mux input="INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.SW2BEG[1]" output="INT_L.SW2BEG[1]"/>
    <mux input="INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.SW2BEG[2]" output="INT_L.SW2BEG[2]"/>
    <mux input="INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SS6END[3] INT_L.SW2END[3] INT_L.SW6END[3] INT_L.WL1END[3] INT_L.WW2END[3]" name="INT_L.SW2BEG[3]" output="INT_L.SW2BEG[3]"/>
    <!-- Output muxes for SW6BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SE2END[0] INT_L.SE6END[0] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.SW6BEG[0]" output="INT_L.SW6BEG[0]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.SW6BEG[1]" output="INT_L.SW6BEG[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.SW6BEG[2]" output="INT_L.SW6BEG[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EE4END[3] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.SS2END[3] INT_L.SS6END[3] INT_L.SW2END[3] INT_L.SW6END[3] INT_L.WW2END[3]" name="INT_L.SW6BEG[3]" output="INT_L.SW6BEG[3]"/>
    <!-- Output muxes for WL1BEG -->
    <mux input="INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SE2END[1] INT_L.SE6END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.WL1BEG[0]" output="INT_L.WL1BEG[0]"/>
    <mux input="INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SE2END[2] INT_L.SE6END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.WL1BEG[1]" output="INT_L.WL1BEG[1]"/>
    <mux input="INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.SE2END[3] INT_L.SE6END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SS6END[3] INT_L.SW2END[3] INT_L.SW6END[3] INT_L.WL1END[3] INT_L.WW2END[3]" name="INT_L.WL1BEG[2]" output="INT_L.WL1BEG[2]"/>
    <!-- Output muxes for WR1BEG -->
    <mux input="INT_L.EE2END[0] INT_L.EE4END[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NN6END[0] INT_L.NR1END[0] INT_L.NW2END[0] INT_L.NW6END[0] INT_L.WR1END[0] INT_L.WW4END[0]" name="INT_L.WR1BEG[1]" output="INT_L.WR1BEG[1]"/>
    <mux input="INT_L.EE2END[1] INT_L.EE4END[1] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.WR1BEG[2]" output="INT_L.WR1BEG[2]"/>
    <mux input="INT_L.EE2END[2] INT_L.EE4END[2] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.WR1BEG[3]" output="INT_L.WR1BEG[3]"/>
    <!-- Output muxes for WW2BEG -->
    <mux input="INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.WW2BEG[0]" output="INT_L.WW2BEG[0]"/>
    <mux input="INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.WW2BEG[1]" output="INT_L.WW2BEG[1]"/>
    <mux input="INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.WW2BEG[2]" output="INT_L.WW2BEG[2]"/>
    <mux input="INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SS6END[3] INT_L.SW2END[3] INT_L.SW6END[3] INT_L.WL1END[3] INT_L.WW2END[3]" name="INT_L.WW2BEG[3]" output="INT_L.WW2BEG[3]"/>
    <!-- Output muxes for WW4BEG -->
    <mux input="INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[18] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NE6END[0] INT_L.NN2END[0] INT_L.NN6END[0] INT_L.NW2END[0] INT_L.NW6END[0] INT_L.WW4END[0]" name="INT_L.WW4BEG[0]" output="INT_L.WW4BEG[0]"/>
    <mux input="INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[19] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NE6END[1] INT_L.NN2END[1] INT_L.NN6END[1] INT_L.NW2END[1] INT_L.NW6END[1] INT_L.SS2END[0] INT_L.SS6END[0] INT_L.SW2END[0] INT_L.SW6END[0] INT_L.WW2END[0] INT_L.WW4END[1]" name="INT_L.WW4BEG[1]" output="INT_L.WW4BEG[1]"/>
    <mux input="INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[16] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NE6END[2] INT_L.NN2END[2] INT_L.NN6END[2] INT_L.NW2END[2] INT_L.NW6END[2] INT_L.SS2END[1] INT_L.SS6END[1] INT_L.SW2END[1] INT_L.SW6END[1] INT_L.WW2END[1] INT_L.WW4END[2]" name="INT_L.WW4BEG[2]" output="INT_L.WW4BEG[2]"/>
    <mux input="INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[17] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NE6END[3] INT_L.NN2END[3] INT_L.NN6END[3] INT_L.NW2END[3] INT_L.NW6END[3] INT_L.SS2END[2] INT_L.SS6END[2] INT_L.SW2END[2] INT_L.SW6END[2] INT_L.WW2END[2] INT_L.WW4END[3]" name="INT_L.WW4BEG[3]" output="INT_L.WW4BEG[3]"/>
    <!-- Output muxes for BYP_L -->
    <mux input="INT_L.EE2END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NR1END[0] INT_L.NW2END[0] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[0]" name="INT_L.BYP_L[0]" output="INT_L.BYP_L[0]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[1] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[18] INT_L.NE2END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NR1END[0] INT_L.NW2END[1] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0]" name="INT_L.BYP_L[1]" output="INT_L.BYP_L[1]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[1] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[2] INT_L.WW2END[1]" name="INT_L.BYP_L[2]" output="INT_L.BYP_L[2]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[3] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[16] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[2] INT_L.NW2END[3] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2]" name="INT_L.BYP_L[3]" output="INT_L.BYP_L[3]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[19] INT_L.NE2END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[1] INT_L.WW2END[0]" name="INT_L.BYP_L[4]" output="INT_L.BYP_L[4]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[2] INT_L.ER1END[1] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NR1END[1] INT_L.NW2END[2] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1]" name="INT_L.BYP_L[5]" output="INT_L.BYP_L[5]"/>
    <mux input="INT_L.EE2END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[17] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[2] INT_L.SS2END[3] INT_L.SW2END[3] INT_L.WL1END[3] INT_L.WR1END[3] INT_L.WW2END[2]" name="INT_L.BYP_L[6]" output="INT_L.BYP_L[6]"/>
    <mux input="INT_L.EE2END[3] INT_L.ER1END[3] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[21] INT_L.NR1END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SW2END[3] INT_L.WL1END[3] INT_L.WW2END[3]" name="INT_L.BYP_L[7]" output="INT_L.BYP_L[7]"/>
    <!-- Output muxes for CLK_L -->
    <mux input="INT_L.ER1END[1] INT_L.GCLK_L_B[0] INT_L.GCLK_L_B[1] INT_L.GCLK_L_B[2] INT_L.GCLK_L_B[3] INT_L.GCLK_L_B[4] INT_L.GCLK_L_B[5] INT_L.SR1END[1] INT_L.WR1END[1]" name="INT_L.CLK_L[0]" output="INT_L.CLK_L[0]"/>
    <mux input="INT_L.ER1END[1] INT_L.GCLK_L_B[0] INT_L.GCLK_L_B[1] INT_L.GCLK_L_B[2] INT_L.GCLK_L_B[3] INT_L.GCLK_L_B[4] INT_L.GCLK_L_B[5] INT_L.SR1END[1] INT_L.WR1END[1]" name="INT_L.CLK_L[1]" output="INT_L.CLK_L[1]"/>
    <!-- Output muxes for CTRL_L -->
    <mux input="INT_L.EE4END[2] INT_L.ER1END[2] INT_L.GFAN[0] INT_L.GFAN[1] INT_L.NE6END[2] INT_L.NN6END[2] INT_L.NR1END[2] INT_L.NW6END[2] INT_L.SE6END[2] INT_L.SR1END[2] INT_L.SS6END[2] INT_L.SW6END[1] INT_L.WR1END[2] INT_L.WW4END[2]" name="INT_L.CTRL_L[0]" output="INT_L.CTRL_L[0]"/>
    <mux input="INT_L.EE4END[2] INT_L.ER1END[2] INT_L.GFAN[0] INT_L.GFAN[1] INT_L.NE6END[2] INT_L.NN6END[2] INT_L.NR1END[2] INT_L.NW6END[2] INT_L.SE6END[2] INT_L.SR1END[2] INT_L.SS6END[2] INT_L.SW6END[1] INT_L.WR1END[2] INT_L.WW4END[2]" name="INT_L.CTRL_L[1]" output="INT_L.CTRL_L[1]"/>
    <!-- Output muxes for FAN_L -->
    <mux input="INT_L.EE2END[0] INT_L.EL1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NR1END[0] INT_L.NW2END[0] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.WR1END[0]" name="INT_L.FAN_L[0]" output="INT_L.FAN_L[0]"/>
    <mux input="INT_L.EE2END[3] INT_L.EL1END[3] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[17] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2]" name="INT_L.FAN_L[1]" output="INT_L.FAN_L[1]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[1] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[19] INT_L.NE2END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0]" name="INT_L.FAN_L[2]" output="INT_L.FAN_L[2]"/>
    <mux input="INT_L.EE2END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SW2END[3] INT_L.WL1END[3] INT_L.WR1END[3] INT_L.WW2END[3]" name="INT_L.FAN_L[3]" output="INT_L.FAN_L[3]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[18] INT_L.NE2END[0] INT_L.NL1END[1] INT_L.NN2END[0] INT_L.NR1END[0] INT_L.NW2END[1] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[0] INT_L.WW2END[0]" name="INT_L.FAN_L[4]" output="INT_L.FAN_L[4]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[16] INT_L.NE2END[2] INT_L.NN2END[2] INT_L.NR1END[2] INT_L.NW2END[3] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[2] INT_L.WW2END[2]" name="INT_L.FAN_L[5]" output="INT_L.FAN_L[5]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NL1END[2] INT_L.NN2END[1] INT_L.NR1END[1] INT_L.NW2END[2] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[1] INT_L.WW2END[1]" name="INT_L.FAN_L[6]" output="INT_L.FAN_L[6]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[2] INT_L.ER1END[1] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1]" name="INT_L.FAN_L[7]" output="INT_L.FAN_L[7]"/>
    <!-- Output muxes for IMUX_L -->
    <mux input="INT_L.EE2END[0] INT_L.EL1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NR1END[0] INT_L.NW2END[0] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.WR1END[0]" name="INT_L.IMUX_L[0]" output="INT_L.IMUX_L[0]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[18] INT_L.NE2END[0] INT_L.NL1END[1] INT_L.NN2END[0] INT_L.NR1END[0] INT_L.NW2END[1] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[0] INT_L.WW2END[0]" name="INT_L.IMUX_L[1]" output="INT_L.IMUX_L[1]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[1] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[19] INT_L.NE2END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0]" name="INT_L.IMUX_L[2]" output="INT_L.IMUX_L[2]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NL1END[2] INT_L.NN2END[1] INT_L.NR1END[1] INT_L.NW2END[2] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[1] INT_L.WW2END[1]" name="INT_L.IMUX_L[3]" output="INT_L.IMUX_L[3]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[2] INT_L.ER1END[1] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1]" name="INT_L.IMUX_L[4]" output="INT_L.IMUX_L[4]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[16] INT_L.NE2END[2] INT_L.NN2END[2] INT_L.NR1END[2] INT_L.NW2END[3] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[2] INT_L.WW2END[2]" name="INT_L.IMUX_L[5]" output="INT_L.IMUX_L[5]"/>
    <mux input="INT_L.EE2END[3] INT_L.EL1END[3] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[17] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2]" name="INT_L.IMUX_L[6]" output="INT_L.IMUX_L[6]"/>
    <mux input="INT_L.EE2END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SW2END[3] INT_L.WL1END[3] INT_L.WR1END[3] INT_L.WW2END[3]" name="INT_L.IMUX_L[7]" output="INT_L.IMUX_L[7]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NR1END[0] INT_L.NW2END[0] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.WR1END[0]" name="INT_L.IMUX_L[8]" output="INT_L.IMUX_L[8]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[18] INT_L.NE2END[0] INT_L.NL1END[1] INT_L.NN2END[0] INT_L.NR1END[0] INT_L.NW2END[1] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[0] INT_L.WW2END[0]" name="INT_L.IMUX_L[9]" output="INT_L.IMUX_L[9]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[1] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[19] INT_L.NE2END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0]" name="INT_L.IMUX_L[10]" output="INT_L.IMUX_L[10]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NL1END[2] INT_L.NN2END[1] INT_L.NR1END[1] INT_L.NW2END[2] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[1] INT_L.WW2END[1]" name="INT_L.IMUX_L[11]" output="INT_L.IMUX_L[11]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[2] INT_L.ER1END[1] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1]" name="INT_L.IMUX_L[12]" output="INT_L.IMUX_L[12]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[16] INT_L.NE2END[2] INT_L.NN2END[2] INT_L.NR1END[2] INT_L.NW2END[3] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[2] INT_L.WW2END[2]" name="INT_L.IMUX_L[13]" output="INT_L.IMUX_L[13]"/>
    <mux input="INT_L.EE2END[3] INT_L.EL1END[3] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[17] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2]" name="INT_L.IMUX_L[14]" output="INT_L.IMUX_L[14]"/>
    <mux input="INT_L.EE2END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SW2END[3] INT_L.WL1END[3] INT_L.WR1END[3] INT_L.WW2END[3]" name="INT_L.IMUX_L[15]" output="INT_L.IMUX_L[15]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NR1END[0] INT_L.NW2END[0] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.WR1END[0]" name="INT_L.IMUX_L[16]" output="INT_L.IMUX_L[16]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[18] INT_L.NE2END[0] INT_L.NL1END[1] INT_L.NN2END[0] INT_L.NR1END[0] INT_L.NW2END[1] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[0] INT_L.WW2END[0]" name="INT_L.IMUX_L[17]" output="INT_L.IMUX_L[17]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[1] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[19] INT_L.NE2END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0]" name="INT_L.IMUX_L[18]" output="INT_L.IMUX_L[18]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[1] INT_L.NL1END[2] INT_L.NN2END[1] INT_L.NR1END[1] INT_L.NW2END[2] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[1] INT_L.WW2END[1]" name="INT_L.IMUX_L[19]" output="INT_L.IMUX_L[19]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[2] INT_L.ER1END[1] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1]" name="INT_L.IMUX_L[20]" output="INT_L.IMUX_L[20]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[16] INT_L.NE2END[2] INT_L.NN2END[2] INT_L.NR1END[2] INT_L.NW2END[3] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[2] INT_L.WW2END[2]" name="INT_L.IMUX_L[21]" output="INT_L.IMUX_L[21]"/>
    <mux input="INT_L.EE2END[3] INT_L.EL1END[3] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[17] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2]" name="INT_L.IMUX_L[22]" output="INT_L.IMUX_L[22]"/>
    <mux input="INT_L.EE2END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[21] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SW2END[3] INT_L.WL1END[3] INT_L.WR1END[3] INT_L.WW2END[3]" name="INT_L.IMUX_L[23]" output="INT_L.IMUX_L[23]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NR1END[0] INT_L.NW2END[0] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[0]" name="INT_L.IMUX_L[24]" output="INT_L.IMUX_L[24]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[1] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[18] INT_L.NE2END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NR1END[0] INT_L.NW2END[1] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0]" name="INT_L.IMUX_L[25]" output="INT_L.IMUX_L[25]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[19] INT_L.NE2END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[1] INT_L.WW2END[0]" name="INT_L.IMUX_L[26]" output="INT_L.IMUX_L[26]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[2] INT_L.ER1END[1] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NR1END[1] INT_L.NW2END[2] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1]" name="INT_L.IMUX_L[27]" output="INT_L.IMUX_L[27]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[1] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[2] INT_L.WW2END[1]" name="INT_L.IMUX_L[28]" output="INT_L.IMUX_L[28]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[3] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[16] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[2] INT_L.NW2END[3] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2]" name="INT_L.IMUX_L[29]" output="INT_L.IMUX_L[29]"/>
    <mux input="INT_L.EE2END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[17] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[2] INT_L.SS2END[3] INT_L.SW2END[3] INT_L.WL1END[3] INT_L.WR1END[3] INT_L.WW2END[2]" name="INT_L.IMUX_L[30]" output="INT_L.IMUX_L[30]"/>
    <mux input="INT_L.EE2END[3] INT_L.ER1END[3] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[21] INT_L.NR1END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SW2END[3] INT_L.WL1END[3] INT_L.WW2END[3]" name="INT_L.IMUX_L[31]" output="INT_L.IMUX_L[31]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NR1END[0] INT_L.NW2END[0] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[0]" name="INT_L.IMUX_L[32]" output="INT_L.IMUX_L[32]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[1] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[18] INT_L.NE2END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NR1END[0] INT_L.NW2END[1] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0]" name="INT_L.IMUX_L[33]" output="INT_L.IMUX_L[33]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[19] INT_L.NE2END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[1] INT_L.WW2END[0]" name="INT_L.IMUX_L[34]" output="INT_L.IMUX_L[34]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[2] INT_L.ER1END[1] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NR1END[1] INT_L.NW2END[2] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1]" name="INT_L.IMUX_L[35]" output="INT_L.IMUX_L[35]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[1] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[2] INT_L.WW2END[1]" name="INT_L.IMUX_L[36]" output="INT_L.IMUX_L[36]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[3] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[16] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[2] INT_L.NW2END[3] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2]" name="INT_L.IMUX_L[37]" output="INT_L.IMUX_L[37]"/>
    <mux input="INT_L.EE2END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[17] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[2] INT_L.SS2END[3] INT_L.SW2END[3] INT_L.WL1END[3] INT_L.WR1END[3] INT_L.WW2END[2]" name="INT_L.IMUX_L[38]" output="INT_L.IMUX_L[38]"/>
    <mux input="INT_L.EE2END[3] INT_L.ER1END[3] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[21] INT_L.NR1END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SW2END[3] INT_L.WL1END[3] INT_L.WW2END[3]" name="INT_L.IMUX_L[39]" output="INT_L.IMUX_L[39]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[0] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[0] INT_L.LOGIC_OUTS_L[12] INT_L.LOGIC_OUTS_L[22] INT_L.NE2END[0] INT_L.NL1END[0] INT_L.NN2END[0] INT_L.NR1END[0] INT_L.NW2END[0] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[0]" name="INT_L.IMUX_L[40]" output="INT_L.IMUX_L[40]"/>
    <mux input="INT_L.EE2END[0] INT_L.EL1END[1] INT_L.ER1END[0] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[4] INT_L.LOGIC_OUTS_L[8] INT_L.LOGIC_OUTS_L[18] INT_L.NE2END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NR1END[0] INT_L.NW2END[1] INT_L.SE2END[0] INT_L.SL1END[0] INT_L.SS2END[0] INT_L.SW2END[0] INT_L.WL1END[0] INT_L.WR1END[1] INT_L.WW2END[0]" name="INT_L.IMUX_L[41]" output="INT_L.IMUX_L[41]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[1] INT_L.ER1END[1] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[5] INT_L.LOGIC_OUTS_L[9] INT_L.LOGIC_OUTS_L[19] INT_L.NE2END[1] INT_L.NL1END[1] INT_L.NN2END[1] INT_L.NR1END[1] INT_L.NW2END[1] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[1] INT_L.WW2END[0]" name="INT_L.IMUX_L[42]" output="INT_L.IMUX_L[42]"/>
    <mux input="INT_L.EE2END[1] INT_L.EL1END[2] INT_L.ER1END[1] INT_L.GFAN[0] INT_L.LOGIC_OUTS_L[1] INT_L.LOGIC_OUTS_L[13] INT_L.LOGIC_OUTS_L[23] INT_L.NE2END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NR1END[1] INT_L.NW2END[2] INT_L.SE2END[1] INT_L.SL1END[1] INT_L.SR1END[1] INT_L.SS2END[1] INT_L.SW2END[1] INT_L.WL1END[1] INT_L.WR1END[2] INT_L.WW2END[1]" name="INT_L.IMUX_L[43]" output="INT_L.IMUX_L[43]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[2] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[2] INT_L.LOGIC_OUTS_L[14] INT_L.LOGIC_OUTS_L[20] INT_L.NE2END[2] INT_L.NL1END[2] INT_L.NN2END[2] INT_L.NR1END[2] INT_L.NW2END[2] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[1] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[2] INT_L.WW2END[1]" name="INT_L.IMUX_L[44]" output="INT_L.IMUX_L[44]"/>
    <mux input="INT_L.EE2END[2] INT_L.EL1END[3] INT_L.ER1END[2] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[6] INT_L.LOGIC_OUTS_L[10] INT_L.LOGIC_OUTS_L[16] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[2] INT_L.NW2END[3] INT_L.SE2END[2] INT_L.SL1END[2] INT_L.SR1END[2] INT_L.SS2END[2] INT_L.SW2END[2] INT_L.WL1END[2] INT_L.WR1END[3] INT_L.WW2END[2]" name="INT_L.IMUX_L[45]" output="INT_L.IMUX_L[45]"/>
    <mux input="INT_L.EE2END[3] INT_L.EL1END[3] INT_L.ER1END[3] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[7] INT_L.LOGIC_OUTS_L[11] INT_L.LOGIC_OUTS_L[17] INT_L.NE2END[3] INT_L.NN2END[3] INT_L.NR1END[3] INT_L.NW2END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[2] INT_L.SS2END[3] INT_L.SW2END[3] INT_L.WL1END[3] INT_L.WR1END[3] INT_L.WW2END[2]" name="INT_L.IMUX_L[46]" output="INT_L.IMUX_L[46]"/>
    <mux input="INT_L.EE2END[3] INT_L.ER1END[3] INT_L.GFAN[1] INT_L.LOGIC_OUTS_L[3] INT_L.LOGIC_OUTS_L[15] INT_L.LOGIC_OUTS_L[21] INT_L.NR1END[3] INT_L.SE2END[3] INT_L.SL1END[3] INT_L.SR1END[3] INT_L.SS2END[3] INT_L.SW2END[3] INT_L.WL1END[3] INT_L.WW2END[3]" name="INT_L.IMUX_L[47]" output="INT_L.IMUX_L[47]"/>
  </interconnect>
</pb_type>
