(S (NP (NNP ExaScale) (NNS systems)) (VP (MD will) (VP (VB be) (NP (NP (DT a) (JJ key) (NN driver)) (PP (IN for) (NP (NP (NNS simulations)) (SBAR (WHNP (WDT that)) (S (VP (VBP are) (ADJP (JJ essential) (PP (IN for) (NP (NP (NN advance)) (PP (IN of) (NP (NP (NN science)) (CC and) (NP (JJ economic) (NN growth))))))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP aim) (S (VP (TO to) (VP (VB present) (NP (NP (DT a) (JJ new) (NN concept)) (PP (IN of) (NP (NN microprocessor)))) (PP (IN for) (NP (NP (NML (VBG floating) (HYPH -) (NN point)) (NNS computations)) (UCP (ADJP (JJ useful) (PP (IN for) (S (VP (VBG being) (NP (NP (DT a) (JJ basic) (NN building) (NN block)) (PP (IN of) (NP (NNP ExaScale) (NNS systems)))))))) (CC and) (NML (PP (IN beyond)))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN microprocessor) (NN architecture)) (VP (VBZ has) (NP (NP (DT a) (NN frontend)) (PP (IN for) (NP (NP (NN programming) (NN interface)) (PP (VBN based) (PP (IN on) (NP (NP (DT the) (NN concept)) (PP (IN of) (NP (ADJP (NN event) (HYPH -) (VBN driven)) (NN simulation)))))))))) (. .))
(S (NP (DT The) (NN user) (NN program)) (VP (VBZ is) (VP (VBN executed) (PP (IN as) (NP (NP (DT an) (ADJP (NN event) (HYPH -) (VBN driven)) (NN simulation)) (VP (VBG using) (NP (DT a) (NML (NML (NN hardware) (HYPH /) (NN software)) (VP (VBN co-designed))) (NN simulator))))))) (. .))
(S (NP (DT This)) (VP (VBZ is) (NP (NP (DT the) (JJ flexible) (NN part)) (PP (IN of) (NP (DT the) (NN system))))) (. .))
(FRAG (FRAG (NP (DT The) (NML (NN back) (HYPH -) (NN end)) (NNS exploits)) (NP (NP (DT the) (NN concept)) (PP (IN of) (NP (NP (JJ uniform) (NN topology)) (PP (IN as) (PP (IN in) (NP (DT a) (NN brain)))))))) (: :) (S (NP (DT a) (JJ massive) (NN packet)) (VP (VBD switched) (NP (NN interconnection) (NN network)) (PP (IN with) (NP (ADJP (NP (JJ flit) (NN credit)) (HYPH -) (VBN based)) (NN flow) (NN control))) (PP (IN with) (NP (NP (JJ virtual) (NNS channels)) (SBAR (WHNP (WDT that)) (S (VP (VBZ incorporates) (ADVP (RB seamlessly) (NP (NP (NN communication)) (, ,) (NP (NN arithmetic)) (CC and) (NP (NN storage))))))))))) (. .))
(S (NP (NML (VBG Floating) (HYPH -) (NN point)) (NNS computations)) (VP (VBP are) (VP (VBN incorporated) (PP (IN as) (NP (NML (PP (IN on) (HYPH -) (NP (NN line)))) (NN arithmetic) (NNS operators))) (PP (IN in) (NP (NP (DT the) (NN output) (NNS ports)) (PP (IN of) (NP (NP (NP (DT the) (NNS switches)) (PP (IN as) (NP (JJ virtual) (NN arithmetic) (NN output) (NNS channels)))) (, ,) (CC and) (NP (NP (NN storage)) (PP (IN as) (NP (JJ virtual) (NN input) (NNS channels)))))))))) (. .))
(S (NP (DT The) (NML (JJ front) (HYPH -) (NN end))) (VP (VP (VBZ carries) (PRT (RP out)) (NP (NP (DT the) (ADJP (NN event) (HYPH -) (VBN driven)) (NN simulation)) (PP (IN of) (NP (DT the) (NN user) (NN program))))) (, ,) (CC and) (VP (VBZ uses) (NP (DT the) (NN arithmetic) (NN network)) (PP (IN for) (NP (NP (DT the) (JJ hard) (NML (VBG floating) (HYPH -) (NN point)) (NN work)) (PP (IN by) (NP (NP (NNS means)) (PP (IN of) (NP (JJ virtual) (NNS dataflows))))))))) (. .))
(S (NP (PRP We)) (VP (VBP expect) (S (VP (TO to) (VP (VB reduce) (NP (NP (RB significantly) (DT the) (NNS needs)) (PP (IN of) (NP (JJ main) (NN memory)))) (PP (IN due) (IN to) (NP (NP (DT the) (NN execution) (NN model)) (VP (VBN proposed))))))) (, ,) (SBAR (WHADVP (WRB where)) (S (NP (NNS variables)) (VP (VBP are) (ADVP (RB just)) (NP (NP (JJ virtual) (NNS interconnections)) (PP (IN in) (NP (NP (DT the) (NN network) (CC or) (NNS signals)) (VP (VBN stored) (PP (IN in) (NP (DT the) (JJ virtual) (NNS channels))))))))))) (. .))
(S (ADVP (RB Moreover)) (, ,) (NP (PRP we)) (VP (VBP have) (NP (DT the) (NN hypothesis)) (SBAR (IN that) (S (S (NP (NP (DT the) (NN problem) (NN size)) (VP (VBN assigned) (PP (IN to) (NP (DT a) (NN microprocessor))))) (VP (MD should) (VP (VB allow) (NP (JJ maximum) (NN concurrency))))) (CC and) (S (NP (PRP it)) (VP (MD should) (RB not) (VP (VB be) (NP (JJ oversized)))))))) (. .))
(S (NP (DT This)) (VP (MD may) (VP (VB lead) (PP (IN to) (NP (NP (NNS systems)) (VP (VBN composed) (PP (IN of) (NP (NNS microprocessors))) (PP (IN with) (NP (NP (JJ main) (NN memory)) (VP (VBN incorporated) (PP (IN in) (NP (NN 3D) (NNS chips))))))))))) (. .))
(S (NP (PRP We)) (VP (VBD identified) (NP (NP (NP (JJ several) (NNS challenges)) (SBAR (WHNP (WDT that)) (S (NP (DT a) (NN research) (S (VP (TO to) (VP (VB develop) (NP (DT this) (NN microprocessor)))))) (VP (MD should) (VP (VB address)))))) (, ,) (CC and) (NP (NP (JJ several) (NN hypothesis)) (SBAR (WHNP (WDT that)) (S (VP (MD should) (VP (VB be) (VP (VBN demonstrated) (PP (IN by) (NP (NP (NNS means)) (PP (IN of) (NP (JJ scientific) (NN evidence))))))))))))) (. .))
