<profile>

<section name = "Vitis HLS Report for 'matrix_vector'" level="0">
<item name = "Date">Wed Mar 10 23:25:00 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">dft_hls</item>
<item name = "Solution">text_solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 15.210 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">265, 265, 4.031 us, 4.031 us, 266, 266, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- data_loop_dot_product_loop">263, 263, 12, 4, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 175, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 348, 711, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 132, -</column>
<column name="Register">-, -, 396, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U1">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_fu_248_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln8_1_fu_282_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln8_fu_186_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln12_1_fu_254_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln12_fu_192_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln8_fu_180_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="grp_fu_172_p0">select, 0, 0, 32, 1, 1</column>
<column name="select_ln14_1_fu_267_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln14_fu_260_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln8_2_fu_206_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln8_fu_198_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">14, 3, 1, 3</column>
<column name="ap_phi_mux_i_phi_fu_143_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_131_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_j_phi_fu_154_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_sum_phi_fu_165_p4">9, 2, 32, 64</column>
<column name="i_reg_139">9, 2, 4, 8</column>
<column name="indvar_flatten_reg_127">9, 2, 7, 14</column>
<column name="j_reg_150">9, 2, 4, 8</column>
<column name="sum_reg_161">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln12_reg_345">4, 0, 4, 0</column>
<column name="add_ln8_1_reg_374">7, 0, 7, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_reg_139">4, 0, 4, 0</column>
<column name="icmp_ln12_1_reg_350">1, 0, 1, 0</column>
<column name="icmp_ln12_reg_308">1, 0, 1, 0</column>
<column name="icmp_ln12_reg_308_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln8_reg_304">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_127">7, 0, 7, 0</column>
<column name="j_reg_150">4, 0, 4, 0</column>
<column name="mul_reg_379">32, 0, 32, 0</column>
<column name="select_ln14_1_reg_359">32, 0, 32, 0</column>
<column name="select_ln14_reg_354">32, 0, 32, 0</column>
<column name="select_ln8_2_reg_313">4, 0, 4, 0</column>
<column name="sum_1_reg_389">32, 0, 32, 0</column>
<column name="sum_reg_161">32, 0, 32, 0</column>
<column name="trunc_ln12_reg_319">1, 0, 1, 0</column>
<column name="icmp_ln12_1_reg_350">64, 32, 1, 0</column>
<column name="icmp_ln8_reg_304">64, 32, 1, 0</column>
<column name="select_ln8_2_reg_313">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="M_0_address0">out, 5, ap_memory, M_0, array</column>
<column name="M_0_ce0">out, 1, ap_memory, M_0, array</column>
<column name="M_0_q0">in, 32, ap_memory, M_0, array</column>
<column name="M_1_address0">out, 5, ap_memory, M_1, array</column>
<column name="M_1_ce0">out, 1, ap_memory, M_1, array</column>
<column name="M_1_q0">in, 32, ap_memory, M_1, array</column>
<column name="V_In_0_address0">out, 2, ap_memory, V_In_0, array</column>
<column name="V_In_0_ce0">out, 1, ap_memory, V_In_0, array</column>
<column name="V_In_0_q0">in, 32, ap_memory, V_In_0, array</column>
<column name="V_In_1_address0">out, 2, ap_memory, V_In_1, array</column>
<column name="V_In_1_ce0">out, 1, ap_memory, V_In_1, array</column>
<column name="V_In_1_q0">in, 32, ap_memory, V_In_1, array</column>
<column name="V_Out_address0">out, 3, ap_memory, V_Out, array</column>
<column name="V_Out_ce0">out, 1, ap_memory, V_Out, array</column>
<column name="V_Out_we0">out, 1, ap_memory, V_Out, array</column>
<column name="V_Out_d0">out, 32, ap_memory, V_Out, array</column>
</table>
</item>
</section>
</profile>
