

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Mon Oct 16 13:38:15 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  5140262942|  5140262942|  51.403 sec|  51.403 sec|  5140262943|  5140262943|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  8323200|  8323200|         2|          -|          -|  4161600|        no|
        |- Loop 2  |  4161600|  4161600|         2|          -|          -|  2080800|        no|
        |- Loop 3  |    65025|    65025|         1|          -|          -|    65025|        no|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 6 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 12 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 13 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_26" [src/srcnn.cpp:5]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_25, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln23 = store i22 0, i22 %empty" [src/srcnn.cpp:23]   --->   Operation 31 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln23 = store i45 0, i45 %phi_mul" [src/srcnn.cpp:23]   --->   Operation 32 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln23 = br void %memset.loop4" [src/srcnn.cpp:23]   --->   Operation 33 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_load = load i22 %empty"   --->   Operation 34 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.91ns)   --->   "%exitcond63 = icmp_eq  i22 %p_load, i22 4161600"   --->   Operation 35 'icmp' 'exitcond63' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.91ns)   --->   "%empty_62 = add i22 %p_load, i22 1"   --->   Operation 36 'add' 'empty_62' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond63, void %memset.loop4.split, void %memset.loop2.preheader"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul_load = load i45 %phi_mul"   --->   Operation 38 'load' 'phi_mul_load' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4161600, i64 4161600, i64 4161600"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext = zext i22 %p_load"   --->   Operation 40 'zext' 'zext' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.06ns)   --->   "%next_mul = add i45 %phi_mul_load, i45 4227266"   --->   Operation 41 'add' 'next_mul' <Predicate = (!exitcond63)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i3 @_ssdm_op_PartSelect.i3.i45.i32.i32, i45 %phi_mul_load, i32 41, i32 43"   --->   Operation 42 'partselect' 'p_cast1' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 0, i64 %zext"   --->   Operation 43 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 0, i64 %zext"   --->   Operation 44 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext"   --->   Operation 45 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext"   --->   Operation 46 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext"   --->   Operation 47 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext"   --->   Operation 48 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext"   --->   Operation 49 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext"   --->   Operation 50 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23' <Predicate = (!exitcond63)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i3 %p_cast1, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6"   --->   Operation 51 'switch' 'switch_ln0' <Predicate = (!exitcond63)> <Delay = 0.73>
ST_2 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22"   --->   Operation 52 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 6)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21"   --->   Operation 54 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 5)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20"   --->   Operation 56 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 4)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19"   --->   Operation 58 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 3)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18"   --->   Operation 60 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17"   --->   Operation 62 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16"   --->   Operation 64 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 0)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23"   --->   Operation 66 'store' 'store_ln0' <Predicate = (!exitcond63 & p_cast1 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!exitcond63 & p_cast1 == 7)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%phi_mul3 = alloca i32 1"   --->   Operation 68 'alloca' 'phi_mul3' <Predicate = (exitcond63)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty_63 = alloca i32 1"   --->   Operation 69 'alloca' 'empty_63' <Predicate = (exitcond63)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i21 0, i21 %empty_63"   --->   Operation 70 'store' 'store_ln0' <Predicate = (exitcond63)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i43 0, i43 %phi_mul3"   --->   Operation 71 'store' 'store_ln0' <Predicate = (exitcond63)> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop2"   --->   Operation 72 'br' 'br_ln0' <Predicate = (exitcond63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %empty_62, i22 %empty"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i45 %next_mul, i45 %phi_mul"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop4"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.14>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_load11 = load i21 %empty_63"   --->   Operation 76 'load' 'p_load11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.90ns)   --->   "%exitcond52 = icmp_eq  i21 %p_load11, i21 2080800"   --->   Operation 77 'icmp' 'exitcond52' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.90ns)   --->   "%empty_64 = add i21 %p_load11, i21 1"   --->   Operation 78 'add' 'empty_64' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond52, void %memset.loop2.split, void %memset.loop.preheader"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%phi_mul3_load = load i43 %phi_mul3"   --->   Operation 80 'load' 'phi_mul3_load' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2080800, i64 2080800, i64 2080800"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.05ns)   --->   "%next_mul4 = add i43 %phi_mul3_load, i43 2113633"   --->   Operation 82 'add' 'next_mul4' <Predicate = (!exitcond52)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i3 @_ssdm_op_PartSelect.i3.i43.i32.i32, i43 %phi_mul3_load, i32 39, i32 41"   --->   Operation 83 'partselect' 'p_cast4' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_cast = zext i21 %p_load11"   --->   Operation 84 'zext' 'p_cast' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %p_cast"   --->   Operation 85 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %p_cast"   --->   Operation 86 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %p_cast"   --->   Operation 87 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %p_cast"   --->   Operation 88 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %p_cast"   --->   Operation 89 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %p_cast"   --->   Operation 90 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %p_cast"   --->   Operation 91 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %p_cast"   --->   Operation 92 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31' <Predicate = (!exitcond52)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i3 %p_cast4, void %.case.717, i3 0, void %.case.010, i3 1, void %.case.111, i3 2, void %.case.212, i3 3, void %.case.313, i3 4, void %.case.414, i3 5, void %.case.515, i3 6, void %.case.616"   --->   Operation 93 'switch' 'switch_ln0' <Predicate = (!exitcond52)> <Delay = 0.73>
ST_4 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28"   --->   Operation 94 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 6)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27"   --->   Operation 96 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 5)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26"   --->   Operation 98 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 99 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 4)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25"   --->   Operation 100 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 3)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31"   --->   Operation 102 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 2)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30"   --->   Operation 104 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 1)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24"   --->   Operation 106 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 0)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29"   --->   Operation 108 'store' 'store_ln0' <Predicate = (!exitcond52 & p_cast4 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit9"   --->   Operation 109 'br' 'br_ln0' <Predicate = (!exitcond52 & p_cast4 == 7)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%empty_65 = alloca i32 1"   --->   Operation 110 'alloca' 'empty_65' <Predicate = (exitcond52)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %empty_65"   --->   Operation 111 'store' 'store_ln0' <Predicate = (exitcond52)> <Delay = 0.42>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 112 'br' 'br_ln0' <Predicate = (exitcond52)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.42>
ST_5 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln0 = store i21 %empty_64, i21 %empty_63"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln0 = store i43 %next_mul4, i43 %phi_mul3"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop2"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.09>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%p_load12 = load i16 %empty_65"   --->   Operation 116 'load' 'p_load12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.85ns)   --->   "%exitcond1 = icmp_eq  i16 %p_load12, i16 65025"   --->   Operation 117 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.85ns)   --->   "%empty_66 = add i16 %p_load12, i16 1"   --->   Operation 118 'add' 'empty_66' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %memset.loop.split, void %split"   --->   Operation 119 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65025, i64 65025, i64 65025"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%p_cast5 = zext i16 %p_load12"   --->   Operation 121 'zext' 'p_cast5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %p_cast5"   --->   Operation 122 'getelementptr' 'output_ftmap_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_ftmap_addr"   --->   Operation 123 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_6 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 %empty_66, i16 %empty_65"   --->   Operation 124 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 0.42>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 125 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln28 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/srcnn.cpp:28]   --->   Operation 126 'call' 'call_ln28' <Predicate = (exitcond1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln28 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" [src/srcnn.cpp:28]   --->   Operation 127 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln31 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2" [src/srcnn.cpp:31]   --->   Operation 128 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln31 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2" [src/srcnn.cpp:31]   --->   Operation 129 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 130 'read' 'conv3_biases_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%empty_67 = bitcast i32 %conv3_biases_read"   --->   Operation 131 'bitcast' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln34 = call void @conv3, i32 %conv3_weights, i32 %empty_67, i32 %output_ftmap, i32 %input_fm_buffer, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i32 %output_fm_buffer_0" [src/srcnn.cpp:34]   --->   Operation 132 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln34 = call void @conv3, i32 %conv3_weights, i32 %empty_67, i32 %output_ftmap, i32 %input_fm_buffer, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i32 %output_fm_buffer_0" [src/srcnn.cpp:34]   --->   Operation 133 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [src/srcnn.cpp:36]   --->   Operation 134 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('empty') [28]  (0.000 ns)
	'store' operation ('store_ln23', src/srcnn.cpp:23) of constant 0 on local variable 'empty' [46]  (0.427 ns)

 <State 2>: 2.151ns
The critical path consists of the following:
	'load' operation ('p_load') on local variable 'empty' [50]  (0.000 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22') [66]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9' [70]  (1.237 ns)
	blocking operation 0.914125 ns on control path)

 <State 3>: 0.427ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_62' on local variable 'empty' [94]  (0.427 ns)

 <State 4>: 2.141ns
The critical path consists of the following:
	'load' operation ('p_load11') on local variable 'empty_63' [104]  (0.000 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26') [116]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5' [130]  (1.237 ns)
	blocking operation 0.903938 ns on control path)

 <State 5>: 0.427ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_64' on local variable 'empty_63' [148]  (0.427 ns)

 <State 6>: 2.090ns
The critical path consists of the following:
	'load' operation ('p_load12') on local variable 'empty_65' [156]  (0.000 ns)
	'add' operation ('empty_66') [158]  (0.853 ns)
	'store' operation ('store_ln0') of variable 'empty_66' on local variable 'empty_65' [165]  (0.427 ns)
	blocking operation 0.81 ns on control path)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
