{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715554856071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715554856079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 19:00:55 2024 " "Processing started: Sun May 12 19:00:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715554856079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715554856079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_reg_ALU_ALUOUT -c test_reg_ALU_ALUOUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_reg_ALU_ALUOUT -c test_reg_ALU_ALUOUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715554856079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715554857916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715554857916 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.v(11) " "Verilog HDL information at register.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "register.v" "" { Text "C:/Users/olsonmc1/Desktop/csse232project/Team6-2324c-03/implementation/test_reg_ALU_ALUOUT/register.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715554879199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/olsonmc1/Desktop/csse232project/Team6-2324c-03/implementation/test_reg_ALU_ALUOUT/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715554879199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715554879199 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(10) " "Verilog HDL information at ALU.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/Users/olsonmc1/Desktop/csse232project/Team6-2324c-03/implementation/test_reg_ALU_ALUOUT/ALU.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715554879215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/olsonmc1/Desktop/csse232project/Team6-2324c-03/implementation/test_reg_ALU_ALUOUT/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715554879215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715554879215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_reg_alu_aluout.v 1 1 " "Found 1 design units, including 1 entities, in source file test_reg_alu_aluout.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_reg_ALU_ALUOUT " "Found entity 1: test_reg_ALU_ALUOUT" {  } { { "test_reg_ALU_ALUOUT.v" "" { Text "C:/Users/olsonmc1/Desktop/csse232project/Team6-2324c-03/implementation/test_reg_ALU_ALUOUT/test_reg_ALU_ALUOUT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715554879215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715554879215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715554879315 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(19) " "Verilog HDL warning at ALU.v(19): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "C:/Users/olsonmc1/Desktop/csse232project/Team6-2324c-03/implementation/test_reg_ALU_ALUOUT/ALU.v" 19 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1715554879331 "|test_reg_ALU_ALUOUT|ALU:alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(20) " "Verilog HDL warning at ALU.v(20): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "C:/Users/olsonmc1/Desktop/csse232project/Team6-2324c-03/implementation/test_reg_ALU_ALUOUT/ALU.v" 20 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1715554879331 "|test_reg_ALU_ALUOUT|ALU:alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(21) " "Verilog HDL warning at ALU.v(21): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "C:/Users/olsonmc1/Desktop/csse232project/Team6-2324c-03/implementation/test_reg_ALU_ALUOUT/ALU.v" 21 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1715554879331 "|test_reg_ALU_ALUOUT|ALU:alu"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715554880076 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/olsonmc1/Desktop/csse232project/Team6-2324c-03/implementation/test_reg_ALU_ALUOUT/output_files/test_reg_ALU_ALUOUT.map.smsg " "Generated suppressed messages file C:/Users/olsonmc1/Desktop/csse232project/Team6-2324c-03/implementation/test_reg_ALU_ALUOUT/output_files/test_reg_ALU_ALUOUT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715554880708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715554880871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715554880871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "361 " "Implemented 361 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715554881208 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715554881208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "309 " "Implemented 309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715554881208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715554881208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715554881238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 19:01:21 2024 " "Processing ended: Sun May 12 19:01:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715554881238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715554881238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715554881238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715554881238 ""}
