#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1be8b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1be8d00 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1bf6410 .functor NOT 1, L_0x1c22450, C4<0>, C4<0>, C4<0>;
L_0x1c221e0 .functor XOR 1, L_0x1c22080, L_0x1c22140, C4<0>, C4<0>;
L_0x1c22340 .functor XOR 1, L_0x1c221e0, L_0x1c222a0, C4<0>, C4<0>;
v0x1c1dc00_0 .net *"_ivl_10", 0 0, L_0x1c222a0;  1 drivers
v0x1c1dd00_0 .net *"_ivl_12", 0 0, L_0x1c22340;  1 drivers
v0x1c1dde0_0 .net *"_ivl_2", 0 0, L_0x1c20780;  1 drivers
v0x1c1dea0_0 .net *"_ivl_4", 0 0, L_0x1c22080;  1 drivers
v0x1c1df80_0 .net *"_ivl_6", 0 0, L_0x1c22140;  1 drivers
v0x1c1e0b0_0 .net *"_ivl_8", 0 0, L_0x1c221e0;  1 drivers
v0x1c1e190_0 .net "a", 0 0, v0x1c1a980_0;  1 drivers
v0x1c1e230_0 .net "b", 0 0, v0x1c1aa20_0;  1 drivers
v0x1c1e2d0_0 .net "c", 0 0, v0x1c1aac0_0;  1 drivers
v0x1c1e370_0 .var "clk", 0 0;
v0x1c1e410_0 .net "d", 0 0, v0x1c1ac30_0;  1 drivers
v0x1c1e4b0_0 .net "out_dut", 0 0, L_0x1c21f20;  1 drivers
v0x1c1e550_0 .net "out_ref", 0 0, L_0x1c1f410;  1 drivers
v0x1c1e5f0_0 .var/2u "stats1", 159 0;
v0x1c1e690_0 .var/2u "strobe", 0 0;
v0x1c1e730_0 .net "tb_match", 0 0, L_0x1c22450;  1 drivers
v0x1c1e7f0_0 .net "tb_mismatch", 0 0, L_0x1bf6410;  1 drivers
v0x1c1e8b0_0 .net "wavedrom_enable", 0 0, v0x1c1ad20_0;  1 drivers
v0x1c1e950_0 .net "wavedrom_title", 511 0, v0x1c1adc0_0;  1 drivers
L_0x1c20780 .concat [ 1 0 0 0], L_0x1c1f410;
L_0x1c22080 .concat [ 1 0 0 0], L_0x1c1f410;
L_0x1c22140 .concat [ 1 0 0 0], L_0x1c21f20;
L_0x1c222a0 .concat [ 1 0 0 0], L_0x1c1f410;
L_0x1c22450 .cmp/eeq 1, L_0x1c20780, L_0x1c22340;
S_0x1be8e90 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1be8d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1be9610 .functor NOT 1, v0x1c1aac0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf6cd0 .functor NOT 1, v0x1c1aa20_0, C4<0>, C4<0>, C4<0>;
L_0x1c1eb60 .functor AND 1, L_0x1be9610, L_0x1bf6cd0, C4<1>, C4<1>;
L_0x1c1ec00 .functor NOT 1, v0x1c1ac30_0, C4<0>, C4<0>, C4<0>;
L_0x1c1ed30 .functor NOT 1, v0x1c1a980_0, C4<0>, C4<0>, C4<0>;
L_0x1c1ee30 .functor AND 1, L_0x1c1ec00, L_0x1c1ed30, C4<1>, C4<1>;
L_0x1c1ef10 .functor OR 1, L_0x1c1eb60, L_0x1c1ee30, C4<0>, C4<0>;
L_0x1c1efd0 .functor AND 1, v0x1c1a980_0, v0x1c1aac0_0, C4<1>, C4<1>;
L_0x1c1f090 .functor AND 1, L_0x1c1efd0, v0x1c1ac30_0, C4<1>, C4<1>;
L_0x1c1f150 .functor OR 1, L_0x1c1ef10, L_0x1c1f090, C4<0>, C4<0>;
L_0x1c1f2c0 .functor AND 1, v0x1c1aa20_0, v0x1c1aac0_0, C4<1>, C4<1>;
L_0x1c1f330 .functor AND 1, L_0x1c1f2c0, v0x1c1ac30_0, C4<1>, C4<1>;
L_0x1c1f410 .functor OR 1, L_0x1c1f150, L_0x1c1f330, C4<0>, C4<0>;
v0x1bf6680_0 .net *"_ivl_0", 0 0, L_0x1be9610;  1 drivers
v0x1bf6720_0 .net *"_ivl_10", 0 0, L_0x1c1ee30;  1 drivers
v0x1c19170_0 .net *"_ivl_12", 0 0, L_0x1c1ef10;  1 drivers
v0x1c19230_0 .net *"_ivl_14", 0 0, L_0x1c1efd0;  1 drivers
v0x1c19310_0 .net *"_ivl_16", 0 0, L_0x1c1f090;  1 drivers
v0x1c19440_0 .net *"_ivl_18", 0 0, L_0x1c1f150;  1 drivers
v0x1c19520_0 .net *"_ivl_2", 0 0, L_0x1bf6cd0;  1 drivers
v0x1c19600_0 .net *"_ivl_20", 0 0, L_0x1c1f2c0;  1 drivers
v0x1c196e0_0 .net *"_ivl_22", 0 0, L_0x1c1f330;  1 drivers
v0x1c197c0_0 .net *"_ivl_4", 0 0, L_0x1c1eb60;  1 drivers
v0x1c198a0_0 .net *"_ivl_6", 0 0, L_0x1c1ec00;  1 drivers
v0x1c19980_0 .net *"_ivl_8", 0 0, L_0x1c1ed30;  1 drivers
v0x1c19a60_0 .net "a", 0 0, v0x1c1a980_0;  alias, 1 drivers
v0x1c19b20_0 .net "b", 0 0, v0x1c1aa20_0;  alias, 1 drivers
v0x1c19be0_0 .net "c", 0 0, v0x1c1aac0_0;  alias, 1 drivers
v0x1c19ca0_0 .net "d", 0 0, v0x1c1ac30_0;  alias, 1 drivers
v0x1c19d60_0 .net "out", 0 0, L_0x1c1f410;  alias, 1 drivers
S_0x1c19ec0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1be8d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c1a980_0 .var "a", 0 0;
v0x1c1aa20_0 .var "b", 0 0;
v0x1c1aac0_0 .var "c", 0 0;
v0x1c1ab90_0 .net "clk", 0 0, v0x1c1e370_0;  1 drivers
v0x1c1ac30_0 .var "d", 0 0;
v0x1c1ad20_0 .var "wavedrom_enable", 0 0;
v0x1c1adc0_0 .var "wavedrom_title", 511 0;
S_0x1c1a160 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1c19ec0;
 .timescale -12 -12;
v0x1c1a3c0_0 .var/2s "count", 31 0;
E_0x1be3ac0/0 .event negedge, v0x1c1ab90_0;
E_0x1be3ac0/1 .event posedge, v0x1c1ab90_0;
E_0x1be3ac0 .event/or E_0x1be3ac0/0, E_0x1be3ac0/1;
E_0x1be3d10 .event negedge, v0x1c1ab90_0;
E_0x1bcd9f0 .event posedge, v0x1c1ab90_0;
S_0x1c1a4c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c19ec0;
 .timescale -12 -12;
v0x1c1a6c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c1a7a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c19ec0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c1af20 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1be8d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c1f570 .functor NOT 1, v0x1c1a980_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f5e0 .functor NOT 1, v0x1c1aa20_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f670 .functor AND 1, L_0x1c1f570, L_0x1c1f5e0, C4<1>, C4<1>;
L_0x1c1f780 .functor NOT 1, v0x1c1aac0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f820 .functor AND 1, L_0x1c1f670, L_0x1c1f780, C4<1>, C4<1>;
L_0x1c1f930 .functor NOT 1, v0x1c1a980_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f9e0 .functor NOT 1, v0x1c1aa20_0, C4<0>, C4<0>, C4<0>;
L_0x1c1fa50 .functor AND 1, L_0x1c1f930, L_0x1c1f9e0, C4<1>, C4<1>;
L_0x1c1fbb0 .functor AND 1, L_0x1c1fa50, v0x1c1ac30_0, C4<1>, C4<1>;
L_0x1c1fc70 .functor OR 1, L_0x1c1f820, L_0x1c1fbb0, C4<0>, C4<0>;
L_0x1c1fde0 .functor NOT 1, v0x1c1a980_0, C4<0>, C4<0>, C4<0>;
L_0x1c1ff60 .functor AND 1, L_0x1c1fde0, v0x1c1aa20_0, C4<1>, C4<1>;
L_0x1c20150 .functor NOT 1, v0x1c1ac30_0, C4<0>, C4<0>, C4<0>;
L_0x1c202d0 .functor AND 1, L_0x1c1ff60, L_0x1c20150, C4<1>, C4<1>;
L_0x1c200e0 .functor OR 1, L_0x1c1fc70, L_0x1c202d0, C4<0>, C4<0>;
L_0x1c20500 .functor NOT 1, v0x1c1a980_0, C4<0>, C4<0>, C4<0>;
L_0x1c20600 .functor AND 1, L_0x1c20500, v0x1c1aa20_0, C4<1>, C4<1>;
L_0x1c206c0 .functor AND 1, L_0x1c20600, v0x1c1ac30_0, C4<1>, C4<1>;
L_0x1c20820 .functor OR 1, L_0x1c200e0, L_0x1c206c0, C4<0>, C4<0>;
L_0x1c20930 .functor NOT 1, v0x1c1aa20_0, C4<0>, C4<0>, C4<0>;
L_0x1c20a50 .functor AND 1, v0x1c1a980_0, L_0x1c20930, C4<1>, C4<1>;
L_0x1c20b10 .functor NOT 1, v0x1c1aac0_0, C4<0>, C4<0>, C4<0>;
L_0x1c20d50 .functor AND 1, L_0x1c20a50, L_0x1c20b10, C4<1>, C4<1>;
L_0x1c20e60 .functor OR 1, L_0x1c20820, L_0x1c20d50, C4<0>, C4<0>;
L_0x1c21040 .functor NOT 1, v0x1c1aa20_0, C4<0>, C4<0>, C4<0>;
L_0x1c210b0 .functor AND 1, v0x1c1a980_0, L_0x1c21040, C4<1>, C4<1>;
L_0x1c21250 .functor AND 1, L_0x1c210b0, v0x1c1ac30_0, C4<1>, C4<1>;
L_0x1c21310 .functor OR 1, L_0x1c20e60, L_0x1c21250, C4<0>, C4<0>;
L_0x1c21510 .functor AND 1, v0x1c1a980_0, v0x1c1aa20_0, C4<1>, C4<1>;
L_0x1c21580 .functor AND 1, L_0x1c21510, v0x1c1aac0_0, C4<1>, C4<1>;
L_0x1c21740 .functor AND 1, L_0x1c21580, v0x1c1ac30_0, C4<1>, C4<1>;
L_0x1c21800 .functor OR 1, L_0x1c21310, L_0x1c21740, C4<0>, C4<0>;
L_0x1c21a20 .functor AND 1, v0x1c1a980_0, v0x1c1aa20_0, C4<1>, C4<1>;
L_0x1c21a90 .functor AND 1, L_0x1c21a20, v0x1c1aac0_0, C4<1>, C4<1>;
L_0x1c21c70 .functor NOT 1, v0x1c1ac30_0, C4<0>, C4<0>, C4<0>;
L_0x1c21ce0 .functor AND 1, L_0x1c21a90, L_0x1c21c70, C4<1>, C4<1>;
L_0x1c21f20 .functor OR 1, L_0x1c21800, L_0x1c21ce0, C4<0>, C4<0>;
v0x1c1b210_0 .net *"_ivl_0", 0 0, L_0x1c1f570;  1 drivers
v0x1c1b2f0_0 .net *"_ivl_10", 0 0, L_0x1c1f930;  1 drivers
v0x1c1b3d0_0 .net *"_ivl_12", 0 0, L_0x1c1f9e0;  1 drivers
v0x1c1b4c0_0 .net *"_ivl_14", 0 0, L_0x1c1fa50;  1 drivers
v0x1c1b5a0_0 .net *"_ivl_16", 0 0, L_0x1c1fbb0;  1 drivers
v0x1c1b6d0_0 .net *"_ivl_18", 0 0, L_0x1c1fc70;  1 drivers
v0x1c1b7b0_0 .net *"_ivl_2", 0 0, L_0x1c1f5e0;  1 drivers
v0x1c1b890_0 .net *"_ivl_20", 0 0, L_0x1c1fde0;  1 drivers
v0x1c1b970_0 .net *"_ivl_22", 0 0, L_0x1c1ff60;  1 drivers
v0x1c1ba50_0 .net *"_ivl_24", 0 0, L_0x1c20150;  1 drivers
v0x1c1bb30_0 .net *"_ivl_26", 0 0, L_0x1c202d0;  1 drivers
v0x1c1bc10_0 .net *"_ivl_28", 0 0, L_0x1c200e0;  1 drivers
v0x1c1bcf0_0 .net *"_ivl_30", 0 0, L_0x1c20500;  1 drivers
v0x1c1bdd0_0 .net *"_ivl_32", 0 0, L_0x1c20600;  1 drivers
v0x1c1beb0_0 .net *"_ivl_34", 0 0, L_0x1c206c0;  1 drivers
v0x1c1bf90_0 .net *"_ivl_36", 0 0, L_0x1c20820;  1 drivers
v0x1c1c070_0 .net *"_ivl_38", 0 0, L_0x1c20930;  1 drivers
v0x1c1c260_0 .net *"_ivl_4", 0 0, L_0x1c1f670;  1 drivers
v0x1c1c340_0 .net *"_ivl_40", 0 0, L_0x1c20a50;  1 drivers
v0x1c1c420_0 .net *"_ivl_42", 0 0, L_0x1c20b10;  1 drivers
v0x1c1c500_0 .net *"_ivl_44", 0 0, L_0x1c20d50;  1 drivers
v0x1c1c5e0_0 .net *"_ivl_46", 0 0, L_0x1c20e60;  1 drivers
v0x1c1c6c0_0 .net *"_ivl_48", 0 0, L_0x1c21040;  1 drivers
v0x1c1c7a0_0 .net *"_ivl_50", 0 0, L_0x1c210b0;  1 drivers
v0x1c1c880_0 .net *"_ivl_52", 0 0, L_0x1c21250;  1 drivers
v0x1c1c960_0 .net *"_ivl_54", 0 0, L_0x1c21310;  1 drivers
v0x1c1ca40_0 .net *"_ivl_56", 0 0, L_0x1c21510;  1 drivers
v0x1c1cb20_0 .net *"_ivl_58", 0 0, L_0x1c21580;  1 drivers
v0x1c1cc00_0 .net *"_ivl_6", 0 0, L_0x1c1f780;  1 drivers
v0x1c1cce0_0 .net *"_ivl_60", 0 0, L_0x1c21740;  1 drivers
v0x1c1cdc0_0 .net *"_ivl_62", 0 0, L_0x1c21800;  1 drivers
v0x1c1cea0_0 .net *"_ivl_64", 0 0, L_0x1c21a20;  1 drivers
v0x1c1cf80_0 .net *"_ivl_66", 0 0, L_0x1c21a90;  1 drivers
v0x1c1d270_0 .net *"_ivl_68", 0 0, L_0x1c21c70;  1 drivers
v0x1c1d350_0 .net *"_ivl_70", 0 0, L_0x1c21ce0;  1 drivers
v0x1c1d430_0 .net *"_ivl_8", 0 0, L_0x1c1f820;  1 drivers
v0x1c1d510_0 .net "a", 0 0, v0x1c1a980_0;  alias, 1 drivers
v0x1c1d5b0_0 .net "b", 0 0, v0x1c1aa20_0;  alias, 1 drivers
v0x1c1d6a0_0 .net "c", 0 0, v0x1c1aac0_0;  alias, 1 drivers
v0x1c1d790_0 .net "d", 0 0, v0x1c1ac30_0;  alias, 1 drivers
v0x1c1d880_0 .net "out", 0 0, L_0x1c21f20;  alias, 1 drivers
S_0x1c1d9e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1be8d00;
 .timescale -12 -12;
E_0x1be3860 .event anyedge, v0x1c1e690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c1e690_0;
    %nor/r;
    %assign/vec4 v0x1c1e690_0, 0;
    %wait E_0x1be3860;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c19ec0;
T_3 ;
    %fork t_1, S_0x1c1a160;
    %jmp t_0;
    .scope S_0x1c1a160;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c1a3c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1ac30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1aac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1aa20_0, 0;
    %assign/vec4 v0x1c1a980_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bcd9f0;
    %load/vec4 v0x1c1a3c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1c1a3c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1ac30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1aac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1aa20_0, 0;
    %assign/vec4 v0x1c1a980_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1be3d10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c1a7a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1be3ac0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c1a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c1aac0_0, 0;
    %assign/vec4 v0x1c1ac30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1c19ec0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1be8d00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1e370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1e690_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1be8d00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c1e370_0;
    %inv;
    %store/vec4 v0x1c1e370_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1be8d00;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c1ab90_0, v0x1c1e7f0_0, v0x1c1e190_0, v0x1c1e230_0, v0x1c1e2d0_0, v0x1c1e410_0, v0x1c1e550_0, v0x1c1e4b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1be8d00;
T_7 ;
    %load/vec4 v0x1c1e5f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c1e5f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c1e5f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c1e5f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1e5f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c1e5f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1e5f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1be8d00;
T_8 ;
    %wait E_0x1be3ac0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1e5f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1e5f0_0, 4, 32;
    %load/vec4 v0x1c1e730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c1e5f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1e5f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1e5f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1e5f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c1e550_0;
    %load/vec4 v0x1c1e550_0;
    %load/vec4 v0x1c1e4b0_0;
    %xor;
    %load/vec4 v0x1c1e550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c1e5f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1e5f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c1e5f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1e5f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/kmap2/iter1/response3/top_module.sv";
