VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {mMIPS_system}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {PVT_1P08V_125C}
  {PVT Mode} {min}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.080}
  {Temperature} {125.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v19.11-s129_1 ((64bit) 08/23/2019 16:05 (Linux 2.6.32-431.11.2.el6.x86_64))}
  {DATE} {June 22, 2024}
END_BANNER
PATH 1
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {uMIPS_IF_MIPS_ram_din_prev_reg[10]} {CK}
  ENDPT {uMIPS_IF_MIPS_ram_din_prev_reg[10]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_data_reg2_out_reg[10]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.103}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.205} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.188} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.180} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.180} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.165} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.149} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.047} {-0.147} {} {} {} 
    INST {CTS_ccl_a_inv_00224} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.035} {-0.135} {} {4} {(245.81, 381.78) (245.97, 381.94)} 
    NET {} {} {} {} {} {CTS_37} {} {0.000} {0.000} {0.013} {0.022} {-0.034} {-0.134} {} {} {} 
    INST {CTS_ccl_a_inv_00167} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.021} {} {-0.015} {-0.115} {} {79} {(252.31, 381.77) (252.90, 382.31)} 
    NET {} {} {} {} {} {CTS_36} {} {0.001} {0.000} {0.021} {0.052} {-0.014} {-0.114} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_data_reg2_out_reg[10]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.042} {0.000} {0.006} {} {0.028} {-0.072} {} {1} {(264.10, 381.81) (263.94, 382.11)} 
    NET {} {} {} {} {} {FE_OFN61_dev_dout_10} {} {0.000} {0.000} {0.006} {0.001} {0.028} {-0.072} {} {} {} 
    INST {FE_OFC61_dev_dout_10} {A} {v} {Y} {v} {} {BUFX3} {0.038} {-0.008} {0.063} {} {0.066} {-0.034} {} {4} {(266.35, 383.51) (265.94, 382.93)} 
    NET {} {} {} {} {} {dev_dout[10]} {} {0.002} {0.000} {0.063} {0.030} {0.068} {-0.032} {} {} {} 
    INST {FE_PHC1580_dev_dout_10} {A} {v} {Y} {v} {} {DLY1X1} {0.035} {0.000} {0.006} {} {0.103} {0.003} {} {1} {(268.74, 236.37) (269.90, 236.65)} 
    NET {} {} {} {} {} {FE_PHN1580_dev_dout_10} {} {0.000} {0.000} {0.006} {0.001} {0.103} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.003} {0.000} {0.022} {0.041} {-0.039} {0.060} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.024} {} {-0.022} {0.077} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.002} {0.000} {0.024} {0.034} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00159} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.001} {0.099} {} {87} {(265.91, 239.91) (266.50, 239.37)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.024} {0.056} {0.000} {0.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_mem_dmem_data_out_reg[24]} {CK}
  ENDPT {mMIPS_mem_dmem_data_out_reg[24]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[24]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.010}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.205} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.188} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.188} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.180} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.180} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.151} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.149} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.013} {0.017} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00171} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.117} {} {94} {(268.50, 251.81) (269.10, 252.35)} 
    NET {} {} {} {} {} {CTS_15} {} {0.002} {0.000} {0.024} {0.059} {-0.015} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[24]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.047} {0.000} {0.010} {} {0.032} {-0.068} {} {2} {(278.90, 277.50) (278.74, 277.19)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data3[24]} {} {0.000} {0.000} {0.010} {0.001} {0.032} {-0.068} {} {} {} 
    INST {g103296} {B0} {^} {Y} {v} {} {AOI22X1} {0.015} {-0.001} {0.022} {} {0.047} {-0.053} {} {1} {(275.97, 281.04) (275.75, 280.44)} 
    NET {} {} {} {} {} {n_2201} {} {0.000} {0.000} {0.022} {0.001} {0.047} {-0.053} {} {} {} 
    INST {g102713} {B} {v} {Y} {^} {} {NAND4X1} {0.017} {-0.003} {0.025} {} {0.065} {-0.035} {} {1} {(268.96, 282.66) (269.54, 282.85)} 
    NET {} {} {} {} {} {n_2664} {} {0.000} {0.000} {0.025} {0.003} {0.065} {-0.035} {} {} {} 
    INST {g102590} {A} {^} {Y} {^} {} {MX2X1} {0.027} {0.000} {0.006} {} {0.092} {-0.008} {} {1} {(266.30, 309.99) (267.34, 309.70)} 
    NET {} {} {} {} {} {n_2784} {} {0.000} {0.000} {0.006} {0.001} {0.092} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.060} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.036} {0.063} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.022} {} {-0.019} {0.081} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.022} {0.043} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00173} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.021} {} {0.001} {0.101} {} {70} {(253.31, 325.41) (253.90, 324.87)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.021} {0.047} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][14]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][14]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[1][14]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.103}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.205} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.180} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.180} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.151} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00210} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.138} {} {4} {(229.21, 89.56) (229.37, 89.29)} 
    NET {} {} {} {} {} {CTS_3} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00121} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.018} {-0.118} {} {79} {(246.71, 87.65) (247.30, 88.19)} 
    NET {} {} {} {} {} {CTS_4} {} {0.001} {0.000} {0.022} {0.053} {-0.017} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[1][14]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.051} {-0.001} {0.024} {} {0.034} {-0.066} {} {4} {(255.70, 82.56) (255.54, 82.25)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_key[1][14]} {} {0.000} {0.000} {0.024} {0.004} {0.034} {-0.066} {} {} {} 
    INST {FE_PHC1395_u_aes_AES_CORE_AES_CORE_DATAPATH_key_1_14} {A} {v} {Y} {v} {} {DLY1X1} {0.036} {0.000} {0.013} {} {0.070} {-0.030} {} {2} {(249.74, 75.63) (250.90, 75.91)} 
    NET {} {} {} {} {} {FE_PHN1395_u_aes_AES_CORE_AES_CORE_DATAPATH_key_1_14} {} {0.000} {0.000} {0.013} {0.002} {0.070} {-0.030} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84351} {B0} {v} {Y} {^} {} {AOI22X1} {0.018} {0.000} {0.022} {} {0.088} {-0.012} {} {1} {(258.37, 80.73) (258.16, 81.31)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79259} {} {0.000} {0.000} {0.022} {0.001} {0.088} {-0.012} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84166} {B0} {^} {Y} {v} {} {OAI2BB1X1} {0.015} {0.000} {0.012} {} {0.103} {0.003} {} {1} {(259.26, 79.09) (259.13, 78.65)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78861} {} {0.000} {0.000} {0.012} {0.001} {0.103} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.041} {-0.041} {0.059} {} {} {} 
    INST {CTS_ccl_a_inv_00210} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.027} {} {-0.022} {0.078} {} {4} {(229.21, 89.56) (229.37, 89.29)} 
    NET {} {} {} {} {} {CTS_3} {} {0.001} {0.000} {0.027} {0.039} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00121} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.000} {0.100} {} {79} {(246.71, 87.65) (247.30, 88.19)} 
    NET {} {} {} {} {} {CTS_4} {} {0.001} {0.000} {0.024} {0.055} {0.001} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_if_instr_out_reg[31]} {CK}
  ENDPT {mMIPS_if_instr_out_reg[31]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_if_instr_out_reg[31]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.107}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.205} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.180} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.180} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.165} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.149} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.048} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.012} {} {-0.036} {-0.136} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.012} {0.020} {-0.035} {-0.135} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.015} {-0.115} {} {100} {(184.50, 340.73) (185.10, 341.27)} 
    NET {} {} {} {} {} {CTS_24} {} {0.003} {0.000} {0.024} {0.060} {-0.012} {-0.112} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_if_instr_out_reg[31]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.059} {-0.004} {0.044} {} {0.047} {-0.053} {} {6} {(148.50, 366.42) (148.34, 366.11)} 
    NET {} {} {} {} {} {mMIPS_bus_if_instr[31]} {} {0.000} {0.000} {0.044} {0.008} {0.047} {-0.053} {} {} {} 
    INST {FE_PHC1124_mMIPS_bus_if_instr_31} {A} {v} {Y} {v} {} {DLY1X1} {0.033} {0.000} {0.005} {} {0.080} {-0.020} {} {1} {(146.94, 364.79) (148.10, 364.51)} 
    NET {} {} {} {} {} {FE_PHN1124_mMIPS_bus_if_instr_31} {} {0.000} {0.000} {0.005} {0.000} {0.080} {-0.020} {} {} {} 
    INST {g106276} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.107} {0.007} {} {1} {(146.50, 366.42) (147.54, 366.70)} 
    NET {} {} {} {} {} {n_672} {} {0.000} {0.000} {0.007} {0.001} {0.107} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.060} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.037} {0.063} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.020} {0.080} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.022} {0.041} {-0.019} {0.081} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {0.002} {0.102} {} {100} {(184.50, 340.73) (185.10, 341.27)} 
    NET {} {} {} {} {} {CTS_24} {} {0.003} {0.000} {0.026} {0.062} {0.005} {0.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][24]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[0][24]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][24]} {QN} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.205} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.180} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.180} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.151} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00210} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.138} {} {4} {(229.21, 89.56) (229.37, 89.29)} 
    NET {} {} {} {} {} {CTS_3} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00121} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.018} {-0.118} {} {79} {(246.71, 87.65) (247.30, 88.19)} 
    NET {} {} {} {} {} {CTS_4} {} {0.001} {0.000} {0.022} {0.053} {-0.017} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][24]} {CK} {^} {QN} {^} {} {DFFRX1} {0.050} {-0.001} {0.012} {} {0.034} {-0.066} {} {3} {(249.30, 72.30) (248.50, 72.67)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_81873} {} {0.000} {0.000} {0.012} {0.002} {0.034} {-0.066} {} {} {} 
    INST {FE_PHC1250_u_aes_AES_CORE_AES_CORE_DATAPATH_n_81873} {A} {^} {Y} {^} {} {DLY1X4} {0.041} {0.000} {0.008} {} {0.075} {-0.025} {} {3} {(248.84, 55.16) (250.31, 55.39)} 
    NET {} {} {} {} {} {FE_PHN1250_u_aes_AES_CORE_AES_CORE_DATAPATH_n_81873} {} {0.000} {0.000} {0.008} {0.003} {0.075} {-0.025} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84143} {B0} {^} {Y} {v} {} {OAI221X1} {0.028} {0.000} {0.028} {} {0.102} {0.002} {} {1} {(252.10, 67.17) (252.54, 67.61)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78820} {} {0.000} {0.000} {0.028} {0.001} {0.102} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.041} {-0.041} {0.059} {} {} {} 
    INST {CTS_ccl_a_inv_00210} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.027} {} {-0.022} {0.078} {} {4} {(229.21, 89.56) (229.37, 89.29)} 
    NET {} {} {} {} {} {CTS_3} {} {0.001} {0.000} {0.027} {0.039} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00121} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.000} {0.100} {} {79} {(246.71, 87.65) (247.30, 88.19)} 
    NET {} {} {} {} {} {CTS_4} {} {0.002} {0.000} {0.024} {0.055} {0.001} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][23]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][23]} {D} {DFFRX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][23]} {QN} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.205} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.180} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.180} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.151} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00210} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.138} {} {4} {(229.21, 89.56) (229.37, 89.29)} 
    NET {} {} {} {} {} {CTS_3} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00121} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.018} {-0.118} {} {79} {(246.71, 87.65) (247.30, 88.19)} 
    NET {} {} {} {} {} {CTS_4} {} {0.002} {0.000} {0.022} {0.053} {-0.016} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[0][23]} {CK} {^} {QN} {^} {} {DFFRX1} {0.049} {0.000} {0.008} {} {0.033} {-0.067} {} {3} {(230.90, 68.88) (230.10, 69.25)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_81898} {} {0.000} {0.000} {0.008} {0.001} {0.033} {-0.067} {} {} {} 
    INST {FE_PHC765_u_aes_AES_CORE_AES_CORE_DATAPATH_n_81898} {A} {^} {Y} {^} {} {DLY1X4} {0.040} {0.000} {0.008} {} {0.073} {-0.027} {} {3} {(224.25, 70.62) (225.71, 70.39)} 
    NET {} {} {} {} {} {FE_PHN765_u_aes_AES_CORE_AES_CORE_DATAPATH_n_81898} {} {0.000} {0.000} {0.008} {0.003} {0.073} {-0.027} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83225} {B0} {^} {Y} {v} {} {OAI221X1} {0.027} {0.000} {0.024} {} {0.100} {0.000} {} {1} {(234.10, 70.59) (234.54, 71.03)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77428} {} {0.000} {0.000} {0.024} {0.001} {0.100} {0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.041} {-0.041} {0.059} {} {} {} 
    INST {CTS_ccl_a_inv_00210} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.027} {} {-0.022} {0.078} {} {4} {(229.21, 89.56) (229.37, 89.29)} 
    NET {} {} {} {} {} {CTS_3} {} {0.001} {0.000} {0.027} {0.039} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00121} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.000} {0.100} {} {79} {(246.71, 87.65) (247.30, 88.19)} 
    NET {} {} {} {} {} {CTS_4} {} {0.002} {0.000} {0.024} {0.055} {0.001} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_memdev_dev_buffer_reg[14]} {CK}
  ENDPT {mMIPS_memdev_dev_buffer_reg[14]} {D} {EDFFHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {} {dev_din[14]} {} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.040}
    {+} {Drive Adjustment} {0.018}
    {=} {Beginpoint Arrival Time} {0.058}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {dev_din[14]} {v} {} {} {dev_din[14]} {} {} {} {0.052} {0.003} {0.058} {-0.042} {} {1} {(0.00, 49.30) } 
    NET {} {} {} {} {} {dev_din[14]} {} {0.000} {0.000} {0.052} {0.003} {0.058} {-0.042} {} {} {} 
    INST {FE_OFC450_dev_din_14} {A} {v} {Y} {v} {} {BUFX4} {0.032} {0.000} {0.021} {} {0.090} {-0.010} {} {1} {(21.97, 72.29) (21.56, 71.78)} 
    NET {} {} {} {} {} {FE_OFN450_dev_din_14} {} {0.001} {0.000} {0.021} {0.011} {0.091} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.060} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.078} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.024} {0.044} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00137} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.000} {0.100} {} {92} {(203.31, 156.05) (203.90, 156.59)} 
    NET {} {} {} {} {} {CTS_6} {} {0.003} {0.000} {0.026} {0.060} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[20]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[20]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]} {QN} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.205} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.180} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.180} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.151} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.013} {0.017} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00159} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.018} {-0.118} {} {87} {(265.91, 239.91) (266.50, 239.37)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.022} {0.053} {-0.017} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]} {CK} {^} {QN} {^} {} {DFFRX1} {0.050} {-0.000} {0.011} {} {0.034} {-0.066} {} {4} {(276.30, 245.00) (275.50, 244.62)} 
    NET {} {} {} {} {} {n_51} {} {0.000} {0.000} {0.011} {0.002} {0.034} {-0.066} {} {} {} 
    INST {g103639} {A} {^} {Y} {^} {} {OR2X1} {0.039} {-0.006} {0.060} {} {0.073} {-0.027} {} {8} {(276.85, 246.75) (277.15, 246.63)} 
    NET {} {} {} {} {} {n_1893} {} {0.000} {0.000} {0.060} {0.011} {0.073} {-0.027} {} {} {} 
    INST {g103458} {S0} {^} {Y} {v} {} {MX2X1} {0.032} {0.000} {0.006} {} {0.105} {0.005} {} {1} {(279.18, 301.10) (279.94, 301.72)} 
    NET {} {} {} {} {} {n_2050} {} {0.000} {0.000} {0.006} {0.001} {0.105} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.060} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.036} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.022} {} {-0.019} {0.081} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.022} {0.043} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00173} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.021} {} {0.001} {0.101} {} {70} {(253.31, 325.41) (253.90, 324.87)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.021} {0.047} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[3][31]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[3][31]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[3][31]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.180} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.151} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.022} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00137} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.117} {} {92} {(203.31, 156.05) (203.90, 156.59)} 
    NET {} {} {} {} {} {CTS_6} {} {0.003} {0.000} {0.024} {0.058} {-0.015} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[3][31]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.053} {0.000} {0.024} {} {0.038} {-0.062} {} {3} {(175.10, 152.66) (174.94, 152.97)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19120} {} {0.000} {0.000} {0.024} {0.004} {0.038} {-0.062} {} {} {} 
    INST {FE_PHC682_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19120} {A} {v} {Y} {v} {} {DLY1X4} {0.039} {0.000} {0.005} {} {0.078} {-0.023} {} {1} {(173.05, 156.12) (174.50, 155.89)} 
    NET {} {} {} {} {} {FE_PHN682_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19120} {} {0.000} {0.000} {0.005} {0.001} {0.078} {-0.023} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82368} {A} {v} {Y} {v} {} {MX2X1} {0.027} {0.000} {0.006} {} {0.105} {0.005} {} {1} {(175.90, 150.96) (176.94, 151.24)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76455} {} {0.000} {0.000} {0.006} {0.001} {0.105} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.060} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.078} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.024} {0.044} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00137} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.000} {0.100} {} {92} {(203.31, 156.05) (203.90, 156.59)} 
    NET {} {} {} {} {} {CTS_6} {} {0.003} {0.000} {0.026} {0.060} {0.002} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][12]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][12]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[1][12]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.103}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.180} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.151} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00210} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.138} {} {4} {(229.21, 89.56) (229.37, 89.29)} 
    NET {} {} {} {} {} {CTS_3} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00123} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.018} {-0.118} {} {77} {(267.70, 87.65) (268.30, 88.19)} 
    NET {} {} {} {} {} {CTS_5} {} {0.001} {0.000} {0.022} {0.052} {-0.017} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[1][12]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.051} {0.000} {0.021} {} {0.034} {-0.066} {} {4} {(266.50, 80.84) (266.34, 81.15)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_key[1][12]} {} {0.000} {0.000} {0.021} {0.004} {0.034} {-0.066} {} {} {} 
    INST {FE_PHC1403_u_aes_AES_CORE_AES_CORE_DATAPATH_key_1_12} {A} {v} {Y} {v} {} {DLY1X1} {0.035} {0.000} {0.013} {} {0.069} {-0.031} {} {2} {(268.94, 87.77) (270.10, 87.50)} 
    NET {} {} {} {} {} {FE_PHN1403_u_aes_AES_CORE_AES_CORE_DATAPATH_key_1_12} {} {0.000} {0.000} {0.013} {0.002} {0.069} {-0.031} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84349} {B0} {v} {Y} {^} {} {AOI22X1} {0.018} {0.000} {0.022} {} {0.087} {-0.013} {} {1} {(265.17, 84.14) (264.95, 84.73)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79257} {} {0.000} {0.000} {0.022} {0.001} {0.087} {-0.013} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84164} {B0} {^} {Y} {v} {} {OAI2BB1X1} {0.016} {0.000} {0.013} {} {0.103} {0.003} {} {1} {(264.47, 80.89) (264.33, 81.33)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78857} {} {0.000} {0.000} {0.013} {0.001} {0.103} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.041} {-0.041} {0.059} {} {} {} 
    INST {CTS_ccl_a_inv_00210} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.027} {} {-0.022} {0.078} {} {4} {(229.21, 89.56) (229.37, 89.29)} 
    NET {} {} {} {} {} {CTS_3} {} {0.002} {0.000} {0.027} {0.039} {-0.020} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00123} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.000} {0.100} {} {77} {(267.70, 87.65) (268.30, 88.19)} 
    NET {} {} {} {} {} {CTS_5} {} {0.002} {0.000} {0.024} {0.055} {0.001} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_mem_dmem_data_out_reg[18]} {CK}
  ENDPT {mMIPS_mem_dmem_data_out_reg[18]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[18]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.205} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.180} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.165} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.047} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.035} {-0.135} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.013} {0.022} {-0.034} {-0.134} {} {} {} 
    INST {CTS_ccl_a_inv_00173} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.020} {} {-0.016} {-0.116} {} {70} {(253.31, 325.41) (253.90, 324.87)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.020} {0.045} {-0.015} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[18]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.046} {0.000} {0.010} {} {0.032} {-0.068} {} {2} {(270.70, 304.86) (270.54, 304.55)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data2[18]} {} {0.000} {0.000} {0.010} {0.001} {0.032} {-0.068} {} {} {} 
    INST {g103564} {B0} {^} {Y} {v} {} {AOI22X1} {0.017} {0.000} {0.023} {} {0.049} {-0.051} {} {1} {(273.17, 299.61) (272.95, 300.19)} 
    NET {} {} {} {} {} {n_1927} {} {0.000} {0.000} {0.023} {0.001} {0.049} {-0.051} {} {} {} 
    INST {g102740} {A} {v} {Y} {^} {} {NAND4X2} {0.016} {0.000} {0.018} {} {0.065} {-0.035} {} {1} {(267.34, 300.06) (267.54, 300.22)} 
    NET {} {} {} {} {} {n_2637} {} {0.000} {0.000} {0.018} {0.003} {0.065} {-0.035} {} {} {} 
    INST {g102585} {A} {^} {Y} {^} {} {MX2X1} {0.027} {0.000} {0.007} {} {0.092} {-0.008} {} {1} {(264.10, 330.50) (265.14, 330.22)} 
    NET {} {} {} {} {} {n_2789} {} {0.000} {0.000} {0.007} {0.001} {0.092} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.060} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.036} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.022} {} {-0.019} {0.081} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.022} {0.043} {-0.018} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00177} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {0.002} {0.102} {} {82} {(238.31, 340.73) (238.90, 341.27)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.022} {0.051} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[0][10]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[0][10]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[0][10]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.151} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.013} {0.017} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00141} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.018} {-0.118} {} {77} {(233.31, 221.03) (233.90, 221.57)} 
    NET {} {} {} {} {} {CTS_17} {} {0.002} {0.000} {0.023} {0.054} {-0.016} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[0][10]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.048} {-0.001} {0.013} {} {0.032} {-0.069} {} {2} {(213.10, 185.16) (212.94, 184.85)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19650} {} {0.000} {0.000} {0.013} {0.002} {0.032} {-0.069} {} {} {} 
    INST {FE_PHC852_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19650} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.008} {} {0.064} {-0.036} {} {1} {(218.74, 180.11) (219.90, 179.84)} 
    NET {} {} {} {} {} {FE_PHN852_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19650} {} {0.000} {0.000} {0.008} {0.001} {0.064} {-0.036} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83367} {B0} {^} {Y} {v} {} {AOI22X1} {0.014} {-0.001} {0.020} {} {0.078} {-0.022} {} {1} {(214.97, 178.44) (214.75, 177.84)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77697} {} {0.000} {0.000} {0.020} {0.001} {0.078} {-0.022} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81863} {C0} {v} {Y} {^} {} {OAI211X1} {0.011} {-0.001} {0.016} {} {0.089} {-0.011} {} {1} {(217.99, 180.03) (218.15, 180.62)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75885} {} {0.000} {0.000} {0.016} {0.001} {0.089} {-0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.003} {0.000} {0.022} {0.041} {-0.039} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.024} {} {-0.022} {0.078} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.024} {0.034} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00141} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.001} {0.099} {} {77} {(233.31, 221.03) (233.90, 221.57)} 
    NET {} {} {} {} {} {CTS_17} {} {0.002} {0.000} {0.024} {0.056} {0.001} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_if_instr_out_reg[26]} {CK}
  ENDPT {mMIPS_if_instr_out_reg[26]} {D} {DFFRX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_if_instr_out_reg[26]} {Q} {DFFRX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.103}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.165} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.048} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.012} {} {-0.036} {-0.136} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.012} {0.020} {-0.035} {-0.135} {} {} {} 
    INST {CTS_ccl_a_inv_00161} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.020} {} {-0.016} {-0.116} {} {74} {(179.50, 318.57) (180.10, 318.03)} 
    NET {} {} {} {} {} {CTS_20} {} {0.001} {0.000} {0.020} {0.048} {-0.015} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_if_instr_out_reg[26]} {CK} {^} {Q} {v} {} {DFFRX1} {0.054} {0.000} {0.026} {} {0.040} {-0.061} {} {9} {(147.30, 313.41) (147.13, 313.13)} 
    NET {} {} {} {} {} {mMIPS_bus_if_instr[26]} {} {0.000} {0.000} {0.026} {0.005} {0.040} {-0.061} {} {} {} 
    INST {FE_PHC1380_mMIPS_bus_if_instr_26} {A} {v} {Y} {v} {} {DLY1X1} {0.035} {0.000} {0.011} {} {0.075} {-0.025} {} {2} {(148.94, 310.07) (150.10, 309.80)} 
    NET {} {} {} {} {} {FE_PHN1380_mMIPS_bus_if_instr_26} {} {0.000} {0.000} {0.011} {0.002} {0.075} {-0.025} {} {} {} 
    INST {g106281} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.006} {} {0.103} {0.002} {} {1} {(148.30, 316.82) (149.34, 316.54)} 
    NET {} {} {} {} {} {n_667} {} {0.000} {0.000} {0.006} {0.001} {0.103} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.060} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.037} {0.063} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.020} {0.081} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.022} {0.041} {-0.018} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00161} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {0.001} {0.101} {} {74} {(179.50, 318.57) (180.10, 318.03)} 
    NET {} {} {} {} {} {CTS_20} {} {0.001} {0.000} {0.022} {0.050} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[2][10]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[2][10]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[2][10]} {QN} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.104}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.151} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.022} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00129} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.117} {} {90} {(218.71, 140.73) (219.30, 140.19)} 
    NET {} {} {} {} {} {CTS_9} {} {0.003} {0.000} {0.025} {0.059} {-0.014} {-0.114} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[2][10]} {CK} {^} {QN} {^} {} {DFFRX1} {0.051} {0.000} {0.011} {} {0.037} {-0.064} {} {4} {(249.90, 103.08) (249.10, 103.45)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_81795} {} {0.000} {0.000} {0.011} {0.001} {0.037} {-0.064} {} {} {} 
    INST {FE_PHC490_u_aes_AES_CORE_AES_CORE_DATAPATH_n_81795} {A} {^} {Y} {^} {} {DLY1X4} {0.040} {0.000} {0.008} {} {0.077} {-0.023} {} {2} {(261.85, 106.45) (263.31, 106.69)} 
    NET {} {} {} {} {} {FE_PHN490_u_aes_AES_CORE_AES_CORE_DATAPATH_n_81795} {} {0.000} {0.000} {0.008} {0.003} {0.077} {-0.023} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84192} {B0} {^} {Y} {v} {} {OAI221X1} {0.027} {0.000} {0.026} {} {0.104} {0.004} {} {1} {(252.70, 99.66) (253.14, 99.21)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78912} {} {0.000} {0.000} {0.026} {0.001} {0.104} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.060} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.078} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.024} {0.044} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00129} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.000} {0.100} {} {90} {(218.71, 140.73) (219.30, 140.19)} 
    NET {} {} {} {} {} {CTS_9} {} {0.003} {0.000} {0.026} {0.061} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][19]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][19]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][19]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.151} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.013} {0.017} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00141} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.018} {-0.118} {} {77} {(233.31, 221.03) (233.90, 221.57)} 
    NET {} {} {} {} {} {CTS_17} {} {0.002} {0.000} {0.023} {0.054} {-0.016} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[1][19]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.048} {-0.001} {0.014} {} {0.032} {-0.068} {} {2} {(208.10, 188.58) (207.94, 188.27)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19604} {} {0.000} {0.000} {0.014} {0.002} {0.032} {-0.068} {} {} {} 
    INST {FE_PHC633_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19604} {A} {^} {Y} {^} {} {DLY1X1} {0.033} {-0.000} {0.010} {} {0.065} {-0.035} {} {1} {(216.94, 185.07) (218.10, 185.34)} 
    NET {} {} {} {} {} {FE_PHN633_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19604} {} {0.000} {0.000} {0.010} {0.001} {0.065} {-0.035} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83504} {B0} {^} {Y} {v} {} {AOI22X1} {0.013} {0.000} {0.017} {} {0.078} {-0.022} {} {1} {(212.16, 186.75) (211.96, 187.34)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77921} {} {0.000} {0.000} {0.017} {0.001} {0.078} {-0.022} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81778} {C0} {v} {Y} {^} {} {OAI221X1} {0.011} {0.000} {0.018} {} {0.089} {-0.011} {} {1} {(210.35, 185.09) (210.54, 184.71)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75725} {} {0.000} {0.000} {0.018} {0.001} {0.089} {-0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.012} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.012} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.003} {0.000} {0.022} {0.041} {-0.039} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.024} {} {-0.022} {0.078} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.024} {0.034} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00141} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.001} {0.099} {} {77} {(233.31, 221.03) (233.90, 221.57)} 
    NET {} {} {} {} {} {CTS_17} {} {0.002} {0.000} {0.024} {0.056} {0.001} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[0][30]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[0][30]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[0][30]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.151} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.022} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00133} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.018} {-0.118} {} {87} {(197.91, 125.27) (198.50, 125.81)} 
    NET {} {} {} {} {} {CTS_10} {} {0.002} {0.000} {0.023} {0.053} {-0.016} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[0][30]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.052} {0.000} {0.019} {} {0.036} {-0.064} {} {3} {(161.70, 104.78) (161.54, 105.09)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19121} {} {0.000} {0.000} {0.019} {0.003} {0.036} {-0.064} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83950} {A} {^} {Y} {v} {} {NAND2X1} {0.014} {0.000} {0.013} {} {0.050} {-0.050} {} {1} {(166.50, 108.20) (166.96, 108.25)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78573} {} {0.000} {0.000} {0.013} {0.001} {0.050} {-0.050} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82541} {B0} {v} {Y} {^} {} {OAI211X1} {0.014} {-0.001} {0.022} {} {0.064} {-0.036} {} {3} {(168.10, 110.11) (168.55, 109.32)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76716} {} {0.000} {0.000} {0.022} {0.002} {0.064} {-0.036} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82405} {B} {^} {Y} {^} {} {MX2X1} {0.027} {0.000} {0.007} {} {0.091} {-0.009} {} {1} {(163.56, 106.43) (163.74, 106.78)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76527} {} {0.000} {0.000} {0.007} {0.001} {0.091} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.060} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.078} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.024} {0.044} {-0.020} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00133} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.000} {0.100} {} {87} {(197.91, 125.27) (198.50, 125.81)} 
    NET {} {} {} {} {} {CTS_10} {} {0.002} {0.000} {0.024} {0.056} {0.002} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {uRAM_IF_buf_we_reg[3]} {CK}
  ENDPT {uRAM_IF_buf_we_reg[3]} {D} {DFFRX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uRAM_IF_buf_we_reg[3]} {Q} {DFFRX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.000}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.103}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.013} {0.017} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00171} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.117} {} {94} {(268.50, 251.81) (269.10, 252.35)} 
    NET {} {} {} {} {} {CTS_15} {} {0.002} {0.000} {0.024} {0.059} {-0.015} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uRAM_IF_buf_we_reg[3]} {CK} {^} {Q} {v} {} {DFFRX1} {0.050} {0.000} {0.017} {} {0.035} {-0.065} {} {4} {(287.70, 282.62) (287.53, 282.36)} 
    NET {} {} {} {} {} {uRAM_IF_buf_we[3]} {} {0.000} {0.000} {0.017} {0.003} {0.035} {-0.065} {} {} {} 
    INST {FE_PHC549_uRAM_IF_buf_we_3} {A} {v} {Y} {v} {} {DLY1X4} {0.040} {0.000} {0.007} {} {0.075} {-0.025} {} {2} {(291.85, 284.30) (293.31, 284.53)} 
    NET {} {} {} {} {} {FE_PHN549_uRAM_IF_buf_we_3} {} {0.000} {0.000} {0.007} {0.002} {0.075} {-0.025} {} {} {} 
    INST {g103728} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.006} {} {0.103} {0.002} {} {1} {(288.76, 280.85) (288.94, 281.20)} 
    NET {} {} {} {} {} {n_1811} {} {0.000} {0.000} {0.006} {0.000} {0.103} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.003} {0.000} {0.022} {0.041} {-0.039} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.024} {} {-0.022} {0.078} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.002} {0.000} {0.024} {0.034} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00171} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {0.000} {0.100} {} {94} {(268.50, 251.81) (269.10, 252.35)} 
    NET {} {} {} {} {} {CTS_15} {} {0.002} {0.000} {0.025} {0.061} {0.002} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][16]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][16]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][16]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00214} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.138} {} {3} {(228.61, 190.12) (228.77, 190.39)} 
    NET {} {} {} {} {} {CTS_12} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00139} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.023} {} {-0.017} {-0.118} {} {86} {(210.50, 186.83) (211.10, 187.37)} 
    NET {} {} {} {} {} {CTS_14} {} {0.003} {0.000} {0.023} {0.055} {-0.015} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][16]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.049} {0.000} {0.014} {} {0.034} {-0.066} {} {2} {(157.10, 164.63) (156.94, 164.33)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19618} {} {0.000} {0.000} {0.014} {0.002} {0.034} {-0.066} {} {} {} 
    INST {FE_PHC828_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19618} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.007} {} {0.066} {-0.034} {} {1} {(155.54, 161.13) (156.70, 161.41)} 
    NET {} {} {} {} {} {FE_PHN828_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19618} {} {0.000} {0.000} {0.007} {0.001} {0.066} {-0.034} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83521} {B0} {^} {Y} {v} {} {AOI22X1} {0.013} {-0.001} {0.018} {} {0.079} {-0.021} {} {1} {(159.77, 161.34) (159.56, 160.75)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77955} {} {0.000} {0.000} {0.018} {0.001} {0.079} {-0.021} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82219} {C0} {v} {Y} {^} {} {OAI221X1} {0.011} {0.000} {0.018} {} {0.090} {-0.011} {} {1} {(162.35, 162.99) (162.54, 163.37)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76223} {} {0.000} {0.000} {0.018} {0.001} {0.090} {-0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00214} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.022} {0.078} {} {3} {(228.61, 190.12) (228.77, 190.39)} 
    NET {} {} {} {} {} {CTS_12} {} {0.001} {0.000} {0.023} {0.035} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00139} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.001} {0.099} {} {86} {(210.50, 186.83) (211.10, 187.37)} 
    NET {} {} {} {} {} {CTS_14} {} {0.003} {0.000} {0.024} {0.057} {0.001} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][4]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][4]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[2][4]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.022} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00133} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.018} {-0.118} {} {87} {(197.91, 125.27) (198.50, 125.81)} 
    NET {} {} {} {} {} {CTS_10} {} {0.001} {0.000} {0.023} {0.053} {-0.017} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[2][4]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.054} {0.000} {0.024} {} {0.037} {-0.063} {} {4} {(196.30, 118.47) (196.14, 118.77)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19227} {} {0.000} {0.000} {0.024} {0.004} {0.037} {-0.063} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82150} {A0} {^} {Y} {v} {} {AOI221X1} {0.030} {-0.002} {0.022} {} {0.068} {-0.033} {} {2} {(191.74, 113.62) (192.74, 113.06)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76098} {} {0.000} {0.000} {0.022} {0.002} {0.068} {-0.033} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81608} {A1} {v} {Y} {^} {} {OAI221X1} {0.022} {-0.001} {0.018} {} {0.090} {-0.011} {} {1} {(185.62, 113.08) (186.54, 112.89)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75666} {} {0.000} {0.000} {0.018} {0.001} {0.090} {-0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.060} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.078} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.024} {0.044} {-0.020} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00133} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.000} {0.100} {} {87} {(197.91, 125.27) (198.50, 125.81)} 
    NET {} {} {} {} {} {CTS_10} {} {0.002} {0.000} {0.024} {0.056} {0.001} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][22]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][22]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][22]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00214} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.138} {} {3} {(228.61, 190.12) (228.77, 190.39)} 
    NET {} {} {} {} {} {CTS_12} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00139} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.023} {} {-0.017} {-0.118} {} {86} {(210.50, 186.83) (211.10, 187.37)} 
    NET {} {} {} {} {} {CTS_14} {} {0.002} {0.000} {0.023} {0.055} {-0.016} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][22]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {-0.000} {0.011} {} {0.029} {-0.071} {} {2} {(181.90, 188.58) (181.74, 188.27)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19588} {} {0.000} {0.000} {0.011} {0.002} {0.029} {-0.071} {} {} {} 
    INST {FE_PHC625_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19588} {A} {v} {Y} {v} {} {DLY1X4} {0.039} {0.000} {0.005} {} {0.068} {-0.033} {} {1} {(181.05, 190.33) (182.50, 190.09)} 
    NET {} {} {} {} {} {FE_PHN625_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19588} {} {0.000} {0.000} {0.005} {0.001} {0.068} {-0.033} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83983} {A} {v} {Y} {^} {} {NAND2X1} {0.009} {0.000} {0.009} {} {0.077} {-0.023} {} {1} {(180.70, 188.58) (181.16, 188.53)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78620} {} {0.000} {0.000} {0.009} {0.001} {0.077} {-0.023} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82088} {B0} {^} {Y} {v} {} {OAI211X1} {0.025} {0.000} {0.026} {} {0.102} {0.001} {} {1} {(179.30, 190.09) (179.75, 190.88)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76132} {} {0.000} {0.000} {0.026} {0.001} {0.102} {0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.023} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00214} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.022} {0.078} {} {3} {(228.61, 190.12) (228.77, 190.39)} 
    NET {} {} {} {} {} {CTS_12} {} {0.001} {0.000} {0.023} {0.035} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00139} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.001} {0.099} {} {86} {(210.50, 186.83) (211.10, 187.37)} 
    NET {} {} {} {} {} {CTS_14} {} {0.002} {0.000} {0.024} {0.057} {0.000} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[17]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[17]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]} {QN} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.013} {0.017} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00159} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.018} {-0.118} {} {87} {(265.91, 239.91) (266.50, 239.37)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.022} {0.053} {-0.017} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]} {CK} {^} {QN} {^} {} {DFFRX1} {0.050} {-0.000} {0.011} {} {0.034} {-0.067} {} {4} {(276.30, 245.00) (275.50, 244.62)} 
    NET {} {} {} {} {} {n_51} {} {0.000} {0.000} {0.011} {0.002} {0.034} {-0.067} {} {} {} 
    INST {g103639} {A} {^} {Y} {^} {} {OR2X1} {0.039} {-0.006} {0.060} {} {0.073} {-0.028} {} {8} {(276.85, 246.75) (277.15, 246.63)} 
    NET {} {} {} {} {} {n_1893} {} {0.000} {0.000} {0.060} {0.011} {0.073} {-0.027} {} {} {} 
    INST {g103456} {S0} {^} {Y} {v} {} {MX2X1} {0.032} {0.000} {0.006} {} {0.105} {0.005} {} {1} {(269.98, 297.68) (270.74, 298.30)} 
    NET {} {} {} {} {} {n_2052} {} {0.000} {0.000} {0.006} {0.001} {0.105} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.003} {0.000} {0.022} {0.041} {-0.039} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.024} {} {-0.022} {0.078} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.002} {0.000} {0.024} {0.034} {-0.021} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00171} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {0.000} {0.101} {} {94} {(268.50, 251.81) (269.10, 252.35)} 
    NET {} {} {} {} {} {CTS_15} {} {0.002} {0.000} {0.025} {0.061} {0.002} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[22]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[22]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]} {QN} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.013} {0.017} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00159} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.018} {-0.118} {} {87} {(265.91, 239.91) (266.50, 239.37)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.022} {0.053} {-0.017} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]} {CK} {^} {QN} {^} {} {DFFRX1} {0.050} {-0.000} {0.011} {} {0.034} {-0.067} {} {4} {(276.30, 245.00) (275.50, 244.62)} 
    NET {} {} {} {} {} {n_51} {} {0.000} {0.000} {0.011} {0.002} {0.034} {-0.067} {} {} {} 
    INST {g103639} {A} {^} {Y} {^} {} {OR2X1} {0.039} {-0.006} {0.060} {} {0.073} {-0.028} {} {8} {(276.85, 246.75) (277.15, 246.63)} 
    NET {} {} {} {} {} {n_1893} {} {0.000} {0.000} {0.060} {0.011} {0.073} {-0.027} {} {} {} 
    INST {g103460} {S0} {^} {Y} {v} {} {MX2X1} {0.032} {0.000} {0.007} {} {0.105} {0.005} {} {1} {(278.18, 297.68) (278.94, 298.30)} 
    NET {} {} {} {} {} {n_2048} {} {0.000} {0.000} {0.007} {0.001} {0.105} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.003} {0.000} {0.022} {0.041} {-0.039} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.024} {} {-0.022} {0.078} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.002} {0.000} {0.024} {0.034} {-0.021} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00171} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {0.000} {0.101} {} {94} {(268.50, 251.81) (269.10, 252.35)} 
    NET {} {} {} {} {} {CTS_15} {} {0.002} {0.000} {0.025} {0.061} {0.002} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][29]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][29]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][29]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.104}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00210} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.139} {} {4} {(229.21, 89.56) (229.37, 89.29)} 
    NET {} {} {} {} {} {CTS_3} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00123} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.018} {-0.118} {} {77} {(267.70, 87.65) (268.30, 88.19)} 
    NET {} {} {} {} {} {CTS_5} {} {0.002} {0.000} {0.022} {0.052} {-0.016} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][29]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.042} {0.000} {0.005} {} {0.026} {-0.075} {} {1} {(292.50, 58.62) (292.34, 58.31)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18831} {} {0.000} {0.000} {0.005} {0.001} {0.026} {-0.075} {} {} {} 
    INST {FE_PHC790_u_aes_AES_CORE_AES_CORE_DATAPATH_n_18831} {A} {v} {Y} {v} {} {DLY2X1} {0.058} {0.000} {0.009} {} {0.084} {-0.017} {} {2} {(293.74, 60.20) (292.53, 59.95)} 
    NET {} {} {} {} {} {FE_PHN790_u_aes_AES_CORE_AES_CORE_DATAPATH_n_18831} {} {0.000} {0.000} {0.009} {0.001} {0.084} {-0.017} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84179} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.020} {0.000} {0.012} {} {0.104} {0.003} {} {1} {(295.44, 61.77) (295.13, 61.55)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78886} {} {0.000} {0.000} {0.012} {0.001} {0.104} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.041} {-0.041} {0.059} {} {} {} 
    INST {CTS_ccl_a_inv_00210} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.027} {} {-0.022} {0.078} {} {4} {(229.21, 89.56) (229.37, 89.29)} 
    NET {} {} {} {} {} {CTS_3} {} {0.002} {0.000} {0.027} {0.039} {-0.020} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00123} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.000} {0.100} {} {77} {(267.70, 87.65) (268.30, 88.19)} 
    NET {} {} {} {} {} {CTS_5} {} {0.002} {0.000} {0.024} {0.055} {0.002} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_data_reg1_out_reg[21]} {CK}
  ENDPT {mMIPS_id_data_reg1_out_reg[21]} {D} {DFFRX2} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_registers_regs_reg[9][21]} {Q} {EDFFHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.010}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.048} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.012} {} {-0.036} {-0.136} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.012} {0.020} {-0.035} {-0.135} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.015} {-0.115} {} {100} {(184.50, 340.73) (185.10, 341.27)} 
    NET {} {} {} {} {} {CTS_24} {} {0.001} {0.000} {0.024} {0.060} {-0.014} {-0.114} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_registers_regs_reg[9][21]} {CK} {^} {Q} {^} {} {EDFFHQX1} {0.044} {-0.001} {0.017} {} {0.030} {-0.070} {} {2} {(189.30, 359.57) (192.18, 359.34)} 
    NET {} {} {} {} {} {mMIPS_registers_regs[9][21]} {} {0.000} {0.000} {0.017} {0.003} {0.030} {-0.070} {} {} {} 
    INST {g102760} {B0} {^} {Y} {v} {} {AOI22X1} {0.016} {0.000} {0.020} {} {0.047} {-0.054} {} {1} {(192.77, 356.28) (192.56, 355.69)} 
    NET {} {} {} {} {} {n_2617} {} {0.000} {0.000} {0.020} {0.001} {0.047} {-0.054} {} {} {} 
    INST {g102234} {B} {v} {Y} {^} {} {NAND4X1} {0.019} {-0.001} {0.021} {} {0.066} {-0.035} {} {1} {(192.16, 349.28) (192.74, 349.09)} 
    NET {} {} {} {} {} {n_3077} {} {0.000} {0.000} {0.021} {0.003} {0.066} {-0.035} {} {} {} 
    INST {g102197} {A} {^} {Y} {^} {} {MX2X1} {0.027} {0.000} {0.007} {} {0.093} {-0.008} {} {1} {(200.30, 325.38) (201.34, 325.66)} 
    NET {} {} {} {} {} {n_3090} {} {0.000} {0.000} {0.007} {0.001} {0.093} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.037} {0.063} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.020} {0.081} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.022} {0.041} {-0.019} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00169} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {0.002} {0.102} {} {84} {(186.50, 337.31) (187.10, 337.85)} 
    NET {} {} {} {} {} {CTS_21} {} {0.001} {0.000} {0.024} {0.056} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][14]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][14]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][14]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.022} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00137} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.118} {} {92} {(203.31, 156.05) (203.90, 156.59)} 
    NET {} {} {} {} {} {CTS_6} {} {0.003} {0.000} {0.024} {0.058} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][14]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.050} {-0.000} {0.016} {} {0.036} {-0.065} {} {2} {(182.30, 144.12) (182.14, 143.81)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19627} {} {0.000} {0.000} {0.016} {0.002} {0.036} {-0.065} {} {} {} 
    INST {FE_PHC732_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19627} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.008} {} {0.068} {-0.032} {} {1} {(188.54, 137.19) (189.70, 137.47)} 
    NET {} {} {} {} {} {FE_PHN732_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19627} {} {0.000} {0.000} {0.008} {0.001} {0.068} {-0.032} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83539} {B0} {^} {Y} {v} {} {AOI22X1} {0.013} {0.000} {0.016} {} {0.081} {-0.020} {} {1} {(187.37, 140.81) (187.16, 140.22)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77991} {} {0.000} {0.000} {0.016} {0.001} {0.081} {-0.020} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81981} {C0} {v} {Y} {^} {} {OAI221X1} {0.010} {-0.001} {0.019} {} {0.091} {-0.009} {} {1} {(188.15, 142.47) (188.34, 142.85)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75913} {} {0.000} {0.000} {0.019} {0.001} {0.091} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.078} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.024} {0.044} {-0.021} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00137} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.000} {0.100} {} {92} {(203.31, 156.05) (203.90, 156.59)} 
    NET {} {} {} {} {} {CTS_6} {} {0.003} {0.000} {0.026} {0.060} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][10]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][10]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][10]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.102}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.013} {0.017} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00141} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.018} {-0.118} {} {77} {(233.31, 221.03) (233.90, 221.57)} 
    NET {} {} {} {} {} {CTS_17} {} {0.002} {0.000} {0.023} {0.054} {-0.016} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][10]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {0.000} {0.012} {} {0.029} {-0.071} {} {2} {(214.30, 192.00) (214.14, 191.69)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19648} {} {0.000} {0.000} {0.012} {0.002} {0.029} {-0.071} {} {} {} 
    INST {FE_PHC585_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19648} {A} {v} {Y} {v} {} {DLY1X4} {0.039} {0.000} {0.005} {} {0.068} {-0.032} {} {1} {(219.84, 191.96) (221.31, 192.19)} 
    NET {} {} {} {} {} {FE_PHN585_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19648} {} {0.000} {0.000} {0.005} {0.001} {0.068} {-0.032} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83977} {A} {v} {Y} {^} {} {NAND2X1} {0.010} {0.000} {0.011} {} {0.078} {-0.022} {} {1} {(218.90, 192.00) (219.36, 191.95)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78611} {} {0.000} {0.000} {0.011} {0.001} {0.078} {-0.022} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82089} {B0} {^} {Y} {v} {} {OAI211X1} {0.024} {0.000} {0.024} {} {0.102} {0.002} {} {1} {(220.10, 190.09) (220.55, 190.88)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76133} {} {0.000} {0.000} {0.024} {0.001} {0.102} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.003} {0.000} {0.022} {0.041} {-0.039} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.024} {} {-0.022} {0.078} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.024} {0.034} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00141} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.001} {0.099} {} {77} {(233.31, 221.03) (233.90, 221.57)} 
    NET {} {} {} {} {} {CTS_17} {} {0.002} {0.000} {0.024} {0.056} {0.001} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][27]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][27]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][27]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.022} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00137} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.118} {} {92} {(203.31, 156.05) (203.90, 156.59)} 
    NET {} {} {} {} {} {CTS_6} {} {0.003} {0.000} {0.024} {0.058} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][27]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.049} {0.000} {0.013} {} {0.034} {-0.066} {} {2} {(175.50, 140.69) (175.34, 140.39)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19563} {} {0.000} {0.000} {0.013} {0.002} {0.034} {-0.066} {} {} {} 
    INST {FE_PHC591_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19563} {A} {^} {Y} {^} {} {DLY1X1} {0.034} {-0.000} {0.011} {} {0.068} {-0.033} {} {1} {(183.54, 133.77) (184.70, 134.05)} 
    NET {} {} {} {} {} {FE_PHN591_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19563} {} {0.000} {0.000} {0.011} {0.002} {0.068} {-0.033} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83382} {B0} {^} {Y} {v} {} {AOI22X1} {0.013} {0.000} {0.017} {} {0.081} {-0.019} {} {1} {(178.77, 138.87) (178.56, 139.46)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77727} {} {0.000} {0.000} {0.017} {0.001} {0.081} {-0.019} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81629} {C0} {v} {Y} {^} {} {OAI211X1} {0.010} {0.000} {0.014} {} {0.092} {-0.009} {} {1} {(180.38, 138.99) (180.55, 139.58)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75698} {} {0.000} {0.000} {0.014} {0.001} {0.092} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.078} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.024} {0.044} {-0.021} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00137} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.000} {0.100} {} {92} {(203.31, 156.05) (203.90, 156.59)} 
    NET {} {} {} {} {} {CTS_6} {} {0.003} {0.000} {0.026} {0.060} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {uRAM_IF_buf_data_reg[25]} {CK}
  ENDPT {uRAM_IF_buf_data_reg[25]} {D} {EDFFHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uMIPS_IF_MIPS_ram_din_prev_reg[25]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.013} {0.017} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00171} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.117} {} {94} {(268.50, 251.81) (269.10, 252.35)} 
    NET {} {} {} {} {} {CTS_15} {} {0.002} {0.000} {0.024} {0.059} {-0.015} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uMIPS_IF_MIPS_ram_din_prev_reg[25]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.042} {0.000} {0.005} {} {0.027} {-0.073} {} {1} {(293.10, 296.31) (292.94, 296.61)} 
    NET {} {} {} {} {} {HWDATAD[25]} {} {0.000} {0.000} {0.005} {0.001} {0.027} {-0.073} {} {} {} 
    INST {FE_PHC1554_HWDATAD_25} {A} {v} {Y} {v} {} {DLY1X1} {0.031} {0.000} {0.005} {} {0.058} {-0.042} {} {1} {(295.54, 297.93) (296.70, 298.20)} 
    NET {} {} {} {} {} {FE_PHN1554_HWDATAD_25} {} {0.000} {0.000} {0.005} {0.001} {0.058} {-0.042} {} {} {} 
    INST {FE_OFC86_HWDATAD_25} {A} {v} {Y} {v} {} {BUFX2} {0.030} {-0.011} {0.048} {} {0.088} {-0.012} {} {7} {(293.90, 299.73) (293.54, 300.19)} 
    NET {} {} {} {} {} {FE_OFN86_HWDATAD_25} {} {0.000} {0.000} {0.048} {0.016} {0.089} {-0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.036} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.022} {} {-0.019} {0.082} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.022} {0.043} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00173} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.021} {} {0.001} {0.102} {} {70} {(253.31, 325.41) (253.90, 324.87)} 
    NET {} {} {} {} {} {CTS_33} {} {0.002} {0.000} {0.021} {0.047} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_ctrl_ex_regdst_out_reg[0]} {CK}
  ENDPT {mMIPS_id_ctrl_ex_regdst_out_reg[0]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_ctrl_ex_regdst_out_reg[0]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.048} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.012} {} {-0.036} {-0.136} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.012} {0.020} {-0.035} {-0.135} {} {} {} 
    INST {CTS_ccl_a_inv_00161} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.020} {} {-0.016} {-0.117} {} {74} {(179.50, 318.57) (180.10, 318.03)} 
    NET {} {} {} {} {} {CTS_20} {} {0.001} {0.000} {0.020} {0.048} {-0.015} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_ctrl_ex_regdst_out_reg[0]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.059} {-0.001} {0.039} {} {0.045} {-0.056} {} {9} {(150.90, 316.82) (150.74, 317.13)} 
    NET {} {} {} {} {} {mMIPS_bus_id_ctrl_ex_regdst[0]} {} {0.000} {0.000} {0.039} {0.007} {0.045} {-0.056} {} {} {} 
    INST {FE_PHC1040_mMIPS_bus_id_ctrl_ex_regdst_0} {A} {v} {Y} {v} {} {DLY1X1} {0.032} {0.000} {0.005} {} {0.077} {-0.023} {} {1} {(148.74, 315.03) (149.90, 315.31)} 
    NET {} {} {} {} {} {FE_PHN1040_mMIPS_bus_id_ctrl_ex_regdst_0} {} {0.000} {0.000} {0.005} {0.001} {0.077} {-0.023} {} {} {} 
    INST {g105486} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.105} {0.005} {} {1} {(151.70, 313.41) (152.74, 313.12)} 
    NET {} {} {} {} {} {n_1122} {} {0.000} {0.000} {0.007} {0.001} {0.105} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.037} {0.063} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.020} {0.081} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.022} {0.041} {-0.018} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00161} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {0.001} {0.102} {} {74} {(179.50, 318.57) (180.10, 318.03)} 
    NET {} {} {} {} {} {CTS_20} {} {0.001} {0.000} {0.022} {0.050} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[0][28]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[0][28]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[0][28]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.022} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00137} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.118} {} {92} {(203.31, 156.05) (203.90, 156.59)} 
    NET {} {} {} {} {} {CTS_6} {} {0.003} {0.000} {0.024} {0.058} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[0][28]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.046} {-0.000} {0.013} {} {0.032} {-0.069} {} {2} {(170.50, 137.28) (170.34, 136.97)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19560} {} {0.000} {0.000} {0.013} {0.002} {0.032} {-0.069} {} {} {} 
    INST {FE_PHC653_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19560} {A} {v} {Y} {v} {} {DLY1X4} {0.040} {0.000} {0.007} {} {0.071} {-0.029} {} {1} {(159.84, 140.66) (161.31, 140.89)} 
    NET {} {} {} {} {} {FE_PHN653_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19560} {} {0.000} {0.000} {0.007} {0.002} {0.071} {-0.029} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83953} {A} {v} {Y} {^} {} {NAND2X1} {0.009} {0.000} {0.009} {} {0.080} {-0.020} {} {1} {(169.50, 133.85) (169.96, 133.81)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78577} {} {0.000} {0.000} {0.009} {0.001} {0.080} {-0.020} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81764} {B0} {^} {Y} {v} {} {OAI211X1} {0.024} {0.000} {0.025} {} {0.105} {0.004} {} {1} {(171.30, 134.05) (171.75, 133.26)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75706} {} {0.000} {0.000} {0.025} {0.001} {0.105} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.078} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.024} {0.044} {-0.021} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00137} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.000} {0.100} {} {92} {(203.31, 156.05) (203.90, 156.59)} 
    NET {} {} {} {} {} {CTS_6} {} {0.003} {0.000} {0.026} {0.060} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[2][27]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_iv_reg[2][27]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uAPB_BUS_rwdata_reg_reg[27]} {Q} {DFFRX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.106}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.022} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00129} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.118} {} {90} {(218.71, 140.73) (219.30, 140.19)} 
    NET {} {} {} {} {} {CTS_9} {} {0.002} {0.000} {0.024} {0.059} {-0.015} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uAPB_BUS_rwdata_reg_reg[27]} {CK} {^} {Q} {v} {} {DFFRX1} {0.085} {-0.004} {0.088} {} {0.070} {-0.031} {} {14} {(259.10, 130.44) (258.93, 130.71)} 
    NET {} {} {} {} {} {PWDATA[27]} {} {0.000} {0.000} {0.088} {0.016} {0.070} {-0.030} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84953} {B} {v} {Y} {v} {} {MX2X1} {0.036} {0.000} {0.006} {} {0.106} {0.005} {} {1} {(255.37, 145.89) (255.54, 145.54)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_80269} {} {0.000} {0.000} {0.006} {0.001} {0.106} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.023} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.058} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00214} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.022} {0.078} {} {3} {(228.61, 190.12) (228.77, 190.39)} 
    NET {} {} {} {} {} {CTS_12} {} {0.001} {0.000} {0.023} {0.035} {-0.021} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00145} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.026} {} {-0.000} {0.100} {} {89} {(256.31, 173.15) (256.90, 173.69)} 
    NET {} {} {} {} {} {CTS_11} {} {0.003} {0.000} {0.026} {0.062} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_if_pc_out_reg[19]} {CK}
  ENDPT {mMIPS_if_pc_out_reg[19]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_if_pc_out_reg[19]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.168} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.048} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.012} {} {-0.036} {-0.136} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.012} {0.020} {-0.035} {-0.135} {} {} {} 
    INST {CTS_ccl_a_inv_00161} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.020} {} {-0.016} {-0.117} {} {74} {(179.50, 318.57) (180.10, 318.03)} 
    NET {} {} {} {} {} {CTS_20} {} {0.001} {0.000} {0.020} {0.048} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_if_pc_out_reg[19]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.049} {-0.002} {0.022} {} {0.034} {-0.067} {} {3} {(164.50, 330.50) (164.34, 330.81)} 
    NET {} {} {} {} {} {mMIPS_bus_if_pc[19]} {} {0.000} {0.000} {0.022} {0.004} {0.034} {-0.067} {} {} {} 
    INST {g106237} {A} {v} {Y} {v} {} {MX2X1} {0.031} {-0.000} {0.011} {} {0.065} {-0.035} {} {1} {(164.90, 332.22) (165.94, 332.50)} 
    NET {} {} {} {} {} {n_711} {} {0.000} {0.000} {0.011} {0.002} {0.065} {-0.035} {} {} {} 
    INST {FE_PHC1806_n_711} {A} {v} {Y} {v} {} {DLY1X4} {0.039} {0.000} {0.007} {} {0.105} {0.004} {} {1} {(151.44, 332.18) (152.91, 332.41)} 
    NET {} {} {} {} {} {FE_PHN1806_n_711} {} {0.000} {0.000} {0.007} {0.002} {0.105} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.020} {0.081} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.022} {0.041} {-0.018} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00161} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {0.001} {0.102} {} {74} {(179.50, 318.57) (180.10, 318.03)} 
    NET {} {} {} {} {} {CTS_20} {} {0.001} {0.000} {0.022} {0.050} {0.002} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {uMIPS_IF_MIPS_ram_din_prev_reg[20]} {CK}
  ENDPT {uMIPS_IF_MIPS_ram_din_prev_reg[20]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_data_reg2_out_reg[20]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.047} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.035} {-0.136} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.013} {0.022} {-0.035} {-0.135} {} {} {} 
    INST {CTS_ccl_a_inv_00175} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.015} {-0.115} {} {88} {(232.31, 340.73) (232.90, 341.27)} 
    NET {} {} {} {} {} {CTS_34} {} {0.002} {0.000} {0.024} {0.057} {-0.013} {-0.113} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_data_reg2_out_reg[20]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.007} {} {0.031} {-0.070} {} {1} {(205.90, 340.76) (205.74, 341.07)} 
    NET {} {} {} {} {} {FE_OFN51_dev_dout_20} {} {0.000} {0.000} {0.007} {0.001} {0.031} {-0.070} {} {} {} 
    INST {FE_OFC51_dev_dout_20} {A} {v} {Y} {v} {} {BUFX2} {0.039} {-0.004} {0.052} {} {0.070} {-0.031} {} {4} {(210.50, 337.35) (210.13, 337.81)} 
    NET {} {} {} {} {} {dev_dout[20]} {} {0.000} {0.000} {0.052} {0.018} {0.070} {-0.031} {} {} {} 
    INST {FE_PHC1399_dev_dout_20} {A} {v} {Y} {v} {} {DLY1X1} {0.035} {-0.000} {0.008} {} {0.105} {0.004} {} {1} {(258.34, 310.07) (259.50, 309.80)} 
    NET {} {} {} {} {} {FE_PHN1399_dev_dout_20} {} {0.000} {0.000} {0.008} {0.001} {0.105} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.036} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.022} {} {-0.019} {0.082} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.022} {0.043} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00173} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.021} {} {0.001} {0.102} {} {70} {(253.31, 325.41) (253.90, 324.87)} 
    NET {} {} {} {} {} {CTS_33} {} {0.001} {0.000} {0.021} {0.047} {0.002} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[3][6]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[3][6]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[3][6]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.104}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.022} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00133} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.018} {-0.118} {} {87} {(197.91, 125.27) (198.50, 125.81)} 
    NET {} {} {} {} {} {CTS_10} {} {0.001} {0.000} {0.023} {0.053} {-0.016} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[3][6]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.052} {-0.002} {0.026} {} {0.036} {-0.065} {} {3} {(179.70, 103.08) (179.54, 102.77)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19220} {} {0.000} {0.000} {0.026} {0.005} {0.036} {-0.065} {} {} {} 
    INST {FE_PHC708_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19220} {A} {v} {Y} {v} {} {DLY1X4} {0.040} {0.000} {0.006} {} {0.076} {-0.025} {} {1} {(182.25, 97.98) (183.71, 97.75)} 
    NET {} {} {} {} {} {FE_PHN708_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19220} {} {0.000} {0.000} {0.006} {0.001} {0.076} {-0.025} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82425} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.008} {} {0.104} {0.003} {} {1} {(179.90, 106.50) (180.94, 106.78)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76579} {} {0.000} {0.000} {0.008} {0.001} {0.104} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.038} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.041} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.059} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.079} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.024} {0.044} {-0.020} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00133} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.000} {0.100} {} {87} {(197.91, 125.27) (198.50, 125.81)} 
    NET {} {} {} {} {} {CTS_10} {} {0.002} {0.000} {0.024} {0.056} {0.001} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_mem_dmem_data_out_reg[3]} {CK}
  ENDPT {mMIPS_mem_dmem_data_out_reg[3]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_mem_dmem_data_out_reg[3]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.106}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.047} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.035} {-0.136} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.013} {0.022} {-0.034} {-0.135} {} {} {} 
    INST {CTS_ccl_a_inv_00173} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.020} {} {-0.016} {-0.117} {} {70} {(253.31, 325.41) (253.90, 324.87)} 
    NET {} {} {} {} {} {CTS_33} {} {0.002} {0.000} {0.020} {0.045} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_mem_dmem_data_out_reg[3]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.060} {0.000} {0.038} {} {0.046} {-0.055} {} {4} {(281.30, 325.38) (281.14, 325.07)} 
    NET {} {} {} {} {} {mMIPS_bus_mem_dmem_data[3]} {} {0.000} {0.000} {0.038} {0.007} {0.046} {-0.055} {} {} {} 
    INST {FE_PHC1236_mMIPS_bus_mem_dmem_data_3} {A} {v} {Y} {v} {} {DLY1X1} {0.032} {0.000} {0.005} {} {0.078} {-0.023} {} {1} {(283.94, 323.75) (285.10, 323.48)} 
    NET {} {} {} {} {} {FE_PHN1236_mMIPS_bus_mem_dmem_data_3} {} {0.000} {0.000} {0.005} {0.000} {0.078} {-0.023} {} {} {} 
    INST {g102425} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.006} {} {0.106} {0.005} {} {1} {(283.17, 323.73) (283.34, 323.38)} 
    NET {} {} {} {} {} {n_2925} {} {0.000} {0.000} {0.006} {0.001} {0.106} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.043} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.036} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.022} {} {-0.019} {0.082} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.022} {0.043} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00173} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.021} {} {0.001} {0.102} {} {70} {(253.31, 325.41) (253.90, 324.87)} 
    NET {} {} {} {} {} {CTS_33} {} {0.002} {0.000} {0.021} {0.047} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][29]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][29]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][29]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.167} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.022} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00133} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.018} {-0.118} {} {87} {(197.91, 125.27) (198.50, 125.81)} 
    NET {} {} {} {} {} {CTS_10} {} {0.002} {0.000} {0.023} {0.053} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][29]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.048} {-0.001} {0.016} {} {0.033} {-0.068} {} {2} {(152.10, 113.34) (151.94, 113.03)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19553} {} {0.000} {0.000} {0.016} {0.002} {0.033} {-0.068} {} {} {} 
    INST {FE_PHC998_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19553} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.008} {} {0.066} {-0.035} {} {1} {(150.34, 111.71) (151.50, 111.44)} 
    NET {} {} {} {} {} {FE_PHN998_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19553} {} {0.000} {0.000} {0.008} {0.001} {0.066} {-0.035} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83525} {B0} {^} {Y} {v} {} {AOI22X1} {0.014} {-0.001} {0.019} {} {0.079} {-0.021} {} {1} {(156.97, 111.50) (156.75, 112.09)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77963} {} {0.000} {0.000} {0.019} {0.001} {0.079} {-0.021} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81606} {C0} {v} {Y} {^} {} {OAI221X1} {0.011} {-0.001} {0.019} {} {0.091} {-0.010} {} {1} {(160.75, 113.27) (160.94, 112.89)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75662} {} {0.000} {0.000} {0.019} {0.001} {0.091} {-0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.059} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.079} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.024} {0.044} {-0.020} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00133} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.000} {0.100} {} {87} {(197.91, 125.27) (198.50, 125.81)} 
    NET {} {} {} {} {} {CTS_10} {} {0.002} {0.000} {0.024} {0.056} {0.002} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_ex_alu_result_out_reg[13]} {CK}
  ENDPT {mMIPS_ex_alu_result_out_reg[13]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_ex_alu_result_out_reg[13]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.106}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.048} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.012} {} {-0.036} {-0.137} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.012} {0.020} {-0.035} {-0.136} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.015} {-0.116} {} {100} {(184.50, 340.73) (185.10, 341.27)} 
    NET {} {} {} {} {} {CTS_24} {} {0.001} {0.000} {0.024} {0.060} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_ex_alu_result_out_reg[13]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.052} {0.000} {0.024} {} {0.039} {-0.062} {} {3} {(179.90, 347.61) (179.74, 347.91)} 
    NET {} {} {} {} {} {mMIPS_bus_ex_alu_result[13]} {} {0.000} {0.000} {0.024} {0.004} {0.039} {-0.062} {} {} {} 
    INST {FE_PHC517_mMIPS_bus_ex_alu_result_13} {A} {v} {Y} {v} {} {DLY1X4} {0.040} {0.000} {0.006} {} {0.078} {-0.022} {} {2} {(183.65, 347.64) (185.10, 347.41)} 
    NET {} {} {} {} {} {FE_PHN517_mMIPS_bus_ex_alu_result_13} {} {0.000} {0.000} {0.006} {0.001} {0.078} {-0.022} {} {} {} 
    INST {g105371} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.106} {0.006} {} {1} {(184.56, 349.25) (184.74, 349.60)} 
    NET {} {} {} {} {} {n_1265} {} {0.000} {0.000} {0.007} {0.001} {0.106} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.043} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.020} {0.081} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.022} {0.041} {-0.019} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {0.002} {0.103} {} {100} {(184.50, 340.73) (185.10, 341.27)} 
    NET {} {} {} {} {} {CTS_24} {} {0.001} {0.000} {0.025} {0.062} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_ex_alu_result_out_reg[16]} {CK}
  ENDPT {mMIPS_ex_alu_result_out_reg[16]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_ex_alu_result_out_reg[16]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.108}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.047} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.035} {-0.136} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.013} {0.022} {-0.035} {-0.135} {} {} {} 
    INST {CTS_ccl_a_inv_00175} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.015} {-0.116} {} {88} {(232.31, 340.73) (232.90, 341.27)} 
    NET {} {} {} {} {} {CTS_34} {} {0.003} {0.000} {0.024} {0.057} {-0.012} {-0.113} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_ex_alu_result_out_reg[16]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.052} {-0.002} {0.028} {} {0.040} {-0.061} {} {3} {(192.10, 340.76) (191.94, 341.07)} 
    NET {} {} {} {} {} {mMIPS_bus_ex_alu_result[16]} {} {0.000} {0.000} {0.028} {0.005} {0.040} {-0.061} {} {} {} 
    INST {FE_PHC480_mMIPS_bus_ex_alu_result_16} {A} {v} {Y} {v} {} {DLY1X4} {0.040} {0.000} {0.006} {} {0.080} {-0.021} {} {2} {(192.05, 339.01) (193.50, 339.25)} 
    NET {} {} {} {} {} {FE_PHN480_mMIPS_bus_ex_alu_result_16} {} {0.000} {0.000} {0.006} {0.001} {0.080} {-0.021} {} {} {} 
    INST {g105374} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.108} {0.007} {} {1} {(191.56, 340.83) (191.74, 340.48)} 
    NET {} {} {} {} {} {n_1262} {} {0.000} {0.000} {0.007} {0.001} {0.108} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.043} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.036} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.022} {} {-0.019} {0.082} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.022} {0.043} {-0.018} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00175} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {0.002} {0.103} {} {88} {(232.31, 340.73) (232.90, 341.27)} 
    NET {} {} {} {} {} {CTS_34} {} {0.003} {0.000} {0.025} {0.060} {0.005} {0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][28]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][28]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][28]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.167} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.022} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00137} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.118} {} {92} {(203.31, 156.05) (203.90, 156.59)} 
    NET {} {} {} {} {} {CTS_6} {} {0.003} {0.000} {0.024} {0.058} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][28]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.049} {-0.001} {0.016} {} {0.034} {-0.066} {} {2} {(158.70, 137.28) (158.54, 136.97)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19558} {} {0.000} {0.000} {0.016} {0.002} {0.034} {-0.066} {} {} {} 
    INST {FE_PHC783_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19558} {A} {^} {Y} {^} {} {DLY1X1} {0.033} {0.000} {0.009} {} {0.068} {-0.033} {} {1} {(163.94, 147.45) (165.10, 147.72)} 
    NET {} {} {} {} {} {FE_PHN783_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19558} {} {0.000} {0.000} {0.009} {0.001} {0.068} {-0.033} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83383} {B0} {^} {Y} {v} {} {AOI22X1} {0.014} {-0.001} {0.019} {} {0.081} {-0.019} {} {1} {(163.56, 138.87) (163.35, 139.46)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_77728} {} {0.000} {0.000} {0.019} {0.001} {0.081} {-0.019} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81628} {C0} {v} {Y} {^} {} {OAI211X1} {0.011} {-0.001} {0.015} {} {0.092} {-0.009} {} {1} {(157.78, 137.28) (157.94, 136.68)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75697} {} {0.000} {0.000} {0.015} {0.001} {0.092} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.059} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.079} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.024} {0.044} {-0.021} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00137} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.000} {0.100} {} {92} {(203.31, 156.05) (203.90, 156.59)} 
    NET {} {} {} {} {} {CTS_6} {} {0.003} {0.000} {0.026} {0.060} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[2][19]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[2][19]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[2][19]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.167} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.038} {-0.138} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.013} {0.022} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00129} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.118} {} {90} {(218.71, 140.73) (219.30, 140.19)} 
    NET {} {} {} {} {} {CTS_9} {} {0.003} {0.000} {0.025} {0.059} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[2][19]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {0.000} {0.010} {} {0.031} {-0.070} {} {1} {(240.50, 103.08) (240.34, 102.77)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18875} {} {0.000} {0.000} {0.010} {0.001} {0.031} {-0.070} {} {} {} 
    INST {FE_PHC554_u_aes_AES_CORE_AES_CORE_DATAPATH_n_18875} {A} {v} {Y} {v} {} {DLY1X4} {0.040} {0.000} {0.007} {} {0.070} {-0.031} {} {2} {(231.05, 97.98) (232.50, 97.75)} 
    NET {} {} {} {} {} {FE_PHN554_u_aes_AES_CORE_AES_CORE_DATAPATH_n_18875} {} {0.000} {0.000} {0.007} {0.002} {0.070} {-0.031} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84769} {A} {v} {Y} {^} {} {NAND2X1} {0.009} {0.000} {0.009} {} {0.079} {-0.021} {} {1} {(241.30, 99.66) (241.75, 99.61)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79892} {} {0.000} {0.000} {0.009} {0.001} {0.079} {-0.021} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84201} {C0} {^} {Y} {v} {} {OAI221X1} {0.025} {0.000} {0.028} {} {0.105} {0.004} {} {1} {(242.95, 99.59) (243.14, 99.21)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78930} {} {0.000} {0.000} {0.028} {0.001} {0.105} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.059} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00212} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.079} {} {4} {(227.01, 152.64) (227.17, 152.80)} 
    NET {} {} {} {} {} {CTS_8} {} {0.001} {0.000} {0.024} {0.044} {-0.021} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00129} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.000} {0.100} {} {90} {(218.71, 140.73) (219.30, 140.19)} 
    NET {} {} {} {} {} {CTS_9} {} {0.003} {0.000} {0.026} {0.061} {0.003} {0.103} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {uRAM_IF_buf_data_reg[23]} {CK}
  ENDPT {uRAM_IF_buf_data_reg[23]} {D} {EDFFHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uMIPS_IF_MIPS_ram_din_prev_reg[23]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.167} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.038} {-0.139} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.013} {0.017} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00171} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.118} {} {94} {(268.50, 251.81) (269.10, 252.35)} 
    NET {} {} {} {} {} {CTS_15} {} {0.002} {0.000} {0.024} {0.059} {-0.015} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uMIPS_IF_MIPS_ram_din_prev_reg[23]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {-0.000} {0.007} {} {0.028} {-0.073} {} {1} {(287.70, 294.60) (287.54, 294.29)} 
    NET {} {} {} {} {} {HWDATAD[23]} {} {0.000} {0.000} {0.007} {0.001} {0.028} {-0.073} {} {} {} 
    INST {FE_PHC1432_HWDATAD_23} {A} {v} {Y} {v} {} {DLY1X1} {0.031} {-0.000} {0.007} {} {0.059} {-0.041} {} {1} {(294.94, 292.97) (296.10, 292.69)} 
    NET {} {} {} {} {} {FE_PHN1432_HWDATAD_23} {} {0.000} {0.000} {0.007} {0.001} {0.059} {-0.041} {} {} {} 
    INST {FE_OFC88_HWDATAD_23} {A} {v} {Y} {v} {} {BUFX2} {0.030} {-0.009} {0.045} {} {0.089} {-0.012} {} {7} {(288.90, 292.88) (288.54, 293.35)} 
    NET {} {} {} {} {} {FE_OFN88_HWDATAD_23} {} {0.000} {0.000} {0.045} {0.015} {0.089} {-0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.043} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.036} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.022} {} {-0.019} {0.082} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.022} {0.043} {-0.017} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00173} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.021} {} {0.001} {0.102} {} {70} {(253.31, 325.41) (253.90, 324.87)} 
    NET {} {} {} {} {} {CTS_33} {} {0.002} {0.000} {0.021} {0.047} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_data_reg2_out_reg[13]} {CK}
  ENDPT {mMIPS_id_data_reg2_out_reg[13]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_id_data_reg2_out_reg[13]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.106}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.048} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.012} {} {-0.036} {-0.137} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.012} {0.020} {-0.035} {-0.136} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.015} {-0.116} {} {100} {(184.50, 340.73) (185.10, 341.27)} 
    NET {} {} {} {} {} {CTS_24} {} {0.001} {0.000} {0.024} {0.060} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_id_data_reg2_out_reg[13]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.042} {0.000} {0.005} {} {0.028} {-0.072} {} {1} {(187.10, 340.76) (186.94, 341.07)} 
    NET {} {} {} {} {} {FE_OFN58_dev_dout_13} {} {0.000} {0.000} {0.005} {0.001} {0.028} {-0.072} {} {} {} 
    INST {FE_OFC58_dev_dout_13} {A} {v} {Y} {v} {} {BUFX3} {0.044} {0.000} {0.057} {} {0.072} {-0.028} {} {4} {(185.94, 342.47) (185.54, 341.89)} 
    NET {} {} {} {} {} {dev_dout[13]} {} {0.000} {0.000} {0.057} {0.028} {0.073} {-0.028} {} {} {} 
    INST {g102223} {B} {v} {Y} {v} {} {MX2X1} {0.034} {0.000} {0.008} {} {0.106} {0.006} {} {1} {(188.97, 345.83) (189.14, 346.18)} 
    NET {} {} {} {} {} {n_3088} {} {0.000} {0.000} {0.008} {0.001} {0.106} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.005} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.043} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.037} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00216} {A} {^} {Y} {v} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.020} {0.081} {} {4} {(181.61, 337.32) (181.77, 337.48)} 
    NET {} {} {} {} {} {CTS_22} {} {0.001} {0.000} {0.022} {0.041} {-0.019} {0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00147} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {0.002} {0.103} {} {100} {(184.50, 340.73) (185.10, 341.27)} 
    NET {} {} {} {} {} {CTS_24} {} {0.001} {0.000} {0.025} {0.062} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]} {D} {DFFRX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]} {QN} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.100}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.167} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.038} {-0.139} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.013} {0.017} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00159} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {-0.018} {-0.118} {} {87} {(265.91, 239.91) (266.50, 239.37)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.022} {0.053} {-0.017} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_interface_byte_strobe_reg_reg[2]} {CK} {^} {QN} {^} {} {DFFRX1} {0.050} {-0.000} {0.011} {} {0.034} {-0.067} {} {4} {(276.30, 245.00) (275.50, 244.62)} 
    NET {} {} {} {} {} {n_51} {} {0.000} {0.000} {0.011} {0.002} {0.034} {-0.067} {} {} {} 
    INST {FE_PHC668_n_51} {A} {^} {Y} {^} {} {DLY1X4} {0.039} {0.000} {0.005} {} {0.073} {-0.028} {} {1} {(284.25, 246.68) (285.70, 246.91)} 
    NET {} {} {} {} {} {FE_PHN668_n_51} {} {0.000} {0.000} {0.005} {0.001} {0.073} {-0.028} {} {} {} 
    INST {g103757} {B0} {^} {Y} {v} {} {OAI221X1} {0.027} {0.000} {0.024} {} {0.100} {-0.001} {} {1} {(279.50, 246.72) (279.94, 246.27)} 
    NET {} {} {} {} {} {n_1780} {} {0.000} {0.000} {0.024} {0.001} {0.100} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.004} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.059} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.003} {0.000} {0.022} {0.041} {-0.039} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.024} {} {-0.022} {0.078} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.002} {0.000} {0.024} {0.034} {-0.021} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00159} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.001} {0.100} {} {87} {(265.91, 239.91) (266.50, 239.37)} 
    NET {} {} {} {} {} {CTS_18} {} {0.001} {0.000} {0.024} {0.056} {0.000} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][0]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[2][0]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[0][0]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.167} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00214} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.138} {} {3} {(228.61, 190.12) (228.77, 190.39)} 
    NET {} {} {} {} {} {CTS_12} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00139} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.023} {} {-0.017} {-0.118} {} {86} {(210.50, 186.83) (211.10, 187.37)} 
    NET {} {} {} {} {} {CTS_14} {} {0.002} {0.000} {0.023} {0.055} {-0.015} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_col_reg[0][0]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.055} {-0.002} {0.028} {} {0.040} {-0.061} {} {3} {(189.50, 166.34) (189.34, 166.65)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19241} {} {0.000} {0.000} {0.028} {0.005} {0.040} {-0.061} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82455} {B0} {^} {Y} {v} {} {AOI221X1} {0.025} {-0.006} {0.025} {} {0.065} {-0.036} {} {2} {(192.70, 168.25) (193.14, 167.78)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76595} {} {0.000} {0.000} {0.025} {0.003} {0.065} {-0.036} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81973} {A1} {v} {Y} {^} {} {OAI221X1} {0.025} {0.000} {0.018} {} {0.089} {-0.011} {} {1} {(193.22, 188.32) (194.14, 188.13)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75900} {} {0.000} {0.000} {0.018} {0.001} {0.089} {-0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.004} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.059} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00214} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.022} {0.078} {} {3} {(228.61, 190.12) (228.77, 190.39)} 
    NET {} {} {} {} {} {CTS_12} {} {0.001} {0.000} {0.023} {0.035} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00139} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.001} {0.099} {} {86} {(210.50, 186.83) (211.10, 187.37)} 
    NET {} {} {} {} {} {CTS_14} {} {0.002} {0.000} {0.024} {0.057} {0.000} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_HOST_INTERFACE_first_block_reg} {CK}
  ENDPT {u_aes_HOST_INTERFACE_first_block_reg} {D} {DFFSHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_HOST_INTERFACE_state_reg[2]} {QN} {DFFRX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.167} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00214} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.138} {} {3} {(228.61, 190.12) (228.77, 190.39)} 
    NET {} {} {} {} {} {CTS_12} {} {0.001} {0.000} {0.014} {0.019} {-0.036} {-0.137} {} {} {} 
    INST {CTS_ccl_a_inv_00145} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.016} {-0.117} {} {89} {(256.31, 173.15) (256.90, 173.69)} 
    NET {} {} {} {} {} {CTS_11} {} {0.003} {0.000} {0.025} {0.060} {-0.013} {-0.114} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_HOST_INTERFACE_state_reg[2]} {CK} {^} {QN} {^} {} {DFFRX1} {0.050} {0.000} {0.009} {} {0.037} {-0.064} {} {5} {(292.70, 149.25) (291.90, 148.87)} 
    NET {} {} {} {} {} {n_3152} {} {0.000} {0.000} {0.009} {0.001} {0.037} {-0.064} {} {} {} 
    INST {g64781__1309} {C} {^} {Y} {^} {} {OR3X1} {0.023} {0.000} {0.022} {} {0.060} {-0.040} {} {5} {(291.70, 145.63) (292.74, 145.53)} 
    NET {} {} {} {} {} {u_aes_HOST_INTERFACE_n_32} {} {0.000} {0.000} {0.022} {0.004} {0.060} {-0.040} {} {} {} 
    INST {g106959} {A} {^} {Y} {v} {} {NAND2X1} {0.019} {-0.001} {0.023} {} {0.080} {-0.021} {} {2} {(285.50, 145.83) (285.95, 145.87)} 
    NET {} {} {} {} {} {n_110} {} {0.000} {0.000} {0.023} {0.002} {0.080} {-0.021} {} {} {} 
    INST {g106193} {S0} {v} {Y} {v} {} {MX2X1} {0.025} {0.000} {0.006} {} {0.105} {0.004} {} {1} {(287.38, 150.62) (288.14, 151.24)} 
    NET {} {} {} {} {} {n_755} {} {0.000} {0.000} {0.006} {0.001} {0.105} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.004} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.059} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.022} {0.041} {-0.040} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00214} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.023} {} {-0.022} {0.078} {} {3} {(228.61, 190.12) (228.77, 190.39)} 
    NET {} {} {} {} {} {CTS_12} {} {0.001} {0.000} {0.023} {0.035} {-0.021} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00145} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.026} {} {-0.000} {0.100} {} {89} {(256.31, 173.15) (256.90, 173.69)} 
    NET {} {} {} {} {} {CTS_11} {} {0.003} {0.000} {0.026} {0.062} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_data_reg2_out_reg[24]} {CK}
  ENDPT {mMIPS_id_data_reg2_out_reg[24]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_registers_regs_reg[27][24]} {Q} {EDFFHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.007}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.097}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.047} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00220} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.014} {} {-0.034} {-0.135} {} {4} {(222.61, 385.20) (222.77, 385.36)} 
    NET {} {} {} {} {} {CTS_27} {} {0.001} {0.000} {0.014} {0.024} {-0.033} {-0.134} {} {} {} 
    INST {CTS_ccl_a_inv_00151} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.013} {-0.114} {} {100} {(223.71, 439.91) (224.30, 440.45)} 
    NET {} {} {} {} {} {CTS_29} {} {0.002} {0.000} {0.024} {0.058} {-0.011} {-0.112} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_registers_regs_reg[27][24]} {CK} {^} {Q} {^} {} {EDFFHQX1} {0.043} {-0.000} {0.014} {} {0.031} {-0.070} {} {2} {(215.50, 457.05) (218.38, 457.28)} 
    NET {} {} {} {} {} {mMIPS_registers_regs[27][24]} {} {0.000} {0.000} {0.014} {0.002} {0.031} {-0.070} {} {} {} 
    INST {g102437} {A0} {^} {Y} {v} {} {AOI211XL} {0.025} {0.000} {0.016} {} {0.056} {-0.045} {} {1} {(214.76, 444.94) (215.74, 444.63)} 
    NET {} {} {} {} {} {n_2913} {} {0.000} {0.000} {0.016} {0.001} {0.056} {-0.045} {} {} {} 
    INST {g102378} {D} {v} {Y} {^} {} {NAND4XL} {0.014} {0.000} {0.015} {} {0.070} {-0.031} {} {1} {(218.94, 439.87) (219.14, 440.16)} 
    NET {} {} {} {} {} {n_2968} {} {0.000} {0.000} {0.015} {0.001} {0.070} {-0.031} {} {} {} 
    INST {g102321} {A} {^} {Y} {^} {} {MX2X1} {0.027} {0.000} {0.007} {} {0.097} {-0.004} {} {1} {(219.90, 434.81) (220.94, 435.10)} 
    NET {} {} {} {} {} {n_3016} {} {0.000} {0.000} {0.007} {0.001} {0.097} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.004} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.043} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.004} {0.000} {0.024} {0.050} {-0.036} {0.065} {} {} {} 
    INST {CTS_ccl_a_inv_00224} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.023} {} {-0.018} {0.083} {} {4} {(245.81, 381.78) (245.97, 381.94)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.023} {0.044} {-0.017} {0.084} {} {} {} 
    INST {CTS_ccl_a_inv_00155} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.026} {} {0.005} {0.106} {} {96} {(239.91, 422.81) (240.50, 423.35)} 
    NET {} {} {} {} {} {CTS_39} {} {0.002} {0.000} {0.026} {0.066} {0.007} {0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][19]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][19]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][19]} {Q} {DFFRHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.167} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.002} {0.000} {0.017} {0.028} {-0.050} {-0.150} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.013} {} {-0.038} {-0.139} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.013} {0.017} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00141} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.018} {-0.119} {} {77} {(233.31, 221.03) (233.90, 221.57)} 
    NET {} {} {} {} {} {CTS_17} {} {0.002} {0.000} {0.023} {0.054} {-0.016} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_reg[3][19]} {CK} {^} {Q} {^} {} {DFFRHQX1} {0.048} {0.000} {0.012} {} {0.032} {-0.069} {} {2} {(202.30, 183.44) (202.14, 183.75)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19602} {} {0.000} {0.000} {0.012} {0.002} {0.032} {-0.069} {} {} {} 
    INST {FE_PHC776_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19602} {A} {^} {Y} {^} {} {DLY1X1} {0.032} {0.000} {0.009} {} {0.064} {-0.037} {} {1} {(206.94, 178.23) (208.10, 178.50)} 
    NET {} {} {} {} {} {FE_PHN776_u_aes_AES_CORE_AES_CORE_DATAPATH_n_19602} {} {0.000} {0.000} {0.009} {0.001} {0.064} {-0.037} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g83544} {B0} {^} {Y} {v} {} {AOI22X1} {0.013} {0.000} {0.017} {} {0.078} {-0.023} {} {1} {(203.97, 176.49) (203.75, 177.08)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78001} {} {0.000} {0.000} {0.017} {0.001} {0.078} {-0.023} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g81603} {C0} {v} {Y} {^} {} {OAI221X1} {0.012} {0.000} {0.020} {} {0.089} {-0.011} {} {1} {(205.75, 176.67) (205.94, 177.05)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_75657} {} {0.000} {0.000} {0.020} {0.001} {0.089} {-0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.004} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.059} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.003} {0.000} {0.022} {0.041} {-0.039} {0.061} {} {} {} 
    INST {CTS_ccl_a_inv_00218} {A} {^} {Y} {v} {} {CLKINVX12} {0.017} {0.000} {0.024} {} {-0.022} {0.078} {} {3} {(228.41, 220.90) (228.56, 221.17)} 
    NET {} {} {} {} {} {CTS_16} {} {0.001} {0.000} {0.024} {0.034} {-0.021} {0.079} {} {} {} 
    INST {CTS_ccl_a_inv_00141} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.001} {0.099} {} {77} {(233.31, 221.03) (233.90, 221.57)} 
    NET {} {} {} {} {} {CTS_17} {} {0.002} {0.000} {0.024} {0.056} {0.001} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][9]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][9]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[1][9]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.104}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.032} {-0.066} {-0.167} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.015} {0.000} {0.017} {} {-0.051} {-0.152} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.017} {0.028} {-0.050} {-0.151} {} {} {} 
    INST {CTS_ccl_a_inv_00210} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.139} {} {4} {(229.21, 89.56) (229.37, 89.29)} 
    NET {} {} {} {} {} {CTS_3} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.138} {} {} {} 
    INST {CTS_ccl_a_inv_00123} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.022} {} {-0.018} {-0.119} {} {77} {(267.70, 87.65) (268.30, 88.19)} 
    NET {} {} {} {} {} {CTS_5} {} {0.001} {0.000} {0.022} {0.052} {-0.017} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_reg[1][9]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.052} {0.000} {0.024} {} {0.035} {-0.065} {} {4} {(298.30, 91.11) (298.14, 91.41)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_key[1][9]} {} {0.000} {0.000} {0.024} {0.004} {0.035} {-0.065} {} {} {} 
    INST {FE_PHC1410_u_aes_AES_CORE_AES_CORE_DATAPATH_key_1_9} {A} {v} {Y} {v} {} {DLY1X1} {0.035} {-0.000} {0.012} {} {0.070} {-0.031} {} {2} {(304.54, 92.73) (305.70, 93.00)} 
    NET {} {} {} {} {} {FE_PHN1410_u_aes_AES_CORE_AES_CORE_DATAPATH_key_1_9} {} {0.000} {0.000} {0.012} {0.002} {0.070} {-0.031} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84346} {B0} {v} {Y} {^} {} {AOI22X1} {0.017} {-0.002} {0.026} {} {0.087} {-0.013} {} {1} {(295.97, 92.94) (295.75, 92.34)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79254} {} {0.000} {0.000} {0.026} {0.001} {0.087} {-0.013} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84244} {B0} {^} {Y} {v} {} {OAI2BB1X1} {0.016} {0.000} {0.013} {} {0.104} {0.003} {} {1} {(303.47, 92.78) (303.33, 92.33)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79015} {} {0.000} {0.000} {0.013} {0.001} {0.104} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.005} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.004} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.023} {0.041} {-0.059} {0.042} {} {} {} 
    INST {CTS_ccl_a_inv_00229} {A} {v} {Y} {^} {} {CLKINVX16} {0.017} {0.000} {0.022} {} {-0.042} {0.059} {} {4} {(219.81, 89.42) (219.97, 89.26)} 
    NET {} {} {} {} {} {CTS_19} {} {0.001} {0.000} {0.022} {0.041} {-0.041} {0.060} {} {} {} 
    INST {CTS_ccl_a_inv_00210} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.027} {} {-0.022} {0.079} {} {4} {(229.21, 89.56) (229.37, 89.29)} 
    NET {} {} {} {} {} {CTS_3} {} {0.002} {0.000} {0.027} {0.039} {-0.020} {0.080} {} {} {} 
    INST {CTS_ccl_a_inv_00123} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.000} {0.100} {} {77} {(267.70, 87.65) (268.30, 88.19)} 
    NET {} {} {} {} {} {CTS_5} {} {0.001} {0.000} {0.024} {0.055} {0.001} {0.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_data_reg2_out_reg[28]} {CK}
  ENDPT {mMIPS_id_data_reg2_out_reg[28]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_registers_regs_reg[9][28]} {Q} {EDFFHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {-0.010}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.047} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00224} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.035} {-0.136} {} {4} {(245.81, 381.78) (245.97, 381.94)} 
    NET {} {} {} {} {} {CTS_37} {} {0.000} {0.000} {0.013} {0.022} {-0.034} {-0.135} {} {} {} 
    INST {CTS_ccl_a_inv_00167} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.021} {} {-0.015} {-0.116} {} {79} {(252.31, 381.77) (252.90, 382.31)} 
    NET {} {} {} {} {} {CTS_36} {} {0.001} {0.000} {0.021} {0.052} {-0.014} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_registers_regs_reg[9][28]} {CK} {^} {Q} {^} {} {EDFFHQX1} {0.045} {0.000} {0.017} {} {0.030} {-0.071} {} {2} {(249.10, 390.36) (251.98, 390.12)} 
    NET {} {} {} {} {} {mMIPS_registers_regs[9][28]} {} {0.000} {0.000} {0.017} {0.003} {0.030} {-0.071} {} {} {} 
    INST {g103171} {A0} {^} {Y} {v} {} {AOI22X1} {0.020} {-0.001} {0.021} {} {0.050} {-0.050} {} {1} {(248.90, 383.70) (249.56, 383.05)} 
    NET {} {} {} {} {} {n_2334} {} {0.000} {0.000} {0.021} {0.001} {0.050} {-0.050} {} {} {} 
    INST {g102227} {A} {v} {Y} {^} {} {NAND4XL} {0.017} {-0.003} {0.019} {} {0.067} {-0.034} {} {1} {(253.10, 381.43) (253.94, 382.02)} 
    NET {} {} {} {} {} {n_3084} {} {0.000} {0.000} {0.019} {0.001} {0.067} {-0.034} {} {} {} 
    INST {g102193} {A} {^} {Y} {^} {} {MX2X1} {0.027} {0.000} {0.006} {} {0.094} {-0.007} {} {1} {(262.10, 381.81) (263.14, 381.52)} 
    NET {} {} {} {} {} {n_3094} {} {0.000} {0.000} {0.006} {0.001} {0.094} {-0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.004} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.004} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.043} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.004} {0.000} {0.024} {0.050} {-0.036} {0.065} {} {} {} 
    INST {CTS_ccl_a_inv_00224} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.023} {} {-0.018} {0.083} {} {4} {(245.81, 381.78) (245.97, 381.94)} 
    NET {} {} {} {} {} {CTS_37} {} {0.000} {0.000} {0.023} {0.044} {-0.018} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00167} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {0.003} {0.104} {} {79} {(252.31, 381.77) (252.90, 382.31)} 
    NET {} {} {} {} {} {CTS_36} {} {0.001} {0.000} {0.023} {0.054} {0.004} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {mMIPS_id_data_reg2_out_reg[5]} {CK}
  ENDPT {mMIPS_id_data_reg2_out_reg[5]} {D} {DFFRHQX1} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {mMIPS_registers_regs_reg[8][5]} {Q} {EDFFHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {-0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.056} {0.003} {-0.105} {-0.206} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.056} {0.003} {-0.105} {-0.206} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.089} {-0.189} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.089} {-0.189} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.008} {0.000} {0.008} {} {-0.080} {-0.181} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.008} {0.004} {-0.080} {-0.181} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.017} {} {-0.068} {-0.169} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.003} {0.000} {0.017} {0.032} {-0.065} {-0.166} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.016} {0.000} {0.017} {} {-0.049} {-0.150} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.002} {0.000} {0.017} {0.031} {-0.047} {-0.148} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.013} {} {-0.035} {-0.136} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.013} {0.022} {-0.035} {-0.135} {} {} {} 
    INST {CTS_ccl_a_inv_00177} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.021} {} {-0.015} {-0.116} {} {82} {(238.31, 340.73) (238.90, 341.27)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.021} {0.049} {-0.015} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mMIPS_registers_regs_reg[8][5]} {CK} {^} {Q} {^} {} {EDFFHQX1} {0.042} {0.000} {0.013} {} {0.028} {-0.073} {} {2} {(248.50, 344.19) (251.38, 344.42)} 
    NET {} {} {} {} {} {mMIPS_registers_regs[8][5]} {} {0.000} {0.000} {0.013} {0.002} {0.028} {-0.073} {} {} {} 
    INST {g103054} {A0} {^} {Y} {v} {} {AOI22X1} {0.020} {0.000} {0.017} {} {0.048} {-0.053} {} {1} {(250.50, 346.08) (251.16, 345.43)} 
    NET {} {} {} {} {} {n_2451} {} {0.000} {0.000} {0.017} {0.001} {0.048} {-0.053} {} {} {} 
    INST {g102306} {A} {v} {Y} {^} {} {NAND4XL} {0.018} {0.000} {0.018} {} {0.066} {-0.035} {} {1} {(253.70, 343.81) (254.54, 344.40)} 
    NET {} {} {} {} {} {n_3031} {} {0.000} {0.000} {0.018} {0.001} {0.066} {-0.035} {} {} {} 
    INST {g102252} {A} {^} {Y} {^} {} {MX2X1} {0.027} {0.000} {0.007} {} {0.093} {-0.008} {} {1} {(253.30, 335.63) (254.34, 335.92)} 
    NET {} {} {} {} {} {n_3065} {} {0.000} {0.000} {0.007} {0.001} {0.093} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.020}
    {+} {Source Insertion Delay} {-0.126}
    {=} {Beginpoint Arrival Time} {-0.105}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.105} {-0.004} {} {1} {(147.90, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.105} {-0.004} {} {} {} 
    INST {CTS_csf_inv_00245} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.019} {} {-0.088} {0.013} {} {1} {(148.76, 26.07) (148.90, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.019} {0.003} {-0.088} {0.013} {} {} {} 
    INST {CTS_csf_inv_00243} {A} {v} {Y} {^} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.077} {0.024} {} {1} {(150.30, 25.94) (151.16, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.013} {0.009} {-0.077} {0.024} {} {} {} 
    INST {CTS_ccl_inv_00242} {A} {^} {Y} {v} {} {CLKINVX16} {0.015} {0.000} {0.022} {} {-0.062} {0.039} {} {2} {(151.21, 32.94) (151.37, 33.10)} 
    NET {} {} {} {} {} {CTS_41} {} {0.004} {0.000} {0.023} {0.041} {-0.058} {0.043} {} {} {} 
    INST {CTS_ccl_a_inv_00231} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.023} {} {-0.040} {0.061} {} {4} {(181.91, 255.23) (182.50, 255.77)} 
    NET {} {} {} {} {} {CTS_40} {} {0.003} {0.000} {0.024} {0.050} {-0.036} {0.064} {} {} {} 
    INST {CTS_ccl_a_inv_00222} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.022} {} {-0.019} {0.082} {} {4} {(230.21, 337.32) (230.37, 337.48)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.022} {0.043} {-0.018} {0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00177} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.022} {} {0.002} {0.103} {} {82} {(238.31, 340.73) (238.90, 341.27)} 
    NET {} {} {} {} {} {CTS_30} {} {0.001} {0.000} {0.022} {0.051} {0.003} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50

