{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615305153975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615305153975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  9 17:52:33 2021 " "Processing started: Tue Mar  9 17:52:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615305153975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1615305153975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reborn -c Reborn --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reborn -c Reborn --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1615305153975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1615305154169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1615305154169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/videocard_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benches/videocard_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 videocard_tb " "Found entity 1: videocard_tb" {  } { { "test_benches/videocard_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/videocard_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/core_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benches/core_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_tb " "Found entity 1: core_tb" {  } { { "test_benches/core_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/core_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags move_ctrl.v(6) " "Verilog HDL Declaration information at move_ctrl.v(6): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/move_ctrl.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/move_ctrl.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305159690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OPCODE opcode move_ctrl.v(4) " "Verilog HDL Declaration information at move_ctrl.v(4): object \"OPCODE\" differs only in case from object \"opcode\" in the same scope" {  } { { "core/move_ctrl.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/move_ctrl.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305159690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/move_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file core/move_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_ctrl " "Found entity 1: move_ctrl" {  } { { "core/move_ctrl.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/move_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/memory_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file core/memory_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 request_ctrl " "Found entity 1: request_ctrl" {  } { { "core/memory_ctrl.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/memory_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159690 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" instr_decoder.v(156) " "Verilog HDL syntax error at instr_decoder.v(156) near text: \"end\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/instr_decoder.v" 156 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1615305159691 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instr_decoder.v(45) " "Verilog HDL information at instr_decoder.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/instr_decoder.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1615305159691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags instr_decoder.v(6) " "Verilog HDL Declaration information at instr_decoder.v(6): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/instr_decoder.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305159691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_NUM int_num instr_decoder.v(14) " "Verilog HDL Declaration information at instr_decoder.v(14): object \"INT_NUM\" differs only in case from object \"int_num\" in the same scope" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/instr_decoder.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305159691 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "instr_decoder instr_decoder.v(1) " "Ignored design unit \"instr_decoder\" at instr_decoder.v(1) due to previous errors" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/instr_decoder.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1615305159691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/instr_decoder.v 0 0 " "Found 0 design units, including 0 entities, in source file core/instr_decoder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159691 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(145) " "Verilog HDL information at core.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/core.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1615305159692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_NUM int_num core.v(15) " "Verilog HDL Declaration information at core.v(15): object \"INT_NUM\" differs only in case from object \"int_num\" in the same scope" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/core.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305159692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags core.v(5) " "Verilog HDL Declaration information at core.v(5): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/core.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305159692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/core.v 1 1 " "Found 1 design units, including 1 entities, in source file core/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OPCODE opcode alu.v(4) " "Verilog HDL Declaration information at alu.v(4): object \"OPCODE\" differs only in case from object \"opcode\" in the same scope" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/alu.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305159693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags alu.v(6) " "Verilog HDL Declaration information at alu.v(6): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/alu.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305159693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file core/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/core/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags instruction_decoder_tb.v(5) " "Verilog HDL Declaration information at instruction_decoder_tb.v(5): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "test_benches/instruction_decoder_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/instruction_decoder_tb.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615305159693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/instruction_decoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benches/instruction_decoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder_tb " "Found entity 1: instruction_decoder_tb" {  } { { "test_benches/instruction_decoder_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/instruction_decoder_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "memory/RAM.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159694 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arbiter.v(43) " "Verilog HDL information at arbiter.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "memory/arbiter.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/arbiter.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1615305159694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "memory/arbiter.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/arbiter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benches/arbiter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_tb " "Found entity 1: arbiter_tb" {  } { { "test_benches/arbiter_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/arbiter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocard/videocard.v 1 1 " "Found 1 design units, including 1 entities, in source file videocard/videocard.v" { { "Info" "ISGN_ENTITY_NAME" "1 videocard " "Found entity 1: videocard" {  } { { "videocard/videocard.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/videocard/videocard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159696 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "four_way_rom.v(19) " "Verilog HDL information at four_way_rom.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "memory/four_way_rom.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/four_way_rom.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1615305159696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/four_way_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/four_way_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_way_rom " "Found entity 1: four_way_rom" {  } { { "memory/four_way_rom.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/memory/four_way_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159696 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interrupt_controller.v(12) " "Verilog HDL information at interrupt_controller.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "videocard/interrupt_controller.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/videocard/interrupt_controller.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1615305159697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocard/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file videocard/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "videocard/interrupt_controller.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/videocard/interrupt_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benches/interrupt_controller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benches/interrupt_controller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller_tb " "Found entity 1: interrupt_controller_tb" {  } { { "test_benches/interrupt_controller_tb.v" "" { Text "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/test_benches/interrupt_controller_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615305159697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615305159697 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pasha/Documents/poc_acs/PureFPGA/Reborn/output_files/Reborn.map.smsg " "Generated suppressed messages file /home/pasha/Documents/poc_acs/PureFPGA/Reborn/output_files/Reborn.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1615305159705 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "722 " "Peak virtual memory: 722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615305159710 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar  9 17:52:39 2021 " "Processing ended: Tue Mar  9 17:52:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615305159710 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615305159710 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615305159710 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1615305159710 ""}
