 
cpldfit:  version L.70                              Xilinx Inc.
                                  Fitter Report
Design Name: cpld_sixrom                         Date: 10-26-2018,  2:11PM
Device Used: XC9536-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
16 /36  ( 44%) 66  /180  ( 37%) 52 /72  ( 72%)   9  /36  ( 25%) 30 /34  ( 88%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          13/18       31/36       31          44/90       5/17
FB2           3/18       21/36       21          22/90       1/17
             -----       -----                   -----       -----     
             16/36       52/72                   66/180      6/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
The complement of 'reset_b' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   23          23    |  I/O              :    24      28
Output        :    6           6    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     30          30

** Power Data **

There are 16 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'cpld_sixrom.ise'.
INFO:Cpld:994 - Exhaustive fitting is trying pterm limit: 18 and input limit: 18
*************************  Summary of Mapped Logic  ************************

** 6 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
rom45cs_b           6     13    FB1_10  12   I/O     O       STD  FAST 
romoe_b             1     1     FB1_11  13   I/O     O       STD  FAST 
roma14              9     14    FB1_13  18   I/O     O       STD  FAST 
rom23cs_b           6     13    FB1_14  19   I/O     O       STD  FAST 
rom01cs_b           6     13    FB1_15  20   I/O     O       STD  FAST 
romdis              18    17    FB2_7   38   I/O     O       STD  FAST 

** 10 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
romsel_q<5>         2     3     FB1_6   STD  RESET
romsel_q<4>         2     3     FB1_7   STD  RESET
romsel_q<3>         2     3     FB1_8   STD  RESET
romsel_q<2>         2     3     FB1_9   STD  RESET
romsel_q<1>         2     3     FB1_12  STD  RESET
$OpTx$INV$3__$INT   2     6     FB1_16  STD  
clken_lat_qb        2     7     FB1_17  STD  RESET
romsel_q<0>         2     3     FB1_18  STD  RESET
romsel_q<7>         2     3     FB2_17  STD  RESET
romsel_q<6>         2     3     FB2_18  STD  RESET

** 24 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
dip<6>              FB1_1   2    I/O     I
dip<5>              FB1_2   3    I/O     I
clk                 FB1_3   5    GCK/I/O I
dip<4>              FB1_4   4    I/O     I
dip<3>              FB1_5   6    GCK/I/O I
dip<1>              FB1_6   8    I/O     I
dip<2>              FB1_7   7    GCK/I/O I
dip<0>              FB1_8   9    I/O     I
adr13               FB1_16  22   I/O     I
adr14               FB1_17  24   I/O     I
dip<7>              FB2_1   1    I/O     I
wr_b                FB2_3   42   GTS/I/O I
ioreq_b             FB2_5   40   GTS/I/O I
reset_b             FB2_6   39   GSR/I/O GSR
romen_b             FB2_8   37   I/O     I
data<0>             FB2_9   36   I/O     I
data<1>             FB2_10  35   I/O     I
data<2>             FB2_11  34   I/O     I
data<3>             FB2_12  33   I/O     I
data<4>             FB2_13  29   I/O     I
data<5>             FB2_14  28   I/O     I
data<6>             FB2_15  27   I/O     I
data<7>             FB2_16  26   I/O     I
adr15               FB2_17  25   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               31/5
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   2     I/O     I
(unused)              0       0     0   5     FB1_2   3     I/O     I
(unused)              0       0     0   5     FB1_3   5     GCK/I/O I
(unused)              0       0     0   5     FB1_4   4     I/O     I
(unused)              0       0     0   5     FB1_5   6     GCK/I/O I
romsel_q<5>           2       0     0   3     FB1_6   8     I/O     I
romsel_q<4>           2       0     0   3     FB1_7   7     GCK/I/O I
romsel_q<3>           2       0     0   3     FB1_8   9     I/O     I
romsel_q<2>           2       0   \/1   2     FB1_9   11    I/O     (b)
rom45cs_b             6       1<-   0   0     FB1_10  12    I/O     O
romoe_b               1       0     0   4     FB1_11  13    I/O     O
romsel_q<1>           2       0   \/3   0     FB1_12  14    I/O     (b)
roma14                9       4<-   0   0     FB1_13  18    I/O     O
rom23cs_b             6       2<- /\1   0     FB1_14  19    I/O     O
rom01cs_b             6       3<- /\2   0     FB1_15  20    I/O     O
$OpTx$INV$3__$INT     2       0   /\3   0     FB1_16  22    I/O     I
clken_lat_qb          2       0     0   3     FB1_17  24    I/O     I
romsel_q<0>           2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$3__$INT  12: data<5>           22: romen_b 
  2: adr13              13: dip<0>            23: romsel_q<0> 
  3: adr14              14: dip<1>            24: romsel_q<1> 
  4: adr15              15: dip<2>            25: romsel_q<2> 
  5: clk                16: dip<3>            26: romsel_q<3> 
  6: clken_lat_qb       17: dip<4>            27: romsel_q<4> 
  7: data<0>            18: dip<5>            28: romsel_q<5> 
  8: data<1>            19: dip<6>            29: romsel_q<6> 
  9: data<2>            20: dip<7>            30: romsel_q<7> 
 10: data<3>            21: ioreq_b           31: wr_b 
 11: data<4>           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
romsel_q<5>          ....XX.....X............................ 3       3
romsel_q<4>          ....XX....X............................. 3       3
romsel_q<3>          ....XX...X.............................. 3       3
romsel_q<2>          ....XX..X............................... 3       3
rom45cs_b            ..X.............XXXX..XXXXXXXX.......... 13      13
romoe_b              .....................X.................. 1       1
romsel_q<1>          ....XX.X................................ 3       3
roma14               ..X..........X.X.XXX..XXXXXXXX.......... 14      14
rom23cs_b            ..X...........XX..XX..XXXXXXXX.......... 13      13
rom01cs_b            ..X.........XX....XX..XXXXXXXX.......... 13      13
$OpTx$INV$3__$INT    .XXXX...............X.........X......... 6       6
clken_lat_qb         XXXXX...............X.........X......... 7       7
romsel_q<0>          ....XXX................................. 3       3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               21/15
Number of signals used by logic mapping into function block:  21
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   1     I/O     I
(unused)              0       0     0   5     FB2_2   44    I/O     
(unused)              0       0     0   5     FB2_3   42    GTS/I/O I
(unused)              0       0     0   5     FB2_4   43    I/O     
(unused)              0       0   \/2   3     FB2_5   40    GTS/I/O I
(unused)              0       0   \/5   0     FB2_6   39    GSR/I/O GSR
romdis               18      13<-   0   0     FB2_7   38    I/O     O
(unused)              0       0   /\5   0     FB2_8   37    I/O     I
(unused)              0       0   /\1   4     FB2_9   36    I/O     I
(unused)              0       0     0   5     FB2_10  35    I/O     I
(unused)              0       0     0   5     FB2_11  34    I/O     I
(unused)              0       0     0   5     FB2_12  33    I/O     I
(unused)              0       0     0   5     FB2_13  29    I/O     I
(unused)              0       0     0   5     FB2_14  28    I/O     I
(unused)              0       0     0   5     FB2_15  27    I/O     I
(unused)              0       0     0   5     FB2_16  26    I/O     I
romsel_q<7>           2       0     0   3     FB2_17  25    I/O     I
romsel_q<6>           2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: adr14              8: dip<2>            15: romsel_q<1> 
  2: clk                9: dip<3>            16: romsel_q<2> 
  3: clken_lat_qb      10: dip<4>            17: romsel_q<3> 
  4: data<6>           11: dip<5>            18: romsel_q<4> 
  5: data<7>           12: dip<6>            19: romsel_q<5> 
  6: dip<0>            13: dip<7>            20: romsel_q<6> 
  7: dip<1>            14: romsel_q<0>       21: romsel_q<7> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
romdis               X....XXXXXXXXXXXXXXXX................... 17      17
romsel_q<7>          .XX.X................................... 3       3
romsel_q<6>          .XXX.................................... 3       3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$INV$3__$INT <= ((NOT clk)
	OR (adr15 AND adr14 AND NOT wr_b AND NOT ioreq_b AND NOT adr13));









FDCPE_clken_lat_qb: FDCPE port map (clken_lat_qb,'0','0',clken_lat_qb_CLR,NOT $OpTx$INV$3__$INT);
clken_lat_qb_CLR <= (adr15 AND adr14 AND NOT wr_b AND NOT ioreq_b AND NOT adr13 AND clk);


rom01cs_b <= NOT (((romsel_q(0) AND NOT romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND adr14 AND NOT romsel_q(4) AND NOT romsel_q(5) AND 
	NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7) AND dip(0))
	OR (NOT romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND dip(1) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (NOT romsel_q(0) AND NOT romsel_q(1) AND NOT romsel_q(2) AND 
	romsel_q(3) AND dip(6) AND adr14 AND NOT romsel_q(4) AND NOT romsel_q(5) AND 
	NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7) AND dip(0))
	OR (NOT adr14 AND NOT dip(7) AND dip(0))
	OR (NOT romsel_q(0) AND NOT romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND dip(1) AND adr14 AND NOT romsel_q(4) AND NOT romsel_q(5) AND 
	NOT romsel_q(6) AND NOT romsel_q(7) AND NOT dip(7))
	OR (romsel_q(0) AND NOT romsel_q(1) AND NOT romsel_q(2) AND 
	romsel_q(3) AND dip(6) AND dip(1) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))));


rom23cs_b <= NOT (((NOT romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND dip(3) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND NOT dip(7))
	OR (NOT romsel_q(0) AND NOT romsel_q(1) AND romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND dip(3) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	romsel_q(3) AND dip(6) AND dip(3) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7))
	OR (NOT romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	romsel_q(3) AND dip(6) AND adr14 AND dip(2) AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7))
	OR (romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND adr14 AND dip(2) AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (romsel_q(0) AND NOT romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND adr14 AND dip(2) AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND NOT dip(7))));


rom45cs_b <= NOT (((romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND adr14 AND dip(4) AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND NOT dip(7))
	OR (dip(5) AND romsel_q(0) AND NOT romsel_q(1) AND 
	romsel_q(2) AND romsel_q(3) AND dip(6) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7))
	OR (NOT romsel_q(0) AND NOT romsel_q(1) AND romsel_q(2) AND 
	romsel_q(3) AND dip(6) AND adr14 AND dip(4) AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7))
	OR (dip(5) AND NOT romsel_q(0) AND romsel_q(1) AND 
	romsel_q(2) AND NOT romsel_q(3) AND NOT dip(6) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (dip(5) AND NOT romsel_q(0) AND NOT romsel_q(1) AND 
	romsel_q(2) AND NOT romsel_q(3) AND NOT dip(6) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND NOT dip(7))
	OR (romsel_q(0) AND NOT romsel_q(1) AND romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND adr14 AND dip(4) AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))));


roma14 <= ((romsel_q(0) AND NOT romsel_q(1) AND NOT romsel_q(2) AND 
	romsel_q(3) AND dip(6) AND dip(1) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (NOT romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND dip(1) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (NOT romsel_q(0) AND NOT romsel_q(1) AND romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND dip(3) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (NOT romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND dip(3) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND NOT dip(7))
	OR (dip(5) AND romsel_q(0) AND NOT romsel_q(1) AND 
	romsel_q(2) AND romsel_q(3) AND dip(6) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7))
	OR (romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	romsel_q(3) AND dip(6) AND dip(3) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7))
	OR (NOT romsel_q(0) AND NOT romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND dip(1) AND adr14 AND NOT romsel_q(4) AND NOT romsel_q(5) AND 
	NOT romsel_q(6) AND NOT romsel_q(7) AND NOT dip(7))
	OR (dip(5) AND NOT romsel_q(0) AND romsel_q(1) AND 
	romsel_q(2) AND NOT romsel_q(3) AND NOT dip(6) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (dip(5) AND NOT romsel_q(0) AND NOT romsel_q(1) AND 
	romsel_q(2) AND NOT romsel_q(3) AND NOT dip(6) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND NOT dip(7)));


romdis <= ((EXP0_.EXP)
	OR (romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	romsel_q(3) AND dip(6) AND dip(3) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7))
	OR (dip(5) AND NOT romsel_q(0) AND romsel_q(1) AND 
	romsel_q(2) AND NOT romsel_q(3) AND NOT dip(6) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (dip(5) AND NOT romsel_q(0) AND NOT romsel_q(1) AND 
	romsel_q(2) AND NOT romsel_q(3) AND NOT dip(6) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND NOT dip(7))
	OR (romsel_q(0) AND NOT romsel_q(1) AND NOT romsel_q(2) AND 
	romsel_q(3) AND dip(6) AND dip(1) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (NOT romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND dip(1) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (EXP3_.EXP)
	OR (romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND adr14 AND dip(2) AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND adr14 AND dip(4) AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND NOT dip(7))
	OR (romsel_q(0) AND NOT romsel_q(1) AND romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND adr14 AND dip(4) AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (romsel_q(0) AND NOT romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND adr14 AND dip(2) AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND NOT dip(7))
	OR (NOT romsel_q(0) AND NOT romsel_q(1) AND romsel_q(2) AND 
	NOT romsel_q(3) AND NOT dip(6) AND dip(3) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7) AND dip(7))
	OR (NOT adr14 AND NOT dip(7) AND dip(0))
	OR (dip(5) AND romsel_q(0) AND NOT romsel_q(1) AND 
	romsel_q(2) AND romsel_q(3) AND dip(6) AND adr14 AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7))
	OR (NOT romsel_q(0) AND romsel_q(1) AND NOT romsel_q(2) AND 
	romsel_q(3) AND dip(6) AND adr14 AND dip(2) AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7))
	OR (NOT romsel_q(0) AND NOT romsel_q(1) AND romsel_q(2) AND 
	romsel_q(3) AND dip(6) AND adr14 AND dip(4) AND NOT romsel_q(4) AND 
	NOT romsel_q(5) AND NOT romsel_q(6) AND NOT romsel_q(7))
	OR (NOT romsel_q(0) AND NOT romsel_q(1) AND NOT romsel_q(2) AND 
	NOT romsel_q(3) AND dip(1) AND adr14 AND NOT romsel_q(4) AND NOT romsel_q(5) AND 
	NOT romsel_q(6) AND NOT romsel_q(7) AND NOT dip(7)));


romoe_b <= romen_b;

FDCPE_romsel_q0: FDCPE port map (romsel_q(0),data(0),romsel_q_C(0),NOT reset_b,'0');
romsel_q_C(0) <= (NOT clk AND NOT clken_lat_qb);

FDCPE_romsel_q1: FDCPE port map (romsel_q(1),data(1),romsel_q_C(1),NOT reset_b,'0');
romsel_q_C(1) <= (NOT clk AND NOT clken_lat_qb);

FDCPE_romsel_q2: FDCPE port map (romsel_q(2),data(2),romsel_q_C(2),NOT reset_b,'0');
romsel_q_C(2) <= (NOT clk AND NOT clken_lat_qb);

FDCPE_romsel_q3: FDCPE port map (romsel_q(3),data(3),romsel_q_C(3),NOT reset_b,'0');
romsel_q_C(3) <= (NOT clk AND NOT clken_lat_qb);

FDCPE_romsel_q4: FDCPE port map (romsel_q(4),data(4),romsel_q_C(4),NOT reset_b,'0');
romsel_q_C(4) <= (NOT clk AND NOT clken_lat_qb);

FDCPE_romsel_q5: FDCPE port map (romsel_q(5),data(5),romsel_q_C(5),NOT reset_b,'0');
romsel_q_C(5) <= (NOT clk AND NOT clken_lat_qb);

FDCPE_romsel_q6: FDCPE port map (romsel_q(6),data(6),romsel_q_C(6),NOT reset_b,'0');
romsel_q_C(6) <= (NOT clk AND NOT clken_lat_qb);

FDCPE_romsel_q7: FDCPE port map (romsel_q(7),data(7),romsel_q_C(7),NOT reset_b,'0');
romsel_q_C(7) <= (NOT clk AND NOT clken_lat_qb);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9536-10-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 dip<7>                           23 GND                           
  2 dip<6>                           24 adr14                         
  3 dip<5>                           25 adr15                         
  4 dip<4>                           26 data<7>                       
  5 clk                              27 data<6>                       
  6 dip<3>                           28 data<5>                       
  7 dip<2>                           29 data<4>                       
  8 dip<1>                           30 TDO                           
  9 dip<0>                           31 GND                           
 10 GND                              32 VCC                           
 11 TIE                              33 data<3>                       
 12 rom45cs_b                        34 data<2>                       
 13 romoe_b                          35 data<1>                       
 14 TIE                              36 data<0>                       
 15 TDI                              37 romen_b                       
 16 TMS                              38 romdis                        
 17 TCK                              39 reset_b                       
 18 roma14                           40 ioreq_b                       
 19 rom23cs_b                        41 VCC                           
 20 rom01cs_b                        42 wr_b                          
 21 VCC                              43 TIE                           
 22 adr13                            44 TIE                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : ON
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 18
Pterm Limit                                 : 18
