#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun May  1 15:00:14 2022
# Process ID: 27216
# Current directory: C:/Users/petrv/OneDrive/Plocha/project_4/project_4.runs/synth_1
# Command line: vivado.exe -log Alarm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Alarm.tcl
# Log file: C:/Users/petrv/OneDrive/Plocha/project_4/project_4.runs/synth_1/Alarm.vds
# Journal file: C:/Users/petrv/OneDrive/Plocha/project_4/project_4.runs/synth_1\vivado.jou
# Running On: LAPTOP-9IM6L6CH, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16954 MB
#-----------------------------------------------------------
source Alarm.tcl -notrace
Command: synth_design -top Alarm -part xa7a50tcsg324-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a50t'
INFO: [Device 21-403] Loading part xa7a50tcsg324-1I
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16732
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Alarm' [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:44]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/clk_divider.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/clk_divider.vhd:36]
INFO: [Synth 8-638] synthesizing module 'run_clock' [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/run_clock.vhd:31]
WARNING: [Synth 8-614] signal 'in_clock_hours_msb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/run_clock.vhd:41]
WARNING: [Synth 8-614] signal 'in_clock_hours_lsb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/run_clock.vhd:41]
WARNING: [Synth 8-614] signal 'in_clock_mins_msb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/run_clock.vhd:41]
WARNING: [Synth 8-614] signal 'in_clock_mins_lsb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/run_clock.vhd:41]
WARNING: [Synth 8-614] signal 'in_clock_sec_msb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/run_clock.vhd:41]
WARNING: [Synth 8-614] signal 'in_clock_sec_lsb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/run_clock.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'run_clock' (2#1) [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/run_clock.vhd:31]
INFO: [Synth 8-638] synthesizing module 'set_clock' [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_clock.vhd:38]
WARNING: [Synth 8-614] signal 'in_clock_hours_msb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_clock.vhd:61]
WARNING: [Synth 8-614] signal 'in_clock_hours_lsb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_clock.vhd:61]
WARNING: [Synth 8-614] signal 'in_clock_mins_msb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_clock.vhd:61]
WARNING: [Synth 8-614] signal 'in_clock_mins_lsb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_clock.vhd:61]
WARNING: [Synth 8-614] signal 'in_clock_sec_msb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_clock.vhd:61]
WARNING: [Synth 8-614] signal 'in_clock_sec_lsb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_clock.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'set_clock' (3#1) [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_clock.vhd:38]
INFO: [Synth 8-638] synthesizing module 'set_alarm' [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_alarm.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'set_alarm' (4#1) [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_alarm.vhd:28]
INFO: [Synth 8-638] synthesizing module 'segment_driver' [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_driver.vhd:26]
INFO: [Synth 8-3491] module 'hex_7seg' declared at 'C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_decoder.vhd:34' bound to instance 'uut1' of component 'hex_7seg' [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_driver.vhd:48]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (5#1) [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_decoder.vhd:39]
INFO: [Synth 8-3491] module 'segment_clk_divider' declared at 'C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_divider.vhd:7' bound to instance 'uut2' of component 'segment_clk_divider' [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_driver.vhd:53]
INFO: [Synth 8-638] synthesizing module 'segment_clk_divider' [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_divider.vhd:16]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_divider.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'segment_clk_divider' (6#1) [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_divider.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'segment_driver' (7#1) [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_driver.vhd:26]
INFO: [Synth 8-638] synthesizing module 'btn_debouncer' [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/btn_debouncer.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'btn_debouncer' (8#1) [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/btn_debouncer.vhd:12]
WARNING: [Synth 8-614] signal 'run_clock_hours_msb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:168]
WARNING: [Synth 8-614] signal 'run_clock_hours_lsb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:168]
WARNING: [Synth 8-614] signal 'run_clock_mins_msb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:168]
WARNING: [Synth 8-614] signal 'run_clock_mins_lsb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:168]
WARNING: [Synth 8-614] signal 'run_clock_sec_msb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:168]
WARNING: [Synth 8-614] signal 'run_clock_sec_lsb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:168]
WARNING: [Synth 8-614] signal 'set_clock_hours_msb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:168]
WARNING: [Synth 8-614] signal 'set_clock_hours_lsb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:168]
WARNING: [Synth 8-614] signal 'set_clock_mins_msb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:168]
WARNING: [Synth 8-614] signal 'set_clock_mins_lsb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:168]
WARNING: [Synth 8-614] signal 'set_clock_sec_msb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:168]
WARNING: [Synth 8-614] signal 'set_clock_sec_lsb' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:168]
WARNING: [Synth 8-614] signal 'toggle_alarm' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:198]
WARNING: [Synth 8-614] signal 'toggle_alarm' is read in the process but is not in the sensitivity list [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'Alarm' (9#1) [C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd:44]
WARNING: [Synth 8-3917] design Alarm has port off[1] driven by constant 1
WARNING: [Synth 8-3917] design Alarm has port off[0] driven by constant 1
WARNING: [Synth 8-7129] Port clk_divided in module set_alarm is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_divided in module set_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module run_clock is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1411.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs[6]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs[7]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs[8]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs[9]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs[10]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs[11]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs[12]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs[13]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AB[0]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AB[1]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/petrv/OneDrive/Plocha/project_4/project_4.srcs/constrs_1/new/nexys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Alarm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Alarm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1411.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a50tcsg324-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 19    
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 77    
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Alarm has port off[1] driven by constant 1
WARNING: [Synth 8-3917] design Alarm has port off[0] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_msb_reg[3]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_msb_reg[3]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_msb_reg[2]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_msb_reg[2]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_msb_reg[1]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_msb_reg[1]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_msb_reg[0]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_msb_reg[0]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_lsb_reg[3]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_lsb_reg[3]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_lsb_reg[2]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_lsb_reg[2]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_lsb_reg[1]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_lsb_reg[1]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_lsb_reg[0]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_hours_lsb_reg[0]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_msb_reg[3]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_msb_reg[3]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_msb_reg[2]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_msb_reg[2]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_msb_reg[1]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_msb_reg[1]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_msb_reg[0]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_msb_reg[0]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_lsb_reg[3]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_lsb_reg[3]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_lsb_reg[2]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_lsb_reg[2]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_lsb_reg[1]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_lsb_reg[1]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_lsb_reg[0]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_mins_lsb_reg[0]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock_setter/clock_sec_msb_reg[3]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock_setter/clock_sec_msb_reg[2]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock_setter/clock_sec_msb_reg[1]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock_setter/clock_sec_msb_reg[0]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_lsb_reg[3]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_lsb_reg[3]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_lsb_reg[2]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_lsb_reg[2]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_lsb_reg[1]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_lsb_reg[1]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_lsb_reg[0]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_lsb_reg[0]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_msb_reg[3]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_msb_reg[3]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_msb_reg[2]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_msb_reg[2]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_msb_reg[1]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_msb_reg[1]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_msb_reg[0]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock/clock_sec_msb_reg[0]_P) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock_setter/clock_sec_lsb_reg[3]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock_setter/clock_sec_lsb_reg[2]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock_setter/clock_sec_lsb_reg[1]_C) is unused and will be removed from module Alarm.
WARNING: [Synth 8-3332] Sequential element (clock_setter/clock_sec_lsb_reg[0]_C) is unused and will be removed from module Alarm.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    66|
|3     |LUT1   |    13|
|4     |LUT2   |   154|
|5     |LUT3   |    50|
|6     |LUT4   |    59|
|7     |LUT5   |    34|
|8     |LUT6   |    81|
|9     |FDCE   |    17|
|10    |FDPE   |    24|
|11    |FDRE   |   251|
|12    |FDSE   |     3|
|13    |LDC    |    48|
|14    |IBUF   |     9|
|15    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1411.277 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1411.277 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1411.277 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1411.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1411.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LDC => LDCE: 48 instances

Synth Design complete, checksum: e026ab3e
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 125 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1411.277 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/petrv/OneDrive/Plocha/project_4/project_4.runs/synth_1/Alarm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Alarm_utilization_synth.rpt -pb Alarm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  1 15:01:10 2022...
