(footprint "SMBF" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 83004869-a906-4f06-a5c3-1c3c7c2a0c31)
  )
  (fp_text value "SMBF" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 5944a093-dc21-4f88-9d87-dc14d867caca)
  )
  (fp_poly (pts
      (xy -3.02 -1.135)
      (xy -2.55 -1.135)
      (xy -2.55 -2.225)
      (xy 2.55 -2.225)
      (xy 2.55 -1.135)
      (xy 3.02 -1.135)
      (xy 3.02 1.135)
      (xy 2.55 1.135)
      (xy 2.55 2.225)
      (xy -2.55 2.225)
      (xy -2.55 1.135)
      (xy -3.02 1.135)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp e249b36a-5cba-42d1-91c1-8a44ddd68b6b))
  (fp_text reference ">NAME" (at -0.4 -3.6 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 7c88bbc4-eb2a-4232-888e-4e5e52d82948)
  )
  (fp_text value ">VALUE" (at -0.4 -2.7 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 4467ee7e-3a4c-426a-89bb-c8d12bbc25af)
  )
  (fp_line (start -2.3 -1.975) (end 2.3 -1.975) (layer "F.SilkS") (width 0.127) (tstamp 286654e8-6495-4b92-a926-9c882af5d7e5))
  (fp_line (start -2.3 1.975) (end 2.3 1.975) (layer "F.SilkS") (width 0.127) (tstamp 20de2f67-d4b1-4c84-85f4-00f45598d0bc))
  (fp_line (start -2.3 -1.975) (end -2.3 -1.2) (layer "F.SilkS") (width 0.127) (tstamp 4bcbdb68-d7c6-4248-bef4-b90af29e2386))
  (fp_line (start 2.3 -1.975) (end 2.3 -1.2) (layer "F.SilkS") (width 0.127) (tstamp fccc67a3-0ec5-4206-b1d6-ee053a53d825))
  (fp_line (start -2.3 1.975) (end -2.3 1.2) (layer "F.SilkS") (width 0.127) (tstamp 2bbe39e8-fadf-447c-8dec-ced3ff2c966e))
  (fp_line (start 2.3 1.975) (end 2.3 1.2) (layer "F.SilkS") (width 0.127) (tstamp 10242739-1295-4889-b4f5-f3b16c6bbb88))
  (fp_line (start -1.1 -1.9) (end -1.1 1.9) (layer "F.SilkS") (width 0.254) (tstamp 92e9951c-45b0-4d7e-aa58-34e424d1be3d))
  (pad "CATHODE" smd rect (at -2.32 0) (size 1.2 2.07) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 6fe7d879-c29a-48e3-8692-9111e0a6d109))
  (pad "ANODE" smd rect (at 2.32 0) (size 1.2 2.07) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp e3b70e9e-b010-484b-8cd9-1fe1a9cedc7f))
)
