if (action == "synthesis"):
    files = ["pcie_core.xci"]

else:
    files = ["source/",
            "sim/pcie_core.v"]
