Analysis & Synthesis report for consoleFPGA
Fri Jun  7 23:49:39 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0|altsyncram_pmi1:auto_generated
 16. Source assignments for memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated
 17. Parameter Settings for User Entity Instance: SVGA_sync:SVGA
 18. Parameter Settings for User Entity Instance: memorySprites:memorySprites_inst
 19. Parameter Settings for User Entity Instance: memorySprites:memorySprites_inst|sram:element1
 20. Parameter Settings for User Entity Instance: memorySprites:memorySprites_inst|sram:element2
 21. Parameter Settings for User Entity Instance: memorySprites:memorySprites_inst|sram:element3
 22. Parameter Settings for User Entity Instance: memorySprites:memorySprites_inst|sram:element4
 23. Parameter Settings for User Entity Instance: memorySprites:memorySprites_inst|sram:element5
 24. Parameter Settings for Inferred Entity Instance: memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0
 25. Parameter Settings for Inferred Entity Instance: memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0
 26. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 27. altsyncram Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "memorySprites:memorySprites_inst|sram:element5"
 30. Port Connectivity Checks: "memorySprites:memorySprites_inst|sram:element4"
 31. Port Connectivity Checks: "memorySprites:memorySprites_inst|sram:element3"
 32. Port Connectivity Checks: "memorySprites:memorySprites_inst|sram:element2"
 33. Port Connectivity Checks: "memorySprites:memorySprites_inst|sram:element1"
 34. Port Connectivity Checks: "memorySprites:memorySprites_inst"
 35. Port Connectivity Checks: "SVGA_sync:SVGA"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun  7 23:49:39 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; consoleFPGA                                 ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 213                                         ;
;     Total combinational functions  ; 207                                         ;
;     Dedicated logic registers      ; 86                                          ;
; Total registers                    ; 86                                          ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,288                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; top                ; consoleFPGA        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+-------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                     ; Library ;
+-------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; Modulos/memorySprites.v                   ; yes             ; User Verilog HDL File                                 ; /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v                     ;         ;
; Modulos/moduloSram/sram.v                 ; yes             ; User Verilog HDL File                                 ; /home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v                   ;         ;
; Modulos/SVGAGrafico/SVGA_sync.v           ; yes             ; User Verilog HDL File                                 ; /home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v             ;         ;
; Modulos/top.v                             ; yes             ; User Verilog HDL File                                 ; /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v                               ;         ;
; teste3_palette.mem                        ; yes             ; Auto-Found Unspecified File                           ; /home/gabriel/Documentos/ConsoleFPGA/teste3_palette.mem                          ;         ;
; sprites/background/background_palette.mem ; yes             ; Auto-Found Unspecified File                           ; /home/gabriel/Documentos/ConsoleFPGA/sprites/background/background_palette.mem   ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal181.inc                            ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_pmi1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_pmi1.tdf                      ;         ;
; db/consoleFPGA.ram0_sram_b6f54d78.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/gabriel/Documentos/ConsoleFPGA/db/consoleFPGA.ram0_sram_b6f54d78.hdl.mif   ;         ;
; db/altsyncram_rqi1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf                      ;         ;
; db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/gabriel/Documentos/ConsoleFPGA/db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif   ;         ;
; db/decode_jsa.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/gabriel/Documentos/ConsoleFPGA/db/decode_jsa.tdf                           ;         ;
; db/mux_3nb.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/gabriel/Documentos/ConsoleFPGA/db/mux_3nb.tdf                              ;         ;
; lpm_mult.tdf                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                               ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                               ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                            ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                          ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                        ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                           ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                               ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc                   ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_kgh.tdf                        ; yes             ; Auto-Generated Megafunction                           ; /home/gabriel/Documentos/ConsoleFPGA/db/add_sub_kgh.tdf                          ;         ;
; db/add_sub_ogh.tdf                        ; yes             ; Auto-Generated Megafunction                           ; /home/gabriel/Documentos/ConsoleFPGA/db/add_sub_ogh.tdf                          ;         ;
; altshift.tdf                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+-------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 213       ;
;                                             ;           ;
; Total combinational functions               ; 207       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 68        ;
;     -- 3 input functions                    ; 58        ;
;     -- <=2 input functions                  ; 81        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 138       ;
;     -- arithmetic mode                      ; 69        ;
;                                             ;           ;
; Total registers                             ; 86        ;
;     -- Dedicated logic registers            ; 86        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 13        ;
; Total memory bits                           ; 12288     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 100       ;
; Total fan-out                               ; 1055      ;
; Average fan-out                             ; 3.19      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                         ; 207 (100)           ; 86 (63)                   ; 12288       ; 0            ; 0       ; 0         ; 13   ; 0            ; |top                                                                                                             ; top             ; work         ;
;    |SVGA_sync:SVGA|                          ; 52 (52)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SVGA_sync:SVGA                                                                                              ; SVGA_sync       ; work         ;
;    |lpm_mult:Mult0|                          ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_mult:Mult0                                                                                              ; lpm_mult        ; work         ;
;       |multcore:mult_core|                   ; 10 (6)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_mult:Mult0|multcore:mult_core                                                                           ; multcore        ; work         ;
;          |mpar_add:padder|                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                           ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                      ; lpm_add_sub     ; work         ;
;                |add_sub_kgh:auto_generated|  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated           ; add_sub_kgh     ; work         ;
;    |memorySprites:memorySprites_inst|        ; 45 (45)             ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memorySprites:memorySprites_inst                                                                            ; memorySprites   ; work         ;
;       |sram:element4|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memorySprites:memorySprites_inst|sram:element4                                                              ; sram            ; work         ;
;          |altsyncram:memory_array_rtl_0|     ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_rqi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated ; altsyncram_rqi1 ; work         ;
;       |sram:element5|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memorySprites:memorySprites_inst|sram:element5                                                              ; sram            ; work         ;
;          |altsyncram:memory_array_rtl_0|     ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_pmi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0|altsyncram_pmi1:auto_generated ; altsyncram_pmi1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; Name                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                       ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 10000        ; 8            ; 10000        ; 8            ; 80000 ; db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif ;
; memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0|altsyncram_pmi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; db/consoleFPGA.ram0_sram_b6f54d78.hdl.mif ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                          ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                           ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
; memorySprites:memorySprites_inst|dataout[9]         ; memorySprites:memorySprites_inst|dataout[11]  ; yes                    ;
; memorySprites:memorySprites_inst|dataout[10]        ; memorySprites:memorySprites_inst|dataout[11]  ; yes                    ;
; memorySprites:memorySprites_inst|dataout[5]         ; memorySprites:memorySprites_inst|dataout[11]  ; yes                    ;
; memorySprites:memorySprites_inst|dataout[6]         ; memorySprites:memorySprites_inst|dataout[11]  ; yes                    ;
; memorySprites:memorySprites_inst|dataout[7]         ; memorySprites:memorySprites_inst|dataout[11]  ; yes                    ;
; memorySprites:memorySprites_inst|dataout[1]         ; memorySprites:memorySprites_inst|dataout[11]  ; yes                    ;
; memorySprites:memorySprites_inst|read_enable4       ; memorySprites:memorySprites_inst|read_enable4 ; yes                    ;
; memorySprites:memorySprites_inst|read_enable5       ; memorySprites:memorySprites_inst|read_enable5 ; yes                    ;
; memorySprites:memorySprites_inst|address4[0]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address4[1]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address4[2]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address4[3]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address4[4]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address4[5]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address4[6]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address4[7]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address4[8]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address4[9]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address5[0]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address5[1]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address5[2]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address5[3]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address5[4]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address5[5]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address5[6]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address5[7]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address5[8]        ; element[0]                                    ; yes                    ;
; memorySprites:memorySprites_inst|address5[9]        ; element[0]                                    ; yes                    ;
; Number of user-specified and inferred latches = 28  ;                                               ;                        ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; element[1]                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; colour[2,3,11]                                                                                                               ; Stuck at GND due to stuck port data_in ;
; VGA_R[2]~reg0                                                                                                                ; Stuck at GND due to stuck port data_in ;
; VGA_B[1]~reg0                                                                                                                ; Stuck at GND due to stuck port data_in ;
; VGA_B[2]~reg0                                                                                                                ; Stuck at GND due to stuck port data_in ;
; element[2]                                                                                                                   ; Stuck at VCC due to stuck port data_in ;
; memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|address_reg_b[0] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 9                                                                                        ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; colour[11]    ; Stuck at GND              ; VGA_R[2]~reg0                          ;
;               ; due to stuck port data_in ;                                        ;
; colour[2]     ; Stuck at GND              ; VGA_B[1]~reg0                          ;
;               ; due to stuck port data_in ;                                        ;
; colour[3]     ; Stuck at GND              ; VGA_B[2]~reg0                          ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 86    ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 51    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                           ;
+-------------------------------------------------------------+-------------------------------------------------------------------+------+
; Register Name                                               ; Megafunction                                                      ; Type ;
+-------------------------------------------------------------+-------------------------------------------------------------------+------+
; memorySprites:memorySprites_inst|sram:element5|o_data[0..5] ; memorySprites:memorySprites_inst|sram:element5|memory_array_rtl_0 ; RAM  ;
; memorySprites:memorySprites_inst|sram:element4|o_data[0..5] ; memorySprites:memorySprites_inst|sram:element4|memory_array_rtl_0 ; RAM  ;
+-------------------------------------------------------------+-------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|SVGA_sync:SVGA|pixel_y[5]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|element[0]                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|address[6]                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|colour[1]                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|sprite_y[6]                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|sprite_y2[3]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |top|memorySprites:memorySprites_inst|dataout[9] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|memorySprites:memorySprites_inst|dataout[5] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0|altsyncram_pmi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SVGA_sync:SVGA ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; HD             ; 800   ; Signed Integer                     ;
; HF             ; 56    ; Signed Integer                     ;
; HB             ; 64    ; Signed Integer                     ;
; HR             ; 120   ; Signed Integer                     ;
; HT             ; 1040  ; Signed Integer                     ;
; VD             ; 600   ; Signed Integer                     ;
; VF             ; 37    ; Signed Integer                     ;
; VB             ; 23    ; Signed Integer                     ;
; VR             ; 6     ; Signed Integer                     ;
; VT             ; 666   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memorySprites:memorySprites_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; ELEMENTS       ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memorySprites:memorySprites_inst|sram:element1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                                                     ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                     ;
; DEPTH          ; 625   ; Signed Integer                                                     ;
; MEMFILE        ;       ; String                                                             ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memorySprites:memorySprites_inst|sram:element2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                                                     ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                     ;
; DEPTH          ; 625   ; Signed Integer                                                     ;
; MEMFILE        ;       ; String                                                             ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memorySprites:memorySprites_inst|sram:element3 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                                                     ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                     ;
; DEPTH          ; 400   ; Signed Integer                                                     ;
; MEMFILE        ;       ; String                                                             ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memorySprites:memorySprites_inst|sram:element4              ;
+----------------+------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                  ; Type           ;
+----------------+------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 16                                                                     ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                      ; Signed Integer ;
; DEPTH          ; 10000                                                                  ; Signed Integer ;
; MEMFILE        ; /home/gabriel/Documentos/ConsoleFPGA/sprites/background/background.mem ; String         ;
+----------------+------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memorySprites:memorySprites_inst|sram:element5 ;
+----------------+-------------------------------------------------+--------------------------+
; Parameter Name ; Value                                           ; Type                     ;
+----------------+-------------------------------------------------+--------------------------+
; ADDR_WIDTH     ; 10                                              ; Signed Integer           ;
; DATA_WIDTH     ; 8                                               ; Signed Integer           ;
; DEPTH          ; 1024                                            ; Signed Integer           ;
; MEMFILE        ; /home/gabriel/Documentos/ConsoleFPGA/teste3.mem ; String                   ;
+----------------+-------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0 ;
+------------------------------------+-------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                         ;
+------------------------------------+-------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                         ; Untyped                                      ;
; WIDTHAD_A                          ; 10                                        ; Untyped                                      ;
; NUMWORDS_A                         ; 1024                                      ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                      ;
; WIDTH_B                            ; 8                                         ; Untyped                                      ;
; WIDTHAD_B                          ; 10                                        ; Untyped                                      ;
; NUMWORDS_B                         ; 1024                                      ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                      ;
; INIT_FILE                          ; db/consoleFPGA.ram0_sram_b6f54d78.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_pmi1                           ; Untyped                                      ;
+------------------------------------+-------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0 ;
+------------------------------------+-------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                         ;
+------------------------------------+-------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                         ; Untyped                                      ;
; WIDTHAD_A                          ; 14                                        ; Untyped                                      ;
; NUMWORDS_A                         ; 10000                                     ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                      ;
; WIDTH_B                            ; 8                                         ; Untyped                                      ;
; WIDTHAD_B                          ; 14                                        ; Untyped                                      ;
; NUMWORDS_B                         ; 10000                                     ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                      ;
; INIT_FILE                          ; db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_rqi1                           ; Untyped                                      ;
+------------------------------------+-------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                            ;
; Entity Instance                           ; memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 8                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 8                                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
; Entity Instance                           ; memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 8                                                                            ;
;     -- NUMWORDS_A                         ; 10000                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 8                                                                            ;
;     -- NUMWORDS_B                         ; 10000                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7              ;
;     -- LPM_WIDTHB                     ; 10             ;
;     -- LPM_WIDTHP                     ; 17             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memorySprites:memorySprites_inst|sram:element5"                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_data       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_data[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; o_data       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (6 bits) it drives; bit(s) "o_data[7..6]" have no fanouts                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memorySprites:memorySprites_inst|sram:element4"                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_addr       ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i_addr[15..10]" will be connected to GND.                                 ;
; i_data       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_data[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; o_data       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (6 bits) it drives; bit(s) "o_data[7..6]" have no fanouts                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memorySprites:memorySprites_inst|sram:element3"                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_addr       ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "i_addr[11..10]" will be connected to GND.                                 ;
; i_data       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_data[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; o_data       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (6 bits) it drives; bit(s) "o_data[7..6]" have no fanouts                                                          ;
; o_data       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memorySprites:memorySprites_inst|sram:element2"                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_addr       ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "i_addr[11..10]" will be connected to GND.                                 ;
; i_data       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_data[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; o_data       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (6 bits) it drives; bit(s) "o_data[7..6]" have no fanouts                                                          ;
; o_data       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memorySprites:memorySprites_inst|sram:element1"                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_addr       ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "i_addr[11..10]" will be connected to GND.                                 ;
; i_data       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_data[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; o_data       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (6 bits) it drives; bit(s) "o_data[7..6]" have no fanouts                                                          ;
; o_data       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memorySprites:memorySprites_inst"                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_enable    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; address_sprite ; Input  ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dataout[8]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; dataout[4]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; dataout[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; reset          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "SVGA_sync:SVGA"        ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; reset ; Input ; Info     ; Explicitly unconnected ;
+-------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 13                          ;
; cycloneiii_ff         ; 86                          ;
;     ENA               ; 3                           ;
;     ENA SCLR          ; 40                          ;
;     ENA SLD           ; 8                           ;
;     plain             ; 35                          ;
; cycloneiii_lcell_comb ; 207                         ;
;     arith             ; 69                          ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 14                          ;
;     normal            ; 138                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 44                          ;
;         4 data inputs ; 68                          ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jun  7 23:49:11 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Modulos/barrier.v
    Info (12023): Found entity 1: barrier File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Modulos/memorySprites.v
    Info (12023): Found entity 1: memorySprites File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Modulos/moduloSram/sram.v
    Info (12023): Found entity 1: sram File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file Modulos/SVGAGrafico/SVGA_sync.v
    Info (12023): Found entity 1: SVGA_sync File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v Line: 18
Warning (10090): Verilog HDL syntax warning at top.v(61): extra block comment delimiter characters /* within block comment File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file Modulos/top.v
    Info (12023): Found entity 1: top File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(191): object "enable" assigned a value but never read File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 191
Warning (10230): Verilog HDL assignment warning at top.v(167): truncated value with size 32 to match size of target (12) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 167
Warning (10230): Verilog HDL assignment warning at top.v(176): truncated value with size 32 to match size of target (10) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 176
Warning (10230): Verilog HDL assignment warning at top.v(178): truncated value with size 32 to match size of target (10) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 178
Warning (10230): Verilog HDL assignment warning at top.v(136): truncated value with size 32 to match size of target (12) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 136
Warning (10230): Verilog HDL assignment warning at top.v(145): truncated value with size 32 to match size of target (10) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 145
Warning (10230): Verilog HDL assignment warning at top.v(147): truncated value with size 32 to match size of target (10) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 147
Info (12128): Elaborating entity "SVGA_sync" for hierarchy "SVGA_sync:SVGA" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 41
Warning (10230): Verilog HDL assignment warning at SVGA_sync.v(59): truncated value with size 32 to match size of target (11) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v Line: 59
Warning (10230): Verilog HDL assignment warning at SVGA_sync.v(80): truncated value with size 32 to match size of target (10) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v Line: 80
Info (12128): Elaborating entity "memorySprites" for hierarchy "memorySprites:memorySprites_inst" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 201
Warning (10858): Verilog HDL warning at memorySprites.v(10): object element1_palette used but never assigned File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 10
Warning (10858): Verilog HDL warning at memorySprites.v(11): object element2_palette used but never assigned File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 11
Warning (10858): Verilog HDL warning at memorySprites.v(12): object element3_palette used but never assigned File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 12
Warning (10850): Verilog HDL warning at memorySprites.v(50): number of words (256) in memory file does not match the number of elements in the address range [0:63] File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(87): variable "clk" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 87
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(88): variable "read_enable1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 88
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(89): variable "read_enable2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 89
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(90): variable "read_enable3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(91): variable "read_enable4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(95): variable "element" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(99): variable "address_sprite" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(104): variable "address_sprite" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 104
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(109): variable "address_sprite" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 109
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(114): variable "address_sprite" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 114
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(119): variable "address_sprite" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 119
Warning (10270): Verilog HDL Case Statement warning at memorySprites.v(95): incomplete case statement has no default case item File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 95
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "read_enable1", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "read_enable2", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "read_enable3", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "read_enable4", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "read_enable5", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "address5", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "address4", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "address3", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "address2", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable "address1", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(127): variable "colour1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 127
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(128): variable "colour2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 128
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(129): variable "colour3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 129
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(130): variable "colour4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 130
Warning (10235): Verilog HDL Always Construct warning at memorySprites.v(131): variable "colour5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 131
Warning (10240): Verilog HDL Always Construct warning at memorySprites.v(125): inferring latch(es) for variable "dataout", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Warning (10030): Net "element4_palette.data_a" at memorySprites.v(13) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 13
Warning (10030): Net "element4_palette.waddr_a" at memorySprites.v(13) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 13
Warning (10030): Net "element5_palette.data_a" at memorySprites.v(14) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 14
Warning (10030): Net "element5_palette.waddr_a" at memorySprites.v(14) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 14
Warning (10030): Net "element4_palette.we_a" at memorySprites.v(13) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 13
Warning (10030): Net "element5_palette.we_a" at memorySprites.v(14) has no driver or initial value, using a default initial value '0' File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 14
Info (10041): Inferred latch for "dataout[0]" at memorySprites.v(125) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Info (10041): Inferred latch for "dataout[1]" at memorySprites.v(125) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Info (10041): Inferred latch for "dataout[2]" at memorySprites.v(125) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Info (10041): Inferred latch for "dataout[3]" at memorySprites.v(125) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Info (10041): Inferred latch for "dataout[4]" at memorySprites.v(125) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Info (10041): Inferred latch for "dataout[5]" at memorySprites.v(125) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Info (10041): Inferred latch for "dataout[6]" at memorySprites.v(125) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Info (10041): Inferred latch for "dataout[7]" at memorySprites.v(125) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Info (10041): Inferred latch for "dataout[8]" at memorySprites.v(125) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Info (10041): Inferred latch for "dataout[9]" at memorySprites.v(125) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Info (10041): Inferred latch for "dataout[10]" at memorySprites.v(125) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Info (10041): Inferred latch for "dataout[11]" at memorySprites.v(125) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
Info (10041): Inferred latch for "address1[0]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[1]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[2]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[3]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[4]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[5]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[6]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[7]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[8]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address1[9]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[0]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[1]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[2]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[3]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[4]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[5]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[6]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[7]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[8]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address2[9]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[0]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[1]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[2]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[3]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[4]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[5]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[6]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[7]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[8]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address3[9]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[0]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[1]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[2]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[3]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[4]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[5]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[6]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[7]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[8]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address4[9]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[0]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[1]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[2]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[3]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[4]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[5]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[6]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[7]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[8]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "address5[9]" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "read_enable5" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "read_enable4" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "read_enable3" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "read_enable2" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (10041): Inferred latch for "read_enable1" at memorySprites.v(84) File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 84
Info (12128): Elaborating entity "sram" for hierarchy "memorySprites:memorySprites_inst|sram:element1" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 146
Info (12128): Elaborating entity "sram" for hierarchy "memorySprites:memorySprites_inst|sram:element3" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 176
Info (12128): Elaborating entity "sram" for hierarchy "memorySprites:memorySprites_inst|sram:element4" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 191
Info (10648): Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPGA/sprites{>DPR6@3 File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v Line: 25
Info (12128): Elaborating entity "sram" for hierarchy "memorySprites:memorySprites_inst|sram:element5" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 205
Info (10648): Verilog HDL Display System Task info at sram.v(25): /home/gabriel/DocumenQCV-3 File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v Line: 25
Warning (276027): Inferred dual-clock RAM node "memorySprites:memorySprites_inst|sram:element5|memory_array_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "memorySprites:memorySprites_inst|sram:element4|memory_array_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "memorySprites:memorySprites_inst|element5_palette" is uninferred due to inappropriate RAM size File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 14
    Info (276004): RAM logic "memorySprites:memorySprites_inst|element4_palette" is uninferred due to inappropriate RAM size File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 13
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memorySprites:memorySprites_inst|sram:element5|memory_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/consoleFPGA.ram0_sram_b6f54d78.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memorySprites:memorySprites_inst|sram:element4|memory_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 10000
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 10000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 167
Info (12130): Elaborated megafunction instantiation "memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0"
Info (12133): Instantiated megafunction "memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/consoleFPGA.ram0_sram_b6f54d78.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pmi1.tdf
    Info (12023): Found entity 1: altsyncram_pmi1 File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_pmi1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0"
Info (12133): Instantiated megafunction "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "10000"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "10000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqi1.tdf
    Info (12023): Found entity 1: altsyncram_rqi1 File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/gabriel/Documentos/ConsoleFPGA/db/decode_jsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: /home/gabriel/Documentos/ConsoleFPGA/db/mux_3nb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 167
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 167
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: /home/gabriel/Documentos/ConsoleFPGA/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: /home/gabriel/Documentos/ConsoleFPGA/db/add_sub_ogh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a6" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf Line: 239
        Warning (14320): Synthesized away node "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a7" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf Line: 271
        Warning (14320): Synthesized away node "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a8" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf Line: 303
        Warning (14320): Synthesized away node "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a9" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf Line: 335
        Warning (14320): Synthesized away node "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a10" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf Line: 367
        Warning (14320): Synthesized away node "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a11" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf Line: 399
        Warning (14320): Synthesized away node "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a12" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf Line: 431
        Warning (14320): Synthesized away node "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a13" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf Line: 463
        Warning (14320): Synthesized away node "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a14" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf Line: 495
        Warning (14320): Synthesized away node "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a15" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf Line: 527
        Warning (14320): Synthesized away node "memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0|altsyncram_pmi1:auto_generated|ram_block1a6" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_pmi1.tdf Line: 231
        Warning (14320): Synthesized away node "memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0|altsyncram_pmi1:auto_generated|ram_block1a7" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_pmi1.tdf Line: 263
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch memorySprites:memorySprites_inst|dataout[9] has unsafe behavior File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorySprites:memorySprites_inst|read_enable4 File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 20
Warning (13012): Latch memorySprites:memorySprites_inst|dataout[10] has unsafe behavior File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorySprites:memorySprites_inst|read_enable4 File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 20
Warning (13012): Latch memorySprites:memorySprites_inst|dataout[5] has unsafe behavior File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorySprites:memorySprites_inst|read_enable4 File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 20
Warning (13012): Latch memorySprites:memorySprites_inst|dataout[6] has unsafe behavior File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorySprites:memorySprites_inst|read_enable4 File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 20
Warning (13012): Latch memorySprites:memorySprites_inst|dataout[7] has unsafe behavior File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorySprites:memorySprites_inst|read_enable4 File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 20
Warning (13012): Latch memorySprites:memorySprites_inst|dataout[1] has unsafe behavior File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorySprites:memorySprites_inst|read_enable4 File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 20
Warning (13012): Latch memorySprites:memorySprites_inst|read_enable4 has unsafe behavior File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal element[0] File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 98
Warning (13012): Latch memorySprites:memorySprites_inst|read_enable5 has unsafe behavior File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal element[0] File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 98
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 98
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 98
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 98
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ALTSYNCRAM" File: /home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf Line: 47
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sprite" File: /home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v Line: 5
Info (21057): Implemented 238 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 213 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 1013 megabytes
    Info: Processing ended: Fri Jun  7 23:49:39 2019
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:01:02


