// Seed: 2368727573
module module_0 (
    input  supply0 id_0,
    output uwire   id_1
);
  assign id_1 = id_0;
  assign module_1._id_5 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd72,
    parameter id_21 = 32'd36,
    parameter id_5  = 32'd11
) (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri _id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri id_8,
    output wand id_9,
    input supply0 id_10,
    input wand id_11
    , id_24,
    input wor id_12,
    input wire id_13
    , id_25,
    input wire id_14,
    input supply0 _id_15,
    output uwire id_16,
    output uwire id_17,
    input uwire id_18,
    input wor id_19,
    output wor id_20,
    input uwire _id_21,
    output logic id_22
);
  wire [1 : 1 'b0] id_26;
  logic [(  id_21  )  ==  -1 : id_5  ==  id_15] id_27;
  ;
  module_0 modCall_1 (
      id_14,
      id_20
  );
  always @(posedge 1) begin : LABEL_0
    id_22 <= -1 - 1;
  end
endmodule
