

================================================================
== Vivado HLS Report for 'calc'
================================================================
* Date:           Sat Jan 11 14:24:37 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.000|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   41|  50000039|   41|  50000039|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+----------+----------+-----------+-----------+--------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name| min |    max   |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-----+----------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |   36|  50000034|        37|          2|          2| 1 ~ 25000000 |    yes   |
        +----------+-----+----------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    112|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     40|    2308|   4720|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    449|
|Register         |        0|      -|    1370|    160|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     40|    3678|   5441|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     18|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+
    |                      Instance                      |                     Module                    | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+
    |GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U128  |GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1  |        0|      7|  381|  936|
    |GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1_U129  |GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1  |        0|      7|  381|  936|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U122    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1    |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U123    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1    |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U124    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1    |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U125    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1    |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U126    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1    |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U127    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1    |        0|      3|  143|  321|
    |GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U120   |GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1   |        0|      2|  296|  438|
    |GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1_U121   |GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1   |        0|      2|  296|  438|
    |GapJunctionIP_mul_27ns_29ns_56_3_1_U130             |GapJunctionIP_mul_27ns_29ns_56_3_1             |        0|      4|   96|   46|
    +----------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+
    |Total                                               |                                               |        0|     40| 2308| 4720|
    +----------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_252_p2       |     +    |      0|  0|  63|          56|           1|
    |F_V_data_01_status                  |    and   |      0|  0|   2|           1|           1|
    |V_V_data_01_status                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |    and   |      0|  0|   2|           1|           1|
    |fixedData_V_data0_status            |    and   |      0|  0|   2|           1|           1|
    |processedData_V_data0_status        |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_247_p2          |   icmp   |      0|  0|  29|          56|          56|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state41_pp0_stage0_iter18  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 112|         122|          68|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |F_V_data_0_blk_n                         |   9|          2|    1|          2|
    |F_V_data_1_blk_n                         |   9|          2|    1|          2|
    |F_V_data_2_blk_n                         |   9|          2|    1|          2|
    |F_V_data_3_blk_n                         |   9|          2|    1|          2|
    |V_V_data_0_blk_n                         |   9|          2|    1|          2|
    |V_V_data_1_blk_n                         |   9|          2|    1|          2|
    |V_V_data_2_blk_n                         |   9|          2|    1|          2|
    |V_V_data_3_blk_n                         |   9|          2|    1|          2|
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter18                 |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_176_p4  |   9|          2|   56|        112|
    |fixedData_V_data_blk_n                   |   9|          2|    1|          2|
    |fixedData_V_tlast_V_blk_n                |   9|          2|    1|          2|
    |grp_fu_183_p1                            |  15|          3|   32|         96|
    |grp_fu_187_p1                            |  15|          3|   32|         96|
    |grp_fu_191_p0                            |  15|          3|   32|         96|
    |grp_fu_191_p1                            |  15|          3|   32|         96|
    |grp_fu_195_p0                            |  15|          3|   32|         96|
    |grp_fu_195_p1                            |  15|          3|   32|         96|
    |grp_fu_199_p0                            |  15|          3|   32|         96|
    |grp_fu_204_p0                            |  15|          3|   32|         96|
    |grp_fu_209_p0                            |  15|          3|   32|         96|
    |grp_fu_209_p1                            |  15|          3|   32|         96|
    |grp_fu_213_p0                            |  15|          3|   32|         96|
    |grp_fu_213_p1                            |  15|          3|   32|         96|
    |grp_fu_217_p1                            |  15|          3|   32|         96|
    |grp_fu_222_p1                            |  15|          3|   32|         96|
    |indvar_flatten_reg_172                   |   9|          2|   56|        112|
    |processedData_V_data_1_blk_n             |   9|          2|    1|          2|
    |processedData_V_data_2_blk_n             |   9|          2|    1|          2|
    |processedData_V_data_3_blk_n             |   9|          2|    1|          2|
    |processedData_V_data_blk_n               |   9|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_blk_n          |   9|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_out_blk_n      |   9|          2|    1|          2|
    |simConfig_rowsToSimulate_V_blk_n         |   9|          2|    1|          2|
    |simConfig_rowsToSimulate_V_out_blk_n     |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 449|         94|  581|       1616|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   7|   0|    7|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |   1|   0|    1|          0|
    |bound_reg_298                 |  56|   0|   56|          0|
    |exitcond_flatten_reg_303      |   1|   0|    1|          0|
    |indvar_flatten_next_reg_307   |  56|   0|   56|          0|
    |indvar_flatten_reg_172        |  56|   0|   56|          0|
    |simConfig_BLOCK_NUMB_reg_283  |  27|   0|   27|          0|
    |simConfig_rowsToSimu_reg_278  |  27|   0|   27|          0|
    |tmp_60_1_i_i_i_reg_375        |  32|   0|   32|          0|
    |tmp_60_2_i_i_i_reg_380        |  32|   0|   32|          0|
    |tmp_60_3_i_i_i_reg_385        |  32|   0|   32|          0|
    |tmp_60_i_i_i_reg_370          |  32|   0|   32|          0|
    |tmp_61_1_i_i_i_reg_395        |  32|   0|   32|          0|
    |tmp_61_2_i_i_i_reg_400        |  32|   0|   32|          0|
    |tmp_61_3_i_i_i_reg_405        |  32|   0|   32|          0|
    |tmp_61_i_i_i_reg_390          |  32|   0|   32|          0|
    |tmp_62_1_i_i_i_reg_415        |  32|   0|   32|          0|
    |tmp_62_2_i_i_i_reg_420        |  32|   0|   32|          0|
    |tmp_62_3_i_i_i_reg_425        |  32|   0|   32|          0|
    |tmp_62_i_i_i_reg_410          |  32|   0|   32|          0|
    |tmp_data_0_2_reg_312          |  32|   0|   32|          0|
    |tmp_data_0_3_reg_338          |  32|   0|   32|          0|
    |tmp_data_0_reg_430            |  32|   0|   32|          0|
    |tmp_data_1_2_reg_317          |  32|   0|   32|          0|
    |tmp_data_1_3_reg_346          |  32|   0|   32|          0|
    |tmp_data_1_reg_435            |  32|   0|   32|          0|
    |tmp_data_2_2_reg_322          |  32|   0|   32|          0|
    |tmp_data_2_3_reg_354          |  32|   0|   32|          0|
    |tmp_data_2_reg_440            |  32|   0|   32|          0|
    |tmp_data_3_2_reg_327          |  32|   0|   32|          0|
    |tmp_data_3_3_reg_362          |  32|   0|   32|          0|
    |tmp_data_3_reg_445            |  32|   0|   32|          0|
    |tmp_data_reg_332              |  32|   0|   32|          0|
    |exitcond_flatten_reg_303      |  64|  32|    1|          0|
    |tmp_data_0_3_reg_338          |  64|  32|   32|          0|
    |tmp_data_1_3_reg_346          |  64|  32|   32|          0|
    |tmp_data_2_3_reg_354          |  64|  32|   32|          0|
    |tmp_data_3_3_reg_362          |  64|  32|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1370| 160| 1179|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |  in |    1| ap_ctrl_hs |              calc              | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |              calc              | return value |
|ap_start                               |  in |    1| ap_ctrl_hs |              calc              | return value |
|ap_done                                | out |    1| ap_ctrl_hs |              calc              | return value |
|ap_continue                            |  in |    1| ap_ctrl_hs |              calc              | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |              calc              | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |              calc              | return value |
|simConfig_rowsToSimulate_V_dout        |  in |   27|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_rowsToSimulate_V_empty_n     |  in |    1|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_rowsToSimulate_V_read        | out |    1|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_dout         |  in |   27|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_empty_n      |  in |    1|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_read         | out |    1|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_rowsToSimulate_V_out_din     | out |   27|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_full_n  |  in |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_write   | out |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_din      | out |   27|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_full_n   |  in |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_write    | out |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|processedData_V_data_dout              |  in |   32|   ap_fifo  |      processedData_V_data      |    pointer   |
|processedData_V_data_empty_n           |  in |    1|   ap_fifo  |      processedData_V_data      |    pointer   |
|processedData_V_data_read              | out |    1|   ap_fifo  |      processedData_V_data      |    pointer   |
|processedData_V_data_1_dout            |  in |   32|   ap_fifo  |     processedData_V_data_1     |    pointer   |
|processedData_V_data_1_empty_n         |  in |    1|   ap_fifo  |     processedData_V_data_1     |    pointer   |
|processedData_V_data_1_read            | out |    1|   ap_fifo  |     processedData_V_data_1     |    pointer   |
|processedData_V_data_2_dout            |  in |   32|   ap_fifo  |     processedData_V_data_2     |    pointer   |
|processedData_V_data_2_empty_n         |  in |    1|   ap_fifo  |     processedData_V_data_2     |    pointer   |
|processedData_V_data_2_read            | out |    1|   ap_fifo  |     processedData_V_data_2     |    pointer   |
|processedData_V_data_3_dout            |  in |   32|   ap_fifo  |     processedData_V_data_3     |    pointer   |
|processedData_V_data_3_empty_n         |  in |    1|   ap_fifo  |     processedData_V_data_3     |    pointer   |
|processedData_V_data_3_read            | out |    1|   ap_fifo  |     processedData_V_data_3     |    pointer   |
|fixedData_V_data_dout                  |  in |   32|   ap_fifo  |        fixedData_V_data        |    pointer   |
|fixedData_V_data_empty_n               |  in |    1|   ap_fifo  |        fixedData_V_data        |    pointer   |
|fixedData_V_data_read                  | out |    1|   ap_fifo  |        fixedData_V_data        |    pointer   |
|fixedData_V_tlast_V_dout               |  in |    1|   ap_fifo  |       fixedData_V_tlast_V      |    pointer   |
|fixedData_V_tlast_V_empty_n            |  in |    1|   ap_fifo  |       fixedData_V_tlast_V      |    pointer   |
|fixedData_V_tlast_V_read               | out |    1|   ap_fifo  |       fixedData_V_tlast_V      |    pointer   |
|V_V_data_0_din                         | out |   32|   ap_fifo  |           V_V_data_0           |    pointer   |
|V_V_data_0_full_n                      |  in |    1|   ap_fifo  |           V_V_data_0           |    pointer   |
|V_V_data_0_write                       | out |    1|   ap_fifo  |           V_V_data_0           |    pointer   |
|V_V_data_1_din                         | out |   32|   ap_fifo  |           V_V_data_1           |    pointer   |
|V_V_data_1_full_n                      |  in |    1|   ap_fifo  |           V_V_data_1           |    pointer   |
|V_V_data_1_write                       | out |    1|   ap_fifo  |           V_V_data_1           |    pointer   |
|V_V_data_2_din                         | out |   32|   ap_fifo  |           V_V_data_2           |    pointer   |
|V_V_data_2_full_n                      |  in |    1|   ap_fifo  |           V_V_data_2           |    pointer   |
|V_V_data_2_write                       | out |    1|   ap_fifo  |           V_V_data_2           |    pointer   |
|V_V_data_3_din                         | out |   32|   ap_fifo  |           V_V_data_3           |    pointer   |
|V_V_data_3_full_n                      |  in |    1|   ap_fifo  |           V_V_data_3           |    pointer   |
|V_V_data_3_write                       | out |    1|   ap_fifo  |           V_V_data_3           |    pointer   |
|F_V_data_0_din                         | out |   32|   ap_fifo  |           F_V_data_0           |    pointer   |
|F_V_data_0_full_n                      |  in |    1|   ap_fifo  |           F_V_data_0           |    pointer   |
|F_V_data_0_write                       | out |    1|   ap_fifo  |           F_V_data_0           |    pointer   |
|F_V_data_1_din                         | out |   32|   ap_fifo  |           F_V_data_1           |    pointer   |
|F_V_data_1_full_n                      |  in |    1|   ap_fifo  |           F_V_data_1           |    pointer   |
|F_V_data_1_write                       | out |    1|   ap_fifo  |           F_V_data_1           |    pointer   |
|F_V_data_2_din                         | out |   32|   ap_fifo  |           F_V_data_2           |    pointer   |
|F_V_data_2_full_n                      |  in |    1|   ap_fifo  |           F_V_data_2           |    pointer   |
|F_V_data_2_write                       | out |    1|   ap_fifo  |           F_V_data_2           |    pointer   |
|F_V_data_3_din                         | out |   32|   ap_fifo  |           F_V_data_3           |    pointer   |
|F_V_data_3_full_n                      |  in |    1|   ap_fifo  |           F_V_data_3           |    pointer   |
|F_V_data_3_write                       | out |    1|   ap_fifo  |           F_V_data_3           |    pointer   |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 2, D = 37, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	42  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	5  / true
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 43 [1/1] (3.00ns)   --->   "%simConfig_rowsToSimu = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V)"   --->   Operation 43 'read' 'simConfig_rowsToSimu' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (3.00ns)   --->   "%simConfig_BLOCK_NUMB = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V)"   --->   Operation 44 'read' 'simConfig_BLOCK_NUMB' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V_out, i27 %simConfig_rowsToSimu)"   --->   Operation 45 'write' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V_out, i27 %simConfig_BLOCK_NUMB)"   --->   Operation 46 'write' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_V = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %simConfig_BLOCK_NUMB, i2 0)" [modules/calc/calc.cpp:40]   --->   Operation 47 'bitconcatenate' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%cast = zext i27 %simConfig_rowsToSimu to i56"   --->   Operation 48 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%cast1 = zext i29 %ret_V to i56" [modules/calc/calc.cpp:40]   --->   Operation 49 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (5.74ns)   --->   "%bound = mul i56 %cast, %cast1" [modules/calc/calc.cpp:40]   --->   Operation 50 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 51 [2/3] (5.74ns)   --->   "%bound = mul i56 %cast, %cast1" [modules/calc/calc.cpp:40]   --->   Operation 51 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/3] (5.74ns)   --->   "%bound = mul i56 %cast, %cast1" [modules/calc/calc.cpp:40]   --->   Operation 84 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.76ns)   --->   "br label %.preheader.i.i" [modules/calc/calc.cpp:36]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.31>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i56 [ 0, %entry ], [ %indvar_flatten_next, %.preheader152.i.i ]"   --->   Operation 86 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (2.85ns)   --->   "%exitcond_flatten = icmp eq i56 %indvar_flatten, %bound" [modules/calc/calc.cpp:40]   --->   Operation 87 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (3.31ns)   --->   "%indvar_flatten_next = add i56 %indvar_flatten, 1"   --->   Operation 88 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %.preheader152.i.i" [modules/calc/calc.cpp:40]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.00>
ST_6 : Operation 90 [1/1] (3.00ns)   --->   "%empty = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @processedData_V_data, float* @processedData_V_data_1, float* @processedData_V_data_2, float* @processedData_V_data_3)" [modules/calc/calc.cpp:5->modules/calc/calc.cpp:43]   --->   Operation 90 'read' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_0_2 = extractvalue { float, float, float, float } %empty, 0" [modules/calc/calc.cpp:5->modules/calc/calc.cpp:43]   --->   Operation 91 'extractvalue' 'tmp_data_0_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_1_2 = extractvalue { float, float, float, float } %empty, 1" [modules/calc/calc.cpp:5->modules/calc/calc.cpp:43]   --->   Operation 92 'extractvalue' 'tmp_data_1_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_data_2_2 = extractvalue { float, float, float, float } %empty, 2" [modules/calc/calc.cpp:5->modules/calc/calc.cpp:43]   --->   Operation 93 'extractvalue' 'tmp_data_2_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_data_3_2 = extractvalue { float, float, float, float } %empty, 3" [modules/calc/calc.cpp:5->modules/calc/calc.cpp:43]   --->   Operation 94 'extractvalue' 'tmp_data_3_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (3.00ns)   --->   "%empty_65 = call { float, i1 } @_ssdm_op_Read.ap_fifo.volatile.floatP.i1P(float* @fixedData_V_data, i1* @fixedData_V_tlast_V)" [modules/calc/calc.cpp:10->modules/calc/calc.cpp:44]   --->   Operation 95 'read' 'empty_65' <Predicate = (!exitcond_flatten)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { float, i1 } %empty_65, 0" [modules/calc/calc.cpp:10->modules/calc/calc.cpp:44]   --->   Operation 96 'extractvalue' 'tmp_data' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.39>
ST_7 : Operation 97 [8/8] (5.39ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 97 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [8/8] (5.39ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 98 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.39>
ST_8 : Operation 99 [7/8] (5.39ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 99 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [7/8] (5.39ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 100 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [8/8] (5.39ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 101 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [8/8] (5.39ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 102 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.39>
ST_9 : Operation 103 [6/8] (5.39ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 103 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [6/8] (5.39ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 104 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [7/8] (5.39ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 105 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [7/8] (5.39ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 106 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.39>
ST_10 : Operation 107 [5/8] (5.39ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 107 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [5/8] (5.39ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 108 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [6/8] (5.39ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 109 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [6/8] (5.39ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 110 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.39>
ST_11 : Operation 111 [4/8] (5.39ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 111 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [4/8] (5.39ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 112 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [5/8] (5.39ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 113 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [5/8] (5.39ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 114 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.39>
ST_12 : Operation 115 [3/8] (5.39ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 115 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [3/8] (5.39ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 116 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [4/8] (5.39ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 117 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [4/8] (5.39ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 118 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.39>
ST_13 : Operation 119 [2/8] (5.39ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 119 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [2/8] (5.39ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 120 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [3/8] (5.39ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 121 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [3/8] (5.39ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 122 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.39>
ST_14 : Operation 123 [1/8] (5.39ns)   --->   "%tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 123 'fsub' 'tmp_data_0_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/8] (5.39ns)   --->   "%tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 124 'fsub' 'tmp_data_1_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [2/8] (5.39ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 125 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [2/8] (5.39ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 126 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 127 [1/8] (5.39ns)   --->   "%tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 127 'fsub' 'tmp_data_2_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [1/8] (5.39ns)   --->   "%tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2" [modules/calc/calc.cpp:16->modules/calc/calc.cpp:45]   --->   Operation 128 'fsub' 'tmp_data_3_3' <Predicate = (!exitcond_flatten)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [4/4] (5.70ns)   --->   "%tmp_60_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 129 'fmul' 'tmp_60_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [4/4] (5.70ns)   --->   "%tmp_60_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 130 'fmul' 'tmp_60_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 131 [3/4] (5.70ns)   --->   "%tmp_60_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 131 'fmul' 'tmp_60_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [3/4] (5.70ns)   --->   "%tmp_60_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 132 'fmul' 'tmp_60_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [4/4] (5.70ns)   --->   "%tmp_60_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 133 'fmul' 'tmp_60_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [4/4] (5.70ns)   --->   "%tmp_60_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 134 'fmul' 'tmp_60_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 135 [2/4] (5.70ns)   --->   "%tmp_60_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 135 'fmul' 'tmp_60_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [2/4] (5.70ns)   --->   "%tmp_60_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 136 'fmul' 'tmp_60_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [3/4] (5.70ns)   --->   "%tmp_60_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 137 'fmul' 'tmp_60_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [3/4] (5.70ns)   --->   "%tmp_60_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 138 'fmul' 'tmp_60_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 139 [1/4] (5.70ns)   --->   "%tmp_60_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 139 'fmul' 'tmp_60_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 140 [1/4] (5.70ns)   --->   "%tmp_60_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 140 'fmul' 'tmp_60_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [2/4] (5.70ns)   --->   "%tmp_60_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 141 'fmul' 'tmp_60_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [2/4] (5.70ns)   --->   "%tmp_60_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 142 'fmul' 'tmp_60_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 143 [4/4] (5.70ns)   --->   "%tmp_61_i_i_i = fmul float %tmp_60_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 143 'fmul' 'tmp_61_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [4/4] (5.70ns)   --->   "%tmp_61_1_i_i_i = fmul float %tmp_60_1_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 144 'fmul' 'tmp_61_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/4] (5.70ns)   --->   "%tmp_60_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 145 'fmul' 'tmp_60_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [1/4] (5.70ns)   --->   "%tmp_60_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 146 'fmul' 'tmp_60_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 147 [3/4] (5.70ns)   --->   "%tmp_61_i_i_i = fmul float %tmp_60_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 147 'fmul' 'tmp_61_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [3/4] (5.70ns)   --->   "%tmp_61_1_i_i_i = fmul float %tmp_60_1_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 148 'fmul' 'tmp_61_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [4/4] (5.70ns)   --->   "%tmp_61_2_i_i_i = fmul float %tmp_60_2_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 149 'fmul' 'tmp_61_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 150 [4/4] (5.70ns)   --->   "%tmp_61_3_i_i_i = fmul float %tmp_60_3_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 150 'fmul' 'tmp_61_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 151 [2/4] (5.70ns)   --->   "%tmp_61_i_i_i = fmul float %tmp_60_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 151 'fmul' 'tmp_61_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 152 [2/4] (5.70ns)   --->   "%tmp_61_1_i_i_i = fmul float %tmp_60_1_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 152 'fmul' 'tmp_61_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [3/4] (5.70ns)   --->   "%tmp_61_2_i_i_i = fmul float %tmp_60_2_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 153 'fmul' 'tmp_61_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [3/4] (5.70ns)   --->   "%tmp_61_3_i_i_i = fmul float %tmp_60_3_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 154 'fmul' 'tmp_61_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 155 [1/4] (5.70ns)   --->   "%tmp_61_i_i_i = fmul float %tmp_60_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 155 'fmul' 'tmp_61_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 156 [1/4] (5.70ns)   --->   "%tmp_61_1_i_i_i = fmul float %tmp_60_1_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 156 'fmul' 'tmp_61_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [2/4] (5.70ns)   --->   "%tmp_61_2_i_i_i = fmul float %tmp_60_2_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 157 'fmul' 'tmp_61_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 158 [2/4] (5.70ns)   --->   "%tmp_61_3_i_i_i = fmul float %tmp_60_3_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 158 'fmul' 'tmp_61_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.88>
ST_23 : Operation 159 [13/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 159 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 160 [13/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 160 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 161 [1/4] (5.70ns)   --->   "%tmp_61_2_i_i_i = fmul float %tmp_60_2_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 161 'fmul' 'tmp_61_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [1/4] (5.70ns)   --->   "%tmp_61_3_i_i_i = fmul float %tmp_60_3_i_i_i, 0xBF847AE140000000" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 162 'fmul' 'tmp_61_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.88>
ST_24 : Operation 163 [12/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 163 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 164 [12/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 164 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 165 [13/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 165 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 166 [13/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 166 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.88>
ST_25 : Operation 167 [11/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 167 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 168 [11/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 168 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 169 [12/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 169 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 170 [12/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 170 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.88>
ST_26 : Operation 171 [10/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 171 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 172 [10/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 172 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 173 [11/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 173 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 174 [11/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 174 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.88>
ST_27 : Operation 175 [9/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 175 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 176 [9/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 176 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 177 [10/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 177 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 178 [10/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 178 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.88>
ST_28 : Operation 179 [8/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 179 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 180 [8/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 180 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 181 [9/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 181 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 182 [9/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 182 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.88>
ST_29 : Operation 183 [7/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 183 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 184 [7/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 184 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 185 [8/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 185 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 186 [8/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 186 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.88>
ST_30 : Operation 187 [6/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 187 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 188 [6/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 188 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 189 [7/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 189 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 190 [7/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 190 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.88>
ST_31 : Operation 191 [5/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 191 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 192 [5/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 192 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 193 [6/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 193 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 194 [6/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 194 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.88>
ST_32 : Operation 195 [4/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 195 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 196 [4/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 196 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 197 [5/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 197 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 198 [5/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 198 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.88>
ST_33 : Operation 199 [3/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 199 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 200 [3/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 200 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 201 [4/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 201 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 202 [4/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 202 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.88>
ST_34 : Operation 203 [2/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 203 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 204 [2/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 204 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 205 [3/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 205 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 206 [3/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 206 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.88>
ST_35 : Operation 207 [1/13] (5.88ns)   --->   "%tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 207 'fexp' 'tmp_62_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 208 [1/13] (5.88ns)   --->   "%tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 208 'fexp' 'tmp_62_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 209 [2/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 209 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 210 [2/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 210 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.88>
ST_36 : Operation 211 [4/4] (5.70ns)   --->   "%tmp_data_0 = fmul float %tmp_62_i_i_i, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 211 'fmul' 'tmp_data_0' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 212 [4/4] (5.70ns)   --->   "%tmp_data_1 = fmul float %tmp_62_1_i_i_i, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 212 'fmul' 'tmp_data_1' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 213 [1/13] (5.88ns)   --->   "%tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 213 'fexp' 'tmp_62_2_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 214 [1/13] (5.88ns)   --->   "%tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 214 'fexp' 'tmp_62_3_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.88> <Core = "FExp">   --->   Core 126 'FExp' <Latency = 12> <II = 1> <Delay = 5.88> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.70>
ST_37 : Operation 215 [3/4] (5.70ns)   --->   "%tmp_data_0 = fmul float %tmp_62_i_i_i, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 215 'fmul' 'tmp_data_0' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 216 [3/4] (5.70ns)   --->   "%tmp_data_1 = fmul float %tmp_62_1_i_i_i, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 216 'fmul' 'tmp_data_1' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 217 [4/4] (5.70ns)   --->   "%tmp_data_2 = fmul float %tmp_62_2_i_i_i, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 217 'fmul' 'tmp_data_2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 218 [4/4] (5.70ns)   --->   "%tmp_data_3 = fmul float %tmp_62_3_i_i_i, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 218 'fmul' 'tmp_data_3' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.70>
ST_38 : Operation 219 [2/4] (5.70ns)   --->   "%tmp_data_0 = fmul float %tmp_62_i_i_i, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 219 'fmul' 'tmp_data_0' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 220 [2/4] (5.70ns)   --->   "%tmp_data_1 = fmul float %tmp_62_1_i_i_i, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 220 'fmul' 'tmp_data_1' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 221 [3/4] (5.70ns)   --->   "%tmp_data_2 = fmul float %tmp_62_2_i_i_i, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 221 'fmul' 'tmp_data_2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 222 [3/4] (5.70ns)   --->   "%tmp_data_3 = fmul float %tmp_62_3_i_i_i, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 222 'fmul' 'tmp_data_3' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.70>
ST_39 : Operation 223 [1/4] (5.70ns)   --->   "%tmp_data_0 = fmul float %tmp_62_i_i_i, %tmp_data_0_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 223 'fmul' 'tmp_data_0' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 224 [1/4] (5.70ns)   --->   "%tmp_data_1 = fmul float %tmp_62_1_i_i_i, %tmp_data_1_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 224 'fmul' 'tmp_data_1' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 225 [2/4] (5.70ns)   --->   "%tmp_data_2 = fmul float %tmp_62_2_i_i_i, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 225 'fmul' 'tmp_data_2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 226 [2/4] (5.70ns)   --->   "%tmp_data_3 = fmul float %tmp_62_3_i_i_i, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 226 'fmul' 'tmp_data_3' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.70>
ST_40 : Operation 227 [1/4] (5.70ns)   --->   "%tmp_data_2 = fmul float %tmp_62_2_i_i_i, %tmp_data_2_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 227 'fmul' 'tmp_data_2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 228 [1/4] (5.70ns)   --->   "%tmp_data_3 = fmul float %tmp_62_3_i_i_i, %tmp_data_3_3" [modules/calc/calc.cpp:24->modules/calc/calc.cpp:46]   --->   Operation 228 'fmul' 'tmp_data_3' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.00>
ST_41 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 25000000, i64 0)"   --->   Operation 229 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_41 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_18_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str557)" [modules/calc/calc.cpp:40]   --->   Operation 230 'specregionbegin' 'tmp_18_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_41 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str355) nounwind" [modules/calc/calc.cpp:42]   --->   Operation 231 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_41 : Operation 232 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @V_V_data_0, float* @V_V_data_1, float* @V_V_data_2, float* @V_V_data_3, float %tmp_data_0_3, float %tmp_data_1_3, float %tmp_data_2_3, float %tmp_data_3_3)" [modules/calc/calc.cpp:18->modules/calc/calc.cpp:45]   --->   Operation 232 'write' <Predicate = (!exitcond_flatten)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_41 : Operation 233 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @F_V_data_0, float* @F_V_data_1, float* @F_V_data_2, float* @F_V_data_3, float %tmp_data_0, float %tmp_data_1, float %tmp_data_2, float %tmp_data_3)" [modules/calc/calc.cpp:26->modules/calc/calc.cpp:46]   --->   Operation 233 'write' <Predicate = (!exitcond_flatten)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_41 : Operation 234 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str557, i32 %tmp_18_i_i)" [modules/calc/calc.cpp:47]   --->   Operation 234 'specregionend' 'empty_66' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_41 : Operation 235 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [modules/calc/calc.cpp:40]   --->   Operation 235 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 42 <SV = 5> <Delay = 0.00>
ST_42 : Operation 236 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 236 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ simConfig_rowsToSimulate_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowsToSimulate_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fixedData_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fixedData_V_tlast_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
simConfig_rowsToSimu (read             ) [ 0010000000000000000000000000000000000000000]
simConfig_BLOCK_NUMB (read             ) [ 0010000000000000000000000000000000000000000]
StgValue_45          (write            ) [ 0000000000000000000000000000000000000000000]
StgValue_46          (write            ) [ 0000000000000000000000000000000000000000000]
ret_V                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
cast                 (zext             ) [ 0001100000000000000000000000000000000000000]
cast1                (zext             ) [ 0001100000000000000000000000000000000000000]
StgValue_52          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_53          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_54          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_55          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_56          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_57          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_58          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_59          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_60          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_61          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_62          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_63          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_64          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_65          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_66          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_67          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_68          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_69          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_70          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_71          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_72          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_73          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_74          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_75          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_76          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_77          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_78          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_79          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_80          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_81          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_82          (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_83          (specinterface    ) [ 0000000000000000000000000000000000000000000]
bound                (mul              ) [ 0000011111111111111111111111111111111111110]
StgValue_85          (br               ) [ 0000111111111111111111111111111111111111110]
indvar_flatten       (phi              ) [ 0000010000000000000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 0000011111111111111111111111111111111111110]
indvar_flatten_next  (add              ) [ 0000111111111111111111111111111111111111110]
StgValue_89          (br               ) [ 0000000000000000000000000000000000000000000]
empty                (read             ) [ 0000000000000000000000000000000000000000000]
tmp_data_0_2         (extractvalue     ) [ 0000011111111110000000000000000000000000000]
tmp_data_1_2         (extractvalue     ) [ 0000011111111110000000000000000000000000000]
tmp_data_2_2         (extractvalue     ) [ 0000011111111111000000000000000000000000000]
tmp_data_3_2         (extractvalue     ) [ 0000011111111111000000000000000000000000000]
empty_65             (read             ) [ 0000000000000000000000000000000000000000000]
tmp_data             (extractvalue     ) [ 0000011111111111000000000000000000000000000]
tmp_data_0_3         (fsub             ) [ 0000011000000001111111111111111111111111110]
tmp_data_1_3         (fsub             ) [ 0000011000000001111111111111111111111111110]
tmp_data_2_3         (fsub             ) [ 0000011000000000111111111111111111111111110]
tmp_data_3_3         (fsub             ) [ 0000011000000000111111111111111111111111110]
tmp_60_i_i_i         (fmul             ) [ 0000011000000000000111100000000000000000000]
tmp_60_1_i_i_i       (fmul             ) [ 0000011000000000000111100000000000000000000]
tmp_60_2_i_i_i       (fmul             ) [ 0000011000000000000011110000000000000000000]
tmp_60_3_i_i_i       (fmul             ) [ 0000011000000000000011110000000000000000000]
tmp_61_i_i_i         (fmul             ) [ 0000011000000000000000011111111111110000000]
tmp_61_1_i_i_i       (fmul             ) [ 0000011000000000000000011111111111110000000]
tmp_61_2_i_i_i       (fmul             ) [ 0000011000000000000000001111111111111000000]
tmp_61_3_i_i_i       (fmul             ) [ 0000011000000000000000001111111111111000000]
tmp_62_i_i_i         (fexp             ) [ 0000011000000000000000000000000000001111000]
tmp_62_1_i_i_i       (fexp             ) [ 0000011000000000000000000000000000001111000]
tmp_62_2_i_i_i       (fexp             ) [ 0000011000000000000000000000000000000111100]
tmp_62_3_i_i_i       (fexp             ) [ 0000011000000000000000000000000000000111100]
tmp_data_0           (fmul             ) [ 0000011000000000000000000000000000000000110]
tmp_data_1           (fmul             ) [ 0000011000000000000000000000000000000000110]
tmp_data_2           (fmul             ) [ 0000010000000000000000000000000000000000010]
tmp_data_3           (fmul             ) [ 0000010000000000000000000000000000000000010]
StgValue_229         (speclooptripcount) [ 0000000000000000000000000000000000000000000]
tmp_18_i_i           (specregionbegin  ) [ 0000000000000000000000000000000000000000000]
StgValue_231         (specpipeline     ) [ 0000000000000000000000000000000000000000000]
StgValue_232         (write            ) [ 0000000000000000000000000000000000000000000]
StgValue_233         (write            ) [ 0000000000000000000000000000000000000000000]
empty_66             (specregionend    ) [ 0000000000000000000000000000000000000000000]
StgValue_235         (br               ) [ 0000111111111111111111111111111111111111110]
StgValue_236         (ret              ) [ 0000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="simConfig_rowsToSimulate_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="simConfig_BLOCK_NUMBERS_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="simConfig_rowsToSimulate_V_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="simConfig_BLOCK_NUMBERS_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="processedData_V_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="processedData_V_data_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="processedData_V_data_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="processedData_V_data_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fixedData_V_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_V_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fixedData_V_tlast_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_V_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="V_V_data_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="V_V_data_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_V_data_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="V_V_data_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="F_V_data_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="F_V_data_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="F_V_data_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="F_V_data_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i27.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str557"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="simConfig_rowsToSimu_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="27" slack="0"/>
<pin id="94" dir="0" index="1" bw="27" slack="0"/>
<pin id="95" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowsToSimu/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="simConfig_BLOCK_NUMB_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="27" slack="0"/>
<pin id="100" dir="0" index="1" bw="27" slack="0"/>
<pin id="101" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_BLOCK_NUMB/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_45_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="27" slack="0"/>
<pin id="107" dir="0" index="2" bw="27" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_46_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="27" slack="0"/>
<pin id="115" dir="0" index="2" bw="27" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_46/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="128" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="0" index="3" bw="32" slack="0"/>
<pin id="125" dir="0" index="4" bw="32" slack="0"/>
<pin id="126" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_65_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="33" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_65/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_232_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="0" index="3" bw="32" slack="0"/>
<pin id="145" dir="0" index="4" bw="32" slack="0"/>
<pin id="146" dir="0" index="5" bw="32" slack="27"/>
<pin id="147" dir="0" index="6" bw="32" slack="27"/>
<pin id="148" dir="0" index="7" bw="32" slack="26"/>
<pin id="149" dir="0" index="8" bw="32" slack="26"/>
<pin id="150" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_232/41 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_233_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="0" index="3" bw="32" slack="0"/>
<pin id="161" dir="0" index="4" bw="32" slack="0"/>
<pin id="162" dir="0" index="5" bw="32" slack="2"/>
<pin id="163" dir="0" index="6" bw="32" slack="2"/>
<pin id="164" dir="0" index="7" bw="32" slack="1"/>
<pin id="165" dir="0" index="8" bw="32" slack="1"/>
<pin id="166" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_233/41 "/>
</bind>
</comp>

<comp id="172" class="1005" name="indvar_flatten_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="56" slack="1"/>
<pin id="174" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="56" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_data_0_3/7 tmp_data_2_3/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_data_1_3/7 tmp_data_3_3/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="32" slack="1"/>
<pin id="194" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_60_i_i_i/15 tmp_60_2_i_i_i/16 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_60_1_i_i_i/15 tmp_60_3_i_i_i/16 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_61_i_i_i/19 tmp_61_2_i_i_i/20 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_61_1_i_i_i/19 tmp_61_3_i_i_i/20 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="22"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_data_0/36 tmp_data_2/37 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="22"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_data_1/36 tmp_data_3/37 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_62_i_i_i/23 tmp_62_2_i_i_i/24 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_62_1_i_i_i/23 tmp_62_3_i_i_i/24 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ret_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="29" slack="0"/>
<pin id="229" dir="0" index="1" bw="27" slack="1"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="27" slack="1"/>
<pin id="236" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="cast1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="29" slack="0"/>
<pin id="239" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="27" slack="0"/>
<pin id="243" dir="0" index="1" bw="29" slack="0"/>
<pin id="244" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="exitcond_flatten_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="56" slack="0"/>
<pin id="249" dir="0" index="1" bw="56" slack="1"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="indvar_flatten_next_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="56" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_data_0_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="128" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_2/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_data_1_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="128" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_2/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_data_2_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="128" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_2/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_data_3_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="128" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_2/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_data_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="33" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/6 "/>
</bind>
</comp>

<comp id="278" class="1005" name="simConfig_rowsToSimu_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="27" slack="1"/>
<pin id="280" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="simConfig_rowsToSimu "/>
</bind>
</comp>

<comp id="283" class="1005" name="simConfig_BLOCK_NUMB_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="27" slack="1"/>
<pin id="285" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB "/>
</bind>
</comp>

<comp id="288" class="1005" name="cast_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="56" slack="1"/>
<pin id="290" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="293" class="1005" name="cast1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="56" slack="1"/>
<pin id="295" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="bound_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="56" slack="1"/>
<pin id="300" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="303" class="1005" name="exitcond_flatten_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="307" class="1005" name="indvar_flatten_next_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="56" slack="0"/>
<pin id="309" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_data_0_2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_data_1_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_data_2_2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2"/>
<pin id="324" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_2_2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_data_3_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2"/>
<pin id="329" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_3_2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_data_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_data_0_3_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_data_1_3_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_data_2_3_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_data_3_3_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_60_i_i_i_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_i_i_i "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_60_1_i_i_i_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_1_i_i_i "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_60_2_i_i_i_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_2_i_i_i "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_60_3_i_i_i_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_3_i_i_i "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_61_i_i_i_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_i_i_i "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_61_1_i_i_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_1_i_i_i "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_61_2_i_i_i_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_2_i_i_i "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_61_3_i_i_i_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_3_i_i_i "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_62_i_i_i_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_i_i_i "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_62_1_i_i_i_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_1_i_i_i "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_62_2_i_i_i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_2_i_i_i "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_62_3_i_i_i_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_3_i_i_i "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_data_0_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2"/>
<pin id="432" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_0 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_data_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="2"/>
<pin id="437" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_1 "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_data_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_data_3_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="92" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="98" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="137"><net_src comp="64" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="151"><net_src comp="88" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="167"><net_src comp="88" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="203"><net_src comp="66" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="221"><net_src comp="68" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="227" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="176" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="176" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="120" pin="5"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="120" pin="5"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="120" pin="5"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="120" pin="5"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="132" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="92" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="286"><net_src comp="98" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="291"><net_src comp="234" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="296"><net_src comp="237" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="301"><net_src comp="241" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="306"><net_src comp="247" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="252" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="315"><net_src comp="258" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="320"><net_src comp="262" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="325"><net_src comp="266" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="330"><net_src comp="270" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="335"><net_src comp="274" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="341"><net_src comp="183" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="140" pin=5"/></net>

<net id="349"><net_src comp="187" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="140" pin=6"/></net>

<net id="357"><net_src comp="183" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="140" pin=7"/></net>

<net id="365"><net_src comp="187" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="369"><net_src comp="362" pin="1"/><net_sink comp="140" pin=8"/></net>

<net id="373"><net_src comp="191" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="378"><net_src comp="195" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="383"><net_src comp="191" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="388"><net_src comp="195" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="393"><net_src comp="199" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="398"><net_src comp="204" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="403"><net_src comp="199" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="408"><net_src comp="204" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="413"><net_src comp="217" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="418"><net_src comp="222" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="423"><net_src comp="217" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="428"><net_src comp="222" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="433"><net_src comp="209" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="156" pin=5"/></net>

<net id="438"><net_src comp="213" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="156" pin=6"/></net>

<net id="443"><net_src comp="209" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="156" pin=7"/></net>

<net id="448"><net_src comp="213" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="156" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: simConfig_rowsToSimulate_V_out | {1 }
	Port: simConfig_BLOCK_NUMBERS_V_out | {1 }
	Port: processedData_V_data | {}
	Port: processedData_V_data_1 | {}
	Port: processedData_V_data_2 | {}
	Port: processedData_V_data_3 | {}
	Port: fixedData_V_data | {}
	Port: fixedData_V_tlast_V | {}
	Port: V_V_data_0 | {41 }
	Port: V_V_data_1 | {41 }
	Port: V_V_data_2 | {41 }
	Port: V_V_data_3 | {41 }
	Port: F_V_data_0 | {41 }
	Port: F_V_data_1 | {41 }
	Port: F_V_data_2 | {41 }
	Port: F_V_data_3 | {41 }
 - Input state : 
	Port: calc : simConfig_rowsToSimulate_V | {1 }
	Port: calc : simConfig_BLOCK_NUMBERS_V | {1 }
	Port: calc : processedData_V_data | {6 }
	Port: calc : processedData_V_data_1 | {6 }
	Port: calc : processedData_V_data_2 | {6 }
	Port: calc : processedData_V_data_3 | {6 }
	Port: calc : fixedData_V_data | {6 }
	Port: calc : fixedData_V_tlast_V | {6 }
	Port: calc : V_V_data_0 | {}
	Port: calc : V_V_data_1 | {}
	Port: calc : V_V_data_2 | {}
	Port: calc : V_V_data_3 | {}
	Port: calc : F_V_data_0 | {}
	Port: calc : F_V_data_1 | {}
	Port: calc : F_V_data_2 | {}
	Port: calc : F_V_data_3 | {}
  - Chain level:
	State 1
	State 2
		cast1 : 1
		bound : 2
	State 3
	State 4
	State 5
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_89 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		empty_66 : 1
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_191           |    3    |   143   |   321   |
|          |            grp_fu_195           |    3    |   143   |   321   |
|   fmul   |            grp_fu_199           |    3    |   143   |   321   |
|          |            grp_fu_204           |    3    |   143   |   321   |
|          |            grp_fu_209           |    3    |   143   |   321   |
|          |            grp_fu_213           |    3    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|
|   fexp   |            grp_fu_217           |    7    |   381   |   936   |
|          |            grp_fu_222           |    7    |   381   |   936   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_183           |    2    |   296   |   438   |
|          |            grp_fu_187           |    2    |   296   |   438   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |            grp_fu_241           |    4    |    96   |    46   |
|----------|---------------------------------|---------|---------|---------|
|    add   |    indvar_flatten_next_fu_252   |    0    |    0    |    63   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |     exitcond_flatten_fu_247     |    0    |    0    |    29   |
|----------|---------------------------------|---------|---------|---------|
|          | simConfig_rowsToSimu_read_fu_92 |    0    |    0    |    0    |
|   read   | simConfig_BLOCK_NUMB_read_fu_98 |    0    |    0    |    0    |
|          |        empty_read_fu_120        |    0    |    0    |    0    |
|          |       empty_65_read_fu_132      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     StgValue_45_write_fu_104    |    0    |    0    |    0    |
|   write  |     StgValue_46_write_fu_112    |    0    |    0    |    0    |
|          |    StgValue_232_write_fu_140    |    0    |    0    |    0    |
|          |    StgValue_233_write_fu_156    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|           ret_V_fu_227          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |           cast_fu_234           |    0    |    0    |    0    |
|          |           cast1_fu_237          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       tmp_data_0_2_fu_258       |    0    |    0    |    0    |
|          |       tmp_data_1_2_fu_262       |    0    |    0    |    0    |
|extractvalue|       tmp_data_2_2_fu_266       |    0    |    0    |    0    |
|          |       tmp_data_3_2_fu_270       |    0    |    0    |    0    |
|          |         tmp_data_fu_274         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    40   |   2308  |   4812  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        bound_reg_298       |   56   |
|        cast1_reg_293       |   56   |
|        cast_reg_288        |   56   |
|  exitcond_flatten_reg_303  |    1   |
| indvar_flatten_next_reg_307|   56   |
|   indvar_flatten_reg_172   |   56   |
|simConfig_BLOCK_NUMB_reg_283|   27   |
|simConfig_rowsToSimu_reg_278|   27   |
|   tmp_60_1_i_i_i_reg_375   |   32   |
|   tmp_60_2_i_i_i_reg_380   |   32   |
|   tmp_60_3_i_i_i_reg_385   |   32   |
|    tmp_60_i_i_i_reg_370    |   32   |
|   tmp_61_1_i_i_i_reg_395   |   32   |
|   tmp_61_2_i_i_i_reg_400   |   32   |
|   tmp_61_3_i_i_i_reg_405   |   32   |
|    tmp_61_i_i_i_reg_390    |   32   |
|   tmp_62_1_i_i_i_reg_415   |   32   |
|   tmp_62_2_i_i_i_reg_420   |   32   |
|   tmp_62_3_i_i_i_reg_425   |   32   |
|    tmp_62_i_i_i_reg_410    |   32   |
|    tmp_data_0_2_reg_312    |   32   |
|    tmp_data_0_3_reg_338    |   32   |
|     tmp_data_0_reg_430     |   32   |
|    tmp_data_1_2_reg_317    |   32   |
|    tmp_data_1_3_reg_346    |   32   |
|     tmp_data_1_reg_435     |   32   |
|    tmp_data_2_2_reg_322    |   32   |
|    tmp_data_2_3_reg_354    |   32   |
|     tmp_data_2_reg_440     |   32   |
|    tmp_data_3_2_reg_327    |   32   |
|    tmp_data_3_3_reg_362    |   32   |
|     tmp_data_3_reg_445     |   32   |
|      tmp_data_reg_332      |   32   |
+----------------------------+--------+
|            Total           |  1135  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_183 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_187 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_191 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_191 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_195 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_195 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_199 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_204 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_209 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_209 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_213 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_213 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_217 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_222 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_241 |  p0  |   2  |  27  |   54   ||    9    |
| grp_fu_241 |  p1  |   2  |  29  |   58   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1008  ||  28.304 ||   144   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  2308  |  4812  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   144  |
|  Register |    -   |    -   |  1135  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   28   |  3443  |  4956  |
+-----------+--------+--------+--------+--------+
