###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx04.ecn.purdue.edu)
#  Generated on:      Wed Mar  2 14:12:18 2016
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.118
+ Phase Shift                 100.000
= Required Time                99.882
- Arrival Time                  6.090
= Slack Time                   93.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.000 |       |   0.000 |   93.792 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |   93.792 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8   | 0.000 | 0.000 |   0.000 |   93.792 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8   | 0.000 | 0.000 |   0.000 |   93.792 | 
     | I0/LD/CTRL/\curr_state_reg[2]              | CLK ^ -> Q v   | DFFSR   | 0.858 | 1.082 |   1.082 |   94.874 | 
     | I0/LD/CTRL/U88                             | A v -> Y ^     | INVX1   | 0.551 | 0.542 |   1.624 |   95.416 | 
     | I0/LD/CTRL/U87                             | A ^ -> Y v     | NOR2X1  | 0.419 | 0.439 |   2.063 |   95.855 | 
     | I0/LD/CTRL/U81                             | B v -> Y ^     | NAND2X1 | 0.304 | 0.280 |   2.343 |   96.135 | 
     | I0/LD/CTRL/U80                             | B ^ -> Y v     | NAND2X1 | 0.591 | 0.456 |   2.799 |   96.591 | 
     | I0/LD/CTRL/U79                             | B v -> Y ^     | NOR2X1  | 0.326 | 0.289 |   3.088 |   96.880 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15              | B ^ -> Y v     | NOR2X1  | 0.550 | 0.419 |   3.506 |   97.298 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18         | C v -> Y ^     | NAND3X1 | 0.197 | 0.246 |   3.753 |   97.545 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17         | A ^ -> Y v     | INVX1   | 0.319 | 0.300 |   4.053 |   97.844 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13         | B v -> Y ^     | NAND2X1 | 0.228 | 0.234 |   4.287 |   98.079 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12         | A ^ -> Y ^     | XNOR2X1 | 0.668 | 0.519 |   4.805 |   98.597 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11         | A ^ -> Y v     | XOR2X1  | 0.284 | 0.395 |   5.201 |   98.992 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U20              | B v -> Y v     | XOR2X1  | 0.317 | 0.361 |   5.561 |   99.353 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U19              | B v -> Y v     | XOR2X1  | 0.144 | 0.237 |   5.798 |   99.590 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U18              | B v -> Y ^     | NAND2X1 | 0.155 | 0.145 |   5.942 |   99.734 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17              | B ^ -> Y v     | NOR2X1  | 0.161 | 0.147 |   6.090 |   99.882 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | D v            | DFFSR   | 0.161 | 0.001 |   6.090 |   99.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.000 |       |   0.000 |  -93.792 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.792 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.792 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.792 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.792 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.559
+ Phase Shift                 100.000
= Required Time                98.441
- Arrival Time                  4.276
= Slack Time                   94.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.166 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.166 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.166 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81                | B v -> Y ^     | AOI22X1  | 0.379 | 0.318 |   2.958 |   97.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | B ^ -> Y v     | AOI21X1  | 0.327 | 0.192 |   3.150 |   97.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.154 | 0.238 |   3.388 |   97.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.065 | 0.735 |   4.124 |   98.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | B ^ -> Y v     | MUX2X1   | 0.388 | 0.152 |   4.275 |   98.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.388 | 0.000 |   4.276 |   98.441 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.166 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.166 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.166 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.166 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.557
+ Phase Shift                 100.000
= Required Time                98.443
- Arrival Time                  4.275
= Slack Time                   94.168
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.168 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.168 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.168 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81                | B v -> Y ^     | AOI22X1  | 0.379 | 0.318 |   2.958 |   97.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | B ^ -> Y v     | AOI21X1  | 0.327 | 0.192 |   3.150 |   97.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.154 | 0.238 |   3.388 |   97.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.065 | 0.735 |   4.124 |   98.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B ^ -> Y v     | MUX2X1   | 0.388 | 0.151 |   4.275 |   98.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.388 | 0.000 |   4.275 |   98.443 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.168 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.168 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.168 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.168 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.519
+ Phase Shift                 100.000
= Required Time                98.481
- Arrival Time                  4.267
= Slack Time                   94.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.214 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.214 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.214 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   95.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81                | B v -> Y ^     | AOI22X1  | 0.379 | 0.318 |   2.958 |   97.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | B ^ -> Y v     | AOI21X1  | 0.327 | 0.192 |   3.150 |   97.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.154 | 0.238 |   3.388 |   97.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.065 | 0.735 |   4.123 |   98.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | B ^ -> Y v     | MUX2X1   | 0.381 | 0.143 |   4.267 |   98.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.381 | 0.000 |   4.267 |   98.481 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.214 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.214 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.214 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.214 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.516
+ Phase Shift                 100.000
= Required Time                98.484
- Arrival Time                  4.268
= Slack Time                   94.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.216 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.216 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.216 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81                | B v -> Y ^     | AOI22X1  | 0.379 | 0.318 |   2.958 |   97.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | B ^ -> Y v     | AOI21X1  | 0.327 | 0.192 |   3.150 |   97.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.154 | 0.238 |   3.388 |   97.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.065 | 0.735 |   4.124 |   98.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | B ^ -> Y v     | MUX2X1   | 0.380 | 0.144 |   4.267 |   98.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.380 | 0.000 |   4.268 |   98.484 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.216 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.216 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.216 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.216 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.522
+ Phase Shift                 100.000
= Required Time                98.478
- Arrival Time                  4.260
= Slack Time                   94.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.218 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.218 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.218 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   95.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81                | B v -> Y ^     | AOI22X1  | 0.379 | 0.318 |   2.958 |   97.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | B ^ -> Y v     | AOI21X1  | 0.327 | 0.192 |   3.150 |   97.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.154 | 0.238 |   3.388 |   97.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.065 | 0.735 |   4.123 |   98.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | B ^ -> Y v     | MUX2X1   | 0.382 | 0.136 |   4.260 |   98.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.382 | 0.000 |   4.260 |   98.478 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.218 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.218 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.218 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.218 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.536
+ Phase Shift                 100.000
= Required Time                98.464
- Arrival Time                  4.246
= Slack Time                   94.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.218 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.218 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.218 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123               | B v -> Y ^     | AOI22X1  | 0.366 | 0.290 |   2.930 |   97.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | B ^ -> Y v     | AOI21X1  | 0.361 | 0.214 |   3.144 |   97.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.141 | 0.226 |   3.370 |   97.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.043 | 0.719 |   4.089 |   98.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210               | B ^ -> Y v     | MUX2X1   | 0.384 | 0.156 |   4.245 |   98.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.384 | 0.001 |   4.246 |   98.464 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.218 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.218 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.218 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.218 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.555
+ Phase Shift                 100.000
= Required Time                98.445
- Arrival Time                  4.226
= Slack Time                   94.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.219 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.219 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.219 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   95.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U106               | B v -> Y ^     | AOI22X1  | 0.364 | 0.255 |   2.895 |   97.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | B ^ -> Y v     | AOI21X1  | 0.313 | 0.176 |   3.071 |   97.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.180 | 0.268 |   3.339 |   97.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.047 | 0.733 |   4.072 |   98.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | MUX2X1   | 0.387 | 0.153 |   4.225 |   98.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.387 | 0.001 |   4.226 |   98.445 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.219 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.219 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.219 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.219 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.511
+ Phase Shift                 100.000
= Required Time                98.489
- Arrival Time                  4.266
= Slack Time                   94.223
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.223 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.223 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.223 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   95.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81                | B v -> Y ^     | AOI22X1  | 0.379 | 0.318 |   2.958 |   97.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | B ^ -> Y v     | AOI21X1  | 0.327 | 0.192 |   3.150 |   97.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.154 | 0.238 |   3.388 |   97.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.065 | 0.735 |   4.123 |   98.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B ^ -> Y v     | MUX2X1   | 0.380 | 0.142 |   4.266 |   98.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.380 | 0.000 |   4.266 |   98.489 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.223 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.223 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.223 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.223 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.513
+ Phase Shift                 100.000
= Required Time                98.487
- Arrival Time                  4.262
= Slack Time                   94.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.225 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.225 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.225 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | B v -> Y ^     | AOI22X1  | 0.373 | 0.310 |   2.950 |   97.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.323 | 0.184 |   3.134 |   97.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.180 | 0.269 |   3.403 |   97.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.021 | 0.709 |   4.112 |   98.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.380 | 0.150 |   4.262 |   98.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.380 | 0.000 |   4.262 |   98.487 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.225 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.225 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.225 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.225 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.501
+ Phase Shift                 100.000
= Required Time                98.499
- Arrival Time                  4.268
= Slack Time                   94.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.232 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.232 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.232 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.134 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | B v -> Y ^     | AOI22X1  | 0.373 | 0.310 |   2.950 |   97.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.323 | 0.184 |   3.134 |   97.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.180 | 0.269 |   3.403 |   97.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.021 | 0.709 |   4.112 |   98.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.378 | 0.156 |   4.267 |   98.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.378 | 0.000 |   4.268 |   98.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.232 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.232 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.232 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.232 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q           (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.210
+ Phase Shift                 100.000
= Required Time                99.790
- Arrival Time                  5.557
= Slack Time                   94.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^          |         | 0.000 |       |   0.000 |   94.233 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |   94.233 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8   | 0.000 | 0.000 |   0.000 |   94.233 | 
     | nclk__L2_I1                             | A v -> Y ^     | INVX8   | 0.000 | 0.000 |   0.000 |   94.233 | 
     | I0/LD/CTRL/\curr_state_reg[2]           | CLK ^ -> Q v   | DFFSR   | 0.858 | 1.082 |   1.082 |   95.315 | 
     | I0/LD/CTRL/U88                          | A v -> Y ^     | INVX1   | 0.551 | 0.542 |   1.624 |   95.857 | 
     | I0/LD/CTRL/U87                          | A ^ -> Y v     | NOR2X1  | 0.419 | 0.439 |   2.063 |   96.297 | 
     | I0/LD/CTRL/U81                          | B v -> Y ^     | NAND2X1 | 0.304 | 0.280 |   2.343 |   96.576 | 
     | I0/LD/CTRL/U80                          | B ^ -> Y v     | NAND2X1 | 0.591 | 0.456 |   2.799 |   97.032 | 
     | I0/LD/CTRL/U79                          | B v -> Y ^     | NOR2X1  | 0.326 | 0.289 |   3.088 |   97.321 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15           | B ^ -> Y v     | NOR2X1  | 0.550 | 0.419 |   3.507 |   97.740 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18      | C v -> Y ^     | NAND3X1 | 0.197 | 0.246 |   3.753 |   97.986 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17      | A ^ -> Y v     | INVX1   | 0.319 | 0.300 |   4.053 |   98.286 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13      | B v -> Y ^     | NAND2X1 | 0.228 | 0.234 |   4.287 |   98.520 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12      | A ^ -> Y ^     | XNOR2X1 | 0.668 | 0.519 |   4.805 |   99.039 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11      | A ^ -> Y v     | XOR2X1  | 0.284 | 0.395 |   5.201 |   99.434 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U20           | B v -> Y ^     | XOR2X1  | 0.356 | 0.354 |   5.555 |   99.788 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | D ^            | DFFSR   | 0.356 | 0.002 |   5.557 |   99.790 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.000 |       |   0.000 |  -94.233 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -94.233 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -94.233 | 
     | nclk__L2_I5                             | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -94.233 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -94.233 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.536
+ Phase Shift                 100.000
= Required Time                98.464
- Arrival Time                  4.224
= Slack Time                   94.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.240 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.240 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.240 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116               | B v -> Y ^     | AOI22X1  | 0.364 | 0.265 |   2.905 |   97.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | B ^ -> Y v     | AOI21X1  | 0.336 | 0.194 |   3.099 |   97.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.168 | 0.253 |   3.352 |   97.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 1.020 | 0.711 |   4.064 |   98.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230               | B ^ -> Y v     | MUX2X1   | 0.384 | 0.159 |   4.223 |   98.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.384 | 0.001 |   4.224 |   98.464 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.240 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.240 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.240 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.240 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.497
+ Phase Shift                 100.000
= Required Time                98.503
- Arrival Time                  4.262
= Slack Time                   94.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.240 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.240 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.240 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   95.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81                | B v -> Y ^     | AOI22X1  | 0.379 | 0.318 |   2.958 |   97.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | B ^ -> Y v     | AOI21X1  | 0.327 | 0.192 |   3.150 |   97.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.154 | 0.238 |   3.388 |   97.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.065 | 0.735 |   4.123 |   98.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.139 |   4.262 |   98.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.377 | 0.000 |   4.262 |   98.503 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.240 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.240 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.240 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.240 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.491
+ Phase Shift                 100.000
= Required Time                98.509
- Arrival Time                  4.267
= Slack Time                   94.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.242 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.242 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.242 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | B v -> Y ^     | AOI22X1  | 0.373 | 0.310 |   2.950 |   97.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.323 | 0.184 |   3.134 |   97.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.180 | 0.269 |   3.403 |   97.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.021 | 0.709 |   4.112 |   98.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.376 | 0.155 |   4.267 |   98.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.376 | 0.000 |   4.267 |   98.509 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.242 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.242 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.242 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.242 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.494
+ Phase Shift                 100.000
= Required Time                98.506
- Arrival Time                  4.259
= Slack Time                   94.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.247 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.247 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.247 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81                | B v -> Y ^     | AOI22X1  | 0.379 | 0.318 |   2.958 |   97.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | B ^ -> Y v     | AOI21X1  | 0.327 | 0.192 |   3.150 |   97.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.154 | 0.238 |   3.388 |   97.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.065 | 0.735 |   4.124 |   98.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.135 |   4.259 |   98.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.377 | 0.000 |   4.259 |   98.506 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.247 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.247 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.247 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.247 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.532
+ Phase Shift                 100.000
= Required Time                98.468
- Arrival Time                  4.214
= Slack Time                   94.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.254 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.254 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.254 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   95.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U106               | B v -> Y ^     | AOI22X1  | 0.364 | 0.255 |   2.895 |   97.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | B ^ -> Y v     | AOI21X1  | 0.313 | 0.176 |   3.071 |   97.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.180 | 0.268 |   3.339 |   97.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.047 | 0.733 |   4.072 |   98.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197               | B ^ -> Y v     | MUX2X1   | 0.383 | 0.142 |   4.214 |   98.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.383 | 0.000 |   4.214 |   98.468 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.254 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.254 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.254 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.254 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.525
+ Phase Shift                 100.000
= Required Time                98.475
- Arrival Time                  4.217
= Slack Time                   94.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.259 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.259 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.259 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   95.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U106               | B v -> Y ^     | AOI22X1  | 0.364 | 0.255 |   2.895 |   97.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | B ^ -> Y v     | AOI21X1  | 0.313 | 0.176 |   3.071 |   97.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.180 | 0.268 |   3.339 |   97.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.047 | 0.733 |   4.072 |   98.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | B ^ -> Y v     | MUX2X1   | 0.382 | 0.144 |   4.216 |   98.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.382 | 0.000 |   4.217 |   98.475 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.259 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.259 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.259 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.259 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.501
+ Phase Shift                 100.000
= Required Time                98.499
- Arrival Time                  4.239
= Slack Time                   94.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.259 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.259 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.259 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123               | B v -> Y ^     | AOI22X1  | 0.366 | 0.290 |   2.930 |   97.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | B ^ -> Y v     | AOI21X1  | 0.361 | 0.214 |   3.144 |   97.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.141 | 0.226 |   3.370 |   97.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.043 | 0.719 |   4.089 |   98.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | B ^ -> Y v     | MUX2X1   | 0.378 | 0.150 |   4.239 |   98.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D v            | DFFPOSX1 | 0.378 | 0.000 |   4.239 |   98.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.259 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.259 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.259 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.259 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.515
+ Phase Shift                 100.000
= Required Time                98.485
- Arrival Time                  4.209
= Slack Time                   94.276
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.276 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.276 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.276 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   95.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U106               | B v -> Y ^     | AOI22X1  | 0.364 | 0.255 |   2.895 |   97.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | B ^ -> Y v     | AOI21X1  | 0.313 | 0.176 |   3.071 |   97.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.180 | 0.268 |   3.339 |   97.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.047 | 0.733 |   4.072 |   98.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | B ^ -> Y v     | MUX2X1   | 0.380 | 0.137 |   4.209 |   98.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.380 | 0.000 |   4.209 |   98.485 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.276 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.276 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.276 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.276 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.487
+ Phase Shift                 100.000
= Required Time                98.513
- Arrival Time                  4.236
= Slack Time                   94.277
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.277 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.277 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.277 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   95.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123               | B v -> Y ^     | AOI22X1  | 0.366 | 0.290 |   2.930 |   97.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | B ^ -> Y v     | AOI21X1  | 0.361 | 0.214 |   3.144 |   97.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.141 | 0.226 |   3.370 |   97.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.043 | 0.719 |   4.089 |   98.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.147 |   4.236 |   98.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D v            | DFFPOSX1 | 0.375 | 0.000 |   4.236 |   98.513 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.277 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.277 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.277 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.277 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.460
+ Phase Shift                 100.000
= Required Time                98.540
- Arrival Time                  4.262
= Slack Time                   94.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.279 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.279 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.279 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | B v -> Y ^     | AOI22X1  | 0.373 | 0.310 |   2.950 |   97.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.323 | 0.184 |   3.134 |   97.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.180 | 0.269 |   3.403 |   97.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.021 | 0.709 |   4.112 |   98.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.370 | 0.150 |   4.261 |   98.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.370 | 0.000 |   4.262 |   98.540 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.279 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.279 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.279 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.279 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.487
+ Phase Shift                 100.000
= Required Time                98.513
- Arrival Time                  4.233
= Slack Time                   94.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.280 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.280 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.280 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | B v -> Y ^     | AOI22X1  | 0.367 | 0.299 |   2.939 |   97.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.357 | 0.211 |   3.151 |   97.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.144 | 0.229 |   3.380 |   97.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.012 | 0.703 |   4.083 |   98.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.150 |   4.233 |   98.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.375 | 0.000 |   4.233 |   98.513 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.280 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.280 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.280 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.280 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.485
+ Phase Shift                 100.000
= Required Time                98.515
- Arrival Time                  4.228
= Slack Time                   94.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.287 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.287 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.287 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123               | B v -> Y ^     | AOI22X1  | 0.366 | 0.290 |   2.930 |   97.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | B ^ -> Y v     | AOI21X1  | 0.361 | 0.214 |   3.144 |   97.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.141 | 0.226 |   3.370 |   97.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.043 | 0.719 |   4.089 |   98.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.139 |   4.228 |   98.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.375 | 0.000 |   4.228 |   98.515 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.287 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.287 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.287 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.287 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.481
+ Phase Shift                 100.000
= Required Time                98.519
- Arrival Time                  4.229
= Slack Time                   94.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.290 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.290 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.290 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123               | B v -> Y ^     | AOI22X1  | 0.366 | 0.290 |   2.930 |   97.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | B ^ -> Y v     | AOI21X1  | 0.361 | 0.214 |   3.144 |   97.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.141 | 0.226 |   3.370 |   97.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.043 | 0.719 |   4.089 |   98.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.374 | 0.140 |   4.229 |   98.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.374 | 0.000 |   4.229 |   98.519 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.290 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.290 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.290 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.290 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.451
+ Phase Shift                 100.000
= Required Time                98.549
- Arrival Time                  4.254
= Slack Time                   94.295
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.295 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.295 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.295 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | B v -> Y ^     | AOI22X1  | 0.373 | 0.310 |   2.950 |   97.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.323 | 0.184 |   3.134 |   97.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.180 | 0.269 |   3.403 |   97.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.021 | 0.709 |   4.112 |   98.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.369 | 0.142 |   4.254 |   98.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.369 | 0.000 |   4.254 |   98.549 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.295 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.295 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.295 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.295 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.495
+ Phase Shift                 100.000
= Required Time                98.505
- Arrival Time                  4.207
= Slack Time                   94.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.298 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.298 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.298 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   95.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U106               | B v -> Y ^     | AOI22X1  | 0.364 | 0.255 |   2.895 |   97.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | B ^ -> Y v     | AOI21X1  | 0.313 | 0.176 |   3.071 |   97.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.180 | 0.268 |   3.339 |   97.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.047 | 0.733 |   4.072 |   98.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.135 |   4.207 |   98.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.377 | 0.000 |   4.207 |   98.505 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.298 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.298 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.298 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.298 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.491
+ Phase Shift                 100.000
= Required Time                98.509
- Arrival Time                  4.205
= Slack Time                   94.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.304 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.304 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.304 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   96.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U106               | B v -> Y ^     | AOI22X1  | 0.364 | 0.255 |   2.895 |   97.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | B ^ -> Y v     | AOI21X1  | 0.313 | 0.176 |   3.071 |   97.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.180 | 0.268 |   3.339 |   97.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.047 | 0.733 |   4.072 |   98.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | B ^ -> Y v     | MUX2X1   | 0.376 | 0.133 |   4.205 |   98.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.376 | 0.000 |   4.205 |   98.509 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.304 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.304 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.304 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.304 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.459
+ Phase Shift                 100.000
= Required Time                98.541
- Arrival Time                  4.229
= Slack Time                   94.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.312 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.312 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.312 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123               | B v -> Y ^     | AOI22X1  | 0.366 | 0.290 |   2.930 |   97.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | B ^ -> Y v     | AOI21X1  | 0.361 | 0.214 |   3.144 |   97.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.141 | 0.226 |   3.370 |   97.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.043 | 0.719 |   4.089 |   98.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | B ^ -> Y v     | MUX2X1   | 0.370 | 0.140 |   4.229 |   98.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.370 | 0.000 |   4.229 |   98.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.312 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.312 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.312 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.312 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.483
+ Phase Shift                 100.000
= Required Time                98.517
- Arrival Time                  4.204
= Slack Time                   94.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.313 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.313 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.313 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116               | B v -> Y ^     | AOI22X1  | 0.364 | 0.265 |   2.905 |   97.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | B ^ -> Y v     | AOI21X1  | 0.336 | 0.194 |   3.099 |   97.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.168 | 0.253 |   3.352 |   97.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 1.020 | 0.711 |   4.064 |   98.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.140 |   4.204 |   98.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.375 | 0.000 |   4.204 |   98.517 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.313 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.313 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.313 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.313 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.484
+ Phase Shift                 100.000
= Required Time                98.516
- Arrival Time                  4.203
= Slack Time                   94.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.313 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.313 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.313 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   96.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U106               | B v -> Y ^     | AOI22X1  | 0.364 | 0.255 |   2.895 |   97.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | B ^ -> Y v     | AOI21X1  | 0.313 | 0.176 |   3.071 |   97.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.180 | 0.268 |   3.339 |   97.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.047 | 0.733 |   4.072 |   98.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.130 |   4.202 |   98.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.375 | 0.000 |   4.203 |   98.516 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.313 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.313 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.313 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.313 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.440
+ Phase Shift                 100.000
= Required Time                98.560
- Arrival Time                  4.246
= Slack Time                   94.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.314 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.314 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.314 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | B v -> Y ^     | AOI22X1  | 0.373 | 0.310 |   2.950 |   97.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.323 | 0.184 |   3.134 |   97.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.180 | 0.269 |   3.403 |   97.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.021 | 0.709 |   4.112 |   98.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.367 | 0.134 |   4.246 |   98.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.367 | 0.000 |   4.246 |   98.560 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.314 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.314 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.314 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.314 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.459
+ Phase Shift                 100.000
= Required Time                98.541
- Arrival Time                  4.226
= Slack Time                   94.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.315 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.315 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.315 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123               | B v -> Y ^     | AOI22X1  | 0.366 | 0.290 |   2.930 |   97.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | B ^ -> Y v     | AOI21X1  | 0.361 | 0.214 |   3.144 |   97.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.141 | 0.226 |   3.370 |   97.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.043 | 0.719 |   4.089 |   98.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | B ^ -> Y v     | MUX2X1   | 0.370 | 0.137 |   4.226 |   98.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D v            | DFFPOSX1 | 0.370 | 0.000 |   4.226 |   98.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.315 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.315 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.315 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.315 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.430
+ Phase Shift                 100.000
= Required Time                98.570
- Arrival Time                  4.254
= Slack Time                   94.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.316 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.316 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.316 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | B v -> Y ^     | AOI22X1  | 0.373 | 0.310 |   2.950 |   97.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.323 | 0.184 |   3.134 |   97.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.180 | 0.269 |   3.403 |   97.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.021 | 0.709 |   4.112 |   98.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.365 | 0.142 |   4.254 |   98.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.365 | 0.000 |   4.254 |   98.570 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.316 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.316 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.316 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.316 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.462
+ Phase Shift                 100.000
= Required Time                98.538
- Arrival Time                  4.221
= Slack Time                   94.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.317 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.317 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.317 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   96.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123               | B v -> Y ^     | AOI22X1  | 0.366 | 0.290 |   2.930 |   97.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | B ^ -> Y v     | AOI21X1  | 0.361 | 0.214 |   3.144 |   97.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.141 | 0.226 |   3.370 |   97.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.043 | 0.719 |   4.089 |   98.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.132 |   4.221 |   98.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.371 | 0.000 |   4.221 |   98.538 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.317 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.317 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.317 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.317 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.428
+ Phase Shift                 100.000
= Required Time                98.572
- Arrival Time                  4.253
= Slack Time                   94.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.319 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.319 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.319 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                | B v -> Y ^     | AOI22X1  | 0.373 | 0.310 |   2.950 |   97.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | B ^ -> Y v     | AOI21X1  | 0.323 | 0.184 |   3.134 |   97.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.180 | 0.269 |   3.403 |   97.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.021 | 0.709 |   4.112 |   98.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.365 | 0.141 |   4.253 |   98.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.365 | 0.000 |   4.253 |   98.572 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.319 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.319 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.319 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.319 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.449
+ Phase Shift                 100.000
= Required Time                98.551
- Arrival Time                  4.228
= Slack Time                   94.323
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.323 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.323 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.323 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | B v -> Y ^     | AOI22X1  | 0.367 | 0.299 |   2.939 |   97.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.357 | 0.211 |   3.151 |   97.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.144 | 0.229 |   3.380 |   97.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.012 | 0.703 |   4.083 |   98.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.369 | 0.145 |   4.228 |   98.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.369 | 0.000 |   4.228 |   98.551 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.323 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.323 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.323 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.323 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Setup                         0.125
+ Phase Shift                 100.000
= Required Time                99.875
- Arrival Time                  5.547
= Slack Time                   94.329
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                           | write_enable v |         | 0.162 |       |   1.116 |   95.445 | 
     | U18                                       | YPAD v -> DI v | PADINC  | 0.033 | 0.132 |   1.248 |   95.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17             | A v -> Y ^     | INVX1   | 0.357 | 0.261 |   1.509 |   95.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16             | B ^ -> Y v     | NOR2X1  | 0.671 | 0.577 |   2.087 |   96.415 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2   | 0.783 | 0.780 |   2.867 |   97.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18        | C v -> Y ^     | NAND3X1 | 0.205 | 0.327 |   3.195 |   97.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17        | A ^ -> Y v     | INVX1   | 0.268 | 0.260 |   3.454 |   97.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13        | B v -> Y ^     | NAND2X1 | 0.236 | 0.224 |   3.678 |   98.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12        | A ^ -> Y ^     | XNOR2X1 | 0.721 | 0.553 |   4.231 |   98.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11        | A ^ -> Y v     | XOR2X1  | 0.261 | 0.384 |   4.615 |   98.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U21             | B v -> Y ^     | XOR2X1  | 0.378 | 0.366 |   4.982 |   99.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U20             | B ^ -> Y v     | XOR2X1  | 0.151 | 0.251 |   5.233 |   99.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U19             | B v -> Y ^     | NAND2X1 | 0.146 | 0.140 |   5.372 |   99.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U18             | B ^ -> Y v     | NOR2X1  | 0.193 | 0.174 |   5.546 |   99.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | D v            | DFFSR   | 0.193 | 0.001 |   5.547 |   99.875 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |  -94.329 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -94.329 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -94.329 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -94.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -94.329 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.442
+ Phase Shift                 100.000
= Required Time                98.558
- Arrival Time                  4.217
= Slack Time                   94.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.340 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.340 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.340 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | B v -> Y ^     | AOI22X1  | 0.367 | 0.299 |   2.939 |   97.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.357 | 0.211 |   3.151 |   97.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.144 | 0.229 |   3.380 |   97.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.012 | 0.703 |   4.083 |   98.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.368 | 0.134 |   4.217 |   98.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.368 | 0.000 |   4.217 |   98.558 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.340 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.340 | 

     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.340 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.340 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.461
+ Phase Shift                 100.000
= Required Time                98.539
- Arrival Time                  4.199
= Slack Time                   94.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.340 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.340 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.340 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.697 |   96.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U106               | B v -> Y ^     | AOI22X1  | 0.364 | 0.255 |   2.895 |   97.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | B ^ -> Y v     | AOI21X1  | 0.313 | 0.176 |   3.071 |   97.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.180 | 0.268 |   3.339 |   97.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.047 | 0.733 |   4.072 |   98.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.127 |   4.199 |   98.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.371 | 0.000 |   4.199 |   98.539 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.340 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.340 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.340 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.340 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.454
+ Phase Shift                 100.000
= Required Time                98.546
- Arrival Time                  4.205
= Slack Time                   94.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.341 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.341 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.341 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116               | B v -> Y ^     | AOI22X1  | 0.364 | 0.265 |   2.905 |   97.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | B ^ -> Y v     | AOI21X1  | 0.336 | 0.194 |   3.099 |   97.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.168 | 0.253 |   3.352 |   97.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 1.020 | 0.711 |   4.064 |   98.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144               | B ^ -> Y v     | MUX2X1   | 0.370 | 0.141 |   4.205 |   98.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.370 | 0.000 |   4.205 |   98.546 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.340 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.340 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.340 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.340 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.454
+ Phase Shift                 100.000
= Required Time                98.546
- Arrival Time                  4.205
= Slack Time                   94.341
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.341 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.341 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.341 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                | B v -> Y ^     | AOI22X1  | 0.378 | 0.317 |   2.956 |   97.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | B ^ -> Y v     | AOI21X1  | 0.314 | 0.180 |   3.136 |   97.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.140 | 0.230 |   3.366 |   97.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.990 | 0.687 |   4.053 |   98.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.370 | 0.151 |   4.204 |   98.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.370 | 0.000 |   4.205 |   98.546 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.341 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.341 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.341 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.341 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.436
+ Phase Shift                 100.000
= Required Time                98.564
- Arrival Time                  4.219
= Slack Time                   94.345
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.345 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.345 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.345 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | B v -> Y ^     | AOI22X1  | 0.367 | 0.299 |   2.939 |   97.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.357 | 0.211 |   3.151 |   97.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.144 | 0.229 |   3.380 |   97.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.012 | 0.703 |   4.083 |   98.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.366 | 0.136 |   4.219 |   98.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.366 | 0.000 |   4.219 |   98.564 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.345 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.345 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.345 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.345 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.448
+ Phase Shift                 100.000
= Required Time                98.552
- Arrival Time                  4.205
= Slack Time                   94.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.347 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.347 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.347 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116               | B v -> Y ^     | AOI22X1  | 0.364 | 0.265 |   2.905 |   97.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | B ^ -> Y v     | AOI21X1  | 0.336 | 0.194 |   3.099 |   97.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.168 | 0.253 |   3.352 |   97.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 1.020 | 0.711 |   4.064 |   98.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212               | B ^ -> Y v     | MUX2X1   | 0.368 | 0.141 |   4.205 |   98.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.368 | 0.000 |   4.205 |   98.552 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.347 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.347 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.347 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.347 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.451
+ Phase Shift                 100.000
= Required Time                98.549
- Arrival Time                  4.200
= Slack Time                   94.349
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.349 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.349 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.349 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116               | B v -> Y ^     | AOI22X1  | 0.364 | 0.265 |   2.905 |   97.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | B ^ -> Y v     | AOI21X1  | 0.336 | 0.194 |   3.099 |   97.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.168 | 0.253 |   3.352 |   97.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 1.020 | 0.711 |   4.064 |   98.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B ^ -> Y v     | MUX2X1   | 0.369 | 0.136 |   4.199 |   98.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.369 | 0.000 |   4.200 |   98.549 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.349 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.349 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.349 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.349 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.443
+ Phase Shift                 100.000
= Required Time                98.557
- Arrival Time                  4.203
= Slack Time                   94.354
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.354 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.354 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.354 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116               | B v -> Y ^     | AOI22X1  | 0.364 | 0.265 |   2.905 |   97.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | B ^ -> Y v     | AOI21X1  | 0.336 | 0.194 |   3.099 |   97.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.168 | 0.253 |   3.352 |   97.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 1.020 | 0.711 |   4.064 |   98.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178               | B ^ -> Y v     | MUX2X1   | 0.368 | 0.139 |   4.203 |   98.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.368 | 0.000 |   4.203 |   98.557 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.354 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.354 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.354 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.354 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.449
+ Phase Shift                 100.000
= Required Time                98.551
- Arrival Time                  4.197
= Slack Time                   94.354
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.354 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.354 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.354 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116               | B v -> Y ^     | AOI22X1  | 0.364 | 0.265 |   2.905 |   97.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | B ^ -> Y v     | AOI21X1  | 0.336 | 0.194 |   3.099 |   97.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.168 | 0.253 |   3.352 |   97.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 1.020 | 0.711 |   4.064 |   98.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195               | B ^ -> Y v     | MUX2X1   | 0.369 | 0.133 |   4.197 |   98.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.369 | 0.000 |   4.197 |   98.551 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.354 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.354 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.354 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.354 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.430
+ Phase Shift                 100.000
= Required Time                98.570
- Arrival Time                  4.214
= Slack Time                   94.356
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.356 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.356 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.356 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   96.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | B v -> Y ^     | AOI22X1  | 0.367 | 0.299 |   2.939 |   97.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.357 | 0.211 |   3.151 |   97.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.144 | 0.229 |   3.380 |   97.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.012 | 0.703 |   4.083 |   98.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.365 | 0.131 |   4.213 |   98.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.365 | 0.000 |   4.214 |   98.570 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.356 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.356 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.356 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.356 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.409
+ Phase Shift                 100.000
= Required Time                98.591
- Arrival Time                  4.217
= Slack Time                   94.373
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   94.373 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   94.373 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   94.373 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   94.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.765 | 0.902 |   0.902 |   95.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | A ^ -> Y v     | NOR2X1   | 0.798 | 0.796 |   1.698 |   96.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n175      | A v -> Y v     | BUFX2    | 1.027 | 0.942 |   2.640 |   97.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | B v -> Y ^     | AOI22X1  | 0.367 | 0.299 |   2.939 |   97.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.357 | 0.211 |   3.151 |   97.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.144 | 0.229 |   3.380 |   97.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.012 | 0.703 |   4.083 |   98.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.362 | 0.135 |   4.217 |   98.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.362 | 0.000 |   4.217 |   98.591 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.373 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.373 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.373 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.373 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.472
+ Phase Shift                 100.000
= Required Time                98.528
- Arrival Time                  4.153
= Slack Time                   94.375
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |  -0.000 |   94.375 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |  -0.000 |   94.375 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |  -0.000 |   94.375 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |  -0.000 |   94.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.764 | 1.009 |   1.009 |   95.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.641 | 0.614 |   1.622 |   95.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.253 | 0.299 |   1.921 |   96.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX4    | 0.687 | 0.667 |   2.588 |   96.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.291 | 0.284 |   2.872 |   97.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.329 | 0.147 |   3.018 |   97.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.194 | 0.281 |   3.300 |   97.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.997 | 0.701 |   4.001 |   98.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165               | B ^ -> Y v     | MUX2X1   | 0.373 | 0.152 |   4.153 |   98.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.373 | 0.001 |   4.153 |   98.528 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -94.375 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -94.375 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.375 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |  -94.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -94.375 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

