
---------- Begin Simulation Statistics ----------
final_tick                               2553609132219                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56214                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382948                       # Number of bytes of host memory used
host_op_rate                                    63281                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                102827.59                       # Real time elapsed on the host
host_tick_rate                               15696767                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5780358996                       # Number of instructions simulated
sim_ops                                    6507002255                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.614061                       # Number of seconds simulated
sim_ticks                                1614060798549                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   284                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5914416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11828828                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     92.040327                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       249103164                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    270645675                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3625073                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    550135330                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     19095239                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19096634                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1395                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       640881565                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        23617735                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           83                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1000530582                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        921531984                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3624114                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          619195997                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     242693536                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     41961415                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     50576920                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3780358995                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4255989319                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3862492708                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.101876                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.185686                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2503893141     64.83%     64.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    568236639     14.71%     79.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    300827625      7.79%     87.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     75820940      1.96%     89.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     60317458      1.56%     90.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27045854      0.70%     91.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     45015385      1.17%     92.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     38642130      1.00%     93.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    242693536      6.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3862492708                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     23466711                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3918784713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             952546237                       # Number of loads committed
system.switch_cpus.commit.membars            46623010                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2510051702     58.98%     58.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    237771086      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      4662144      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    952546237     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    550958150     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4255989319                       # Class of committed instruction
system.switch_cpus.commit.refs             1503504387                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          72128332                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3780358995                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4255989319                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.023884                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.023884                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3092513959                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           966                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    241607605                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4368445544                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        166329241                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         390791307                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3680022                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4982                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     217333785                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           640881565                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         356624062                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3509673213                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        119361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3939731869                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         7361962                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.165575                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    357294078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    291816138                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.017848                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   3870648315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.146131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.532576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3023076817     78.10%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        146144289      3.78%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         60783806      1.57%     83.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         74896355      1.93%     85.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         80208373      2.07%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         53860664      1.39%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         42723339      1.10%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         14244737      0.37%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        374709935      9.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3870648315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3802736                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        621458626                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.120023                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1570674829                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          551911006                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       601652485                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     966112047                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     42108254                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       623357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    553429539                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4306446469                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1018763823                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      8025894                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4335214753                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       25677100                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     149524768                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3680022                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     183391783                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       378108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     59655606                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1548                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        79085                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     57128154                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     13565808                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2471389                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        79085                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       231522                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3571214                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3790922745                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4270600123                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676092                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2563013364                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.103329                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4272237457                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       5575973976                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3249271538                       # number of integer regfile writes
system.switch_cpus.ipc                       0.976673                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.976673                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           22      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2526882616     58.18%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    237807606      5.48%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       4662144      0.11%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1021813434     23.53%     87.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    552074822     12.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4343240647                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            71587293                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016482                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6912433      9.66%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       43331969     60.53%     70.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      21342891     29.81%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4288167056                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  12382362672                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4198466360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4284640005                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4264338214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4343240647                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     42108255                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     50457145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       108168                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       146840                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     42438908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3870648315                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.122096                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.819578                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2230343979     57.62%     57.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    672240081     17.37%     74.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    315143731      8.14%     83.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    194004954      5.01%     88.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    168698842      4.36%     92.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    107576647      2.78%     95.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     79406352      2.05%     97.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     56288305      1.45%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     46945424      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3870648315                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.122096                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      126660862                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    246462398                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     72133763                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     72342694                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    116519713                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     36127182                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    966112047                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    553429539                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4526111526                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      167844524                       # number of misc regfile writes
system.switch_cpus.numCycles               3870649397                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1148753550                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4255549359                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      490233926                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        248361560                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       80513700                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        677805                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6826971789                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4334797618                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4345994372                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         512373460                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       88195067                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3680022                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     756681653                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         90445009                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   5587241749                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1200798069                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     51580262                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1317940838                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     42253948                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     48169924                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           7926361719                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8621288385                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         48086054                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        24047726                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8726788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           43                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17453576                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             43                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5522544                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3422134                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2492278                       # Transaction distribution
system.membus.trans_dist::ReadExReq            391872                       # Transaction distribution
system.membus.trans_dist::ReadExResp           391872                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5522544                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8907515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      8835729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17743244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17743244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    597766656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    597311744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1195078400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1195078400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5914416                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5914416    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5914416                       # Request fanout histogram
system.membus.reqLayer0.occupancy         22332087573                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         22458712224                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        55402660187                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2553609132219                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8334916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6879153                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7762051                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           391872                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          391872                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8334877                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26180247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26180364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1559522304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1559532288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5914455                       # Total snoops (count)
system.tol2bus.snoopTraffic                 438033152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14641243                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000003                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001811                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14641195    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     48      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14641243                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13044513936                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18195271665                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    380051584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         380054016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    217712640                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      217712640                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2969153                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2969172                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1700880                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1700880                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    235462991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            235464498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     134885030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           134885030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     134885030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    235462991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           370349529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3401760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5931159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000154571862                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       189788                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       189788                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           10996236                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3215466                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2969172                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1700880                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5938344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3401760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  7147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1138665                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           611046                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           100544                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           461542                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           679522                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           188196                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           105100                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            86708                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           122940                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            71902                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           76072                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          129000                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          109468                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          357788                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          627034                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1065670                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           573635                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           483178                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           379380                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           573662                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           139624                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              568                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           18212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           92196                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          570646                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          570642                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 81749791602                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               29655985000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           192959735352                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    13783.02                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               32533.02                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4717021                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2970936                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                79.53                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.34                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5938344                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3401760                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2956655                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2957051                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   8951                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   8537                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                180190                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                180350                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                190254                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                191565                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                191100                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                190028                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                190187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                189950                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                189806                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                189806                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                189790                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                189793                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                189802                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                189804                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                189793                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                189788                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                189788                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                189788                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   163                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1644980                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   363.108901                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   262.103297                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   307.550935                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        16273      0.99%      0.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       767141     46.64%     47.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       226211     13.75%     61.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       186823     11.36%     72.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        94311      5.73%     78.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        69377      4.22%     82.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        57544      3.50%     86.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        56600      3.44%     89.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       170700     10.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1644980                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       189788                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     31.251686                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    30.429178                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     7.380620                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1559      0.82%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23        20255     10.67%     11.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        40222     21.19%     32.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        38553     20.31%     53.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        38199     20.13%     73.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        23806     12.54%     85.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         9317      4.91%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        11954      6.30%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         4162      2.19%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1071      0.56%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          580      0.31%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          107      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       189788                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       189788                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.923910                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.916872                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.491558                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            9439      4.97%      4.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             160      0.08%      5.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          177811     93.69%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             161      0.08%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2216      1.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       189788                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             379596608                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 457408                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              217711552                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              380054016                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           217712640                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      235.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      134.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   235.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   134.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.89                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.84                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1614059613852                       # Total gap between requests
system.mem_ctrls0.avgGap                    345619.20                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    379594176                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    217711552                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1506.758606730494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 235179601.872027128935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 134884356.398295015097                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5938306                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3401760                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1740646                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 192957994706                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 37404125748683                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     45806.47                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     32493.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  10995521.66                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   82.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5096889000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2709056955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        18277500360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6536818080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    127412413440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    511889947800                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    188733754560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      860656380195                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       533.224263                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 485717867625                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  53896960000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1074445970924                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6648289620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3533642145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        24071246220                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       11220280380                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    127412413440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    623403565050                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     94827919200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      891117356055                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       552.096524                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 240595238982                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  53896960000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1319568599567                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    376988672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         376991232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    220320512                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      220320512                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2945224                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2945244                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1721254                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1721254                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    233565348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            233566934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     136500752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           136500752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     136500752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    233565348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           370067686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3442508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5890106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000101802540                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       191766                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       191766                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           10952922                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3252897                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2945244                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1721254                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5890488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3442508                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   342                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1090810                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           594922                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           109270                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           475416                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           669370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           221956                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           104714                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            81020                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            80442                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           118938                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           65254                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           88024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          108322                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          323260                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          654032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1104396                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           582735                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           491698                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           391500                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           582762                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           145696                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              568                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           81954                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          582784                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          582784                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.16                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 78951885954                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               29450730000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           189392123454                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    13404.06                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               32154.06                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4729559                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3023379                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                80.30                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.82                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5890488                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3442508                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2940419                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2940443                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   4656                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   4623                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                182459                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                182473                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                193218                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                195032                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                193654                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                191958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                192681                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                192569                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                192123                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                192127                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                191781                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                191772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                191776                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                191779                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                191775                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                191769                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                191766                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                191766                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1579688                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   378.104962                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   273.133704                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   313.906650                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        10322      0.65%      0.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       706254     44.71%     45.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       218226     13.81%     59.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       186460     11.80%     70.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        86385      5.47%     76.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        79008      5.00%     81.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        56806      3.60%     85.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        56858      3.60%     88.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       179369     11.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1579688                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       191766                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.715174                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.616723                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.523646                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15            7      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         8323      4.34%      4.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23        21313     11.11%     15.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        45107     23.52%     38.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        41921     21.86%     60.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        20336     10.60%     71.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        21134     11.02%     82.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        16218      8.46%     90.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         8995      4.69%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2780      1.45%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         3353      1.75%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1725      0.90%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          478      0.25%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           41      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           35      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       191766                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       191766                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.951467                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.943223                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.537244                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            9296      4.85%      4.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              11      0.01%      4.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          177811     92.72%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               7      0.00%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4634      2.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       191766                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             376969344                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  21888                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              220318784                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              376991232                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           220320512                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      233.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      136.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   233.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   136.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.89                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.82                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1614060251862                       # Total gap between requests
system.mem_ctrls1.avgGap                    345882.56                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    376966784                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    220318784                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1586.061691295257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 233551787.106708496809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 136499680.927794694901                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      5890448                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3442508                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1651402                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 189390472052                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 37383436436779                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     41285.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     32152.13                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  10859360.80                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   83.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          4827661020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2565958890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        18154649520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6515029800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    127412413440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    508364899080                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    191702531520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      859543143270                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       532.534551                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 493360758674                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  53896960000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1066803079875                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6451318440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3428957070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        23900992920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       11454721020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    127412413440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    628474070160                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     90558014400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      891680487450                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       552.445415                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 229611068589                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  53896960000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1330552769960                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2812372                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2812372                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2812372                       # number of overall hits
system.l2.overall_hits::total                 2812372                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      5914377                       # number of demand (read+write) misses
system.l2.demand_misses::total                5914416                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      5914377                       # number of overall misses
system.l2.overall_misses::total               5914416                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3718389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 490839010656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     490842729045                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3718389                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 490839010656                       # number of overall miss cycles
system.l2.overall_miss_latency::total    490842729045                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8726749                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8726788                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8726749                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8726788                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.677730                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.677731                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.677730                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.677731                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 95343.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82990.822306                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82990.903759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 95343.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82990.822306                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82990.903759                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3422134                       # number of writebacks
system.l2.writebacks::total                   3422134                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      5914377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5914416                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5914377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5914416                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3385548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 440339742007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 440343127555                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3385548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 440339742007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 440343127555                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.677730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.677731                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.677730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.677731                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 86808.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74452.430409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74452.511889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 86808.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74452.430409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74452.511889                       # average overall mshr miss latency
system.l2.replacements                        5914455                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3457019                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3457019                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3457019                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3457019                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data       391872                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              391872                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  31045281372                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31045281372                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       391872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            391872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79223.015097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79223.015097                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       391872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         391872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  27708369094                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27708369094                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70707.703265                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70707.703265                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3718389                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3718389                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 95343.307692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95343.307692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3385548                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3385548                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 86808.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86808.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2812372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2812372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5522505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5522505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 459793729284                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 459793729284                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8334877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8334877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.662578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.662578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83258.182525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83258.182525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5522505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5522505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 412631372913                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 412631372913                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.662578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.662578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74718.152888                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74718.152888                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    18346721                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5915479                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.101477                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.004079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        76.156996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.003876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   947.835048                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.074372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.925620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           92                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 285171591                       # Number of tag accesses
system.l2.tags.data_accesses                285171591                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939548333670                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1614060798549                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    356624002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2358723785                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099783                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    356624002                       # number of overall hits
system.cpu.icache.overall_hits::total      2358723785                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          793                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total           852                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5421834                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5421834                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5421834                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5421834                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    356624061                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2358724637                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    356624061                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2358724637                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 91895.491525                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6363.654930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 91895.491525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6363.654930                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          208                       # number of writebacks
system.cpu.icache.writebacks::total               208                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3767595                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3767595                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3767595                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3767595                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        96605                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        96605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        96605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        96605                       # average overall mshr miss latency
system.cpu.icache.replacements                    208                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    356624002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2358723785                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           852                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5421834                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5421834                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    356624061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2358724637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 91895.491525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6363.654930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3767595                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3767595                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        96605                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        96605                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.846275                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2358724617                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2835005.549279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.252222                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.594053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960340                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       91990261675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      91990261675                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721694336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1340030718                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2061725054                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721694336                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1340030718                       # number of overall hits
system.cpu.dcache.overall_hits::total      2061725054                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7511651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     34356154                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       41867805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7511651                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     34356154                       # number of overall misses
system.cpu.dcache.overall_misses::total      41867805                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2374430612319                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2374430612319                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2374430612319                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2374430612319                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729205987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1374386872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2103592859                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729205987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1374386872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2103592859                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024997                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019903                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024997                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019903                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69112.235680                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56712.564996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69112.235680                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56712.564996                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          409                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     63902307                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          378132                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    81.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   168.994708                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8559666                       # number of writebacks
system.cpu.dcache.writebacks::total           8559666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     25629689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     25629689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     25629689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     25629689                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8726465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8726465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8726465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8726465                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 526363440816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 526363440816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 526363440816                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 526363440816                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006349                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004148                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006349                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004148                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60318.060156                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60318.060156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60318.060156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60318.060156                       # average overall mshr miss latency
system.cpu.dcache.replacements               16238282                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442202521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    830895130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1273097651                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3796395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     33948364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      37744759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2341415173998                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2341415173998                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    445998916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    864843494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1310842410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.039254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68969.897165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62032.855316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     25222751                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     25222751                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8725613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8725613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 526292608779                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 526292608779                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60315.832112                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60315.832112                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279491815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    509135588                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      788627403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       407790                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4123046                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  33015438321                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  33015438321                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283207071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    509543378                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    792750449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80961.863511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8007.535769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       406938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       406938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          852                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          852                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     70832037                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     70832037                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83136.193662                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83136.193662                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20099644                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     41961422                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     62061066                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          568                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          706                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     48793587                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     48793587                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20099782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     41961990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     62061772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 85904.202465                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69112.729462                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          284                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          284                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          284                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          284                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     20675277                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     20675277                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 72800.271127                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72800.271127                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20099782                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     41961131                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     62060913                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20099782                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     41961131                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     62060913                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2553609132219                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999462                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2202085571                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16238538                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.608610                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   125.794680                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   130.204782                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.491385                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.508612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       71303135946                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      71303135946                       # Number of data accesses

---------- End Simulation Statistics   ----------
