$date
	Thu Oct 19 16:26:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module compl1_tb $end
$var wire 4 ! Out [3:0] $end
$var reg 4 " Inp [3:0] $end
$var reg 1 # cpl $end
$var integer 32 $ i [31:0] $end
$scope module cpl1 $end
$var wire 4 % Inp [3:0] $end
$var wire 1 # cpl $end
$var wire 4 & oscuro [3:0] $end
$var wire 4 ' Out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1111 &
b0 %
bx $
0#
b0 "
b0 !
$end
#500
b1111 !
b1111 '
1#
b1 $
#1000
b1110 &
b1 !
b1 '
b1 "
b1 %
0#
b10 $
#1500
b1110 !
b1110 '
1#
b11 $
#2000
b1101 &
b10 !
b10 '
b10 "
b10 %
0#
b100 $
#2500
b1101 !
b1101 '
1#
b101 $
#3000
b1100 &
b11 !
b11 '
b11 "
b11 %
0#
b110 $
#3500
b1100 !
b1100 '
1#
b111 $
#4000
b1011 &
b100 !
b100 '
b100 "
b100 %
0#
b1000 $
#4500
b1011 !
b1011 '
1#
b1001 $
#5000
b1010 &
b101 !
b101 '
b101 "
b101 %
0#
b1010 $
#5500
b1010 !
b1010 '
1#
b1011 $
#6000
b1001 &
b110 !
b110 '
b110 "
b110 %
0#
b1100 $
#6500
b1001 !
b1001 '
1#
b1101 $
#7000
b1000 &
b111 !
b111 '
b111 "
b111 %
0#
b1110 $
#7500
b1000 !
b1000 '
1#
b1111 $
#8000
b111 &
b1000 "
b1000 %
0#
b10000 $
#8500
b111 !
b111 '
1#
b10001 $
#9000
b110 &
b1001 !
b1001 '
b1001 "
b1001 %
0#
b10010 $
#9500
b110 !
b110 '
1#
b10011 $
#10000
b101 &
b1010 !
b1010 '
b1010 "
b1010 %
0#
b10100 $
#10500
b101 !
b101 '
1#
b10101 $
#11000
b100 &
b1011 !
b1011 '
b1011 "
b1011 %
0#
b10110 $
#11500
b100 !
b100 '
1#
b10111 $
#12000
b11 &
b1100 !
b1100 '
b1100 "
b1100 %
0#
b11000 $
#12500
b11 !
b11 '
1#
b11001 $
#13000
b10 &
b1101 !
b1101 '
b1101 "
b1101 %
0#
b11010 $
#13500
b10 !
b10 '
1#
b11011 $
#14000
b1 &
b1110 !
b1110 '
b1110 "
b1110 %
0#
b11100 $
#14500
b1 !
b1 '
1#
b11101 $
#15000
b0 &
b1111 !
b1111 '
b1111 "
b1111 %
0#
b11110 $
#15500
b0 !
b0 '
1#
b11111 $
#16000
b100000 $
