{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 28 16:28:41 2018 " "Info: Processing started: Fri Dec 28 16:28:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bike -c bike --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bike -c bike --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin50.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenpin50.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin50 " "Info: Found entity 1: fenpin50" {  } { { "fenpin50.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin50.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin1000.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenpin1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin1000 " "Info: Found entity 1: fenpin1000" {  } { { "fenpin1000.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenpin1000.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenwei.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenwei.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenwei " "Info: Found entity 1: fenwei" {  } { { "fenwei.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 shake " "Info: Found entity 1: shake" {  } { { "shake.v" "" { Text "D:/EDA/NEW/备份2/bike - step/shake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode " "Info: Found entity 1: ecode" {  } { { "ecode.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecode1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ecode1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode1 " "Info: Found entity 1: ecode1" {  } { { "ecode1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xianshi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file xianshi.v" { { "Info" "ISGN_ENTITY_NAME" "1 xianshi " "Info: Found entity 1: xianshi" {  } { { "xianshi.v" "" { Text "D:/EDA/NEW/备份2/bike - step/xianshi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "num packed ctrl.v(4) " "Warning (10227): Verilog HDL Port Declaration warning at ctrl.v(4): data type declaration for \"num\" declares packed dimensions but the port declaration declaration does not" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "num ctrl.v(6) " "Info (10151): Verilog HDL Declaration information at ctrl.v(6): \"num\" is declared here" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 6 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "speed packed ctrl.v(4) " "Warning (10227): Verilog HDL Port Declaration warning at ctrl.v(4): data type declaration for \"speed\" declares packed dimensions but the port declaration declaration does not" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "speed ctrl.v(7) " "Info (10151): Verilog HDL Declaration information at ctrl.v(7): \"speed\" is declared here" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 7 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Info: Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenwei1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenwei1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenwei1 " "Info: Found entity 1: fenwei1" {  } { { "fenwei1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/fenwei1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/EDA/NEW/备份2/bike - step/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DC_Motor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DC_Motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_Motor " "Info: Found entity 1: DC_Motor" {  } { { "DC_Motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/DC_Motor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DC_state.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DC_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_state " "Info: Found entity 1: DC_state" {  } { { "DC_state.v" "" { Text "D:/EDA/NEW/备份2/bike - step/DC_state.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gear.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gear.v" { { "Info" "ISGN_ENTITY_NAME" "1 gear " "Info: Found entity 1: gear" {  } { { "gear.v" "" { Text "D:/EDA/NEW/备份2/bike - step/gear.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecode_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ecode_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode_2 " "Info: Found entity 1: ecode_2" {  } { { "ecode_1.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ecode_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spwn_motor.v(287) " "Warning (10268): Verilog HDL information at spwn_motor.v(287): always construct contains both blocking and non-blocking assignments" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 287 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spwn_motor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file spwn_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 spwn_motor " "Info: Found entity 1: spwn_motor" {  } { { "spwn_motor.v" "" { Text "D:/EDA/NEW/备份2/bike - step/spwn_motor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "D:/EDA/NEW/备份2/bike - step/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ctrl " "Info: Elaborating entity \"ctrl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ctrl.v(14) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(14): truncated value with size 32 to match size of target (12)" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ctrl.v(15) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(15): truncated value with size 32 to match size of target (9)" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ctrl.v(16) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(16): truncated value with size 32 to match size of target (9)" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "num\[16\]~reg0 data_in GND " "Warning (14130): Reduced register \"num\[16\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 33 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "num\[17\]~reg0 data_in GND " "Warning (14130): Reduced register \"num\[17\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 33 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "num\[18\]~reg0 data_in GND " "Warning (14130): Reduced register \"num\[18\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 33 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ctrl.v" "Mult0" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 42 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "ctrl.v" "Mult1" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 43 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info: Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Info: Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 42 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s011.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_s011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s011 " "Info: Found entity 1: mult_s011" {  } { { "db/mult_s011.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/mult_s011.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 43 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Info: Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 43 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p011.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_p011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p011 " "Info: Found entity 1: mult_p011" {  } { { "db/mult_p011.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/mult_p011.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_p011:auto_generated\|le5a\[10\] " "Warning (14320): Synthesized away node \"lpm_mult:Mult1\|mult_p011:auto_generated\|le5a\[10\]\"" {  } { { "db/mult_p011.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/mult_p011.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 43 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_s011:auto_generated\|le5a\[12\] " "Warning (14320): Synthesized away node \"lpm_mult:Mult0\|mult_s011:auto_generated\|le5a\[12\]\"" {  } { { "db/mult_s011.tdf" "" { Text "D:/EDA/NEW/备份2/bike - step/db/mult_s011.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ctrl.v" "" { Text "D:/EDA/NEW/备份2/bike - step/ctrl.v" 42 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 12 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 28 16:28:42 2018 " "Info: Processing ended: Fri Dec 28 16:28:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
