

================================================================
== Vitis HLS Report for 'cp_insertion_Pipeline_cp_out'
================================================================
* Date:           Sat Feb 28 13:05:15 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cp_insertion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.259 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      147|      147|  0.490 us|  0.490 us|  145|  145|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- cp_out  |      145|      145|         3|          1|          1|   144|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      23|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      23|     135|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U13  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_4_1_1_U14   |sparsemux_9_2_4_1_1   |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  40|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_232_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln69_fu_259_p2         |         +|   0|  0|  14|           7|           7|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln66_fu_226_p2        |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          26|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    8|         16|
    |i_1_fu_92                |   9|          2|    8|         16|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_1_fu_92                         |  8|   0|    8|          0|
    |i_reg_336                         |  8|   0|    8|          0|
    |trunc_ln66_reg_346                |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 23|   0|   23|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_cp_out|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_cp_out|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_cp_out|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_cp_out|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_cp_out|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_cp_out|  return value|
|out_stream_TREADY    |   in|    1|        axis|           out_stream_V_data_V|       pointer|
|out_stream_TDATA     |  out|   32|        axis|           out_stream_V_data_V|       pointer|
|buf_data_address0    |  out|    8|   ap_memory|                      buf_data|         array|
|buf_data_ce0         |  out|    1|   ap_memory|                      buf_data|         array|
|buf_data_q0          |   in|   32|   ap_memory|                      buf_data|         array|
|buf_data_1_address0  |  out|    8|   ap_memory|                    buf_data_1|         array|
|buf_data_1_ce0       |  out|    1|   ap_memory|                    buf_data_1|         array|
|buf_data_1_q0        |   in|   32|   ap_memory|                    buf_data_1|         array|
|buf_data_2_address0  |  out|    8|   ap_memory|                    buf_data_2|         array|
|buf_data_2_ce0       |  out|    1|   ap_memory|                    buf_data_2|         array|
|buf_data_2_q0        |   in|   32|   ap_memory|                    buf_data_2|         array|
|buf_data_3_address0  |  out|    8|   ap_memory|                    buf_data_3|         array|
|buf_data_3_ce0       |  out|    1|   ap_memory|                    buf_data_3|         array|
|buf_data_3_q0        |   in|   32|   ap_memory|                    buf_data_3|         array|
|buf_strb_address0    |  out|    8|   ap_memory|                      buf_strb|         array|
|buf_strb_ce0         |  out|    1|   ap_memory|                      buf_strb|         array|
|buf_strb_q0          |   in|    4|   ap_memory|                      buf_strb|         array|
|buf_strb_1_address0  |  out|    8|   ap_memory|                    buf_strb_1|         array|
|buf_strb_1_ce0       |  out|    1|   ap_memory|                    buf_strb_1|         array|
|buf_strb_1_q0        |   in|    4|   ap_memory|                    buf_strb_1|         array|
|buf_strb_2_address0  |  out|    8|   ap_memory|                    buf_strb_2|         array|
|buf_strb_2_ce0       |  out|    1|   ap_memory|                    buf_strb_2|         array|
|buf_strb_2_q0        |   in|    4|   ap_memory|                    buf_strb_2|         array|
|buf_strb_3_address0  |  out|    8|   ap_memory|                    buf_strb_3|         array|
|buf_strb_3_ce0       |  out|    1|   ap_memory|                    buf_strb_3|         array|
|buf_strb_3_q0        |   in|    4|   ap_memory|                    buf_strb_3|         array|
|out_stream_TVALID    |  out|    1|        axis|           out_stream_V_last_V|       pointer|
|out_stream_TLAST     |  out|    1|        axis|           out_stream_V_last_V|       pointer|
|out_stream_TKEEP     |  out|    4|        axis|           out_stream_V_keep_V|       pointer|
|out_stream_TSTRB     |  out|    4|        axis|           out_stream_V_strb_V|       pointer|
+---------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [cp_insertion.cpp:66]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 0, i1 %out_stream_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln66 = store i8 0, i8 %i_1" [cp_insertion.cpp:66]   --->   Operation 12 'store' 'store_ln66' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc10"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i8 %i_1" [cp_insertion.cpp:66]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%icmp_ln66 = icmp_eq  i8 %i, i8 144" [cp_insertion.cpp:66]   --->   Operation 15 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%add_ln66 = add i8 %i, i8 1" [cp_insertion.cpp:66]   --->   Operation 16 'add' 'add_ln66' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc10.split, void %for.body17.preheader.exitStub" [cp_insertion.cpp:66]   --->   Operation 17 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln66 = store i8 %add_ln66, i8 %i_1" [cp_insertion.cpp:66]   --->   Operation 18 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i8 %i" [cp_insertion.cpp:66]   --->   Operation 19 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %i, i32 2, i32 7" [cp_insertion.cpp:69]   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i6 %tmp" [cp_insertion.cpp:69]   --->   Operation 21 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.77ns)   --->   "%add_ln69 = add i7 %zext_ln69, i7 92" [cp_insertion.cpp:69]   --->   Operation 22 'add' 'add_ln69' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i7 %add_ln69" [cp_insertion.cpp:69]   --->   Operation 23 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i8 %sext_ln69" [cp_insertion.cpp:69]   --->   Operation 24 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buf_data_addr = getelementptr i32 %buf_data, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 25 'getelementptr' 'buf_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buf_data_1_addr = getelementptr i32 %buf_data_1, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 26 'getelementptr' 'buf_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_data_2_addr = getelementptr i32 %buf_data_2, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 27 'getelementptr' 'buf_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buf_data_3_addr = getelementptr i32 %buf_data_3, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 28 'getelementptr' 'buf_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%buf_strb_addr = getelementptr i4 %buf_strb, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 29 'getelementptr' 'buf_strb_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buf_strb_1_addr = getelementptr i4 %buf_strb_1, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 30 'getelementptr' 'buf_strb_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buf_strb_2_addr = getelementptr i4 %buf_strb_2, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 31 'getelementptr' 'buf_strb_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buf_strb_3_addr = getelementptr i4 %buf_strb_3, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 32 'getelementptr' 'buf_strb_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.23ns)   --->   "%buf_data_load = load i8 %buf_data_addr" [cp_insertion.cpp:69]   --->   Operation 33 'load' 'buf_data_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [2/2] (1.23ns)   --->   "%buf_data_1_load = load i8 %buf_data_1_addr" [cp_insertion.cpp:69]   --->   Operation 34 'load' 'buf_data_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [2/2] (1.23ns)   --->   "%buf_data_2_load = load i8 %buf_data_2_addr" [cp_insertion.cpp:69]   --->   Operation 35 'load' 'buf_data_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [2/2] (1.23ns)   --->   "%buf_data_3_load = load i8 %buf_data_3_addr" [cp_insertion.cpp:69]   --->   Operation 36 'load' 'buf_data_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 37 [2/2] (1.23ns)   --->   "%buf_strb_load = load i8 %buf_strb_addr" [cp_insertion.cpp:69]   --->   Operation 37 'load' 'buf_strb_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 38 [2/2] (1.23ns)   --->   "%buf_strb_1_load = load i8 %buf_strb_1_addr" [cp_insertion.cpp:69]   --->   Operation 38 'load' 'buf_strb_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 39 [2/2] (1.23ns)   --->   "%buf_strb_2_load = load i8 %buf_strb_2_addr" [cp_insertion.cpp:69]   --->   Operation 39 'load' 'buf_strb_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 40 [2/2] (1.23ns)   --->   "%buf_strb_3_load = load i8 %buf_strb_3_addr" [cp_insertion.cpp:69]   --->   Operation 40 'load' 'buf_strb_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [cp_insertion.cpp:68]   --->   Operation 41 'specpipeline' 'specpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144" [cp_insertion.cpp:66]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [cp_insertion.cpp:66]   --->   Operation 43 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (1.23ns)   --->   "%buf_data_load = load i8 %buf_data_addr" [cp_insertion.cpp:69]   --->   Operation 44 'load' 'buf_data_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 45 [1/2] (1.23ns)   --->   "%buf_data_1_load = load i8 %buf_data_1_addr" [cp_insertion.cpp:69]   --->   Operation 45 'load' 'buf_data_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 46 [1/2] (1.23ns)   --->   "%buf_data_2_load = load i8 %buf_data_2_addr" [cp_insertion.cpp:69]   --->   Operation 46 'load' 'buf_data_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 47 [1/2] (1.23ns)   --->   "%buf_data_3_load = load i8 %buf_data_3_addr" [cp_insertion.cpp:69]   --->   Operation 47 'load' 'buf_data_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 48 [1/1] (0.52ns)   --->   "%s_data = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %buf_data_load, i2 1, i32 %buf_data_1_load, i2 2, i32 %buf_data_2_load, i2 3, i32 %buf_data_3_load, i32 0, i2 %trunc_ln66" [cp_insertion.cpp:69]   --->   Operation 48 'sparsemux' 's_data' <Predicate = true> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/2] (1.23ns)   --->   "%buf_strb_load = load i8 %buf_strb_addr" [cp_insertion.cpp:69]   --->   Operation 49 'load' 'buf_strb_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 50 [1/2] (1.23ns)   --->   "%buf_strb_1_load = load i8 %buf_strb_1_addr" [cp_insertion.cpp:69]   --->   Operation 50 'load' 'buf_strb_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 51 [1/2] (1.23ns)   --->   "%buf_strb_2_load = load i8 %buf_strb_2_addr" [cp_insertion.cpp:69]   --->   Operation 51 'load' 'buf_strb_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 52 [1/2] (1.23ns)   --->   "%buf_strb_3_load = load i8 %buf_strb_3_addr" [cp_insertion.cpp:69]   --->   Operation 52 'load' 'buf_strb_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 53 [1/1] (0.52ns)   --->   "%s_strb = sparsemux i4 @_ssdm_op_SparseMux.ap_auto.4i4.i4.i2, i2 0, i4 %buf_strb_load, i2 1, i4 %buf_strb_1_load, i2 2, i4 %buf_strb_2_load, i2 3, i4 %buf_strb_3_load, i4 0, i2 %trunc_ln66" [cp_insertion.cpp:69]   --->   Operation 53 'sparsemux' 's_strb' <Predicate = true> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.49ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V, i32 %s_data, i4 15, i4 %s_strb, i1 0" [cp_insertion.cpp:72]   --->   Operation 54 'write' 'write_ln72' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc10" [cp_insertion.cpp:66]   --->   Operation 55 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_strb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_strb_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_strb_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_strb_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                     (alloca             ) [ 0100]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
store_ln66              (store              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
i                       (load               ) [ 0110]
icmp_ln66               (icmp               ) [ 0110]
add_ln66                (add                ) [ 0000]
br_ln66                 (br                 ) [ 0000]
store_ln66              (store              ) [ 0000]
trunc_ln66              (trunc              ) [ 0101]
tmp                     (partselect         ) [ 0000]
zext_ln69               (zext               ) [ 0000]
add_ln69                (add                ) [ 0000]
sext_ln69               (sext               ) [ 0000]
zext_ln69_1             (zext               ) [ 0000]
buf_data_addr           (getelementptr      ) [ 0101]
buf_data_1_addr         (getelementptr      ) [ 0101]
buf_data_2_addr         (getelementptr      ) [ 0101]
buf_data_3_addr         (getelementptr      ) [ 0101]
buf_strb_addr           (getelementptr      ) [ 0101]
buf_strb_1_addr         (getelementptr      ) [ 0101]
buf_strb_2_addr         (getelementptr      ) [ 0101]
buf_strb_3_addr         (getelementptr      ) [ 0101]
specpipeline_ln68       (specpipeline       ) [ 0000]
speclooptripcount_ln66  (speclooptripcount  ) [ 0000]
specloopname_ln66       (specloopname       ) [ 0000]
buf_data_load           (load               ) [ 0000]
buf_data_1_load         (load               ) [ 0000]
buf_data_2_load         (load               ) [ 0000]
buf_data_3_load         (load               ) [ 0000]
s_data                  (sparsemux          ) [ 0000]
buf_strb_load           (load               ) [ 0000]
buf_strb_1_load         (load               ) [ 0000]
buf_strb_2_load         (load               ) [ 0000]
buf_strb_3_load         (load               ) [ 0000]
s_strb                  (sparsemux          ) [ 0000]
write_ln72              (write              ) [ 0000]
br_ln66                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_data_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_data_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_data_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_strb">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_strb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_strb_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_strb_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_strb_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_strb_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_strb_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_strb_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln72_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="1" slack="0"/>
<pin id="102" dir="0" index="5" bw="32" slack="0"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="0" index="7" bw="4" slack="0"/>
<pin id="105" dir="0" index="8" bw="1" slack="0"/>
<pin id="106" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buf_data_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="buf_data_1_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_1_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buf_data_2_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_2_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buf_data_3_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_3_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buf_strb_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_strb_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="buf_strb_1_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_strb_1_addr/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="buf_strb_2_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_strb_2_addr/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="buf_strb_3_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_strb_3_addr/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_data_load/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_data_1_load/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_data_2_load/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_data_3_load/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_strb_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_strb_1_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_strb_2_load/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_strb_3_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln66_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln66_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln66_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln66_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln66_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="1"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="0" index="3" bw="4" slack="0"/>
<pin id="251" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln69_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln69_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="0"/>
<pin id="262" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln69_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln69_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="s_data_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="2" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="0" index="3" bw="2" slack="0"/>
<pin id="286" dir="0" index="4" bw="32" slack="0"/>
<pin id="287" dir="0" index="5" bw="2" slack="0"/>
<pin id="288" dir="0" index="6" bw="32" slack="0"/>
<pin id="289" dir="0" index="7" bw="2" slack="0"/>
<pin id="290" dir="0" index="8" bw="32" slack="0"/>
<pin id="291" dir="0" index="9" bw="32" slack="0"/>
<pin id="292" dir="0" index="10" bw="2" slack="1"/>
<pin id="293" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="s_data/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="s_strb_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="2" slack="0"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="0" index="3" bw="2" slack="0"/>
<pin id="310" dir="0" index="4" bw="4" slack="0"/>
<pin id="311" dir="0" index="5" bw="2" slack="0"/>
<pin id="312" dir="0" index="6" bw="4" slack="0"/>
<pin id="313" dir="0" index="7" bw="2" slack="0"/>
<pin id="314" dir="0" index="8" bw="4" slack="0"/>
<pin id="315" dir="0" index="9" bw="4" slack="0"/>
<pin id="316" dir="0" index="10" bw="2" slack="1"/>
<pin id="317" dir="1" index="11" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="s_strb/3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="342" class="1005" name="icmp_ln66_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="346" class="1005" name="trunc_ln66_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="1"/>
<pin id="348" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln66 "/>
</bind>
</comp>

<comp id="352" class="1005" name="buf_data_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="buf_data_1_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_1_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="buf_data_2_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_2_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="buf_data_3_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_3_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="buf_strb_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_strb_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="buf_strb_1_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_strb_1_addr "/>
</bind>
</comp>

<comp id="382" class="1005" name="buf_strb_2_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_strb_2_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="buf_strb_3_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_strb_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="107"><net_src comp="86" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="112"><net_src comp="88" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="113"><net_src comp="90" pin="0"/><net_sink comp="96" pin=8"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="58" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="58" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="58" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="58" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="58" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="114" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="121" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="128" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="135" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="142" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="149" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="156" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="163" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="223" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="52" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="258"><net_src comp="246" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="56" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="280"><net_src comp="269" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="294"><net_src comp="70" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="295"><net_src comp="72" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="296"><net_src comp="170" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="297"><net_src comp="74" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="298"><net_src comp="176" pin="3"/><net_sink comp="281" pin=4"/></net>

<net id="299"><net_src comp="76" pin="0"/><net_sink comp="281" pin=5"/></net>

<net id="300"><net_src comp="182" pin="3"/><net_sink comp="281" pin=6"/></net>

<net id="301"><net_src comp="78" pin="0"/><net_sink comp="281" pin=7"/></net>

<net id="302"><net_src comp="188" pin="3"/><net_sink comp="281" pin=8"/></net>

<net id="303"><net_src comp="80" pin="0"/><net_sink comp="281" pin=9"/></net>

<net id="304"><net_src comp="281" pin="11"/><net_sink comp="96" pin=5"/></net>

<net id="318"><net_src comp="82" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="319"><net_src comp="72" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="320"><net_src comp="194" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="321"><net_src comp="74" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="322"><net_src comp="200" pin="3"/><net_sink comp="305" pin=4"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="305" pin=5"/></net>

<net id="324"><net_src comp="206" pin="3"/><net_sink comp="305" pin=6"/></net>

<net id="325"><net_src comp="78" pin="0"/><net_sink comp="305" pin=7"/></net>

<net id="326"><net_src comp="212" pin="3"/><net_sink comp="305" pin=8"/></net>

<net id="327"><net_src comp="84" pin="0"/><net_sink comp="305" pin=9"/></net>

<net id="328"><net_src comp="305" pin="11"/><net_sink comp="96" pin=7"/></net>

<net id="332"><net_src comp="92" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="339"><net_src comp="223" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="345"><net_src comp="226" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="243" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="281" pin=10"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="305" pin=10"/></net>

<net id="355"><net_src comp="114" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="360"><net_src comp="121" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="365"><net_src comp="128" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="370"><net_src comp="135" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="375"><net_src comp="142" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="380"><net_src comp="149" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="385"><net_src comp="156" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="390"><net_src comp="163" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="212" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {3 }
	Port: out_stream_V_keep_V | {3 }
	Port: out_stream_V_strb_V | {3 }
	Port: out_stream_V_last_V | {3 }
 - Input state : 
	Port: cp_insertion_Pipeline_cp_out : buf_data | {2 3 }
	Port: cp_insertion_Pipeline_cp_out : buf_data_1 | {2 3 }
	Port: cp_insertion_Pipeline_cp_out : buf_data_2 | {2 3 }
	Port: cp_insertion_Pipeline_cp_out : buf_data_3 | {2 3 }
	Port: cp_insertion_Pipeline_cp_out : buf_strb | {2 3 }
	Port: cp_insertion_Pipeline_cp_out : buf_strb_1 | {2 3 }
	Port: cp_insertion_Pipeline_cp_out : buf_strb_2 | {2 3 }
	Port: cp_insertion_Pipeline_cp_out : buf_strb_3 | {2 3 }
	Port: cp_insertion_Pipeline_cp_out : out_stream_V_data_V | {}
	Port: cp_insertion_Pipeline_cp_out : out_stream_V_keep_V | {}
	Port: cp_insertion_Pipeline_cp_out : out_stream_V_strb_V | {}
	Port: cp_insertion_Pipeline_cp_out : out_stream_V_last_V | {}
  - Chain level:
	State 1
		store_ln66 : 1
		i : 1
		icmp_ln66 : 2
		add_ln66 : 2
		br_ln66 : 3
		store_ln66 : 3
	State 2
		zext_ln69 : 1
		add_ln69 : 2
		sext_ln69 : 3
		zext_ln69_1 : 4
		buf_data_addr : 5
		buf_data_1_addr : 5
		buf_data_2_addr : 5
		buf_data_3_addr : 5
		buf_strb_addr : 5
		buf_strb_1_addr : 5
		buf_strb_2_addr : 5
		buf_strb_3_addr : 5
		buf_data_load : 6
		buf_data_1_load : 6
		buf_data_2_load : 6
		buf_data_3_load : 6
		buf_strb_load : 6
		buf_strb_1_load : 6
		buf_strb_2_load : 6
		buf_strb_3_load : 6
	State 3
		s_data : 1
		s_strb : 1
		write_ln72 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
| sparsemux|      s_data_fu_281     |    0    |    20   |
|          |      s_strb_fu_305     |    0    |    20   |
|----------|------------------------|---------|---------|
|    add   |     add_ln66_fu_232    |    0    |    15   |
|          |     add_ln69_fu_259    |    0    |    14   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln66_fu_226    |    0    |    15   |
|----------|------------------------|---------|---------|
|   write  | write_ln72_write_fu_96 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln66_fu_243   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|       tmp_fu_246       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln69_fu_255    |    0    |    0    |
|          |   zext_ln69_1_fu_269   |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln69_fu_265    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    84   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|buf_data_1_addr_reg_357|    8   |
|buf_data_2_addr_reg_362|    8   |
|buf_data_3_addr_reg_367|    8   |
| buf_data_addr_reg_352 |    8   |
|buf_strb_1_addr_reg_377|    8   |
|buf_strb_2_addr_reg_382|    8   |
|buf_strb_3_addr_reg_387|    8   |
| buf_strb_addr_reg_372 |    8   |
|      i_1_reg_329      |    8   |
|       i_reg_336       |    8   |
|   icmp_ln66_reg_342   |    1   |
|   trunc_ln66_reg_346  |    2   |
+-----------------------+--------+
|         Total         |   83   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_170 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_176 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_182 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_188 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_194 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_200 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_206 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_212 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   128  ||  3.416  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   72   |
|  Register |    -   |   83   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   83   |   156  |
+-----------+--------+--------+--------+
