--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml mahoauutien_42he_2ic.twx mahoauutien_42he_2ic.ncd -o
mahoauutien_42he_2ic.twr mahoauutien_42he_2ic.pcf

Design file:              mahoauutien_42he_2ic.ncd
Physical constraint file: mahoauutien_42he_2ic.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sw<9>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<6>       |    1.306(F)|    0.161(F)|sw_9_BUFGP        |   0.000|
sw<7>       |    1.454(F)|    0.447(F)|sw_9_BUFGP        |   0.000|
sw<8>       |    1.522(F)|    0.432(F)|sw_9_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock sw<9> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<3>      |    5.610(F)|sw_9_BUFGP        |   0.000|
led<4>      |    5.602(F)|sw_9_BUFGP        |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |led<2>         |    6.037|
sw<1>          |led<0>         |    6.052|
sw<1>          |led<2>         |    5.701|
sw<2>          |led<0>         |    5.803|
sw<2>          |led<1>         |    5.552|
sw<2>          |led<2>         |    5.912|
sw<3>          |led<0>         |    6.057|
sw<3>          |led<1>         |    5.772|
sw<3>          |led<2>         |    5.717|
sw<4>          |led<0>         |    5.790|
sw<4>          |led<1>         |    5.483|
sw<4>          |led<2>         |    5.793|
---------------+---------------+---------+


Analysis completed Wed Feb  8 17:44:00 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



