{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538086709119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538086709121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 19:18:28 2018 " "Processing started: Thu Sep 27 19:18:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538086709121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086709121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio_forba -c relogio_forba " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio_forba -c relogio_forba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086709122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538086709664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538086709664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM1-BEHAVIOR " "Found design unit 1: SM1-BEHAVIOR" {  } { { "SM1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/SM1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729854 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Found entity 1: SM1" {  } { { "SM1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/SM1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086729854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729856 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086729856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729856 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086729856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/registradorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729857 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086729857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5to1-rtl " "Found design unit 1: mux5to1-rtl" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729858 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086729858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729859 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729859 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086729859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux6to1-arch " "Found design unit 1: mux6to1-arch" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729860 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux6to1 " "Found entity 1: mux6to1" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086729860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 3 1 " "Found 3 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divisaoPor2 " "Found design unit 1: divisorGenerico-divisaoPor2" {  } { { "divisorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/divisorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divisaoGenerica " "Found design unit 2: divisorGenerico-divisaoGenerica" {  } { { "divisorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/divisorGenerico.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729862 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086729862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_50_to_1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_50_to_1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_50_to_1s-arch " "Found design unit 1: clock_50_to_1s-arch" {  } { { "clock_50_to_1s.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/clock_50_to_1s.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729864 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_50_to_1s " "Found entity 1: clock_50_to_1s" {  } { { "clock_50_to_1s.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/clock_50_to_1s.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086729864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxoDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxoDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-simples " "Found design unit 1: fluxoDados-simples" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/fluxoDados.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729866 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086729866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio_forba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio_forba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio_forba-comportamento " "Found design unit 1: relogio_forba-comportamento" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729868 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio_forba " "Found entity 1: relogio_forba" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538086729868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086729868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio_forba " "Elaborating entity \"relogio_forba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538086729992 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxClock relogio_forba.vhd(19) " "Verilog HDL or VHDL warning at relogio_forba.vhd(19): object \"auxClock\" assigned a value but never read" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538086729994 "|relogio_forba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDados fluxoDados:FD " "Elaborating entity \"fluxoDados\" for hierarchy \"fluxoDados:FD\"" {  } { { "relogio_forba.vhd" "FD" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538086730138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6to1 fluxoDados:FD\|mux6to1:muxTempo " "Elaborating entity \"mux6to1\" for hierarchy \"fluxoDados:FD\|mux6to1:muxTempo\"" {  } { { "fluxoDados.vhd" "muxTempo" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/fluxoDados.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538086730155 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unidade_s mux6to1.vhd(38) " "VHDL Process Statement warning at mux6to1.vhd(38): signal \"unidade_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538086730179 "|relogio_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dezena_s mux6to1.vhd(39) " "VHDL Process Statement warning at mux6to1.vhd(39): signal \"dezena_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538086730179 "|relogio_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unidade_m mux6to1.vhd(40) " "VHDL Process Statement warning at mux6to1.vhd(40): signal \"unidade_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538086730179 "|relogio_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dezena_m mux6to1.vhd(41) " "VHDL Process Statement warning at mux6to1.vhd(41): signal \"dezena_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538086730179 "|relogio_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unidade_h mux6to1.vhd(42) " "VHDL Process Statement warning at mux6to1.vhd(42): signal \"unidade_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538086730179 "|relogio_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dezena_h mux6to1.vhd(43) " "VHDL Process Statement warning at mux6to1.vhd(43): signal \"dezena_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538086730179 "|relogio_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux6to1.vhd(35) " "VHDL Process Statement warning at mux6to1.vhd(35): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538086730179 "|relogio_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux6to1.vhd(35) " "Inferred latch for \"output\[0\]\" at mux6to1.vhd(35)" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086730180 "|relogio_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux6to1.vhd(35) " "Inferred latch for \"output\[1\]\" at mux6to1.vhd(35)" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086730180 "|relogio_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux6to1.vhd(35) " "Inferred latch for \"output\[2\]\" at mux6to1.vhd(35)" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086730180 "|relogio_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux6to1.vhd(35) " "Inferred latch for \"output\[3\]\" at mux6to1.vhd(35)" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086730180 "|relogio_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1 fluxoDados:FD\|mux5to1:muxConstante " "Elaborating entity \"mux5to1\" for hierarchy \"fluxoDados:FD\|mux5to1:muxConstante\"" {  } { { "fluxoDados.vhd" "muxConstante" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/fluxoDados.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538086730189 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux5to1.vhd(27) " "VHDL Process Statement warning at mux5to1.vhd(27): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538086730190 "|relogio_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux5to1.vhd(28) " "VHDL Process Statement warning at mux5to1.vhd(28): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538086730190 "|relogio_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C mux5to1.vhd(29) " "VHDL Process Statement warning at mux5to1.vhd(29): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538086730191 "|relogio_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D mux5to1.vhd(30) " "VHDL Process Statement warning at mux5to1.vhd(30): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538086730191 "|relogio_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E mux5to1.vhd(31) " "VHDL Process Statement warning at mux5to1.vhd(31): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538086730191 "|relogio_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q mux5to1.vhd(24) " "VHDL Process Statement warning at mux5to1.vhd(24): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538086730192 "|relogio_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] mux5to1.vhd(24) " "Inferred latch for \"q\[0\]\" at mux5to1.vhd(24)" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086730193 "|relogio_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] mux5to1.vhd(24) " "Inferred latch for \"q\[1\]\" at mux5to1.vhd(24)" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086730193 "|relogio_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] mux5to1.vhd(24) " "Inferred latch for \"q\[2\]\" at mux5to1.vhd(24)" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086730193 "|relogio_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] mux5to1.vhd(24) " "Inferred latch for \"q\[3\]\" at mux5to1.vhd(24)" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086730194 "|relogio_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA fluxoDados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"fluxoDados:FD\|ULA:ULA\"" {  } { { "fluxoDados.vhd" "ULA" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/fluxoDados.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538086730201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico fluxoDados:FD\|registradorGenerico:un_segundo_reg " "Elaborating entity \"registradorGenerico\" for hierarchy \"fluxoDados:FD\|registradorGenerico:un_segundo_reg\"" {  } { { "fluxoDados.vhd" "un_segundo_reg" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/fluxoDados.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538086730209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1 SM1:CU " "Elaborating entity \"SM1\" for hierarchy \"SM1:CU\"" {  } { { "relogio_forba.vhd" "CU" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538086730217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display0\"" {  } { { "relogio_forba.vhd" "display0" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538086730244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_50_to_1s clock_50_to_1s:clock_1seg " "Elaborating entity \"clock_50_to_1s\" for hierarchy \"clock_50_to_1s:clock_1seg\"" {  } { { "relogio_forba.vhd" "clock_1seg" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538086730270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "relogio_forba.vhd" "detectorSub0" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538086730283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux5to1:muxConstante\|q\[0\] " "LATCH primitive \"fluxoDados:FD\|mux5to1:muxConstante\|q\[0\]\" is permanently enabled" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538086731287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux5to1:muxConstante\|q\[1\] " "LATCH primitive \"fluxoDados:FD\|mux5to1:muxConstante\|q\[1\]\" is permanently enabled" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538086731288 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux5to1:muxConstante\|q\[2\] " "LATCH primitive \"fluxoDados:FD\|mux5to1:muxConstante\|q\[2\]\" is permanently enabled" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538086731288 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux5to1:muxConstante\|q\[3\] " "LATCH primitive \"fluxoDados:FD\|mux5to1:muxConstante\|q\[3\]\" is permanently enabled" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux5to1.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538086731288 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux6to1:muxTempo\|output\[0\] " "LATCH primitive \"fluxoDados:FD\|mux6to1:muxTempo\|output\[0\]\" is permanently enabled" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538086731288 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux6to1:muxTempo\|output\[1\] " "LATCH primitive \"fluxoDados:FD\|mux6to1:muxTempo\|output\[1\]\" is permanently enabled" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538086731288 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux6to1:muxTempo\|output\[2\] " "LATCH primitive \"fluxoDados:FD\|mux6to1:muxTempo\|output\[2\]\" is permanently enabled" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538086731288 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux6to1:muxTempo\|output\[3\] " "LATCH primitive \"fluxoDados:FD\|mux6to1:muxTempo\|output\[3\]\" is permanently enabled" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/mux6to1.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538086731288 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538086731891 "|relogio_forba|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538086731891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538086732072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538086733323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538086733323 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "relogio_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/relogio_forba/relogio_forba_restored/relogio_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538086734142 "|relogio_forba|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538086734142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538086734151 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538086734151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "357 " "Implemented 357 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538086734151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538086734151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "985 " "Peak virtual memory: 985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538086734171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 19:18:54 2018 " "Processing ended: Thu Sep 27 19:18:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538086734171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538086734171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538086734171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538086734171 ""}
