-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Wed Nov  6 09:30:20 2019
-- Host        : Sebastian-uni running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_blk_mem_gen_0_0/ScopeDesign_blk_mem_gen_0_0_sim_netlist.vhdl
-- Design      : ScopeDesign_blk_mem_gen_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"258BD0357ACE13579BDF124689BCEF1235678ABCDEF01234566789AABCDDEFF0",
      INIT_01 => X"2A191908F6D4B2906D3A06C28E39E49F49E38D16AF38C048C048BF369D036ADF",
      INIT_02 => X"65421FECA8641FCA741EA740C951D840B62D83D83D82C60A4D70A3C5E7F80919",
      INIT_03 => X"9E4AF5AF49E37C059D159D047BE147ACF1468ACEF124567899AABBBBBBAA9987",
      INIT_04 => X"C73E83E94E93D82C60A4E81B4E7092B4D6F7080919190807F6D4B2907D4A07D3",
      INIT_05 => X"FDB8641FDA8530EB8630EB8520DA741EA741DA730C951EA62EA62EA51D84FB61",
      INIT_06 => X"741EC9630EB8630EB9641FDA8531FCA8631FDA86420DB97531ECA8631FDB8642",
      INIT_07 => X"1A3D60A3D71B5FA4E94E94E94FA51C73E951C840C73FC840C952EB741DA740DA",
      INIT_08 => X"037BF27BF38C16BF5AF4AF5A06C28F5B28F6D4B291807F7E6E6F7F8092A3C5E7",
      INIT_09 => X"C9631ECA86420FDCA9876544332222222334456789ACDF02468ADF1479CF269C",
      INIT_0A => X"C4C3B3B3B4C4D5E7091A4D6F92C6093D82C61C61C72D83FA61D951D962FB852F",
      INIT_0B => X"F48C059E27B049E37C16B05AF5AF5AF5B06C17D39F5B28E5B28F6D4B2907E6D5",
      INIT_0C => X"26AD148CF36AE158CF36AD148CF36AD148CF36AE159C048BF37BF37AE26BF37B",
      INIT_0D => X"A06C17D38E39E39E38E38D27B05AE38C15AE37B048C059D159D159C048C037BE",
      INIT_0E => X"F94E83D71B5E82B5E7093B4D6F708091919191808F7E5C4B2906D4B18E5B17E4",
      INIT_0F => X"44444444332210FEDCA986431FDB9641FCA741EB740D962EA62D950C72D93E94",
      INIT_10 => X"D39E49E49E38D16BF48C059D048BF269CF258BD03579CE023578ABCDEF012233",
      INIT_11 => X"5F92C5F81B4D6F81A3C4D6E7F808191919190807F6D5C3A18F6C3A07D3A06C28",
      INIT_12 => X"B61D83E940B61C72E94FA50B61C61C72D72D72D72C71C61B50A4E83D71B4E82C",
      INIT_13 => X"2C71B50A4F94E93E83E93E94E94FA50B61C72D83E940B61C73E94FB61C83E940",
      INIT_14 => X"E5C3A08F6D4C3B2A291919191A2A3B4C5D6F81A3C5E70A3C6F92C5F93C60A4E8",
      INIT_15 => X"9BDF1368ADF258BE147AE158C048C048D15AF38D27C16C17C27D39F5B17E4A18",
      INIT_16 => X"B851EB8630EB96420ECA865320FEDCBA987766655555556677889ABCDE013467",
      INIT_17 => X"E6F7091A3C5E70A3C6F92C6093D71C60B5FA5FA50B61C73EA51C840C840D952E",
      INIT_18 => X"5B17D4A06D3A06D3A07E4B28F6D4B18F6D5C3A1907F6E5D5C4C4B3B3B3C4C4D5",
      INIT_19 => X"5B28E4A06C29F5B17C28E4A06C28E49F5B17D39E4A06C28E4A06C28E4A06C28E",
      INIT_1A => X"8192A2B3B3B3B3B3A2A291807F6D5C3A1807E5B2907E4B28F5C3906C3906C29F",
      INIT_1B => X"DA62FB73FB73EA61D83EA50B61B61B60B5FA4E82C6F93C6F92C5E7092B4D6E70",
      INIT_1C => X"89ABCDDEFF0011111111100FFEEDCBA98754310ECA97520EC9742FCA741EB741",
      INIT_1D => X"F5AF5AF49E37C15AE37C048C048CF37AE147BE147ACF2479CE02468ACEF12456",
      INIT_1E => X"080919191919191808F7F6E5D4B3A18F6E5B2907E4B18E5B18E4A06C28E49F4A",
      INIT_1F => X"92B4D7092B4D6F92B4D6F81A3C5E7092B4D6F8192B4D5E7081A2B3C4D5E6F7F8",
      INIT_20 => X"2A2A2A2A2A2A2A3B3B4C4D5E6F7091A2B4D5E7081A3C5E7091A3C5E71A3C5E70",
      INIT_21 => X"B05AF49E38D28D38E39F5A06C28F5B18E4B28F5C3A18E5D4B2908F6E5D4C4B3B",
      INIT_22 => X"EFF012345689ACDF12468ACE02579CF1479CF259CF269D048BF37BF38C059D27",
      INIT_23 => X"B841EB851FC9631EC97420ECA86420FDCA986543210FFEDDCCCBBBBBBBBCCCDD",
      INIT_24 => X"5E81B4E71B5E82C60A4E93D82C71C71C72C72D84FA51C73EA61D951D951DA62F",
      INIT_25 => X"6E6E6E6E6E6E6E6E6E6E6E7F7F70809192A3B4C5D6F7092A3C5E7092B4D6092B",
      INIT_26 => X"B3C4C4C5D5D5D5D5D5D5D5D5D5D5D5C4C4C4B3B3B3A2A2A1919180808F7F7F7E",
      INIT_27 => X"94E93D82C60A4E82C6F93C6093C5F81B4D6F92B4D5E7092A3C4D6E7F8091A2A3",
      INIT_28 => X"0ECA8530EB9630EB852EB851EA730C840C940C840B72E950B72D83E94FA4FA4F",
      INIT_29 => X"CE01346789ACDEEF012233444555555555444332110FEDCBA9875421FECA8653",
      INIT_2A => X"27C15AF48D16AF38C048C048C048BF269D047AD0369CF257ACF1468BDF13579B",
      INIT_2B => X"C3907E5C3A07E4B28F6C3906D3906C29F5B17D39F5B16C28D38E39E49E39E38D",
      INIT_2C => X"918F7E5D4B3A1908F6E5D4B3A1908F6E5C4B2A1807E6D4B3A18F7E5C3A1807E5",
      INIT_2D => X"A06C28E5B17D4A07D3A07D4A18E5C2907E4B2907E5C3A18F6D4B3A18F7E5C4B2",
      INIT_2E => X"258BF269D048CF37BF37BF48C159E27C05AE38D27C16B16B06B16C17C28D39F5",
      INIT_2F => X"00000000001122334556789ABCDF0134679BCE02468ACE0357ACF247ADF258BF",
      INIT_30 => X"52FB852FC9630DA8520DB8641FDB97531FDBA875421FEDCBA987654432211100",
      INIT_31 => X"0A5F94E93E83D83D83D83E94FA50B61D83FA51C83FB62EA61D951EA62EB730C9",
      INIT_32 => X"4E70A3C6F92B5E81A4D70A3D6093C6093C6093D60A4D71B5F93D60A5F93D71B6",
      INIT_33 => X"1B5F93D60A4E81B5E82B5F82C5F82B5E81B4E71A3D6092C5F81B4D7093C6F82B",
      INIT_34 => X"62EA51D950C83FA61D83FA50B72D83E94E94FA4FA4F94E93E82D71C60A4F93D7",
      INIT_35 => X"A97654210ECB986420FDB86420EB9641FCA741EC9630D9630C962FB840D951DA",
      INIT_36 => X"CE024579ACEF02356789ABCDEF00122334455555666665555444332110FEEDCB",
      INIT_37 => X"AF37C049D159D159D159D048BF36AD047AE147AD0369CF247ACF1469BD02468A",
      INIT_38 => X"A06C17D39E4AF5B06B17C27D28D28D38D38D27D27C16B05AF49E37C16AF48D16",
      INIT_39 => X"F5A06C28D39F5B17D39F5B06C28E4A06C28E4A06C28E4A06C28E4A05B17D39F4",
      INIT_3A => X"16AF38C16AF48D27C16AF49E49E38D28D27D27D28D38E39E49F4A05B16C28D39",
      INIT_3B => X"E02469BD0247ACF147ACF258BE147BE158BF269D048BF37BF26AE27BF37B048D",
      INIT_3C => X"2100FFEEDDDDCCCCCCCCCDDDDEEFF001223456678ABCDEF124568ABDF02468AC",
      INIT_3D => X"2FB852FC9631EB8630EB9641FDA86420ECA86420FDBA8754210EDCBA98765432",
      INIT_3E => X"B61C73E94FB61D84FA61D84FB72EA51D950C840C840C951D962EB740D962FC85",
      INIT_3F => X"050A50A5FA5FA5FA4FA4F94F94F94F94F94FA4FA5FA50B50B61C72D82D83FA50",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => addra(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => addrb(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => dina(3 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 4),
      DOBDO(3 downto 0) => DOBDO(3 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9D9C9B9A99989796959493939291908F8E8D8C8B8A8988878685848382818080",
      INIT_01 => X"B9B8B7B6B5B5B4B3B2B1B0AFAFAEADACABAAA9A8A8A7A6A5A4A3A2A1A09F9F9E",
      INIT_02 => X"D1D0CFCFCECDCDCCCBCACAC9C8C8C7C6C5C5C4C3C2C1C1C0BFBEBEBDBCBBBAB9",
      INIT_03 => X"E4E3E3E2E2E1E1E0DFDFDEDEDDDDDCDCDBDADAD9D9D8D7D7D6D5D5D4D3D3D2D1",
      INIT_04 => X"F0F0F0EFEFEFEEEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E7E7E6E6E6E5E5E4",
      INIT_05 => X"F6F6F6F6F6F5F5F5F5F5F5F5F5F4F4F4F4F4F4F3F3F3F3F3F2F2F2F2F1F1F1F1",
      INIT_06 => X"F4F5F5F5F5F5F5F5F5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_07 => X"ECECEDEDEDEEEEEEEFEFEFF0F0F0F1F1F1F1F2F2F2F2F3F3F3F3F3F4F4F4F4F4",
      INIT_08 => X"DDDEDEDFE0E0E1E1E2E2E3E3E4E4E5E5E5E6E6E7E7E8E8E9E9E9EAEAEBEBEBEC",
      INIT_09 => X"C9CACBCBCCCDCDCECFCFD0D1D1D2D3D3D4D5D5D6D6D7D8D8D9D9DADBDBDCDCDD",
      INIT_0A => X"B1B2B3B4B4B5B6B7B8B8B9BABBBBBCBDBEBEBFC0C1C1C2C3C4C4C5C6C6C7C8C9",
      INIT_0B => X"969798999A9B9C9C9D9E9FA0A1A2A2A3A4A5A6A7A7A8A9AAABACACADAEAFB0B0",
      INIT_0C => X"7B7C7D7D7E7F80818283848485868788898A8A8B8C8D8E8F9090919293949596",
      INIT_0D => X"6061626263646566676768696A6B6C6C6D6E6F7071717273747576777778797A",
      INIT_0E => X"4748494A4A4B4C4D4D4E4F4F5051525353545556565758595A5A5B5C5D5E5E5F",
      INIT_0F => X"3333343435363637373839393A3A3B3C3C3D3E3E3F4040414242434445454647",
      INIT_10 => X"232323242425252626272728282829292A2A2B2B2C2C2D2E2E2F2F3030313132",
      INIT_11 => X"19191919191A1A1A1A1B1B1B1C1C1C1C1D1D1D1E1E1E1F1F2020202121212222",
      INIT_12 => X"1515151515151515151515151515161616161616161617171717171718181818",
      INIT_13 => X"1717171717161616161616161615151515151515151515151515151515151515",
      INIT_14 => X"20201F1F1F1E1E1E1D1D1D1C1C1C1B1B1B1B1A1A1A1A19191919181818181817",
      INIT_15 => X"2E2E2D2D2C2C2B2B2A2A29292828272727262625252424232323222222212120",
      INIT_16 => X"4141403F3F3E3D3D3C3B3B3A3A39383837373635353434333332323130302F2F",
      INIT_17 => X"5757565555545352525150504F4E4D4D4C4B4B4A494948474646454444434242",
      INIT_18 => X"706F6E6D6D6C6B6A6A696867676665646363626160605F5E5D5D5C5B5A5A5958",
      INIT_19 => X"8988878686858483828281807F7F7E7D7C7B7B7A797878777675747473727171",
      INIT_1A => X"A1A09F9E9E9D9C9C9B9A99999897969695949393929190908F8E8D8D8C8B8A89",
      INIT_1B => X"B6B6B5B4B4B3B2B2B1B0B0AFAEAEADACACABAAAAA9A8A8A7A6A6A5A4A3A3A2A1",
      INIT_1C => X"C8C8C7C7C6C6C5C5C4C3C3C2C2C1C1C0C0BFBFBEBDBDBCBCBBBABAB9B9B8B7B7",
      INIT_1D => X"D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0CFCFCFCECECDCDCCCCCBCBCBCACAC9C9",
      INIT_1E => X"DDDDDDDDDDDDDCDCDCDCDCDBDBDBDBDADADADAD9D9D9D9D8D8D8D7D7D7D6D6D6",
      INIT_1F => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0DFDFDFDFDFDFDFDFDFDFDFDEDEDEDEDEDEDE",
      INIT_20 => X"DCDCDDDDDDDDDDDEDEDEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFE0E0E0E0E0E0",
      INIT_21 => X"D3D4D4D4D5D5D5D6D6D6D7D7D7D8D8D8D8D9D9D9DADADADADBDBDBDBDBDCDCDC",
      INIT_22 => X"C6C6C7C7C8C8C9C9C9CACACBCBCCCCCDCDCDCECECFCFD0D0D0D1D1D2D2D2D3D3",
      INIT_23 => X"B4B4B5B6B6B7B7B8B9B9BABABBBBBCBDBDBEBEBFBFC0C0C1C1C2C3C3C4C4C5C5",
      INIT_24 => X"9FA0A1A1A2A3A3A4A5A5A6A7A7A8A9A9AAABABACACADAEAEAFB0B0B1B1B2B3B3",
      INIT_25 => X"898A8B8B8C8D8D8E8F9090919292939494959696979899999A9B9B9C9D9D9E9F",
      INIT_26 => X"737474757676777878797A7B7B7C7D7D7E7F7F80818182838484858686878889",
      INIT_27 => X"5E5E5F606061626263636465656667676869696A6B6B6C6D6D6E6F6F70717272",
      INIT_28 => X"4B4B4C4C4D4E4E4F4F50505152525353545455565657575859595A5B5B5C5C5D",
      INIT_29 => X"3B3C3C3D3D3E3E3E3F3F40404141424243434444454546464747484849494A4A",
      INIT_2A => X"303131313132323233333334343435353536363637373738383939393A3A3B3B",
      INIT_2B => X"2A2A2A2A2B2B2B2B2B2B2B2C2C2C2C2C2D2D2D2D2D2E2E2E2E2F2F2F2F303030",
      INIT_2C => X"29292929292929292929292929292929292929292929292929292A2A2A2A2A2A",
      INIT_2D => X"2D2D2D2D2C2C2C2C2C2C2B2B2B2B2B2B2B2A2A2A2A2A2A2A2A2A292929292929",
      INIT_2E => X"36363535353434343433333332323231313131303030302F2F2F2F2E2E2E2E2D",
      INIT_2F => X"4343424242414140403F3F3E3E3E3D3D3C3C3B3B3B3A3A3A3939383838373737",
      INIT_30 => X"5453535252515150504F4E4E4D4D4C4C4B4B4A4A494948484747464645454444",
      INIT_31 => X"676666656464636362616160605F5E5E5D5D5C5B5B5A5A595858575756565554",
      INIT_32 => X"7B7A7A797878777676757574737372717170706F6E6E6D6C6C6B6B6A69696867",
      INIT_33 => X"8F8E8E8D8C8C8B8B8A898988878786868584848382828181807F7F7E7D7D7C7B",
      INIT_34 => X"A2A1A1A09F9F9E9E9D9D9C9B9B9A9A999898979796969594949393929191908F",
      INIT_35 => X"B2B2B1B1B0B0AFAFAEAEADADACACABABAAAAA9A9A8A8A7A7A6A5A5A4A4A3A3A2",
      INIT_36 => X"BFBFBEBEBEBDBDBDBCBCBBBBBBBABAB9B9B9B8B8B7B7B7B6B6B5B5B4B4B3B3B3",
      INIT_37 => X"C8C8C8C8C7C7C7C7C6C6C6C6C5C5C5C5C4C4C4C3C3C3C3C2C2C2C1C1C1C0C0C0",
      INIT_38 => X"CDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCBCBCBCBCBCBCACACACACACAC9C9C9C9C9",
      INIT_39 => X"CDCDCDCDCDCDCDCDCDCDCECECECECECECECECECECECECECDCDCDCDCDCDCDCDCD",
      INIT_3A => X"C8C9C9C9C9C9CACACACACACACBCBCBCBCBCBCCCCCCCCCCCCCCCCCCCDCDCDCDCD",
      INIT_3B => X"BFC0C0C0C1C1C1C2C2C2C3C3C3C4C4C4C4C5C5C5C6C6C6C6C7C7C7C7C7C8C8C8",
      INIT_3C => X"B3B3B4B4B5B5B6B6B6B7B7B8B8B8B9B9BABABABBBBBCBCBCBDBDBDBEBEBEBFBF",
      INIT_3D => X"A4A4A5A5A6A6A7A7A8A8A9A9AAAAABABACACACADADAEAEAFAFB0B0B1B1B2B2B2",
      INIT_3E => X"92939394949596969797989899999A9B9B9C9C9D9D9E9E9F9FA0A0A1A1A2A2A3",
      INIT_3F => X"80818182828384848585868687878889898A8A8B8B8C8D8D8E8E8F8F90919192",
      INIT_40 => X"6E6F6F7070717272737374747575767777787879797A7A7B7C7C7D7D7E7E7F80",
      INIT_41 => X"5E5E5F5F60606161626263636464656566666767686869696A6A6B6C6C6D6D6E",
      INIT_42 => X"4F50505151515252535354545455555656575758585859595A5A5B5B5C5C5D5D",
      INIT_43 => X"44454545454646464747474848484949494A4A4A4B4B4C4C4C4D4D4D4E4E4F4F",
      INIT_44 => X"3D3D3D3D3D3E3E3E3E3E3F3F3F3F404040404041414141424242434343434444",
      INIT_45 => X"3939393A3A3A3A3A3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3D",
      INIT_46 => X"3A3A3A3A3A3A3A3A3A3A3A393939393939393939393939393939393939393939",
      INIT_47 => X"3F3F3F3F3E3E3E3E3E3D3D3D3D3D3D3C3C3C3C3C3C3C3B3B3B3B3B3B3B3B3A3A",
      INIT_48 => X"484847474746464645454545444444434343434242424241414141404040403F",
      INIT_49 => X"54535353525251515150504F4F4F4E4E4E4D4D4C4C4C4B4B4B4A4A4A49494948",
      INIT_4A => X"6262616160605F5F5E5E5D5D5D5C5C5B5B5A5A59595958585757565656555554",
      INIT_4B => X"72717170706F6F6E6E6D6D6C6C6B6B6A6A696968686767666665656564646363",
      INIT_4C => X"8282818180807F7F7E7E7D7D7C7C7B7B7A7A7979787877777675757474737372",
      INIT_4D => X"9292919190908F8F8E8E8D8D8C8C8B8B8A8A8989888887878686858584848383",
      INIT_4E => X"A1A0A09F9F9F9E9E9D9D9C9C9C9B9B9A9A999998989797969696959594949393",
      INIT_4F => X"ADADACACACABABABAAAAAAA9A9A8A8A8A7A7A6A6A6A5A5A5A4A4A3A3A2A2A2A1",
      INIT_50 => X"B7B6B6B6B6B5B5B5B5B4B4B4B3B3B3B3B2B2B2B1B1B1B0B0B0AFAFAFAEAEAEAD",
      INIT_51 => X"BDBCBCBCBCBCBCBCBBBBBBBBBBBBBABABABABAB9B9B9B9B9B8B8B8B8B8B7B7B7",
      INIT_52 => X"BFBFBFBFBFBFBFBFBFBFBFBEBEBEBEBEBEBEBEBEBEBEBEBEBDBDBDBDBDBDBDBD",
      INIT_53 => X"BDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
      INIT_54 => X"B8B8B9B9B9B9B9BABABABABABABBBBBBBBBBBBBCBCBCBCBCBCBCBDBDBDBDBDBD",
      INIT_55 => X"B0B0B0B1B1B1B1B2B2B2B3B3B3B3B4B4B4B5B5B5B5B6B6B6B6B7B7B7B7B7B8B8",
      INIT_56 => X"A4A5A5A6A6A6A7A7A7A8A8A9A9A9AAAAAAABABABACACACADADADAEAEAEAFAFAF",
      INIT_57 => X"9798989999999A9A9B9B9C9C9C9D9D9E9E9E9F9FA0A0A1A1A1A2A2A3A3A3A4A4",
      INIT_58 => X"89898A8A8B8B8C8C8D8D8D8E8E8F8F9090919191929293939494959596969697",
      INIT_59 => X"7A7B7B7B7C7C7D7D7E7E7F7F8080818181828283838484858586868787878888",
      INIT_5A => X"6C6C6D6D6E6E6F6F6F707071717272727373747475757676767777787879797A",
      INIT_5B => X"5F60606061616162626363636464656565666667676768686969696A6A6B6B6C",
      INIT_5C => X"555555555656565757575858585959595A5A5A5B5B5B5C5C5C5D5D5D5E5E5E5F",
      INIT_5D => X"4D4D4D4D4D4E4E4E4E4F4F4F4F4F505050505151515152525253535353545454",
      INIT_5E => X"48484848484849494949494949494A4A4A4A4A4A4A4B4B4B4B4B4B4C4C4C4C4C",
      INIT_5F => X"4747474747474747474747474747474747474747474747474747474748484848",
      INIT_60 => X"4948484848484848484848474747474747474747474747474747474747474747",
      INIT_61 => X"4E4E4D4D4D4D4D4C4C4C4C4C4C4B4B4B4B4B4B4A4A4A4A4A4A49494949494949",
      INIT_62 => X"565655555555545454535353535252525251515151505050504F4F4F4F4F4E4E",
      INIT_63 => X"6160605F5F5F5E5E5E5D5D5D5C5C5C5B5B5B5A5A5A5959595858585857575756",
      INIT_64 => X"6D6C6C6C6B6B6A6A6A6969686868676766666665656564646363636262626161",
      INIT_65 => X"7A797979787877777676767575747474737372727271717070706F6F6E6E6E6D",
      INIT_66 => X"878786868585858484838383828281818080807F7F7E7E7E7D7D7C7C7B7B7B7A",
      INIT_67 => X"94939392929291919190908F8F8F8E8E8D8D8D8C8C8B8B8B8A8A898989888887",
      INIT_68 => X"9F9E9E9E9D9D9D9C9C9C9B9B9B9A9A9A99999998989897979796969595959494",
      INIT_69 => X"A8A8A7A7A7A7A6A6A6A6A5A5A5A4A4A4A4A3A3A3A2A2A2A2A1A1A1A0A0A09F9F",
      INIT_6A => X"AEAEAEAEAEAEADADADADADADACACACACACABABABABAAAAAAAAAAA9A9A9A9A8A8",
      INIT_6B => X"B2B2B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B0B0B0B0B0B0B0B0AFAFAFAFAFAF",
      INIT_6C => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2B2",
      INIT_6D => X"B0B0B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B3B3B3B3B3B3",
      INIT_6E => X"ABABABACACACACACADADADADADADAEAEAEAEAEAEAFAFAFAFAFAFB0B0B0B0B0B0",
      INIT_6F => X"A3A3A4A4A4A5A5A5A5A6A6A6A6A7A7A7A7A8A8A8A8A9A9A9A9A9AAAAAAAAABAB",
      INIT_70 => X"999A9A9A9B9B9B9C9C9C9D9D9D9E9E9E9E9F9F9FA0A0A0A1A1A1A1A2A2A2A3A3",
      INIT_71 => X"8E8F8F8F90909091919192929293939494949595959696969797979898989999",
      INIT_72 => X"82838383848485858586868687878888888989898A8A8B8B8B8C8C8C8D8D8D8E",
      INIT_73 => X"7677777878787979797A7A7A7B7B7C7C7C7D7D7D7E7E7F7F7F80808081818282",
      INIT_74 => X"6B6C6C6C6D6D6D6E6E6E6F6F6F70707071717172727373737474747575757676",
      INIT_75 => X"6262626263636364646464656565666666676767676868686969696A6A6A6B6B",
      INIT_76 => X"5A5A5A5A5B5B5B5B5C5C5C5C5C5D5D5D5D5E5E5E5E5F5F5F5F60606061616161",
      INIT_77 => X"545555555555555556565656565656575757575757585858585859595959595A",
      INIT_78 => X"5252525252525252525252525252525353535353535353535354545454545454",
      INIT_79 => X"5252525251515151515151515151515151515151515151515151515151525252",
      INIT_7A => X"5454545454545454535353535353535353535352525252525252525252525252",
      INIT_7B => X"5A59595959595858585858585757575757575656565656565555555555555555",
      INIT_7C => X"616161606060605F5F5F5F5E5E5E5E5D5D5D5D5C5C5C5C5C5B5B5B5B5A5A5A5A",
      INIT_7D => X"6A6A6A6969696868686767676766666665656565646464636363636262626261",
      INIT_7E => X"747474737373727272717171717070706F6F6F6E6E6E6D6D6D6C6C6C6B6B6B6B",
      INIT_7F => X"007F7F7E7E7E7D7D7C7C7C7B7B7B7A7A7A797979787878777777767676757575",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
     port map (
      DOBDO(3 downto 0) => DOBDO(3 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(3 downto 0) => dina(3 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(7 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  signal doutb_array : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\mux_b_wire.mux_reg.ce_pri.doutb_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => doutb_array(0),
      Q => doutb(0),
      R => '0'
    );
\mux_b_wire.mux_reg.ce_pri.doutb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => doutb_array(10),
      Q => doutb(10),
      R => '0'
    );
\mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => doutb_array(11),
      Q => doutb(11),
      R => '0'
    );
\mux_b_wire.mux_reg.ce_pri.doutb_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => doutb_array(1),
      Q => doutb(1),
      R => '0'
    );
\mux_b_wire.mux_reg.ce_pri.doutb_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => doutb_array(2),
      Q => doutb(2),
      R => '0'
    );
\mux_b_wire.mux_reg.ce_pri.doutb_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => doutb_array(3),
      Q => doutb(3),
      R => '0'
    );
\mux_b_wire.mux_reg.ce_pri.doutb_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => doutb_array(4),
      Q => doutb(4),
      R => '0'
    );
\mux_b_wire.mux_reg.ce_pri.doutb_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => doutb_array(5),
      Q => doutb(5),
      R => '0'
    );
\mux_b_wire.mux_reg.ce_pri.doutb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => doutb_array(6),
      Q => doutb(6),
      R => '0'
    );
\mux_b_wire.mux_reg.ce_pri.doutb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => doutb_array(7),
      Q => doutb(7),
      R => '0'
    );
\mux_b_wire.mux_reg.ce_pri.doutb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => doutb_array(8),
      Q => doutb(8),
      R => '0'
    );
\mux_b_wire.mux_reg.ce_pri.doutb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => doutb_array(9),
      Q => doutb(9),
      R => '0'
    );
\ramloop[0].ram.r\: entity work.ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width
     port map (
      DOBDO(3 downto 0) => doutb_array(3 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(3 downto 0) => dina(3 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOBDO(7 downto 0) => doutb_array(11 downto 4),
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(7 downto 0) => dina(11 downto 4),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_top;

architecture STRUCTURE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     6.86335 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "ScopeDesign_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 : entity is "yes";
end ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3;

architecture STRUCTURE of ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ScopeDesign_blk_mem_gen_0_0 is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ScopeDesign_blk_mem_gen_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ScopeDesign_blk_mem_gen_0_0 : entity is "ScopeDesign_blk_mem_gen_0_0,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ScopeDesign_blk_mem_gen_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ScopeDesign_blk_mem_gen_0_0 : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end ScopeDesign_blk_mem_gen_0_0;

architecture STRUCTURE of ScopeDesign_blk_mem_gen_0_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.86335 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ScopeDesign_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE WRITE_ONLY, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_ONLY, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => NLW_U0_douta_UNCONNECTED(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
