<profile>

<section name = "Vitis HLS Report for 'histogram_map3'" level="0">
<item name = "Date">Thu Jun  9 19:58:58 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">Prefix</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.727 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1066, 1066, 10.660 us, 10.660 us, 1066, 1066, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_histogram_map3_Pipeline_VITIS_LOOP_4_1_fu_57">histogram_map3_Pipeline_VITIS_LOOP_4_1, 546, 546, 5.460 us, 5.460 us, 546, 546, no</column>
<column name="grp_histogram_map3_Pipeline_VITIS_LOOP_10_2_fu_63">histogram_map3_Pipeline_VITIS_LOOP_10_2, 516, 516, 5.160 us, 5.160 us, 516, 516, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 128, 224, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 157, -</column>
<column name="Register">-, -, 50, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_histogram_map3_Pipeline_VITIS_LOOP_10_2_fu_63">histogram_map3_Pipeline_VITIS_LOOP_10_2, 0, 0, 116, 173, 0</column>
<column name="grp_histogram_map3_Pipeline_VITIS_LOOP_4_1_fu_57">histogram_map3_Pipeline_VITIS_LOOP_4_1, 0, 0, 12, 51, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="hist_address0">20, 4, 10, 40</column>
<column name="hist_ce0">20, 4, 1, 4</column>
<column name="hist_ce1">9, 2, 1, 2</column>
<column name="hist_d0">20, 4, 32, 128</column>
<column name="hist_we0">20, 4, 1, 4</column>
<column name="inputA_address0">14, 3, 9, 27</column>
<column name="inputA_ce0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_histogram_map3_Pipeline_VITIS_LOOP_10_2_fu_63_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_histogram_map3_Pipeline_VITIS_LOOP_4_1_fu_57_ap_start_reg">1, 0, 1, 0</column>
<column name="old_1_loc_fu_22">10, 0, 10, 0</column>
<column name="old_reg_103">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, histogram_map3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, histogram_map3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, histogram_map3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, histogram_map3, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, histogram_map3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, histogram_map3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, histogram_map3, return value</column>
<column name="inputA_address0">out, 9, ap_memory, inputA, array</column>
<column name="inputA_ce0">out, 1, ap_memory, inputA, array</column>
<column name="inputA_q0">in, 32, ap_memory, inputA, array</column>
<column name="hist_address0">out, 10, ap_memory, hist, array</column>
<column name="hist_ce0">out, 1, ap_memory, hist, array</column>
<column name="hist_we0">out, 1, ap_memory, hist, array</column>
<column name="hist_d0">out, 32, ap_memory, hist, array</column>
<column name="hist_address1">out, 10, ap_memory, hist, array</column>
<column name="hist_ce1">out, 1, ap_memory, hist, array</column>
<column name="hist_q1">in, 32, ap_memory, hist, array</column>
</table>
</item>
</section>
</profile>
