<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_AXI_3stage_CRO_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">1e+08</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">7</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">1e+08</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_CRO_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 19 20:57:58 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eb24104d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eb24104d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_AXI_3stage_CRO_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 19 20:57:58 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eb24104d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_CRO_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 19 20:57:58 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:dd669239</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_AXI_3stage_CRO_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 19 20:57:58 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:dd669239</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>num_oscillators</spirit:name>
        <spirit:displayName>Num Oscillators</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_oscillators">31</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0124/hdl/AXI_CRO_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/LUT6_NAND.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/LUT6_NOT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/frequency_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0124/hdl/AXI_CRO_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_AXI_3stage_CRO_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0124/hdl/AXI_CRO_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/LUT6_NAND.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/LUT6_NOT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/frequency_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0124/hdl/AXI_CRO_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_AXI_3stage_CRO_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>NAND controlled ring oscillator</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_AXI_3stage_CRO_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>num_oscillators</spirit:name>
      <spirit:displayName>Num Oscillators</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_oscillators" spirit:minimum="1" spirit:maximum="31" spirit:rangeType="long">31</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>AXI_3stage_BTI_v1</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20aad682_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306c55d3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702cdb47_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364f374f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db7fd9f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d97e309_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7e0d23_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aacd0e0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca83f6f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce141f0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d38eb35_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1cc3ba_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797c9818_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534a1749_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be4da_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423e20dc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfccf30_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0629f7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ebd7cc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbe6a74_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfd42f0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8a8868_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119b84e9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6127bbcb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5292efc2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5225c857_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5672047f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afe33d3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10677a44_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428f844d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fcc9e1_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729c914_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2daecbde_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71019a8f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270b1200_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137ab39_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2774fa2f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6511d5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee4a8dc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70833874_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b63a8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b97ad4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0aad48_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e17807f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b8193f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dec736f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef5ab50_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ebd9c5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b57c18_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c847252_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fce9bb3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46402dab_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d028763_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a36b224_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412d01f6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc3f789_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da3abe6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5082ff85_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325d2905_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8779ae_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120fea9e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5ca24a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0e8a00_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c06050_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d709cf_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cfd69c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44914954_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31389808_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfc180f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1845754a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ce8159_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbd0601_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3dd36d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b4e58c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b44c21_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50370ae9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69897250_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0c4892_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d457e1_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3614383e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528f6c8d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2394bb49_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13e9cf4a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2824170e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24132d0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5f420_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7494c1ba_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379f589b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e14a15_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e31d9f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11beb89a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478d57fe_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bd3fd5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4787b0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8738c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620eb18c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb02bd6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50140572_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7851825e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5523047_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25abcb01_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d94d76_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b8fb2b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66db81a2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e482228_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769b4c26_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a05ef6e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7967a15a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abf79bf_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f57f0cd_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6268b83b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b433c1e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc0c4e3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d73ac59_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b08d89_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682785bd_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c13a0e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299108fc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da6383c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa11c12_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdfa778_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62756525_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f938b9e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212948d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766fad9d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387dbf72_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e41408_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dff2837_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@454b5e1d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4401b0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a243ef1_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb462a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec428fb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fb5a24_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c12b612_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcf4650_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c065280_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aab0a5e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f3cbec_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ef3a87_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4079cef6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f49620_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a705ee_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781920fe_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a75b77_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c931bda_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba0ab2f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.num_oscillators" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0312d308"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ab8d2d83"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="140e0387"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="b7eb243d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="97d6f79d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
