<script type="text/javascript" src="http://ads.tripod.lycos.co.uk/ad/tripodbar/framejs.php?cat=memberpages.other&CC=uk&ord=6d92b8c1&adpref=&gg_bg=&gg_template="></script>
<HTML>
<HEAD>
<TITLE>POKE problems</TITLE>
<META name="description" content="Vic 20 network interface">
</HEAD>
<BODY BACKGROUND="../../../back.png" LINK="#0000EE" VLINK="#0000CC">
<TABLE BORDER=0 WIDTH=100% CELLSPACING=0 CELLPADDING=0>
<TR><TD WIDTH=25%><A HREF="index.html#poke">
  <IMG SRC="../../../up.gif" BORDER=0 ALT="Up one"></A></TD>
<TD ALIGN=CENTER>
<B><FONT SIZE=+1>POKE problems </FONT></B><FONT SIZE=-1>by Lee Davison</FONT>
</TD><TD WIDTH=25%><A HREF="../../../index.html">
 <IMG SRC="../../../epc.png" ALIGN=RIGHT BORDER=0 ALT="Up to top"></A>
</TD></TR></TABLE>
<HR>
<B><U>Introduction</U></B>
<BLOCKQUOTE><P ALIGN=JUSTIFY>
 If you're thinking of using Vic BASIC, or just about any other NMOS 6502 machine with
 MicroSoft BASIC, for PC card I/O there is a gotcha with POKE that you need to be aware
 of.
</BLOCKQUOTE>
<B><U>Reason</U></B>
<BLOCKQUOTE><P ALIGN=JUSTIFY>
 On the NMOS 6502 and similar CPUs when using indirect indexed addressing a spurious read
 cycle is generated. This can occur at the indexed address or, if the indexing has caused
 an overflow into the high byte, at $100 less than the indexed address. Look at the
 sequence of machine cycles for the NMOS chip during an indirect indexed write.
<P ALIGN=JUSTIFY>
 Cycle by cycle detail for &nbsp;<B><TT>LDA (zp),Y</TT></B>
<P ALIGN=JUSTIFY>
<TABLE CELLPADDING=8 CELLSPACING=0 BORDER=1 BGCOLOR=white><TR><TD>
<PRE>

cycle	type	address		description
-----	----	-------		-----------
  1	read	PC		fetch opcode, increment PC
  2	read	PC		fetch pointer address, increment PC
  3	read	pointer		fetch effective address low
  4	read	pointer+1	fetch effective address high,
				add Y to low byte of effective address		
  5	read	address+Y	read from effective address,
				fix high byte of effective address
  6	write	address+Y	write to effective address
</PRE>
</TD></TR></TABLE>
<P ALIGN=JUSTIFY>
 During cycle 5 there is a spurious read from the indexed address, if this is to a
 sequence sensetive device such as a network card or ATA drive it can cause unpredicatbl