<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='806' ll='809' type='llvm::SDValue llvm::SelectionDAG::getBuildVector(llvm::EVT VT, const llvm::SDLoc &amp; DL, ArrayRef&lt;llvm::SDUse&gt; Ops)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='802'>/// Return an ISD::BUILD_VECTOR node. The number of elements in VT,
  /// which must be a vector type, must match the number of operands in Ops.
  /// The operands must have the same type as (or, for integers, a type wider
  /// than) VT&apos;s element type.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='20001' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22visitEXTRACT_SUBVECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5859' u='c' c='_ZL16extractSubVectorN4llvm7SDValueEjRNS_12SelectionDAGERKNS_5SDLocEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='10282' u='c' c='_ZNK4llvm17X86TargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='10482' u='c' c='_ZNK4llvm17X86TargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='10483' u='c' c='_ZNK4llvm17X86TargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45407' u='c' c='_ZL12combineStorePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45410' u='c' c='_ZL12combineStorePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='49773' u='c' c='_ZL23combineExtractSubvectorPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
