
*** Running vivado
    with args -log design_1_Sorting_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Sorting_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_Sorting_0_0.tcl -notrace
Command: synth_design -top design_1_Sorting_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 404.270 ; gain = 99.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Sorting_0_0' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_Sorting_0_0/synth/design_1_Sorting_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Sorting_v2_0' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Sorting_v2_0_S00_AXI' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Sorting' [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/src/Sorting.v:23]
WARNING: [Synth 8-324] index 8 out of range [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/src/Sorting.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Sorting' (1#1) [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/src/Sorting.v:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0_S00_AXI.v:245]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0_S00_AXI.v:246]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0_S00_AXI.v:247]
WARNING: [Synth 8-6014] Unused sequential element slv_reg12_reg was removed.  [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0_S00_AXI.v:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg13_reg was removed.  [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0_S00_AXI.v:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg14_reg was removed.  [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0_S00_AXI.v:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg16_reg was removed.  [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0_S00_AXI.v:252]
INFO: [Synth 8-6155] done synthesizing module 'Sorting_v2_0_S00_AXI' (2#1) [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Sorting_v2_0' (3#1) [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ipshared/6e4c/hdl/Sorting_v2_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Sorting_0_0' (4#1) [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_Sorting_0_0/synth/design_1_Sorting_0_0.v:57]
WARNING: [Synth 8-3331] design Sorting_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Sorting_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Sorting_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Sorting_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Sorting_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Sorting_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 459.328 ; gain = 154.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 459.328 ; gain = 154.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 459.328 ; gain = 154.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_Sorting_0_0/src/Sorting_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.srcs/sources_1/bd/design_1/ip/design_1_Sorting_0_0/src/Sorting_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/design_1_Sorting_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/design_1_Sorting_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 825.867 ; gain = 1.641
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 825.867 ; gain = 521.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 825.867 ; gain = 521.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/design_1_Sorting_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 825.867 ; gain = 521.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 825.867 ; gain = 521.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 26    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 87    
	  18 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Sorting 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 78    
Module Sorting_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  18 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Sorting_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Sorting_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Sorting_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Sorting_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Sorting_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Sorting_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/Sorting_v2_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/Sorting_v2_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sorting_v2_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Sorting_v2_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/Sorting_v2_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sorting_v2_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Sorting_v2_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Sorting_v2_0.
WARNING: [Synth 8-3332] Sequential element (Sorting_v2_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Sorting_v2_0.
WARNING: [Synth 8-3332] Sequential element (Sorting_v2_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Sorting_v2_0.
WARNING: [Synth 8-3332] Sequential element (Sorting_v2_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Sorting_v2_0.
WARNING: [Synth 8-3332] Sequential element (Sorting_v2_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Sorting_v2_0.
WARNING: [Synth 8-3332] Sequential element (Sorting_v2_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Sorting_v2_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 825.867 ; gain = 521.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 825.867 ; gain = 521.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 992.555 ; gain = 688.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 992.555 ; gain = 688.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 992.555 ; gain = 688.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 992.555 ; gain = 688.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 992.555 ; gain = 688.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 992.555 ; gain = 688.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 992.555 ; gain = 688.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 992.555 ; gain = 688.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   140|
|2     |LUT1   |     1|
|3     |LUT2   |    38|
|4     |LUT3   |   578|
|5     |LUT4   |   324|
|6     |LUT5   |  1376|
|7     |LUT6   |  1131|
|8     |MUXF7  |    64|
|9     |MUXF8  |    32|
|10    |FDRE   |   847|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |  4532|
|2     |  inst                        |Sorting_v2_0         |  4532|
|3     |    Sorting_v2_0_S00_AXI_inst |Sorting_v2_0_S00_AXI |  4532|
|4     |      Sorting_i               |Sorting              |  3884|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 992.555 ; gain = 688.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 992.555 ; gain = 321.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 992.555 ; gain = 688.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_Sorting_0_0' is not ideal for floorplanning, since the cellview 'Sorting' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 992.555 ; gain = 699.473
INFO: [Common 17-1381] The checkpoint 'D:/123NCKU/FPGA/Lab5_HW_v2/Lab5_HW_v2.runs/design_1_Sorting_0_0_synth_1/design_1_Sorting_0_0.dcp' has been generated.
