
RTOS_LAB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d8b4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009fc  0800da48  0800da48  0001da48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e444  0800e444  000206e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e444  0800e444  0001e444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e44c  0800e44c  000206e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800e44c  0800e44c  0001e44c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e454  0800e454  0001e454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006e4  20000000  0800e458  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d88  200006e8  0800eb3c  000206e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004470  0800eb3c  00024470  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000206e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020714  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ca8f  00000000  00000000  00020757  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bf0  00000000  00000000  0003d1e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001808  00000000  00000000  00040dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001296  00000000  00000000  000425e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a843  00000000  00000000  00043876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019d92  00000000  00000000  0006e0b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010028c  00000000  00000000  00087e4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000778c  00000000  00000000  001880d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0018f864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006e8 	.word	0x200006e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800da2c 	.word	0x0800da2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006ec 	.word	0x200006ec
 80001cc:	0800da2c 	.word	0x0800da2c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <vApplicationIdleHook>:
/* Hook prototypes */
void vApplicationIdleHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
   idle_hook_count++;
 8000ea8:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <vApplicationIdleHook+0x20>)
 8000eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eae:	1c50      	adds	r0, r2, #1
 8000eb0:	f143 0100 	adc.w	r1, r3, #0
 8000eb4:	4b03      	ldr	r3, [pc, #12]	; (8000ec4 <vApplicationIdleHook+0x20>)
 8000eb6:	e9c3 0100 	strd	r0, r1, [r3]
}
 8000eba:	bf00      	nop
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	20000708 	.word	0x20000708

08000ec8 <init_teller>:
uint16_t total_customer_queue_time = 0;
uint16_t max_customer_queue_time = 0;
uint16_t max_customer_queue_depth = 0;

void init_teller(TELLER_INFO* teller)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
	teller->max_wait_time = 0;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
	teller->max_service_time = 0;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	605a      	str	r2, [r3, #4]
	teller->max_break_time = 0;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2200      	movs	r2, #0
 8000ee0:	609a      	str	r2, [r3, #8]
	teller->min_break_time = (uint32_t)(-1);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ee8:	60da      	str	r2, [r3, #12]
	teller->total_service_time = 0;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2200      	movs	r2, #0
 8000eee:	821a      	strh	r2, [r3, #16]
	teller->total_wait_time = 0;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	831a      	strh	r2, [r3, #24]
	teller->total_waits_taken = 0;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	835a      	strh	r2, [r3, #26]
	teller->total_break_time = 0;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2200      	movs	r2, #0
 8000f00:	829a      	strh	r2, [r3, #20]
	teller->total_breaks_taken = 0;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2200      	movs	r2, #0
 8000f06:	82da      	strh	r2, [r3, #22]
	teller->total_customers_serviced = 0;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	825a      	strh	r2, [r3, #18]
	teller->next_available_natural_break_time = rand_range(MIN_TELLER_BREAK_WAIT, MAX_TELLER_BREAK_WAIT);
 8000f0e:	f241 7270 	movw	r2, #6000	; 0x1770
 8000f12:	f04f 0300 	mov.w	r3, #0
 8000f16:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000f1a:	f04f 0100 	mov.w	r1, #0
 8000f1e:	f001 f813 	bl	8001f48 <rand_range>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	b292      	uxth	r2, r2
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	839a      	strh	r2, [r3, #28]
	teller->status = status_waiting;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2201      	movs	r2, #1
 8000f30:	77da      	strb	r2, [r3, #31]
	teller->forced_break_flag = false;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2200      	movs	r2, #0
 8000f36:	779a      	strb	r2, [r3, #30]

}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <reset_and_init_customer>:

void reset_and_init_customer(CUSTOMER_INFO* customer)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
	customer->service_time = rand_range(MIN_SERVICE_TIME, MAX_SERVICE_TIME);
 8000f48:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000f4c:	f04f 0300 	mov.w	r3, #0
 8000f50:	f04f 0032 	mov.w	r0, #50	; 0x32
 8000f54:	f04f 0100 	mov.w	r1, #0
 8000f58:	f000 fff6 	bl	8001f48 <rand_range>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	460b      	mov	r3, r1
 8000f60:	b292      	uxth	r2, r2
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	801a      	strh	r2, [r3, #0]
	customer->time_entered_queue = HAL_GetTick();
 8000f66:	f001 fabd 	bl	80024e4 <HAL_GetTick>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	605a      	str	r2, [r3, #4]
}
 8000f70:	bf00      	nop
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <HAL_GPIO_EXTI_Callback>:
* @brief Callback for S1-S3 SHIELD BUTTONS interrupt.
* @param GPIO_Pin: The GPIO_Pin of the button that generated the interrupt.
* @retval None
*/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	80fb      	strh	r3, [r7, #6]
	TELLER_INFO* teller;

	// First button corresponds to teller01.
	if(GPIO_Pin == S1_SHLD_BUTTON_Pin)
 8000f82:	88fb      	ldrh	r3, [r7, #6]
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d101      	bne.n	8000f8c <HAL_GPIO_EXTI_Callback+0x14>
	{
		teller = &teller01_info;
 8000f88:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000f8a:	60fb      	str	r3, [r7, #12]
	}

	// Second button corresponds to teller02.
	if(GPIO_Pin == S2_SHLD_BUTTON_Pin)
 8000f8c:	88fb      	ldrh	r3, [r7, #6]
 8000f8e:	2b10      	cmp	r3, #16
 8000f90:	d101      	bne.n	8000f96 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		teller = &teller02_info;
 8000f92:	4b0d      	ldr	r3, [pc, #52]	; (8000fc8 <HAL_GPIO_EXTI_Callback+0x50>)
 8000f94:	60fb      	str	r3, [r7, #12]
	}

	// Third button corresponds to teller03.
	if(GPIO_Pin == S3_SHLD_BUTTON_Pin)
 8000f96:	88fb      	ldrh	r3, [r7, #6]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d101      	bne.n	8000fa0 <HAL_GPIO_EXTI_Callback+0x28>
	{
		teller = &teller03_info;
 8000f9c:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <HAL_GPIO_EXTI_Callback+0x54>)
 8000f9e:	60fb      	str	r3, [r7, #12]
	}

	// Callback is triggered by both the rising AND falling edge, so we just toggle.
	teller->forced_break_flag ^= 1;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	7f9b      	ldrb	r3, [r3, #30]
 8000fa4:	f083 0301 	eor.w	r3, r3, #1
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	bf14      	ite	ne
 8000fae:	2301      	movne	r3, #1
 8000fb0:	2300      	moveq	r3, #0
 8000fb2:	b2da      	uxtb	r2, r3
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	779a      	strb	r2, [r3, #30]
}
 8000fb8:	bf00      	nop
 8000fba:	3714      	adds	r7, #20
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	20000810 	.word	0x20000810
 8000fc8:	20000830 	.word	0x20000830
 8000fcc:	20000850 	.word	0x20000850

08000fd0 <shiftOut>:
* @param clock_port: The port of the GPIO pin associated with the clock used to operate shift register.
* @param clock_pin: The GPIO clock pin.
* @param value: The value to shift into the data pin.
* @retval None
*/
static inline void shiftOut(GPIO_TypeDef* data_port, uint16_t data_pin, GPIO_TypeDef* clock_port, uint16_t clock_pin, uint8_t value) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	607a      	str	r2, [r7, #4]
 8000fda:	461a      	mov	r2, r3
 8000fdc:	460b      	mov	r3, r1
 8000fde:	817b      	strh	r3, [r7, #10]
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	813b      	strh	r3, [r7, #8]
	for(int ii=0x80; ii; ii>>=1) {
 8000fe4:	2380      	movs	r3, #128	; 0x80
 8000fe6:	617b      	str	r3, [r7, #20]
 8000fe8:	e01d      	b.n	8001026 <shiftOut+0x56>
		HAL_GPIO_WritePin(clock_port, clock_pin, GPIO_PIN_RESET);
 8000fea:	893b      	ldrh	r3, [r7, #8]
 8000fec:	2200      	movs	r2, #0
 8000fee:	4619      	mov	r1, r3
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f001 fd0f 	bl	8002a14 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(data_port, data_pin, (value&ii)!=0);
 8000ff6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	bf14      	ite	ne
 8001002:	2301      	movne	r3, #1
 8001004:	2300      	moveq	r3, #0
 8001006:	b2db      	uxtb	r3, r3
 8001008:	461a      	mov	r2, r3
 800100a:	897b      	ldrh	r3, [r7, #10]
 800100c:	4619      	mov	r1, r3
 800100e:	68f8      	ldr	r0, [r7, #12]
 8001010:	f001 fd00 	bl	8002a14 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clock_port, clock_pin, GPIO_PIN_SET);
 8001014:	893b      	ldrh	r3, [r7, #8]
 8001016:	2201      	movs	r2, #1
 8001018:	4619      	mov	r1, r3
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f001 fcfa 	bl	8002a14 <HAL_GPIO_WritePin>
	for(int ii=0x80; ii; ii>>=1) {
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	105b      	asrs	r3, r3, #1
 8001024:	617b      	str	r3, [r7, #20]
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d1de      	bne.n	8000fea <shiftOut+0x1a>
	}
}
 800102c:	bf00      	nop
 800102e:	bf00      	nop
 8001030:	3718      	adds	r7, #24
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <set_segment_digit>:
* @param digit: The digit to set (four in total)	.
* @param value: The value to set.
* @retval None
*/
static inline void set_segment_digit(uint8_t digit, uint8_t value)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af02      	add	r7, sp, #8
 800103e:	4603      	mov	r3, r0
 8001040:	460a      	mov	r2, r1
 8001042:	71fb      	strb	r3, [r7, #7]
 8001044:	4613      	mov	r3, r2
 8001046:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(SHLD_D4_SEG7_Latch_GPIO_Port, SHLD_D4_SEG7_Latch_Pin, GPIO_PIN_RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	2120      	movs	r1, #32
 800104c:	4811      	ldr	r0, [pc, #68]	; (8001094 <set_segment_digit+0x5c>)
 800104e:	f001 fce1 	bl	8002a14 <HAL_GPIO_WritePin>
	shiftOut(SHLD_D8_SEG7_Data_GPIO_Port, SHLD_D8_SEG7_Data_Pin, SHLD_D7_SEG7_Clock_GPIO_Port, SHLD_D7_SEG7_Clock_Pin, value);
 8001052:	79bb      	ldrb	r3, [r7, #6]
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	f44f 7380 	mov.w	r3, #256	; 0x100
 800105a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800105e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001062:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001066:	f7ff ffb3 	bl	8000fd0 <shiftOut>
	shiftOut(SHLD_D8_SEG7_Data_GPIO_Port, SHLD_D8_SEG7_Data_Pin, SHLD_D7_SEG7_Clock_GPIO_Port, SHLD_D7_SEG7_Clock_Pin, digit);
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	9300      	str	r3, [sp, #0]
 800106e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001072:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001076:	f44f 7100 	mov.w	r1, #512	; 0x200
 800107a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800107e:	f7ff ffa7 	bl	8000fd0 <shiftOut>
	HAL_GPIO_WritePin(SHLD_D4_SEG7_Latch_GPIO_Port, SHLD_D4_SEG7_Latch_Pin, GPIO_PIN_SET);
 8001082:	2201      	movs	r2, #1
 8001084:	2120      	movs	r1, #32
 8001086:	4803      	ldr	r0, [pc, #12]	; (8001094 <set_segment_digit+0x5c>)
 8001088:	f001 fcc4 	bl	8002a14 <HAL_GPIO_WritePin>
}
 800108c:	bf00      	nop
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	48000400 	.word	0x48000400

08001098 <set_segment_display>:
*
* @param num: The four digit number to set the display to (MAX: 9999).
* @retval None
*/
void set_segment_display(uint16_t num)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	80fb      	strh	r3, [r7, #6]
	uint8_t digit = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	73fb      	strb	r3, [r7, #15]
	uint8_t value;
	while(digit < NUM_SEGMENT_DIGITS)
 80010a6:	e01e      	b.n	80010e6 <set_segment_display+0x4e>
	{
		value = num % 10;
 80010a8:	88fa      	ldrh	r2, [r7, #6]
 80010aa:	4b14      	ldr	r3, [pc, #80]	; (80010fc <set_segment_display+0x64>)
 80010ac:	fba3 1302 	umull	r1, r3, r3, r2
 80010b0:	08d9      	lsrs	r1, r3, #3
 80010b2:	460b      	mov	r3, r1
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	440b      	add	r3, r1
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	b29b      	uxth	r3, r3
 80010be:	73bb      	strb	r3, [r7, #14]
		set_segment_digit(SEGMENT_DIGIT[digit], SEGMENT_NUM[value]);
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	4a0f      	ldr	r2, [pc, #60]	; (8001100 <set_segment_display+0x68>)
 80010c4:	5cd2      	ldrb	r2, [r2, r3]
 80010c6:	7bbb      	ldrb	r3, [r7, #14]
 80010c8:	490e      	ldr	r1, [pc, #56]	; (8001104 <set_segment_display+0x6c>)
 80010ca:	5ccb      	ldrb	r3, [r1, r3]
 80010cc:	4619      	mov	r1, r3
 80010ce:	4610      	mov	r0, r2
 80010d0:	f7ff ffb2 	bl	8001038 <set_segment_digit>
		num /= 10;
 80010d4:	88fb      	ldrh	r3, [r7, #6]
 80010d6:	4a09      	ldr	r2, [pc, #36]	; (80010fc <set_segment_display+0x64>)
 80010d8:	fba2 2303 	umull	r2, r3, r2, r3
 80010dc:	08db      	lsrs	r3, r3, #3
 80010de:	80fb      	strh	r3, [r7, #6]
		digit++;
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	3301      	adds	r3, #1
 80010e4:	73fb      	strb	r3, [r7, #15]
	while(digit < NUM_SEGMENT_DIGITS)
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
 80010e8:	2b03      	cmp	r3, #3
 80010ea:	d9dd      	bls.n	80010a8 <set_segment_display+0x10>
	}
	set_segment_digit(0, 0);
 80010ec:	2100      	movs	r1, #0
 80010ee:	2000      	movs	r0, #0
 80010f0:	f7ff ffa2 	bl	8001038 <set_segment_digit>
}
 80010f4:	bf00      	nop
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	cccccccd 	.word	0xcccccccd
 8001100:	0800e064 	.word	0x0800e064
 8001104:	0800e068 	.word	0x0800e068

08001108 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800110c:	f001 f9b6 	bl	800247c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001110:	f000 f88c 	bl	800122c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001114:	f000 f95a 	bl	80013cc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001118:	f000 f928 	bl	800136c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800111c:	f000 f8d8 	bl	80012d0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Initialize tellers
  init_teller(&teller01_info);
 8001120:	4828      	ldr	r0, [pc, #160]	; (80011c4 <main+0xbc>)
 8001122:	f7ff fed1 	bl	8000ec8 <init_teller>
  init_teller(&teller02_info);
 8001126:	4828      	ldr	r0, [pc, #160]	; (80011c8 <main+0xc0>)
 8001128:	f7ff fece 	bl	8000ec8 <init_teller>
  init_teller(&teller03_info);
 800112c:	4827      	ldr	r0, [pc, #156]	; (80011cc <main+0xc4>)
 800112e:	f7ff fecb 	bl	8000ec8 <init_teller>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001132:	f004 fa71 	bl	8005618 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of Mutex01 */
  Mutex01Handle = osMutexNew(&Mutex01_attributes);
 8001136:	4826      	ldr	r0, [pc, #152]	; (80011d0 <main+0xc8>)
 8001138:	f004 fb87 	bl	800584a <osMutexNew>
 800113c:	4603      	mov	r3, r0
 800113e:	4a25      	ldr	r2, [pc, #148]	; (80011d4 <main+0xcc>)
 8001140:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of customerQueue */
  customerQueueHandle = osMessageQueueNew (421, sizeof(uint64_t), &customerQueue_attributes);
 8001142:	4a25      	ldr	r2, [pc, #148]	; (80011d8 <main+0xd0>)
 8001144:	2108      	movs	r1, #8
 8001146:	f240 10a5 	movw	r0, #421	; 0x1a5
 800114a:	f004 fc8c 	bl	8005a66 <osMessageQueueNew>
 800114e:	4603      	mov	r3, r0
 8001150:	4a22      	ldr	r2, [pc, #136]	; (80011dc <main+0xd4>)
 8001152:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of updateSegment */
  updateSegmentHandle = osThreadNew(StartUpdateSegment, NULL, &updateSegment_attributes);
 8001154:	4a22      	ldr	r2, [pc, #136]	; (80011e0 <main+0xd8>)
 8001156:	2100      	movs	r1, #0
 8001158:	4822      	ldr	r0, [pc, #136]	; (80011e4 <main+0xdc>)
 800115a:	f004 faa7 	bl	80056ac <osThreadNew>
 800115e:	4603      	mov	r3, r0
 8001160:	4a21      	ldr	r2, [pc, #132]	; (80011e8 <main+0xe0>)
 8001162:	6013      	str	r3, [r2, #0]

  /* creation of genCustomer */
  genCustomerHandle = osThreadNew(StartGenCustomerTask, NULL, &genCustomer_attributes);
 8001164:	4a21      	ldr	r2, [pc, #132]	; (80011ec <main+0xe4>)
 8001166:	2100      	movs	r1, #0
 8001168:	4821      	ldr	r0, [pc, #132]	; (80011f0 <main+0xe8>)
 800116a:	f004 fa9f 	bl	80056ac <osThreadNew>
 800116e:	4603      	mov	r3, r0
 8001170:	4a20      	ldr	r2, [pc, #128]	; (80011f4 <main+0xec>)
 8001172:	6013      	str	r3, [r2, #0]

  /* creation of teller01 */
  teller01Handle = osThreadNew(StartTeller01, NULL, &teller01_attributes);
 8001174:	4a20      	ldr	r2, [pc, #128]	; (80011f8 <main+0xf0>)
 8001176:	2100      	movs	r1, #0
 8001178:	4820      	ldr	r0, [pc, #128]	; (80011fc <main+0xf4>)
 800117a:	f004 fa97 	bl	80056ac <osThreadNew>
 800117e:	4603      	mov	r3, r0
 8001180:	4a1f      	ldr	r2, [pc, #124]	; (8001200 <main+0xf8>)
 8001182:	6013      	str	r3, [r2, #0]

  /* creation of teller02 */
  teller02Handle = osThreadNew(StartTeller02, NULL, &teller02_attributes);
 8001184:	4a1f      	ldr	r2, [pc, #124]	; (8001204 <main+0xfc>)
 8001186:	2100      	movs	r1, #0
 8001188:	481f      	ldr	r0, [pc, #124]	; (8001208 <main+0x100>)
 800118a:	f004 fa8f 	bl	80056ac <osThreadNew>
 800118e:	4603      	mov	r3, r0
 8001190:	4a1e      	ldr	r2, [pc, #120]	; (800120c <main+0x104>)
 8001192:	6013      	str	r3, [r2, #0]

  /* creation of teller03 */
  teller03Handle = osThreadNew(StartTeller03, NULL, &teller03_attributes);
 8001194:	4a1e      	ldr	r2, [pc, #120]	; (8001210 <main+0x108>)
 8001196:	2100      	movs	r1, #0
 8001198:	481e      	ldr	r0, [pc, #120]	; (8001214 <main+0x10c>)
 800119a:	f004 fa87 	bl	80056ac <osThreadNew>
 800119e:	4603      	mov	r3, r0
 80011a0:	4a1d      	ldr	r2, [pc, #116]	; (8001218 <main+0x110>)
 80011a2:	6013      	str	r3, [r2, #0]

  /* creation of simMonitorInfo */
  simMonitorInfoHandle = osThreadNew(StartSimMonitorInfo, NULL, &simMonitorInfo_attributes);
 80011a4:	4a1d      	ldr	r2, [pc, #116]	; (800121c <main+0x114>)
 80011a6:	2100      	movs	r1, #0
 80011a8:	481d      	ldr	r0, [pc, #116]	; (8001220 <main+0x118>)
 80011aa:	f004 fa7f 	bl	80056ac <osThreadNew>
 80011ae:	4603      	mov	r3, r0
 80011b0:	4a1c      	ldr	r2, [pc, #112]	; (8001224 <main+0x11c>)
 80011b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  // Grab reference point to get an accurate reading of simulated time.
  SIMULATED_TIME_START = HAL_GetTick();
 80011b4:	f001 f996 	bl	80024e4 <HAL_GetTick>
 80011b8:	4603      	mov	r3, r0
 80011ba:	4a1b      	ldr	r2, [pc, #108]	; (8001228 <main+0x120>)
 80011bc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80011be:	f004 fa4f 	bl	8005660 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80011c2:	e7fe      	b.n	80011c2 <main+0xba>
 80011c4:	20000810 	.word	0x20000810
 80011c8:	20000830 	.word	0x20000830
 80011cc:	20000850 	.word	0x20000850
 80011d0:	0800e054 	.word	0x0800e054
 80011d4:	20000808 	.word	0x20000808
 80011d8:	0800e03c 	.word	0x0800e03c
 80011dc:	20000804 	.word	0x20000804
 80011e0:	0800df64 	.word	0x0800df64
 80011e4:	080017e9 	.word	0x080017e9
 80011e8:	200007ec 	.word	0x200007ec
 80011ec:	0800df88 	.word	0x0800df88
 80011f0:	08001839 	.word	0x08001839
 80011f4:	200007f0 	.word	0x200007f0
 80011f8:	0800dfac 	.word	0x0800dfac
 80011fc:	080018d1 	.word	0x080018d1
 8001200:	200007f4 	.word	0x200007f4
 8001204:	0800dfd0 	.word	0x0800dfd0
 8001208:	080018f5 	.word	0x080018f5
 800120c:	200007f8 	.word	0x200007f8
 8001210:	0800dff4 	.word	0x0800dff4
 8001214:	08001919 	.word	0x08001919
 8001218:	200007fc 	.word	0x200007fc
 800121c:	0800e018 	.word	0x0800e018
 8001220:	0800193d 	.word	0x0800193d
 8001224:	20000800 	.word	0x20000800
 8001228:	2000080c 	.word	0x2000080c

0800122c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b096      	sub	sp, #88	; 0x58
 8001230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001232:	f107 0314 	add.w	r3, r7, #20
 8001236:	2244      	movs	r2, #68	; 0x44
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f007 ff81 	bl	8009142 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001240:	463b      	mov	r3, r7
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
 800124c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800124e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001252:	f001 fc1d 	bl	8002a90 <HAL_PWREx_ControlVoltageScaling>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800125c:	f000 fdd4 	bl	8001e08 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001260:	2302      	movs	r3, #2
 8001262:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001264:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001268:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800126a:	2310      	movs	r3, #16
 800126c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800126e:	2302      	movs	r3, #2
 8001270:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001272:	2302      	movs	r3, #2
 8001274:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001276:	2301      	movs	r3, #1
 8001278:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800127a:	230a      	movs	r3, #10
 800127c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800127e:	2307      	movs	r3, #7
 8001280:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001282:	2302      	movs	r3, #2
 8001284:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001286:	2302      	movs	r3, #2
 8001288:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	4618      	mov	r0, r3
 8001290:	f001 fc54 	bl	8002b3c <HAL_RCC_OscConfig>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800129a:	f000 fdb5 	bl	8001e08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800129e:	230f      	movs	r3, #15
 80012a0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012a2:	2303      	movs	r3, #3
 80012a4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012b2:	463b      	mov	r3, r7
 80012b4:	2104      	movs	r1, #4
 80012b6:	4618      	mov	r0, r3
 80012b8:	f002 f81c 	bl	80032f4 <HAL_RCC_ClockConfig>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012c2:	f000 fda1 	bl	8001e08 <Error_Handler>
  }
}
 80012c6:	bf00      	nop
 80012c8:	3758      	adds	r7, #88	; 0x58
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012ee:	4b1e      	ldr	r3, [pc, #120]	; (8001368 <MX_TIM2_Init+0x98>)
 80012f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012f6:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <MX_TIM2_Init+0x98>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fc:	4b1a      	ldr	r3, [pc, #104]	; (8001368 <MX_TIM2_Init+0x98>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001302:	4b19      	ldr	r3, [pc, #100]	; (8001368 <MX_TIM2_Init+0x98>)
 8001304:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001308:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800130a:	4b17      	ldr	r3, [pc, #92]	; (8001368 <MX_TIM2_Init+0x98>)
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001310:	4b15      	ldr	r3, [pc, #84]	; (8001368 <MX_TIM2_Init+0x98>)
 8001312:	2200      	movs	r2, #0
 8001314:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001316:	4814      	ldr	r0, [pc, #80]	; (8001368 <MX_TIM2_Init+0x98>)
 8001318:	f002 fefe 	bl	8004118 <HAL_TIM_Base_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001322:	f000 fd71 	bl	8001e08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001326:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800132a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800132c:	f107 0310 	add.w	r3, r7, #16
 8001330:	4619      	mov	r1, r3
 8001332:	480d      	ldr	r0, [pc, #52]	; (8001368 <MX_TIM2_Init+0x98>)
 8001334:	f003 f8ba 	bl	80044ac <HAL_TIM_ConfigClockSource>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800133e:	f000 fd63 	bl	8001e08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001342:	2300      	movs	r3, #0
 8001344:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	4619      	mov	r1, r3
 800134e:	4806      	ldr	r0, [pc, #24]	; (8001368 <MX_TIM2_Init+0x98>)
 8001350:	f003 fad2 	bl	80048f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800135a:	f000 fd55 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800135e:	bf00      	nop
 8001360:	3720      	adds	r7, #32
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000718 	.word	0x20000718

0800136c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001370:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 8001372:	4a15      	ldr	r2, [pc, #84]	; (80013c8 <MX_USART2_UART_Init+0x5c>)
 8001374:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001376:	4b13      	ldr	r3, [pc, #76]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 8001378:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800137c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800137e:	4b11      	ldr	r3, [pc, #68]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001384:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 8001386:	2200      	movs	r2, #0
 8001388:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800138a:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001390:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 8001392:	220c      	movs	r2, #12
 8001394:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001396:	4b0b      	ldr	r3, [pc, #44]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800139c:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 800139e:	2200      	movs	r2, #0
 80013a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013a2:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013a8:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013ae:	4805      	ldr	r0, [pc, #20]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 80013b0:	f003 fb48 	bl	8004a44 <HAL_UART_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013ba:	f000 fd25 	bl	8001e08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000764 	.word	0x20000764
 80013c8:	40004400 	.word	0x40004400

080013cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08a      	sub	sp, #40	; 0x28
 80013d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d2:	f107 0314 	add.w	r3, r7, #20
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
 80013e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e2:	4b57      	ldr	r3, [pc, #348]	; (8001540 <MX_GPIO_Init+0x174>)
 80013e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e6:	4a56      	ldr	r2, [pc, #344]	; (8001540 <MX_GPIO_Init+0x174>)
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ee:	4b54      	ldr	r3, [pc, #336]	; (8001540 <MX_GPIO_Init+0x174>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f2:	f003 0304 	and.w	r3, r3, #4
 80013f6:	613b      	str	r3, [r7, #16]
 80013f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013fa:	4b51      	ldr	r3, [pc, #324]	; (8001540 <MX_GPIO_Init+0x174>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fe:	4a50      	ldr	r2, [pc, #320]	; (8001540 <MX_GPIO_Init+0x174>)
 8001400:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001404:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001406:	4b4e      	ldr	r3, [pc, #312]	; (8001540 <MX_GPIO_Init+0x174>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001412:	4b4b      	ldr	r3, [pc, #300]	; (8001540 <MX_GPIO_Init+0x174>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001416:	4a4a      	ldr	r2, [pc, #296]	; (8001540 <MX_GPIO_Init+0x174>)
 8001418:	f043 0301 	orr.w	r3, r3, #1
 800141c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800141e:	4b48      	ldr	r3, [pc, #288]	; (8001540 <MX_GPIO_Init+0x174>)
 8001420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800142a:	4b45      	ldr	r3, [pc, #276]	; (8001540 <MX_GPIO_Init+0x174>)
 800142c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142e:	4a44      	ldr	r2, [pc, #272]	; (8001540 <MX_GPIO_Init+0x174>)
 8001430:	f043 0302 	orr.w	r3, r3, #2
 8001434:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001436:	4b42      	ldr	r3, [pc, #264]	; (8001540 <MX_GPIO_Init+0x174>)
 8001438:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	607b      	str	r3, [r7, #4]
 8001440:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|SHLD_D7_SEG7_Clock_Pin|SHLD_D8_SEG7_Data_Pin, GPIO_PIN_RESET);
 8001442:	2200      	movs	r2, #0
 8001444:	f44f 7148 	mov.w	r1, #800	; 0x320
 8001448:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800144c:	f001 fae2 	bl	8002a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHLD_D4_SEG7_Latch_GPIO_Port, SHLD_D4_SEG7_Latch_Pin, GPIO_PIN_RESET);
 8001450:	2200      	movs	r2, #0
 8001452:	2120      	movs	r1, #32
 8001454:	483b      	ldr	r0, [pc, #236]	; (8001544 <MX_GPIO_Init+0x178>)
 8001456:	f001 fadd 	bl	8002a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800145a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800145e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001460:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	4619      	mov	r1, r3
 8001470:	4835      	ldr	r0, [pc, #212]	; (8001548 <MX_GPIO_Init+0x17c>)
 8001472:	f001 f925 	bl	80026c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : S1_SHLD_BUTTON_Pin S2_SHLD_BUTTON_Pin */
  GPIO_InitStruct.Pin = S1_SHLD_BUTTON_Pin|S2_SHLD_BUTTON_Pin;
 8001476:	2312      	movs	r3, #18
 8001478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800147a:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800147e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001484:	f107 0314 	add.w	r3, r7, #20
 8001488:	4619      	mov	r1, r3
 800148a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800148e:	f001 f917 	bl	80026c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001492:	2320      	movs	r3, #32
 8001494:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001496:	2301      	movs	r3, #1
 8001498:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149e:	2300      	movs	r3, #0
 80014a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014a2:	f107 0314 	add.w	r3, r7, #20
 80014a6:	4619      	mov	r1, r3
 80014a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ac:	f001 f908 	bl	80026c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : S3_SHLD_BUTTON_Pin */
  GPIO_InitStruct.Pin = S3_SHLD_BUTTON_Pin;
 80014b0:	2301      	movs	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80014b4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80014b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(S3_SHLD_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80014be:	f107 0314 	add.w	r3, r7, #20
 80014c2:	4619      	mov	r1, r3
 80014c4:	481f      	ldr	r0, [pc, #124]	; (8001544 <MX_GPIO_Init+0x178>)
 80014c6:	f001 f8fb 	bl	80026c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SHLD_D7_SEG7_Clock_Pin SHLD_D8_SEG7_Data_Pin */
  GPIO_InitStruct.Pin = SHLD_D7_SEG7_Clock_Pin|SHLD_D8_SEG7_Data_Pin;
 80014ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d0:	2301      	movs	r3, #1
 80014d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d4:	2300      	movs	r3, #0
 80014d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80014d8:	2301      	movs	r3, #1
 80014da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014dc:	f107 0314 	add.w	r3, r7, #20
 80014e0:	4619      	mov	r1, r3
 80014e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014e6:	f001 f8eb 	bl	80026c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHLD_D4_SEG7_Latch_Pin */
  GPIO_InitStruct.Pin = SHLD_D4_SEG7_Latch_Pin;
 80014ea:	2320      	movs	r3, #32
 80014ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ee:	2301      	movs	r3, #1
 80014f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80014f6:	2301      	movs	r3, #1
 80014f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHLD_D4_SEG7_Latch_GPIO_Port, &GPIO_InitStruct);
 80014fa:	f107 0314 	add.w	r3, r7, #20
 80014fe:	4619      	mov	r1, r3
 8001500:	4810      	ldr	r0, [pc, #64]	; (8001544 <MX_GPIO_Init+0x178>)
 8001502:	f001 f8dd 	bl	80026c0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

  // S1_SHLD_BUTTON
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001506:	2200      	movs	r2, #0
 8001508:	2100      	movs	r1, #0
 800150a:	2007      	movs	r0, #7
 800150c:	f001 f8ae 	bl	800266c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001510:	2007      	movs	r0, #7
 8001512:	f001 f8c7 	bl	80026a4 <HAL_NVIC_EnableIRQ>

  // S2_SHLD_BUTTON
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001516:	2200      	movs	r2, #0
 8001518:	2100      	movs	r1, #0
 800151a:	200a      	movs	r0, #10
 800151c:	f001 f8a6 	bl	800266c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001520:	200a      	movs	r0, #10
 8001522:	f001 f8bf 	bl	80026a4 <HAL_NVIC_EnableIRQ>

  // S3_SHLD_BUTTON
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001526:	2200      	movs	r2, #0
 8001528:	2100      	movs	r1, #0
 800152a:	2006      	movs	r0, #6
 800152c:	f001 f89e 	bl	800266c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001530:	2006      	movs	r0, #6
 8001532:	f001 f8b7 	bl	80026a4 <HAL_NVIC_EnableIRQ>
/* USER CODE END MX_GPIO_Init_2 */
}
 8001536:	bf00      	nop
 8001538:	3728      	adds	r7, #40	; 0x28
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40021000 	.word	0x40021000
 8001544:	48000400 	.word	0x48000400
 8001548:	48000800 	.word	0x48000800

0800154c <teller_functionality>:

/* USER CODE BEGIN 4 */
void teller_functionality(TELLER_INFO* teller_info, osThreadId_t tellerHandler)
{
 800154c:	b590      	push	{r4, r7, lr}
 800154e:	b097      	sub	sp, #92	; 0x5c
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
	uint32_t wait_discrepancy;

	for(;;)
	{
		// Teller starts working.
		teller_info->status = status_working;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2200      	movs	r2, #0
 800155a:	77da      	strb	r2, [r3, #31]

		// Stop teller when the day ends.
		if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 800155c:	f000 ffc2 	bl	80024e4 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	4b9c      	ldr	r3, [pc, #624]	; (80017d4 <teller_functionality+0x288>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f503 4324 	add.w	r3, r3, #41984	; 0xa400
 800156a:	3310      	adds	r3, #16
 800156c:	429a      	cmp	r2, r3
 800156e:	d305      	bcc.n	800157c <teller_functionality+0x30>
		{
			teller_info->status = status_done_for_the_day;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2203      	movs	r2, #3
 8001574:	77da      	strb	r2, [r3, #31]
			osThreadSuspend(tellerHandler);
 8001576:	6838      	ldr	r0, [r7, #0]
 8001578:	f004 f92b 	bl	80057d2 <osThreadSuspend>
		}

		/* --- First step is to obtain a customer --- */

		// [A: 1/2] We assume the teller will have to wait for a customer...
		teller_info->status = status_waiting;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2201      	movs	r2, #1
 8001580:	77da      	strb	r2, [r3, #31]

		// [A: 2/2] ...so we grab a reference snapshot of the current time to calculate total wait later.
		pre_wait_reference = HAL_GetTick();
 8001582:	f000 ffaf 	bl	80024e4 <HAL_GetTick>
 8001586:	6578      	str	r0, [r7, #84]	; 0x54

		// Attempt to grab the next customer from the queue.
		osMessageQueueGet(customerQueueHandle, &current_customer, 0, osWaitForever);
 8001588:	4b93      	ldr	r3, [pc, #588]	; (80017d8 <teller_functionality+0x28c>)
 800158a:	6818      	ldr	r0, [r3, #0]
 800158c:	f107 0108 	add.w	r1, r7, #8
 8001590:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001594:	2200      	movs	r2, #0
 8001596:	f004 fb39 	bl	8005c0c <osMessageQueueGet>

		// If the teller was able to unblock, it means a customer was successfully obtained -> teller is no longer waiting
		wait_discrepancy = HAL_GetTick() - pre_wait_reference;
 800159a:	f000 ffa3 	bl	80024e4 <HAL_GetTick>
 800159e:	4602      	mov	r2, r0
 80015a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	653b      	str	r3, [r7, #80]	; 0x50
		teller_info->status = status_working;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	77da      	strb	r2, [r3, #31]

		// This is time the customer had to wait in the queue before being serviced.
		customer_time_spent_in_queue = HAL_GetTick() - current_customer.time_entered_queue;
 80015ac:	f000 ff9a 	bl	80024e4 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	64fb      	str	r3, [r7, #76]	; 0x4c

		// [B: 1/2] If the time discrepancy is too high, it probably means the teller had to wait...
		if(wait_discrepancy > TELLER_WAIT_TOLERANCE)
 80015b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015ba:	2b0a      	cmp	r3, #10
 80015bc:	d91c      	bls.n	80015f8 <teller_functionality+0xac>
		{
			// [B: 2/2] ...so update the teller's wait statistics.
			teller_info->total_wait_time += (wait_discrepancy - TELLER_WAIT_TOLERANCE);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	8b1a      	ldrh	r2, [r3, #24]
 80015c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	4413      	add	r3, r2
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	3b0a      	subs	r3, #10
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	831a      	strh	r2, [r3, #24]
			teller_info->total_waits_taken++;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	8b5b      	ldrh	r3, [r3, #26]
 80015d6:	3301      	adds	r3, #1
 80015d8:	b29a      	uxth	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	835a      	strh	r2, [r3, #26]
			teller_info->max_wait_time = MAX(teller_info->max_wait_time, (wait_discrepancy - TELLER_WAIT_TOLERANCE));
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80015e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015e6:	3b0a      	subs	r3, #10
 80015e8:	647b      	str	r3, [r7, #68]	; 0x44
 80015ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80015ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015ee:	429a      	cmp	r2, r3
 80015f0:	bf38      	it	cc
 80015f2:	461a      	movcc	r2, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	601a      	str	r2, [r3, #0]
		}

		/* --- Move on to process customer --- */

		// Record statistic about customer.
		teller_info->total_customers_serviced++;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	8a5b      	ldrh	r3, [r3, #18]
 80015fc:	3301      	adds	r3, #1
 80015fe:	b29a      	uxth	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	825a      	strh	r2, [r3, #18]
		teller_info->total_service_time += current_customer.service_time;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	8a1a      	ldrh	r2, [r3, #16]
 8001608:	893b      	ldrh	r3, [r7, #8]
 800160a:	4413      	add	r3, r2
 800160c:	b29a      	uxth	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	821a      	strh	r2, [r3, #16]
		teller_info->max_service_time = MAX(teller_info->max_service_time, current_customer.service_time);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	643b      	str	r3, [r7, #64]	; 0x40
 8001618:	893b      	ldrh	r3, [r7, #8]
 800161a:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800161c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800161e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001620:	429a      	cmp	r2, r3
 8001622:	bf38      	it	cc
 8001624:	461a      	movcc	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	605a      	str	r2, [r3, #4]


		// Access global variables to update customer queue time statistics.
		osMutexAcquire(Mutex01Handle, osWaitForever);
 800162a:	4b6c      	ldr	r3, [pc, #432]	; (80017dc <teller_functionality+0x290>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001632:	4618      	mov	r0, r3
 8001634:	f004 f98f 	bl	8005956 <osMutexAcquire>
		max_customer_queue_time = MAX(max_customer_queue_time, customer_time_spent_in_queue);
 8001638:	4b69      	ldr	r3, [pc, #420]	; (80017e0 <teller_functionality+0x294>)
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800163e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001640:	63bb      	str	r3, [r7, #56]	; 0x38
 8001642:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8001644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001646:	4293      	cmp	r3, r2
 8001648:	bf38      	it	cc
 800164a:	4613      	movcc	r3, r2
 800164c:	b29a      	uxth	r2, r3
 800164e:	4b64      	ldr	r3, [pc, #400]	; (80017e0 <teller_functionality+0x294>)
 8001650:	801a      	strh	r2, [r3, #0]
		total_customer_queue_time += customer_time_spent_in_queue;
 8001652:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001654:	b29a      	uxth	r2, r3
 8001656:	4b63      	ldr	r3, [pc, #396]	; (80017e4 <teller_functionality+0x298>)
 8001658:	881b      	ldrh	r3, [r3, #0]
 800165a:	4413      	add	r3, r2
 800165c:	b29a      	uxth	r2, r3
 800165e:	4b61      	ldr	r3, [pc, #388]	; (80017e4 <teller_functionality+0x298>)
 8001660:	801a      	strh	r2, [r3, #0]
		osMutexRelease(Mutex01Handle);
 8001662:	4b5e      	ldr	r3, [pc, #376]	; (80017dc <teller_functionality+0x290>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4618      	mov	r0, r3
 8001668:	f004 f9c0 	bl	80059ec <osMutexRelease>

		// Simulate time spent servicing customer.
		osDelay(current_customer.service_time);
 800166c:	893b      	ldrh	r3, [r7, #8]
 800166e:	4618      	mov	r0, r3
 8001670:	f004 f8d0 	bl	8005814 <osDelay>


		/* --- Check for breaks only after finishing with a customer --- */

		// Forced break -> takes priority over natural break.
		if(teller_info->forced_break_flag == true)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	7f9b      	ldrb	r3, [r3, #30]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d052      	beq.n	8001722 <teller_functionality+0x1d6>
		{
			// Grab reference point
			forced_break_start_time = HAL_GetTick();
 800167c:	f000 ff32 	bl	80024e4 <HAL_GetTick>
 8001680:	6238      	str	r0, [r7, #32]
			teller_info->status = status_on_break;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2202      	movs	r2, #2
 8001686:	77da      	strb	r2, [r3, #31]

			// Stay until the forced break is released
			while(teller_info->forced_break_flag == true)
 8001688:	e002      	b.n	8001690 <teller_functionality+0x144>
			{
				osDelay(1);
 800168a:	2001      	movs	r0, #1
 800168c:	f004 f8c2 	bl	8005814 <osDelay>
			while(teller_info->forced_break_flag == true)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	7f9b      	ldrb	r3, [r3, #30]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d1f8      	bne.n	800168a <teller_functionality+0x13e>
			}

			// Break ends.
			teller_info->status = status_working;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2200      	movs	r2, #0
 800169c:	77da      	strb	r2, [r3, #31]

			// [C: 1/2] Calculate break time and updated statistics...
			break_time = HAL_GetTick() - forced_break_start_time;
 800169e:	f000 ff21 	bl	80024e4 <HAL_GetTick>
 80016a2:	4602      	mov	r2, r0
 80016a4:	6a3b      	ldr	r3, [r7, #32]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	637b      	str	r3, [r7, #52]	; 0x34
			teller_info->max_break_time = MAX(teller_info->max_break_time, break_time);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	61fb      	str	r3, [r7, #28]
 80016b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016b2:	61bb      	str	r3, [r7, #24]
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	bf38      	it	cc
 80016bc:	461a      	movcc	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	609a      	str	r2, [r3, #8]
			teller_info->min_break_time = MIN(teller_info->min_break_time, break_time);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	617b      	str	r3, [r7, #20]
 80016c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016ca:	613b      	str	r3, [r7, #16]
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	bf28      	it	cs
 80016d4:	461a      	movcs	r2, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	60da      	str	r2, [r3, #12]
			teller_info->total_break_time += break_time;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	8a9a      	ldrh	r2, [r3, #20]
 80016de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	4413      	add	r3, r2
 80016e4:	b29a      	uxth	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	829a      	strh	r2, [r3, #20]
			teller_info->total_breaks_taken++;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	8adb      	ldrh	r3, [r3, #22]
 80016ee:	3301      	adds	r3, #1
 80016f0:	b29a      	uxth	r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	82da      	strh	r2, [r3, #22]

			// [C: 2/2] ...teller was just on break, so recalculate next available natural break time
			teller_info->next_available_natural_break_time = HAL_GetTick() + rand_range(MIN_TELLER_BREAK_WAIT, MAX_TELLER_BREAK_WAIT);
 80016f6:	f000 fef5 	bl	80024e4 <HAL_GetTick>
 80016fa:	4603      	mov	r3, r0
 80016fc:	b29c      	uxth	r4, r3
 80016fe:	f241 7270 	movw	r2, #6000	; 0x1770
 8001702:	f04f 0300 	mov.w	r3, #0
 8001706:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800170a:	f04f 0100 	mov.w	r1, #0
 800170e:	f000 fc1b 	bl	8001f48 <rand_range>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	b293      	uxth	r3, r2
 8001718:	4423      	add	r3, r4
 800171a:	b29a      	uxth	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	839a      	strh	r2, [r3, #28]
 8001720:	e719      	b.n	8001556 <teller_functionality+0xa>


		} // Natural break.
		else if(HAL_GetTick() >= teller_info->next_available_natural_break_time)
 8001722:	f000 fedf 	bl	80024e4 <HAL_GetTick>
 8001726:	4602      	mov	r2, r0
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	8b9b      	ldrh	r3, [r3, #28]
 800172c:	429a      	cmp	r2, r3
 800172e:	f4ff af12 	bcc.w	8001556 <teller_functionality+0xa>
		{

			// Generate a random break duration and update statistics.
			break_time = rand_range(MIN_TELLER_BREAK_TIME, MAX_TELLER_BREAK_TIME);
 8001732:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001736:	f04f 0300 	mov.w	r3, #0
 800173a:	f04f 0064 	mov.w	r0, #100	; 0x64
 800173e:	f04f 0100 	mov.w	r1, #0
 8001742:	f000 fc01 	bl	8001f48 <rand_range>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	4613      	mov	r3, r2
 800174c:	637b      	str	r3, [r7, #52]	; 0x34
			teller_info->max_break_time = MAX(teller_info->max_break_time, break_time);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	633b      	str	r3, [r7, #48]	; 0x30
 8001754:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001756:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001758:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800175a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800175c:	429a      	cmp	r2, r3
 800175e:	bf38      	it	cc
 8001760:	461a      	movcc	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	609a      	str	r2, [r3, #8]
			teller_info->min_break_time = MIN(teller_info->min_break_time, break_time);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	68db      	ldr	r3, [r3, #12]
 800176a:	62bb      	str	r3, [r7, #40]	; 0x28
 800176c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800176e:	627b      	str	r3, [r7, #36]	; 0x24
 8001770:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001774:	429a      	cmp	r2, r3
 8001776:	bf28      	it	cs
 8001778:	461a      	movcs	r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	60da      	str	r2, [r3, #12]
			teller_info->total_break_time += break_time;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	8a9a      	ldrh	r2, [r3, #20]
 8001782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001784:	b29b      	uxth	r3, r3
 8001786:	4413      	add	r3, r2
 8001788:	b29a      	uxth	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	829a      	strh	r2, [r3, #20]
			teller_info->total_breaks_taken++;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	8adb      	ldrh	r3, [r3, #22]
 8001792:	3301      	adds	r3, #1
 8001794:	b29a      	uxth	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	82da      	strh	r2, [r3, #22]

			// Generate next available break.
			teller_info->next_available_natural_break_time = HAL_GetTick() + rand_range(MIN_TELLER_BREAK_WAIT, MAX_TELLER_BREAK_WAIT);
 800179a:	f000 fea3 	bl	80024e4 <HAL_GetTick>
 800179e:	4603      	mov	r3, r0
 80017a0:	b29c      	uxth	r4, r3
 80017a2:	f241 7270 	movw	r2, #6000	; 0x1770
 80017a6:	f04f 0300 	mov.w	r3, #0
 80017aa:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80017ae:	f04f 0100 	mov.w	r1, #0
 80017b2:	f000 fbc9 	bl	8001f48 <rand_range>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	b293      	uxth	r3, r2
 80017bc:	4423      	add	r3, r4
 80017be:	b29a      	uxth	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	839a      	strh	r2, [r3, #28]

			// Go on break.
			teller_info->status = status_on_break;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2202      	movs	r2, #2
 80017c8:	77da      	strb	r2, [r3, #31]
			osDelay(break_time);
 80017ca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80017cc:	f004 f822 	bl	8005814 <osDelay>
		teller_info->status = status_working;
 80017d0:	e6c1      	b.n	8001556 <teller_functionality+0xa>
 80017d2:	bf00      	nop
 80017d4:	2000080c 	.word	0x2000080c
 80017d8:	20000804 	.word	0x20000804
 80017dc:	20000808 	.word	0x20000808
 80017e0:	20000712 	.word	0x20000712
 80017e4:	20000710 	.word	0x20000710

080017e8 <StartUpdateSegment>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUpdateSegment */
void StartUpdateSegment(void *argument)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	// Stop generator when the day ends.
	if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 80017f0:	f000 fe78 	bl	80024e4 <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	4b0d      	ldr	r3, [pc, #52]	; (800182c <StartUpdateSegment+0x44>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f503 4324 	add.w	r3, r3, #41984	; 0xa400
 80017fe:	3310      	adds	r3, #16
 8001800:	429a      	cmp	r2, r3
 8001802:	d304      	bcc.n	800180e <StartUpdateSegment+0x26>
	{
		osThreadSuspend(updateSegmentHandle);
 8001804:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <StartUpdateSegment+0x48>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4618      	mov	r0, r3
 800180a:	f003 ffe2 	bl	80057d2 <osThreadSuspend>
	}

	// [A: 1/2] Constantly update the 7-segment display...
	set_segment_display(osMessageQueueGetCount(customerQueueHandle));
 800180e:	4b09      	ldr	r3, [pc, #36]	; (8001834 <StartUpdateSegment+0x4c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f004 fa58 	bl	8005cc8 <osMessageQueueGetCount>
 8001818:	4603      	mov	r3, r0
 800181a:	b29b      	uxth	r3, r3
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fc3b 	bl	8001098 <set_segment_display>

	// [A: 2/2] ... need short delay for display to stay updated properly.
    osDelay(1);
 8001822:	2001      	movs	r0, #1
 8001824:	f003 fff6 	bl	8005814 <osDelay>
	if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 8001828:	e7e2      	b.n	80017f0 <StartUpdateSegment+0x8>
 800182a:	bf00      	nop
 800182c:	2000080c 	.word	0x2000080c
 8001830:	200007ec 	.word	0x200007ec
 8001834:	20000804 	.word	0x20000804

08001838 <StartGenCustomerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGenCustomerTask */
void StartGenCustomerTask(void *argument)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b088      	sub	sp, #32
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
	// Stop generator when the day ends.
	if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 8001840:	f000 fe50 	bl	80024e4 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	4b1e      	ldr	r3, [pc, #120]	; (80018c0 <StartGenCustomerTask+0x88>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f503 4324 	add.w	r3, r3, #41984	; 0xa400
 800184e:	3310      	adds	r3, #16
 8001850:	429a      	cmp	r2, r3
 8001852:	d304      	bcc.n	800185e <StartGenCustomerTask+0x26>
	{
		osThreadSuspend(genCustomerHandle);
 8001854:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <StartGenCustomerTask+0x8c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f003 ffba 	bl	80057d2 <osThreadSuspend>
	}

	// New customer arrives after a random time within a set interval.
	delay_until_next_customer_arrival = rand_range(MIN_CUSTOMER_ARRIVAL_DELAY, MAX_CUSTOMER_ARRIVAL_DELAY);
 800185e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001862:	f04f 0300 	mov.w	r3, #0
 8001866:	f04f 0064 	mov.w	r0, #100	; 0x64
 800186a:	f04f 0100 	mov.w	r1, #0
 800186e:	f000 fb6b 	bl	8001f48 <rand_range>
 8001872:	4602      	mov	r2, r0
 8001874:	460b      	mov	r3, r1
 8001876:	4613      	mov	r3, r2
 8001878:	61fb      	str	r3, [r7, #28]

	// Generate a new customer with randomized service time.
	reset_and_init_customer(&customer_template);
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	4618      	mov	r0, r3
 8001880:	f7ff fb5e 	bl	8000f40 <reset_and_init_customer>

	// Send customer to queue to be picked up by tellers.
	osMessageQueuePut(customerQueueHandle, &customer_template, 0U, osWaitForever);
 8001884:	4b10      	ldr	r3, [pc, #64]	; (80018c8 <StartGenCustomerTask+0x90>)
 8001886:	6818      	ldr	r0, [r3, #0]
 8001888:	f107 010c 	add.w	r1, r7, #12
 800188c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001890:	2200      	movs	r2, #0
 8001892:	f004 f95b 	bl	8005b4c <osMessageQueuePut>

	// Record queue statistics.
	max_customer_queue_depth = MAX(max_customer_queue_depth, osMessageQueueGetCount(customerQueueHandle));
 8001896:	4b0d      	ldr	r3, [pc, #52]	; (80018cc <StartGenCustomerTask+0x94>)
 8001898:	881b      	ldrh	r3, [r3, #0]
 800189a:	837b      	strh	r3, [r7, #26]
 800189c:	4b0a      	ldr	r3, [pc, #40]	; (80018c8 <StartGenCustomerTask+0x90>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f004 fa11 	bl	8005cc8 <osMessageQueueGetCount>
 80018a6:	6178      	str	r0, [r7, #20]
 80018a8:	8b7a      	ldrh	r2, [r7, #26]
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	4293      	cmp	r3, r2
 80018ae:	bf38      	it	cc
 80018b0:	4613      	movcc	r3, r2
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <StartGenCustomerTask+0x94>)
 80018b6:	801a      	strh	r2, [r3, #0]

	// Simulate time between customers.
	osDelay(delay_until_next_customer_arrival);
 80018b8:	69f8      	ldr	r0, [r7, #28]
 80018ba:	f003 ffab 	bl	8005814 <osDelay>
	if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 80018be:	e7bf      	b.n	8001840 <StartGenCustomerTask+0x8>
 80018c0:	2000080c 	.word	0x2000080c
 80018c4:	200007f0 	.word	0x200007f0
 80018c8:	20000804 	.word	0x20000804
 80018cc:	20000714 	.word	0x20000714

080018d0 <StartTeller01>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTeller01 */
void StartTeller01(void *argument)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTeller01 */
  /* Infinite loop */

  // All tellers share the same functionality.
  teller_functionality(&teller01_info, teller01Handle);
 80018d8:	4b04      	ldr	r3, [pc, #16]	; (80018ec <StartTeller01+0x1c>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4619      	mov	r1, r3
 80018de:	4804      	ldr	r0, [pc, #16]	; (80018f0 <StartTeller01+0x20>)
 80018e0:	f7ff fe34 	bl	800154c <teller_functionality>

  /* USER CODE END StartTeller01 */
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	200007f4 	.word	0x200007f4
 80018f0:	20000810 	.word	0x20000810

080018f4 <StartTeller02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTeller02 */
void StartTeller02(void *argument)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTeller02 */
  /* Infinite loop */

  // All tellers share the same functionality.
  teller_functionality(&teller02_info, teller02Handle);
 80018fc:	4b04      	ldr	r3, [pc, #16]	; (8001910 <StartTeller02+0x1c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4619      	mov	r1, r3
 8001902:	4804      	ldr	r0, [pc, #16]	; (8001914 <StartTeller02+0x20>)
 8001904:	f7ff fe22 	bl	800154c <teller_functionality>

  /* USER CODE END StartTeller02 */
}
 8001908:	bf00      	nop
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	200007f8 	.word	0x200007f8
 8001914:	20000830 	.word	0x20000830

08001918 <StartTeller03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTeller03 */
void StartTeller03(void *argument)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTeller03 */
  /* Infinite loop */

  // All tellers share the same functionality.
  teller_functionality(&teller03_info, teller03Handle);
 8001920:	4b04      	ldr	r3, [pc, #16]	; (8001934 <StartTeller03+0x1c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4619      	mov	r1, r3
 8001926:	4804      	ldr	r0, [pc, #16]	; (8001938 <StartTeller03+0x20>)
 8001928:	f7ff fe10 	bl	800154c <teller_functionality>

  /* USER CODE END StartTeller03 */
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	200007fc 	.word	0x200007fc
 8001938:	20000850 	.word	0x20000850

0800193c <StartSimMonitorInfo>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSimMonitorInfo */
void StartSimMonitorInfo(void *argument)
{
 800193c:	b5b0      	push	{r4, r5, r7, lr}
 800193e:	b098      	sub	sp, #96	; 0x60
 8001940:	af04      	add	r7, sp, #16
 8001942:	6078      	str	r0, [r7, #4]
  uint32_t total_wait_time;
  uint32_t total_num_waits;

  for(;;)
  {
	current_time_ms = HAL_GetTick();
 8001944:	f000 fdce 	bl	80024e4 <HAL_GetTick>
 8001948:	64f8      	str	r0, [r7, #76]	; 0x4c

	sim_hours = MS_TO_SIM_HOURS(current_time_ms);
 800194a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800194c:	4aa4      	ldr	r2, [pc, #656]	; (8001be0 <StartSimMonitorInfo+0x2a4>)
 800194e:	fba2 2303 	umull	r2, r3, r2, r3
 8001952:	09db      	lsrs	r3, r3, #7
 8001954:	64bb      	str	r3, [r7, #72]	; 0x48
	sim_min = MS_TO_SIM_MIN(current_time_ms);
 8001956:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001958:	4aa2      	ldr	r2, [pc, #648]	; (8001be4 <StartSimMonitorInfo+0x2a8>)
 800195a:	fba2 2303 	umull	r2, r3, r2, r3
 800195e:	095b      	lsrs	r3, r3, #5
 8001960:	647b      	str	r3, [r7, #68]	; 0x44

	teller01_info_str = STATUS_TO_STR[teller01_info.status];
 8001962:	4ba1      	ldr	r3, [pc, #644]	; (8001be8 <StartSimMonitorInfo+0x2ac>)
 8001964:	7fdb      	ldrb	r3, [r3, #31]
 8001966:	461a      	mov	r2, r3
 8001968:	4ba0      	ldr	r3, [pc, #640]	; (8001bec <StartSimMonitorInfo+0x2b0>)
 800196a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800196e:	643b      	str	r3, [r7, #64]	; 0x40
	teller02_info_str = STATUS_TO_STR[teller02_info.status];
 8001970:	4b9f      	ldr	r3, [pc, #636]	; (8001bf0 <StartSimMonitorInfo+0x2b4>)
 8001972:	7fdb      	ldrb	r3, [r3, #31]
 8001974:	461a      	mov	r2, r3
 8001976:	4b9d      	ldr	r3, [pc, #628]	; (8001bec <StartSimMonitorInfo+0x2b0>)
 8001978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800197c:	63fb      	str	r3, [r7, #60]	; 0x3c
	teller03_info_str = STATUS_TO_STR[teller03_info.status];
 800197e:	4b9d      	ldr	r3, [pc, #628]	; (8001bf4 <StartSimMonitorInfo+0x2b8>)
 8001980:	7fdb      	ldrb	r3, [r3, #31]
 8001982:	461a      	mov	r2, r3
 8001984:	4b99      	ldr	r3, [pc, #612]	; (8001bec <StartSimMonitorInfo+0x2b0>)
 8001986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800198a:	63bb      	str	r3, [r7, #56]	; 0x38

	// [A: 1/2] Build up the real time data...
	monitor_data_size = sprintf((char*)monitor_buffer, "\r\n\r\nCURRENT TIME: %02ld:%02ld\r\nCustomers in queue: %ld\r\nTeller01 status: %s\r\nTeller02 status: %s\r\nTeller03 status: %s\r\n\r\n\r\n",
															(((sim_hours + 8) % 12) + 1),
 800198c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800198e:	f103 0108 	add.w	r1, r3, #8
 8001992:	4b99      	ldr	r3, [pc, #612]	; (8001bf8 <StartSimMonitorInfo+0x2bc>)
 8001994:	fba3 2301 	umull	r2, r3, r3, r1
 8001998:	08da      	lsrs	r2, r3, #3
 800199a:	4613      	mov	r3, r2
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	4413      	add	r3, r2
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	1aca      	subs	r2, r1, r3
	monitor_data_size = sprintf((char*)monitor_buffer, "\r\n\r\nCURRENT TIME: %02ld:%02ld\r\nCustomers in queue: %ld\r\nTeller01 status: %s\r\nTeller02 status: %s\r\nTeller03 status: %s\r\n\r\n\r\n",
 80019a4:	1c55      	adds	r5, r2, #1
 80019a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80019a8:	4b94      	ldr	r3, [pc, #592]	; (8001bfc <StartSimMonitorInfo+0x2c0>)
 80019aa:	fba3 1302 	umull	r1, r3, r3, r2
 80019ae:	095c      	lsrs	r4, r3, #5
 80019b0:	4623      	mov	r3, r4
 80019b2:	011b      	lsls	r3, r3, #4
 80019b4:	1b1b      	subs	r3, r3, r4
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	1ad4      	subs	r4, r2, r3
 80019ba:	4b91      	ldr	r3, [pc, #580]	; (8001c00 <StartSimMonitorInfo+0x2c4>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4618      	mov	r0, r3
 80019c0:	f004 f982 	bl	8005cc8 <osMessageQueueGetCount>
 80019c4:	4602      	mov	r2, r0
 80019c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019c8:	9303      	str	r3, [sp, #12]
 80019ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019cc:	9302      	str	r3, [sp, #8]
 80019ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019d0:	9301      	str	r3, [sp, #4]
 80019d2:	9200      	str	r2, [sp, #0]
 80019d4:	4623      	mov	r3, r4
 80019d6:	462a      	mov	r2, r5
 80019d8:	498a      	ldr	r1, [pc, #552]	; (8001c04 <StartSimMonitorInfo+0x2c8>)
 80019da:	488b      	ldr	r0, [pc, #556]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 80019dc:	f007 fb4e 	bl	800907c <sprintf>
 80019e0:	4603      	mov	r3, r0
 80019e2:	4a8a      	ldr	r2, [pc, #552]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 80019e4:	6013      	str	r3, [r2, #0]
															teller01_info_str,
															teller02_info_str,
															teller03_info_str);

	// [A: 2/2] ... and print it.
	HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 80019e6:	4b89      	ldr	r3, [pc, #548]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	b29a      	uxth	r2, r3
 80019ec:	2364      	movs	r3, #100	; 0x64
 80019ee:	4986      	ldr	r1, [pc, #536]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 80019f0:	4887      	ldr	r0, [pc, #540]	; (8001c10 <StartSimMonitorInfo+0x2d4>)
 80019f2:	f003 f875 	bl	8004ae0 <HAL_UART_Transmit>

	// Stop when the day ends.
	if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 80019f6:	f000 fd75 	bl	80024e4 <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	4b85      	ldr	r3, [pc, #532]	; (8001c14 <StartSimMonitorInfo+0x2d8>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f503 4324 	add.w	r3, r3, #41984	; 0xa400
 8001a04:	3310      	adds	r3, #16
 8001a06:	429a      	cmp	r2, r3
 8001a08:	f0c0 81c8 	bcc.w	8001d9c <StartSimMonitorInfo+0x460>
	{
		/* --- At the end of the day, gather all statistics --- */

		// The total number of customers served during the day.
		total_customers_served = teller01_info.total_customers_serviced +
 8001a0c:	4b76      	ldr	r3, [pc, #472]	; (8001be8 <StartSimMonitorInfo+0x2ac>)
 8001a0e:	8a5b      	ldrh	r3, [r3, #18]
 8001a10:	461a      	mov	r2, r3
								 teller02_info.total_customers_serviced +
 8001a12:	4b77      	ldr	r3, [pc, #476]	; (8001bf0 <StartSimMonitorInfo+0x2b4>)
 8001a14:	8a5b      	ldrh	r3, [r3, #18]
		total_customers_served = teller01_info.total_customers_serviced +
 8001a16:	4413      	add	r3, r2
								 teller03_info.total_customers_serviced;
 8001a18:	4a76      	ldr	r2, [pc, #472]	; (8001bf4 <StartSimMonitorInfo+0x2b8>)
 8001a1a:	8a52      	ldrh	r2, [r2, #18]
								 teller02_info.total_customers_serviced +
 8001a1c:	4413      	add	r3, r2
		total_customers_served = teller01_info.total_customers_serviced +
 8001a1e:	637b      	str	r3, [r7, #52]	; 0x34

		monitor_data_size = sprintf((char*)monitor_buffer, "Total number of customers served during the day: %ld\r\n", total_customers_served);
 8001a20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a22:	497d      	ldr	r1, [pc, #500]	; (8001c18 <StartSimMonitorInfo+0x2dc>)
 8001a24:	4878      	ldr	r0, [pc, #480]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001a26:	f007 fb29 	bl	800907c <sprintf>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	4a77      	ldr	r2, [pc, #476]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001a2e:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001a30:	4b76      	ldr	r3, [pc, #472]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	2364      	movs	r3, #100	; 0x64
 8001a38:	4973      	ldr	r1, [pc, #460]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001a3a:	4875      	ldr	r0, [pc, #468]	; (8001c10 <StartSimMonitorInfo+0x2d4>)
 8001a3c:	f003 f850 	bl	8004ae0 <HAL_UART_Transmit>

		// The number of customers served by Teller 1, by Teller 2, and by Teller 3.
		monitor_data_size = sprintf((char*)monitor_buffer, "The number of customers served by\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
				teller01_info.total_customers_serviced,
 8001a40:	4b69      	ldr	r3, [pc, #420]	; (8001be8 <StartSimMonitorInfo+0x2ac>)
 8001a42:	8a5b      	ldrh	r3, [r3, #18]
		monitor_data_size = sprintf((char*)monitor_buffer, "The number of customers served by\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001a44:	461a      	mov	r2, r3
				teller02_info.total_customers_serviced,
 8001a46:	4b6a      	ldr	r3, [pc, #424]	; (8001bf0 <StartSimMonitorInfo+0x2b4>)
 8001a48:	8a5b      	ldrh	r3, [r3, #18]
		monitor_data_size = sprintf((char*)monitor_buffer, "The number of customers served by\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001a4a:	4619      	mov	r1, r3
				teller03_info.total_customers_serviced);
 8001a4c:	4b69      	ldr	r3, [pc, #420]	; (8001bf4 <StartSimMonitorInfo+0x2b8>)
 8001a4e:	8a5b      	ldrh	r3, [r3, #18]
		monitor_data_size = sprintf((char*)monitor_buffer, "The number of customers served by\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	460b      	mov	r3, r1
 8001a54:	4971      	ldr	r1, [pc, #452]	; (8001c1c <StartSimMonitorInfo+0x2e0>)
 8001a56:	486c      	ldr	r0, [pc, #432]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001a58:	f007 fb10 	bl	800907c <sprintf>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	4a6b      	ldr	r2, [pc, #428]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001a60:	6013      	str	r3, [r2, #0]

		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001a62:	4b6a      	ldr	r3, [pc, #424]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	2364      	movs	r3, #100	; 0x64
 8001a6a:	4967      	ldr	r1, [pc, #412]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001a6c:	4868      	ldr	r0, [pc, #416]	; (8001c10 <StartSimMonitorInfo+0x2d4>)
 8001a6e:	f003 f837 	bl	8004ae0 <HAL_UART_Transmit>

		// The average time each customer spends waiting in the queue.
		monitor_data_size = sprintf((char*)monitor_buffer, "The average time each customer spends waiting in the queue: %ld seconds\r\n",
				MS_TO_SIM_SEC((total_customer_queue_time / total_customers_served)));
 8001a72:	4b6b      	ldr	r3, [pc, #428]	; (8001c20 <StartSimMonitorInfo+0x2e4>)
 8001a74:	881b      	ldrh	r3, [r3, #0]
 8001a76:	461a      	mov	r2, r3
 8001a78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a7e:	4613      	mov	r3, r2
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	4413      	add	r3, r2
		monitor_data_size = sprintf((char*)monitor_buffer, "The average time each customer spends waiting in the queue: %ld seconds\r\n",
 8001a84:	4a67      	ldr	r2, [pc, #412]	; (8001c24 <StartSimMonitorInfo+0x2e8>)
 8001a86:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8a:	089b      	lsrs	r3, r3, #2
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	4966      	ldr	r1, [pc, #408]	; (8001c28 <StartSimMonitorInfo+0x2ec>)
 8001a90:	485d      	ldr	r0, [pc, #372]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001a92:	f007 faf3 	bl	800907c <sprintf>
 8001a96:	4603      	mov	r3, r0
 8001a98:	4a5c      	ldr	r2, [pc, #368]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001a9a:	6013      	str	r3, [r2, #0]

		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001a9c:	4b5b      	ldr	r3, [pc, #364]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	2364      	movs	r3, #100	; 0x64
 8001aa4:	4958      	ldr	r1, [pc, #352]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001aa6:	485a      	ldr	r0, [pc, #360]	; (8001c10 <StartSimMonitorInfo+0x2d4>)
 8001aa8:	f003 f81a 	bl	8004ae0 <HAL_UART_Transmit>

		// The average time each customer spends with the teller.
		total_service_time = teller01_info.total_service_time +
 8001aac:	4b4e      	ldr	r3, [pc, #312]	; (8001be8 <StartSimMonitorInfo+0x2ac>)
 8001aae:	8a1b      	ldrh	r3, [r3, #16]
 8001ab0:	461a      	mov	r2, r3
							 teller02_info.total_service_time +
 8001ab2:	4b4f      	ldr	r3, [pc, #316]	; (8001bf0 <StartSimMonitorInfo+0x2b4>)
 8001ab4:	8a1b      	ldrh	r3, [r3, #16]
		total_service_time = teller01_info.total_service_time +
 8001ab6:	4413      	add	r3, r2
							 teller03_info.total_service_time;
 8001ab8:	4a4e      	ldr	r2, [pc, #312]	; (8001bf4 <StartSimMonitorInfo+0x2b8>)
 8001aba:	8a12      	ldrh	r2, [r2, #16]
							 teller02_info.total_service_time +
 8001abc:	4413      	add	r3, r2
		total_service_time = teller01_info.total_service_time +
 8001abe:	633b      	str	r3, [r7, #48]	; 0x30

		monitor_data_size = sprintf((char*)monitor_buffer, "The average time each customer spends with the teller: %ld seconds\r\n",
				MS_TO_SIM_SEC(total_service_time / total_customers_served));
 8001ac0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ac4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ac8:	4613      	mov	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	4413      	add	r3, r2
		monitor_data_size = sprintf((char*)monitor_buffer, "The average time each customer spends with the teller: %ld seconds\r\n",
 8001ace:	4a55      	ldr	r2, [pc, #340]	; (8001c24 <StartSimMonitorInfo+0x2e8>)
 8001ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad4:	089b      	lsrs	r3, r3, #2
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	4954      	ldr	r1, [pc, #336]	; (8001c2c <StartSimMonitorInfo+0x2f0>)
 8001ada:	484b      	ldr	r0, [pc, #300]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001adc:	f007 face 	bl	800907c <sprintf>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	4a4a      	ldr	r2, [pc, #296]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001ae4:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001ae6:	4b49      	ldr	r3, [pc, #292]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	b29a      	uxth	r2, r3
 8001aec:	2364      	movs	r3, #100	; 0x64
 8001aee:	4946      	ldr	r1, [pc, #280]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001af0:	4847      	ldr	r0, [pc, #284]	; (8001c10 <StartSimMonitorInfo+0x2d4>)
 8001af2:	f002 fff5 	bl	8004ae0 <HAL_UART_Transmit>

		// The average time tellers wait for customers.
		total_wait_time = teller01_info.total_wait_time +
 8001af6:	4b3c      	ldr	r3, [pc, #240]	; (8001be8 <StartSimMonitorInfo+0x2ac>)
 8001af8:	8b1b      	ldrh	r3, [r3, #24]
 8001afa:	461a      	mov	r2, r3
						  teller02_info.total_wait_time +
 8001afc:	4b3c      	ldr	r3, [pc, #240]	; (8001bf0 <StartSimMonitorInfo+0x2b4>)
 8001afe:	8b1b      	ldrh	r3, [r3, #24]
		total_wait_time = teller01_info.total_wait_time +
 8001b00:	4413      	add	r3, r2
						  teller03_info.total_wait_time;
 8001b02:	4a3c      	ldr	r2, [pc, #240]	; (8001bf4 <StartSimMonitorInfo+0x2b8>)
 8001b04:	8b12      	ldrh	r2, [r2, #24]
						  teller02_info.total_wait_time +
 8001b06:	4413      	add	r3, r2
		total_wait_time = teller01_info.total_wait_time +
 8001b08:	62fb      	str	r3, [r7, #44]	; 0x2c

		total_num_waits = teller01_info.total_waits_taken +
 8001b0a:	4b37      	ldr	r3, [pc, #220]	; (8001be8 <StartSimMonitorInfo+0x2ac>)
 8001b0c:	8b5b      	ldrh	r3, [r3, #26]
 8001b0e:	461a      	mov	r2, r3
						  teller02_info.total_waits_taken +
 8001b10:	4b37      	ldr	r3, [pc, #220]	; (8001bf0 <StartSimMonitorInfo+0x2b4>)
 8001b12:	8b5b      	ldrh	r3, [r3, #26]
		total_num_waits = teller01_info.total_waits_taken +
 8001b14:	4413      	add	r3, r2
						  teller03_info.total_waits_taken;
 8001b16:	4a37      	ldr	r2, [pc, #220]	; (8001bf4 <StartSimMonitorInfo+0x2b8>)
 8001b18:	8b52      	ldrh	r2, [r2, #26]
						  teller02_info.total_waits_taken +
 8001b1a:	4413      	add	r3, r2
		total_num_waits = teller01_info.total_waits_taken +
 8001b1c:	62bb      	str	r3, [r7, #40]	; 0x28

		monitor_data_size = sprintf((char*)monitor_buffer, "The average time tellers wait for customers: %ld seconds\r\n",
				MS_TO_SIM_SEC(total_wait_time / total_num_waits));
 8001b1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b22:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b26:	4613      	mov	r3, r2
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	4413      	add	r3, r2
		monitor_data_size = sprintf((char*)monitor_buffer, "The average time tellers wait for customers: %ld seconds\r\n",
 8001b2c:	4a3d      	ldr	r2, [pc, #244]	; (8001c24 <StartSimMonitorInfo+0x2e8>)
 8001b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b32:	089b      	lsrs	r3, r3, #2
 8001b34:	461a      	mov	r2, r3
 8001b36:	493e      	ldr	r1, [pc, #248]	; (8001c30 <StartSimMonitorInfo+0x2f4>)
 8001b38:	4833      	ldr	r0, [pc, #204]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001b3a:	f007 fa9f 	bl	800907c <sprintf>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	4a32      	ldr	r2, [pc, #200]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001b42:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001b44:	4b31      	ldr	r3, [pc, #196]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	b29a      	uxth	r2, r3
 8001b4a:	2364      	movs	r3, #100	; 0x64
 8001b4c:	492e      	ldr	r1, [pc, #184]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001b4e:	4830      	ldr	r0, [pc, #192]	; (8001c10 <StartSimMonitorInfo+0x2d4>)
 8001b50:	f002 ffc6 	bl	8004ae0 <HAL_UART_Transmit>

		// The maximum customer wait time in the queue.
		monitor_data_size = sprintf((char*)monitor_buffer, "The maximum customer wait time in the queue: %d seconds\r\n",
 8001b54:	4b37      	ldr	r3, [pc, #220]	; (8001c34 <StartSimMonitorInfo+0x2f8>)
 8001b56:	881b      	ldrh	r3, [r3, #0]
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4937      	ldr	r1, [pc, #220]	; (8001c38 <StartSimMonitorInfo+0x2fc>)
 8001b5c:	482a      	ldr	r0, [pc, #168]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001b5e:	f007 fa8d 	bl	800907c <sprintf>
 8001b62:	4603      	mov	r3, r0
 8001b64:	4a29      	ldr	r2, [pc, #164]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001b66:	6013      	str	r3, [r2, #0]
				max_customer_queue_time);
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001b68:	4b28      	ldr	r3, [pc, #160]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	2364      	movs	r3, #100	; 0x64
 8001b70:	4925      	ldr	r1, [pc, #148]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001b72:	4827      	ldr	r0, [pc, #156]	; (8001c10 <StartSimMonitorInfo+0x2d4>)
 8001b74:	f002 ffb4 	bl	8004ae0 <HAL_UART_Transmit>

		// The maximum wait time for tellers waiting for customers.
		monitor_data_size = sprintf((char*)monitor_buffer, "The maximum wait time for tellers waiting for customers: %ld seconds\r\n",
				MAX(MAX(teller01_info.max_wait_time, teller02_info.max_wait_time), teller03_info.max_wait_time));
 8001b78:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <StartSimMonitorInfo+0x2ac>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8001b7e:	4b1c      	ldr	r3, [pc, #112]	; (8001bf0 <StartSimMonitorInfo+0x2b4>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	623b      	str	r3, [r7, #32]
 8001b84:	6a3a      	ldr	r2, [r7, #32]
 8001b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	bf38      	it	cc
 8001b8c:	4613      	movcc	r3, r2
 8001b8e:	61fb      	str	r3, [r7, #28]
 8001b90:	4b18      	ldr	r3, [pc, #96]	; (8001bf4 <StartSimMonitorInfo+0x2b8>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	61bb      	str	r3, [r7, #24]
 8001b96:	69ba      	ldr	r2, [r7, #24]
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	bf38      	it	cc
 8001b9e:	4613      	movcc	r3, r2
		monitor_data_size = sprintf((char*)monitor_buffer, "The maximum wait time for tellers waiting for customers: %ld seconds\r\n",
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	4926      	ldr	r1, [pc, #152]	; (8001c3c <StartSimMonitorInfo+0x300>)
 8001ba4:	4818      	ldr	r0, [pc, #96]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001ba6:	f007 fa69 	bl	800907c <sprintf>
 8001baa:	4603      	mov	r3, r0
 8001bac:	4a17      	ldr	r2, [pc, #92]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001bae:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001bb0:	4b16      	ldr	r3, [pc, #88]	; (8001c0c <StartSimMonitorInfo+0x2d0>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	2364      	movs	r3, #100	; 0x64
 8001bb8:	4913      	ldr	r1, [pc, #76]	; (8001c08 <StartSimMonitorInfo+0x2cc>)
 8001bba:	4815      	ldr	r0, [pc, #84]	; (8001c10 <StartSimMonitorInfo+0x2d4>)
 8001bbc:	f002 ff90 	bl	8004ae0 <HAL_UART_Transmit>

		// The maximum transaction time for the tellers.
		monitor_data_size = sprintf((char*)monitor_buffer, "The maximum transaction time for the tellers: %ld seconds\r\n",
				MAX(MAX(teller01_info.max_service_time, teller02_info.max_service_time), teller03_info.max_service_time));
 8001bc0:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <StartSimMonitorInfo+0x2ac>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	617b      	str	r3, [r7, #20]
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	; (8001bf0 <StartSimMonitorInfo+0x2b4>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	bf38      	it	cc
 8001bd4:	4613      	movcc	r3, r2
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <StartSimMonitorInfo+0x2b8>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	60bb      	str	r3, [r7, #8]
 8001bde:	e02f      	b.n	8001c40 <StartSimMonitorInfo+0x304>
 8001be0:	057619f1 	.word	0x057619f1
 8001be4:	51eb851f 	.word	0x51eb851f
 8001be8:	20000810 	.word	0x20000810
 8001bec:	20000000 	.word	0x20000000
 8001bf0:	20000830 	.word	0x20000830
 8001bf4:	20000850 	.word	0x20000850
 8001bf8:	aaaaaaab 	.word	0xaaaaaaab
 8001bfc:	88888889 	.word	0x88888889
 8001c00:	20000804 	.word	0x20000804
 8001c04:	0800dae0 	.word	0x0800dae0
 8001c08:	20000870 	.word	0x20000870
 8001c0c:	20000a64 	.word	0x20000a64
 8001c10:	20000764 	.word	0x20000764
 8001c14:	2000080c 	.word	0x2000080c
 8001c18:	0800db5c 	.word	0x0800db5c
 8001c1c:	0800db94 	.word	0x0800db94
 8001c20:	20000710 	.word	0x20000710
 8001c24:	cccccccd 	.word	0xcccccccd
 8001c28:	0800dbe8 	.word	0x0800dbe8
 8001c2c:	0800dc34 	.word	0x0800dc34
 8001c30:	0800dc7c 	.word	0x0800dc7c
 8001c34:	20000712 	.word	0x20000712
 8001c38:	0800dcb8 	.word	0x0800dcb8
 8001c3c:	0800dcf4 	.word	0x0800dcf4
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	4293      	cmp	r3, r2
 8001c46:	bf38      	it	cc
 8001c48:	4613      	movcc	r3, r2
		monitor_data_size = sprintf((char*)monitor_buffer, "The maximum transaction time for the tellers: %ld seconds\r\n",
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	4955      	ldr	r1, [pc, #340]	; (8001da4 <StartSimMonitorInfo+0x468>)
 8001c4e:	4856      	ldr	r0, [pc, #344]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001c50:	f007 fa14 	bl	800907c <sprintf>
 8001c54:	4603      	mov	r3, r0
 8001c56:	4a55      	ldr	r2, [pc, #340]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001c58:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001c5a:	4b54      	ldr	r3, [pc, #336]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	2364      	movs	r3, #100	; 0x64
 8001c62:	4951      	ldr	r1, [pc, #324]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001c64:	4852      	ldr	r0, [pc, #328]	; (8001db0 <StartSimMonitorInfo+0x474>)
 8001c66:	f002 ff3b 	bl	8004ae0 <HAL_UART_Transmit>

		// The maximum depth of the customer queue.
		monitor_data_size = sprintf((char*)monitor_buffer, "The maximum depth of the customer queue: %d\r\n",
 8001c6a:	4b52      	ldr	r3, [pc, #328]	; (8001db4 <StartSimMonitorInfo+0x478>)
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	461a      	mov	r2, r3
 8001c70:	4951      	ldr	r1, [pc, #324]	; (8001db8 <StartSimMonitorInfo+0x47c>)
 8001c72:	484d      	ldr	r0, [pc, #308]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001c74:	f007 fa02 	bl	800907c <sprintf>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4a4c      	ldr	r2, [pc, #304]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001c7c:	6013      	str	r3, [r2, #0]
				max_customer_queue_depth);
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001c7e:	4b4b      	ldr	r3, [pc, #300]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	b29a      	uxth	r2, r3
 8001c84:	2364      	movs	r3, #100	; 0x64
 8001c86:	4948      	ldr	r1, [pc, #288]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001c88:	4849      	ldr	r0, [pc, #292]	; (8001db0 <StartSimMonitorInfo+0x474>)
 8001c8a:	f002 ff29 	bl	8004ae0 <HAL_UART_Transmit>

		// The idle hook count.
		monitor_data_size = sprintf((char*)monitor_buffer, "The idle hook count: %" PRIu64 "\r\n",
 8001c8e:	4b4b      	ldr	r3, [pc, #300]	; (8001dbc <StartSimMonitorInfo+0x480>)
 8001c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c94:	494a      	ldr	r1, [pc, #296]	; (8001dc0 <StartSimMonitorInfo+0x484>)
 8001c96:	4844      	ldr	r0, [pc, #272]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001c98:	f007 f9f0 	bl	800907c <sprintf>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	4a43      	ldr	r2, [pc, #268]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001ca0:	6013      	str	r3, [r2, #0]
				idle_hook_count);
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001ca2:	4b42      	ldr	r3, [pc, #264]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	2364      	movs	r3, #100	; 0x64
 8001caa:	493f      	ldr	r1, [pc, #252]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001cac:	4840      	ldr	r0, [pc, #256]	; (8001db0 <StartSimMonitorInfo+0x474>)
 8001cae:	f002 ff17 	bl	8004ae0 <HAL_UART_Transmit>

		// Number of breaks for each of the three tellers.
		monitor_data_size = sprintf((char*)monitor_buffer, "Number of breaks for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
				teller01_info.total_breaks_taken,
 8001cb2:	4b44      	ldr	r3, [pc, #272]	; (8001dc4 <StartSimMonitorInfo+0x488>)
 8001cb4:	8adb      	ldrh	r3, [r3, #22]
		monitor_data_size = sprintf((char*)monitor_buffer, "Number of breaks for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001cb6:	461a      	mov	r2, r3
				teller02_info.total_breaks_taken,
 8001cb8:	4b43      	ldr	r3, [pc, #268]	; (8001dc8 <StartSimMonitorInfo+0x48c>)
 8001cba:	8adb      	ldrh	r3, [r3, #22]
		monitor_data_size = sprintf((char*)monitor_buffer, "Number of breaks for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001cbc:	4619      	mov	r1, r3
				teller03_info.total_breaks_taken);
 8001cbe:	4b43      	ldr	r3, [pc, #268]	; (8001dcc <StartSimMonitorInfo+0x490>)
 8001cc0:	8adb      	ldrh	r3, [r3, #22]
		monitor_data_size = sprintf((char*)monitor_buffer, "Number of breaks for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	4942      	ldr	r1, [pc, #264]	; (8001dd0 <StartSimMonitorInfo+0x494>)
 8001cc8:	4837      	ldr	r0, [pc, #220]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001cca:	f007 f9d7 	bl	800907c <sprintf>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	4a36      	ldr	r2, [pc, #216]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001cd2:	6013      	str	r3, [r2, #0]

		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001cd4:	4b35      	ldr	r3, [pc, #212]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	b29a      	uxth	r2, r3
 8001cda:	2364      	movs	r3, #100	; 0x64
 8001cdc:	4932      	ldr	r1, [pc, #200]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001cde:	4834      	ldr	r0, [pc, #208]	; (8001db0 <StartSimMonitorInfo+0x474>)
 8001ce0:	f002 fefe 	bl	8004ae0 <HAL_UART_Transmit>

		// Average break time for each of the three tellers.
		monitor_data_size = sprintf((char*)monitor_buffer, "Average break time for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
				teller01_info.total_break_time / teller01_info.total_breaks_taken,
 8001ce4:	4b37      	ldr	r3, [pc, #220]	; (8001dc4 <StartSimMonitorInfo+0x488>)
 8001ce6:	8a9a      	ldrh	r2, [r3, #20]
 8001ce8:	4b36      	ldr	r3, [pc, #216]	; (8001dc4 <StartSimMonitorInfo+0x488>)
 8001cea:	8adb      	ldrh	r3, [r3, #22]
		monitor_data_size = sprintf((char*)monitor_buffer, "Average break time for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	4619      	mov	r1, r3
				teller02_info.total_break_time / teller02_info.total_breaks_taken,
 8001cf4:	4b34      	ldr	r3, [pc, #208]	; (8001dc8 <StartSimMonitorInfo+0x48c>)
 8001cf6:	8a9a      	ldrh	r2, [r3, #20]
 8001cf8:	4b33      	ldr	r3, [pc, #204]	; (8001dc8 <StartSimMonitorInfo+0x48c>)
 8001cfa:	8adb      	ldrh	r3, [r3, #22]
		monitor_data_size = sprintf((char*)monitor_buffer, "Average break time for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	4618      	mov	r0, r3
				teller03_info.total_break_time / teller03_info.total_breaks_taken);
 8001d04:	4b31      	ldr	r3, [pc, #196]	; (8001dcc <StartSimMonitorInfo+0x490>)
 8001d06:	8a9a      	ldrh	r2, [r3, #20]
 8001d08:	4b30      	ldr	r3, [pc, #192]	; (8001dcc <StartSimMonitorInfo+0x490>)
 8001d0a:	8adb      	ldrh	r3, [r3, #22]
		monitor_data_size = sprintf((char*)monitor_buffer, "Average break time for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	9300      	str	r3, [sp, #0]
 8001d14:	4603      	mov	r3, r0
 8001d16:	460a      	mov	r2, r1
 8001d18:	492e      	ldr	r1, [pc, #184]	; (8001dd4 <StartSimMonitorInfo+0x498>)
 8001d1a:	4823      	ldr	r0, [pc, #140]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001d1c:	f007 f9ae 	bl	800907c <sprintf>
 8001d20:	4603      	mov	r3, r0
 8001d22:	4a22      	ldr	r2, [pc, #136]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001d24:	6013      	str	r3, [r2, #0]

		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001d26:	4b21      	ldr	r3, [pc, #132]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	2364      	movs	r3, #100	; 0x64
 8001d2e:	491e      	ldr	r1, [pc, #120]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001d30:	481f      	ldr	r0, [pc, #124]	; (8001db0 <StartSimMonitorInfo+0x474>)
 8001d32:	f002 fed5 	bl	8004ae0 <HAL_UART_Transmit>

		// Longest break time for each of the three tellers
		monitor_data_size = sprintf((char*)monitor_buffer, "Longest break time for each of the three tellers\r\n\tTeller01: %ld\r\n\tTeller02: %ld\r\n\tTeller03: %ld\r\n",
 8001d36:	4b23      	ldr	r3, [pc, #140]	; (8001dc4 <StartSimMonitorInfo+0x488>)
 8001d38:	689a      	ldr	r2, [r3, #8]
 8001d3a:	4b23      	ldr	r3, [pc, #140]	; (8001dc8 <StartSimMonitorInfo+0x48c>)
 8001d3c:	6899      	ldr	r1, [r3, #8]
 8001d3e:	4b23      	ldr	r3, [pc, #140]	; (8001dcc <StartSimMonitorInfo+0x490>)
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	9300      	str	r3, [sp, #0]
 8001d44:	460b      	mov	r3, r1
 8001d46:	4924      	ldr	r1, [pc, #144]	; (8001dd8 <StartSimMonitorInfo+0x49c>)
 8001d48:	4817      	ldr	r0, [pc, #92]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001d4a:	f007 f997 	bl	800907c <sprintf>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	4a16      	ldr	r2, [pc, #88]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001d52:	6013      	str	r3, [r2, #0]
				teller01_info.max_break_time,
				teller02_info.max_break_time,
				teller03_info.max_break_time);

		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001d54:	4b15      	ldr	r3, [pc, #84]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	2364      	movs	r3, #100	; 0x64
 8001d5c:	4912      	ldr	r1, [pc, #72]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001d5e:	4814      	ldr	r0, [pc, #80]	; (8001db0 <StartSimMonitorInfo+0x474>)
 8001d60:	f002 febe 	bl	8004ae0 <HAL_UART_Transmit>

		// Shortest break time for each of the three tellers
		monitor_data_size = sprintf((char*)monitor_buffer, "Shortest break time for each of the three tellers\r\n\tTeller01: %ld\r\n\tTeller02: %ld\r\n\tTeller03: %ld\r\n",
 8001d64:	4b17      	ldr	r3, [pc, #92]	; (8001dc4 <StartSimMonitorInfo+0x488>)
 8001d66:	68da      	ldr	r2, [r3, #12]
 8001d68:	4b17      	ldr	r3, [pc, #92]	; (8001dc8 <StartSimMonitorInfo+0x48c>)
 8001d6a:	68d9      	ldr	r1, [r3, #12]
 8001d6c:	4b17      	ldr	r3, [pc, #92]	; (8001dcc <StartSimMonitorInfo+0x490>)
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	9300      	str	r3, [sp, #0]
 8001d72:	460b      	mov	r3, r1
 8001d74:	4919      	ldr	r1, [pc, #100]	; (8001ddc <StartSimMonitorInfo+0x4a0>)
 8001d76:	480c      	ldr	r0, [pc, #48]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001d78:	f007 f980 	bl	800907c <sprintf>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	4a0b      	ldr	r2, [pc, #44]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001d80:	6013      	str	r3, [r2, #0]
				teller01_info.min_break_time,
				teller02_info.min_break_time,
				teller03_info.min_break_time);

		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001d82:	4b0a      	ldr	r3, [pc, #40]	; (8001dac <StartSimMonitorInfo+0x470>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	2364      	movs	r3, #100	; 0x64
 8001d8a:	4907      	ldr	r1, [pc, #28]	; (8001da8 <StartSimMonitorInfo+0x46c>)
 8001d8c:	4808      	ldr	r0, [pc, #32]	; (8001db0 <StartSimMonitorInfo+0x474>)
 8001d8e:	f002 fea7 	bl	8004ae0 <HAL_UART_Transmit>

		osThreadSuspend(simMonitorInfoHandle);
 8001d92:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <StartSimMonitorInfo+0x4a4>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f003 fd1b 	bl	80057d2 <osThreadSuspend>
	}

	// Update monitor info every one minute of simulated time.
    osDelay(100);
 8001d9c:	2064      	movs	r0, #100	; 0x64
 8001d9e:	f003 fd39 	bl	8005814 <osDelay>
	current_time_ms = HAL_GetTick();
 8001da2:	e5cf      	b.n	8001944 <StartSimMonitorInfo+0x8>
 8001da4:	0800dd3c 	.word	0x0800dd3c
 8001da8:	20000870 	.word	0x20000870
 8001dac:	20000a64 	.word	0x20000a64
 8001db0:	20000764 	.word	0x20000764
 8001db4:	20000714 	.word	0x20000714
 8001db8:	0800dd78 	.word	0x0800dd78
 8001dbc:	20000708 	.word	0x20000708
 8001dc0:	0800dda8 	.word	0x0800dda8
 8001dc4:	20000810 	.word	0x20000810
 8001dc8:	20000830 	.word	0x20000830
 8001dcc:	20000850 	.word	0x20000850
 8001dd0:	0800ddc4 	.word	0x0800ddc4
 8001dd4:	0800de24 	.word	0x0800de24
 8001dd8:	0800de84 	.word	0x0800de84
 8001ddc:	0800dee8 	.word	0x0800dee8
 8001de0:	20000800 	.word	0x20000800

08001de4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a04      	ldr	r2, [pc, #16]	; (8001e04 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d101      	bne.n	8001dfa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001df6:	f000 fb61 	bl	80024bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40001000 	.word	0x40001000

08001e08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e0c:	b672      	cpsid	i
}
 8001e0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e10:	e7fe      	b.n	8001e10 <Error_Handler+0x8>

08001e12 <rotl>:

#include <stdint.h>
#include "rng.h"

static inline uint64_t rotl(const uint64_t x, int k)
{
 8001e12:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
	return (x << k) | (x >> (64 - k));
 8001e20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e24:	6879      	ldr	r1, [r7, #4]
 8001e26:	f1a1 0620 	sub.w	r6, r1, #32
 8001e2a:	f1c1 0020 	rsb	r0, r1, #32
 8001e2e:	fa03 f901 	lsl.w	r9, r3, r1
 8001e32:	fa02 f606 	lsl.w	r6, r2, r6
 8001e36:	ea49 0906 	orr.w	r9, r9, r6
 8001e3a:	fa22 f000 	lsr.w	r0, r2, r0
 8001e3e:	ea49 0900 	orr.w	r9, r9, r0
 8001e42:	fa02 f801 	lsl.w	r8, r2, r1
 8001e46:	6879      	ldr	r1, [r7, #4]
 8001e48:	4249      	negs	r1, r1
 8001e4a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001e4e:	f1c1 0620 	rsb	r6, r1, #32
 8001e52:	f1a1 0020 	sub.w	r0, r1, #32
 8001e56:	fa22 f401 	lsr.w	r4, r2, r1
 8001e5a:	fa03 f606 	lsl.w	r6, r3, r6
 8001e5e:	4334      	orrs	r4, r6
 8001e60:	fa23 f000 	lsr.w	r0, r3, r0
 8001e64:	4304      	orrs	r4, r0
 8001e66:	fa23 f501 	lsr.w	r5, r3, r1
 8001e6a:	ea48 0a04 	orr.w	sl, r8, r4
 8001e6e:	ea49 0b05 	orr.w	fp, r9, r5
 8001e72:	4654      	mov	r4, sl
 8001e74:	465d      	mov	r5, fp
 8001e76:	4622      	mov	r2, r4
 8001e78:	462b      	mov	r3, r5
}
 8001e7a:	4610      	mov	r0, r2
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001e86:	4770      	bx	lr

08001e88 <generate_random_u64>:

// setting the seeds
static uint64_t s[2] = {SEED1, SEED2};

uint64_t generate_random_u64(void)
{
 8001e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e8c:	b08b      	sub	sp, #44	; 0x2c
 8001e8e:	af00      	add	r7, sp, #0
	const uint64_t s0 = s[0];
 8001e90:	4b2c      	ldr	r3, [pc, #176]	; (8001f44 <generate_random_u64+0xbc>)
 8001e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e96:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t s1 = s[1];
 8001e9a:	4b2a      	ldr	r3, [pc, #168]	; (8001f44 <generate_random_u64+0xbc>)
 8001e9c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001ea0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	const uint64_t result = rotl(s0 + s1, 17) + s0;
 8001ea4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ea8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001eac:	1886      	adds	r6, r0, r2
 8001eae:	60be      	str	r6, [r7, #8]
 8001eb0:	eb41 0303 	adc.w	r3, r1, r3
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	2211      	movs	r2, #17
 8001eb8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ebc:	f7ff ffa9 	bl	8001e12 <rotl>
 8001ec0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ec4:	1816      	adds	r6, r2, r0
 8001ec6:	603e      	str	r6, [r7, #0]
 8001ec8:	414b      	adcs	r3, r1
 8001eca:	607b      	str	r3, [r7, #4]
 8001ecc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ed0:	e9c7 2304 	strd	r2, r3, [r7, #16]

	s1 ^= s0;
 8001ed4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ed8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001edc:	ea80 0a02 	eor.w	sl, r0, r2
 8001ee0:	ea81 0b03 	eor.w	fp, r1, r3
 8001ee4:	e9c7 ab06 	strd	sl, fp, [r7, #24]
	s[0] = rotl(s0, 49) ^ s1 ^ (s1 << 21); // a, b
 8001ee8:	2231      	movs	r2, #49	; 0x31
 8001eea:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001eee:	f7ff ff90 	bl	8001e12 <rotl>
 8001ef2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ef6:	ea80 0402 	eor.w	r4, r0, r2
 8001efa:	ea81 0503 	eor.w	r5, r1, r3
 8001efe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	f04f 0300 	mov.w	r3, #0
 8001f0a:	054b      	lsls	r3, r1, #21
 8001f0c:	ea43 23d0 	orr.w	r3, r3, r0, lsr #11
 8001f10:	0542      	lsls	r2, r0, #21
 8001f12:	ea84 0802 	eor.w	r8, r4, r2
 8001f16:	ea85 0903 	eor.w	r9, r5, r3
 8001f1a:	4b0a      	ldr	r3, [pc, #40]	; (8001f44 <generate_random_u64+0xbc>)
 8001f1c:	e9c3 8900 	strd	r8, r9, [r3]
	s[1] = rotl(s1, 28); // c
 8001f20:	221c      	movs	r2, #28
 8001f22:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f26:	f7ff ff74 	bl	8001e12 <rotl>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	4905      	ldr	r1, [pc, #20]	; (8001f44 <generate_random_u64+0xbc>)
 8001f30:	e9c1 2302 	strd	r2, r3, [r1, #8]

	return result;
 8001f34:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8001f38:	4610      	mov	r0, r2
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	372c      	adds	r7, #44	; 0x2c
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f44:	20000010 	.word	0x20000010

08001f48 <rand_range>:

uint64_t rand_range(uint64_t start_inclusive, uint64_t end_inclusive)
{
 8001f48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f4c:	b08a      	sub	sp, #40	; 0x28
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001f54:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint64_t rand_num;
	do
	{
		rand_num = start_inclusive + generate_random_u64() / ((uint64_t)(-1) / (end_inclusive - start_inclusive + 1) + 1);
 8001f58:	f7ff ff96 	bl	8001e88 <generate_random_u64>
 8001f5c:	e9c7 0100 	strd	r0, r1, [r7]
 8001f60:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f68:	1a84      	subs	r4, r0, r2
 8001f6a:	eb61 0503 	sbc.w	r5, r1, r3
 8001f6e:	1c63      	adds	r3, r4, #1
 8001f70:	60bb      	str	r3, [r7, #8]
 8001f72:	f145 0300 	adc.w	r3, r5, #0
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f84:	f7fe fe10 	bl	8000ba8 <__aeabi_uldivmod>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	f112 0a01 	adds.w	sl, r2, #1
 8001f90:	f143 0b00 	adc.w	fp, r3, #0
 8001f94:	4652      	mov	r2, sl
 8001f96:	465b      	mov	r3, fp
 8001f98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f9c:	f7fe fe04 	bl	8000ba8 <__aeabi_uldivmod>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	4610      	mov	r0, r2
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fac:	eb12 0800 	adds.w	r8, r2, r0
 8001fb0:	eb43 0901 	adc.w	r9, r3, r1
 8001fb4:	e9c7 8908 	strd	r8, r9, [r7, #32]
	}
	while(rand_num > end_inclusive);
 8001fb8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fbc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001fc0:	4290      	cmp	r0, r2
 8001fc2:	eb71 0303 	sbcs.w	r3, r1, r3
 8001fc6:	d3c7      	bcc.n	8001f58 <rand_range+0x10>

	return rand_num;
 8001fc8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
}
 8001fcc:	4610      	mov	r0, r2
 8001fce:	4619      	mov	r1, r3
 8001fd0:	3728      	adds	r7, #40	; 0x28
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001fd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fde:	4b11      	ldr	r3, [pc, #68]	; (8002024 <HAL_MspInit+0x4c>)
 8001fe0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fe2:	4a10      	ldr	r2, [pc, #64]	; (8002024 <HAL_MspInit+0x4c>)
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	6613      	str	r3, [r2, #96]	; 0x60
 8001fea:	4b0e      	ldr	r3, [pc, #56]	; (8002024 <HAL_MspInit+0x4c>)
 8001fec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	607b      	str	r3, [r7, #4]
 8001ff4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ff6:	4b0b      	ldr	r3, [pc, #44]	; (8002024 <HAL_MspInit+0x4c>)
 8001ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ffa:	4a0a      	ldr	r2, [pc, #40]	; (8002024 <HAL_MspInit+0x4c>)
 8001ffc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002000:	6593      	str	r3, [r2, #88]	; 0x58
 8002002:	4b08      	ldr	r3, [pc, #32]	; (8002024 <HAL_MspInit+0x4c>)
 8002004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800200a:	603b      	str	r3, [r7, #0]
 800200c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800200e:	2200      	movs	r2, #0
 8002010:	210f      	movs	r1, #15
 8002012:	f06f 0001 	mvn.w	r0, #1
 8002016:	f000 fb29 	bl	800266c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40021000 	.word	0x40021000

08002028 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002038:	d10b      	bne.n	8002052 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800203a:	4b09      	ldr	r3, [pc, #36]	; (8002060 <HAL_TIM_Base_MspInit+0x38>)
 800203c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203e:	4a08      	ldr	r2, [pc, #32]	; (8002060 <HAL_TIM_Base_MspInit+0x38>)
 8002040:	f043 0301 	orr.w	r3, r3, #1
 8002044:	6593      	str	r3, [r2, #88]	; 0x58
 8002046:	4b06      	ldr	r3, [pc, #24]	; (8002060 <HAL_TIM_Base_MspInit+0x38>)
 8002048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002052:	bf00      	nop
 8002054:	3714      	adds	r7, #20
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	40021000 	.word	0x40021000

08002064 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b0ac      	sub	sp, #176	; 0xb0
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	60da      	str	r2, [r3, #12]
 800207a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800207c:	f107 0314 	add.w	r3, r7, #20
 8002080:	2288      	movs	r2, #136	; 0x88
 8002082:	2100      	movs	r1, #0
 8002084:	4618      	mov	r0, r3
 8002086:	f007 f85c 	bl	8009142 <memset>
  if(huart->Instance==USART2)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a21      	ldr	r2, [pc, #132]	; (8002114 <HAL_UART_MspInit+0xb0>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d13b      	bne.n	800210c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002094:	2302      	movs	r3, #2
 8002096:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002098:	2300      	movs	r3, #0
 800209a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800209c:	f107 0314 	add.w	r3, r7, #20
 80020a0:	4618      	mov	r0, r3
 80020a2:	f001 fb7d 	bl	80037a0 <HAL_RCCEx_PeriphCLKConfig>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80020ac:	f7ff feac 	bl	8001e08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020b0:	4b19      	ldr	r3, [pc, #100]	; (8002118 <HAL_UART_MspInit+0xb4>)
 80020b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020b4:	4a18      	ldr	r2, [pc, #96]	; (8002118 <HAL_UART_MspInit+0xb4>)
 80020b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020ba:	6593      	str	r3, [r2, #88]	; 0x58
 80020bc:	4b16      	ldr	r3, [pc, #88]	; (8002118 <HAL_UART_MspInit+0xb4>)
 80020be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c4:	613b      	str	r3, [r7, #16]
 80020c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c8:	4b13      	ldr	r3, [pc, #76]	; (8002118 <HAL_UART_MspInit+0xb4>)
 80020ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020cc:	4a12      	ldr	r2, [pc, #72]	; (8002118 <HAL_UART_MspInit+0xb4>)
 80020ce:	f043 0301 	orr.w	r3, r3, #1
 80020d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020d4:	4b10      	ldr	r3, [pc, #64]	; (8002118 <HAL_UART_MspInit+0xb4>)
 80020d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020d8:	f003 0301 	and.w	r3, r3, #1
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80020e0:	230c      	movs	r3, #12
 80020e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e6:	2302      	movs	r3, #2
 80020e8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f2:	2303      	movs	r3, #3
 80020f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020f8:	2307      	movs	r3, #7
 80020fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020fe:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002102:	4619      	mov	r1, r3
 8002104:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002108:	f000 fada 	bl	80026c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800210c:	bf00      	nop
 800210e:	37b0      	adds	r7, #176	; 0xb0
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40004400 	.word	0x40004400
 8002118:	40021000 	.word	0x40021000

0800211c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08e      	sub	sp, #56	; 0x38
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002124:	2300      	movs	r3, #0
 8002126:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800212a:	4b34      	ldr	r3, [pc, #208]	; (80021fc <HAL_InitTick+0xe0>)
 800212c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800212e:	4a33      	ldr	r2, [pc, #204]	; (80021fc <HAL_InitTick+0xe0>)
 8002130:	f043 0310 	orr.w	r3, r3, #16
 8002134:	6593      	str	r3, [r2, #88]	; 0x58
 8002136:	4b31      	ldr	r3, [pc, #196]	; (80021fc <HAL_InitTick+0xe0>)
 8002138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213a:	f003 0310 	and.w	r3, r3, #16
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002142:	f107 0210 	add.w	r2, r7, #16
 8002146:	f107 0314 	add.w	r3, r7, #20
 800214a:	4611      	mov	r1, r2
 800214c:	4618      	mov	r0, r3
 800214e:	f001 fa95 	bl	800367c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002152:	6a3b      	ldr	r3, [r7, #32]
 8002154:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002158:	2b00      	cmp	r3, #0
 800215a:	d103      	bne.n	8002164 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800215c:	f001 fa62 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8002160:	6378      	str	r0, [r7, #52]	; 0x34
 8002162:	e004      	b.n	800216e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002164:	f001 fa5e 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8002168:	4603      	mov	r3, r0
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800216e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002170:	4a23      	ldr	r2, [pc, #140]	; (8002200 <HAL_InitTick+0xe4>)
 8002172:	fba2 2303 	umull	r2, r3, r2, r3
 8002176:	0c9b      	lsrs	r3, r3, #18
 8002178:	3b01      	subs	r3, #1
 800217a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800217c:	4b21      	ldr	r3, [pc, #132]	; (8002204 <HAL_InitTick+0xe8>)
 800217e:	4a22      	ldr	r2, [pc, #136]	; (8002208 <HAL_InitTick+0xec>)
 8002180:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002182:	4b20      	ldr	r3, [pc, #128]	; (8002204 <HAL_InitTick+0xe8>)
 8002184:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002188:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800218a:	4a1e      	ldr	r2, [pc, #120]	; (8002204 <HAL_InitTick+0xe8>)
 800218c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800218e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002190:	4b1c      	ldr	r3, [pc, #112]	; (8002204 <HAL_InitTick+0xe8>)
 8002192:	2200      	movs	r2, #0
 8002194:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002196:	4b1b      	ldr	r3, [pc, #108]	; (8002204 <HAL_InitTick+0xe8>)
 8002198:	2200      	movs	r2, #0
 800219a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800219c:	4b19      	ldr	r3, [pc, #100]	; (8002204 <HAL_InitTick+0xe8>)
 800219e:	2200      	movs	r2, #0
 80021a0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80021a2:	4818      	ldr	r0, [pc, #96]	; (8002204 <HAL_InitTick+0xe8>)
 80021a4:	f001 ffb8 	bl	8004118 <HAL_TIM_Base_Init>
 80021a8:	4603      	mov	r3, r0
 80021aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80021ae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d11b      	bne.n	80021ee <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80021b6:	4813      	ldr	r0, [pc, #76]	; (8002204 <HAL_InitTick+0xe8>)
 80021b8:	f002 f806 	bl	80041c8 <HAL_TIM_Base_Start_IT>
 80021bc:	4603      	mov	r3, r0
 80021be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80021c2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d111      	bne.n	80021ee <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80021ca:	2036      	movs	r0, #54	; 0x36
 80021cc:	f000 fa6a 	bl	80026a4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b0f      	cmp	r3, #15
 80021d4:	d808      	bhi.n	80021e8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80021d6:	2200      	movs	r2, #0
 80021d8:	6879      	ldr	r1, [r7, #4]
 80021da:	2036      	movs	r0, #54	; 0x36
 80021dc:	f000 fa46 	bl	800266c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021e0:	4a0a      	ldr	r2, [pc, #40]	; (800220c <HAL_InitTick+0xf0>)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6013      	str	r3, [r2, #0]
 80021e6:	e002      	b.n	80021ee <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80021ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3738      	adds	r7, #56	; 0x38
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40021000 	.word	0x40021000
 8002200:	431bde83 	.word	0x431bde83
 8002204:	20000a68 	.word	0x20000a68
 8002208:	40001000 	.word	0x40001000
 800220c:	20000024 	.word	0x20000024

08002210 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002214:	e7fe      	b.n	8002214 <NMI_Handler+0x4>

08002216 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002216:	b480      	push	{r7}
 8002218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800221a:	e7fe      	b.n	800221a <HardFault_Handler+0x4>

0800221c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002220:	e7fe      	b.n	8002220 <MemManage_Handler+0x4>

08002222 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002222:	b480      	push	{r7}
 8002224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002226:	e7fe      	b.n	8002226 <BusFault_Handler+0x4>

08002228 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800222c:	e7fe      	b.n	800222c <UsageFault_Handler+0x4>

0800222e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800222e:	b480      	push	{r7}
 8002230:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002240:	4802      	ldr	r0, [pc, #8]	; (800224c <TIM6_DAC_IRQHandler+0x10>)
 8002242:	f002 f831 	bl	80042a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000a68 	.word	0x20000a68

08002250 <EXTI1_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI1_IRQHandler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002254:	2002      	movs	r0, #2
 8002256:	f000 fbf5 	bl	8002a44 <HAL_GPIO_EXTI_IRQHandler>
}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}

0800225e <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002262:	2010      	movs	r0, #16
 8002264:	f000 fbee 	bl	8002a44 <HAL_GPIO_EXTI_IRQHandler>
}
 8002268:	bf00      	nop
 800226a:	bd80      	pop	{r7, pc}

0800226c <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002270:	2001      	movs	r0, #1
 8002272:	f000 fbe7 	bl	8002a44 <HAL_GPIO_EXTI_IRQHandler>
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}

0800227a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800227a:	b480      	push	{r7}
 800227c:	af00      	add	r7, sp, #0
  return 1;
 800227e:	2301      	movs	r3, #1
}
 8002280:	4618      	mov	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <_kill>:

int _kill(int pid, int sig)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
 8002292:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002294:	f006 ffd2 	bl	800923c <__errno>
 8002298:	4603      	mov	r3, r0
 800229a:	2216      	movs	r2, #22
 800229c:	601a      	str	r2, [r3, #0]
  return -1;
 800229e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <_exit>:

void _exit (int status)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b082      	sub	sp, #8
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022b2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f7ff ffe7 	bl	800228a <_kill>
  while (1) {}    /* Make sure we hang here */
 80022bc:	e7fe      	b.n	80022bc <_exit+0x12>

080022be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b086      	sub	sp, #24
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	60f8      	str	r0, [r7, #12]
 80022c6:	60b9      	str	r1, [r7, #8]
 80022c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ca:	2300      	movs	r3, #0
 80022cc:	617b      	str	r3, [r7, #20]
 80022ce:	e00a      	b.n	80022e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022d0:	f3af 8000 	nop.w
 80022d4:	4601      	mov	r1, r0
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	1c5a      	adds	r2, r3, #1
 80022da:	60ba      	str	r2, [r7, #8]
 80022dc:	b2ca      	uxtb	r2, r1
 80022de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	3301      	adds	r3, #1
 80022e4:	617b      	str	r3, [r7, #20]
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	dbf0      	blt.n	80022d0 <_read+0x12>
  }

  return len;
 80022ee:	687b      	ldr	r3, [r7, #4]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]
 8002308:	e009      	b.n	800231e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	1c5a      	adds	r2, r3, #1
 800230e:	60ba      	str	r2, [r7, #8]
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	4618      	mov	r0, r3
 8002314:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	3301      	adds	r3, #1
 800231c:	617b      	str	r3, [r7, #20]
 800231e:	697a      	ldr	r2, [r7, #20]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	429a      	cmp	r2, r3
 8002324:	dbf1      	blt.n	800230a <_write+0x12>
  }
  return len;
 8002326:	687b      	ldr	r3, [r7, #4]
}
 8002328:	4618      	mov	r0, r3
 800232a:	3718      	adds	r7, #24
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <_close>:

int _close(int file)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002338:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800233c:	4618      	mov	r0, r3
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002358:	605a      	str	r2, [r3, #4]
  return 0;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <_isatty>:

int _isatty(int file)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002370:	2301      	movs	r3, #1
}
 8002372:	4618      	mov	r0, r3
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr

0800237e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800237e:	b480      	push	{r7}
 8002380:	b085      	sub	sp, #20
 8002382:	af00      	add	r7, sp, #0
 8002384:	60f8      	str	r0, [r7, #12]
 8002386:	60b9      	str	r1, [r7, #8]
 8002388:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023a0:	4a14      	ldr	r2, [pc, #80]	; (80023f4 <_sbrk+0x5c>)
 80023a2:	4b15      	ldr	r3, [pc, #84]	; (80023f8 <_sbrk+0x60>)
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023ac:	4b13      	ldr	r3, [pc, #76]	; (80023fc <_sbrk+0x64>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d102      	bne.n	80023ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023b4:	4b11      	ldr	r3, [pc, #68]	; (80023fc <_sbrk+0x64>)
 80023b6:	4a12      	ldr	r2, [pc, #72]	; (8002400 <_sbrk+0x68>)
 80023b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ba:	4b10      	ldr	r3, [pc, #64]	; (80023fc <_sbrk+0x64>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4413      	add	r3, r2
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d207      	bcs.n	80023d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023c8:	f006 ff38 	bl	800923c <__errno>
 80023cc:	4603      	mov	r3, r0
 80023ce:	220c      	movs	r2, #12
 80023d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023d6:	e009      	b.n	80023ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023d8:	4b08      	ldr	r3, [pc, #32]	; (80023fc <_sbrk+0x64>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023de:	4b07      	ldr	r3, [pc, #28]	; (80023fc <_sbrk+0x64>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4413      	add	r3, r2
 80023e6:	4a05      	ldr	r2, [pc, #20]	; (80023fc <_sbrk+0x64>)
 80023e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ea:	68fb      	ldr	r3, [r7, #12]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3718      	adds	r7, #24
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	20018000 	.word	0x20018000
 80023f8:	00000400 	.word	0x00000400
 80023fc:	20000ab4 	.word	0x20000ab4
 8002400:	20004470 	.word	0x20004470

08002404 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002408:	4b06      	ldr	r3, [pc, #24]	; (8002424 <SystemInit+0x20>)
 800240a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800240e:	4a05      	ldr	r2, [pc, #20]	; (8002424 <SystemInit+0x20>)
 8002410:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002414:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002418:	bf00      	nop
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	e000ed00 	.word	0xe000ed00

08002428 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002428:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002460 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800242c:	f7ff ffea 	bl	8002404 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002430:	480c      	ldr	r0, [pc, #48]	; (8002464 <LoopForever+0x6>)
  ldr r1, =_edata
 8002432:	490d      	ldr	r1, [pc, #52]	; (8002468 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002434:	4a0d      	ldr	r2, [pc, #52]	; (800246c <LoopForever+0xe>)
  movs r3, #0
 8002436:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002438:	e002      	b.n	8002440 <LoopCopyDataInit>

0800243a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800243a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800243c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800243e:	3304      	adds	r3, #4

08002440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002444:	d3f9      	bcc.n	800243a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002446:	4a0a      	ldr	r2, [pc, #40]	; (8002470 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002448:	4c0a      	ldr	r4, [pc, #40]	; (8002474 <LoopForever+0x16>)
  movs r3, #0
 800244a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800244c:	e001      	b.n	8002452 <LoopFillZerobss>

0800244e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800244e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002450:	3204      	adds	r2, #4

08002452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002454:	d3fb      	bcc.n	800244e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002456:	f006 fef7 	bl	8009248 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800245a:	f7fe fe55 	bl	8001108 <main>

0800245e <LoopForever>:

LoopForever:
    b LoopForever
 800245e:	e7fe      	b.n	800245e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002460:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002464:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002468:	200006e4 	.word	0x200006e4
  ldr r2, =_sidata
 800246c:	0800e458 	.word	0x0800e458
  ldr r2, =_sbss
 8002470:	200006e8 	.word	0x200006e8
  ldr r4, =_ebss
 8002474:	20004470 	.word	0x20004470

08002478 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002478:	e7fe      	b.n	8002478 <ADC1_2_IRQHandler>
	...

0800247c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002482:	2300      	movs	r3, #0
 8002484:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002486:	4b0c      	ldr	r3, [pc, #48]	; (80024b8 <HAL_Init+0x3c>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a0b      	ldr	r2, [pc, #44]	; (80024b8 <HAL_Init+0x3c>)
 800248c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002490:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002492:	2003      	movs	r0, #3
 8002494:	f000 f8df 	bl	8002656 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002498:	200f      	movs	r0, #15
 800249a:	f7ff fe3f 	bl	800211c <HAL_InitTick>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d002      	beq.n	80024aa <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	71fb      	strb	r3, [r7, #7]
 80024a8:	e001      	b.n	80024ae <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024aa:	f7ff fd95 	bl	8001fd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024ae:	79fb      	ldrb	r3, [r7, #7]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40022000 	.word	0x40022000

080024bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024c0:	4b06      	ldr	r3, [pc, #24]	; (80024dc <HAL_IncTick+0x20>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	461a      	mov	r2, r3
 80024c6:	4b06      	ldr	r3, [pc, #24]	; (80024e0 <HAL_IncTick+0x24>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4413      	add	r3, r2
 80024cc:	4a04      	ldr	r2, [pc, #16]	; (80024e0 <HAL_IncTick+0x24>)
 80024ce:	6013      	str	r3, [r2, #0]
}
 80024d0:	bf00      	nop
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	20000028 	.word	0x20000028
 80024e0:	20000ab8 	.word	0x20000ab8

080024e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  return uwTick;
 80024e8:	4b03      	ldr	r3, [pc, #12]	; (80024f8 <HAL_GetTick+0x14>)
 80024ea:	681b      	ldr	r3, [r3, #0]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20000ab8 	.word	0x20000ab8

080024fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800250c:	4b0c      	ldr	r3, [pc, #48]	; (8002540 <__NVIC_SetPriorityGrouping+0x44>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002518:	4013      	ands	r3, r2
 800251a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002524:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800252c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800252e:	4a04      	ldr	r2, [pc, #16]	; (8002540 <__NVIC_SetPriorityGrouping+0x44>)
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	60d3      	str	r3, [r2, #12]
}
 8002534:	bf00      	nop
 8002536:	3714      	adds	r7, #20
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	e000ed00 	.word	0xe000ed00

08002544 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002548:	4b04      	ldr	r3, [pc, #16]	; (800255c <__NVIC_GetPriorityGrouping+0x18>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	0a1b      	lsrs	r3, r3, #8
 800254e:	f003 0307 	and.w	r3, r3, #7
}
 8002552:	4618      	mov	r0, r3
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	e000ed00 	.word	0xe000ed00

08002560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800256a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800256e:	2b00      	cmp	r3, #0
 8002570:	db0b      	blt.n	800258a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002572:	79fb      	ldrb	r3, [r7, #7]
 8002574:	f003 021f 	and.w	r2, r3, #31
 8002578:	4907      	ldr	r1, [pc, #28]	; (8002598 <__NVIC_EnableIRQ+0x38>)
 800257a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257e:	095b      	lsrs	r3, r3, #5
 8002580:	2001      	movs	r0, #1
 8002582:	fa00 f202 	lsl.w	r2, r0, r2
 8002586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800258a:	bf00      	nop
 800258c:	370c      	adds	r7, #12
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	e000e100 	.word	0xe000e100

0800259c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4603      	mov	r3, r0
 80025a4:	6039      	str	r1, [r7, #0]
 80025a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	db0a      	blt.n	80025c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	b2da      	uxtb	r2, r3
 80025b4:	490c      	ldr	r1, [pc, #48]	; (80025e8 <__NVIC_SetPriority+0x4c>)
 80025b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ba:	0112      	lsls	r2, r2, #4
 80025bc:	b2d2      	uxtb	r2, r2
 80025be:	440b      	add	r3, r1
 80025c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025c4:	e00a      	b.n	80025dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	b2da      	uxtb	r2, r3
 80025ca:	4908      	ldr	r1, [pc, #32]	; (80025ec <__NVIC_SetPriority+0x50>)
 80025cc:	79fb      	ldrb	r3, [r7, #7]
 80025ce:	f003 030f 	and.w	r3, r3, #15
 80025d2:	3b04      	subs	r3, #4
 80025d4:	0112      	lsls	r2, r2, #4
 80025d6:	b2d2      	uxtb	r2, r2
 80025d8:	440b      	add	r3, r1
 80025da:	761a      	strb	r2, [r3, #24]
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr
 80025e8:	e000e100 	.word	0xe000e100
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b089      	sub	sp, #36	; 0x24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f003 0307 	and.w	r3, r3, #7
 8002602:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	f1c3 0307 	rsb	r3, r3, #7
 800260a:	2b04      	cmp	r3, #4
 800260c:	bf28      	it	cs
 800260e:	2304      	movcs	r3, #4
 8002610:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	3304      	adds	r3, #4
 8002616:	2b06      	cmp	r3, #6
 8002618:	d902      	bls.n	8002620 <NVIC_EncodePriority+0x30>
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	3b03      	subs	r3, #3
 800261e:	e000      	b.n	8002622 <NVIC_EncodePriority+0x32>
 8002620:	2300      	movs	r3, #0
 8002622:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002624:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	fa02 f303 	lsl.w	r3, r2, r3
 800262e:	43da      	mvns	r2, r3
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	401a      	ands	r2, r3
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002638:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	fa01 f303 	lsl.w	r3, r1, r3
 8002642:	43d9      	mvns	r1, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002648:	4313      	orrs	r3, r2
         );
}
 800264a:	4618      	mov	r0, r3
 800264c:	3724      	adds	r7, #36	; 0x24
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr

08002656 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7ff ff4c 	bl	80024fc <__NVIC_SetPriorityGrouping>
}
 8002664:	bf00      	nop
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	60b9      	str	r1, [r7, #8]
 8002676:	607a      	str	r2, [r7, #4]
 8002678:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800267e:	f7ff ff61 	bl	8002544 <__NVIC_GetPriorityGrouping>
 8002682:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	68b9      	ldr	r1, [r7, #8]
 8002688:	6978      	ldr	r0, [r7, #20]
 800268a:	f7ff ffb1 	bl	80025f0 <NVIC_EncodePriority>
 800268e:	4602      	mov	r2, r0
 8002690:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002694:	4611      	mov	r1, r2
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff ff80 	bl	800259c <__NVIC_SetPriority>
}
 800269c:	bf00      	nop
 800269e:	3718      	adds	r7, #24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	4603      	mov	r3, r0
 80026ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7ff ff54 	bl	8002560 <__NVIC_EnableIRQ>
}
 80026b8:	bf00      	nop
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b087      	sub	sp, #28
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026ca:	2300      	movs	r3, #0
 80026cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026ce:	e17f      	b.n	80029d0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	2101      	movs	r1, #1
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	fa01 f303 	lsl.w	r3, r1, r3
 80026dc:	4013      	ands	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	f000 8171 	beq.w	80029ca <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f003 0303 	and.w	r3, r3, #3
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d005      	beq.n	8002700 <HAL_GPIO_Init+0x40>
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f003 0303 	and.w	r3, r3, #3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d130      	bne.n	8002762 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	2203      	movs	r2, #3
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	43db      	mvns	r3, r3
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	4013      	ands	r3, r2
 8002716:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	68da      	ldr	r2, [r3, #12]
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	693a      	ldr	r2, [r7, #16]
 8002726:	4313      	orrs	r3, r2
 8002728:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	693a      	ldr	r2, [r7, #16]
 800272e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002736:	2201      	movs	r2, #1
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43db      	mvns	r3, r3
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	4013      	ands	r3, r2
 8002744:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	091b      	lsrs	r3, r3, #4
 800274c:	f003 0201 	and.w	r2, r3, #1
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	fa02 f303 	lsl.w	r3, r2, r3
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	4313      	orrs	r3, r2
 800275a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f003 0303 	and.w	r3, r3, #3
 800276a:	2b03      	cmp	r3, #3
 800276c:	d118      	bne.n	80027a0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002772:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002774:	2201      	movs	r2, #1
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	43db      	mvns	r3, r3
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	4013      	ands	r3, r2
 8002782:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	08db      	lsrs	r3, r3, #3
 800278a:	f003 0201 	and.w	r2, r3, #1
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	693a      	ldr	r2, [r7, #16]
 8002796:	4313      	orrs	r3, r2
 8002798:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f003 0303 	and.w	r3, r3, #3
 80027a8:	2b03      	cmp	r3, #3
 80027aa:	d017      	beq.n	80027dc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	2203      	movs	r2, #3
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	43db      	mvns	r3, r3
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	4013      	ands	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	005b      	lsls	r3, r3, #1
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	693a      	ldr	r2, [r7, #16]
 80027d2:	4313      	orrs	r3, r2
 80027d4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	693a      	ldr	r2, [r7, #16]
 80027da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f003 0303 	and.w	r3, r3, #3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d123      	bne.n	8002830 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	08da      	lsrs	r2, r3, #3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	3208      	adds	r2, #8
 80027f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	f003 0307 	and.w	r3, r3, #7
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	220f      	movs	r2, #15
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	4013      	ands	r3, r2
 800280a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	691a      	ldr	r2, [r3, #16]
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	f003 0307 	and.w	r3, r3, #7
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	4313      	orrs	r3, r2
 8002820:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	08da      	lsrs	r2, r3, #3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	3208      	adds	r2, #8
 800282a:	6939      	ldr	r1, [r7, #16]
 800282c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	2203      	movs	r2, #3
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	43db      	mvns	r3, r3
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	4013      	ands	r3, r2
 8002846:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 0203 	and.w	r2, r3, #3
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	4313      	orrs	r3, r2
 800285c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800286c:	2b00      	cmp	r3, #0
 800286e:	f000 80ac 	beq.w	80029ca <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002872:	4b5f      	ldr	r3, [pc, #380]	; (80029f0 <HAL_GPIO_Init+0x330>)
 8002874:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002876:	4a5e      	ldr	r2, [pc, #376]	; (80029f0 <HAL_GPIO_Init+0x330>)
 8002878:	f043 0301 	orr.w	r3, r3, #1
 800287c:	6613      	str	r3, [r2, #96]	; 0x60
 800287e:	4b5c      	ldr	r3, [pc, #368]	; (80029f0 <HAL_GPIO_Init+0x330>)
 8002880:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	60bb      	str	r3, [r7, #8]
 8002888:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800288a:	4a5a      	ldr	r2, [pc, #360]	; (80029f4 <HAL_GPIO_Init+0x334>)
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	089b      	lsrs	r3, r3, #2
 8002890:	3302      	adds	r3, #2
 8002892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002896:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	f003 0303 	and.w	r3, r3, #3
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	220f      	movs	r2, #15
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	43db      	mvns	r3, r3
 80028a8:	693a      	ldr	r2, [r7, #16]
 80028aa:	4013      	ands	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80028b4:	d025      	beq.n	8002902 <HAL_GPIO_Init+0x242>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a4f      	ldr	r2, [pc, #316]	; (80029f8 <HAL_GPIO_Init+0x338>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d01f      	beq.n	80028fe <HAL_GPIO_Init+0x23e>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a4e      	ldr	r2, [pc, #312]	; (80029fc <HAL_GPIO_Init+0x33c>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d019      	beq.n	80028fa <HAL_GPIO_Init+0x23a>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a4d      	ldr	r2, [pc, #308]	; (8002a00 <HAL_GPIO_Init+0x340>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d013      	beq.n	80028f6 <HAL_GPIO_Init+0x236>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a4c      	ldr	r2, [pc, #304]	; (8002a04 <HAL_GPIO_Init+0x344>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d00d      	beq.n	80028f2 <HAL_GPIO_Init+0x232>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a4b      	ldr	r2, [pc, #300]	; (8002a08 <HAL_GPIO_Init+0x348>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d007      	beq.n	80028ee <HAL_GPIO_Init+0x22e>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a4a      	ldr	r2, [pc, #296]	; (8002a0c <HAL_GPIO_Init+0x34c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d101      	bne.n	80028ea <HAL_GPIO_Init+0x22a>
 80028e6:	2306      	movs	r3, #6
 80028e8:	e00c      	b.n	8002904 <HAL_GPIO_Init+0x244>
 80028ea:	2307      	movs	r3, #7
 80028ec:	e00a      	b.n	8002904 <HAL_GPIO_Init+0x244>
 80028ee:	2305      	movs	r3, #5
 80028f0:	e008      	b.n	8002904 <HAL_GPIO_Init+0x244>
 80028f2:	2304      	movs	r3, #4
 80028f4:	e006      	b.n	8002904 <HAL_GPIO_Init+0x244>
 80028f6:	2303      	movs	r3, #3
 80028f8:	e004      	b.n	8002904 <HAL_GPIO_Init+0x244>
 80028fa:	2302      	movs	r3, #2
 80028fc:	e002      	b.n	8002904 <HAL_GPIO_Init+0x244>
 80028fe:	2301      	movs	r3, #1
 8002900:	e000      	b.n	8002904 <HAL_GPIO_Init+0x244>
 8002902:	2300      	movs	r3, #0
 8002904:	697a      	ldr	r2, [r7, #20]
 8002906:	f002 0203 	and.w	r2, r2, #3
 800290a:	0092      	lsls	r2, r2, #2
 800290c:	4093      	lsls	r3, r2
 800290e:	693a      	ldr	r2, [r7, #16]
 8002910:	4313      	orrs	r3, r2
 8002912:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002914:	4937      	ldr	r1, [pc, #220]	; (80029f4 <HAL_GPIO_Init+0x334>)
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	089b      	lsrs	r3, r3, #2
 800291a:	3302      	adds	r3, #2
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002922:	4b3b      	ldr	r3, [pc, #236]	; (8002a10 <HAL_GPIO_Init+0x350>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	43db      	mvns	r3, r3
 800292c:	693a      	ldr	r2, [r7, #16]
 800292e:	4013      	ands	r3, r2
 8002930:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d003      	beq.n	8002946 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800293e:	693a      	ldr	r2, [r7, #16]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	4313      	orrs	r3, r2
 8002944:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002946:	4a32      	ldr	r2, [pc, #200]	; (8002a10 <HAL_GPIO_Init+0x350>)
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800294c:	4b30      	ldr	r3, [pc, #192]	; (8002a10 <HAL_GPIO_Init+0x350>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	43db      	mvns	r3, r3
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	4013      	ands	r3, r2
 800295a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d003      	beq.n	8002970 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	4313      	orrs	r3, r2
 800296e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002970:	4a27      	ldr	r2, [pc, #156]	; (8002a10 <HAL_GPIO_Init+0x350>)
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002976:	4b26      	ldr	r3, [pc, #152]	; (8002a10 <HAL_GPIO_Init+0x350>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	43db      	mvns	r3, r3
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	4013      	ands	r3, r2
 8002984:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d003      	beq.n	800299a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	4313      	orrs	r3, r2
 8002998:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800299a:	4a1d      	ldr	r2, [pc, #116]	; (8002a10 <HAL_GPIO_Init+0x350>)
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80029a0:	4b1b      	ldr	r3, [pc, #108]	; (8002a10 <HAL_GPIO_Init+0x350>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	43db      	mvns	r3, r3
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	4013      	ands	r3, r2
 80029ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d003      	beq.n	80029c4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029c4:	4a12      	ldr	r2, [pc, #72]	; (8002a10 <HAL_GPIO_Init+0x350>)
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	3301      	adds	r3, #1
 80029ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	fa22 f303 	lsr.w	r3, r2, r3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f47f ae78 	bne.w	80026d0 <HAL_GPIO_Init+0x10>
  }
}
 80029e0:	bf00      	nop
 80029e2:	bf00      	nop
 80029e4:	371c      	adds	r7, #28
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	40021000 	.word	0x40021000
 80029f4:	40010000 	.word	0x40010000
 80029f8:	48000400 	.word	0x48000400
 80029fc:	48000800 	.word	0x48000800
 8002a00:	48000c00 	.word	0x48000c00
 8002a04:	48001000 	.word	0x48001000
 8002a08:	48001400 	.word	0x48001400
 8002a0c:	48001800 	.word	0x48001800
 8002a10:	40010400 	.word	0x40010400

08002a14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	807b      	strh	r3, [r7, #2]
 8002a20:	4613      	mov	r3, r2
 8002a22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a24:	787b      	ldrb	r3, [r7, #1]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a2a:	887a      	ldrh	r2, [r7, #2]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a30:	e002      	b.n	8002a38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a32:	887a      	ldrh	r2, [r7, #2]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a38:	bf00      	nop
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002a4e:	4b08      	ldr	r3, [pc, #32]	; (8002a70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a50:	695a      	ldr	r2, [r3, #20]
 8002a52:	88fb      	ldrh	r3, [r7, #6]
 8002a54:	4013      	ands	r3, r2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d006      	beq.n	8002a68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a5a:	4a05      	ldr	r2, [pc, #20]	; (8002a70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a5c:	88fb      	ldrh	r3, [r7, #6]
 8002a5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a60:	88fb      	ldrh	r3, [r7, #6]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7fe fa88 	bl	8000f78 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a68:	bf00      	nop
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	40010400 	.word	0x40010400

08002a74 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a78:	4b04      	ldr	r3, [pc, #16]	; (8002a8c <HAL_PWREx_GetVoltageRange+0x18>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	40007000 	.word	0x40007000

08002a90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a9e:	d130      	bne.n	8002b02 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002aa0:	4b23      	ldr	r3, [pc, #140]	; (8002b30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002aa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002aac:	d038      	beq.n	8002b20 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002aae:	4b20      	ldr	r3, [pc, #128]	; (8002b30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002ab6:	4a1e      	ldr	r2, [pc, #120]	; (8002b30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ab8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002abc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002abe:	4b1d      	ldr	r3, [pc, #116]	; (8002b34 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2232      	movs	r2, #50	; 0x32
 8002ac4:	fb02 f303 	mul.w	r3, r2, r3
 8002ac8:	4a1b      	ldr	r2, [pc, #108]	; (8002b38 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002aca:	fba2 2303 	umull	r2, r3, r2, r3
 8002ace:	0c9b      	lsrs	r3, r3, #18
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ad4:	e002      	b.n	8002adc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002adc:	4b14      	ldr	r3, [pc, #80]	; (8002b30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ade:	695b      	ldr	r3, [r3, #20]
 8002ae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ae8:	d102      	bne.n	8002af0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1f2      	bne.n	8002ad6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002af0:	4b0f      	ldr	r3, [pc, #60]	; (8002b30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002af2:	695b      	ldr	r3, [r3, #20]
 8002af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002af8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002afc:	d110      	bne.n	8002b20 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e00f      	b.n	8002b22 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b02:	4b0b      	ldr	r3, [pc, #44]	; (8002b30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b0e:	d007      	beq.n	8002b20 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b10:	4b07      	ldr	r3, [pc, #28]	; (8002b30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b18:	4a05      	ldr	r2, [pc, #20]	; (8002b30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b1e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3714      	adds	r7, #20
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	40007000 	.word	0x40007000
 8002b34:	20000020 	.word	0x20000020
 8002b38:	431bde83 	.word	0x431bde83

08002b3c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b088      	sub	sp, #32
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e3ca      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b4e:	4b97      	ldr	r3, [pc, #604]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	f003 030c 	and.w	r3, r3, #12
 8002b56:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b58:	4b94      	ldr	r3, [pc, #592]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	f003 0303 	and.w	r3, r3, #3
 8002b60:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0310 	and.w	r3, r3, #16
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	f000 80e4 	beq.w	8002d38 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d007      	beq.n	8002b86 <HAL_RCC_OscConfig+0x4a>
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	2b0c      	cmp	r3, #12
 8002b7a:	f040 808b 	bne.w	8002c94 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	f040 8087 	bne.w	8002c94 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b86:	4b89      	ldr	r3, [pc, #548]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d005      	beq.n	8002b9e <HAL_RCC_OscConfig+0x62>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	699b      	ldr	r3, [r3, #24]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e3a2      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a1a      	ldr	r2, [r3, #32]
 8002ba2:	4b82      	ldr	r3, [pc, #520]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0308 	and.w	r3, r3, #8
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d004      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x7c>
 8002bae:	4b7f      	ldr	r3, [pc, #508]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bb6:	e005      	b.n	8002bc4 <HAL_RCC_OscConfig+0x88>
 8002bb8:	4b7c      	ldr	r3, [pc, #496]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002bba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bbe:	091b      	lsrs	r3, r3, #4
 8002bc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d223      	bcs.n	8002c10 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a1b      	ldr	r3, [r3, #32]
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f000 fd87 	bl	80036e0 <RCC_SetFlashLatencyFromMSIRange>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e383      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bdc:	4b73      	ldr	r3, [pc, #460]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a72      	ldr	r2, [pc, #456]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002be2:	f043 0308 	orr.w	r3, r3, #8
 8002be6:	6013      	str	r3, [r2, #0]
 8002be8:	4b70      	ldr	r3, [pc, #448]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	496d      	ldr	r1, [pc, #436]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bfa:	4b6c      	ldr	r3, [pc, #432]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	021b      	lsls	r3, r3, #8
 8002c08:	4968      	ldr	r1, [pc, #416]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	604b      	str	r3, [r1, #4]
 8002c0e:	e025      	b.n	8002c5c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c10:	4b66      	ldr	r3, [pc, #408]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a65      	ldr	r2, [pc, #404]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002c16:	f043 0308 	orr.w	r3, r3, #8
 8002c1a:	6013      	str	r3, [r2, #0]
 8002c1c:	4b63      	ldr	r3, [pc, #396]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a1b      	ldr	r3, [r3, #32]
 8002c28:	4960      	ldr	r1, [pc, #384]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c2e:	4b5f      	ldr	r3, [pc, #380]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	021b      	lsls	r3, r3, #8
 8002c3c:	495b      	ldr	r1, [pc, #364]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d109      	bne.n	8002c5c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f000 fd47 	bl	80036e0 <RCC_SetFlashLatencyFromMSIRange>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e343      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c5c:	f000 fc4a 	bl	80034f4 <HAL_RCC_GetSysClockFreq>
 8002c60:	4602      	mov	r2, r0
 8002c62:	4b52      	ldr	r3, [pc, #328]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	091b      	lsrs	r3, r3, #4
 8002c68:	f003 030f 	and.w	r3, r3, #15
 8002c6c:	4950      	ldr	r1, [pc, #320]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002c6e:	5ccb      	ldrb	r3, [r1, r3]
 8002c70:	f003 031f 	and.w	r3, r3, #31
 8002c74:	fa22 f303 	lsr.w	r3, r2, r3
 8002c78:	4a4e      	ldr	r2, [pc, #312]	; (8002db4 <HAL_RCC_OscConfig+0x278>)
 8002c7a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c7c:	4b4e      	ldr	r3, [pc, #312]	; (8002db8 <HAL_RCC_OscConfig+0x27c>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff fa4b 	bl	800211c <HAL_InitTick>
 8002c86:	4603      	mov	r3, r0
 8002c88:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c8a:	7bfb      	ldrb	r3, [r7, #15]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d052      	beq.n	8002d36 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002c90:	7bfb      	ldrb	r3, [r7, #15]
 8002c92:	e327      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	699b      	ldr	r3, [r3, #24]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d032      	beq.n	8002d02 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c9c:	4b43      	ldr	r3, [pc, #268]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a42      	ldr	r2, [pc, #264]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002ca2:	f043 0301 	orr.w	r3, r3, #1
 8002ca6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ca8:	f7ff fc1c 	bl	80024e4 <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cae:	e008      	b.n	8002cc2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cb0:	f7ff fc18 	bl	80024e4 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e310      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cc2:	4b3a      	ldr	r3, [pc, #232]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d0f0      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cce:	4b37      	ldr	r3, [pc, #220]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a36      	ldr	r2, [pc, #216]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002cd4:	f043 0308 	orr.w	r3, r3, #8
 8002cd8:	6013      	str	r3, [r2, #0]
 8002cda:	4b34      	ldr	r3, [pc, #208]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a1b      	ldr	r3, [r3, #32]
 8002ce6:	4931      	ldr	r1, [pc, #196]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cec:	4b2f      	ldr	r3, [pc, #188]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	69db      	ldr	r3, [r3, #28]
 8002cf8:	021b      	lsls	r3, r3, #8
 8002cfa:	492c      	ldr	r1, [pc, #176]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	604b      	str	r3, [r1, #4]
 8002d00:	e01a      	b.n	8002d38 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d02:	4b2a      	ldr	r3, [pc, #168]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a29      	ldr	r2, [pc, #164]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002d08:	f023 0301 	bic.w	r3, r3, #1
 8002d0c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d0e:	f7ff fbe9 	bl	80024e4 <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d14:	e008      	b.n	8002d28 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d16:	f7ff fbe5 	bl	80024e4 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e2dd      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d28:	4b20      	ldr	r3, [pc, #128]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1f0      	bne.n	8002d16 <HAL_RCC_OscConfig+0x1da>
 8002d34:	e000      	b.n	8002d38 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d36:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d074      	beq.n	8002e2e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	2b08      	cmp	r3, #8
 8002d48:	d005      	beq.n	8002d56 <HAL_RCC_OscConfig+0x21a>
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	2b0c      	cmp	r3, #12
 8002d4e:	d10e      	bne.n	8002d6e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	2b03      	cmp	r3, #3
 8002d54:	d10b      	bne.n	8002d6e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d56:	4b15      	ldr	r3, [pc, #84]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d064      	beq.n	8002e2c <HAL_RCC_OscConfig+0x2f0>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d160      	bne.n	8002e2c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e2ba      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d76:	d106      	bne.n	8002d86 <HAL_RCC_OscConfig+0x24a>
 8002d78:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a0b      	ldr	r2, [pc, #44]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d82:	6013      	str	r3, [r2, #0]
 8002d84:	e026      	b.n	8002dd4 <HAL_RCC_OscConfig+0x298>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d8e:	d115      	bne.n	8002dbc <HAL_RCC_OscConfig+0x280>
 8002d90:	4b06      	ldr	r3, [pc, #24]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a05      	ldr	r2, [pc, #20]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002d96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d9a:	6013      	str	r3, [r2, #0]
 8002d9c:	4b03      	ldr	r3, [pc, #12]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a02      	ldr	r2, [pc, #8]	; (8002dac <HAL_RCC_OscConfig+0x270>)
 8002da2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002da6:	6013      	str	r3, [r2, #0]
 8002da8:	e014      	b.n	8002dd4 <HAL_RCC_OscConfig+0x298>
 8002daa:	bf00      	nop
 8002dac:	40021000 	.word	0x40021000
 8002db0:	0800e074 	.word	0x0800e074
 8002db4:	20000020 	.word	0x20000020
 8002db8:	20000024 	.word	0x20000024
 8002dbc:	4ba0      	ldr	r3, [pc, #640]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a9f      	ldr	r2, [pc, #636]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002dc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dc6:	6013      	str	r3, [r2, #0]
 8002dc8:	4b9d      	ldr	r3, [pc, #628]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a9c      	ldr	r2, [pc, #624]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002dce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d013      	beq.n	8002e04 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ddc:	f7ff fb82 	bl	80024e4 <HAL_GetTick>
 8002de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002de2:	e008      	b.n	8002df6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002de4:	f7ff fb7e 	bl	80024e4 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b64      	cmp	r3, #100	; 0x64
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e276      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002df6:	4b92      	ldr	r3, [pc, #584]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d0f0      	beq.n	8002de4 <HAL_RCC_OscConfig+0x2a8>
 8002e02:	e014      	b.n	8002e2e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e04:	f7ff fb6e 	bl	80024e4 <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e0a:	e008      	b.n	8002e1e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e0c:	f7ff fb6a 	bl	80024e4 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	2b64      	cmp	r3, #100	; 0x64
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e262      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e1e:	4b88      	ldr	r3, [pc, #544]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1f0      	bne.n	8002e0c <HAL_RCC_OscConfig+0x2d0>
 8002e2a:	e000      	b.n	8002e2e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d060      	beq.n	8002efc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	2b04      	cmp	r3, #4
 8002e3e:	d005      	beq.n	8002e4c <HAL_RCC_OscConfig+0x310>
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	2b0c      	cmp	r3, #12
 8002e44:	d119      	bne.n	8002e7a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d116      	bne.n	8002e7a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e4c:	4b7c      	ldr	r3, [pc, #496]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d005      	beq.n	8002e64 <HAL_RCC_OscConfig+0x328>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d101      	bne.n	8002e64 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e23f      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e64:	4b76      	ldr	r3, [pc, #472]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691b      	ldr	r3, [r3, #16]
 8002e70:	061b      	lsls	r3, r3, #24
 8002e72:	4973      	ldr	r1, [pc, #460]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002e74:	4313      	orrs	r3, r2
 8002e76:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e78:	e040      	b.n	8002efc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d023      	beq.n	8002eca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e82:	4b6f      	ldr	r3, [pc, #444]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a6e      	ldr	r2, [pc, #440]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002e88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e8e:	f7ff fb29 	bl	80024e4 <HAL_GetTick>
 8002e92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e94:	e008      	b.n	8002ea8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e96:	f7ff fb25 	bl	80024e4 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d901      	bls.n	8002ea8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e21d      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ea8:	4b65      	ldr	r3, [pc, #404]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d0f0      	beq.n	8002e96 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb4:	4b62      	ldr	r3, [pc, #392]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	061b      	lsls	r3, r3, #24
 8002ec2:	495f      	ldr	r1, [pc, #380]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	604b      	str	r3, [r1, #4]
 8002ec8:	e018      	b.n	8002efc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eca:	4b5d      	ldr	r3, [pc, #372]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a5c      	ldr	r2, [pc, #368]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002ed0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ed4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed6:	f7ff fb05 	bl	80024e4 <HAL_GetTick>
 8002eda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002edc:	e008      	b.n	8002ef0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ede:	f7ff fb01 	bl	80024e4 <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d901      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e1f9      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ef0:	4b53      	ldr	r3, [pc, #332]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d1f0      	bne.n	8002ede <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0308 	and.w	r3, r3, #8
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d03c      	beq.n	8002f82 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d01c      	beq.n	8002f4a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f10:	4b4b      	ldr	r3, [pc, #300]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002f12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f16:	4a4a      	ldr	r2, [pc, #296]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002f18:	f043 0301 	orr.w	r3, r3, #1
 8002f1c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f20:	f7ff fae0 	bl	80024e4 <HAL_GetTick>
 8002f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f28:	f7ff fadc 	bl	80024e4 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e1d4      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f3a:	4b41      	ldr	r3, [pc, #260]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002f3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d0ef      	beq.n	8002f28 <HAL_RCC_OscConfig+0x3ec>
 8002f48:	e01b      	b.n	8002f82 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f4a:	4b3d      	ldr	r3, [pc, #244]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002f4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f50:	4a3b      	ldr	r2, [pc, #236]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002f52:	f023 0301 	bic.w	r3, r3, #1
 8002f56:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f5a:	f7ff fac3 	bl	80024e4 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f62:	f7ff fabf 	bl	80024e4 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e1b7      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f74:	4b32      	ldr	r3, [pc, #200]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1ef      	bne.n	8002f62 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 0304 	and.w	r3, r3, #4
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	f000 80a6 	beq.w	80030dc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f90:	2300      	movs	r3, #0
 8002f92:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f94:	4b2a      	ldr	r3, [pc, #168]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10d      	bne.n	8002fbc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fa0:	4b27      	ldr	r3, [pc, #156]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa4:	4a26      	ldr	r2, [pc, #152]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002fa6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002faa:	6593      	str	r3, [r2, #88]	; 0x58
 8002fac:	4b24      	ldr	r3, [pc, #144]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8002fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb4:	60bb      	str	r3, [r7, #8]
 8002fb6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fbc:	4b21      	ldr	r3, [pc, #132]	; (8003044 <HAL_RCC_OscConfig+0x508>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d118      	bne.n	8002ffa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fc8:	4b1e      	ldr	r3, [pc, #120]	; (8003044 <HAL_RCC_OscConfig+0x508>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a1d      	ldr	r2, [pc, #116]	; (8003044 <HAL_RCC_OscConfig+0x508>)
 8002fce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fd2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fd4:	f7ff fa86 	bl	80024e4 <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fdc:	f7ff fa82 	bl	80024e4 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e17a      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fee:	4b15      	ldr	r3, [pc, #84]	; (8003044 <HAL_RCC_OscConfig+0x508>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d0f0      	beq.n	8002fdc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d108      	bne.n	8003014 <HAL_RCC_OscConfig+0x4d8>
 8003002:	4b0f      	ldr	r3, [pc, #60]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8003004:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003008:	4a0d      	ldr	r2, [pc, #52]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 800300a:	f043 0301 	orr.w	r3, r3, #1
 800300e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003012:	e029      	b.n	8003068 <HAL_RCC_OscConfig+0x52c>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	2b05      	cmp	r3, #5
 800301a:	d115      	bne.n	8003048 <HAL_RCC_OscConfig+0x50c>
 800301c:	4b08      	ldr	r3, [pc, #32]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 800301e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003022:	4a07      	ldr	r2, [pc, #28]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8003024:	f043 0304 	orr.w	r3, r3, #4
 8003028:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800302c:	4b04      	ldr	r3, [pc, #16]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 800302e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003032:	4a03      	ldr	r2, [pc, #12]	; (8003040 <HAL_RCC_OscConfig+0x504>)
 8003034:	f043 0301 	orr.w	r3, r3, #1
 8003038:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800303c:	e014      	b.n	8003068 <HAL_RCC_OscConfig+0x52c>
 800303e:	bf00      	nop
 8003040:	40021000 	.word	0x40021000
 8003044:	40007000 	.word	0x40007000
 8003048:	4b9c      	ldr	r3, [pc, #624]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 800304a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800304e:	4a9b      	ldr	r2, [pc, #620]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003050:	f023 0301 	bic.w	r3, r3, #1
 8003054:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003058:	4b98      	ldr	r3, [pc, #608]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 800305a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800305e:	4a97      	ldr	r2, [pc, #604]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003060:	f023 0304 	bic.w	r3, r3, #4
 8003064:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d016      	beq.n	800309e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003070:	f7ff fa38 	bl	80024e4 <HAL_GetTick>
 8003074:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003076:	e00a      	b.n	800308e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003078:	f7ff fa34 	bl	80024e4 <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	f241 3288 	movw	r2, #5000	; 0x1388
 8003086:	4293      	cmp	r3, r2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e12a      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800308e:	4b8b      	ldr	r3, [pc, #556]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003094:	f003 0302 	and.w	r3, r3, #2
 8003098:	2b00      	cmp	r3, #0
 800309a:	d0ed      	beq.n	8003078 <HAL_RCC_OscConfig+0x53c>
 800309c:	e015      	b.n	80030ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800309e:	f7ff fa21 	bl	80024e4 <HAL_GetTick>
 80030a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030a4:	e00a      	b.n	80030bc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030a6:	f7ff fa1d 	bl	80024e4 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e113      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030bc:	4b7f      	ldr	r3, [pc, #508]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 80030be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1ed      	bne.n	80030a6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030ca:	7ffb      	ldrb	r3, [r7, #31]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d105      	bne.n	80030dc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030d0:	4b7a      	ldr	r3, [pc, #488]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 80030d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d4:	4a79      	ldr	r2, [pc, #484]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 80030d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030da:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f000 80fe 	beq.w	80032e2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	f040 80d0 	bne.w	8003290 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80030f0:	4b72      	ldr	r3, [pc, #456]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	f003 0203 	and.w	r2, r3, #3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003100:	429a      	cmp	r2, r3
 8003102:	d130      	bne.n	8003166 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310e:	3b01      	subs	r3, #1
 8003110:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003112:	429a      	cmp	r2, r3
 8003114:	d127      	bne.n	8003166 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003120:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003122:	429a      	cmp	r2, r3
 8003124:	d11f      	bne.n	8003166 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003130:	2a07      	cmp	r2, #7
 8003132:	bf14      	ite	ne
 8003134:	2201      	movne	r2, #1
 8003136:	2200      	moveq	r2, #0
 8003138:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800313a:	4293      	cmp	r3, r2
 800313c:	d113      	bne.n	8003166 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003148:	085b      	lsrs	r3, r3, #1
 800314a:	3b01      	subs	r3, #1
 800314c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800314e:	429a      	cmp	r2, r3
 8003150:	d109      	bne.n	8003166 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315c:	085b      	lsrs	r3, r3, #1
 800315e:	3b01      	subs	r3, #1
 8003160:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003162:	429a      	cmp	r2, r3
 8003164:	d06e      	beq.n	8003244 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	2b0c      	cmp	r3, #12
 800316a:	d069      	beq.n	8003240 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800316c:	4b53      	ldr	r3, [pc, #332]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d105      	bne.n	8003184 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003178:	4b50      	ldr	r3, [pc, #320]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e0ad      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003188:	4b4c      	ldr	r3, [pc, #304]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a4b      	ldr	r2, [pc, #300]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 800318e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003192:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003194:	f7ff f9a6 	bl	80024e4 <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800319a:	e008      	b.n	80031ae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800319c:	f7ff f9a2 	bl	80024e4 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e09a      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031ae:	4b43      	ldr	r3, [pc, #268]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d1f0      	bne.n	800319c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031ba:	4b40      	ldr	r3, [pc, #256]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 80031bc:	68da      	ldr	r2, [r3, #12]
 80031be:	4b40      	ldr	r3, [pc, #256]	; (80032c0 <HAL_RCC_OscConfig+0x784>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031ca:	3a01      	subs	r2, #1
 80031cc:	0112      	lsls	r2, r2, #4
 80031ce:	4311      	orrs	r1, r2
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031d4:	0212      	lsls	r2, r2, #8
 80031d6:	4311      	orrs	r1, r2
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80031dc:	0852      	lsrs	r2, r2, #1
 80031de:	3a01      	subs	r2, #1
 80031e0:	0552      	lsls	r2, r2, #21
 80031e2:	4311      	orrs	r1, r2
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80031e8:	0852      	lsrs	r2, r2, #1
 80031ea:	3a01      	subs	r2, #1
 80031ec:	0652      	lsls	r2, r2, #25
 80031ee:	4311      	orrs	r1, r2
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80031f4:	0912      	lsrs	r2, r2, #4
 80031f6:	0452      	lsls	r2, r2, #17
 80031f8:	430a      	orrs	r2, r1
 80031fa:	4930      	ldr	r1, [pc, #192]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003200:	4b2e      	ldr	r3, [pc, #184]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a2d      	ldr	r2, [pc, #180]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003206:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800320a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800320c:	4b2b      	ldr	r3, [pc, #172]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	4a2a      	ldr	r2, [pc, #168]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003212:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003216:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003218:	f7ff f964 	bl	80024e4 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003220:	f7ff f960 	bl	80024e4 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b02      	cmp	r3, #2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e058      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003232:	4b22      	ldr	r3, [pc, #136]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d0f0      	beq.n	8003220 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800323e:	e050      	b.n	80032e2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e04f      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003244:	4b1d      	ldr	r3, [pc, #116]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d148      	bne.n	80032e2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003250:	4b1a      	ldr	r3, [pc, #104]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a19      	ldr	r2, [pc, #100]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003256:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800325a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800325c:	4b17      	ldr	r3, [pc, #92]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	4a16      	ldr	r2, [pc, #88]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003262:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003266:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003268:	f7ff f93c 	bl	80024e4 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003270:	f7ff f938 	bl	80024e4 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e030      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003282:	4b0e      	ldr	r3, [pc, #56]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d0f0      	beq.n	8003270 <HAL_RCC_OscConfig+0x734>
 800328e:	e028      	b.n	80032e2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	2b0c      	cmp	r3, #12
 8003294:	d023      	beq.n	80032de <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003296:	4b09      	ldr	r3, [pc, #36]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a08      	ldr	r2, [pc, #32]	; (80032bc <HAL_RCC_OscConfig+0x780>)
 800329c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a2:	f7ff f91f 	bl	80024e4 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032a8:	e00c      	b.n	80032c4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032aa:	f7ff f91b 	bl	80024e4 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d905      	bls.n	80032c4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e013      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
 80032bc:	40021000 	.word	0x40021000
 80032c0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032c4:	4b09      	ldr	r3, [pc, #36]	; (80032ec <HAL_RCC_OscConfig+0x7b0>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1ec      	bne.n	80032aa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80032d0:	4b06      	ldr	r3, [pc, #24]	; (80032ec <HAL_RCC_OscConfig+0x7b0>)
 80032d2:	68da      	ldr	r2, [r3, #12]
 80032d4:	4905      	ldr	r1, [pc, #20]	; (80032ec <HAL_RCC_OscConfig+0x7b0>)
 80032d6:	4b06      	ldr	r3, [pc, #24]	; (80032f0 <HAL_RCC_OscConfig+0x7b4>)
 80032d8:	4013      	ands	r3, r2
 80032da:	60cb      	str	r3, [r1, #12]
 80032dc:	e001      	b.n	80032e2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e000      	b.n	80032e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80032e2:	2300      	movs	r3, #0
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3720      	adds	r7, #32
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	40021000 	.word	0x40021000
 80032f0:	feeefffc 	.word	0xfeeefffc

080032f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e0e7      	b.n	80034d8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003308:	4b75      	ldr	r3, [pc, #468]	; (80034e0 <HAL_RCC_ClockConfig+0x1ec>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d910      	bls.n	8003338 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003316:	4b72      	ldr	r3, [pc, #456]	; (80034e0 <HAL_RCC_ClockConfig+0x1ec>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f023 0207 	bic.w	r2, r3, #7
 800331e:	4970      	ldr	r1, [pc, #448]	; (80034e0 <HAL_RCC_ClockConfig+0x1ec>)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	4313      	orrs	r3, r2
 8003324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003326:	4b6e      	ldr	r3, [pc, #440]	; (80034e0 <HAL_RCC_ClockConfig+0x1ec>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0307 	and.w	r3, r3, #7
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	429a      	cmp	r2, r3
 8003332:	d001      	beq.n	8003338 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e0cf      	b.n	80034d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d010      	beq.n	8003366 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	4b66      	ldr	r3, [pc, #408]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003350:	429a      	cmp	r2, r3
 8003352:	d908      	bls.n	8003366 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003354:	4b63      	ldr	r3, [pc, #396]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	4960      	ldr	r1, [pc, #384]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003362:	4313      	orrs	r3, r2
 8003364:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b00      	cmp	r3, #0
 8003370:	d04c      	beq.n	800340c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	2b03      	cmp	r3, #3
 8003378:	d107      	bne.n	800338a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800337a:	4b5a      	ldr	r3, [pc, #360]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d121      	bne.n	80033ca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e0a6      	b.n	80034d8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2b02      	cmp	r3, #2
 8003390:	d107      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003392:	4b54      	ldr	r3, [pc, #336]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d115      	bne.n	80033ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e09a      	b.n	80034d8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d107      	bne.n	80033ba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033aa:	4b4e      	ldr	r3, [pc, #312]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0302 	and.w	r3, r3, #2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d109      	bne.n	80033ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e08e      	b.n	80034d8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033ba:	4b4a      	ldr	r3, [pc, #296]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e086      	b.n	80034d8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033ca:	4b46      	ldr	r3, [pc, #280]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f023 0203 	bic.w	r2, r3, #3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	4943      	ldr	r1, [pc, #268]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033dc:	f7ff f882 	bl	80024e4 <HAL_GetTick>
 80033e0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033e2:	e00a      	b.n	80033fa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033e4:	f7ff f87e 	bl	80024e4 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e06e      	b.n	80034d8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033fa:	4b3a      	ldr	r3, [pc, #232]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f003 020c 	and.w	r2, r3, #12
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	429a      	cmp	r2, r3
 800340a:	d1eb      	bne.n	80033e4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d010      	beq.n	800343a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689a      	ldr	r2, [r3, #8]
 800341c:	4b31      	ldr	r3, [pc, #196]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003424:	429a      	cmp	r2, r3
 8003426:	d208      	bcs.n	800343a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003428:	4b2e      	ldr	r3, [pc, #184]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	492b      	ldr	r1, [pc, #172]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003436:	4313      	orrs	r3, r2
 8003438:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800343a:	4b29      	ldr	r3, [pc, #164]	; (80034e0 <HAL_RCC_ClockConfig+0x1ec>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0307 	and.w	r3, r3, #7
 8003442:	683a      	ldr	r2, [r7, #0]
 8003444:	429a      	cmp	r2, r3
 8003446:	d210      	bcs.n	800346a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003448:	4b25      	ldr	r3, [pc, #148]	; (80034e0 <HAL_RCC_ClockConfig+0x1ec>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f023 0207 	bic.w	r2, r3, #7
 8003450:	4923      	ldr	r1, [pc, #140]	; (80034e0 <HAL_RCC_ClockConfig+0x1ec>)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	4313      	orrs	r3, r2
 8003456:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003458:	4b21      	ldr	r3, [pc, #132]	; (80034e0 <HAL_RCC_ClockConfig+0x1ec>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0307 	and.w	r3, r3, #7
 8003460:	683a      	ldr	r2, [r7, #0]
 8003462:	429a      	cmp	r2, r3
 8003464:	d001      	beq.n	800346a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e036      	b.n	80034d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0304 	and.w	r3, r3, #4
 8003472:	2b00      	cmp	r3, #0
 8003474:	d008      	beq.n	8003488 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003476:	4b1b      	ldr	r3, [pc, #108]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	4918      	ldr	r1, [pc, #96]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003484:	4313      	orrs	r3, r2
 8003486:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0308 	and.w	r3, r3, #8
 8003490:	2b00      	cmp	r3, #0
 8003492:	d009      	beq.n	80034a8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003494:	4b13      	ldr	r3, [pc, #76]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	00db      	lsls	r3, r3, #3
 80034a2:	4910      	ldr	r1, [pc, #64]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034a8:	f000 f824 	bl	80034f4 <HAL_RCC_GetSysClockFreq>
 80034ac:	4602      	mov	r2, r0
 80034ae:	4b0d      	ldr	r3, [pc, #52]	; (80034e4 <HAL_RCC_ClockConfig+0x1f0>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	091b      	lsrs	r3, r3, #4
 80034b4:	f003 030f 	and.w	r3, r3, #15
 80034b8:	490b      	ldr	r1, [pc, #44]	; (80034e8 <HAL_RCC_ClockConfig+0x1f4>)
 80034ba:	5ccb      	ldrb	r3, [r1, r3]
 80034bc:	f003 031f 	and.w	r3, r3, #31
 80034c0:	fa22 f303 	lsr.w	r3, r2, r3
 80034c4:	4a09      	ldr	r2, [pc, #36]	; (80034ec <HAL_RCC_ClockConfig+0x1f8>)
 80034c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80034c8:	4b09      	ldr	r3, [pc, #36]	; (80034f0 <HAL_RCC_ClockConfig+0x1fc>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fe fe25 	bl	800211c <HAL_InitTick>
 80034d2:	4603      	mov	r3, r0
 80034d4:	72fb      	strb	r3, [r7, #11]

  return status;
 80034d6:	7afb      	ldrb	r3, [r7, #11]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	40022000 	.word	0x40022000
 80034e4:	40021000 	.word	0x40021000
 80034e8:	0800e074 	.word	0x0800e074
 80034ec:	20000020 	.word	0x20000020
 80034f0:	20000024 	.word	0x20000024

080034f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b089      	sub	sp, #36	; 0x24
 80034f8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80034fa:	2300      	movs	r3, #0
 80034fc:	61fb      	str	r3, [r7, #28]
 80034fe:	2300      	movs	r3, #0
 8003500:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003502:	4b3e      	ldr	r3, [pc, #248]	; (80035fc <HAL_RCC_GetSysClockFreq+0x108>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f003 030c 	and.w	r3, r3, #12
 800350a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800350c:	4b3b      	ldr	r3, [pc, #236]	; (80035fc <HAL_RCC_GetSysClockFreq+0x108>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	f003 0303 	and.w	r3, r3, #3
 8003514:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d005      	beq.n	8003528 <HAL_RCC_GetSysClockFreq+0x34>
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	2b0c      	cmp	r3, #12
 8003520:	d121      	bne.n	8003566 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d11e      	bne.n	8003566 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003528:	4b34      	ldr	r3, [pc, #208]	; (80035fc <HAL_RCC_GetSysClockFreq+0x108>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0308 	and.w	r3, r3, #8
 8003530:	2b00      	cmp	r3, #0
 8003532:	d107      	bne.n	8003544 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003534:	4b31      	ldr	r3, [pc, #196]	; (80035fc <HAL_RCC_GetSysClockFreq+0x108>)
 8003536:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800353a:	0a1b      	lsrs	r3, r3, #8
 800353c:	f003 030f 	and.w	r3, r3, #15
 8003540:	61fb      	str	r3, [r7, #28]
 8003542:	e005      	b.n	8003550 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003544:	4b2d      	ldr	r3, [pc, #180]	; (80035fc <HAL_RCC_GetSysClockFreq+0x108>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	091b      	lsrs	r3, r3, #4
 800354a:	f003 030f 	and.w	r3, r3, #15
 800354e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003550:	4a2b      	ldr	r2, [pc, #172]	; (8003600 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003558:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d10d      	bne.n	800357c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003564:	e00a      	b.n	800357c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	2b04      	cmp	r3, #4
 800356a:	d102      	bne.n	8003572 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800356c:	4b25      	ldr	r3, [pc, #148]	; (8003604 <HAL_RCC_GetSysClockFreq+0x110>)
 800356e:	61bb      	str	r3, [r7, #24]
 8003570:	e004      	b.n	800357c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	2b08      	cmp	r3, #8
 8003576:	d101      	bne.n	800357c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003578:	4b23      	ldr	r3, [pc, #140]	; (8003608 <HAL_RCC_GetSysClockFreq+0x114>)
 800357a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	2b0c      	cmp	r3, #12
 8003580:	d134      	bne.n	80035ec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003582:	4b1e      	ldr	r3, [pc, #120]	; (80035fc <HAL_RCC_GetSysClockFreq+0x108>)
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	f003 0303 	and.w	r3, r3, #3
 800358a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	2b02      	cmp	r3, #2
 8003590:	d003      	beq.n	800359a <HAL_RCC_GetSysClockFreq+0xa6>
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	2b03      	cmp	r3, #3
 8003596:	d003      	beq.n	80035a0 <HAL_RCC_GetSysClockFreq+0xac>
 8003598:	e005      	b.n	80035a6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800359a:	4b1a      	ldr	r3, [pc, #104]	; (8003604 <HAL_RCC_GetSysClockFreq+0x110>)
 800359c:	617b      	str	r3, [r7, #20]
      break;
 800359e:	e005      	b.n	80035ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80035a0:	4b19      	ldr	r3, [pc, #100]	; (8003608 <HAL_RCC_GetSysClockFreq+0x114>)
 80035a2:	617b      	str	r3, [r7, #20]
      break;
 80035a4:	e002      	b.n	80035ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	617b      	str	r3, [r7, #20]
      break;
 80035aa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035ac:	4b13      	ldr	r3, [pc, #76]	; (80035fc <HAL_RCC_GetSysClockFreq+0x108>)
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	091b      	lsrs	r3, r3, #4
 80035b2:	f003 0307 	and.w	r3, r3, #7
 80035b6:	3301      	adds	r3, #1
 80035b8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80035ba:	4b10      	ldr	r3, [pc, #64]	; (80035fc <HAL_RCC_GetSysClockFreq+0x108>)
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	0a1b      	lsrs	r3, r3, #8
 80035c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035c4:	697a      	ldr	r2, [r7, #20]
 80035c6:	fb03 f202 	mul.w	r2, r3, r2
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80035d0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035d2:	4b0a      	ldr	r3, [pc, #40]	; (80035fc <HAL_RCC_GetSysClockFreq+0x108>)
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	0e5b      	lsrs	r3, r3, #25
 80035d8:	f003 0303 	and.w	r3, r3, #3
 80035dc:	3301      	adds	r3, #1
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80035e2:	697a      	ldr	r2, [r7, #20]
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80035ec:	69bb      	ldr	r3, [r7, #24]
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3724      	adds	r7, #36	; 0x24
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	40021000 	.word	0x40021000
 8003600:	0800e08c 	.word	0x0800e08c
 8003604:	00f42400 	.word	0x00f42400
 8003608:	007a1200 	.word	0x007a1200

0800360c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003610:	4b03      	ldr	r3, [pc, #12]	; (8003620 <HAL_RCC_GetHCLKFreq+0x14>)
 8003612:	681b      	ldr	r3, [r3, #0]
}
 8003614:	4618      	mov	r0, r3
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	20000020 	.word	0x20000020

08003624 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003628:	f7ff fff0 	bl	800360c <HAL_RCC_GetHCLKFreq>
 800362c:	4602      	mov	r2, r0
 800362e:	4b06      	ldr	r3, [pc, #24]	; (8003648 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	0a1b      	lsrs	r3, r3, #8
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	4904      	ldr	r1, [pc, #16]	; (800364c <HAL_RCC_GetPCLK1Freq+0x28>)
 800363a:	5ccb      	ldrb	r3, [r1, r3]
 800363c:	f003 031f 	and.w	r3, r3, #31
 8003640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003644:	4618      	mov	r0, r3
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40021000 	.word	0x40021000
 800364c:	0800e084 	.word	0x0800e084

08003650 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003654:	f7ff ffda 	bl	800360c <HAL_RCC_GetHCLKFreq>
 8003658:	4602      	mov	r2, r0
 800365a:	4b06      	ldr	r3, [pc, #24]	; (8003674 <HAL_RCC_GetPCLK2Freq+0x24>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	0adb      	lsrs	r3, r3, #11
 8003660:	f003 0307 	and.w	r3, r3, #7
 8003664:	4904      	ldr	r1, [pc, #16]	; (8003678 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003666:	5ccb      	ldrb	r3, [r1, r3]
 8003668:	f003 031f 	and.w	r3, r3, #31
 800366c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003670:	4618      	mov	r0, r3
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40021000 	.word	0x40021000
 8003678:	0800e084 	.word	0x0800e084

0800367c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	220f      	movs	r2, #15
 800368a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800368c:	4b12      	ldr	r3, [pc, #72]	; (80036d8 <HAL_RCC_GetClockConfig+0x5c>)
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f003 0203 	and.w	r2, r3, #3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003698:	4b0f      	ldr	r3, [pc, #60]	; (80036d8 <HAL_RCC_GetClockConfig+0x5c>)
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80036a4:	4b0c      	ldr	r3, [pc, #48]	; (80036d8 <HAL_RCC_GetClockConfig+0x5c>)
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80036b0:	4b09      	ldr	r3, [pc, #36]	; (80036d8 <HAL_RCC_GetClockConfig+0x5c>)
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	08db      	lsrs	r3, r3, #3
 80036b6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80036be:	4b07      	ldr	r3, [pc, #28]	; (80036dc <HAL_RCC_GetClockConfig+0x60>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0207 	and.w	r2, r3, #7
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	601a      	str	r2, [r3, #0]
}
 80036ca:	bf00      	nop
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	40021000 	.word	0x40021000
 80036dc:	40022000 	.word	0x40022000

080036e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b086      	sub	sp, #24
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036e8:	2300      	movs	r3, #0
 80036ea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036ec:	4b2a      	ldr	r3, [pc, #168]	; (8003798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036f8:	f7ff f9bc 	bl	8002a74 <HAL_PWREx_GetVoltageRange>
 80036fc:	6178      	str	r0, [r7, #20]
 80036fe:	e014      	b.n	800372a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003700:	4b25      	ldr	r3, [pc, #148]	; (8003798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003702:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003704:	4a24      	ldr	r2, [pc, #144]	; (8003798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800370a:	6593      	str	r3, [r2, #88]	; 0x58
 800370c:	4b22      	ldr	r3, [pc, #136]	; (8003798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800370e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003710:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003714:	60fb      	str	r3, [r7, #12]
 8003716:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003718:	f7ff f9ac 	bl	8002a74 <HAL_PWREx_GetVoltageRange>
 800371c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800371e:	4b1e      	ldr	r3, [pc, #120]	; (8003798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003722:	4a1d      	ldr	r2, [pc, #116]	; (8003798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003724:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003728:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003730:	d10b      	bne.n	800374a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2b80      	cmp	r3, #128	; 0x80
 8003736:	d919      	bls.n	800376c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2ba0      	cmp	r3, #160	; 0xa0
 800373c:	d902      	bls.n	8003744 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800373e:	2302      	movs	r3, #2
 8003740:	613b      	str	r3, [r7, #16]
 8003742:	e013      	b.n	800376c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003744:	2301      	movs	r3, #1
 8003746:	613b      	str	r3, [r7, #16]
 8003748:	e010      	b.n	800376c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2b80      	cmp	r3, #128	; 0x80
 800374e:	d902      	bls.n	8003756 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003750:	2303      	movs	r3, #3
 8003752:	613b      	str	r3, [r7, #16]
 8003754:	e00a      	b.n	800376c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2b80      	cmp	r3, #128	; 0x80
 800375a:	d102      	bne.n	8003762 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800375c:	2302      	movs	r3, #2
 800375e:	613b      	str	r3, [r7, #16]
 8003760:	e004      	b.n	800376c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2b70      	cmp	r3, #112	; 0x70
 8003766:	d101      	bne.n	800376c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003768:	2301      	movs	r3, #1
 800376a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800376c:	4b0b      	ldr	r3, [pc, #44]	; (800379c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f023 0207 	bic.w	r2, r3, #7
 8003774:	4909      	ldr	r1, [pc, #36]	; (800379c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	4313      	orrs	r3, r2
 800377a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800377c:	4b07      	ldr	r3, [pc, #28]	; (800379c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0307 	and.w	r3, r3, #7
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	429a      	cmp	r2, r3
 8003788:	d001      	beq.n	800378e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e000      	b.n	8003790 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3718      	adds	r7, #24
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	40021000 	.word	0x40021000
 800379c:	40022000 	.word	0x40022000

080037a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037a8:	2300      	movs	r3, #0
 80037aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037ac:	2300      	movs	r3, #0
 80037ae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d041      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037c0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80037c4:	d02a      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80037c6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80037ca:	d824      	bhi.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80037cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80037d0:	d008      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80037d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80037d6:	d81e      	bhi.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00a      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80037dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037e0:	d010      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80037e2:	e018      	b.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037e4:	4b86      	ldr	r3, [pc, #536]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	4a85      	ldr	r2, [pc, #532]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ee:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037f0:	e015      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	3304      	adds	r3, #4
 80037f6:	2100      	movs	r1, #0
 80037f8:	4618      	mov	r0, r3
 80037fa:	f000 fabb 	bl	8003d74 <RCCEx_PLLSAI1_Config>
 80037fe:	4603      	mov	r3, r0
 8003800:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003802:	e00c      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	3320      	adds	r3, #32
 8003808:	2100      	movs	r1, #0
 800380a:	4618      	mov	r0, r3
 800380c:	f000 fba6 	bl	8003f5c <RCCEx_PLLSAI2_Config>
 8003810:	4603      	mov	r3, r0
 8003812:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003814:	e003      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	74fb      	strb	r3, [r7, #19]
      break;
 800381a:	e000      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800381c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800381e:	7cfb      	ldrb	r3, [r7, #19]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d10b      	bne.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003824:	4b76      	ldr	r3, [pc, #472]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003832:	4973      	ldr	r1, [pc, #460]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800383a:	e001      	b.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383c:	7cfb      	ldrb	r3, [r7, #19]
 800383e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d041      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003850:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003854:	d02a      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003856:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800385a:	d824      	bhi.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800385c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003860:	d008      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003862:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003866:	d81e      	bhi.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00a      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800386c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003870:	d010      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003872:	e018      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003874:	4b62      	ldr	r3, [pc, #392]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	4a61      	ldr	r2, [pc, #388]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800387a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800387e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003880:	e015      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	3304      	adds	r3, #4
 8003886:	2100      	movs	r1, #0
 8003888:	4618      	mov	r0, r3
 800388a:	f000 fa73 	bl	8003d74 <RCCEx_PLLSAI1_Config>
 800388e:	4603      	mov	r3, r0
 8003890:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003892:	e00c      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	3320      	adds	r3, #32
 8003898:	2100      	movs	r1, #0
 800389a:	4618      	mov	r0, r3
 800389c:	f000 fb5e 	bl	8003f5c <RCCEx_PLLSAI2_Config>
 80038a0:	4603      	mov	r3, r0
 80038a2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038a4:	e003      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	74fb      	strb	r3, [r7, #19]
      break;
 80038aa:	e000      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80038ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038ae:	7cfb      	ldrb	r3, [r7, #19]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d10b      	bne.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038b4:	4b52      	ldr	r3, [pc, #328]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ba:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038c2:	494f      	ldr	r1, [pc, #316]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80038ca:	e001      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038cc:	7cfb      	ldrb	r3, [r7, #19]
 80038ce:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f000 80a0 	beq.w	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038de:	2300      	movs	r3, #0
 80038e0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038e2:	4b47      	ldr	r3, [pc, #284]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80038ee:	2301      	movs	r3, #1
 80038f0:	e000      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80038f2:	2300      	movs	r3, #0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00d      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038f8:	4b41      	ldr	r3, [pc, #260]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038fc:	4a40      	ldr	r2, [pc, #256]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003902:	6593      	str	r3, [r2, #88]	; 0x58
 8003904:	4b3e      	ldr	r3, [pc, #248]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003908:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800390c:	60bb      	str	r3, [r7, #8]
 800390e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003910:	2301      	movs	r3, #1
 8003912:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003914:	4b3b      	ldr	r3, [pc, #236]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a3a      	ldr	r2, [pc, #232]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800391a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800391e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003920:	f7fe fde0 	bl	80024e4 <HAL_GetTick>
 8003924:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003926:	e009      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003928:	f7fe fddc 	bl	80024e4 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d902      	bls.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	74fb      	strb	r3, [r7, #19]
        break;
 800393a:	e005      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800393c:	4b31      	ldr	r3, [pc, #196]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0ef      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003948:	7cfb      	ldrb	r3, [r7, #19]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d15c      	bne.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800394e:	4b2c      	ldr	r3, [pc, #176]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003954:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003958:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01f      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	429a      	cmp	r2, r3
 800396a:	d019      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800396c:	4b24      	ldr	r3, [pc, #144]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800396e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003972:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003976:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003978:	4b21      	ldr	r3, [pc, #132]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800397a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800397e:	4a20      	ldr	r2, [pc, #128]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003980:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003984:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003988:	4b1d      	ldr	r3, [pc, #116]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800398a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800398e:	4a1c      	ldr	r2, [pc, #112]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003990:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003994:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003998:	4a19      	ldr	r2, [pc, #100]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d016      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039aa:	f7fe fd9b 	bl	80024e4 <HAL_GetTick>
 80039ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039b0:	e00b      	b.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039b2:	f7fe fd97 	bl	80024e4 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d902      	bls.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	74fb      	strb	r3, [r7, #19]
            break;
 80039c8:	e006      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039ca:	4b0d      	ldr	r3, [pc, #52]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d0:	f003 0302 	and.w	r3, r3, #2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0ec      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80039d8:	7cfb      	ldrb	r3, [r7, #19]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10c      	bne.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039de:	4b08      	ldr	r3, [pc, #32]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039ee:	4904      	ldr	r1, [pc, #16]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80039f6:	e009      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039f8:	7cfb      	ldrb	r3, [r7, #19]
 80039fa:	74bb      	strb	r3, [r7, #18]
 80039fc:	e006      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80039fe:	bf00      	nop
 8003a00:	40021000 	.word	0x40021000
 8003a04:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a08:	7cfb      	ldrb	r3, [r7, #19]
 8003a0a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a0c:	7c7b      	ldrb	r3, [r7, #17]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d105      	bne.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a12:	4b9e      	ldr	r3, [pc, #632]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a16:	4a9d      	ldr	r2, [pc, #628]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a1c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00a      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a2a:	4b98      	ldr	r3, [pc, #608]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a30:	f023 0203 	bic.w	r2, r3, #3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a38:	4994      	ldr	r1, [pc, #592]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00a      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a4c:	4b8f      	ldr	r3, [pc, #572]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a52:	f023 020c 	bic.w	r2, r3, #12
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a5a:	498c      	ldr	r1, [pc, #560]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0304 	and.w	r3, r3, #4
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00a      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a6e:	4b87      	ldr	r3, [pc, #540]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a74:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7c:	4983      	ldr	r1, [pc, #524]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0308 	and.w	r3, r3, #8
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00a      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a90:	4b7e      	ldr	r3, [pc, #504]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a96:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9e:	497b      	ldr	r1, [pc, #492]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0310 	and.w	r3, r3, #16
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00a      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ab2:	4b76      	ldr	r3, [pc, #472]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ac0:	4972      	ldr	r1, [pc, #456]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0320 	and.w	r3, r3, #32
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00a      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ad4:	4b6d      	ldr	r3, [pc, #436]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ada:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae2:	496a      	ldr	r1, [pc, #424]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00a      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003af6:	4b65      	ldr	r3, [pc, #404]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003afc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b04:	4961      	ldr	r1, [pc, #388]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00a      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b18:	4b5c      	ldr	r3, [pc, #368]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b1e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b26:	4959      	ldr	r1, [pc, #356]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00a      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b3a:	4b54      	ldr	r3, [pc, #336]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b40:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b48:	4950      	ldr	r1, [pc, #320]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00a      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b5c:	4b4b      	ldr	r3, [pc, #300]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b62:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6a:	4948      	ldr	r1, [pc, #288]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00a      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b7e:	4b43      	ldr	r3, [pc, #268]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b84:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b8c:	493f      	ldr	r1, [pc, #252]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d028      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ba0:	4b3a      	ldr	r3, [pc, #232]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bae:	4937      	ldr	r1, [pc, #220]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bbe:	d106      	bne.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bc0:	4b32      	ldr	r3, [pc, #200]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	4a31      	ldr	r2, [pc, #196]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bca:	60d3      	str	r3, [r2, #12]
 8003bcc:	e011      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bd2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bd6:	d10c      	bne.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	3304      	adds	r3, #4
 8003bdc:	2101      	movs	r1, #1
 8003bde:	4618      	mov	r0, r3
 8003be0:	f000 f8c8 	bl	8003d74 <RCCEx_PLLSAI1_Config>
 8003be4:	4603      	mov	r3, r0
 8003be6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003be8:	7cfb      	ldrb	r3, [r7, #19]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003bee:	7cfb      	ldrb	r3, [r7, #19]
 8003bf0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d028      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003bfe:	4b23      	ldr	r3, [pc, #140]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c04:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c0c:	491f      	ldr	r1, [pc, #124]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c1c:	d106      	bne.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c1e:	4b1b      	ldr	r3, [pc, #108]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	4a1a      	ldr	r2, [pc, #104]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c28:	60d3      	str	r3, [r2, #12]
 8003c2a:	e011      	b.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c30:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c34:	d10c      	bne.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	3304      	adds	r3, #4
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f000 f899 	bl	8003d74 <RCCEx_PLLSAI1_Config>
 8003c42:	4603      	mov	r3, r0
 8003c44:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c46:	7cfb      	ldrb	r3, [r7, #19]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d001      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003c4c:	7cfb      	ldrb	r3, [r7, #19]
 8003c4e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d02b      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c5c:	4b0b      	ldr	r3, [pc, #44]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c62:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c6a:	4908      	ldr	r1, [pc, #32]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c76:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c7a:	d109      	bne.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c7c:	4b03      	ldr	r3, [pc, #12]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	4a02      	ldr	r2, [pc, #8]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c86:	60d3      	str	r3, [r2, #12]
 8003c88:	e014      	b.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003c8a:	bf00      	nop
 8003c8c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c94:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c98:	d10c      	bne.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	3304      	adds	r3, #4
 8003c9e:	2101      	movs	r1, #1
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f000 f867 	bl	8003d74 <RCCEx_PLLSAI1_Config>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003caa:	7cfb      	ldrb	r3, [r7, #19]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003cb0:	7cfb      	ldrb	r3, [r7, #19]
 8003cb2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d02f      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cc0:	4b2b      	ldr	r3, [pc, #172]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cce:	4928      	ldr	r1, [pc, #160]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003cde:	d10d      	bne.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	3304      	adds	r3, #4
 8003ce4:	2102      	movs	r1, #2
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 f844 	bl	8003d74 <RCCEx_PLLSAI1_Config>
 8003cec:	4603      	mov	r3, r0
 8003cee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cf0:	7cfb      	ldrb	r3, [r7, #19]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d014      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003cf6:	7cfb      	ldrb	r3, [r7, #19]
 8003cf8:	74bb      	strb	r3, [r7, #18]
 8003cfa:	e011      	b.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d04:	d10c      	bne.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	3320      	adds	r3, #32
 8003d0a:	2102      	movs	r1, #2
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f000 f925 	bl	8003f5c <RCCEx_PLLSAI2_Config>
 8003d12:	4603      	mov	r3, r0
 8003d14:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d16:	7cfb      	ldrb	r3, [r7, #19]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d001      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d1c:	7cfb      	ldrb	r3, [r7, #19]
 8003d1e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d00a      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d2c:	4b10      	ldr	r3, [pc, #64]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d32:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d3a:	490d      	ldr	r1, [pc, #52]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00b      	beq.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d4e:	4b08      	ldr	r3, [pc, #32]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d54:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d5e:	4904      	ldr	r1, [pc, #16]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d66:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3718      	adds	r7, #24
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	40021000 	.word	0x40021000

08003d74 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d82:	4b75      	ldr	r3, [pc, #468]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	f003 0303 	and.w	r3, r3, #3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d018      	beq.n	8003dc0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d8e:	4b72      	ldr	r3, [pc, #456]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	f003 0203 	and.w	r2, r3, #3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d10d      	bne.n	8003dba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
       ||
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d009      	beq.n	8003dba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003da6:	4b6c      	ldr	r3, [pc, #432]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	091b      	lsrs	r3, r3, #4
 8003dac:	f003 0307 	and.w	r3, r3, #7
 8003db0:	1c5a      	adds	r2, r3, #1
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
       ||
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d047      	beq.n	8003e4a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	73fb      	strb	r3, [r7, #15]
 8003dbe:	e044      	b.n	8003e4a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2b03      	cmp	r3, #3
 8003dc6:	d018      	beq.n	8003dfa <RCCEx_PLLSAI1_Config+0x86>
 8003dc8:	2b03      	cmp	r3, #3
 8003dca:	d825      	bhi.n	8003e18 <RCCEx_PLLSAI1_Config+0xa4>
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d002      	beq.n	8003dd6 <RCCEx_PLLSAI1_Config+0x62>
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d009      	beq.n	8003de8 <RCCEx_PLLSAI1_Config+0x74>
 8003dd4:	e020      	b.n	8003e18 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003dd6:	4b60      	ldr	r3, [pc, #384]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d11d      	bne.n	8003e1e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003de6:	e01a      	b.n	8003e1e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003de8:	4b5b      	ldr	r3, [pc, #364]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d116      	bne.n	8003e22 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003df8:	e013      	b.n	8003e22 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003dfa:	4b57      	ldr	r3, [pc, #348]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10f      	bne.n	8003e26 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e06:	4b54      	ldr	r3, [pc, #336]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d109      	bne.n	8003e26 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e16:	e006      	b.n	8003e26 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e1c:	e004      	b.n	8003e28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e1e:	bf00      	nop
 8003e20:	e002      	b.n	8003e28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e22:	bf00      	nop
 8003e24:	e000      	b.n	8003e28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e26:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e28:	7bfb      	ldrb	r3, [r7, #15]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10d      	bne.n	8003e4a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e2e:	4b4a      	ldr	r3, [pc, #296]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6819      	ldr	r1, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	011b      	lsls	r3, r3, #4
 8003e42:	430b      	orrs	r3, r1
 8003e44:	4944      	ldr	r1, [pc, #272]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e46:	4313      	orrs	r3, r2
 8003e48:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e4a:	7bfb      	ldrb	r3, [r7, #15]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d17d      	bne.n	8003f4c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e50:	4b41      	ldr	r3, [pc, #260]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a40      	ldr	r2, [pc, #256]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e56:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e5c:	f7fe fb42 	bl	80024e4 <HAL_GetTick>
 8003e60:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e62:	e009      	b.n	8003e78 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e64:	f7fe fb3e 	bl	80024e4 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d902      	bls.n	8003e78 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	73fb      	strb	r3, [r7, #15]
        break;
 8003e76:	e005      	b.n	8003e84 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e78:	4b37      	ldr	r3, [pc, #220]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1ef      	bne.n	8003e64 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e84:	7bfb      	ldrb	r3, [r7, #15]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d160      	bne.n	8003f4c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d111      	bne.n	8003eb4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e90:	4b31      	ldr	r3, [pc, #196]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003e98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	6892      	ldr	r2, [r2, #8]
 8003ea0:	0211      	lsls	r1, r2, #8
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	68d2      	ldr	r2, [r2, #12]
 8003ea6:	0912      	lsrs	r2, r2, #4
 8003ea8:	0452      	lsls	r2, r2, #17
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	492a      	ldr	r1, [pc, #168]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	610b      	str	r3, [r1, #16]
 8003eb2:	e027      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d112      	bne.n	8003ee0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003eba:	4b27      	ldr	r3, [pc, #156]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003ec2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	6892      	ldr	r2, [r2, #8]
 8003eca:	0211      	lsls	r1, r2, #8
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	6912      	ldr	r2, [r2, #16]
 8003ed0:	0852      	lsrs	r2, r2, #1
 8003ed2:	3a01      	subs	r2, #1
 8003ed4:	0552      	lsls	r2, r2, #21
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	491f      	ldr	r1, [pc, #124]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	610b      	str	r3, [r1, #16]
 8003ede:	e011      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ee0:	4b1d      	ldr	r3, [pc, #116]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ee8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	6892      	ldr	r2, [r2, #8]
 8003ef0:	0211      	lsls	r1, r2, #8
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6952      	ldr	r2, [r2, #20]
 8003ef6:	0852      	lsrs	r2, r2, #1
 8003ef8:	3a01      	subs	r2, #1
 8003efa:	0652      	lsls	r2, r2, #25
 8003efc:	430a      	orrs	r2, r1
 8003efe:	4916      	ldr	r1, [pc, #88]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003f04:	4b14      	ldr	r3, [pc, #80]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a13      	ldr	r2, [pc, #76]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f0a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f10:	f7fe fae8 	bl	80024e4 <HAL_GetTick>
 8003f14:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f16:	e009      	b.n	8003f2c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f18:	f7fe fae4 	bl	80024e4 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d902      	bls.n	8003f2c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	73fb      	strb	r3, [r7, #15]
          break;
 8003f2a:	e005      	b.n	8003f38 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f2c:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d0ef      	beq.n	8003f18 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003f38:	7bfb      	ldrb	r3, [r7, #15]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d106      	bne.n	8003f4c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f3e:	4b06      	ldr	r3, [pc, #24]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f40:	691a      	ldr	r2, [r3, #16]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	699b      	ldr	r3, [r3, #24]
 8003f46:	4904      	ldr	r1, [pc, #16]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	40021000 	.word	0x40021000

08003f5c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f66:	2300      	movs	r3, #0
 8003f68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f6a:	4b6a      	ldr	r3, [pc, #424]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	f003 0303 	and.w	r3, r3, #3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d018      	beq.n	8003fa8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003f76:	4b67      	ldr	r3, [pc, #412]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	f003 0203 	and.w	r2, r3, #3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d10d      	bne.n	8003fa2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
       ||
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d009      	beq.n	8003fa2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003f8e:	4b61      	ldr	r3, [pc, #388]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	091b      	lsrs	r3, r3, #4
 8003f94:	f003 0307 	and.w	r3, r3, #7
 8003f98:	1c5a      	adds	r2, r3, #1
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
       ||
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d047      	beq.n	8004032 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	73fb      	strb	r3, [r7, #15]
 8003fa6:	e044      	b.n	8004032 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b03      	cmp	r3, #3
 8003fae:	d018      	beq.n	8003fe2 <RCCEx_PLLSAI2_Config+0x86>
 8003fb0:	2b03      	cmp	r3, #3
 8003fb2:	d825      	bhi.n	8004000 <RCCEx_PLLSAI2_Config+0xa4>
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d002      	beq.n	8003fbe <RCCEx_PLLSAI2_Config+0x62>
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d009      	beq.n	8003fd0 <RCCEx_PLLSAI2_Config+0x74>
 8003fbc:	e020      	b.n	8004000 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003fbe:	4b55      	ldr	r3, [pc, #340]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d11d      	bne.n	8004006 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fce:	e01a      	b.n	8004006 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003fd0:	4b50      	ldr	r3, [pc, #320]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d116      	bne.n	800400a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fe0:	e013      	b.n	800400a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003fe2:	4b4c      	ldr	r3, [pc, #304]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10f      	bne.n	800400e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003fee:	4b49      	ldr	r3, [pc, #292]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d109      	bne.n	800400e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ffe:	e006      	b.n	800400e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	73fb      	strb	r3, [r7, #15]
      break;
 8004004:	e004      	b.n	8004010 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004006:	bf00      	nop
 8004008:	e002      	b.n	8004010 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800400a:	bf00      	nop
 800400c:	e000      	b.n	8004010 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800400e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004010:	7bfb      	ldrb	r3, [r7, #15]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d10d      	bne.n	8004032 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004016:	4b3f      	ldr	r3, [pc, #252]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6819      	ldr	r1, [r3, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	3b01      	subs	r3, #1
 8004028:	011b      	lsls	r3, r3, #4
 800402a:	430b      	orrs	r3, r1
 800402c:	4939      	ldr	r1, [pc, #228]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 800402e:	4313      	orrs	r3, r2
 8004030:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004032:	7bfb      	ldrb	r3, [r7, #15]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d167      	bne.n	8004108 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004038:	4b36      	ldr	r3, [pc, #216]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a35      	ldr	r2, [pc, #212]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 800403e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004042:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004044:	f7fe fa4e 	bl	80024e4 <HAL_GetTick>
 8004048:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800404a:	e009      	b.n	8004060 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800404c:	f7fe fa4a 	bl	80024e4 <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	2b02      	cmp	r3, #2
 8004058:	d902      	bls.n	8004060 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	73fb      	strb	r3, [r7, #15]
        break;
 800405e:	e005      	b.n	800406c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004060:	4b2c      	ldr	r3, [pc, #176]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d1ef      	bne.n	800404c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800406c:	7bfb      	ldrb	r3, [r7, #15]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d14a      	bne.n	8004108 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d111      	bne.n	800409c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004078:	4b26      	ldr	r3, [pc, #152]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004080:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	6892      	ldr	r2, [r2, #8]
 8004088:	0211      	lsls	r1, r2, #8
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	68d2      	ldr	r2, [r2, #12]
 800408e:	0912      	lsrs	r2, r2, #4
 8004090:	0452      	lsls	r2, r2, #17
 8004092:	430a      	orrs	r2, r1
 8004094:	491f      	ldr	r1, [pc, #124]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004096:	4313      	orrs	r3, r2
 8004098:	614b      	str	r3, [r1, #20]
 800409a:	e011      	b.n	80040c0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800409c:	4b1d      	ldr	r3, [pc, #116]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 800409e:	695b      	ldr	r3, [r3, #20]
 80040a0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80040a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	6892      	ldr	r2, [r2, #8]
 80040ac:	0211      	lsls	r1, r2, #8
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	6912      	ldr	r2, [r2, #16]
 80040b2:	0852      	lsrs	r2, r2, #1
 80040b4:	3a01      	subs	r2, #1
 80040b6:	0652      	lsls	r2, r2, #25
 80040b8:	430a      	orrs	r2, r1
 80040ba:	4916      	ldr	r1, [pc, #88]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80040c0:	4b14      	ldr	r3, [pc, #80]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a13      	ldr	r2, [pc, #76]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040ca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040cc:	f7fe fa0a 	bl	80024e4 <HAL_GetTick>
 80040d0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80040d2:	e009      	b.n	80040e8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80040d4:	f7fe fa06 	bl	80024e4 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d902      	bls.n	80040e8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	73fb      	strb	r3, [r7, #15]
          break;
 80040e6:	e005      	b.n	80040f4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80040e8:	4b0a      	ldr	r3, [pc, #40]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d0ef      	beq.n	80040d4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80040f4:	7bfb      	ldrb	r3, [r7, #15]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d106      	bne.n	8004108 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80040fa:	4b06      	ldr	r3, [pc, #24]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040fc:	695a      	ldr	r2, [r3, #20]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	4904      	ldr	r1, [pc, #16]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004104:	4313      	orrs	r3, r2
 8004106:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004108:	7bfb      	ldrb	r3, [r7, #15]
}
 800410a:	4618      	mov	r0, r3
 800410c:	3710      	adds	r7, #16
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	40021000 	.word	0x40021000

08004118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e049      	b.n	80041be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d106      	bne.n	8004144 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7fd ff72 	bl	8002028 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2202      	movs	r2, #2
 8004148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	3304      	adds	r3, #4
 8004154:	4619      	mov	r1, r3
 8004156:	4610      	mov	r0, r2
 8004158:	f000 fa9a 	bl	8004690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3708      	adds	r7, #8
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
	...

080041c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b085      	sub	sp, #20
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d001      	beq.n	80041e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e04f      	b.n	8004280 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f042 0201 	orr.w	r2, r2, #1
 80041f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a23      	ldr	r2, [pc, #140]	; (800428c <HAL_TIM_Base_Start_IT+0xc4>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d01d      	beq.n	800423e <HAL_TIM_Base_Start_IT+0x76>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800420a:	d018      	beq.n	800423e <HAL_TIM_Base_Start_IT+0x76>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a1f      	ldr	r2, [pc, #124]	; (8004290 <HAL_TIM_Base_Start_IT+0xc8>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d013      	beq.n	800423e <HAL_TIM_Base_Start_IT+0x76>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a1e      	ldr	r2, [pc, #120]	; (8004294 <HAL_TIM_Base_Start_IT+0xcc>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d00e      	beq.n	800423e <HAL_TIM_Base_Start_IT+0x76>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a1c      	ldr	r2, [pc, #112]	; (8004298 <HAL_TIM_Base_Start_IT+0xd0>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d009      	beq.n	800423e <HAL_TIM_Base_Start_IT+0x76>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a1b      	ldr	r2, [pc, #108]	; (800429c <HAL_TIM_Base_Start_IT+0xd4>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d004      	beq.n	800423e <HAL_TIM_Base_Start_IT+0x76>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a19      	ldr	r2, [pc, #100]	; (80042a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d115      	bne.n	800426a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689a      	ldr	r2, [r3, #8]
 8004244:	4b17      	ldr	r3, [pc, #92]	; (80042a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004246:	4013      	ands	r3, r2
 8004248:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2b06      	cmp	r3, #6
 800424e:	d015      	beq.n	800427c <HAL_TIM_Base_Start_IT+0xb4>
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004256:	d011      	beq.n	800427c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 0201 	orr.w	r2, r2, #1
 8004266:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004268:	e008      	b.n	800427c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f042 0201 	orr.w	r2, r2, #1
 8004278:	601a      	str	r2, [r3, #0]
 800427a:	e000      	b.n	800427e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800427e:	2300      	movs	r3, #0
}
 8004280:	4618      	mov	r0, r3
 8004282:	3714      	adds	r7, #20
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr
 800428c:	40012c00 	.word	0x40012c00
 8004290:	40000400 	.word	0x40000400
 8004294:	40000800 	.word	0x40000800
 8004298:	40000c00 	.word	0x40000c00
 800429c:	40013400 	.word	0x40013400
 80042a0:	40014000 	.word	0x40014000
 80042a4:	00010007 	.word	0x00010007

080042a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d020      	beq.n	800430c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f003 0302 	and.w	r3, r3, #2
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d01b      	beq.n	800430c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f06f 0202 	mvn.w	r2, #2
 80042dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2201      	movs	r2, #1
 80042e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	699b      	ldr	r3, [r3, #24]
 80042ea:	f003 0303 	and.w	r3, r3, #3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f000 f9ad 	bl	8004652 <HAL_TIM_IC_CaptureCallback>
 80042f8:	e005      	b.n	8004306 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f99f 	bl	800463e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f000 f9b0 	bl	8004666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	f003 0304 	and.w	r3, r3, #4
 8004312:	2b00      	cmp	r3, #0
 8004314:	d020      	beq.n	8004358 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f003 0304 	and.w	r3, r3, #4
 800431c:	2b00      	cmp	r3, #0
 800431e:	d01b      	beq.n	8004358 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f06f 0204 	mvn.w	r2, #4
 8004328:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2202      	movs	r2, #2
 800432e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800433a:	2b00      	cmp	r3, #0
 800433c:	d003      	beq.n	8004346 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 f987 	bl	8004652 <HAL_TIM_IC_CaptureCallback>
 8004344:	e005      	b.n	8004352 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f979 	bl	800463e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 f98a 	bl	8004666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	f003 0308 	and.w	r3, r3, #8
 800435e:	2b00      	cmp	r3, #0
 8004360:	d020      	beq.n	80043a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f003 0308 	and.w	r3, r3, #8
 8004368:	2b00      	cmp	r3, #0
 800436a:	d01b      	beq.n	80043a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f06f 0208 	mvn.w	r2, #8
 8004374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2204      	movs	r2, #4
 800437a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	69db      	ldr	r3, [r3, #28]
 8004382:	f003 0303 	and.w	r3, r3, #3
 8004386:	2b00      	cmp	r3, #0
 8004388:	d003      	beq.n	8004392 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 f961 	bl	8004652 <HAL_TIM_IC_CaptureCallback>
 8004390:	e005      	b.n	800439e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 f953 	bl	800463e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f964 	bl	8004666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	f003 0310 	and.w	r3, r3, #16
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d020      	beq.n	80043f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f003 0310 	and.w	r3, r3, #16
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d01b      	beq.n	80043f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f06f 0210 	mvn.w	r2, #16
 80043c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2208      	movs	r2, #8
 80043c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	69db      	ldr	r3, [r3, #28]
 80043ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f93b 	bl	8004652 <HAL_TIM_IC_CaptureCallback>
 80043dc:	e005      	b.n	80043ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 f92d 	bl	800463e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 f93e 	bl	8004666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00c      	beq.n	8004414 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f003 0301 	and.w	r3, r3, #1
 8004400:	2b00      	cmp	r3, #0
 8004402:	d007      	beq.n	8004414 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f06f 0201 	mvn.w	r2, #1
 800440c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f7fd fce8 	bl	8001de4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00c      	beq.n	8004438 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004424:	2b00      	cmp	r3, #0
 8004426:	d007      	beq.n	8004438 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004430:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 faf2 	bl	8004a1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800443e:	2b00      	cmp	r3, #0
 8004440:	d00c      	beq.n	800445c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004448:	2b00      	cmp	r3, #0
 800444a:	d007      	beq.n	800445c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 faea 	bl	8004a30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00c      	beq.n	8004480 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800446c:	2b00      	cmp	r3, #0
 800446e:	d007      	beq.n	8004480 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 f8fd 	bl	800467a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	f003 0320 	and.w	r3, r3, #32
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00c      	beq.n	80044a4 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f003 0320 	and.w	r3, r3, #32
 8004490:	2b00      	cmp	r3, #0
 8004492:	d007      	beq.n	80044a4 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f06f 0220 	mvn.w	r2, #32
 800449c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 fab2 	bl	8004a08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044a4:	bf00      	nop
 80044a6:	3710      	adds	r7, #16
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044b6:	2300      	movs	r3, #0
 80044b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d101      	bne.n	80044c8 <HAL_TIM_ConfigClockSource+0x1c>
 80044c4:	2302      	movs	r3, #2
 80044c6:	e0b6      	b.n	8004636 <HAL_TIM_ConfigClockSource+0x18a>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2202      	movs	r2, #2
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68ba      	ldr	r2, [r7, #8]
 80044fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004504:	d03e      	beq.n	8004584 <HAL_TIM_ConfigClockSource+0xd8>
 8004506:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800450a:	f200 8087 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x170>
 800450e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004512:	f000 8086 	beq.w	8004622 <HAL_TIM_ConfigClockSource+0x176>
 8004516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800451a:	d87f      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x170>
 800451c:	2b70      	cmp	r3, #112	; 0x70
 800451e:	d01a      	beq.n	8004556 <HAL_TIM_ConfigClockSource+0xaa>
 8004520:	2b70      	cmp	r3, #112	; 0x70
 8004522:	d87b      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x170>
 8004524:	2b60      	cmp	r3, #96	; 0x60
 8004526:	d050      	beq.n	80045ca <HAL_TIM_ConfigClockSource+0x11e>
 8004528:	2b60      	cmp	r3, #96	; 0x60
 800452a:	d877      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x170>
 800452c:	2b50      	cmp	r3, #80	; 0x50
 800452e:	d03c      	beq.n	80045aa <HAL_TIM_ConfigClockSource+0xfe>
 8004530:	2b50      	cmp	r3, #80	; 0x50
 8004532:	d873      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x170>
 8004534:	2b40      	cmp	r3, #64	; 0x40
 8004536:	d058      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x13e>
 8004538:	2b40      	cmp	r3, #64	; 0x40
 800453a:	d86f      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x170>
 800453c:	2b30      	cmp	r3, #48	; 0x30
 800453e:	d064      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x15e>
 8004540:	2b30      	cmp	r3, #48	; 0x30
 8004542:	d86b      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x170>
 8004544:	2b20      	cmp	r3, #32
 8004546:	d060      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x15e>
 8004548:	2b20      	cmp	r3, #32
 800454a:	d867      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x170>
 800454c:	2b00      	cmp	r3, #0
 800454e:	d05c      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x15e>
 8004550:	2b10      	cmp	r3, #16
 8004552:	d05a      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x15e>
 8004554:	e062      	b.n	800461c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004566:	f000 f9a7 	bl	80048b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004578:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	609a      	str	r2, [r3, #8]
      break;
 8004582:	e04f      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004594:	f000 f990 	bl	80048b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	689a      	ldr	r2, [r3, #8]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045a6:	609a      	str	r2, [r3, #8]
      break;
 80045a8:	e03c      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045b6:	461a      	mov	r2, r3
 80045b8:	f000 f904 	bl	80047c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2150      	movs	r1, #80	; 0x50
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 f95d 	bl	8004882 <TIM_ITRx_SetConfig>
      break;
 80045c8:	e02c      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045d6:	461a      	mov	r2, r3
 80045d8:	f000 f923 	bl	8004822 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2160      	movs	r1, #96	; 0x60
 80045e2:	4618      	mov	r0, r3
 80045e4:	f000 f94d 	bl	8004882 <TIM_ITRx_SetConfig>
      break;
 80045e8:	e01c      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045f6:	461a      	mov	r2, r3
 80045f8:	f000 f8e4 	bl	80047c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2140      	movs	r1, #64	; 0x40
 8004602:	4618      	mov	r0, r3
 8004604:	f000 f93d 	bl	8004882 <TIM_ITRx_SetConfig>
      break;
 8004608:	e00c      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4619      	mov	r1, r3
 8004614:	4610      	mov	r0, r2
 8004616:	f000 f934 	bl	8004882 <TIM_ITRx_SetConfig>
      break;
 800461a:	e003      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	73fb      	strb	r3, [r7, #15]
      break;
 8004620:	e000      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004622:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004634:	7bfb      	ldrb	r3, [r7, #15]
}
 8004636:	4618      	mov	r0, r3
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}

0800463e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800463e:	b480      	push	{r7}
 8004640:	b083      	sub	sp, #12
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004646:	bf00      	nop
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr

08004652 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004652:	b480      	push	{r7}
 8004654:	b083      	sub	sp, #12
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800465a:	bf00      	nop
 800465c:	370c      	adds	r7, #12
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr

08004666 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr

0800467a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004682:	bf00      	nop
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
	...

08004690 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a40      	ldr	r2, [pc, #256]	; (80047a4 <TIM_Base_SetConfig+0x114>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d013      	beq.n	80046d0 <TIM_Base_SetConfig+0x40>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ae:	d00f      	beq.n	80046d0 <TIM_Base_SetConfig+0x40>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a3d      	ldr	r2, [pc, #244]	; (80047a8 <TIM_Base_SetConfig+0x118>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d00b      	beq.n	80046d0 <TIM_Base_SetConfig+0x40>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a3c      	ldr	r2, [pc, #240]	; (80047ac <TIM_Base_SetConfig+0x11c>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d007      	beq.n	80046d0 <TIM_Base_SetConfig+0x40>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a3b      	ldr	r2, [pc, #236]	; (80047b0 <TIM_Base_SetConfig+0x120>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d003      	beq.n	80046d0 <TIM_Base_SetConfig+0x40>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a3a      	ldr	r2, [pc, #232]	; (80047b4 <TIM_Base_SetConfig+0x124>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d108      	bne.n	80046e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	68fa      	ldr	r2, [r7, #12]
 80046de:	4313      	orrs	r3, r2
 80046e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a2f      	ldr	r2, [pc, #188]	; (80047a4 <TIM_Base_SetConfig+0x114>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d01f      	beq.n	800472a <TIM_Base_SetConfig+0x9a>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046f0:	d01b      	beq.n	800472a <TIM_Base_SetConfig+0x9a>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a2c      	ldr	r2, [pc, #176]	; (80047a8 <TIM_Base_SetConfig+0x118>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d017      	beq.n	800472a <TIM_Base_SetConfig+0x9a>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a2b      	ldr	r2, [pc, #172]	; (80047ac <TIM_Base_SetConfig+0x11c>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d013      	beq.n	800472a <TIM_Base_SetConfig+0x9a>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a2a      	ldr	r2, [pc, #168]	; (80047b0 <TIM_Base_SetConfig+0x120>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d00f      	beq.n	800472a <TIM_Base_SetConfig+0x9a>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a29      	ldr	r2, [pc, #164]	; (80047b4 <TIM_Base_SetConfig+0x124>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d00b      	beq.n	800472a <TIM_Base_SetConfig+0x9a>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a28      	ldr	r2, [pc, #160]	; (80047b8 <TIM_Base_SetConfig+0x128>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d007      	beq.n	800472a <TIM_Base_SetConfig+0x9a>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a27      	ldr	r2, [pc, #156]	; (80047bc <TIM_Base_SetConfig+0x12c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d003      	beq.n	800472a <TIM_Base_SetConfig+0x9a>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a26      	ldr	r2, [pc, #152]	; (80047c0 <TIM_Base_SetConfig+0x130>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d108      	bne.n	800473c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004730:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	4313      	orrs	r3, r2
 800473a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	4313      	orrs	r3, r2
 8004748:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	689a      	ldr	r2, [r3, #8]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a10      	ldr	r2, [pc, #64]	; (80047a4 <TIM_Base_SetConfig+0x114>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d00f      	beq.n	8004788 <TIM_Base_SetConfig+0xf8>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4a12      	ldr	r2, [pc, #72]	; (80047b4 <TIM_Base_SetConfig+0x124>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d00b      	beq.n	8004788 <TIM_Base_SetConfig+0xf8>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4a11      	ldr	r2, [pc, #68]	; (80047b8 <TIM_Base_SetConfig+0x128>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d007      	beq.n	8004788 <TIM_Base_SetConfig+0xf8>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	4a10      	ldr	r2, [pc, #64]	; (80047bc <TIM_Base_SetConfig+0x12c>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d003      	beq.n	8004788 <TIM_Base_SetConfig+0xf8>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4a0f      	ldr	r2, [pc, #60]	; (80047c0 <TIM_Base_SetConfig+0x130>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d103      	bne.n	8004790 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	691a      	ldr	r2, [r3, #16]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	615a      	str	r2, [r3, #20]
}
 8004796:	bf00      	nop
 8004798:	3714      	adds	r7, #20
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	40012c00 	.word	0x40012c00
 80047a8:	40000400 	.word	0x40000400
 80047ac:	40000800 	.word	0x40000800
 80047b0:	40000c00 	.word	0x40000c00
 80047b4:	40013400 	.word	0x40013400
 80047b8:	40014000 	.word	0x40014000
 80047bc:	40014400 	.word	0x40014400
 80047c0:	40014800 	.word	0x40014800

080047c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b087      	sub	sp, #28
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	f023 0201 	bic.w	r2, r3, #1
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	011b      	lsls	r3, r3, #4
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	f023 030a 	bic.w	r3, r3, #10
 8004800:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	4313      	orrs	r3, r2
 8004808:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	697a      	ldr	r2, [r7, #20]
 8004814:	621a      	str	r2, [r3, #32]
}
 8004816:	bf00      	nop
 8004818:	371c      	adds	r7, #28
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr

08004822 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004822:	b480      	push	{r7}
 8004824:	b087      	sub	sp, #28
 8004826:	af00      	add	r7, sp, #0
 8004828:	60f8      	str	r0, [r7, #12]
 800482a:	60b9      	str	r1, [r7, #8]
 800482c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6a1b      	ldr	r3, [r3, #32]
 8004832:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6a1b      	ldr	r3, [r3, #32]
 8004838:	f023 0210 	bic.w	r2, r3, #16
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	699b      	ldr	r3, [r3, #24]
 8004844:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800484c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	031b      	lsls	r3, r3, #12
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	4313      	orrs	r3, r2
 8004856:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800485e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	011b      	lsls	r3, r3, #4
 8004864:	697a      	ldr	r2, [r7, #20]
 8004866:	4313      	orrs	r3, r2
 8004868:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	621a      	str	r2, [r3, #32]
}
 8004876:	bf00      	nop
 8004878:	371c      	adds	r7, #28
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr

08004882 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004882:	b480      	push	{r7}
 8004884:	b085      	sub	sp, #20
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
 800488a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004898:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800489a:	683a      	ldr	r2, [r7, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	4313      	orrs	r3, r2
 80048a0:	f043 0307 	orr.w	r3, r3, #7
 80048a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	609a      	str	r2, [r3, #8]
}
 80048ac:	bf00      	nop
 80048ae:	3714      	adds	r7, #20
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b087      	sub	sp, #28
 80048bc:	af00      	add	r7, sp, #0
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	607a      	str	r2, [r7, #4]
 80048c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	021a      	lsls	r2, r3, #8
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	431a      	orrs	r2, r3
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	4313      	orrs	r3, r2
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	609a      	str	r2, [r3, #8]
}
 80048ec:	bf00      	nop
 80048ee:	371c      	adds	r7, #28
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b085      	sub	sp, #20
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004908:	2b01      	cmp	r3, #1
 800490a:	d101      	bne.n	8004910 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800490c:	2302      	movs	r3, #2
 800490e:	e068      	b.n	80049e2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2202      	movs	r2, #2
 800491c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a2e      	ldr	r2, [pc, #184]	; (80049f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d004      	beq.n	8004944 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a2d      	ldr	r2, [pc, #180]	; (80049f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d108      	bne.n	8004956 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800494a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	68fa      	ldr	r2, [r7, #12]
 8004952:	4313      	orrs	r3, r2
 8004954:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800495c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	4313      	orrs	r3, r2
 8004966:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a1e      	ldr	r2, [pc, #120]	; (80049f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d01d      	beq.n	80049b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004982:	d018      	beq.n	80049b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a1b      	ldr	r2, [pc, #108]	; (80049f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d013      	beq.n	80049b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a1a      	ldr	r2, [pc, #104]	; (80049fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d00e      	beq.n	80049b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a18      	ldr	r2, [pc, #96]	; (8004a00 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d009      	beq.n	80049b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a13      	ldr	r2, [pc, #76]	; (80049f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d004      	beq.n	80049b6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a14      	ldr	r2, [pc, #80]	; (8004a04 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d10c      	bne.n	80049d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	68ba      	ldr	r2, [r7, #8]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68ba      	ldr	r2, [r7, #8]
 80049ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3714      	adds	r7, #20
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	40012c00 	.word	0x40012c00
 80049f4:	40013400 	.word	0x40013400
 80049f8:	40000400 	.word	0x40000400
 80049fc:	40000800 	.word	0x40000800
 8004a00:	40000c00 	.word	0x40000c00
 8004a04:	40014000 	.word	0x40014000

08004a08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a10:	bf00      	nop
 8004a12:	370c      	adds	r7, #12
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr

08004a1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a24:	bf00      	nop
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004a38:	bf00      	nop
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d101      	bne.n	8004a56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e040      	b.n	8004ad8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d106      	bne.n	8004a6c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7fd fafc 	bl	8002064 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2224      	movs	r2, #36	; 0x24
 8004a70:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f022 0201 	bic.w	r2, r2, #1
 8004a80:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d002      	beq.n	8004a90 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 fb6a 	bl	8005164 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f000 f8af 	bl	8004bf4 <UART_SetConfig>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d101      	bne.n	8004aa0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e01b      	b.n	8004ad8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685a      	ldr	r2, [r3, #4]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004aae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	689a      	ldr	r2, [r3, #8]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004abe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f042 0201 	orr.w	r2, r2, #1
 8004ace:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 fbe9 	bl	80052a8 <UART_CheckIdleState>
 8004ad6:	4603      	mov	r3, r0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3708      	adds	r7, #8
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b08a      	sub	sp, #40	; 0x28
 8004ae4:	af02      	add	r7, sp, #8
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	603b      	str	r3, [r7, #0]
 8004aec:	4613      	mov	r3, r2
 8004aee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004af4:	2b20      	cmp	r3, #32
 8004af6:	d178      	bne.n	8004bea <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d002      	beq.n	8004b04 <HAL_UART_Transmit+0x24>
 8004afe:	88fb      	ldrh	r3, [r7, #6]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d101      	bne.n	8004b08 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e071      	b.n	8004bec <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2221      	movs	r2, #33	; 0x21
 8004b14:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b16:	f7fd fce5 	bl	80024e4 <HAL_GetTick>
 8004b1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	88fa      	ldrh	r2, [r7, #6]
 8004b20:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	88fa      	ldrh	r2, [r7, #6]
 8004b28:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b34:	d108      	bne.n	8004b48 <HAL_UART_Transmit+0x68>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d104      	bne.n	8004b48 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	61bb      	str	r3, [r7, #24]
 8004b46:	e003      	b.n	8004b50 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b50:	e030      	b.n	8004bb4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	2180      	movs	r1, #128	; 0x80
 8004b5c:	68f8      	ldr	r0, [r7, #12]
 8004b5e:	f000 fc4b 	bl	80053f8 <UART_WaitOnFlagUntilTimeout>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d004      	beq.n	8004b72 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2220      	movs	r2, #32
 8004b6c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e03c      	b.n	8004bec <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d10b      	bne.n	8004b90 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	881a      	ldrh	r2, [r3, #0]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b84:	b292      	uxth	r2, r2
 8004b86:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	3302      	adds	r3, #2
 8004b8c:	61bb      	str	r3, [r7, #24]
 8004b8e:	e008      	b.n	8004ba2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	781a      	ldrb	r2, [r3, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	b292      	uxth	r2, r2
 8004b9a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	3b01      	subs	r3, #1
 8004bac:	b29a      	uxth	r2, r3
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d1c8      	bne.n	8004b52 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	9300      	str	r3, [sp, #0]
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2140      	movs	r1, #64	; 0x40
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f000 fc14 	bl	80053f8 <UART_WaitOnFlagUntilTimeout>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d004      	beq.n	8004be0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2220      	movs	r2, #32
 8004bda:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004bdc:	2303      	movs	r3, #3
 8004bde:	e005      	b.n	8004bec <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2220      	movs	r2, #32
 8004be4:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004be6:	2300      	movs	r3, #0
 8004be8:	e000      	b.n	8004bec <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004bea:	2302      	movs	r3, #2
  }
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3720      	adds	r7, #32
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bf8:	b08a      	sub	sp, #40	; 0x28
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	689a      	ldr	r2, [r3, #8]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	431a      	orrs	r2, r3
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	431a      	orrs	r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	69db      	ldr	r3, [r3, #28]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	4ba4      	ldr	r3, [pc, #656]	; (8004eb4 <UART_SetConfig+0x2c0>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	6812      	ldr	r2, [r2, #0]
 8004c2a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004c2c:	430b      	orrs	r3, r1
 8004c2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	68da      	ldr	r2, [r3, #12]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	430a      	orrs	r2, r1
 8004c44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a99      	ldr	r2, [pc, #612]	; (8004eb8 <UART_SetConfig+0x2c4>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d004      	beq.n	8004c60 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c70:	430a      	orrs	r2, r1
 8004c72:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a90      	ldr	r2, [pc, #576]	; (8004ebc <UART_SetConfig+0x2c8>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d126      	bne.n	8004ccc <UART_SetConfig+0xd8>
 8004c7e:	4b90      	ldr	r3, [pc, #576]	; (8004ec0 <UART_SetConfig+0x2cc>)
 8004c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c84:	f003 0303 	and.w	r3, r3, #3
 8004c88:	2b03      	cmp	r3, #3
 8004c8a:	d81b      	bhi.n	8004cc4 <UART_SetConfig+0xd0>
 8004c8c:	a201      	add	r2, pc, #4	; (adr r2, 8004c94 <UART_SetConfig+0xa0>)
 8004c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c92:	bf00      	nop
 8004c94:	08004ca5 	.word	0x08004ca5
 8004c98:	08004cb5 	.word	0x08004cb5
 8004c9c:	08004cad 	.word	0x08004cad
 8004ca0:	08004cbd 	.word	0x08004cbd
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004caa:	e116      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004cac:	2302      	movs	r3, #2
 8004cae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cb2:	e112      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004cb4:	2304      	movs	r3, #4
 8004cb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cba:	e10e      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004cbc:	2308      	movs	r3, #8
 8004cbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cc2:	e10a      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004cc4:	2310      	movs	r3, #16
 8004cc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cca:	e106      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a7c      	ldr	r2, [pc, #496]	; (8004ec4 <UART_SetConfig+0x2d0>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d138      	bne.n	8004d48 <UART_SetConfig+0x154>
 8004cd6:	4b7a      	ldr	r3, [pc, #488]	; (8004ec0 <UART_SetConfig+0x2cc>)
 8004cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cdc:	f003 030c 	and.w	r3, r3, #12
 8004ce0:	2b0c      	cmp	r3, #12
 8004ce2:	d82d      	bhi.n	8004d40 <UART_SetConfig+0x14c>
 8004ce4:	a201      	add	r2, pc, #4	; (adr r2, 8004cec <UART_SetConfig+0xf8>)
 8004ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cea:	bf00      	nop
 8004cec:	08004d21 	.word	0x08004d21
 8004cf0:	08004d41 	.word	0x08004d41
 8004cf4:	08004d41 	.word	0x08004d41
 8004cf8:	08004d41 	.word	0x08004d41
 8004cfc:	08004d31 	.word	0x08004d31
 8004d00:	08004d41 	.word	0x08004d41
 8004d04:	08004d41 	.word	0x08004d41
 8004d08:	08004d41 	.word	0x08004d41
 8004d0c:	08004d29 	.word	0x08004d29
 8004d10:	08004d41 	.word	0x08004d41
 8004d14:	08004d41 	.word	0x08004d41
 8004d18:	08004d41 	.word	0x08004d41
 8004d1c:	08004d39 	.word	0x08004d39
 8004d20:	2300      	movs	r3, #0
 8004d22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d26:	e0d8      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004d28:	2302      	movs	r3, #2
 8004d2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d2e:	e0d4      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004d30:	2304      	movs	r3, #4
 8004d32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d36:	e0d0      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004d38:	2308      	movs	r3, #8
 8004d3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d3e:	e0cc      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004d40:	2310      	movs	r3, #16
 8004d42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d46:	e0c8      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a5e      	ldr	r2, [pc, #376]	; (8004ec8 <UART_SetConfig+0x2d4>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d125      	bne.n	8004d9e <UART_SetConfig+0x1aa>
 8004d52:	4b5b      	ldr	r3, [pc, #364]	; (8004ec0 <UART_SetConfig+0x2cc>)
 8004d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d58:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004d5c:	2b30      	cmp	r3, #48	; 0x30
 8004d5e:	d016      	beq.n	8004d8e <UART_SetConfig+0x19a>
 8004d60:	2b30      	cmp	r3, #48	; 0x30
 8004d62:	d818      	bhi.n	8004d96 <UART_SetConfig+0x1a2>
 8004d64:	2b20      	cmp	r3, #32
 8004d66:	d00a      	beq.n	8004d7e <UART_SetConfig+0x18a>
 8004d68:	2b20      	cmp	r3, #32
 8004d6a:	d814      	bhi.n	8004d96 <UART_SetConfig+0x1a2>
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d002      	beq.n	8004d76 <UART_SetConfig+0x182>
 8004d70:	2b10      	cmp	r3, #16
 8004d72:	d008      	beq.n	8004d86 <UART_SetConfig+0x192>
 8004d74:	e00f      	b.n	8004d96 <UART_SetConfig+0x1a2>
 8004d76:	2300      	movs	r3, #0
 8004d78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d7c:	e0ad      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004d7e:	2302      	movs	r3, #2
 8004d80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d84:	e0a9      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004d86:	2304      	movs	r3, #4
 8004d88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d8c:	e0a5      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004d8e:	2308      	movs	r3, #8
 8004d90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d94:	e0a1      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004d96:	2310      	movs	r3, #16
 8004d98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d9c:	e09d      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a4a      	ldr	r2, [pc, #296]	; (8004ecc <UART_SetConfig+0x2d8>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d125      	bne.n	8004df4 <UART_SetConfig+0x200>
 8004da8:	4b45      	ldr	r3, [pc, #276]	; (8004ec0 <UART_SetConfig+0x2cc>)
 8004daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dae:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004db2:	2bc0      	cmp	r3, #192	; 0xc0
 8004db4:	d016      	beq.n	8004de4 <UART_SetConfig+0x1f0>
 8004db6:	2bc0      	cmp	r3, #192	; 0xc0
 8004db8:	d818      	bhi.n	8004dec <UART_SetConfig+0x1f8>
 8004dba:	2b80      	cmp	r3, #128	; 0x80
 8004dbc:	d00a      	beq.n	8004dd4 <UART_SetConfig+0x1e0>
 8004dbe:	2b80      	cmp	r3, #128	; 0x80
 8004dc0:	d814      	bhi.n	8004dec <UART_SetConfig+0x1f8>
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d002      	beq.n	8004dcc <UART_SetConfig+0x1d8>
 8004dc6:	2b40      	cmp	r3, #64	; 0x40
 8004dc8:	d008      	beq.n	8004ddc <UART_SetConfig+0x1e8>
 8004dca:	e00f      	b.n	8004dec <UART_SetConfig+0x1f8>
 8004dcc:	2300      	movs	r3, #0
 8004dce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dd2:	e082      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dda:	e07e      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004ddc:	2304      	movs	r3, #4
 8004dde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004de2:	e07a      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004de4:	2308      	movs	r3, #8
 8004de6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dea:	e076      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004dec:	2310      	movs	r3, #16
 8004dee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004df2:	e072      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a35      	ldr	r2, [pc, #212]	; (8004ed0 <UART_SetConfig+0x2dc>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d12a      	bne.n	8004e54 <UART_SetConfig+0x260>
 8004dfe:	4b30      	ldr	r3, [pc, #192]	; (8004ec0 <UART_SetConfig+0x2cc>)
 8004e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e0c:	d01a      	beq.n	8004e44 <UART_SetConfig+0x250>
 8004e0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e12:	d81b      	bhi.n	8004e4c <UART_SetConfig+0x258>
 8004e14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e18:	d00c      	beq.n	8004e34 <UART_SetConfig+0x240>
 8004e1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e1e:	d815      	bhi.n	8004e4c <UART_SetConfig+0x258>
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d003      	beq.n	8004e2c <UART_SetConfig+0x238>
 8004e24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e28:	d008      	beq.n	8004e3c <UART_SetConfig+0x248>
 8004e2a:	e00f      	b.n	8004e4c <UART_SetConfig+0x258>
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e32:	e052      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004e34:	2302      	movs	r3, #2
 8004e36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e3a:	e04e      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004e3c:	2304      	movs	r3, #4
 8004e3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e42:	e04a      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004e44:	2308      	movs	r3, #8
 8004e46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e4a:	e046      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004e4c:	2310      	movs	r3, #16
 8004e4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e52:	e042      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a17      	ldr	r2, [pc, #92]	; (8004eb8 <UART_SetConfig+0x2c4>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d13a      	bne.n	8004ed4 <UART_SetConfig+0x2e0>
 8004e5e:	4b18      	ldr	r3, [pc, #96]	; (8004ec0 <UART_SetConfig+0x2cc>)
 8004e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e64:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004e68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e6c:	d01a      	beq.n	8004ea4 <UART_SetConfig+0x2b0>
 8004e6e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e72:	d81b      	bhi.n	8004eac <UART_SetConfig+0x2b8>
 8004e74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e78:	d00c      	beq.n	8004e94 <UART_SetConfig+0x2a0>
 8004e7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e7e:	d815      	bhi.n	8004eac <UART_SetConfig+0x2b8>
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d003      	beq.n	8004e8c <UART_SetConfig+0x298>
 8004e84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e88:	d008      	beq.n	8004e9c <UART_SetConfig+0x2a8>
 8004e8a:	e00f      	b.n	8004eac <UART_SetConfig+0x2b8>
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e92:	e022      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004e94:	2302      	movs	r3, #2
 8004e96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e9a:	e01e      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004e9c:	2304      	movs	r3, #4
 8004e9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ea2:	e01a      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004ea4:	2308      	movs	r3, #8
 8004ea6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eaa:	e016      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004eac:	2310      	movs	r3, #16
 8004eae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eb2:	e012      	b.n	8004eda <UART_SetConfig+0x2e6>
 8004eb4:	efff69f3 	.word	0xefff69f3
 8004eb8:	40008000 	.word	0x40008000
 8004ebc:	40013800 	.word	0x40013800
 8004ec0:	40021000 	.word	0x40021000
 8004ec4:	40004400 	.word	0x40004400
 8004ec8:	40004800 	.word	0x40004800
 8004ecc:	40004c00 	.word	0x40004c00
 8004ed0:	40005000 	.word	0x40005000
 8004ed4:	2310      	movs	r3, #16
 8004ed6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a9f      	ldr	r2, [pc, #636]	; (800515c <UART_SetConfig+0x568>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d17a      	bne.n	8004fda <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ee4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ee8:	2b08      	cmp	r3, #8
 8004eea:	d824      	bhi.n	8004f36 <UART_SetConfig+0x342>
 8004eec:	a201      	add	r2, pc, #4	; (adr r2, 8004ef4 <UART_SetConfig+0x300>)
 8004eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef2:	bf00      	nop
 8004ef4:	08004f19 	.word	0x08004f19
 8004ef8:	08004f37 	.word	0x08004f37
 8004efc:	08004f21 	.word	0x08004f21
 8004f00:	08004f37 	.word	0x08004f37
 8004f04:	08004f27 	.word	0x08004f27
 8004f08:	08004f37 	.word	0x08004f37
 8004f0c:	08004f37 	.word	0x08004f37
 8004f10:	08004f37 	.word	0x08004f37
 8004f14:	08004f2f 	.word	0x08004f2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f18:	f7fe fb84 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8004f1c:	61f8      	str	r0, [r7, #28]
        break;
 8004f1e:	e010      	b.n	8004f42 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f20:	4b8f      	ldr	r3, [pc, #572]	; (8005160 <UART_SetConfig+0x56c>)
 8004f22:	61fb      	str	r3, [r7, #28]
        break;
 8004f24:	e00d      	b.n	8004f42 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f26:	f7fe fae5 	bl	80034f4 <HAL_RCC_GetSysClockFreq>
 8004f2a:	61f8      	str	r0, [r7, #28]
        break;
 8004f2c:	e009      	b.n	8004f42 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f32:	61fb      	str	r3, [r7, #28]
        break;
 8004f34:	e005      	b.n	8004f42 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004f36:	2300      	movs	r3, #0
 8004f38:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004f40:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	f000 80fb 	beq.w	8005140 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	685a      	ldr	r2, [r3, #4]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	005b      	lsls	r3, r3, #1
 8004f52:	4413      	add	r3, r2
 8004f54:	69fa      	ldr	r2, [r7, #28]
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d305      	bcc.n	8004f66 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f60:	69fa      	ldr	r2, [r7, #28]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d903      	bls.n	8004f6e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004f6c:	e0e8      	b.n	8005140 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	2200      	movs	r2, #0
 8004f72:	461c      	mov	r4, r3
 8004f74:	4615      	mov	r5, r2
 8004f76:	f04f 0200 	mov.w	r2, #0
 8004f7a:	f04f 0300 	mov.w	r3, #0
 8004f7e:	022b      	lsls	r3, r5, #8
 8004f80:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004f84:	0222      	lsls	r2, r4, #8
 8004f86:	68f9      	ldr	r1, [r7, #12]
 8004f88:	6849      	ldr	r1, [r1, #4]
 8004f8a:	0849      	lsrs	r1, r1, #1
 8004f8c:	2000      	movs	r0, #0
 8004f8e:	4688      	mov	r8, r1
 8004f90:	4681      	mov	r9, r0
 8004f92:	eb12 0a08 	adds.w	sl, r2, r8
 8004f96:	eb43 0b09 	adc.w	fp, r3, r9
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	603b      	str	r3, [r7, #0]
 8004fa2:	607a      	str	r2, [r7, #4]
 8004fa4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fa8:	4650      	mov	r0, sl
 8004faa:	4659      	mov	r1, fp
 8004fac:	f7fb fdfc 	bl	8000ba8 <__aeabi_uldivmod>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	460b      	mov	r3, r1
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fbe:	d308      	bcc.n	8004fd2 <UART_SetConfig+0x3de>
 8004fc0:	69bb      	ldr	r3, [r7, #24]
 8004fc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fc6:	d204      	bcs.n	8004fd2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	69ba      	ldr	r2, [r7, #24]
 8004fce:	60da      	str	r2, [r3, #12]
 8004fd0:	e0b6      	b.n	8005140 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004fd8:	e0b2      	b.n	8005140 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	69db      	ldr	r3, [r3, #28]
 8004fde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fe2:	d15e      	bne.n	80050a2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004fe4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004fe8:	2b08      	cmp	r3, #8
 8004fea:	d828      	bhi.n	800503e <UART_SetConfig+0x44a>
 8004fec:	a201      	add	r2, pc, #4	; (adr r2, 8004ff4 <UART_SetConfig+0x400>)
 8004fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff2:	bf00      	nop
 8004ff4:	08005019 	.word	0x08005019
 8004ff8:	08005021 	.word	0x08005021
 8004ffc:	08005029 	.word	0x08005029
 8005000:	0800503f 	.word	0x0800503f
 8005004:	0800502f 	.word	0x0800502f
 8005008:	0800503f 	.word	0x0800503f
 800500c:	0800503f 	.word	0x0800503f
 8005010:	0800503f 	.word	0x0800503f
 8005014:	08005037 	.word	0x08005037
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005018:	f7fe fb04 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 800501c:	61f8      	str	r0, [r7, #28]
        break;
 800501e:	e014      	b.n	800504a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005020:	f7fe fb16 	bl	8003650 <HAL_RCC_GetPCLK2Freq>
 8005024:	61f8      	str	r0, [r7, #28]
        break;
 8005026:	e010      	b.n	800504a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005028:	4b4d      	ldr	r3, [pc, #308]	; (8005160 <UART_SetConfig+0x56c>)
 800502a:	61fb      	str	r3, [r7, #28]
        break;
 800502c:	e00d      	b.n	800504a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800502e:	f7fe fa61 	bl	80034f4 <HAL_RCC_GetSysClockFreq>
 8005032:	61f8      	str	r0, [r7, #28]
        break;
 8005034:	e009      	b.n	800504a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005036:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800503a:	61fb      	str	r3, [r7, #28]
        break;
 800503c:	e005      	b.n	800504a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800503e:	2300      	movs	r3, #0
 8005040:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005048:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d077      	beq.n	8005140 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	005a      	lsls	r2, r3, #1
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	085b      	lsrs	r3, r3, #1
 800505a:	441a      	add	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	fbb2 f3f3 	udiv	r3, r2, r3
 8005064:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005066:	69bb      	ldr	r3, [r7, #24]
 8005068:	2b0f      	cmp	r3, #15
 800506a:	d916      	bls.n	800509a <UART_SetConfig+0x4a6>
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005072:	d212      	bcs.n	800509a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	b29b      	uxth	r3, r3
 8005078:	f023 030f 	bic.w	r3, r3, #15
 800507c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	085b      	lsrs	r3, r3, #1
 8005082:	b29b      	uxth	r3, r3
 8005084:	f003 0307 	and.w	r3, r3, #7
 8005088:	b29a      	uxth	r2, r3
 800508a:	8afb      	ldrh	r3, [r7, #22]
 800508c:	4313      	orrs	r3, r2
 800508e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	8afa      	ldrh	r2, [r7, #22]
 8005096:	60da      	str	r2, [r3, #12]
 8005098:	e052      	b.n	8005140 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80050a0:	e04e      	b.n	8005140 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80050a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80050a6:	2b08      	cmp	r3, #8
 80050a8:	d827      	bhi.n	80050fa <UART_SetConfig+0x506>
 80050aa:	a201      	add	r2, pc, #4	; (adr r2, 80050b0 <UART_SetConfig+0x4bc>)
 80050ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050b0:	080050d5 	.word	0x080050d5
 80050b4:	080050dd 	.word	0x080050dd
 80050b8:	080050e5 	.word	0x080050e5
 80050bc:	080050fb 	.word	0x080050fb
 80050c0:	080050eb 	.word	0x080050eb
 80050c4:	080050fb 	.word	0x080050fb
 80050c8:	080050fb 	.word	0x080050fb
 80050cc:	080050fb 	.word	0x080050fb
 80050d0:	080050f3 	.word	0x080050f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050d4:	f7fe faa6 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 80050d8:	61f8      	str	r0, [r7, #28]
        break;
 80050da:	e014      	b.n	8005106 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050dc:	f7fe fab8 	bl	8003650 <HAL_RCC_GetPCLK2Freq>
 80050e0:	61f8      	str	r0, [r7, #28]
        break;
 80050e2:	e010      	b.n	8005106 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050e4:	4b1e      	ldr	r3, [pc, #120]	; (8005160 <UART_SetConfig+0x56c>)
 80050e6:	61fb      	str	r3, [r7, #28]
        break;
 80050e8:	e00d      	b.n	8005106 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050ea:	f7fe fa03 	bl	80034f4 <HAL_RCC_GetSysClockFreq>
 80050ee:	61f8      	str	r0, [r7, #28]
        break;
 80050f0:	e009      	b.n	8005106 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050f6:	61fb      	str	r3, [r7, #28]
        break;
 80050f8:	e005      	b.n	8005106 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80050fa:	2300      	movs	r3, #0
 80050fc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005104:	bf00      	nop
    }

    if (pclk != 0U)
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d019      	beq.n	8005140 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	085a      	lsrs	r2, r3, #1
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	441a      	add	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	fbb2 f3f3 	udiv	r3, r2, r3
 800511e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	2b0f      	cmp	r3, #15
 8005124:	d909      	bls.n	800513a <UART_SetConfig+0x546>
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800512c:	d205      	bcs.n	800513a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	b29a      	uxth	r2, r3
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	60da      	str	r2, [r3, #12]
 8005138:	e002      	b.n	8005140 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800514c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005150:	4618      	mov	r0, r3
 8005152:	3728      	adds	r7, #40	; 0x28
 8005154:	46bd      	mov	sp, r7
 8005156:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800515a:	bf00      	nop
 800515c:	40008000 	.word	0x40008000
 8005160:	00f42400 	.word	0x00f42400

08005164 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005170:	f003 0308 	and.w	r3, r3, #8
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00a      	beq.n	800518e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	430a      	orrs	r2, r1
 800518c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00a      	beq.n	80051b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b4:	f003 0302 	and.w	r3, r3, #2
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d00a      	beq.n	80051d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	430a      	orrs	r2, r1
 80051d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d6:	f003 0304 	and.w	r3, r3, #4
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00a      	beq.n	80051f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	430a      	orrs	r2, r1
 80051f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f8:	f003 0310 	and.w	r3, r3, #16
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00a      	beq.n	8005216 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	430a      	orrs	r2, r1
 8005214:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521a:	f003 0320 	and.w	r3, r3, #32
 800521e:	2b00      	cmp	r3, #0
 8005220:	d00a      	beq.n	8005238 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	430a      	orrs	r2, r1
 8005236:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005240:	2b00      	cmp	r3, #0
 8005242:	d01a      	beq.n	800527a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	430a      	orrs	r2, r1
 8005258:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005262:	d10a      	bne.n	800527a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	430a      	orrs	r2, r1
 8005278:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005282:	2b00      	cmp	r3, #0
 8005284:	d00a      	beq.n	800529c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	430a      	orrs	r2, r1
 800529a:	605a      	str	r2, [r3, #4]
  }
}
 800529c:	bf00      	nop
 800529e:	370c      	adds	r7, #12
 80052a0:	46bd      	mov	sp, r7
 80052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a6:	4770      	bx	lr

080052a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b098      	sub	sp, #96	; 0x60
 80052ac:	af02      	add	r7, sp, #8
 80052ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80052b8:	f7fd f914 	bl	80024e4 <HAL_GetTick>
 80052bc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0308 	and.w	r3, r3, #8
 80052c8:	2b08      	cmp	r3, #8
 80052ca:	d12e      	bne.n	800532a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052d0:	9300      	str	r3, [sp, #0]
 80052d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052d4:	2200      	movs	r2, #0
 80052d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 f88c 	bl	80053f8 <UART_WaitOnFlagUntilTimeout>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d021      	beq.n	800532a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ee:	e853 3f00 	ldrex	r3, [r3]
 80052f2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80052f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052fa:	653b      	str	r3, [r7, #80]	; 0x50
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	461a      	mov	r2, r3
 8005302:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005304:	647b      	str	r3, [r7, #68]	; 0x44
 8005306:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005308:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800530a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800530c:	e841 2300 	strex	r3, r2, [r1]
 8005310:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005312:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1e6      	bne.n	80052e6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2220      	movs	r2, #32
 800531c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e062      	b.n	80053f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f003 0304 	and.w	r3, r3, #4
 8005334:	2b04      	cmp	r3, #4
 8005336:	d149      	bne.n	80053cc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005338:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800533c:	9300      	str	r3, [sp, #0]
 800533e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005340:	2200      	movs	r2, #0
 8005342:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 f856 	bl	80053f8 <UART_WaitOnFlagUntilTimeout>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d03c      	beq.n	80053cc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800535a:	e853 3f00 	ldrex	r3, [r3]
 800535e:	623b      	str	r3, [r7, #32]
   return(result);
 8005360:	6a3b      	ldr	r3, [r7, #32]
 8005362:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005366:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	461a      	mov	r2, r3
 800536e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005370:	633b      	str	r3, [r7, #48]	; 0x30
 8005372:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005374:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005376:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005378:	e841 2300 	strex	r3, r2, [r1]
 800537c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800537e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1e6      	bne.n	8005352 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	3308      	adds	r3, #8
 800538a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	e853 3f00 	ldrex	r3, [r3]
 8005392:	60fb      	str	r3, [r7, #12]
   return(result);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f023 0301 	bic.w	r3, r3, #1
 800539a:	64bb      	str	r3, [r7, #72]	; 0x48
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	3308      	adds	r3, #8
 80053a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80053a4:	61fa      	str	r2, [r7, #28]
 80053a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a8:	69b9      	ldr	r1, [r7, #24]
 80053aa:	69fa      	ldr	r2, [r7, #28]
 80053ac:	e841 2300 	strex	r3, r2, [r1]
 80053b0:	617b      	str	r3, [r7, #20]
   return(result);
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1e5      	bne.n	8005384 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2220      	movs	r2, #32
 80053bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e011      	b.n	80053f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2220      	movs	r2, #32
 80053d0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2220      	movs	r2, #32
 80053d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80053ee:	2300      	movs	r3, #0
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3758      	adds	r7, #88	; 0x58
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	603b      	str	r3, [r7, #0]
 8005404:	4613      	mov	r3, r2
 8005406:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005408:	e049      	b.n	800549e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005410:	d045      	beq.n	800549e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005412:	f7fd f867 	bl	80024e4 <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	69ba      	ldr	r2, [r7, #24]
 800541e:	429a      	cmp	r2, r3
 8005420:	d302      	bcc.n	8005428 <UART_WaitOnFlagUntilTimeout+0x30>
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e048      	b.n	80054be <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0304 	and.w	r3, r3, #4
 8005436:	2b00      	cmp	r3, #0
 8005438:	d031      	beq.n	800549e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	69db      	ldr	r3, [r3, #28]
 8005440:	f003 0308 	and.w	r3, r3, #8
 8005444:	2b08      	cmp	r3, #8
 8005446:	d110      	bne.n	800546a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2208      	movs	r2, #8
 800544e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005450:	68f8      	ldr	r0, [r7, #12]
 8005452:	f000 f838 	bl	80054c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2208      	movs	r2, #8
 800545a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e029      	b.n	80054be <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	69db      	ldr	r3, [r3, #28]
 8005470:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005474:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005478:	d111      	bne.n	800549e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005482:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f000 f81e 	bl	80054c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2220      	movs	r2, #32
 800548e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e00f      	b.n	80054be <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	69da      	ldr	r2, [r3, #28]
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	4013      	ands	r3, r2
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	bf0c      	ite	eq
 80054ae:	2301      	moveq	r3, #1
 80054b0:	2300      	movne	r3, #0
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	461a      	mov	r2, r3
 80054b6:	79fb      	ldrb	r3, [r7, #7]
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d0a6      	beq.n	800540a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3710      	adds	r7, #16
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054c6:	b480      	push	{r7}
 80054c8:	b095      	sub	sp, #84	; 0x54
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054d6:	e853 3f00 	ldrex	r3, [r3]
 80054da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80054dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	461a      	mov	r2, r3
 80054ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054ec:	643b      	str	r3, [r7, #64]	; 0x40
 80054ee:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80054f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80054f4:	e841 2300 	strex	r3, r2, [r1]
 80054f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80054fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d1e6      	bne.n	80054ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	3308      	adds	r3, #8
 8005506:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005508:	6a3b      	ldr	r3, [r7, #32]
 800550a:	e853 3f00 	ldrex	r3, [r3]
 800550e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	f023 0301 	bic.w	r3, r3, #1
 8005516:	64bb      	str	r3, [r7, #72]	; 0x48
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	3308      	adds	r3, #8
 800551e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005520:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005522:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005524:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005526:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005528:	e841 2300 	strex	r3, r2, [r1]
 800552c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800552e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005530:	2b00      	cmp	r3, #0
 8005532:	d1e5      	bne.n	8005500 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005538:	2b01      	cmp	r3, #1
 800553a:	d118      	bne.n	800556e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	e853 3f00 	ldrex	r3, [r3]
 8005548:	60bb      	str	r3, [r7, #8]
   return(result);
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	f023 0310 	bic.w	r3, r3, #16
 8005550:	647b      	str	r3, [r7, #68]	; 0x44
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800555a:	61bb      	str	r3, [r7, #24]
 800555c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555e:	6979      	ldr	r1, [r7, #20]
 8005560:	69ba      	ldr	r2, [r7, #24]
 8005562:	e841 2300 	strex	r3, r2, [r1]
 8005566:	613b      	str	r3, [r7, #16]
   return(result);
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1e6      	bne.n	800553c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2220      	movs	r2, #32
 8005572:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005582:	bf00      	nop
 8005584:	3754      	adds	r7, #84	; 0x54
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
	...

08005590 <__NVIC_SetPriority>:
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	4603      	mov	r3, r0
 8005598:	6039      	str	r1, [r7, #0]
 800559a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800559c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	db0a      	blt.n	80055ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	b2da      	uxtb	r2, r3
 80055a8:	490c      	ldr	r1, [pc, #48]	; (80055dc <__NVIC_SetPriority+0x4c>)
 80055aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ae:	0112      	lsls	r2, r2, #4
 80055b0:	b2d2      	uxtb	r2, r2
 80055b2:	440b      	add	r3, r1
 80055b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80055b8:	e00a      	b.n	80055d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	b2da      	uxtb	r2, r3
 80055be:	4908      	ldr	r1, [pc, #32]	; (80055e0 <__NVIC_SetPriority+0x50>)
 80055c0:	79fb      	ldrb	r3, [r7, #7]
 80055c2:	f003 030f 	and.w	r3, r3, #15
 80055c6:	3b04      	subs	r3, #4
 80055c8:	0112      	lsls	r2, r2, #4
 80055ca:	b2d2      	uxtb	r2, r2
 80055cc:	440b      	add	r3, r1
 80055ce:	761a      	strb	r2, [r3, #24]
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr
 80055dc:	e000e100 	.word	0xe000e100
 80055e0:	e000ed00 	.word	0xe000ed00

080055e4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80055e4:	b580      	push	{r7, lr}
 80055e6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80055e8:	4b05      	ldr	r3, [pc, #20]	; (8005600 <SysTick_Handler+0x1c>)
 80055ea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80055ec:	f002 fb2e 	bl	8007c4c <xTaskGetSchedulerState>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d001      	beq.n	80055fa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80055f6:	f003 fa17 	bl	8008a28 <xPortSysTickHandler>
  }
}
 80055fa:	bf00      	nop
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	e000e010 	.word	0xe000e010

08005604 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005604:	b580      	push	{r7, lr}
 8005606:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005608:	2100      	movs	r1, #0
 800560a:	f06f 0004 	mvn.w	r0, #4
 800560e:	f7ff ffbf 	bl	8005590 <__NVIC_SetPriority>
#endif
}
 8005612:	bf00      	nop
 8005614:	bd80      	pop	{r7, pc}
	...

08005618 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800561e:	f3ef 8305 	mrs	r3, IPSR
 8005622:	603b      	str	r3, [r7, #0]
  return(result);
 8005624:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800562a:	f06f 0305 	mvn.w	r3, #5
 800562e:	607b      	str	r3, [r7, #4]
 8005630:	e00c      	b.n	800564c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005632:	4b0a      	ldr	r3, [pc, #40]	; (800565c <osKernelInitialize+0x44>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d105      	bne.n	8005646 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800563a:	4b08      	ldr	r3, [pc, #32]	; (800565c <osKernelInitialize+0x44>)
 800563c:	2201      	movs	r2, #1
 800563e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005640:	2300      	movs	r3, #0
 8005642:	607b      	str	r3, [r7, #4]
 8005644:	e002      	b.n	800564c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005646:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800564a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800564c:	687b      	ldr	r3, [r7, #4]
}
 800564e:	4618      	mov	r0, r3
 8005650:	370c      	adds	r7, #12
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	20000abc 	.word	0x20000abc

08005660 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005660:	b580      	push	{r7, lr}
 8005662:	b082      	sub	sp, #8
 8005664:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005666:	f3ef 8305 	mrs	r3, IPSR
 800566a:	603b      	str	r3, [r7, #0]
  return(result);
 800566c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800566e:	2b00      	cmp	r3, #0
 8005670:	d003      	beq.n	800567a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005672:	f06f 0305 	mvn.w	r3, #5
 8005676:	607b      	str	r3, [r7, #4]
 8005678:	e010      	b.n	800569c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800567a:	4b0b      	ldr	r3, [pc, #44]	; (80056a8 <osKernelStart+0x48>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d109      	bne.n	8005696 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005682:	f7ff ffbf 	bl	8005604 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005686:	4b08      	ldr	r3, [pc, #32]	; (80056a8 <osKernelStart+0x48>)
 8005688:	2202      	movs	r2, #2
 800568a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800568c:	f001 fe70 	bl	8007370 <vTaskStartScheduler>
      stat = osOK;
 8005690:	2300      	movs	r3, #0
 8005692:	607b      	str	r3, [r7, #4]
 8005694:	e002      	b.n	800569c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005696:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800569a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800569c:	687b      	ldr	r3, [r7, #4]
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3708      	adds	r7, #8
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	20000abc 	.word	0x20000abc

080056ac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b08e      	sub	sp, #56	; 0x38
 80056b0:	af04      	add	r7, sp, #16
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80056b8:	2300      	movs	r3, #0
 80056ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056bc:	f3ef 8305 	mrs	r3, IPSR
 80056c0:	617b      	str	r3, [r7, #20]
  return(result);
 80056c2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d17f      	bne.n	80057c8 <osThreadNew+0x11c>
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d07c      	beq.n	80057c8 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 80056ce:	2380      	movs	r3, #128	; 0x80
 80056d0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80056d2:	2318      	movs	r3, #24
 80056d4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80056d6:	2300      	movs	r3, #0
 80056d8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80056da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80056de:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d046      	beq.n	8005774 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d002      	beq.n	80056f4 <osThreadNew+0x48>
        name = attr->name;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d002      	beq.n	8005702 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	699b      	ldr	r3, [r3, #24]
 8005700:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d008      	beq.n	800571a <osThreadNew+0x6e>
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	2b38      	cmp	r3, #56	; 0x38
 800570c:	d805      	bhi.n	800571a <osThreadNew+0x6e>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	2b00      	cmp	r3, #0
 8005718:	d001      	beq.n	800571e <osThreadNew+0x72>
        return (NULL);
 800571a:	2300      	movs	r3, #0
 800571c:	e055      	b.n	80057ca <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d003      	beq.n	800572e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	695b      	ldr	r3, [r3, #20]
 800572a:	089b      	lsrs	r3, r3, #2
 800572c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00f      	beq.n	8005756 <osThreadNew+0xaa>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 800573e:	d30a      	bcc.n	8005756 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005744:	2b00      	cmp	r3, #0
 8005746:	d006      	beq.n	8005756 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	695b      	ldr	r3, [r3, #20]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d002      	beq.n	8005756 <osThreadNew+0xaa>
        mem = 1;
 8005750:	2301      	movs	r3, #1
 8005752:	61bb      	str	r3, [r7, #24]
 8005754:	e010      	b.n	8005778 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10c      	bne.n	8005778 <osThreadNew+0xcc>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d108      	bne.n	8005778 <osThreadNew+0xcc>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d104      	bne.n	8005778 <osThreadNew+0xcc>
          mem = 0;
 800576e:	2300      	movs	r3, #0
 8005770:	61bb      	str	r3, [r7, #24]
 8005772:	e001      	b.n	8005778 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8005774:	2300      	movs	r3, #0
 8005776:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d110      	bne.n	80057a0 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005786:	9202      	str	r2, [sp, #8]
 8005788:	9301      	str	r3, [sp, #4]
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	9300      	str	r3, [sp, #0]
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	6a3a      	ldr	r2, [r7, #32]
 8005792:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f001 fb5b 	bl	8006e50 <xTaskCreateStatic>
 800579a:	4603      	mov	r3, r0
 800579c:	613b      	str	r3, [r7, #16]
 800579e:	e013      	b.n	80057c8 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 80057a0:	69bb      	ldr	r3, [r7, #24]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d110      	bne.n	80057c8 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80057a6:	6a3b      	ldr	r3, [r7, #32]
 80057a8:	b29a      	uxth	r2, r3
 80057aa:	f107 0310 	add.w	r3, r7, #16
 80057ae:	9301      	str	r3, [sp, #4]
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057b8:	68f8      	ldr	r0, [r7, #12]
 80057ba:	f001 fba8 	bl	8006f0e <xTaskCreate>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d001      	beq.n	80057c8 <osThreadNew+0x11c>
            hTask = NULL;
 80057c4:	2300      	movs	r3, #0
 80057c6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80057c8:	693b      	ldr	r3, [r7, #16]
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3728      	adds	r7, #40	; 0x28
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}

080057d2 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 80057d2:	b580      	push	{r7, lr}
 80057d4:	b086      	sub	sp, #24
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057de:	f3ef 8305 	mrs	r3, IPSR
 80057e2:	60fb      	str	r3, [r7, #12]
  return(result);
 80057e4:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d003      	beq.n	80057f2 <osThreadSuspend+0x20>
    stat = osErrorISR;
 80057ea:	f06f 0305 	mvn.w	r3, #5
 80057ee:	617b      	str	r3, [r7, #20]
 80057f0:	e00b      	b.n	800580a <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d103      	bne.n	8005800 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 80057f8:	f06f 0303 	mvn.w	r3, #3
 80057fc:	617b      	str	r3, [r7, #20]
 80057fe:	e004      	b.n	800580a <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8005800:	2300      	movs	r3, #0
 8005802:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8005804:	6938      	ldr	r0, [r7, #16]
 8005806:	f001 fd3d 	bl	8007284 <vTaskSuspend>
  }

  return (stat);
 800580a:	697b      	ldr	r3, [r7, #20]
}
 800580c:	4618      	mov	r0, r3
 800580e:	3718      	adds	r7, #24
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}

08005814 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800581c:	f3ef 8305 	mrs	r3, IPSR
 8005820:	60bb      	str	r3, [r7, #8]
  return(result);
 8005822:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005824:	2b00      	cmp	r3, #0
 8005826:	d003      	beq.n	8005830 <osDelay+0x1c>
    stat = osErrorISR;
 8005828:	f06f 0305 	mvn.w	r3, #5
 800582c:	60fb      	str	r3, [r7, #12]
 800582e:	e007      	b.n	8005840 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005830:	2300      	movs	r3, #0
 8005832:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d002      	beq.n	8005840 <osDelay+0x2c>
      vTaskDelay(ticks);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f001 fcee 	bl	800721c <vTaskDelay>
    }
  }

  return (stat);
 8005840:	68fb      	ldr	r3, [r7, #12]
}
 8005842:	4618      	mov	r0, r3
 8005844:	3710      	adds	r7, #16
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}

0800584a <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800584a:	b580      	push	{r7, lr}
 800584c:	b088      	sub	sp, #32
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8005852:	2300      	movs	r3, #0
 8005854:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005856:	f3ef 8305 	mrs	r3, IPSR
 800585a:	60bb      	str	r3, [r7, #8]
  return(result);
 800585c:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800585e:	2b00      	cmp	r3, #0
 8005860:	d174      	bne.n	800594c <osMutexNew+0x102>
    if (attr != NULL) {
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d003      	beq.n	8005870 <osMutexNew+0x26>
      type = attr->attr_bits;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	61bb      	str	r3, [r7, #24]
 800586e:	e001      	b.n	8005874 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8005870:	2300      	movs	r3, #0
 8005872:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	d002      	beq.n	8005884 <osMutexNew+0x3a>
      rmtx = 1U;
 800587e:	2301      	movs	r3, #1
 8005880:	617b      	str	r3, [r7, #20]
 8005882:	e001      	b.n	8005888 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005884:	2300      	movs	r3, #0
 8005886:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	f003 0308 	and.w	r3, r3, #8
 800588e:	2b00      	cmp	r3, #0
 8005890:	d15c      	bne.n	800594c <osMutexNew+0x102>
      mem = -1;
 8005892:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005896:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d015      	beq.n	80058ca <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d006      	beq.n	80058b4 <osMutexNew+0x6a>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	2b4f      	cmp	r3, #79	; 0x4f
 80058ac:	d902      	bls.n	80058b4 <osMutexNew+0x6a>
          mem = 1;
 80058ae:	2301      	movs	r3, #1
 80058b0:	613b      	str	r3, [r7, #16]
 80058b2:	e00c      	b.n	80058ce <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d108      	bne.n	80058ce <osMutexNew+0x84>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d104      	bne.n	80058ce <osMutexNew+0x84>
            mem = 0;
 80058c4:	2300      	movs	r3, #0
 80058c6:	613b      	str	r3, [r7, #16]
 80058c8:	e001      	b.n	80058ce <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80058ca:	2300      	movs	r3, #0
 80058cc:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d112      	bne.n	80058fa <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d007      	beq.n	80058ea <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	4619      	mov	r1, r3
 80058e0:	2004      	movs	r0, #4
 80058e2:	f000 fc68 	bl	80061b6 <xQueueCreateMutexStatic>
 80058e6:	61f8      	str	r0, [r7, #28]
 80058e8:	e016      	b.n	8005918 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	4619      	mov	r1, r3
 80058f0:	2001      	movs	r0, #1
 80058f2:	f000 fc60 	bl	80061b6 <xQueueCreateMutexStatic>
 80058f6:	61f8      	str	r0, [r7, #28]
 80058f8:	e00e      	b.n	8005918 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d10b      	bne.n	8005918 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d004      	beq.n	8005910 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005906:	2004      	movs	r0, #4
 8005908:	f000 fc3d 	bl	8006186 <xQueueCreateMutex>
 800590c:	61f8      	str	r0, [r7, #28]
 800590e:	e003      	b.n	8005918 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8005910:	2001      	movs	r0, #1
 8005912:	f000 fc38 	bl	8006186 <xQueueCreateMutex>
 8005916:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d00c      	beq.n	8005938 <osMutexNew+0xee>
        if (attr != NULL) {
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d003      	beq.n	800592c <osMutexNew+0xe2>
          name = attr->name;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	60fb      	str	r3, [r7, #12]
 800592a:	e001      	b.n	8005930 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800592c:	2300      	movs	r3, #0
 800592e:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8005930:	68f9      	ldr	r1, [r7, #12]
 8005932:	69f8      	ldr	r0, [r7, #28]
 8005934:	f001 fa2e 	bl	8006d94 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005938:	69fb      	ldr	r3, [r7, #28]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d006      	beq.n	800594c <osMutexNew+0x102>
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d003      	beq.n	800594c <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	f043 0301 	orr.w	r3, r3, #1
 800594a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800594c:	69fb      	ldr	r3, [r7, #28]
}
 800594e:	4618      	mov	r0, r3
 8005950:	3720      	adds	r7, #32
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005956:	b580      	push	{r7, lr}
 8005958:	b086      	sub	sp, #24
 800595a:	af00      	add	r7, sp, #0
 800595c:	6078      	str	r0, [r7, #4]
 800595e:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f023 0301 	bic.w	r3, r3, #1
 8005966:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005970:	2300      	movs	r3, #0
 8005972:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005974:	f3ef 8305 	mrs	r3, IPSR
 8005978:	60bb      	str	r3, [r7, #8]
  return(result);
 800597a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800597c:	2b00      	cmp	r3, #0
 800597e:	d003      	beq.n	8005988 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8005980:	f06f 0305 	mvn.w	r3, #5
 8005984:	617b      	str	r3, [r7, #20]
 8005986:	e02c      	b.n	80059e2 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d103      	bne.n	8005996 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800598e:	f06f 0303 	mvn.w	r3, #3
 8005992:	617b      	str	r3, [r7, #20]
 8005994:	e025      	b.n	80059e2 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d011      	beq.n	80059c0 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800599c:	6839      	ldr	r1, [r7, #0]
 800599e:	6938      	ldr	r0, [r7, #16]
 80059a0:	f000 fc58 	bl	8006254 <xQueueTakeMutexRecursive>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d01b      	beq.n	80059e2 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d003      	beq.n	80059b8 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80059b0:	f06f 0301 	mvn.w	r3, #1
 80059b4:	617b      	str	r3, [r7, #20]
 80059b6:	e014      	b.n	80059e2 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80059b8:	f06f 0302 	mvn.w	r3, #2
 80059bc:	617b      	str	r3, [r7, #20]
 80059be:	e010      	b.n	80059e2 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80059c0:	6839      	ldr	r1, [r7, #0]
 80059c2:	6938      	ldr	r0, [r7, #16]
 80059c4:	f000 fef6 	bl	80067b4 <xQueueSemaphoreTake>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d009      	beq.n	80059e2 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d003      	beq.n	80059dc <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80059d4:	f06f 0301 	mvn.w	r3, #1
 80059d8:	617b      	str	r3, [r7, #20]
 80059da:	e002      	b.n	80059e2 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80059dc:	f06f 0302 	mvn.w	r3, #2
 80059e0:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80059e2:	697b      	ldr	r3, [r7, #20]
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3718      	adds	r7, #24
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f023 0301 	bic.w	r3, r3, #1
 80059fa:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f003 0301 	and.w	r3, r3, #1
 8005a02:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005a04:	2300      	movs	r3, #0
 8005a06:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a08:	f3ef 8305 	mrs	r3, IPSR
 8005a0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a0e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d003      	beq.n	8005a1c <osMutexRelease+0x30>
    stat = osErrorISR;
 8005a14:	f06f 0305 	mvn.w	r3, #5
 8005a18:	617b      	str	r3, [r7, #20]
 8005a1a:	e01f      	b.n	8005a5c <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d103      	bne.n	8005a2a <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8005a22:	f06f 0303 	mvn.w	r3, #3
 8005a26:	617b      	str	r3, [r7, #20]
 8005a28:	e018      	b.n	8005a5c <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d009      	beq.n	8005a44 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8005a30:	6938      	ldr	r0, [r7, #16]
 8005a32:	f000 fbdb 	bl	80061ec <xQueueGiveMutexRecursive>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d00f      	beq.n	8005a5c <osMutexRelease+0x70>
        stat = osErrorResource;
 8005a3c:	f06f 0302 	mvn.w	r3, #2
 8005a40:	617b      	str	r3, [r7, #20]
 8005a42:	e00b      	b.n	8005a5c <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005a44:	2300      	movs	r3, #0
 8005a46:	2200      	movs	r2, #0
 8005a48:	2100      	movs	r1, #0
 8005a4a:	6938      	ldr	r0, [r7, #16]
 8005a4c:	f000 fc38 	bl	80062c0 <xQueueGenericSend>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d002      	beq.n	8005a5c <osMutexRelease+0x70>
        stat = osErrorResource;
 8005a56:	f06f 0302 	mvn.w	r3, #2
 8005a5a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005a5c:	697b      	ldr	r3, [r7, #20]
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3718      	adds	r7, #24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}

08005a66 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005a66:	b580      	push	{r7, lr}
 8005a68:	b08a      	sub	sp, #40	; 0x28
 8005a6a:	af02      	add	r7, sp, #8
 8005a6c:	60f8      	str	r0, [r7, #12]
 8005a6e:	60b9      	str	r1, [r7, #8]
 8005a70:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005a72:	2300      	movs	r3, #0
 8005a74:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a76:	f3ef 8305 	mrs	r3, IPSR
 8005a7a:	613b      	str	r3, [r7, #16]
  return(result);
 8005a7c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d15f      	bne.n	8005b42 <osMessageQueueNew+0xdc>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d05c      	beq.n	8005b42 <osMessageQueueNew+0xdc>
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d059      	beq.n	8005b42 <osMessageQueueNew+0xdc>
    mem = -1;
 8005a8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a92:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d029      	beq.n	8005aee <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d012      	beq.n	8005ac8 <osMessageQueueNew+0x62>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	2b4f      	cmp	r3, #79	; 0x4f
 8005aa8:	d90e      	bls.n	8005ac8 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00a      	beq.n	8005ac8 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	695a      	ldr	r2, [r3, #20]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	68b9      	ldr	r1, [r7, #8]
 8005aba:	fb01 f303 	mul.w	r3, r1, r3
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d302      	bcc.n	8005ac8 <osMessageQueueNew+0x62>
        mem = 1;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	61bb      	str	r3, [r7, #24]
 8005ac6:	e014      	b.n	8005af2 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d110      	bne.n	8005af2 <osMessageQueueNew+0x8c>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d10c      	bne.n	8005af2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d108      	bne.n	8005af2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	695b      	ldr	r3, [r3, #20]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d104      	bne.n	8005af2 <osMessageQueueNew+0x8c>
          mem = 0;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	61bb      	str	r3, [r7, #24]
 8005aec:	e001      	b.n	8005af2 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005aee:	2300      	movs	r3, #0
 8005af0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d10b      	bne.n	8005b10 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	691a      	ldr	r2, [r3, #16]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	2100      	movs	r1, #0
 8005b02:	9100      	str	r1, [sp, #0]
 8005b04:	68b9      	ldr	r1, [r7, #8]
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f000 fa4e 	bl	8005fa8 <xQueueGenericCreateStatic>
 8005b0c:	61f8      	str	r0, [r7, #28]
 8005b0e:	e008      	b.n	8005b22 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d105      	bne.n	8005b22 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005b16:	2200      	movs	r2, #0
 8005b18:	68b9      	ldr	r1, [r7, #8]
 8005b1a:	68f8      	ldr	r0, [r7, #12]
 8005b1c:	f000 fabc 	bl	8006098 <xQueueGenericCreate>
 8005b20:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00c      	beq.n	8005b42 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d003      	beq.n	8005b36 <osMessageQueueNew+0xd0>
        name = attr->name;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	617b      	str	r3, [r7, #20]
 8005b34:	e001      	b.n	8005b3a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005b36:	2300      	movs	r3, #0
 8005b38:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005b3a:	6979      	ldr	r1, [r7, #20]
 8005b3c:	69f8      	ldr	r0, [r7, #28]
 8005b3e:	f001 f929 	bl	8006d94 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005b42:	69fb      	ldr	r3, [r7, #28]
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3720      	adds	r7, #32
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b088      	sub	sp, #32
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	603b      	str	r3, [r7, #0]
 8005b58:	4613      	mov	r3, r2
 8005b5a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005b60:	2300      	movs	r3, #0
 8005b62:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b64:	f3ef 8305 	mrs	r3, IPSR
 8005b68:	617b      	str	r3, [r7, #20]
  return(result);
 8005b6a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d028      	beq.n	8005bc2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d005      	beq.n	8005b82 <osMessageQueuePut+0x36>
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d002      	beq.n	8005b82 <osMessageQueuePut+0x36>
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d003      	beq.n	8005b8a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005b82:	f06f 0303 	mvn.w	r3, #3
 8005b86:	61fb      	str	r3, [r7, #28]
 8005b88:	e038      	b.n	8005bfc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005b8e:	f107 0210 	add.w	r2, r7, #16
 8005b92:	2300      	movs	r3, #0
 8005b94:	68b9      	ldr	r1, [r7, #8]
 8005b96:	69b8      	ldr	r0, [r7, #24]
 8005b98:	f000 fc90 	bl	80064bc <xQueueGenericSendFromISR>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d003      	beq.n	8005baa <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005ba2:	f06f 0302 	mvn.w	r3, #2
 8005ba6:	61fb      	str	r3, [r7, #28]
 8005ba8:	e028      	b.n	8005bfc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d025      	beq.n	8005bfc <osMessageQueuePut+0xb0>
 8005bb0:	4b15      	ldr	r3, [pc, #84]	; (8005c08 <osMessageQueuePut+0xbc>)
 8005bb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bb6:	601a      	str	r2, [r3, #0]
 8005bb8:	f3bf 8f4f 	dsb	sy
 8005bbc:	f3bf 8f6f 	isb	sy
 8005bc0:	e01c      	b.n	8005bfc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d002      	beq.n	8005bce <osMessageQueuePut+0x82>
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d103      	bne.n	8005bd6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005bce:	f06f 0303 	mvn.w	r3, #3
 8005bd2:	61fb      	str	r3, [r7, #28]
 8005bd4:	e012      	b.n	8005bfc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	683a      	ldr	r2, [r7, #0]
 8005bda:	68b9      	ldr	r1, [r7, #8]
 8005bdc:	69b8      	ldr	r0, [r7, #24]
 8005bde:	f000 fb6f 	bl	80062c0 <xQueueGenericSend>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d009      	beq.n	8005bfc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d003      	beq.n	8005bf6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005bee:	f06f 0301 	mvn.w	r3, #1
 8005bf2:	61fb      	str	r3, [r7, #28]
 8005bf4:	e002      	b.n	8005bfc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005bf6:	f06f 0302 	mvn.w	r3, #2
 8005bfa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005bfc:	69fb      	ldr	r3, [r7, #28]
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3720      	adds	r7, #32
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	e000ed04 	.word	0xe000ed04

08005c0c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b088      	sub	sp, #32
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]
 8005c18:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c22:	f3ef 8305 	mrs	r3, IPSR
 8005c26:	617b      	str	r3, [r7, #20]
  return(result);
 8005c28:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d028      	beq.n	8005c80 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d005      	beq.n	8005c40 <osMessageQueueGet+0x34>
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d002      	beq.n	8005c40 <osMessageQueueGet+0x34>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d003      	beq.n	8005c48 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005c40:	f06f 0303 	mvn.w	r3, #3
 8005c44:	61fb      	str	r3, [r7, #28]
 8005c46:	e037      	b.n	8005cb8 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005c4c:	f107 0310 	add.w	r3, r7, #16
 8005c50:	461a      	mov	r2, r3
 8005c52:	68b9      	ldr	r1, [r7, #8]
 8005c54:	69b8      	ldr	r0, [r7, #24]
 8005c56:	f000 feb9 	bl	80069cc <xQueueReceiveFromISR>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d003      	beq.n	8005c68 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005c60:	f06f 0302 	mvn.w	r3, #2
 8005c64:	61fb      	str	r3, [r7, #28]
 8005c66:	e027      	b.n	8005cb8 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d024      	beq.n	8005cb8 <osMessageQueueGet+0xac>
 8005c6e:	4b15      	ldr	r3, [pc, #84]	; (8005cc4 <osMessageQueueGet+0xb8>)
 8005c70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c74:	601a      	str	r2, [r3, #0]
 8005c76:	f3bf 8f4f 	dsb	sy
 8005c7a:	f3bf 8f6f 	isb	sy
 8005c7e:	e01b      	b.n	8005cb8 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d002      	beq.n	8005c8c <osMessageQueueGet+0x80>
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d103      	bne.n	8005c94 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005c8c:	f06f 0303 	mvn.w	r3, #3
 8005c90:	61fb      	str	r3, [r7, #28]
 8005c92:	e011      	b.n	8005cb8 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005c94:	683a      	ldr	r2, [r7, #0]
 8005c96:	68b9      	ldr	r1, [r7, #8]
 8005c98:	69b8      	ldr	r0, [r7, #24]
 8005c9a:	f000 fcab 	bl	80065f4 <xQueueReceive>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d009      	beq.n	8005cb8 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d003      	beq.n	8005cb2 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005caa:	f06f 0301 	mvn.w	r3, #1
 8005cae:	61fb      	str	r3, [r7, #28]
 8005cb0:	e002      	b.n	8005cb8 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005cb2:	f06f 0302 	mvn.w	r3, #2
 8005cb6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005cb8:	69fb      	ldr	r3, [r7, #28]
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3720      	adds	r7, #32
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	e000ed04 	.word	0xe000ed04

08005cc8 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b086      	sub	sp, #24
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d102      	bne.n	8005ce0 <osMessageQueueGetCount+0x18>
    count = 0U;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	617b      	str	r3, [r7, #20]
 8005cde:	e00e      	b.n	8005cfe <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ce0:	f3ef 8305 	mrs	r3, IPSR
 8005ce4:	60fb      	str	r3, [r7, #12]
  return(result);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d004      	beq.n	8005cf6 <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8005cec:	6938      	ldr	r0, [r7, #16]
 8005cee:	f000 ff0b 	bl	8006b08 <uxQueueMessagesWaitingFromISR>
 8005cf2:	6178      	str	r0, [r7, #20]
 8005cf4:	e003      	b.n	8005cfe <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8005cf6:	6938      	ldr	r0, [r7, #16]
 8005cf8:	f000 fee8 	bl	8006acc <uxQueueMessagesWaiting>
 8005cfc:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8005cfe:	697b      	ldr	r3, [r7, #20]
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3718      	adds	r7, #24
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005d08:	b480      	push	{r7}
 8005d0a:	b085      	sub	sp, #20
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	4a07      	ldr	r2, [pc, #28]	; (8005d34 <vApplicationGetIdleTaskMemory+0x2c>)
 8005d18:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	4a06      	ldr	r2, [pc, #24]	; (8005d38 <vApplicationGetIdleTaskMemory+0x30>)
 8005d1e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2280      	movs	r2, #128	; 0x80
 8005d24:	601a      	str	r2, [r3, #0]
}
 8005d26:	bf00      	nop
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	20000ac0 	.word	0x20000ac0
 8005d38:	20000c40 	.word	0x20000c40

08005d3c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	4a07      	ldr	r2, [pc, #28]	; (8005d68 <vApplicationGetTimerTaskMemory+0x2c>)
 8005d4c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	4a06      	ldr	r2, [pc, #24]	; (8005d6c <vApplicationGetTimerTaskMemory+0x30>)
 8005d52:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d5a:	601a      	str	r2, [r3, #0]
}
 8005d5c:	bf00      	nop
 8005d5e:	3714      	adds	r7, #20
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr
 8005d68:	20000e40 	.word	0x20000e40
 8005d6c:	20000fc0 	.word	0x20000fc0

08005d70 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f103 0208 	add.w	r2, r3, #8
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d88:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f103 0208 	add.w	r2, r3, #8
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f103 0208 	add.w	r2, r3, #8
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005da4:	bf00      	nop
 8005da6:	370c      	adds	r7, #12
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr

08005db0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005dbe:	bf00      	nop
 8005dc0:	370c      	adds	r7, #12
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr

08005dca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005dca:	b480      	push	{r7}
 8005dcc:	b085      	sub	sp, #20
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
 8005dd2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	689a      	ldr	r2, [r3, #8]
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	683a      	ldr	r2, [r7, #0]
 8005dee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	683a      	ldr	r2, [r7, #0]
 8005df4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	1c5a      	adds	r2, r3, #1
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	601a      	str	r2, [r3, #0]
}
 8005e06:	bf00      	nop
 8005e08:	3714      	adds	r7, #20
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr

08005e12 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e12:	b480      	push	{r7}
 8005e14:	b085      	sub	sp, #20
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
 8005e1a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e28:	d103      	bne.n	8005e32 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	60fb      	str	r3, [r7, #12]
 8005e30:	e00c      	b.n	8005e4c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	3308      	adds	r3, #8
 8005e36:	60fb      	str	r3, [r7, #12]
 8005e38:	e002      	b.n	8005e40 <vListInsert+0x2e>
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	60fb      	str	r3, [r7, #12]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68ba      	ldr	r2, [r7, #8]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d2f6      	bcs.n	8005e3a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	685a      	ldr	r2, [r3, #4]
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	683a      	ldr	r2, [r7, #0]
 8005e5a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	68fa      	ldr	r2, [r7, #12]
 8005e60:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	683a      	ldr	r2, [r7, #0]
 8005e66:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	1c5a      	adds	r2, r3, #1
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	601a      	str	r2, [r3, #0]
}
 8005e78:	bf00      	nop
 8005e7a:	3714      	adds	r7, #20
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e84:	b480      	push	{r7}
 8005e86:	b085      	sub	sp, #20
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	691b      	ldr	r3, [r3, #16]
 8005e90:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	6892      	ldr	r2, [r2, #8]
 8005e9a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	6852      	ldr	r2, [r2, #4]
 8005ea4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d103      	bne.n	8005eb8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	689a      	ldr	r2, [r3, #8]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	1e5a      	subs	r2, r3, #1
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3714      	adds	r7, #20
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr

08005ed8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b084      	sub	sp, #16
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d10a      	bne.n	8005f02 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ef0:	f383 8811 	msr	BASEPRI, r3
 8005ef4:	f3bf 8f6f 	isb	sy
 8005ef8:	f3bf 8f4f 	dsb	sy
 8005efc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005efe:	bf00      	nop
 8005f00:	e7fe      	b.n	8005f00 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005f02:	f002 fcff 	bl	8008904 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f0e:	68f9      	ldr	r1, [r7, #12]
 8005f10:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005f12:	fb01 f303 	mul.w	r3, r1, r3
 8005f16:	441a      	add	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f32:	3b01      	subs	r3, #1
 8005f34:	68f9      	ldr	r1, [r7, #12]
 8005f36:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005f38:	fb01 f303 	mul.w	r3, r1, r3
 8005f3c:	441a      	add	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	22ff      	movs	r2, #255	; 0xff
 8005f46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	22ff      	movs	r2, #255	; 0xff
 8005f4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d114      	bne.n	8005f82 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d01a      	beq.n	8005f96 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	3310      	adds	r3, #16
 8005f64:	4618      	mov	r0, r3
 8005f66:	f001 fc9d 	bl	80078a4 <xTaskRemoveFromEventList>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d012      	beq.n	8005f96 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005f70:	4b0c      	ldr	r3, [pc, #48]	; (8005fa4 <xQueueGenericReset+0xcc>)
 8005f72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f76:	601a      	str	r2, [r3, #0]
 8005f78:	f3bf 8f4f 	dsb	sy
 8005f7c:	f3bf 8f6f 	isb	sy
 8005f80:	e009      	b.n	8005f96 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	3310      	adds	r3, #16
 8005f86:	4618      	mov	r0, r3
 8005f88:	f7ff fef2 	bl	8005d70 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	3324      	adds	r3, #36	; 0x24
 8005f90:	4618      	mov	r0, r3
 8005f92:	f7ff feed 	bl	8005d70 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f96:	f002 fce5 	bl	8008964 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f9a:	2301      	movs	r3, #1
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3710      	adds	r7, #16
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	e000ed04 	.word	0xe000ed04

08005fa8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b08e      	sub	sp, #56	; 0x38
 8005fac:	af02      	add	r7, sp, #8
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]
 8005fb4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d10a      	bne.n	8005fd2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc0:	f383 8811 	msr	BASEPRI, r3
 8005fc4:	f3bf 8f6f 	isb	sy
 8005fc8:	f3bf 8f4f 	dsb	sy
 8005fcc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005fce:	bf00      	nop
 8005fd0:	e7fe      	b.n	8005fd0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d10a      	bne.n	8005fee <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fdc:	f383 8811 	msr	BASEPRI, r3
 8005fe0:	f3bf 8f6f 	isb	sy
 8005fe4:	f3bf 8f4f 	dsb	sy
 8005fe8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005fea:	bf00      	nop
 8005fec:	e7fe      	b.n	8005fec <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d002      	beq.n	8005ffa <xQueueGenericCreateStatic+0x52>
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <xQueueGenericCreateStatic+0x56>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e000      	b.n	8006000 <xQueueGenericCreateStatic+0x58>
 8005ffe:	2300      	movs	r3, #0
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10a      	bne.n	800601a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006008:	f383 8811 	msr	BASEPRI, r3
 800600c:	f3bf 8f6f 	isb	sy
 8006010:	f3bf 8f4f 	dsb	sy
 8006014:	623b      	str	r3, [r7, #32]
}
 8006016:	bf00      	nop
 8006018:	e7fe      	b.n	8006018 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d102      	bne.n	8006026 <xQueueGenericCreateStatic+0x7e>
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d101      	bne.n	800602a <xQueueGenericCreateStatic+0x82>
 8006026:	2301      	movs	r3, #1
 8006028:	e000      	b.n	800602c <xQueueGenericCreateStatic+0x84>
 800602a:	2300      	movs	r3, #0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d10a      	bne.n	8006046 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006034:	f383 8811 	msr	BASEPRI, r3
 8006038:	f3bf 8f6f 	isb	sy
 800603c:	f3bf 8f4f 	dsb	sy
 8006040:	61fb      	str	r3, [r7, #28]
}
 8006042:	bf00      	nop
 8006044:	e7fe      	b.n	8006044 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006046:	2350      	movs	r3, #80	; 0x50
 8006048:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	2b50      	cmp	r3, #80	; 0x50
 800604e:	d00a      	beq.n	8006066 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006054:	f383 8811 	msr	BASEPRI, r3
 8006058:	f3bf 8f6f 	isb	sy
 800605c:	f3bf 8f4f 	dsb	sy
 8006060:	61bb      	str	r3, [r7, #24]
}
 8006062:	bf00      	nop
 8006064:	e7fe      	b.n	8006064 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006066:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800606c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00d      	beq.n	800608e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006074:	2201      	movs	r2, #1
 8006076:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800607a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800607e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	4613      	mov	r3, r2
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	68b9      	ldr	r1, [r7, #8]
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f000 f83f 	bl	800610c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800608e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006090:	4618      	mov	r0, r3
 8006092:	3730      	adds	r7, #48	; 0x30
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}

08006098 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006098:	b580      	push	{r7, lr}
 800609a:	b08a      	sub	sp, #40	; 0x28
 800609c:	af02      	add	r7, sp, #8
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	4613      	mov	r3, r2
 80060a4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d10a      	bne.n	80060c2 <xQueueGenericCreate+0x2a>
	__asm volatile
 80060ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b0:	f383 8811 	msr	BASEPRI, r3
 80060b4:	f3bf 8f6f 	isb	sy
 80060b8:	f3bf 8f4f 	dsb	sy
 80060bc:	613b      	str	r3, [r7, #16]
}
 80060be:	bf00      	nop
 80060c0:	e7fe      	b.n	80060c0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	68ba      	ldr	r2, [r7, #8]
 80060c6:	fb02 f303 	mul.w	r3, r2, r3
 80060ca:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	3350      	adds	r3, #80	; 0x50
 80060d0:	4618      	mov	r0, r3
 80060d2:	f002 fd39 	bl	8008b48 <pvPortMalloc>
 80060d6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d011      	beq.n	8006102 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	3350      	adds	r3, #80	; 0x50
 80060e6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80060f0:	79fa      	ldrb	r2, [r7, #7]
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	9300      	str	r3, [sp, #0]
 80060f6:	4613      	mov	r3, r2
 80060f8:	697a      	ldr	r2, [r7, #20]
 80060fa:	68b9      	ldr	r1, [r7, #8]
 80060fc:	68f8      	ldr	r0, [r7, #12]
 80060fe:	f000 f805 	bl	800610c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006102:	69bb      	ldr	r3, [r7, #24]
	}
 8006104:	4618      	mov	r0, r3
 8006106:	3720      	adds	r7, #32
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	607a      	str	r2, [r7, #4]
 8006118:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d103      	bne.n	8006128 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006120:	69bb      	ldr	r3, [r7, #24]
 8006122:	69ba      	ldr	r2, [r7, #24]
 8006124:	601a      	str	r2, [r3, #0]
 8006126:	e002      	b.n	800612e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006134:	69bb      	ldr	r3, [r7, #24]
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800613a:	2101      	movs	r1, #1
 800613c:	69b8      	ldr	r0, [r7, #24]
 800613e:	f7ff fecb 	bl	8005ed8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	78fa      	ldrb	r2, [r7, #3]
 8006146:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800614a:	bf00      	nop
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}

08006152 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006152:	b580      	push	{r7, lr}
 8006154:	b082      	sub	sp, #8
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00e      	beq.n	800617e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006172:	2300      	movs	r3, #0
 8006174:	2200      	movs	r2, #0
 8006176:	2100      	movs	r1, #0
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 f8a1 	bl	80062c0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800617e:	bf00      	nop
 8006180:	3708      	adds	r7, #8
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006186:	b580      	push	{r7, lr}
 8006188:	b086      	sub	sp, #24
 800618a:	af00      	add	r7, sp, #0
 800618c:	4603      	mov	r3, r0
 800618e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006190:	2301      	movs	r3, #1
 8006192:	617b      	str	r3, [r7, #20]
 8006194:	2300      	movs	r3, #0
 8006196:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006198:	79fb      	ldrb	r3, [r7, #7]
 800619a:	461a      	mov	r2, r3
 800619c:	6939      	ldr	r1, [r7, #16]
 800619e:	6978      	ldr	r0, [r7, #20]
 80061a0:	f7ff ff7a 	bl	8006098 <xQueueGenericCreate>
 80061a4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80061a6:	68f8      	ldr	r0, [r7, #12]
 80061a8:	f7ff ffd3 	bl	8006152 <prvInitialiseMutex>

		return xNewQueue;
 80061ac:	68fb      	ldr	r3, [r7, #12]
	}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3718      	adds	r7, #24
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}

080061b6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80061b6:	b580      	push	{r7, lr}
 80061b8:	b088      	sub	sp, #32
 80061ba:	af02      	add	r7, sp, #8
 80061bc:	4603      	mov	r3, r0
 80061be:	6039      	str	r1, [r7, #0]
 80061c0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80061c2:	2301      	movs	r3, #1
 80061c4:	617b      	str	r3, [r7, #20]
 80061c6:	2300      	movs	r3, #0
 80061c8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80061ca:	79fb      	ldrb	r3, [r7, #7]
 80061cc:	9300      	str	r3, [sp, #0]
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	2200      	movs	r2, #0
 80061d2:	6939      	ldr	r1, [r7, #16]
 80061d4:	6978      	ldr	r0, [r7, #20]
 80061d6:	f7ff fee7 	bl	8005fa8 <xQueueGenericCreateStatic>
 80061da:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f7ff ffb8 	bl	8006152 <prvInitialiseMutex>

		return xNewQueue;
 80061e2:	68fb      	ldr	r3, [r7, #12]
	}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3718      	adds	r7, #24
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80061ec:	b590      	push	{r4, r7, lr}
 80061ee:	b087      	sub	sp, #28
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d10a      	bne.n	8006214 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 80061fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006202:	f383 8811 	msr	BASEPRI, r3
 8006206:	f3bf 8f6f 	isb	sy
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	60fb      	str	r3, [r7, #12]
}
 8006210:	bf00      	nop
 8006212:	e7fe      	b.n	8006212 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	689c      	ldr	r4, [r3, #8]
 8006218:	f001 fd08 	bl	8007c2c <xTaskGetCurrentTaskHandle>
 800621c:	4603      	mov	r3, r0
 800621e:	429c      	cmp	r4, r3
 8006220:	d111      	bne.n	8006246 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	1e5a      	subs	r2, r3, #1
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d105      	bne.n	8006240 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006234:	2300      	movs	r3, #0
 8006236:	2200      	movs	r2, #0
 8006238:	2100      	movs	r1, #0
 800623a:	6938      	ldr	r0, [r7, #16]
 800623c:	f000 f840 	bl	80062c0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006240:	2301      	movs	r3, #1
 8006242:	617b      	str	r3, [r7, #20]
 8006244:	e001      	b.n	800624a <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8006246:	2300      	movs	r3, #0
 8006248:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800624a:	697b      	ldr	r3, [r7, #20]
	}
 800624c:	4618      	mov	r0, r3
 800624e:	371c      	adds	r7, #28
 8006250:	46bd      	mov	sp, r7
 8006252:	bd90      	pop	{r4, r7, pc}

08006254 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006254:	b590      	push	{r4, r7, lr}
 8006256:	b087      	sub	sp, #28
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d10a      	bne.n	800627e <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8006268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800626c:	f383 8811 	msr	BASEPRI, r3
 8006270:	f3bf 8f6f 	isb	sy
 8006274:	f3bf 8f4f 	dsb	sy
 8006278:	60fb      	str	r3, [r7, #12]
}
 800627a:	bf00      	nop
 800627c:	e7fe      	b.n	800627c <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	689c      	ldr	r4, [r3, #8]
 8006282:	f001 fcd3 	bl	8007c2c <xTaskGetCurrentTaskHandle>
 8006286:	4603      	mov	r3, r0
 8006288:	429c      	cmp	r4, r3
 800628a:	d107      	bne.n	800629c <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	1c5a      	adds	r2, r3, #1
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006296:	2301      	movs	r3, #1
 8006298:	617b      	str	r3, [r7, #20]
 800629a:	e00c      	b.n	80062b6 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800629c:	6839      	ldr	r1, [r7, #0]
 800629e:	6938      	ldr	r0, [r7, #16]
 80062a0:	f000 fa88 	bl	80067b4 <xQueueSemaphoreTake>
 80062a4:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d004      	beq.n	80062b6 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	1c5a      	adds	r2, r3, #1
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80062b6:	697b      	ldr	r3, [r7, #20]
	}
 80062b8:	4618      	mov	r0, r3
 80062ba:	371c      	adds	r7, #28
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd90      	pop	{r4, r7, pc}

080062c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b08e      	sub	sp, #56	; 0x38
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	607a      	str	r2, [r7, #4]
 80062cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80062ce:	2300      	movs	r3, #0
 80062d0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80062d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10a      	bne.n	80062f2 <xQueueGenericSend+0x32>
	__asm volatile
 80062dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e0:	f383 8811 	msr	BASEPRI, r3
 80062e4:	f3bf 8f6f 	isb	sy
 80062e8:	f3bf 8f4f 	dsb	sy
 80062ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80062ee:	bf00      	nop
 80062f0:	e7fe      	b.n	80062f0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d103      	bne.n	8006300 <xQueueGenericSend+0x40>
 80062f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d101      	bne.n	8006304 <xQueueGenericSend+0x44>
 8006300:	2301      	movs	r3, #1
 8006302:	e000      	b.n	8006306 <xQueueGenericSend+0x46>
 8006304:	2300      	movs	r3, #0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d10a      	bne.n	8006320 <xQueueGenericSend+0x60>
	__asm volatile
 800630a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800630e:	f383 8811 	msr	BASEPRI, r3
 8006312:	f3bf 8f6f 	isb	sy
 8006316:	f3bf 8f4f 	dsb	sy
 800631a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800631c:	bf00      	nop
 800631e:	e7fe      	b.n	800631e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	2b02      	cmp	r3, #2
 8006324:	d103      	bne.n	800632e <xQueueGenericSend+0x6e>
 8006326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800632a:	2b01      	cmp	r3, #1
 800632c:	d101      	bne.n	8006332 <xQueueGenericSend+0x72>
 800632e:	2301      	movs	r3, #1
 8006330:	e000      	b.n	8006334 <xQueueGenericSend+0x74>
 8006332:	2300      	movs	r3, #0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d10a      	bne.n	800634e <xQueueGenericSend+0x8e>
	__asm volatile
 8006338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800633c:	f383 8811 	msr	BASEPRI, r3
 8006340:	f3bf 8f6f 	isb	sy
 8006344:	f3bf 8f4f 	dsb	sy
 8006348:	623b      	str	r3, [r7, #32]
}
 800634a:	bf00      	nop
 800634c:	e7fe      	b.n	800634c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800634e:	f001 fc7d 	bl	8007c4c <xTaskGetSchedulerState>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d102      	bne.n	800635e <xQueueGenericSend+0x9e>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d101      	bne.n	8006362 <xQueueGenericSend+0xa2>
 800635e:	2301      	movs	r3, #1
 8006360:	e000      	b.n	8006364 <xQueueGenericSend+0xa4>
 8006362:	2300      	movs	r3, #0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d10a      	bne.n	800637e <xQueueGenericSend+0xbe>
	__asm volatile
 8006368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800636c:	f383 8811 	msr	BASEPRI, r3
 8006370:	f3bf 8f6f 	isb	sy
 8006374:	f3bf 8f4f 	dsb	sy
 8006378:	61fb      	str	r3, [r7, #28]
}
 800637a:	bf00      	nop
 800637c:	e7fe      	b.n	800637c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800637e:	f002 fac1 	bl	8008904 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006384:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800638a:	429a      	cmp	r2, r3
 800638c:	d302      	bcc.n	8006394 <xQueueGenericSend+0xd4>
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b02      	cmp	r3, #2
 8006392:	d129      	bne.n	80063e8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006394:	683a      	ldr	r2, [r7, #0]
 8006396:	68b9      	ldr	r1, [r7, #8]
 8006398:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800639a:	f000 fbeb 	bl	8006b74 <prvCopyDataToQueue>
 800639e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d010      	beq.n	80063ca <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063aa:	3324      	adds	r3, #36	; 0x24
 80063ac:	4618      	mov	r0, r3
 80063ae:	f001 fa79 	bl	80078a4 <xTaskRemoveFromEventList>
 80063b2:	4603      	mov	r3, r0
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d013      	beq.n	80063e0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80063b8:	4b3f      	ldr	r3, [pc, #252]	; (80064b8 <xQueueGenericSend+0x1f8>)
 80063ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063be:	601a      	str	r2, [r3, #0]
 80063c0:	f3bf 8f4f 	dsb	sy
 80063c4:	f3bf 8f6f 	isb	sy
 80063c8:	e00a      	b.n	80063e0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80063ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d007      	beq.n	80063e0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80063d0:	4b39      	ldr	r3, [pc, #228]	; (80064b8 <xQueueGenericSend+0x1f8>)
 80063d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063d6:	601a      	str	r2, [r3, #0]
 80063d8:	f3bf 8f4f 	dsb	sy
 80063dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80063e0:	f002 fac0 	bl	8008964 <vPortExitCritical>
				return pdPASS;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e063      	b.n	80064b0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d103      	bne.n	80063f6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80063ee:	f002 fab9 	bl	8008964 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80063f2:	2300      	movs	r3, #0
 80063f4:	e05c      	b.n	80064b0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80063f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d106      	bne.n	800640a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80063fc:	f107 0314 	add.w	r3, r7, #20
 8006400:	4618      	mov	r0, r3
 8006402:	f001 fab3 	bl	800796c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006406:	2301      	movs	r3, #1
 8006408:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800640a:	f002 faab 	bl	8008964 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800640e:	f001 f81f 	bl	8007450 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006412:	f002 fa77 	bl	8008904 <vPortEnterCritical>
 8006416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006418:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800641c:	b25b      	sxtb	r3, r3
 800641e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006422:	d103      	bne.n	800642c <xQueueGenericSend+0x16c>
 8006424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006426:	2200      	movs	r2, #0
 8006428:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800642c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800642e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006432:	b25b      	sxtb	r3, r3
 8006434:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006438:	d103      	bne.n	8006442 <xQueueGenericSend+0x182>
 800643a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800643c:	2200      	movs	r2, #0
 800643e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006442:	f002 fa8f 	bl	8008964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006446:	1d3a      	adds	r2, r7, #4
 8006448:	f107 0314 	add.w	r3, r7, #20
 800644c:	4611      	mov	r1, r2
 800644e:	4618      	mov	r0, r3
 8006450:	f001 faa2 	bl	8007998 <xTaskCheckForTimeOut>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d124      	bne.n	80064a4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800645a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800645c:	f000 fc82 	bl	8006d64 <prvIsQueueFull>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d018      	beq.n	8006498 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006468:	3310      	adds	r3, #16
 800646a:	687a      	ldr	r2, [r7, #4]
 800646c:	4611      	mov	r1, r2
 800646e:	4618      	mov	r0, r3
 8006470:	f001 f9c8 	bl	8007804 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006474:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006476:	f000 fc0d 	bl	8006c94 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800647a:	f000 fff7 	bl	800746c <xTaskResumeAll>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	f47f af7c 	bne.w	800637e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006486:	4b0c      	ldr	r3, [pc, #48]	; (80064b8 <xQueueGenericSend+0x1f8>)
 8006488:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800648c:	601a      	str	r2, [r3, #0]
 800648e:	f3bf 8f4f 	dsb	sy
 8006492:	f3bf 8f6f 	isb	sy
 8006496:	e772      	b.n	800637e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006498:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800649a:	f000 fbfb 	bl	8006c94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800649e:	f000 ffe5 	bl	800746c <xTaskResumeAll>
 80064a2:	e76c      	b.n	800637e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80064a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80064a6:	f000 fbf5 	bl	8006c94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80064aa:	f000 ffdf 	bl	800746c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80064ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3738      	adds	r7, #56	; 0x38
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	e000ed04 	.word	0xe000ed04

080064bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b090      	sub	sp, #64	; 0x40
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	60b9      	str	r1, [r7, #8]
 80064c6:	607a      	str	r2, [r7, #4]
 80064c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80064ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d10a      	bne.n	80064ea <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80064d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d8:	f383 8811 	msr	BASEPRI, r3
 80064dc:	f3bf 8f6f 	isb	sy
 80064e0:	f3bf 8f4f 	dsb	sy
 80064e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80064e6:	bf00      	nop
 80064e8:	e7fe      	b.n	80064e8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d103      	bne.n	80064f8 <xQueueGenericSendFromISR+0x3c>
 80064f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d101      	bne.n	80064fc <xQueueGenericSendFromISR+0x40>
 80064f8:	2301      	movs	r3, #1
 80064fa:	e000      	b.n	80064fe <xQueueGenericSendFromISR+0x42>
 80064fc:	2300      	movs	r3, #0
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d10a      	bne.n	8006518 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006506:	f383 8811 	msr	BASEPRI, r3
 800650a:	f3bf 8f6f 	isb	sy
 800650e:	f3bf 8f4f 	dsb	sy
 8006512:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006514:	bf00      	nop
 8006516:	e7fe      	b.n	8006516 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	2b02      	cmp	r3, #2
 800651c:	d103      	bne.n	8006526 <xQueueGenericSendFromISR+0x6a>
 800651e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006522:	2b01      	cmp	r3, #1
 8006524:	d101      	bne.n	800652a <xQueueGenericSendFromISR+0x6e>
 8006526:	2301      	movs	r3, #1
 8006528:	e000      	b.n	800652c <xQueueGenericSendFromISR+0x70>
 800652a:	2300      	movs	r3, #0
 800652c:	2b00      	cmp	r3, #0
 800652e:	d10a      	bne.n	8006546 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006534:	f383 8811 	msr	BASEPRI, r3
 8006538:	f3bf 8f6f 	isb	sy
 800653c:	f3bf 8f4f 	dsb	sy
 8006540:	623b      	str	r3, [r7, #32]
}
 8006542:	bf00      	nop
 8006544:	e7fe      	b.n	8006544 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006546:	f002 fabf 	bl	8008ac8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800654a:	f3ef 8211 	mrs	r2, BASEPRI
 800654e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	61fa      	str	r2, [r7, #28]
 8006560:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006562:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006564:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006568:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800656a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800656c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800656e:	429a      	cmp	r2, r3
 8006570:	d302      	bcc.n	8006578 <xQueueGenericSendFromISR+0xbc>
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	2b02      	cmp	r3, #2
 8006576:	d12f      	bne.n	80065d8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800657a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800657e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006586:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006588:	683a      	ldr	r2, [r7, #0]
 800658a:	68b9      	ldr	r1, [r7, #8]
 800658c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800658e:	f000 faf1 	bl	8006b74 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006592:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006596:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800659a:	d112      	bne.n	80065c2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800659c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800659e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d016      	beq.n	80065d2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065a6:	3324      	adds	r3, #36	; 0x24
 80065a8:	4618      	mov	r0, r3
 80065aa:	f001 f97b 	bl	80078a4 <xTaskRemoveFromEventList>
 80065ae:	4603      	mov	r3, r0
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00e      	beq.n	80065d2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00b      	beq.n	80065d2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2201      	movs	r2, #1
 80065be:	601a      	str	r2, [r3, #0]
 80065c0:	e007      	b.n	80065d2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80065c2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80065c6:	3301      	adds	r3, #1
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	b25a      	sxtb	r2, r3
 80065cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80065d2:	2301      	movs	r3, #1
 80065d4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80065d6:	e001      	b.n	80065dc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80065d8:	2300      	movs	r3, #0
 80065da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80065dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065de:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80065e6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80065e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3740      	adds	r7, #64	; 0x40
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
	...

080065f4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b08c      	sub	sp, #48	; 0x30
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006600:	2300      	movs	r3, #0
 8006602:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800660a:	2b00      	cmp	r3, #0
 800660c:	d10a      	bne.n	8006624 <xQueueReceive+0x30>
	__asm volatile
 800660e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006612:	f383 8811 	msr	BASEPRI, r3
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	623b      	str	r3, [r7, #32]
}
 8006620:	bf00      	nop
 8006622:	e7fe      	b.n	8006622 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d103      	bne.n	8006632 <xQueueReceive+0x3e>
 800662a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800662c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662e:	2b00      	cmp	r3, #0
 8006630:	d101      	bne.n	8006636 <xQueueReceive+0x42>
 8006632:	2301      	movs	r3, #1
 8006634:	e000      	b.n	8006638 <xQueueReceive+0x44>
 8006636:	2300      	movs	r3, #0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d10a      	bne.n	8006652 <xQueueReceive+0x5e>
	__asm volatile
 800663c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006640:	f383 8811 	msr	BASEPRI, r3
 8006644:	f3bf 8f6f 	isb	sy
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	61fb      	str	r3, [r7, #28]
}
 800664e:	bf00      	nop
 8006650:	e7fe      	b.n	8006650 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006652:	f001 fafb 	bl	8007c4c <xTaskGetSchedulerState>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d102      	bne.n	8006662 <xQueueReceive+0x6e>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d101      	bne.n	8006666 <xQueueReceive+0x72>
 8006662:	2301      	movs	r3, #1
 8006664:	e000      	b.n	8006668 <xQueueReceive+0x74>
 8006666:	2300      	movs	r3, #0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d10a      	bne.n	8006682 <xQueueReceive+0x8e>
	__asm volatile
 800666c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006670:	f383 8811 	msr	BASEPRI, r3
 8006674:	f3bf 8f6f 	isb	sy
 8006678:	f3bf 8f4f 	dsb	sy
 800667c:	61bb      	str	r3, [r7, #24]
}
 800667e:	bf00      	nop
 8006680:	e7fe      	b.n	8006680 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006682:	f002 f93f 	bl	8008904 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800668a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800668c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668e:	2b00      	cmp	r3, #0
 8006690:	d01f      	beq.n	80066d2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006692:	68b9      	ldr	r1, [r7, #8]
 8006694:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006696:	f000 fad7 	bl	8006c48 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800669a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800669c:	1e5a      	subs	r2, r3, #1
 800669e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066a0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00f      	beq.n	80066ca <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ac:	3310      	adds	r3, #16
 80066ae:	4618      	mov	r0, r3
 80066b0:	f001 f8f8 	bl	80078a4 <xTaskRemoveFromEventList>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d007      	beq.n	80066ca <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80066ba:	4b3d      	ldr	r3, [pc, #244]	; (80067b0 <xQueueReceive+0x1bc>)
 80066bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066c0:	601a      	str	r2, [r3, #0]
 80066c2:	f3bf 8f4f 	dsb	sy
 80066c6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80066ca:	f002 f94b 	bl	8008964 <vPortExitCritical>
				return pdPASS;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e069      	b.n	80067a6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d103      	bne.n	80066e0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80066d8:	f002 f944 	bl	8008964 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80066dc:	2300      	movs	r3, #0
 80066de:	e062      	b.n	80067a6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80066e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d106      	bne.n	80066f4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80066e6:	f107 0310 	add.w	r3, r7, #16
 80066ea:	4618      	mov	r0, r3
 80066ec:	f001 f93e 	bl	800796c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80066f0:	2301      	movs	r3, #1
 80066f2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80066f4:	f002 f936 	bl	8008964 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80066f8:	f000 feaa 	bl	8007450 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80066fc:	f002 f902 	bl	8008904 <vPortEnterCritical>
 8006700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006702:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006706:	b25b      	sxtb	r3, r3
 8006708:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800670c:	d103      	bne.n	8006716 <xQueueReceive+0x122>
 800670e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006718:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800671c:	b25b      	sxtb	r3, r3
 800671e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006722:	d103      	bne.n	800672c <xQueueReceive+0x138>
 8006724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006726:	2200      	movs	r2, #0
 8006728:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800672c:	f002 f91a 	bl	8008964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006730:	1d3a      	adds	r2, r7, #4
 8006732:	f107 0310 	add.w	r3, r7, #16
 8006736:	4611      	mov	r1, r2
 8006738:	4618      	mov	r0, r3
 800673a:	f001 f92d 	bl	8007998 <xTaskCheckForTimeOut>
 800673e:	4603      	mov	r3, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d123      	bne.n	800678c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006744:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006746:	f000 faf7 	bl	8006d38 <prvIsQueueEmpty>
 800674a:	4603      	mov	r3, r0
 800674c:	2b00      	cmp	r3, #0
 800674e:	d017      	beq.n	8006780 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006752:	3324      	adds	r3, #36	; 0x24
 8006754:	687a      	ldr	r2, [r7, #4]
 8006756:	4611      	mov	r1, r2
 8006758:	4618      	mov	r0, r3
 800675a:	f001 f853 	bl	8007804 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800675e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006760:	f000 fa98 	bl	8006c94 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006764:	f000 fe82 	bl	800746c <xTaskResumeAll>
 8006768:	4603      	mov	r3, r0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d189      	bne.n	8006682 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800676e:	4b10      	ldr	r3, [pc, #64]	; (80067b0 <xQueueReceive+0x1bc>)
 8006770:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006774:	601a      	str	r2, [r3, #0]
 8006776:	f3bf 8f4f 	dsb	sy
 800677a:	f3bf 8f6f 	isb	sy
 800677e:	e780      	b.n	8006682 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006780:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006782:	f000 fa87 	bl	8006c94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006786:	f000 fe71 	bl	800746c <xTaskResumeAll>
 800678a:	e77a      	b.n	8006682 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800678c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800678e:	f000 fa81 	bl	8006c94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006792:	f000 fe6b 	bl	800746c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006796:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006798:	f000 face 	bl	8006d38 <prvIsQueueEmpty>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	f43f af6f 	beq.w	8006682 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80067a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3730      	adds	r7, #48	; 0x30
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	e000ed04 	.word	0xe000ed04

080067b4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b08e      	sub	sp, #56	; 0x38
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80067be:	2300      	movs	r3, #0
 80067c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80067c6:	2300      	movs	r3, #0
 80067c8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80067ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d10a      	bne.n	80067e6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80067d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d4:	f383 8811 	msr	BASEPRI, r3
 80067d8:	f3bf 8f6f 	isb	sy
 80067dc:	f3bf 8f4f 	dsb	sy
 80067e0:	623b      	str	r3, [r7, #32]
}
 80067e2:	bf00      	nop
 80067e4:	e7fe      	b.n	80067e4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80067e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d00a      	beq.n	8006804 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80067ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f2:	f383 8811 	msr	BASEPRI, r3
 80067f6:	f3bf 8f6f 	isb	sy
 80067fa:	f3bf 8f4f 	dsb	sy
 80067fe:	61fb      	str	r3, [r7, #28]
}
 8006800:	bf00      	nop
 8006802:	e7fe      	b.n	8006802 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006804:	f001 fa22 	bl	8007c4c <xTaskGetSchedulerState>
 8006808:	4603      	mov	r3, r0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d102      	bne.n	8006814 <xQueueSemaphoreTake+0x60>
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d101      	bne.n	8006818 <xQueueSemaphoreTake+0x64>
 8006814:	2301      	movs	r3, #1
 8006816:	e000      	b.n	800681a <xQueueSemaphoreTake+0x66>
 8006818:	2300      	movs	r3, #0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d10a      	bne.n	8006834 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800681e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006822:	f383 8811 	msr	BASEPRI, r3
 8006826:	f3bf 8f6f 	isb	sy
 800682a:	f3bf 8f4f 	dsb	sy
 800682e:	61bb      	str	r3, [r7, #24]
}
 8006830:	bf00      	nop
 8006832:	e7fe      	b.n	8006832 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006834:	f002 f866 	bl	8008904 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800683a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800683c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800683e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006840:	2b00      	cmp	r3, #0
 8006842:	d024      	beq.n	800688e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006846:	1e5a      	subs	r2, r3, #1
 8006848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800684a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800684c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d104      	bne.n	800685e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006854:	f001 fb70 	bl	8007f38 <pvTaskIncrementMutexHeldCount>
 8006858:	4602      	mov	r2, r0
 800685a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800685c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800685e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006860:	691b      	ldr	r3, [r3, #16]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d00f      	beq.n	8006886 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006868:	3310      	adds	r3, #16
 800686a:	4618      	mov	r0, r3
 800686c:	f001 f81a 	bl	80078a4 <xTaskRemoveFromEventList>
 8006870:	4603      	mov	r3, r0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d007      	beq.n	8006886 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006876:	4b54      	ldr	r3, [pc, #336]	; (80069c8 <xQueueSemaphoreTake+0x214>)
 8006878:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800687c:	601a      	str	r2, [r3, #0]
 800687e:	f3bf 8f4f 	dsb	sy
 8006882:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006886:	f002 f86d 	bl	8008964 <vPortExitCritical>
				return pdPASS;
 800688a:	2301      	movs	r3, #1
 800688c:	e097      	b.n	80069be <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d111      	bne.n	80068b8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00a      	beq.n	80068b0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800689a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800689e:	f383 8811 	msr	BASEPRI, r3
 80068a2:	f3bf 8f6f 	isb	sy
 80068a6:	f3bf 8f4f 	dsb	sy
 80068aa:	617b      	str	r3, [r7, #20]
}
 80068ac:	bf00      	nop
 80068ae:	e7fe      	b.n	80068ae <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80068b0:	f002 f858 	bl	8008964 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80068b4:	2300      	movs	r3, #0
 80068b6:	e082      	b.n	80069be <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80068b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d106      	bne.n	80068cc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80068be:	f107 030c 	add.w	r3, r7, #12
 80068c2:	4618      	mov	r0, r3
 80068c4:	f001 f852 	bl	800796c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80068c8:	2301      	movs	r3, #1
 80068ca:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80068cc:	f002 f84a 	bl	8008964 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80068d0:	f000 fdbe 	bl	8007450 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80068d4:	f002 f816 	bl	8008904 <vPortEnterCritical>
 80068d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068de:	b25b      	sxtb	r3, r3
 80068e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068e4:	d103      	bne.n	80068ee <xQueueSemaphoreTake+0x13a>
 80068e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068f4:	b25b      	sxtb	r3, r3
 80068f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068fa:	d103      	bne.n	8006904 <xQueueSemaphoreTake+0x150>
 80068fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068fe:	2200      	movs	r2, #0
 8006900:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006904:	f002 f82e 	bl	8008964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006908:	463a      	mov	r2, r7
 800690a:	f107 030c 	add.w	r3, r7, #12
 800690e:	4611      	mov	r1, r2
 8006910:	4618      	mov	r0, r3
 8006912:	f001 f841 	bl	8007998 <xTaskCheckForTimeOut>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d132      	bne.n	8006982 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800691c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800691e:	f000 fa0b 	bl	8006d38 <prvIsQueueEmpty>
 8006922:	4603      	mov	r3, r0
 8006924:	2b00      	cmp	r3, #0
 8006926:	d026      	beq.n	8006976 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d109      	bne.n	8006944 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006930:	f001 ffe8 	bl	8008904 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	4618      	mov	r0, r3
 800693a:	f001 f9a5 	bl	8007c88 <xTaskPriorityInherit>
 800693e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006940:	f002 f810 	bl	8008964 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006946:	3324      	adds	r3, #36	; 0x24
 8006948:	683a      	ldr	r2, [r7, #0]
 800694a:	4611      	mov	r1, r2
 800694c:	4618      	mov	r0, r3
 800694e:	f000 ff59 	bl	8007804 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006952:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006954:	f000 f99e 	bl	8006c94 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006958:	f000 fd88 	bl	800746c <xTaskResumeAll>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	f47f af68 	bne.w	8006834 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006964:	4b18      	ldr	r3, [pc, #96]	; (80069c8 <xQueueSemaphoreTake+0x214>)
 8006966:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800696a:	601a      	str	r2, [r3, #0]
 800696c:	f3bf 8f4f 	dsb	sy
 8006970:	f3bf 8f6f 	isb	sy
 8006974:	e75e      	b.n	8006834 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006976:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006978:	f000 f98c 	bl	8006c94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800697c:	f000 fd76 	bl	800746c <xTaskResumeAll>
 8006980:	e758      	b.n	8006834 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006982:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006984:	f000 f986 	bl	8006c94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006988:	f000 fd70 	bl	800746c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800698c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800698e:	f000 f9d3 	bl	8006d38 <prvIsQueueEmpty>
 8006992:	4603      	mov	r3, r0
 8006994:	2b00      	cmp	r3, #0
 8006996:	f43f af4d 	beq.w	8006834 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800699a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800699c:	2b00      	cmp	r3, #0
 800699e:	d00d      	beq.n	80069bc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80069a0:	f001 ffb0 	bl	8008904 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80069a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069a6:	f000 f8cd 	bl	8006b44 <prvGetDisinheritPriorityAfterTimeout>
 80069aa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80069ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80069b2:	4618      	mov	r0, r3
 80069b4:	f001 fa3e 	bl	8007e34 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80069b8:	f001 ffd4 	bl	8008964 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80069bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3738      	adds	r7, #56	; 0x38
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	bf00      	nop
 80069c8:	e000ed04 	.word	0xe000ed04

080069cc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b08e      	sub	sp, #56	; 0x38
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	60f8      	str	r0, [r7, #12]
 80069d4:	60b9      	str	r1, [r7, #8]
 80069d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80069dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d10a      	bne.n	80069f8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80069e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069e6:	f383 8811 	msr	BASEPRI, r3
 80069ea:	f3bf 8f6f 	isb	sy
 80069ee:	f3bf 8f4f 	dsb	sy
 80069f2:	623b      	str	r3, [r7, #32]
}
 80069f4:	bf00      	nop
 80069f6:	e7fe      	b.n	80069f6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d103      	bne.n	8006a06 <xQueueReceiveFromISR+0x3a>
 80069fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d101      	bne.n	8006a0a <xQueueReceiveFromISR+0x3e>
 8006a06:	2301      	movs	r3, #1
 8006a08:	e000      	b.n	8006a0c <xQueueReceiveFromISR+0x40>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d10a      	bne.n	8006a26 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a14:	f383 8811 	msr	BASEPRI, r3
 8006a18:	f3bf 8f6f 	isb	sy
 8006a1c:	f3bf 8f4f 	dsb	sy
 8006a20:	61fb      	str	r3, [r7, #28]
}
 8006a22:	bf00      	nop
 8006a24:	e7fe      	b.n	8006a24 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a26:	f002 f84f 	bl	8008ac8 <vPortValidateInterruptPriority>
	__asm volatile
 8006a2a:	f3ef 8211 	mrs	r2, BASEPRI
 8006a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a32:	f383 8811 	msr	BASEPRI, r3
 8006a36:	f3bf 8f6f 	isb	sy
 8006a3a:	f3bf 8f4f 	dsb	sy
 8006a3e:	61ba      	str	r2, [r7, #24]
 8006a40:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006a42:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a44:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a4a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d02f      	beq.n	8006ab2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006a5c:	68b9      	ldr	r1, [r7, #8]
 8006a5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a60:	f000 f8f2 	bl	8006c48 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a66:	1e5a      	subs	r2, r3, #1
 8006a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006a6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006a70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a74:	d112      	bne.n	8006a9c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d016      	beq.n	8006aac <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	3310      	adds	r3, #16
 8006a82:	4618      	mov	r0, r3
 8006a84:	f000 ff0e 	bl	80078a4 <xTaskRemoveFromEventList>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00e      	beq.n	8006aac <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d00b      	beq.n	8006aac <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	601a      	str	r2, [r3, #0]
 8006a9a:	e007      	b.n	8006aac <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006a9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006aa0:	3301      	adds	r3, #1
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	b25a      	sxtb	r2, r3
 8006aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006aac:	2301      	movs	r3, #1
 8006aae:	637b      	str	r3, [r7, #52]	; 0x34
 8006ab0:	e001      	b.n	8006ab6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	637b      	str	r3, [r7, #52]	; 0x34
 8006ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ab8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	f383 8811 	msr	BASEPRI, r3
}
 8006ac0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3738      	adds	r7, #56	; 0x38
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d10a      	bne.n	8006af0 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8006ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ade:	f383 8811 	msr	BASEPRI, r3
 8006ae2:	f3bf 8f6f 	isb	sy
 8006ae6:	f3bf 8f4f 	dsb	sy
 8006aea:	60bb      	str	r3, [r7, #8]
}
 8006aec:	bf00      	nop
 8006aee:	e7fe      	b.n	8006aee <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8006af0:	f001 ff08 	bl	8008904 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af8:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8006afa:	f001 ff33 	bl	8008964 <vPortExitCritical>

	return uxReturn;
 8006afe:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006b00:	4618      	mov	r0, r3
 8006b02:	3710      	adds	r7, #16
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b087      	sub	sp, #28
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d10a      	bne.n	8006b30 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8006b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b1e:	f383 8811 	msr	BASEPRI, r3
 8006b22:	f3bf 8f6f 	isb	sy
 8006b26:	f3bf 8f4f 	dsb	sy
 8006b2a:	60fb      	str	r3, [r7, #12]
}
 8006b2c:	bf00      	nop
 8006b2e:	e7fe      	b.n	8006b2e <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b34:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8006b36:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006b38:	4618      	mov	r0, r3
 8006b3a:	371c      	adds	r7, #28
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr

08006b44 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006b44:	b480      	push	{r7}
 8006b46:	b085      	sub	sp, #20
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d006      	beq.n	8006b62 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006b5e:	60fb      	str	r3, [r7, #12]
 8006b60:	e001      	b.n	8006b66 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006b62:	2300      	movs	r3, #0
 8006b64:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006b66:	68fb      	ldr	r3, [r7, #12]
	}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3714      	adds	r7, #20
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr

08006b74 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b086      	sub	sp, #24
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	60f8      	str	r0, [r7, #12]
 8006b7c:	60b9      	str	r1, [r7, #8]
 8006b7e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006b80:	2300      	movs	r3, #0
 8006b82:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b88:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d10d      	bne.n	8006bae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d14d      	bne.n	8006c36 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f001 f8da 	bl	8007d58 <xTaskPriorityDisinherit>
 8006ba4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	609a      	str	r2, [r3, #8]
 8006bac:	e043      	b.n	8006c36 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d119      	bne.n	8006be8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6858      	ldr	r0, [r3, #4]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	68b9      	ldr	r1, [r7, #8]
 8006bc0:	f002 fb6a 	bl	8009298 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	685a      	ldr	r2, [r3, #4]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bcc:	441a      	add	r2, r3
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	685a      	ldr	r2, [r3, #4]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d32b      	bcc.n	8006c36 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	605a      	str	r2, [r3, #4]
 8006be6:	e026      	b.n	8006c36 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	68d8      	ldr	r0, [r3, #12]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	68b9      	ldr	r1, [r7, #8]
 8006bf4:	f002 fb50 	bl	8009298 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	68da      	ldr	r2, [r3, #12]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c00:	425b      	negs	r3, r3
 8006c02:	441a      	add	r2, r3
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	68da      	ldr	r2, [r3, #12]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	429a      	cmp	r2, r3
 8006c12:	d207      	bcs.n	8006c24 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	689a      	ldr	r2, [r3, #8]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1c:	425b      	negs	r3, r3
 8006c1e:	441a      	add	r2, r3
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2b02      	cmp	r3, #2
 8006c28:	d105      	bne.n	8006c36 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d002      	beq.n	8006c36 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	3b01      	subs	r3, #1
 8006c34:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	1c5a      	adds	r2, r3, #1
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006c3e:	697b      	ldr	r3, [r7, #20]
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3718      	adds	r7, #24
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b082      	sub	sp, #8
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d018      	beq.n	8006c8c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68da      	ldr	r2, [r3, #12]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c62:	441a      	add	r2, r3
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	68da      	ldr	r2, [r3, #12]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d303      	bcc.n	8006c7c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	68d9      	ldr	r1, [r3, #12]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c84:	461a      	mov	r2, r3
 8006c86:	6838      	ldr	r0, [r7, #0]
 8006c88:	f002 fb06 	bl	8009298 <memcpy>
	}
}
 8006c8c:	bf00      	nop
 8006c8e:	3708      	adds	r7, #8
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b084      	sub	sp, #16
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006c9c:	f001 fe32 	bl	8008904 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ca6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006ca8:	e011      	b.n	8006cce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d012      	beq.n	8006cd8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	3324      	adds	r3, #36	; 0x24
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f000 fdf4 	bl	80078a4 <xTaskRemoveFromEventList>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d001      	beq.n	8006cc6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006cc2:	f000 fecb 	bl	8007a5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006cc6:	7bfb      	ldrb	r3, [r7, #15]
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	b2db      	uxtb	r3, r3
 8006ccc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006cce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	dce9      	bgt.n	8006caa <prvUnlockQueue+0x16>
 8006cd6:	e000      	b.n	8006cda <prvUnlockQueue+0x46>
					break;
 8006cd8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	22ff      	movs	r2, #255	; 0xff
 8006cde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006ce2:	f001 fe3f 	bl	8008964 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006ce6:	f001 fe0d 	bl	8008904 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006cf0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006cf2:	e011      	b.n	8006d18 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	691b      	ldr	r3, [r3, #16]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d012      	beq.n	8006d22 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	3310      	adds	r3, #16
 8006d00:	4618      	mov	r0, r3
 8006d02:	f000 fdcf 	bl	80078a4 <xTaskRemoveFromEventList>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d001      	beq.n	8006d10 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006d0c:	f000 fea6 	bl	8007a5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006d10:	7bbb      	ldrb	r3, [r7, #14]
 8006d12:	3b01      	subs	r3, #1
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006d18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	dce9      	bgt.n	8006cf4 <prvUnlockQueue+0x60>
 8006d20:	e000      	b.n	8006d24 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006d22:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	22ff      	movs	r2, #255	; 0xff
 8006d28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006d2c:	f001 fe1a 	bl	8008964 <vPortExitCritical>
}
 8006d30:	bf00      	nop
 8006d32:	3710      	adds	r7, #16
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006d40:	f001 fde0 	bl	8008904 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d102      	bne.n	8006d52 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	60fb      	str	r3, [r7, #12]
 8006d50:	e001      	b.n	8006d56 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006d52:	2300      	movs	r3, #0
 8006d54:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d56:	f001 fe05 	bl	8008964 <vPortExitCritical>

	return xReturn;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3710      	adds	r7, #16
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006d6c:	f001 fdca 	bl	8008904 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d102      	bne.n	8006d82 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	60fb      	str	r3, [r7, #12]
 8006d80:	e001      	b.n	8006d86 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006d82:	2300      	movs	r3, #0
 8006d84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d86:	f001 fded 	bl	8008964 <vPortExitCritical>

	return xReturn;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3710      	adds	r7, #16
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006d94:	b480      	push	{r7}
 8006d96:	b085      	sub	sp, #20
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d9e:	2300      	movs	r3, #0
 8006da0:	60fb      	str	r3, [r7, #12]
 8006da2:	e014      	b.n	8006dce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006da4:	4a0f      	ldr	r2, [pc, #60]	; (8006de4 <vQueueAddToRegistry+0x50>)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10b      	bne.n	8006dc8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006db0:	490c      	ldr	r1, [pc, #48]	; (8006de4 <vQueueAddToRegistry+0x50>)
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	683a      	ldr	r2, [r7, #0]
 8006db6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006dba:	4a0a      	ldr	r2, [pc, #40]	; (8006de4 <vQueueAddToRegistry+0x50>)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	00db      	lsls	r3, r3, #3
 8006dc0:	4413      	add	r3, r2
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006dc6:	e006      	b.n	8006dd6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	3301      	adds	r3, #1
 8006dcc:	60fb      	str	r3, [r7, #12]
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2b07      	cmp	r3, #7
 8006dd2:	d9e7      	bls.n	8006da4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006dd4:	bf00      	nop
 8006dd6:	bf00      	nop
 8006dd8:	3714      	adds	r7, #20
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr
 8006de2:	bf00      	nop
 8006de4:	200013c0 	.word	0x200013c0

08006de8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b086      	sub	sp, #24
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006df8:	f001 fd84 	bl	8008904 <vPortEnterCritical>
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e02:	b25b      	sxtb	r3, r3
 8006e04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e08:	d103      	bne.n	8006e12 <vQueueWaitForMessageRestricted+0x2a>
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e18:	b25b      	sxtb	r3, r3
 8006e1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e1e:	d103      	bne.n	8006e28 <vQueueWaitForMessageRestricted+0x40>
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e28:	f001 fd9c 	bl	8008964 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d106      	bne.n	8006e42 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	3324      	adds	r3, #36	; 0x24
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	68b9      	ldr	r1, [r7, #8]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f000 fd05 	bl	800784c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006e42:	6978      	ldr	r0, [r7, #20]
 8006e44:	f7ff ff26 	bl	8006c94 <prvUnlockQueue>
	}
 8006e48:	bf00      	nop
 8006e4a:	3718      	adds	r7, #24
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b08e      	sub	sp, #56	; 0x38
 8006e54:	af04      	add	r7, sp, #16
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	607a      	str	r2, [r7, #4]
 8006e5c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10a      	bne.n	8006e7a <xTaskCreateStatic+0x2a>
	__asm volatile
 8006e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	623b      	str	r3, [r7, #32]
}
 8006e76:	bf00      	nop
 8006e78:	e7fe      	b.n	8006e78 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10a      	bne.n	8006e96 <xTaskCreateStatic+0x46>
	__asm volatile
 8006e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e84:	f383 8811 	msr	BASEPRI, r3
 8006e88:	f3bf 8f6f 	isb	sy
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	61fb      	str	r3, [r7, #28]
}
 8006e92:	bf00      	nop
 8006e94:	e7fe      	b.n	8006e94 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006e96:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8006e9a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8006ea2:	d00a      	beq.n	8006eba <xTaskCreateStatic+0x6a>
	__asm volatile
 8006ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea8:	f383 8811 	msr	BASEPRI, r3
 8006eac:	f3bf 8f6f 	isb	sy
 8006eb0:	f3bf 8f4f 	dsb	sy
 8006eb4:	61bb      	str	r3, [r7, #24]
}
 8006eb6:	bf00      	nop
 8006eb8:	e7fe      	b.n	8006eb8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006eba:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006ebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d01e      	beq.n	8006f00 <xTaskCreateStatic+0xb0>
 8006ec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d01b      	beq.n	8006f00 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eca:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ece:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ed0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed4:	2202      	movs	r2, #2
 8006ed6:	f883 217d 	strb.w	r2, [r3, #381]	; 0x17d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006eda:	2300      	movs	r3, #0
 8006edc:	9303      	str	r3, [sp, #12]
 8006ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee0:	9302      	str	r3, [sp, #8]
 8006ee2:	f107 0314 	add.w	r3, r7, #20
 8006ee6:	9301      	str	r3, [sp, #4]
 8006ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eea:	9300      	str	r3, [sp, #0]
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	68b9      	ldr	r1, [r7, #8]
 8006ef2:	68f8      	ldr	r0, [r7, #12]
 8006ef4:	f000 f852 	bl	8006f9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ef8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006efa:	f000 f91f 	bl	800713c <prvAddNewTaskToReadyList>
 8006efe:	e001      	b.n	8006f04 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8006f00:	2300      	movs	r3, #0
 8006f02:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006f04:	697b      	ldr	r3, [r7, #20]
	}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3728      	adds	r7, #40	; 0x28
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}

08006f0e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006f0e:	b580      	push	{r7, lr}
 8006f10:	b08c      	sub	sp, #48	; 0x30
 8006f12:	af04      	add	r7, sp, #16
 8006f14:	60f8      	str	r0, [r7, #12]
 8006f16:	60b9      	str	r1, [r7, #8]
 8006f18:	603b      	str	r3, [r7, #0]
 8006f1a:	4613      	mov	r3, r2
 8006f1c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006f1e:	88fb      	ldrh	r3, [r7, #6]
 8006f20:	009b      	lsls	r3, r3, #2
 8006f22:	4618      	mov	r0, r3
 8006f24:	f001 fe10 	bl	8008b48 <pvPortMalloc>
 8006f28:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d00f      	beq.n	8006f50 <xTaskCreate+0x42>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006f30:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8006f34:	f001 fe08 	bl	8008b48 <pvPortMalloc>
 8006f38:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d003      	beq.n	8006f48 <xTaskCreate+0x3a>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	631a      	str	r2, [r3, #48]	; 0x30
 8006f46:	e005      	b.n	8006f54 <xTaskCreate+0x46>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006f48:	6978      	ldr	r0, [r7, #20]
 8006f4a:	f001 fec9 	bl	8008ce0 <vPortFree>
 8006f4e:	e001      	b.n	8006f54 <xTaskCreate+0x46>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006f50:	2300      	movs	r3, #0
 8006f52:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d017      	beq.n	8006f8a <xTaskCreate+0x7c>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006f5a:	69fb      	ldr	r3, [r7, #28]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 217d 	strb.w	r2, [r3, #381]	; 0x17d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006f62:	88fa      	ldrh	r2, [r7, #6]
 8006f64:	2300      	movs	r3, #0
 8006f66:	9303      	str	r3, [sp, #12]
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	9302      	str	r3, [sp, #8]
 8006f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f6e:	9301      	str	r3, [sp, #4]
 8006f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f72:	9300      	str	r3, [sp, #0]
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	68b9      	ldr	r1, [r7, #8]
 8006f78:	68f8      	ldr	r0, [r7, #12]
 8006f7a:	f000 f80f 	bl	8006f9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f7e:	69f8      	ldr	r0, [r7, #28]
 8006f80:	f000 f8dc 	bl	800713c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006f84:	2301      	movs	r3, #1
 8006f86:	61bb      	str	r3, [r7, #24]
 8006f88:	e002      	b.n	8006f90 <xTaskCreate+0x82>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006f8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006f8e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006f90:	69bb      	ldr	r3, [r7, #24]
	}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3720      	adds	r7, #32
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
	...

08006f9c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b088      	sub	sp, #32
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	607a      	str	r2, [r7, #4]
 8006fa8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fac:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	21a5      	movs	r1, #165	; 0xa5
 8006fb6:	f002 f8c4 	bl	8009142 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006fc4:	3b01      	subs	r3, #1
 8006fc6:	009b      	lsls	r3, r3, #2
 8006fc8:	4413      	add	r3, r2
 8006fca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006fcc:	69bb      	ldr	r3, [r7, #24]
 8006fce:	f023 0307 	bic.w	r3, r3, #7
 8006fd2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	f003 0307 	and.w	r3, r3, #7
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00a      	beq.n	8006ff4 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe2:	f383 8811 	msr	BASEPRI, r3
 8006fe6:	f3bf 8f6f 	isb	sy
 8006fea:	f3bf 8f4f 	dsb	sy
 8006fee:	617b      	str	r3, [r7, #20]
}
 8006ff0:	bf00      	nop
 8006ff2:	e7fe      	b.n	8006ff2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d01f      	beq.n	800703a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	61fb      	str	r3, [r7, #28]
 8006ffe:	e012      	b.n	8007026 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007000:	68ba      	ldr	r2, [r7, #8]
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	4413      	add	r3, r2
 8007006:	7819      	ldrb	r1, [r3, #0]
 8007008:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800700a:	69fb      	ldr	r3, [r7, #28]
 800700c:	4413      	add	r3, r2
 800700e:	3334      	adds	r3, #52	; 0x34
 8007010:	460a      	mov	r2, r1
 8007012:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007014:	68ba      	ldr	r2, [r7, #8]
 8007016:	69fb      	ldr	r3, [r7, #28]
 8007018:	4413      	add	r3, r2
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d006      	beq.n	800702e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007020:	69fb      	ldr	r3, [r7, #28]
 8007022:	3301      	adds	r3, #1
 8007024:	61fb      	str	r3, [r7, #28]
 8007026:	69fb      	ldr	r3, [r7, #28]
 8007028:	2b0f      	cmp	r3, #15
 800702a:	d9e9      	bls.n	8007000 <prvInitialiseNewTask+0x64>
 800702c:	e000      	b.n	8007030 <prvInitialiseNewTask+0x94>
			{
				break;
 800702e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007032:	2200      	movs	r2, #0
 8007034:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007038:	e003      	b.n	8007042 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800703a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800703c:	2200      	movs	r2, #0
 800703e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007044:	2b37      	cmp	r3, #55	; 0x37
 8007046:	d901      	bls.n	800704c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007048:	2337      	movs	r3, #55	; 0x37
 800704a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800704c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800704e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007050:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007054:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007056:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800705a:	2200      	movs	r2, #0
 800705c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800705e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007060:	3304      	adds	r3, #4
 8007062:	4618      	mov	r0, r3
 8007064:	f7fe fea4 	bl	8005db0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800706a:	3318      	adds	r3, #24
 800706c:	4618      	mov	r0, r3
 800706e:	f7fe fe9f 	bl	8005db0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007074:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007076:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800707a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800707e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007080:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007084:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007086:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800708a:	2200      	movs	r2, #0
 800708c:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007092:	2200      	movs	r2, #0
 8007094:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800709a:	3358      	adds	r3, #88	; 0x58
 800709c:	f44f 7290 	mov.w	r2, #288	; 0x120
 80070a0:	2100      	movs	r1, #0
 80070a2:	4618      	mov	r0, r3
 80070a4:	f002 f84d 	bl	8009142 <memset>
 80070a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070aa:	4a21      	ldr	r2, [pc, #132]	; (8007130 <prvInitialiseNewTask+0x194>)
 80070ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80070ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b0:	4a20      	ldr	r2, [pc, #128]	; (8007134 <prvInitialiseNewTask+0x198>)
 80070b2:	661a      	str	r2, [r3, #96]	; 0x60
 80070b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b6:	4a20      	ldr	r2, [pc, #128]	; (8007138 <prvInitialiseNewTask+0x19c>)
 80070b8:	665a      	str	r2, [r3, #100]	; 0x64
 80070ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80070bc:	f04f 0201 	mov.w	r2, #1
 80070c0:	f04f 0300 	mov.w	r3, #0
 80070c4:	e9c1 233c 	strd	r2, r3, [r1, #240]	; 0xf0
 80070c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ca:	f243 320e 	movw	r2, #13070	; 0x330e
 80070ce:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
 80070d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070d4:	f64a 32cd 	movw	r2, #43981	; 0xabcd
 80070d8:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
 80070dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070de:	f241 2234 	movw	r2, #4660	; 0x1234
 80070e2:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
 80070e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070e8:	f24e 626d 	movw	r2, #58989	; 0xe66d
 80070ec:	f8a3 20fe 	strh.w	r2, [r3, #254]	; 0xfe
 80070f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f2:	f64d 62ec 	movw	r2, #57068	; 0xdeec
 80070f6:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
 80070fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070fc:	2205      	movs	r2, #5
 80070fe:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
 8007102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007104:	220b      	movs	r2, #11
 8007106:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800710a:	683a      	ldr	r2, [r7, #0]
 800710c:	68f9      	ldr	r1, [r7, #12]
 800710e:	69b8      	ldr	r0, [r7, #24]
 8007110:	f001 fac8 	bl	80086a4 <pxPortInitialiseStack>
 8007114:	4602      	mov	r2, r0
 8007116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007118:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800711a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800711c:	2b00      	cmp	r3, #0
 800711e:	d002      	beq.n	8007126 <prvInitialiseNewTask+0x18a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007122:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007124:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007126:	bf00      	nop
 8007128:	3720      	adds	r7, #32
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
 800712e:	bf00      	nop
 8007130:	20004164 	.word	0x20004164
 8007134:	200041cc 	.word	0x200041cc
 8007138:	20004234 	.word	0x20004234

0800713c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007144:	f001 fbde 	bl	8008904 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007148:	4b2d      	ldr	r3, [pc, #180]	; (8007200 <prvAddNewTaskToReadyList+0xc4>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	3301      	adds	r3, #1
 800714e:	4a2c      	ldr	r2, [pc, #176]	; (8007200 <prvAddNewTaskToReadyList+0xc4>)
 8007150:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007152:	4b2c      	ldr	r3, [pc, #176]	; (8007204 <prvAddNewTaskToReadyList+0xc8>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d109      	bne.n	800716e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800715a:	4a2a      	ldr	r2, [pc, #168]	; (8007204 <prvAddNewTaskToReadyList+0xc8>)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007160:	4b27      	ldr	r3, [pc, #156]	; (8007200 <prvAddNewTaskToReadyList+0xc4>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2b01      	cmp	r3, #1
 8007166:	d110      	bne.n	800718a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007168:	f000 fc9e 	bl	8007aa8 <prvInitialiseTaskLists>
 800716c:	e00d      	b.n	800718a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800716e:	4b26      	ldr	r3, [pc, #152]	; (8007208 <prvAddNewTaskToReadyList+0xcc>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d109      	bne.n	800718a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007176:	4b23      	ldr	r3, [pc, #140]	; (8007204 <prvAddNewTaskToReadyList+0xc8>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007180:	429a      	cmp	r2, r3
 8007182:	d802      	bhi.n	800718a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007184:	4a1f      	ldr	r2, [pc, #124]	; (8007204 <prvAddNewTaskToReadyList+0xc8>)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800718a:	4b20      	ldr	r3, [pc, #128]	; (800720c <prvAddNewTaskToReadyList+0xd0>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	3301      	adds	r3, #1
 8007190:	4a1e      	ldr	r2, [pc, #120]	; (800720c <prvAddNewTaskToReadyList+0xd0>)
 8007192:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007194:	4b1d      	ldr	r3, [pc, #116]	; (800720c <prvAddNewTaskToReadyList+0xd0>)
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071a0:	4b1b      	ldr	r3, [pc, #108]	; (8007210 <prvAddNewTaskToReadyList+0xd4>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d903      	bls.n	80071b0 <prvAddNewTaskToReadyList+0x74>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071ac:	4a18      	ldr	r2, [pc, #96]	; (8007210 <prvAddNewTaskToReadyList+0xd4>)
 80071ae:	6013      	str	r3, [r2, #0]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071b4:	4613      	mov	r3, r2
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	4413      	add	r3, r2
 80071ba:	009b      	lsls	r3, r3, #2
 80071bc:	4a15      	ldr	r2, [pc, #84]	; (8007214 <prvAddNewTaskToReadyList+0xd8>)
 80071be:	441a      	add	r2, r3
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	3304      	adds	r3, #4
 80071c4:	4619      	mov	r1, r3
 80071c6:	4610      	mov	r0, r2
 80071c8:	f7fe fdff 	bl	8005dca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80071cc:	f001 fbca 	bl	8008964 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80071d0:	4b0d      	ldr	r3, [pc, #52]	; (8007208 <prvAddNewTaskToReadyList+0xcc>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d00e      	beq.n	80071f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80071d8:	4b0a      	ldr	r3, [pc, #40]	; (8007204 <prvAddNewTaskToReadyList+0xc8>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e2:	429a      	cmp	r2, r3
 80071e4:	d207      	bcs.n	80071f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80071e6:	4b0c      	ldr	r3, [pc, #48]	; (8007218 <prvAddNewTaskToReadyList+0xdc>)
 80071e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071ec:	601a      	str	r2, [r3, #0]
 80071ee:	f3bf 8f4f 	dsb	sy
 80071f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071f6:	bf00      	nop
 80071f8:	3708      	adds	r7, #8
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
 80071fe:	bf00      	nop
 8007200:	200018d4 	.word	0x200018d4
 8007204:	20001400 	.word	0x20001400
 8007208:	200018e0 	.word	0x200018e0
 800720c:	200018f0 	.word	0x200018f0
 8007210:	200018dc 	.word	0x200018dc
 8007214:	20001404 	.word	0x20001404
 8007218:	e000ed04 	.word	0xe000ed04

0800721c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800721c:	b580      	push	{r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007224:	2300      	movs	r3, #0
 8007226:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d017      	beq.n	800725e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800722e:	4b13      	ldr	r3, [pc, #76]	; (800727c <vTaskDelay+0x60>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00a      	beq.n	800724c <vTaskDelay+0x30>
	__asm volatile
 8007236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800723a:	f383 8811 	msr	BASEPRI, r3
 800723e:	f3bf 8f6f 	isb	sy
 8007242:	f3bf 8f4f 	dsb	sy
 8007246:	60bb      	str	r3, [r7, #8]
}
 8007248:	bf00      	nop
 800724a:	e7fe      	b.n	800724a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800724c:	f000 f900 	bl	8007450 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007250:	2100      	movs	r1, #0
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 fe84 	bl	8007f60 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007258:	f000 f908 	bl	800746c <xTaskResumeAll>
 800725c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d107      	bne.n	8007274 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007264:	4b06      	ldr	r3, [pc, #24]	; (8007280 <vTaskDelay+0x64>)
 8007266:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800726a:	601a      	str	r2, [r3, #0]
 800726c:	f3bf 8f4f 	dsb	sy
 8007270:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007274:	bf00      	nop
 8007276:	3710      	adds	r7, #16
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	200018fc 	.word	0x200018fc
 8007280:	e000ed04 	.word	0xe000ed04

08007284 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8007284:	b580      	push	{r7, lr}
 8007286:	b084      	sub	sp, #16
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800728c:	f001 fb3a 	bl	8008904 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d102      	bne.n	800729c <vTaskSuspend+0x18>
 8007296:	4b30      	ldr	r3, [pc, #192]	; (8007358 <vTaskSuspend+0xd4>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	e000      	b.n	800729e <vTaskSuspend+0x1a>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	3304      	adds	r3, #4
 80072a4:	4618      	mov	r0, r3
 80072a6:	f7fe fded 	bl	8005e84 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d004      	beq.n	80072bc <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	3318      	adds	r3, #24
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7fe fde4 	bl	8005e84 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	3304      	adds	r3, #4
 80072c0:	4619      	mov	r1, r3
 80072c2:	4826      	ldr	r0, [pc, #152]	; (800735c <vTaskSuspend+0xd8>)
 80072c4:	f7fe fd81 	bl	8005dca <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f893 317c 	ldrb.w	r3, [r3, #380]	; 0x17c
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d103      	bne.n	80072dc <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80072dc:	f001 fb42 	bl	8008964 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80072e0:	4b1f      	ldr	r3, [pc, #124]	; (8007360 <vTaskSuspend+0xdc>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d005      	beq.n	80072f4 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80072e8:	f001 fb0c 	bl	8008904 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80072ec:	f000 fc7e 	bl	8007bec <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80072f0:	f001 fb38 	bl	8008964 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80072f4:	4b18      	ldr	r3, [pc, #96]	; (8007358 <vTaskSuspend+0xd4>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68fa      	ldr	r2, [r7, #12]
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d127      	bne.n	800734e <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 80072fe:	4b18      	ldr	r3, [pc, #96]	; (8007360 <vTaskSuspend+0xdc>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d017      	beq.n	8007336 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8007306:	4b17      	ldr	r3, [pc, #92]	; (8007364 <vTaskSuspend+0xe0>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00a      	beq.n	8007324 <vTaskSuspend+0xa0>
	__asm volatile
 800730e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007312:	f383 8811 	msr	BASEPRI, r3
 8007316:	f3bf 8f6f 	isb	sy
 800731a:	f3bf 8f4f 	dsb	sy
 800731e:	60bb      	str	r3, [r7, #8]
}
 8007320:	bf00      	nop
 8007322:	e7fe      	b.n	8007322 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8007324:	4b10      	ldr	r3, [pc, #64]	; (8007368 <vTaskSuspend+0xe4>)
 8007326:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800732a:	601a      	str	r2, [r3, #0]
 800732c:	f3bf 8f4f 	dsb	sy
 8007330:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007334:	e00b      	b.n	800734e <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8007336:	4b09      	ldr	r3, [pc, #36]	; (800735c <vTaskSuspend+0xd8>)
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	4b0c      	ldr	r3, [pc, #48]	; (800736c <vTaskSuspend+0xe8>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	429a      	cmp	r2, r3
 8007340:	d103      	bne.n	800734a <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8007342:	4b05      	ldr	r3, [pc, #20]	; (8007358 <vTaskSuspend+0xd4>)
 8007344:	2200      	movs	r2, #0
 8007346:	601a      	str	r2, [r3, #0]
	}
 8007348:	e001      	b.n	800734e <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800734a:	f000 f9f7 	bl	800773c <vTaskSwitchContext>
	}
 800734e:	bf00      	nop
 8007350:	3710      	adds	r7, #16
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	20001400 	.word	0x20001400
 800735c:	200018c0 	.word	0x200018c0
 8007360:	200018e0 	.word	0x200018e0
 8007364:	200018fc 	.word	0x200018fc
 8007368:	e000ed04 	.word	0xe000ed04
 800736c:	200018d4 	.word	0x200018d4

08007370 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b08a      	sub	sp, #40	; 0x28
 8007374:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007376:	2300      	movs	r3, #0
 8007378:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800737a:	2300      	movs	r3, #0
 800737c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800737e:	463a      	mov	r2, r7
 8007380:	1d39      	adds	r1, r7, #4
 8007382:	f107 0308 	add.w	r3, r7, #8
 8007386:	4618      	mov	r0, r3
 8007388:	f7fe fcbe 	bl	8005d08 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800738c:	6839      	ldr	r1, [r7, #0]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	68ba      	ldr	r2, [r7, #8]
 8007392:	9202      	str	r2, [sp, #8]
 8007394:	9301      	str	r3, [sp, #4]
 8007396:	2300      	movs	r3, #0
 8007398:	9300      	str	r3, [sp, #0]
 800739a:	2300      	movs	r3, #0
 800739c:	460a      	mov	r2, r1
 800739e:	4924      	ldr	r1, [pc, #144]	; (8007430 <vTaskStartScheduler+0xc0>)
 80073a0:	4824      	ldr	r0, [pc, #144]	; (8007434 <vTaskStartScheduler+0xc4>)
 80073a2:	f7ff fd55 	bl	8006e50 <xTaskCreateStatic>
 80073a6:	4603      	mov	r3, r0
 80073a8:	4a23      	ldr	r2, [pc, #140]	; (8007438 <vTaskStartScheduler+0xc8>)
 80073aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80073ac:	4b22      	ldr	r3, [pc, #136]	; (8007438 <vTaskStartScheduler+0xc8>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d002      	beq.n	80073ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80073b4:	2301      	movs	r3, #1
 80073b6:	617b      	str	r3, [r7, #20]
 80073b8:	e001      	b.n	80073be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80073ba:	2300      	movs	r3, #0
 80073bc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d102      	bne.n	80073ca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80073c4:	f000 fe20 	bl	8008008 <xTimerCreateTimerTask>
 80073c8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d11b      	bne.n	8007408 <vTaskStartScheduler+0x98>
	__asm volatile
 80073d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d4:	f383 8811 	msr	BASEPRI, r3
 80073d8:	f3bf 8f6f 	isb	sy
 80073dc:	f3bf 8f4f 	dsb	sy
 80073e0:	613b      	str	r3, [r7, #16]
}
 80073e2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80073e4:	4b15      	ldr	r3, [pc, #84]	; (800743c <vTaskStartScheduler+0xcc>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	3358      	adds	r3, #88	; 0x58
 80073ea:	4a15      	ldr	r2, [pc, #84]	; (8007440 <vTaskStartScheduler+0xd0>)
 80073ec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80073ee:	4b15      	ldr	r3, [pc, #84]	; (8007444 <vTaskStartScheduler+0xd4>)
 80073f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80073f4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80073f6:	4b14      	ldr	r3, [pc, #80]	; (8007448 <vTaskStartScheduler+0xd8>)
 80073f8:	2201      	movs	r2, #1
 80073fa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80073fc:	4b13      	ldr	r3, [pc, #76]	; (800744c <vTaskStartScheduler+0xdc>)
 80073fe:	2200      	movs	r2, #0
 8007400:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007402:	f001 f9dd 	bl	80087c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007406:	e00e      	b.n	8007426 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800740e:	d10a      	bne.n	8007426 <vTaskStartScheduler+0xb6>
	__asm volatile
 8007410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007414:	f383 8811 	msr	BASEPRI, r3
 8007418:	f3bf 8f6f 	isb	sy
 800741c:	f3bf 8f4f 	dsb	sy
 8007420:	60fb      	str	r3, [r7, #12]
}
 8007422:	bf00      	nop
 8007424:	e7fe      	b.n	8007424 <vTaskStartScheduler+0xb4>
}
 8007426:	bf00      	nop
 8007428:	3718      	adds	r7, #24
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop
 8007430:	0800df4c 	.word	0x0800df4c
 8007434:	08007a75 	.word	0x08007a75
 8007438:	200018f8 	.word	0x200018f8
 800743c:	20001400 	.word	0x20001400
 8007440:	20000160 	.word	0x20000160
 8007444:	200018f4 	.word	0x200018f4
 8007448:	200018e0 	.word	0x200018e0
 800744c:	200018d8 	.word	0x200018d8

08007450 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007450:	b480      	push	{r7}
 8007452:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007454:	4b04      	ldr	r3, [pc, #16]	; (8007468 <vTaskSuspendAll+0x18>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	3301      	adds	r3, #1
 800745a:	4a03      	ldr	r2, [pc, #12]	; (8007468 <vTaskSuspendAll+0x18>)
 800745c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800745e:	bf00      	nop
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr
 8007468:	200018fc 	.word	0x200018fc

0800746c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b084      	sub	sp, #16
 8007470:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007472:	2300      	movs	r3, #0
 8007474:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007476:	2300      	movs	r3, #0
 8007478:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800747a:	4b42      	ldr	r3, [pc, #264]	; (8007584 <xTaskResumeAll+0x118>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d10a      	bne.n	8007498 <xTaskResumeAll+0x2c>
	__asm volatile
 8007482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007486:	f383 8811 	msr	BASEPRI, r3
 800748a:	f3bf 8f6f 	isb	sy
 800748e:	f3bf 8f4f 	dsb	sy
 8007492:	603b      	str	r3, [r7, #0]
}
 8007494:	bf00      	nop
 8007496:	e7fe      	b.n	8007496 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007498:	f001 fa34 	bl	8008904 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800749c:	4b39      	ldr	r3, [pc, #228]	; (8007584 <xTaskResumeAll+0x118>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	3b01      	subs	r3, #1
 80074a2:	4a38      	ldr	r2, [pc, #224]	; (8007584 <xTaskResumeAll+0x118>)
 80074a4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074a6:	4b37      	ldr	r3, [pc, #220]	; (8007584 <xTaskResumeAll+0x118>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d162      	bne.n	8007574 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80074ae:	4b36      	ldr	r3, [pc, #216]	; (8007588 <xTaskResumeAll+0x11c>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d05e      	beq.n	8007574 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80074b6:	e02f      	b.n	8007518 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074b8:	4b34      	ldr	r3, [pc, #208]	; (800758c <xTaskResumeAll+0x120>)
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	68db      	ldr	r3, [r3, #12]
 80074be:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	3318      	adds	r3, #24
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7fe fcdd 	bl	8005e84 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	3304      	adds	r3, #4
 80074ce:	4618      	mov	r0, r3
 80074d0:	f7fe fcd8 	bl	8005e84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074d8:	4b2d      	ldr	r3, [pc, #180]	; (8007590 <xTaskResumeAll+0x124>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	429a      	cmp	r2, r3
 80074de:	d903      	bls.n	80074e8 <xTaskResumeAll+0x7c>
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074e4:	4a2a      	ldr	r2, [pc, #168]	; (8007590 <xTaskResumeAll+0x124>)
 80074e6:	6013      	str	r3, [r2, #0]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074ec:	4613      	mov	r3, r2
 80074ee:	009b      	lsls	r3, r3, #2
 80074f0:	4413      	add	r3, r2
 80074f2:	009b      	lsls	r3, r3, #2
 80074f4:	4a27      	ldr	r2, [pc, #156]	; (8007594 <xTaskResumeAll+0x128>)
 80074f6:	441a      	add	r2, r3
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	3304      	adds	r3, #4
 80074fc:	4619      	mov	r1, r3
 80074fe:	4610      	mov	r0, r2
 8007500:	f7fe fc63 	bl	8005dca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007508:	4b23      	ldr	r3, [pc, #140]	; (8007598 <xTaskResumeAll+0x12c>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800750e:	429a      	cmp	r2, r3
 8007510:	d302      	bcc.n	8007518 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007512:	4b22      	ldr	r3, [pc, #136]	; (800759c <xTaskResumeAll+0x130>)
 8007514:	2201      	movs	r2, #1
 8007516:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007518:	4b1c      	ldr	r3, [pc, #112]	; (800758c <xTaskResumeAll+0x120>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d1cb      	bne.n	80074b8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d001      	beq.n	800752a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007526:	f000 fb61 	bl	8007bec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800752a:	4b1d      	ldr	r3, [pc, #116]	; (80075a0 <xTaskResumeAll+0x134>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d010      	beq.n	8007558 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007536:	f000 f847 	bl	80075c8 <xTaskIncrementTick>
 800753a:	4603      	mov	r3, r0
 800753c:	2b00      	cmp	r3, #0
 800753e:	d002      	beq.n	8007546 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007540:	4b16      	ldr	r3, [pc, #88]	; (800759c <xTaskResumeAll+0x130>)
 8007542:	2201      	movs	r2, #1
 8007544:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	3b01      	subs	r3, #1
 800754a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1f1      	bne.n	8007536 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007552:	4b13      	ldr	r3, [pc, #76]	; (80075a0 <xTaskResumeAll+0x134>)
 8007554:	2200      	movs	r2, #0
 8007556:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007558:	4b10      	ldr	r3, [pc, #64]	; (800759c <xTaskResumeAll+0x130>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d009      	beq.n	8007574 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007560:	2301      	movs	r3, #1
 8007562:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007564:	4b0f      	ldr	r3, [pc, #60]	; (80075a4 <xTaskResumeAll+0x138>)
 8007566:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800756a:	601a      	str	r2, [r3, #0]
 800756c:	f3bf 8f4f 	dsb	sy
 8007570:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007574:	f001 f9f6 	bl	8008964 <vPortExitCritical>

	return xAlreadyYielded;
 8007578:	68bb      	ldr	r3, [r7, #8]
}
 800757a:	4618      	mov	r0, r3
 800757c:	3710      	adds	r7, #16
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
 8007582:	bf00      	nop
 8007584:	200018fc 	.word	0x200018fc
 8007588:	200018d4 	.word	0x200018d4
 800758c:	20001894 	.word	0x20001894
 8007590:	200018dc 	.word	0x200018dc
 8007594:	20001404 	.word	0x20001404
 8007598:	20001400 	.word	0x20001400
 800759c:	200018e8 	.word	0x200018e8
 80075a0:	200018e4 	.word	0x200018e4
 80075a4:	e000ed04 	.word	0xe000ed04

080075a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80075ae:	4b05      	ldr	r3, [pc, #20]	; (80075c4 <xTaskGetTickCount+0x1c>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80075b4:	687b      	ldr	r3, [r7, #4]
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	370c      	adds	r7, #12
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	200018d8 	.word	0x200018d8

080075c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b086      	sub	sp, #24
 80075cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80075ce:	2300      	movs	r3, #0
 80075d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075d2:	4b4f      	ldr	r3, [pc, #316]	; (8007710 <xTaskIncrementTick+0x148>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f040 808f 	bne.w	80076fa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80075dc:	4b4d      	ldr	r3, [pc, #308]	; (8007714 <xTaskIncrementTick+0x14c>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	3301      	adds	r3, #1
 80075e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80075e4:	4a4b      	ldr	r2, [pc, #300]	; (8007714 <xTaskIncrementTick+0x14c>)
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d120      	bne.n	8007632 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80075f0:	4b49      	ldr	r3, [pc, #292]	; (8007718 <xTaskIncrementTick+0x150>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d00a      	beq.n	8007610 <xTaskIncrementTick+0x48>
	__asm volatile
 80075fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075fe:	f383 8811 	msr	BASEPRI, r3
 8007602:	f3bf 8f6f 	isb	sy
 8007606:	f3bf 8f4f 	dsb	sy
 800760a:	603b      	str	r3, [r7, #0]
}
 800760c:	bf00      	nop
 800760e:	e7fe      	b.n	800760e <xTaskIncrementTick+0x46>
 8007610:	4b41      	ldr	r3, [pc, #260]	; (8007718 <xTaskIncrementTick+0x150>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	60fb      	str	r3, [r7, #12]
 8007616:	4b41      	ldr	r3, [pc, #260]	; (800771c <xTaskIncrementTick+0x154>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a3f      	ldr	r2, [pc, #252]	; (8007718 <xTaskIncrementTick+0x150>)
 800761c:	6013      	str	r3, [r2, #0]
 800761e:	4a3f      	ldr	r2, [pc, #252]	; (800771c <xTaskIncrementTick+0x154>)
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	6013      	str	r3, [r2, #0]
 8007624:	4b3e      	ldr	r3, [pc, #248]	; (8007720 <xTaskIncrementTick+0x158>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	3301      	adds	r3, #1
 800762a:	4a3d      	ldr	r2, [pc, #244]	; (8007720 <xTaskIncrementTick+0x158>)
 800762c:	6013      	str	r3, [r2, #0]
 800762e:	f000 fadd 	bl	8007bec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007632:	4b3c      	ldr	r3, [pc, #240]	; (8007724 <xTaskIncrementTick+0x15c>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	693a      	ldr	r2, [r7, #16]
 8007638:	429a      	cmp	r2, r3
 800763a:	d349      	bcc.n	80076d0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800763c:	4b36      	ldr	r3, [pc, #216]	; (8007718 <xTaskIncrementTick+0x150>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d104      	bne.n	8007650 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007646:	4b37      	ldr	r3, [pc, #220]	; (8007724 <xTaskIncrementTick+0x15c>)
 8007648:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800764c:	601a      	str	r2, [r3, #0]
					break;
 800764e:	e03f      	b.n	80076d0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007650:	4b31      	ldr	r3, [pc, #196]	; (8007718 <xTaskIncrementTick+0x150>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007660:	693a      	ldr	r2, [r7, #16]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	429a      	cmp	r2, r3
 8007666:	d203      	bcs.n	8007670 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007668:	4a2e      	ldr	r2, [pc, #184]	; (8007724 <xTaskIncrementTick+0x15c>)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800766e:	e02f      	b.n	80076d0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	3304      	adds	r3, #4
 8007674:	4618      	mov	r0, r3
 8007676:	f7fe fc05 	bl	8005e84 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800767e:	2b00      	cmp	r3, #0
 8007680:	d004      	beq.n	800768c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	3318      	adds	r3, #24
 8007686:	4618      	mov	r0, r3
 8007688:	f7fe fbfc 	bl	8005e84 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007690:	4b25      	ldr	r3, [pc, #148]	; (8007728 <xTaskIncrementTick+0x160>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	429a      	cmp	r2, r3
 8007696:	d903      	bls.n	80076a0 <xTaskIncrementTick+0xd8>
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800769c:	4a22      	ldr	r2, [pc, #136]	; (8007728 <xTaskIncrementTick+0x160>)
 800769e:	6013      	str	r3, [r2, #0]
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076a4:	4613      	mov	r3, r2
 80076a6:	009b      	lsls	r3, r3, #2
 80076a8:	4413      	add	r3, r2
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	4a1f      	ldr	r2, [pc, #124]	; (800772c <xTaskIncrementTick+0x164>)
 80076ae:	441a      	add	r2, r3
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	3304      	adds	r3, #4
 80076b4:	4619      	mov	r1, r3
 80076b6:	4610      	mov	r0, r2
 80076b8:	f7fe fb87 	bl	8005dca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076c0:	4b1b      	ldr	r3, [pc, #108]	; (8007730 <xTaskIncrementTick+0x168>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d3b8      	bcc.n	800763c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80076ca:	2301      	movs	r3, #1
 80076cc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076ce:	e7b5      	b.n	800763c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80076d0:	4b17      	ldr	r3, [pc, #92]	; (8007730 <xTaskIncrementTick+0x168>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076d6:	4915      	ldr	r1, [pc, #84]	; (800772c <xTaskIncrementTick+0x164>)
 80076d8:	4613      	mov	r3, r2
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	4413      	add	r3, r2
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	440b      	add	r3, r1
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d901      	bls.n	80076ec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80076e8:	2301      	movs	r3, #1
 80076ea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80076ec:	4b11      	ldr	r3, [pc, #68]	; (8007734 <xTaskIncrementTick+0x16c>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d007      	beq.n	8007704 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80076f4:	2301      	movs	r3, #1
 80076f6:	617b      	str	r3, [r7, #20]
 80076f8:	e004      	b.n	8007704 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80076fa:	4b0f      	ldr	r3, [pc, #60]	; (8007738 <xTaskIncrementTick+0x170>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	3301      	adds	r3, #1
 8007700:	4a0d      	ldr	r2, [pc, #52]	; (8007738 <xTaskIncrementTick+0x170>)
 8007702:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007704:	697b      	ldr	r3, [r7, #20]
}
 8007706:	4618      	mov	r0, r3
 8007708:	3718      	adds	r7, #24
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
 800770e:	bf00      	nop
 8007710:	200018fc 	.word	0x200018fc
 8007714:	200018d8 	.word	0x200018d8
 8007718:	2000188c 	.word	0x2000188c
 800771c:	20001890 	.word	0x20001890
 8007720:	200018ec 	.word	0x200018ec
 8007724:	200018f4 	.word	0x200018f4
 8007728:	200018dc 	.word	0x200018dc
 800772c:	20001404 	.word	0x20001404
 8007730:	20001400 	.word	0x20001400
 8007734:	200018e8 	.word	0x200018e8
 8007738:	200018e4 	.word	0x200018e4

0800773c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800773c:	b480      	push	{r7}
 800773e:	b085      	sub	sp, #20
 8007740:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007742:	4b2a      	ldr	r3, [pc, #168]	; (80077ec <vTaskSwitchContext+0xb0>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d003      	beq.n	8007752 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800774a:	4b29      	ldr	r3, [pc, #164]	; (80077f0 <vTaskSwitchContext+0xb4>)
 800774c:	2201      	movs	r2, #1
 800774e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007750:	e046      	b.n	80077e0 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8007752:	4b27      	ldr	r3, [pc, #156]	; (80077f0 <vTaskSwitchContext+0xb4>)
 8007754:	2200      	movs	r2, #0
 8007756:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007758:	4b26      	ldr	r3, [pc, #152]	; (80077f4 <vTaskSwitchContext+0xb8>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	60fb      	str	r3, [r7, #12]
 800775e:	e010      	b.n	8007782 <vTaskSwitchContext+0x46>
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d10a      	bne.n	800777c <vTaskSwitchContext+0x40>
	__asm volatile
 8007766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800776a:	f383 8811 	msr	BASEPRI, r3
 800776e:	f3bf 8f6f 	isb	sy
 8007772:	f3bf 8f4f 	dsb	sy
 8007776:	607b      	str	r3, [r7, #4]
}
 8007778:	bf00      	nop
 800777a:	e7fe      	b.n	800777a <vTaskSwitchContext+0x3e>
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	3b01      	subs	r3, #1
 8007780:	60fb      	str	r3, [r7, #12]
 8007782:	491d      	ldr	r1, [pc, #116]	; (80077f8 <vTaskSwitchContext+0xbc>)
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	4613      	mov	r3, r2
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	4413      	add	r3, r2
 800778c:	009b      	lsls	r3, r3, #2
 800778e:	440b      	add	r3, r1
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d0e4      	beq.n	8007760 <vTaskSwitchContext+0x24>
 8007796:	68fa      	ldr	r2, [r7, #12]
 8007798:	4613      	mov	r3, r2
 800779a:	009b      	lsls	r3, r3, #2
 800779c:	4413      	add	r3, r2
 800779e:	009b      	lsls	r3, r3, #2
 80077a0:	4a15      	ldr	r2, [pc, #84]	; (80077f8 <vTaskSwitchContext+0xbc>)
 80077a2:	4413      	add	r3, r2
 80077a4:	60bb      	str	r3, [r7, #8]
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	685a      	ldr	r2, [r3, #4]
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	605a      	str	r2, [r3, #4]
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	685a      	ldr	r2, [r3, #4]
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	3308      	adds	r3, #8
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d104      	bne.n	80077c6 <vTaskSwitchContext+0x8a>
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	685a      	ldr	r2, [r3, #4]
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	605a      	str	r2, [r3, #4]
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	4a0b      	ldr	r2, [pc, #44]	; (80077fc <vTaskSwitchContext+0xc0>)
 80077ce:	6013      	str	r3, [r2, #0]
 80077d0:	4a08      	ldr	r2, [pc, #32]	; (80077f4 <vTaskSwitchContext+0xb8>)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80077d6:	4b09      	ldr	r3, [pc, #36]	; (80077fc <vTaskSwitchContext+0xc0>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	3358      	adds	r3, #88	; 0x58
 80077dc:	4a08      	ldr	r2, [pc, #32]	; (8007800 <vTaskSwitchContext+0xc4>)
 80077de:	6013      	str	r3, [r2, #0]
}
 80077e0:	bf00      	nop
 80077e2:	3714      	adds	r7, #20
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr
 80077ec:	200018fc 	.word	0x200018fc
 80077f0:	200018e8 	.word	0x200018e8
 80077f4:	200018dc 	.word	0x200018dc
 80077f8:	20001404 	.word	0x20001404
 80077fc:	20001400 	.word	0x20001400
 8007800:	20000160 	.word	0x20000160

08007804 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b084      	sub	sp, #16
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d10a      	bne.n	800782a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007818:	f383 8811 	msr	BASEPRI, r3
 800781c:	f3bf 8f6f 	isb	sy
 8007820:	f3bf 8f4f 	dsb	sy
 8007824:	60fb      	str	r3, [r7, #12]
}
 8007826:	bf00      	nop
 8007828:	e7fe      	b.n	8007828 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800782a:	4b07      	ldr	r3, [pc, #28]	; (8007848 <vTaskPlaceOnEventList+0x44>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	3318      	adds	r3, #24
 8007830:	4619      	mov	r1, r3
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f7fe faed 	bl	8005e12 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007838:	2101      	movs	r1, #1
 800783a:	6838      	ldr	r0, [r7, #0]
 800783c:	f000 fb90 	bl	8007f60 <prvAddCurrentTaskToDelayedList>
}
 8007840:	bf00      	nop
 8007842:	3710      	adds	r7, #16
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}
 8007848:	20001400 	.word	0x20001400

0800784c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800784c:	b580      	push	{r7, lr}
 800784e:	b086      	sub	sp, #24
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10a      	bne.n	8007874 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800785e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007862:	f383 8811 	msr	BASEPRI, r3
 8007866:	f3bf 8f6f 	isb	sy
 800786a:	f3bf 8f4f 	dsb	sy
 800786e:	617b      	str	r3, [r7, #20]
}
 8007870:	bf00      	nop
 8007872:	e7fe      	b.n	8007872 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007874:	4b0a      	ldr	r3, [pc, #40]	; (80078a0 <vTaskPlaceOnEventListRestricted+0x54>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	3318      	adds	r3, #24
 800787a:	4619      	mov	r1, r3
 800787c:	68f8      	ldr	r0, [r7, #12]
 800787e:	f7fe faa4 	bl	8005dca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d002      	beq.n	800788e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007888:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800788c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800788e:	6879      	ldr	r1, [r7, #4]
 8007890:	68b8      	ldr	r0, [r7, #8]
 8007892:	f000 fb65 	bl	8007f60 <prvAddCurrentTaskToDelayedList>
	}
 8007896:	bf00      	nop
 8007898:	3718      	adds	r7, #24
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}
 800789e:	bf00      	nop
 80078a0:	20001400 	.word	0x20001400

080078a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b086      	sub	sp, #24
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d10a      	bne.n	80078d0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80078ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078be:	f383 8811 	msr	BASEPRI, r3
 80078c2:	f3bf 8f6f 	isb	sy
 80078c6:	f3bf 8f4f 	dsb	sy
 80078ca:	60fb      	str	r3, [r7, #12]
}
 80078cc:	bf00      	nop
 80078ce:	e7fe      	b.n	80078ce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	3318      	adds	r3, #24
 80078d4:	4618      	mov	r0, r3
 80078d6:	f7fe fad5 	bl	8005e84 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078da:	4b1e      	ldr	r3, [pc, #120]	; (8007954 <xTaskRemoveFromEventList+0xb0>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d11d      	bne.n	800791e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	3304      	adds	r3, #4
 80078e6:	4618      	mov	r0, r3
 80078e8:	f7fe facc 	bl	8005e84 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078f0:	4b19      	ldr	r3, [pc, #100]	; (8007958 <xTaskRemoveFromEventList+0xb4>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	429a      	cmp	r2, r3
 80078f6:	d903      	bls.n	8007900 <xTaskRemoveFromEventList+0x5c>
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078fc:	4a16      	ldr	r2, [pc, #88]	; (8007958 <xTaskRemoveFromEventList+0xb4>)
 80078fe:	6013      	str	r3, [r2, #0]
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007904:	4613      	mov	r3, r2
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	4413      	add	r3, r2
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	4a13      	ldr	r2, [pc, #76]	; (800795c <xTaskRemoveFromEventList+0xb8>)
 800790e:	441a      	add	r2, r3
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	3304      	adds	r3, #4
 8007914:	4619      	mov	r1, r3
 8007916:	4610      	mov	r0, r2
 8007918:	f7fe fa57 	bl	8005dca <vListInsertEnd>
 800791c:	e005      	b.n	800792a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	3318      	adds	r3, #24
 8007922:	4619      	mov	r1, r3
 8007924:	480e      	ldr	r0, [pc, #56]	; (8007960 <xTaskRemoveFromEventList+0xbc>)
 8007926:	f7fe fa50 	bl	8005dca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800792e:	4b0d      	ldr	r3, [pc, #52]	; (8007964 <xTaskRemoveFromEventList+0xc0>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007934:	429a      	cmp	r2, r3
 8007936:	d905      	bls.n	8007944 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007938:	2301      	movs	r3, #1
 800793a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800793c:	4b0a      	ldr	r3, [pc, #40]	; (8007968 <xTaskRemoveFromEventList+0xc4>)
 800793e:	2201      	movs	r2, #1
 8007940:	601a      	str	r2, [r3, #0]
 8007942:	e001      	b.n	8007948 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007944:	2300      	movs	r3, #0
 8007946:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007948:	697b      	ldr	r3, [r7, #20]
}
 800794a:	4618      	mov	r0, r3
 800794c:	3718      	adds	r7, #24
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	200018fc 	.word	0x200018fc
 8007958:	200018dc 	.word	0x200018dc
 800795c:	20001404 	.word	0x20001404
 8007960:	20001894 	.word	0x20001894
 8007964:	20001400 	.word	0x20001400
 8007968:	200018e8 	.word	0x200018e8

0800796c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007974:	4b06      	ldr	r3, [pc, #24]	; (8007990 <vTaskInternalSetTimeOutState+0x24>)
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800797c:	4b05      	ldr	r3, [pc, #20]	; (8007994 <vTaskInternalSetTimeOutState+0x28>)
 800797e:	681a      	ldr	r2, [r3, #0]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	605a      	str	r2, [r3, #4]
}
 8007984:	bf00      	nop
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr
 8007990:	200018ec 	.word	0x200018ec
 8007994:	200018d8 	.word	0x200018d8

08007998 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b088      	sub	sp, #32
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10a      	bne.n	80079be <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80079a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ac:	f383 8811 	msr	BASEPRI, r3
 80079b0:	f3bf 8f6f 	isb	sy
 80079b4:	f3bf 8f4f 	dsb	sy
 80079b8:	613b      	str	r3, [r7, #16]
}
 80079ba:	bf00      	nop
 80079bc:	e7fe      	b.n	80079bc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d10a      	bne.n	80079da <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80079c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079c8:	f383 8811 	msr	BASEPRI, r3
 80079cc:	f3bf 8f6f 	isb	sy
 80079d0:	f3bf 8f4f 	dsb	sy
 80079d4:	60fb      	str	r3, [r7, #12]
}
 80079d6:	bf00      	nop
 80079d8:	e7fe      	b.n	80079d8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80079da:	f000 ff93 	bl	8008904 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80079de:	4b1d      	ldr	r3, [pc, #116]	; (8007a54 <xTaskCheckForTimeOut+0xbc>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	69ba      	ldr	r2, [r7, #24]
 80079ea:	1ad3      	subs	r3, r2, r3
 80079ec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079f6:	d102      	bne.n	80079fe <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80079f8:	2300      	movs	r3, #0
 80079fa:	61fb      	str	r3, [r7, #28]
 80079fc:	e023      	b.n	8007a46 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	4b15      	ldr	r3, [pc, #84]	; (8007a58 <xTaskCheckForTimeOut+0xc0>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d007      	beq.n	8007a1a <xTaskCheckForTimeOut+0x82>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	69ba      	ldr	r2, [r7, #24]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d302      	bcc.n	8007a1a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007a14:	2301      	movs	r3, #1
 8007a16:	61fb      	str	r3, [r7, #28]
 8007a18:	e015      	b.n	8007a46 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	697a      	ldr	r2, [r7, #20]
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d20b      	bcs.n	8007a3c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	697b      	ldr	r3, [r7, #20]
 8007a2a:	1ad2      	subs	r2, r2, r3
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f7ff ff9b 	bl	800796c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007a36:	2300      	movs	r3, #0
 8007a38:	61fb      	str	r3, [r7, #28]
 8007a3a:	e004      	b.n	8007a46 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007a42:	2301      	movs	r3, #1
 8007a44:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007a46:	f000 ff8d 	bl	8008964 <vPortExitCritical>

	return xReturn;
 8007a4a:	69fb      	ldr	r3, [r7, #28]
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3720      	adds	r7, #32
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}
 8007a54:	200018d8 	.word	0x200018d8
 8007a58:	200018ec 	.word	0x200018ec

08007a5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007a60:	4b03      	ldr	r3, [pc, #12]	; (8007a70 <vTaskMissedYield+0x14>)
 8007a62:	2201      	movs	r2, #1
 8007a64:	601a      	str	r2, [r3, #0]
}
 8007a66:	bf00      	nop
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr
 8007a70:	200018e8 	.word	0x200018e8

08007a74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b082      	sub	sp, #8
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007a7c:	f000 f854 	bl	8007b28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a80:	4b07      	ldr	r3, [pc, #28]	; (8007aa0 <prvIdleTask+0x2c>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d907      	bls.n	8007a98 <prvIdleTask+0x24>
			{
				taskYIELD();
 8007a88:	4b06      	ldr	r3, [pc, #24]	; (8007aa4 <prvIdleTask+0x30>)
 8007a8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a8e:	601a      	str	r2, [r3, #0]
 8007a90:	f3bf 8f4f 	dsb	sy
 8007a94:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8007a98:	f7f9 fa04 	bl	8000ea4 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8007a9c:	e7ee      	b.n	8007a7c <prvIdleTask+0x8>
 8007a9e:	bf00      	nop
 8007aa0:	20001404 	.word	0x20001404
 8007aa4:	e000ed04 	.word	0xe000ed04

08007aa8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b082      	sub	sp, #8
 8007aac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007aae:	2300      	movs	r3, #0
 8007ab0:	607b      	str	r3, [r7, #4]
 8007ab2:	e00c      	b.n	8007ace <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007ab4:	687a      	ldr	r2, [r7, #4]
 8007ab6:	4613      	mov	r3, r2
 8007ab8:	009b      	lsls	r3, r3, #2
 8007aba:	4413      	add	r3, r2
 8007abc:	009b      	lsls	r3, r3, #2
 8007abe:	4a12      	ldr	r2, [pc, #72]	; (8007b08 <prvInitialiseTaskLists+0x60>)
 8007ac0:	4413      	add	r3, r2
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f7fe f954 	bl	8005d70 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	3301      	adds	r3, #1
 8007acc:	607b      	str	r3, [r7, #4]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2b37      	cmp	r3, #55	; 0x37
 8007ad2:	d9ef      	bls.n	8007ab4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007ad4:	480d      	ldr	r0, [pc, #52]	; (8007b0c <prvInitialiseTaskLists+0x64>)
 8007ad6:	f7fe f94b 	bl	8005d70 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007ada:	480d      	ldr	r0, [pc, #52]	; (8007b10 <prvInitialiseTaskLists+0x68>)
 8007adc:	f7fe f948 	bl	8005d70 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007ae0:	480c      	ldr	r0, [pc, #48]	; (8007b14 <prvInitialiseTaskLists+0x6c>)
 8007ae2:	f7fe f945 	bl	8005d70 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007ae6:	480c      	ldr	r0, [pc, #48]	; (8007b18 <prvInitialiseTaskLists+0x70>)
 8007ae8:	f7fe f942 	bl	8005d70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007aec:	480b      	ldr	r0, [pc, #44]	; (8007b1c <prvInitialiseTaskLists+0x74>)
 8007aee:	f7fe f93f 	bl	8005d70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007af2:	4b0b      	ldr	r3, [pc, #44]	; (8007b20 <prvInitialiseTaskLists+0x78>)
 8007af4:	4a05      	ldr	r2, [pc, #20]	; (8007b0c <prvInitialiseTaskLists+0x64>)
 8007af6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007af8:	4b0a      	ldr	r3, [pc, #40]	; (8007b24 <prvInitialiseTaskLists+0x7c>)
 8007afa:	4a05      	ldr	r2, [pc, #20]	; (8007b10 <prvInitialiseTaskLists+0x68>)
 8007afc:	601a      	str	r2, [r3, #0]
}
 8007afe:	bf00      	nop
 8007b00:	3708      	adds	r7, #8
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	bf00      	nop
 8007b08:	20001404 	.word	0x20001404
 8007b0c:	20001864 	.word	0x20001864
 8007b10:	20001878 	.word	0x20001878
 8007b14:	20001894 	.word	0x20001894
 8007b18:	200018a8 	.word	0x200018a8
 8007b1c:	200018c0 	.word	0x200018c0
 8007b20:	2000188c 	.word	0x2000188c
 8007b24:	20001890 	.word	0x20001890

08007b28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b082      	sub	sp, #8
 8007b2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b2e:	e019      	b.n	8007b64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007b30:	f000 fee8 	bl	8008904 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b34:	4b10      	ldr	r3, [pc, #64]	; (8007b78 <prvCheckTasksWaitingTermination+0x50>)
 8007b36:	68db      	ldr	r3, [r3, #12]
 8007b38:	68db      	ldr	r3, [r3, #12]
 8007b3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	3304      	adds	r3, #4
 8007b40:	4618      	mov	r0, r3
 8007b42:	f7fe f99f 	bl	8005e84 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007b46:	4b0d      	ldr	r3, [pc, #52]	; (8007b7c <prvCheckTasksWaitingTermination+0x54>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	3b01      	subs	r3, #1
 8007b4c:	4a0b      	ldr	r2, [pc, #44]	; (8007b7c <prvCheckTasksWaitingTermination+0x54>)
 8007b4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007b50:	4b0b      	ldr	r3, [pc, #44]	; (8007b80 <prvCheckTasksWaitingTermination+0x58>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	3b01      	subs	r3, #1
 8007b56:	4a0a      	ldr	r2, [pc, #40]	; (8007b80 <prvCheckTasksWaitingTermination+0x58>)
 8007b58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007b5a:	f000 ff03 	bl	8008964 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 f810 	bl	8007b84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b64:	4b06      	ldr	r3, [pc, #24]	; (8007b80 <prvCheckTasksWaitingTermination+0x58>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d1e1      	bne.n	8007b30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007b6c:	bf00      	nop
 8007b6e:	bf00      	nop
 8007b70:	3708      	adds	r7, #8
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}
 8007b76:	bf00      	nop
 8007b78:	200018a8 	.word	0x200018a8
 8007b7c:	200018d4 	.word	0x200018d4
 8007b80:	200018bc 	.word	0x200018bc

08007b84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b084      	sub	sp, #16
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	3358      	adds	r3, #88	; 0x58
 8007b90:	4618      	mov	r0, r3
 8007b92:	f001 faef 	bl	8009174 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 317d 	ldrb.w	r3, [r3, #381]	; 0x17d
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d108      	bne.n	8007bb2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f001 f89b 	bl	8008ce0 <vPortFree>
				vPortFree( pxTCB );
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f001 f898 	bl	8008ce0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007bb0:	e018      	b.n	8007be4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f893 317d 	ldrb.w	r3, [r3, #381]	; 0x17d
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d103      	bne.n	8007bc4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f001 f88f 	bl	8008ce0 <vPortFree>
	}
 8007bc2:	e00f      	b.n	8007be4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f893 317d 	ldrb.w	r3, [r3, #381]	; 0x17d
 8007bca:	2b02      	cmp	r3, #2
 8007bcc:	d00a      	beq.n	8007be4 <prvDeleteTCB+0x60>
	__asm volatile
 8007bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bd2:	f383 8811 	msr	BASEPRI, r3
 8007bd6:	f3bf 8f6f 	isb	sy
 8007bda:	f3bf 8f4f 	dsb	sy
 8007bde:	60fb      	str	r3, [r7, #12]
}
 8007be0:	bf00      	nop
 8007be2:	e7fe      	b.n	8007be2 <prvDeleteTCB+0x5e>
	}
 8007be4:	bf00      	nop
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bf2:	4b0c      	ldr	r3, [pc, #48]	; (8007c24 <prvResetNextTaskUnblockTime+0x38>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d104      	bne.n	8007c06 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007bfc:	4b0a      	ldr	r3, [pc, #40]	; (8007c28 <prvResetNextTaskUnblockTime+0x3c>)
 8007bfe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c02:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007c04:	e008      	b.n	8007c18 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c06:	4b07      	ldr	r3, [pc, #28]	; (8007c24 <prvResetNextTaskUnblockTime+0x38>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	4a04      	ldr	r2, [pc, #16]	; (8007c28 <prvResetNextTaskUnblockTime+0x3c>)
 8007c16:	6013      	str	r3, [r2, #0]
}
 8007c18:	bf00      	nop
 8007c1a:	370c      	adds	r7, #12
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr
 8007c24:	2000188c 	.word	0x2000188c
 8007c28:	200018f4 	.word	0x200018f4

08007c2c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007c32:	4b05      	ldr	r3, [pc, #20]	; (8007c48 <xTaskGetCurrentTaskHandle+0x1c>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007c38:	687b      	ldr	r3, [r7, #4]
	}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	370c      	adds	r7, #12
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c44:	4770      	bx	lr
 8007c46:	bf00      	nop
 8007c48:	20001400 	.word	0x20001400

08007c4c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007c52:	4b0b      	ldr	r3, [pc, #44]	; (8007c80 <xTaskGetSchedulerState+0x34>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d102      	bne.n	8007c60 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	607b      	str	r3, [r7, #4]
 8007c5e:	e008      	b.n	8007c72 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c60:	4b08      	ldr	r3, [pc, #32]	; (8007c84 <xTaskGetSchedulerState+0x38>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d102      	bne.n	8007c6e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007c68:	2302      	movs	r3, #2
 8007c6a:	607b      	str	r3, [r7, #4]
 8007c6c:	e001      	b.n	8007c72 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007c72:	687b      	ldr	r3, [r7, #4]
	}
 8007c74:	4618      	mov	r0, r3
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr
 8007c80:	200018e0 	.word	0x200018e0
 8007c84:	200018fc 	.word	0x200018fc

08007c88 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b084      	sub	sp, #16
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007c94:	2300      	movs	r3, #0
 8007c96:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d051      	beq.n	8007d42 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ca2:	4b2a      	ldr	r3, [pc, #168]	; (8007d4c <xTaskPriorityInherit+0xc4>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d241      	bcs.n	8007d30 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	699b      	ldr	r3, [r3, #24]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	db06      	blt.n	8007cc2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007cb4:	4b25      	ldr	r3, [pc, #148]	; (8007d4c <xTaskPriorityInherit+0xc4>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cba:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	6959      	ldr	r1, [r3, #20]
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cca:	4613      	mov	r3, r2
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	4413      	add	r3, r2
 8007cd0:	009b      	lsls	r3, r3, #2
 8007cd2:	4a1f      	ldr	r2, [pc, #124]	; (8007d50 <xTaskPriorityInherit+0xc8>)
 8007cd4:	4413      	add	r3, r2
 8007cd6:	4299      	cmp	r1, r3
 8007cd8:	d122      	bne.n	8007d20 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	3304      	adds	r3, #4
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f7fe f8d0 	bl	8005e84 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007ce4:	4b19      	ldr	r3, [pc, #100]	; (8007d4c <xTaskPriorityInherit+0xc4>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cf2:	4b18      	ldr	r3, [pc, #96]	; (8007d54 <xTaskPriorityInherit+0xcc>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d903      	bls.n	8007d02 <xTaskPriorityInherit+0x7a>
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cfe:	4a15      	ldr	r2, [pc, #84]	; (8007d54 <xTaskPriorityInherit+0xcc>)
 8007d00:	6013      	str	r3, [r2, #0]
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d06:	4613      	mov	r3, r2
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	4413      	add	r3, r2
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	4a10      	ldr	r2, [pc, #64]	; (8007d50 <xTaskPriorityInherit+0xc8>)
 8007d10:	441a      	add	r2, r3
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	3304      	adds	r3, #4
 8007d16:	4619      	mov	r1, r3
 8007d18:	4610      	mov	r0, r2
 8007d1a:	f7fe f856 	bl	8005dca <vListInsertEnd>
 8007d1e:	e004      	b.n	8007d2a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007d20:	4b0a      	ldr	r3, [pc, #40]	; (8007d4c <xTaskPriorityInherit+0xc4>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	60fb      	str	r3, [r7, #12]
 8007d2e:	e008      	b.n	8007d42 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d34:	4b05      	ldr	r3, [pc, #20]	; (8007d4c <xTaskPriorityInherit+0xc4>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	d201      	bcs.n	8007d42 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007d42:	68fb      	ldr	r3, [r7, #12]
	}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3710      	adds	r7, #16
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}
 8007d4c:	20001400 	.word	0x20001400
 8007d50:	20001404 	.word	0x20001404
 8007d54:	200018dc 	.word	0x200018dc

08007d58 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b086      	sub	sp, #24
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007d64:	2300      	movs	r3, #0
 8007d66:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d056      	beq.n	8007e1c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007d6e:	4b2e      	ldr	r3, [pc, #184]	; (8007e28 <xTaskPriorityDisinherit+0xd0>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	693a      	ldr	r2, [r7, #16]
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d00a      	beq.n	8007d8e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d7c:	f383 8811 	msr	BASEPRI, r3
 8007d80:	f3bf 8f6f 	isb	sy
 8007d84:	f3bf 8f4f 	dsb	sy
 8007d88:	60fb      	str	r3, [r7, #12]
}
 8007d8a:	bf00      	nop
 8007d8c:	e7fe      	b.n	8007d8c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d10a      	bne.n	8007dac <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d9a:	f383 8811 	msr	BASEPRI, r3
 8007d9e:	f3bf 8f6f 	isb	sy
 8007da2:	f3bf 8f4f 	dsb	sy
 8007da6:	60bb      	str	r3, [r7, #8]
}
 8007da8:	bf00      	nop
 8007daa:	e7fe      	b.n	8007daa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007db0:	1e5a      	subs	r2, r3, #1
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d02c      	beq.n	8007e1c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d128      	bne.n	8007e1c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	3304      	adds	r3, #4
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f7fe f858 	bl	8005e84 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007de0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dec:	4b0f      	ldr	r3, [pc, #60]	; (8007e2c <xTaskPriorityDisinherit+0xd4>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d903      	bls.n	8007dfc <xTaskPriorityDisinherit+0xa4>
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007df8:	4a0c      	ldr	r2, [pc, #48]	; (8007e2c <xTaskPriorityDisinherit+0xd4>)
 8007dfa:	6013      	str	r3, [r2, #0]
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e00:	4613      	mov	r3, r2
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	4413      	add	r3, r2
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	4a09      	ldr	r2, [pc, #36]	; (8007e30 <xTaskPriorityDisinherit+0xd8>)
 8007e0a:	441a      	add	r2, r3
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	3304      	adds	r3, #4
 8007e10:	4619      	mov	r1, r3
 8007e12:	4610      	mov	r0, r2
 8007e14:	f7fd ffd9 	bl	8005dca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007e1c:	697b      	ldr	r3, [r7, #20]
	}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3718      	adds	r7, #24
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop
 8007e28:	20001400 	.word	0x20001400
 8007e2c:	200018dc 	.word	0x200018dc
 8007e30:	20001404 	.word	0x20001404

08007e34 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b088      	sub	sp, #32
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007e42:	2301      	movs	r3, #1
 8007e44:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d06a      	beq.n	8007f22 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007e4c:	69bb      	ldr	r3, [r7, #24]
 8007e4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d10a      	bne.n	8007e6a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e58:	f383 8811 	msr	BASEPRI, r3
 8007e5c:	f3bf 8f6f 	isb	sy
 8007e60:	f3bf 8f4f 	dsb	sy
 8007e64:	60fb      	str	r3, [r7, #12]
}
 8007e66:	bf00      	nop
 8007e68:	e7fe      	b.n	8007e68 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007e6a:	69bb      	ldr	r3, [r7, #24]
 8007e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e6e:	683a      	ldr	r2, [r7, #0]
 8007e70:	429a      	cmp	r2, r3
 8007e72:	d902      	bls.n	8007e7a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	61fb      	str	r3, [r7, #28]
 8007e78:	e002      	b.n	8007e80 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007e7a:	69bb      	ldr	r3, [r7, #24]
 8007e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e7e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007e80:	69bb      	ldr	r3, [r7, #24]
 8007e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e84:	69fa      	ldr	r2, [r7, #28]
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d04b      	beq.n	8007f22 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e8e:	697a      	ldr	r2, [r7, #20]
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d146      	bne.n	8007f22 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007e94:	4b25      	ldr	r3, [pc, #148]	; (8007f2c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	69ba      	ldr	r2, [r7, #24]
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d10a      	bne.n	8007eb4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ea2:	f383 8811 	msr	BASEPRI, r3
 8007ea6:	f3bf 8f6f 	isb	sy
 8007eaa:	f3bf 8f4f 	dsb	sy
 8007eae:	60bb      	str	r3, [r7, #8]
}
 8007eb0:	bf00      	nop
 8007eb2:	e7fe      	b.n	8007eb2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007eb4:	69bb      	ldr	r3, [r7, #24]
 8007eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eb8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007eba:	69bb      	ldr	r3, [r7, #24]
 8007ebc:	69fa      	ldr	r2, [r7, #28]
 8007ebe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007ec0:	69bb      	ldr	r3, [r7, #24]
 8007ec2:	699b      	ldr	r3, [r3, #24]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	db04      	blt.n	8007ed2 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ec8:	69fb      	ldr	r3, [r7, #28]
 8007eca:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007ece:	69bb      	ldr	r3, [r7, #24]
 8007ed0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007ed2:	69bb      	ldr	r3, [r7, #24]
 8007ed4:	6959      	ldr	r1, [r3, #20]
 8007ed6:	693a      	ldr	r2, [r7, #16]
 8007ed8:	4613      	mov	r3, r2
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	4413      	add	r3, r2
 8007ede:	009b      	lsls	r3, r3, #2
 8007ee0:	4a13      	ldr	r2, [pc, #76]	; (8007f30 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007ee2:	4413      	add	r3, r2
 8007ee4:	4299      	cmp	r1, r3
 8007ee6:	d11c      	bne.n	8007f22 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ee8:	69bb      	ldr	r3, [r7, #24]
 8007eea:	3304      	adds	r3, #4
 8007eec:	4618      	mov	r0, r3
 8007eee:	f7fd ffc9 	bl	8005e84 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007ef2:	69bb      	ldr	r3, [r7, #24]
 8007ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ef6:	4b0f      	ldr	r3, [pc, #60]	; (8007f34 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d903      	bls.n	8007f06 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8007efe:	69bb      	ldr	r3, [r7, #24]
 8007f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f02:	4a0c      	ldr	r2, [pc, #48]	; (8007f34 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007f04:	6013      	str	r3, [r2, #0]
 8007f06:	69bb      	ldr	r3, [r7, #24]
 8007f08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f0a:	4613      	mov	r3, r2
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	4413      	add	r3, r2
 8007f10:	009b      	lsls	r3, r3, #2
 8007f12:	4a07      	ldr	r2, [pc, #28]	; (8007f30 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007f14:	441a      	add	r2, r3
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	3304      	adds	r3, #4
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	4610      	mov	r0, r2
 8007f1e:	f7fd ff54 	bl	8005dca <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007f22:	bf00      	nop
 8007f24:	3720      	adds	r7, #32
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}
 8007f2a:	bf00      	nop
 8007f2c:	20001400 	.word	0x20001400
 8007f30:	20001404 	.word	0x20001404
 8007f34:	200018dc 	.word	0x200018dc

08007f38 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007f38:	b480      	push	{r7}
 8007f3a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007f3c:	4b07      	ldr	r3, [pc, #28]	; (8007f5c <pvTaskIncrementMutexHeldCount+0x24>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d004      	beq.n	8007f4e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007f44:	4b05      	ldr	r3, [pc, #20]	; (8007f5c <pvTaskIncrementMutexHeldCount+0x24>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f4a:	3201      	adds	r2, #1
 8007f4c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8007f4e:	4b03      	ldr	r3, [pc, #12]	; (8007f5c <pvTaskIncrementMutexHeldCount+0x24>)
 8007f50:	681b      	ldr	r3, [r3, #0]
	}
 8007f52:	4618      	mov	r0, r3
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr
 8007f5c:	20001400 	.word	0x20001400

08007f60 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007f6a:	4b21      	ldr	r3, [pc, #132]	; (8007ff0 <prvAddCurrentTaskToDelayedList+0x90>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f70:	4b20      	ldr	r3, [pc, #128]	; (8007ff4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	3304      	adds	r3, #4
 8007f76:	4618      	mov	r0, r3
 8007f78:	f7fd ff84 	bl	8005e84 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f82:	d10a      	bne.n	8007f9a <prvAddCurrentTaskToDelayedList+0x3a>
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d007      	beq.n	8007f9a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f8a:	4b1a      	ldr	r3, [pc, #104]	; (8007ff4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	3304      	adds	r3, #4
 8007f90:	4619      	mov	r1, r3
 8007f92:	4819      	ldr	r0, [pc, #100]	; (8007ff8 <prvAddCurrentTaskToDelayedList+0x98>)
 8007f94:	f7fd ff19 	bl	8005dca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007f98:	e026      	b.n	8007fe8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007f9a:	68fa      	ldr	r2, [r7, #12]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	4413      	add	r3, r2
 8007fa0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007fa2:	4b14      	ldr	r3, [pc, #80]	; (8007ff4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	68ba      	ldr	r2, [r7, #8]
 8007fa8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007faa:	68ba      	ldr	r2, [r7, #8]
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d209      	bcs.n	8007fc6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fb2:	4b12      	ldr	r3, [pc, #72]	; (8007ffc <prvAddCurrentTaskToDelayedList+0x9c>)
 8007fb4:	681a      	ldr	r2, [r3, #0]
 8007fb6:	4b0f      	ldr	r3, [pc, #60]	; (8007ff4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	3304      	adds	r3, #4
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	4610      	mov	r0, r2
 8007fc0:	f7fd ff27 	bl	8005e12 <vListInsert>
}
 8007fc4:	e010      	b.n	8007fe8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fc6:	4b0e      	ldr	r3, [pc, #56]	; (8008000 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	4b0a      	ldr	r3, [pc, #40]	; (8007ff4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	3304      	adds	r3, #4
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	4610      	mov	r0, r2
 8007fd4:	f7fd ff1d 	bl	8005e12 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007fd8:	4b0a      	ldr	r3, [pc, #40]	; (8008004 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68ba      	ldr	r2, [r7, #8]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d202      	bcs.n	8007fe8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007fe2:	4a08      	ldr	r2, [pc, #32]	; (8008004 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	6013      	str	r3, [r2, #0]
}
 8007fe8:	bf00      	nop
 8007fea:	3710      	adds	r7, #16
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}
 8007ff0:	200018d8 	.word	0x200018d8
 8007ff4:	20001400 	.word	0x20001400
 8007ff8:	200018c0 	.word	0x200018c0
 8007ffc:	20001890 	.word	0x20001890
 8008000:	2000188c 	.word	0x2000188c
 8008004:	200018f4 	.word	0x200018f4

08008008 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b08a      	sub	sp, #40	; 0x28
 800800c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800800e:	2300      	movs	r3, #0
 8008010:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008012:	f000 fb07 	bl	8008624 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008016:	4b1c      	ldr	r3, [pc, #112]	; (8008088 <xTimerCreateTimerTask+0x80>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d021      	beq.n	8008062 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800801e:	2300      	movs	r3, #0
 8008020:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008022:	2300      	movs	r3, #0
 8008024:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008026:	1d3a      	adds	r2, r7, #4
 8008028:	f107 0108 	add.w	r1, r7, #8
 800802c:	f107 030c 	add.w	r3, r7, #12
 8008030:	4618      	mov	r0, r3
 8008032:	f7fd fe83 	bl	8005d3c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008036:	6879      	ldr	r1, [r7, #4]
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	68fa      	ldr	r2, [r7, #12]
 800803c:	9202      	str	r2, [sp, #8]
 800803e:	9301      	str	r3, [sp, #4]
 8008040:	2302      	movs	r3, #2
 8008042:	9300      	str	r3, [sp, #0]
 8008044:	2300      	movs	r3, #0
 8008046:	460a      	mov	r2, r1
 8008048:	4910      	ldr	r1, [pc, #64]	; (800808c <xTimerCreateTimerTask+0x84>)
 800804a:	4811      	ldr	r0, [pc, #68]	; (8008090 <xTimerCreateTimerTask+0x88>)
 800804c:	f7fe ff00 	bl	8006e50 <xTaskCreateStatic>
 8008050:	4603      	mov	r3, r0
 8008052:	4a10      	ldr	r2, [pc, #64]	; (8008094 <xTimerCreateTimerTask+0x8c>)
 8008054:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008056:	4b0f      	ldr	r3, [pc, #60]	; (8008094 <xTimerCreateTimerTask+0x8c>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d001      	beq.n	8008062 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800805e:	2301      	movs	r3, #1
 8008060:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d10a      	bne.n	800807e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800806c:	f383 8811 	msr	BASEPRI, r3
 8008070:	f3bf 8f6f 	isb	sy
 8008074:	f3bf 8f4f 	dsb	sy
 8008078:	613b      	str	r3, [r7, #16]
}
 800807a:	bf00      	nop
 800807c:	e7fe      	b.n	800807c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800807e:	697b      	ldr	r3, [r7, #20]
}
 8008080:	4618      	mov	r0, r3
 8008082:	3718      	adds	r7, #24
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	20001930 	.word	0x20001930
 800808c:	0800df54 	.word	0x0800df54
 8008090:	080081cd 	.word	0x080081cd
 8008094:	20001934 	.word	0x20001934

08008098 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b08a      	sub	sp, #40	; 0x28
 800809c:	af00      	add	r7, sp, #0
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	607a      	str	r2, [r7, #4]
 80080a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80080a6:	2300      	movs	r3, #0
 80080a8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d10a      	bne.n	80080c6 <xTimerGenericCommand+0x2e>
	__asm volatile
 80080b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b4:	f383 8811 	msr	BASEPRI, r3
 80080b8:	f3bf 8f6f 	isb	sy
 80080bc:	f3bf 8f4f 	dsb	sy
 80080c0:	623b      	str	r3, [r7, #32]
}
 80080c2:	bf00      	nop
 80080c4:	e7fe      	b.n	80080c4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80080c6:	4b1a      	ldr	r3, [pc, #104]	; (8008130 <xTimerGenericCommand+0x98>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d02a      	beq.n	8008124 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	2b05      	cmp	r3, #5
 80080de:	dc18      	bgt.n	8008112 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80080e0:	f7ff fdb4 	bl	8007c4c <xTaskGetSchedulerState>
 80080e4:	4603      	mov	r3, r0
 80080e6:	2b02      	cmp	r3, #2
 80080e8:	d109      	bne.n	80080fe <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80080ea:	4b11      	ldr	r3, [pc, #68]	; (8008130 <xTimerGenericCommand+0x98>)
 80080ec:	6818      	ldr	r0, [r3, #0]
 80080ee:	f107 0110 	add.w	r1, r7, #16
 80080f2:	2300      	movs	r3, #0
 80080f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080f6:	f7fe f8e3 	bl	80062c0 <xQueueGenericSend>
 80080fa:	6278      	str	r0, [r7, #36]	; 0x24
 80080fc:	e012      	b.n	8008124 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80080fe:	4b0c      	ldr	r3, [pc, #48]	; (8008130 <xTimerGenericCommand+0x98>)
 8008100:	6818      	ldr	r0, [r3, #0]
 8008102:	f107 0110 	add.w	r1, r7, #16
 8008106:	2300      	movs	r3, #0
 8008108:	2200      	movs	r2, #0
 800810a:	f7fe f8d9 	bl	80062c0 <xQueueGenericSend>
 800810e:	6278      	str	r0, [r7, #36]	; 0x24
 8008110:	e008      	b.n	8008124 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008112:	4b07      	ldr	r3, [pc, #28]	; (8008130 <xTimerGenericCommand+0x98>)
 8008114:	6818      	ldr	r0, [r3, #0]
 8008116:	f107 0110 	add.w	r1, r7, #16
 800811a:	2300      	movs	r3, #0
 800811c:	683a      	ldr	r2, [r7, #0]
 800811e:	f7fe f9cd 	bl	80064bc <xQueueGenericSendFromISR>
 8008122:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008126:	4618      	mov	r0, r3
 8008128:	3728      	adds	r7, #40	; 0x28
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}
 800812e:	bf00      	nop
 8008130:	20001930 	.word	0x20001930

08008134 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b088      	sub	sp, #32
 8008138:	af02      	add	r7, sp, #8
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800813e:	4b22      	ldr	r3, [pc, #136]	; (80081c8 <prvProcessExpiredTimer+0x94>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	68db      	ldr	r3, [r3, #12]
 8008144:	68db      	ldr	r3, [r3, #12]
 8008146:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	3304      	adds	r3, #4
 800814c:	4618      	mov	r0, r3
 800814e:	f7fd fe99 	bl	8005e84 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008158:	f003 0304 	and.w	r3, r3, #4
 800815c:	2b00      	cmp	r3, #0
 800815e:	d022      	beq.n	80081a6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	699a      	ldr	r2, [r3, #24]
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	18d1      	adds	r1, r2, r3
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	683a      	ldr	r2, [r7, #0]
 800816c:	6978      	ldr	r0, [r7, #20]
 800816e:	f000 f8d1 	bl	8008314 <prvInsertTimerInActiveList>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	d01f      	beq.n	80081b8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008178:	2300      	movs	r3, #0
 800817a:	9300      	str	r3, [sp, #0]
 800817c:	2300      	movs	r3, #0
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	2100      	movs	r1, #0
 8008182:	6978      	ldr	r0, [r7, #20]
 8008184:	f7ff ff88 	bl	8008098 <xTimerGenericCommand>
 8008188:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d113      	bne.n	80081b8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008194:	f383 8811 	msr	BASEPRI, r3
 8008198:	f3bf 8f6f 	isb	sy
 800819c:	f3bf 8f4f 	dsb	sy
 80081a0:	60fb      	str	r3, [r7, #12]
}
 80081a2:	bf00      	nop
 80081a4:	e7fe      	b.n	80081a4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80081ac:	f023 0301 	bic.w	r3, r3, #1
 80081b0:	b2da      	uxtb	r2, r3
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	6a1b      	ldr	r3, [r3, #32]
 80081bc:	6978      	ldr	r0, [r7, #20]
 80081be:	4798      	blx	r3
}
 80081c0:	bf00      	nop
 80081c2:	3718      	adds	r7, #24
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}
 80081c8:	20001928 	.word	0x20001928

080081cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b084      	sub	sp, #16
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80081d4:	f107 0308 	add.w	r3, r7, #8
 80081d8:	4618      	mov	r0, r3
 80081da:	f000 f857 	bl	800828c <prvGetNextExpireTime>
 80081de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	4619      	mov	r1, r3
 80081e4:	68f8      	ldr	r0, [r7, #12]
 80081e6:	f000 f803 	bl	80081f0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80081ea:	f000 f8d5 	bl	8008398 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80081ee:	e7f1      	b.n	80081d4 <prvTimerTask+0x8>

080081f0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b084      	sub	sp, #16
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80081fa:	f7ff f929 	bl	8007450 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80081fe:	f107 0308 	add.w	r3, r7, #8
 8008202:	4618      	mov	r0, r3
 8008204:	f000 f866 	bl	80082d4 <prvSampleTimeNow>
 8008208:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d130      	bne.n	8008272 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d10a      	bne.n	800822c <prvProcessTimerOrBlockTask+0x3c>
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	429a      	cmp	r2, r3
 800821c:	d806      	bhi.n	800822c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800821e:	f7ff f925 	bl	800746c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008222:	68f9      	ldr	r1, [r7, #12]
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f7ff ff85 	bl	8008134 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800822a:	e024      	b.n	8008276 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d008      	beq.n	8008244 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008232:	4b13      	ldr	r3, [pc, #76]	; (8008280 <prvProcessTimerOrBlockTask+0x90>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d101      	bne.n	8008240 <prvProcessTimerOrBlockTask+0x50>
 800823c:	2301      	movs	r3, #1
 800823e:	e000      	b.n	8008242 <prvProcessTimerOrBlockTask+0x52>
 8008240:	2300      	movs	r3, #0
 8008242:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008244:	4b0f      	ldr	r3, [pc, #60]	; (8008284 <prvProcessTimerOrBlockTask+0x94>)
 8008246:	6818      	ldr	r0, [r3, #0]
 8008248:	687a      	ldr	r2, [r7, #4]
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	1ad3      	subs	r3, r2, r3
 800824e:	683a      	ldr	r2, [r7, #0]
 8008250:	4619      	mov	r1, r3
 8008252:	f7fe fdc9 	bl	8006de8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008256:	f7ff f909 	bl	800746c <xTaskResumeAll>
 800825a:	4603      	mov	r3, r0
 800825c:	2b00      	cmp	r3, #0
 800825e:	d10a      	bne.n	8008276 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008260:	4b09      	ldr	r3, [pc, #36]	; (8008288 <prvProcessTimerOrBlockTask+0x98>)
 8008262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008266:	601a      	str	r2, [r3, #0]
 8008268:	f3bf 8f4f 	dsb	sy
 800826c:	f3bf 8f6f 	isb	sy
}
 8008270:	e001      	b.n	8008276 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008272:	f7ff f8fb 	bl	800746c <xTaskResumeAll>
}
 8008276:	bf00      	nop
 8008278:	3710      	adds	r7, #16
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop
 8008280:	2000192c 	.word	0x2000192c
 8008284:	20001930 	.word	0x20001930
 8008288:	e000ed04 	.word	0xe000ed04

0800828c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008294:	4b0e      	ldr	r3, [pc, #56]	; (80082d0 <prvGetNextExpireTime+0x44>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d101      	bne.n	80082a2 <prvGetNextExpireTime+0x16>
 800829e:	2201      	movs	r2, #1
 80082a0:	e000      	b.n	80082a4 <prvGetNextExpireTime+0x18>
 80082a2:	2200      	movs	r2, #0
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d105      	bne.n	80082bc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80082b0:	4b07      	ldr	r3, [pc, #28]	; (80082d0 <prvGetNextExpireTime+0x44>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	68db      	ldr	r3, [r3, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	60fb      	str	r3, [r7, #12]
 80082ba:	e001      	b.n	80082c0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80082bc:	2300      	movs	r3, #0
 80082be:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80082c0:	68fb      	ldr	r3, [r7, #12]
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3714      	adds	r7, #20
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop
 80082d0:	20001928 	.word	0x20001928

080082d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80082dc:	f7ff f964 	bl	80075a8 <xTaskGetTickCount>
 80082e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80082e2:	4b0b      	ldr	r3, [pc, #44]	; (8008310 <prvSampleTimeNow+0x3c>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	68fa      	ldr	r2, [r7, #12]
 80082e8:	429a      	cmp	r2, r3
 80082ea:	d205      	bcs.n	80082f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80082ec:	f000 f936 	bl	800855c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2201      	movs	r2, #1
 80082f4:	601a      	str	r2, [r3, #0]
 80082f6:	e002      	b.n	80082fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2200      	movs	r2, #0
 80082fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80082fe:	4a04      	ldr	r2, [pc, #16]	; (8008310 <prvSampleTimeNow+0x3c>)
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008304:	68fb      	ldr	r3, [r7, #12]
}
 8008306:	4618      	mov	r0, r3
 8008308:	3710      	adds	r7, #16
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}
 800830e:	bf00      	nop
 8008310:	20001938 	.word	0x20001938

08008314 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b086      	sub	sp, #24
 8008318:	af00      	add	r7, sp, #0
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	607a      	str	r2, [r7, #4]
 8008320:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008322:	2300      	movs	r3, #0
 8008324:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	68ba      	ldr	r2, [r7, #8]
 800832a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	68fa      	ldr	r2, [r7, #12]
 8008330:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008332:	68ba      	ldr	r2, [r7, #8]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	429a      	cmp	r2, r3
 8008338:	d812      	bhi.n	8008360 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800833a:	687a      	ldr	r2, [r7, #4]
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	1ad2      	subs	r2, r2, r3
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	699b      	ldr	r3, [r3, #24]
 8008344:	429a      	cmp	r2, r3
 8008346:	d302      	bcc.n	800834e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008348:	2301      	movs	r3, #1
 800834a:	617b      	str	r3, [r7, #20]
 800834c:	e01b      	b.n	8008386 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800834e:	4b10      	ldr	r3, [pc, #64]	; (8008390 <prvInsertTimerInActiveList+0x7c>)
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	3304      	adds	r3, #4
 8008356:	4619      	mov	r1, r3
 8008358:	4610      	mov	r0, r2
 800835a:	f7fd fd5a 	bl	8005e12 <vListInsert>
 800835e:	e012      	b.n	8008386 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	429a      	cmp	r2, r3
 8008366:	d206      	bcs.n	8008376 <prvInsertTimerInActiveList+0x62>
 8008368:	68ba      	ldr	r2, [r7, #8]
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	429a      	cmp	r2, r3
 800836e:	d302      	bcc.n	8008376 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008370:	2301      	movs	r3, #1
 8008372:	617b      	str	r3, [r7, #20]
 8008374:	e007      	b.n	8008386 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008376:	4b07      	ldr	r3, [pc, #28]	; (8008394 <prvInsertTimerInActiveList+0x80>)
 8008378:	681a      	ldr	r2, [r3, #0]
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	3304      	adds	r3, #4
 800837e:	4619      	mov	r1, r3
 8008380:	4610      	mov	r0, r2
 8008382:	f7fd fd46 	bl	8005e12 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008386:	697b      	ldr	r3, [r7, #20]
}
 8008388:	4618      	mov	r0, r3
 800838a:	3718      	adds	r7, #24
 800838c:	46bd      	mov	sp, r7
 800838e:	bd80      	pop	{r7, pc}
 8008390:	2000192c 	.word	0x2000192c
 8008394:	20001928 	.word	0x20001928

08008398 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b08e      	sub	sp, #56	; 0x38
 800839c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800839e:	e0ca      	b.n	8008536 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	da18      	bge.n	80083d8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80083a6:	1d3b      	adds	r3, r7, #4
 80083a8:	3304      	adds	r3, #4
 80083aa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80083ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d10a      	bne.n	80083c8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80083b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083b6:	f383 8811 	msr	BASEPRI, r3
 80083ba:	f3bf 8f6f 	isb	sy
 80083be:	f3bf 8f4f 	dsb	sy
 80083c2:	61fb      	str	r3, [r7, #28]
}
 80083c4:	bf00      	nop
 80083c6:	e7fe      	b.n	80083c6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80083c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083ce:	6850      	ldr	r0, [r2, #4]
 80083d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083d2:	6892      	ldr	r2, [r2, #8]
 80083d4:	4611      	mov	r1, r2
 80083d6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	f2c0 80ab 	blt.w	8008536 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80083e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083e6:	695b      	ldr	r3, [r3, #20]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d004      	beq.n	80083f6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80083ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083ee:	3304      	adds	r3, #4
 80083f0:	4618      	mov	r0, r3
 80083f2:	f7fd fd47 	bl	8005e84 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80083f6:	463b      	mov	r3, r7
 80083f8:	4618      	mov	r0, r3
 80083fa:	f7ff ff6b 	bl	80082d4 <prvSampleTimeNow>
 80083fe:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2b09      	cmp	r3, #9
 8008404:	f200 8096 	bhi.w	8008534 <prvProcessReceivedCommands+0x19c>
 8008408:	a201      	add	r2, pc, #4	; (adr r2, 8008410 <prvProcessReceivedCommands+0x78>)
 800840a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800840e:	bf00      	nop
 8008410:	08008439 	.word	0x08008439
 8008414:	08008439 	.word	0x08008439
 8008418:	08008439 	.word	0x08008439
 800841c:	080084ad 	.word	0x080084ad
 8008420:	080084c1 	.word	0x080084c1
 8008424:	0800850b 	.word	0x0800850b
 8008428:	08008439 	.word	0x08008439
 800842c:	08008439 	.word	0x08008439
 8008430:	080084ad 	.word	0x080084ad
 8008434:	080084c1 	.word	0x080084c1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800843a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800843e:	f043 0301 	orr.w	r3, r3, #1
 8008442:	b2da      	uxtb	r2, r3
 8008444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008446:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800844a:	68ba      	ldr	r2, [r7, #8]
 800844c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800844e:	699b      	ldr	r3, [r3, #24]
 8008450:	18d1      	adds	r1, r2, r3
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008456:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008458:	f7ff ff5c 	bl	8008314 <prvInsertTimerInActiveList>
 800845c:	4603      	mov	r3, r0
 800845e:	2b00      	cmp	r3, #0
 8008460:	d069      	beq.n	8008536 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008464:	6a1b      	ldr	r3, [r3, #32]
 8008466:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008468:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800846a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800846c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008470:	f003 0304 	and.w	r3, r3, #4
 8008474:	2b00      	cmp	r3, #0
 8008476:	d05e      	beq.n	8008536 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008478:	68ba      	ldr	r2, [r7, #8]
 800847a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800847c:	699b      	ldr	r3, [r3, #24]
 800847e:	441a      	add	r2, r3
 8008480:	2300      	movs	r3, #0
 8008482:	9300      	str	r3, [sp, #0]
 8008484:	2300      	movs	r3, #0
 8008486:	2100      	movs	r1, #0
 8008488:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800848a:	f7ff fe05 	bl	8008098 <xTimerGenericCommand>
 800848e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008490:	6a3b      	ldr	r3, [r7, #32]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d14f      	bne.n	8008536 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800849a:	f383 8811 	msr	BASEPRI, r3
 800849e:	f3bf 8f6f 	isb	sy
 80084a2:	f3bf 8f4f 	dsb	sy
 80084a6:	61bb      	str	r3, [r7, #24]
}
 80084a8:	bf00      	nop
 80084aa:	e7fe      	b.n	80084aa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80084ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80084b2:	f023 0301 	bic.w	r3, r3, #1
 80084b6:	b2da      	uxtb	r2, r3
 80084b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80084be:	e03a      	b.n	8008536 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80084c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80084c6:	f043 0301 	orr.w	r3, r3, #1
 80084ca:	b2da      	uxtb	r2, r3
 80084cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80084d2:	68ba      	ldr	r2, [r7, #8]
 80084d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084d6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80084d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084da:	699b      	ldr	r3, [r3, #24]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10a      	bne.n	80084f6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80084e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e4:	f383 8811 	msr	BASEPRI, r3
 80084e8:	f3bf 8f6f 	isb	sy
 80084ec:	f3bf 8f4f 	dsb	sy
 80084f0:	617b      	str	r3, [r7, #20]
}
 80084f2:	bf00      	nop
 80084f4:	e7fe      	b.n	80084f4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80084f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084f8:	699a      	ldr	r2, [r3, #24]
 80084fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084fc:	18d1      	adds	r1, r2, r3
 80084fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008500:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008502:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008504:	f7ff ff06 	bl	8008314 <prvInsertTimerInActiveList>
					break;
 8008508:	e015      	b.n	8008536 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800850a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800850c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008510:	f003 0302 	and.w	r3, r3, #2
 8008514:	2b00      	cmp	r3, #0
 8008516:	d103      	bne.n	8008520 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008518:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800851a:	f000 fbe1 	bl	8008ce0 <vPortFree>
 800851e:	e00a      	b.n	8008536 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008522:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008526:	f023 0301 	bic.w	r3, r3, #1
 800852a:	b2da      	uxtb	r2, r3
 800852c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800852e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008532:	e000      	b.n	8008536 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8008534:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008536:	4b08      	ldr	r3, [pc, #32]	; (8008558 <prvProcessReceivedCommands+0x1c0>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	1d39      	adds	r1, r7, #4
 800853c:	2200      	movs	r2, #0
 800853e:	4618      	mov	r0, r3
 8008540:	f7fe f858 	bl	80065f4 <xQueueReceive>
 8008544:	4603      	mov	r3, r0
 8008546:	2b00      	cmp	r3, #0
 8008548:	f47f af2a 	bne.w	80083a0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800854c:	bf00      	nop
 800854e:	bf00      	nop
 8008550:	3730      	adds	r7, #48	; 0x30
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
 8008556:	bf00      	nop
 8008558:	20001930 	.word	0x20001930

0800855c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b088      	sub	sp, #32
 8008560:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008562:	e048      	b.n	80085f6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008564:	4b2d      	ldr	r3, [pc, #180]	; (800861c <prvSwitchTimerLists+0xc0>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	68db      	ldr	r3, [r3, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800856e:	4b2b      	ldr	r3, [pc, #172]	; (800861c <prvSwitchTimerLists+0xc0>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	68db      	ldr	r3, [r3, #12]
 8008576:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	3304      	adds	r3, #4
 800857c:	4618      	mov	r0, r3
 800857e:	f7fd fc81 	bl	8005e84 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6a1b      	ldr	r3, [r3, #32]
 8008586:	68f8      	ldr	r0, [r7, #12]
 8008588:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008590:	f003 0304 	and.w	r3, r3, #4
 8008594:	2b00      	cmp	r3, #0
 8008596:	d02e      	beq.n	80085f6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	699b      	ldr	r3, [r3, #24]
 800859c:	693a      	ldr	r2, [r7, #16]
 800859e:	4413      	add	r3, r2
 80085a0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80085a2:	68ba      	ldr	r2, [r7, #8]
 80085a4:	693b      	ldr	r3, [r7, #16]
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d90e      	bls.n	80085c8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	68ba      	ldr	r2, [r7, #8]
 80085ae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	68fa      	ldr	r2, [r7, #12]
 80085b4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80085b6:	4b19      	ldr	r3, [pc, #100]	; (800861c <prvSwitchTimerLists+0xc0>)
 80085b8:	681a      	ldr	r2, [r3, #0]
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	3304      	adds	r3, #4
 80085be:	4619      	mov	r1, r3
 80085c0:	4610      	mov	r0, r2
 80085c2:	f7fd fc26 	bl	8005e12 <vListInsert>
 80085c6:	e016      	b.n	80085f6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80085c8:	2300      	movs	r3, #0
 80085ca:	9300      	str	r3, [sp, #0]
 80085cc:	2300      	movs	r3, #0
 80085ce:	693a      	ldr	r2, [r7, #16]
 80085d0:	2100      	movs	r1, #0
 80085d2:	68f8      	ldr	r0, [r7, #12]
 80085d4:	f7ff fd60 	bl	8008098 <xTimerGenericCommand>
 80085d8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d10a      	bne.n	80085f6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80085e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085e4:	f383 8811 	msr	BASEPRI, r3
 80085e8:	f3bf 8f6f 	isb	sy
 80085ec:	f3bf 8f4f 	dsb	sy
 80085f0:	603b      	str	r3, [r7, #0]
}
 80085f2:	bf00      	nop
 80085f4:	e7fe      	b.n	80085f4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80085f6:	4b09      	ldr	r3, [pc, #36]	; (800861c <prvSwitchTimerLists+0xc0>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d1b1      	bne.n	8008564 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008600:	4b06      	ldr	r3, [pc, #24]	; (800861c <prvSwitchTimerLists+0xc0>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008606:	4b06      	ldr	r3, [pc, #24]	; (8008620 <prvSwitchTimerLists+0xc4>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a04      	ldr	r2, [pc, #16]	; (800861c <prvSwitchTimerLists+0xc0>)
 800860c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800860e:	4a04      	ldr	r2, [pc, #16]	; (8008620 <prvSwitchTimerLists+0xc4>)
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	6013      	str	r3, [r2, #0]
}
 8008614:	bf00      	nop
 8008616:	3718      	adds	r7, #24
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	20001928 	.word	0x20001928
 8008620:	2000192c 	.word	0x2000192c

08008624 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b082      	sub	sp, #8
 8008628:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800862a:	f000 f96b 	bl	8008904 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800862e:	4b15      	ldr	r3, [pc, #84]	; (8008684 <prvCheckForValidListAndQueue+0x60>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d120      	bne.n	8008678 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008636:	4814      	ldr	r0, [pc, #80]	; (8008688 <prvCheckForValidListAndQueue+0x64>)
 8008638:	f7fd fb9a 	bl	8005d70 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800863c:	4813      	ldr	r0, [pc, #76]	; (800868c <prvCheckForValidListAndQueue+0x68>)
 800863e:	f7fd fb97 	bl	8005d70 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008642:	4b13      	ldr	r3, [pc, #76]	; (8008690 <prvCheckForValidListAndQueue+0x6c>)
 8008644:	4a10      	ldr	r2, [pc, #64]	; (8008688 <prvCheckForValidListAndQueue+0x64>)
 8008646:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008648:	4b12      	ldr	r3, [pc, #72]	; (8008694 <prvCheckForValidListAndQueue+0x70>)
 800864a:	4a10      	ldr	r2, [pc, #64]	; (800868c <prvCheckForValidListAndQueue+0x68>)
 800864c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800864e:	2300      	movs	r3, #0
 8008650:	9300      	str	r3, [sp, #0]
 8008652:	4b11      	ldr	r3, [pc, #68]	; (8008698 <prvCheckForValidListAndQueue+0x74>)
 8008654:	4a11      	ldr	r2, [pc, #68]	; (800869c <prvCheckForValidListAndQueue+0x78>)
 8008656:	2110      	movs	r1, #16
 8008658:	200a      	movs	r0, #10
 800865a:	f7fd fca5 	bl	8005fa8 <xQueueGenericCreateStatic>
 800865e:	4603      	mov	r3, r0
 8008660:	4a08      	ldr	r2, [pc, #32]	; (8008684 <prvCheckForValidListAndQueue+0x60>)
 8008662:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008664:	4b07      	ldr	r3, [pc, #28]	; (8008684 <prvCheckForValidListAndQueue+0x60>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d005      	beq.n	8008678 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800866c:	4b05      	ldr	r3, [pc, #20]	; (8008684 <prvCheckForValidListAndQueue+0x60>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	490b      	ldr	r1, [pc, #44]	; (80086a0 <prvCheckForValidListAndQueue+0x7c>)
 8008672:	4618      	mov	r0, r3
 8008674:	f7fe fb8e 	bl	8006d94 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008678:	f000 f974 	bl	8008964 <vPortExitCritical>
}
 800867c:	bf00      	nop
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}
 8008682:	bf00      	nop
 8008684:	20001930 	.word	0x20001930
 8008688:	20001900 	.word	0x20001900
 800868c:	20001914 	.word	0x20001914
 8008690:	20001928 	.word	0x20001928
 8008694:	2000192c 	.word	0x2000192c
 8008698:	200019dc 	.word	0x200019dc
 800869c:	2000193c 	.word	0x2000193c
 80086a0:	0800df5c 	.word	0x0800df5c

080086a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80086a4:	b480      	push	{r7}
 80086a6:	b085      	sub	sp, #20
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	60f8      	str	r0, [r7, #12]
 80086ac:	60b9      	str	r1, [r7, #8]
 80086ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	3b04      	subs	r3, #4
 80086b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80086bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	3b04      	subs	r3, #4
 80086c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	f023 0201 	bic.w	r2, r3, #1
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	3b04      	subs	r3, #4
 80086d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80086d4:	4a0c      	ldr	r2, [pc, #48]	; (8008708 <pxPortInitialiseStack+0x64>)
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	3b14      	subs	r3, #20
 80086de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	3b04      	subs	r3, #4
 80086ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f06f 0202 	mvn.w	r2, #2
 80086f2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	3b20      	subs	r3, #32
 80086f8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80086fa:	68fb      	ldr	r3, [r7, #12]
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3714      	adds	r7, #20
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr
 8008708:	0800870d 	.word	0x0800870d

0800870c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800870c:	b480      	push	{r7}
 800870e:	b085      	sub	sp, #20
 8008710:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008712:	2300      	movs	r3, #0
 8008714:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008716:	4b12      	ldr	r3, [pc, #72]	; (8008760 <prvTaskExitError+0x54>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800871e:	d00a      	beq.n	8008736 <prvTaskExitError+0x2a>
	__asm volatile
 8008720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008724:	f383 8811 	msr	BASEPRI, r3
 8008728:	f3bf 8f6f 	isb	sy
 800872c:	f3bf 8f4f 	dsb	sy
 8008730:	60fb      	str	r3, [r7, #12]
}
 8008732:	bf00      	nop
 8008734:	e7fe      	b.n	8008734 <prvTaskExitError+0x28>
	__asm volatile
 8008736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800873a:	f383 8811 	msr	BASEPRI, r3
 800873e:	f3bf 8f6f 	isb	sy
 8008742:	f3bf 8f4f 	dsb	sy
 8008746:	60bb      	str	r3, [r7, #8]
}
 8008748:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800874a:	bf00      	nop
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d0fc      	beq.n	800874c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008752:	bf00      	nop
 8008754:	bf00      	nop
 8008756:	3714      	adds	r7, #20
 8008758:	46bd      	mov	sp, r7
 800875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875e:	4770      	bx	lr
 8008760:	2000002c 	.word	0x2000002c
	...

08008770 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008770:	4b07      	ldr	r3, [pc, #28]	; (8008790 <pxCurrentTCBConst2>)
 8008772:	6819      	ldr	r1, [r3, #0]
 8008774:	6808      	ldr	r0, [r1, #0]
 8008776:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800877a:	f380 8809 	msr	PSP, r0
 800877e:	f3bf 8f6f 	isb	sy
 8008782:	f04f 0000 	mov.w	r0, #0
 8008786:	f380 8811 	msr	BASEPRI, r0
 800878a:	4770      	bx	lr
 800878c:	f3af 8000 	nop.w

08008790 <pxCurrentTCBConst2>:
 8008790:	20001400 	.word	0x20001400
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008794:	bf00      	nop
 8008796:	bf00      	nop

08008798 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008798:	4808      	ldr	r0, [pc, #32]	; (80087bc <prvPortStartFirstTask+0x24>)
 800879a:	6800      	ldr	r0, [r0, #0]
 800879c:	6800      	ldr	r0, [r0, #0]
 800879e:	f380 8808 	msr	MSP, r0
 80087a2:	f04f 0000 	mov.w	r0, #0
 80087a6:	f380 8814 	msr	CONTROL, r0
 80087aa:	b662      	cpsie	i
 80087ac:	b661      	cpsie	f
 80087ae:	f3bf 8f4f 	dsb	sy
 80087b2:	f3bf 8f6f 	isb	sy
 80087b6:	df00      	svc	0
 80087b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80087ba:	bf00      	nop
 80087bc:	e000ed08 	.word	0xe000ed08

080087c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b086      	sub	sp, #24
 80087c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80087c6:	4b46      	ldr	r3, [pc, #280]	; (80088e0 <xPortStartScheduler+0x120>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4a46      	ldr	r2, [pc, #280]	; (80088e4 <xPortStartScheduler+0x124>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d10a      	bne.n	80087e6 <xPortStartScheduler+0x26>
	__asm volatile
 80087d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087d4:	f383 8811 	msr	BASEPRI, r3
 80087d8:	f3bf 8f6f 	isb	sy
 80087dc:	f3bf 8f4f 	dsb	sy
 80087e0:	613b      	str	r3, [r7, #16]
}
 80087e2:	bf00      	nop
 80087e4:	e7fe      	b.n	80087e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80087e6:	4b3e      	ldr	r3, [pc, #248]	; (80088e0 <xPortStartScheduler+0x120>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a3f      	ldr	r2, [pc, #252]	; (80088e8 <xPortStartScheduler+0x128>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d10a      	bne.n	8008806 <xPortStartScheduler+0x46>
	__asm volatile
 80087f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087f4:	f383 8811 	msr	BASEPRI, r3
 80087f8:	f3bf 8f6f 	isb	sy
 80087fc:	f3bf 8f4f 	dsb	sy
 8008800:	60fb      	str	r3, [r7, #12]
}
 8008802:	bf00      	nop
 8008804:	e7fe      	b.n	8008804 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008806:	4b39      	ldr	r3, [pc, #228]	; (80088ec <xPortStartScheduler+0x12c>)
 8008808:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	781b      	ldrb	r3, [r3, #0]
 800880e:	b2db      	uxtb	r3, r3
 8008810:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	22ff      	movs	r2, #255	; 0xff
 8008816:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	781b      	ldrb	r3, [r3, #0]
 800881c:	b2db      	uxtb	r3, r3
 800881e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008820:	78fb      	ldrb	r3, [r7, #3]
 8008822:	b2db      	uxtb	r3, r3
 8008824:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008828:	b2da      	uxtb	r2, r3
 800882a:	4b31      	ldr	r3, [pc, #196]	; (80088f0 <xPortStartScheduler+0x130>)
 800882c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800882e:	4b31      	ldr	r3, [pc, #196]	; (80088f4 <xPortStartScheduler+0x134>)
 8008830:	2207      	movs	r2, #7
 8008832:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008834:	e009      	b.n	800884a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008836:	4b2f      	ldr	r3, [pc, #188]	; (80088f4 <xPortStartScheduler+0x134>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	3b01      	subs	r3, #1
 800883c:	4a2d      	ldr	r2, [pc, #180]	; (80088f4 <xPortStartScheduler+0x134>)
 800883e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008840:	78fb      	ldrb	r3, [r7, #3]
 8008842:	b2db      	uxtb	r3, r3
 8008844:	005b      	lsls	r3, r3, #1
 8008846:	b2db      	uxtb	r3, r3
 8008848:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800884a:	78fb      	ldrb	r3, [r7, #3]
 800884c:	b2db      	uxtb	r3, r3
 800884e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008852:	2b80      	cmp	r3, #128	; 0x80
 8008854:	d0ef      	beq.n	8008836 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008856:	4b27      	ldr	r3, [pc, #156]	; (80088f4 <xPortStartScheduler+0x134>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f1c3 0307 	rsb	r3, r3, #7
 800885e:	2b04      	cmp	r3, #4
 8008860:	d00a      	beq.n	8008878 <xPortStartScheduler+0xb8>
	__asm volatile
 8008862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008866:	f383 8811 	msr	BASEPRI, r3
 800886a:	f3bf 8f6f 	isb	sy
 800886e:	f3bf 8f4f 	dsb	sy
 8008872:	60bb      	str	r3, [r7, #8]
}
 8008874:	bf00      	nop
 8008876:	e7fe      	b.n	8008876 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008878:	4b1e      	ldr	r3, [pc, #120]	; (80088f4 <xPortStartScheduler+0x134>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	021b      	lsls	r3, r3, #8
 800887e:	4a1d      	ldr	r2, [pc, #116]	; (80088f4 <xPortStartScheduler+0x134>)
 8008880:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008882:	4b1c      	ldr	r3, [pc, #112]	; (80088f4 <xPortStartScheduler+0x134>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800888a:	4a1a      	ldr	r2, [pc, #104]	; (80088f4 <xPortStartScheduler+0x134>)
 800888c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	b2da      	uxtb	r2, r3
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008896:	4b18      	ldr	r3, [pc, #96]	; (80088f8 <xPortStartScheduler+0x138>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a17      	ldr	r2, [pc, #92]	; (80088f8 <xPortStartScheduler+0x138>)
 800889c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80088a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80088a2:	4b15      	ldr	r3, [pc, #84]	; (80088f8 <xPortStartScheduler+0x138>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a14      	ldr	r2, [pc, #80]	; (80088f8 <xPortStartScheduler+0x138>)
 80088a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80088ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80088ae:	f000 f8dd 	bl	8008a6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80088b2:	4b12      	ldr	r3, [pc, #72]	; (80088fc <xPortStartScheduler+0x13c>)
 80088b4:	2200      	movs	r2, #0
 80088b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80088b8:	f000 f8fc 	bl	8008ab4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80088bc:	4b10      	ldr	r3, [pc, #64]	; (8008900 <xPortStartScheduler+0x140>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a0f      	ldr	r2, [pc, #60]	; (8008900 <xPortStartScheduler+0x140>)
 80088c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80088c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80088c8:	f7ff ff66 	bl	8008798 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80088cc:	f7fe ff36 	bl	800773c <vTaskSwitchContext>
	prvTaskExitError();
 80088d0:	f7ff ff1c 	bl	800870c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80088d4:	2300      	movs	r3, #0
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3718      	adds	r7, #24
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}
 80088de:	bf00      	nop
 80088e0:	e000ed00 	.word	0xe000ed00
 80088e4:	410fc271 	.word	0x410fc271
 80088e8:	410fc270 	.word	0x410fc270
 80088ec:	e000e400 	.word	0xe000e400
 80088f0:	20001a2c 	.word	0x20001a2c
 80088f4:	20001a30 	.word	0x20001a30
 80088f8:	e000ed20 	.word	0xe000ed20
 80088fc:	2000002c 	.word	0x2000002c
 8008900:	e000ef34 	.word	0xe000ef34

08008904 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008904:	b480      	push	{r7}
 8008906:	b083      	sub	sp, #12
 8008908:	af00      	add	r7, sp, #0
	__asm volatile
 800890a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800890e:	f383 8811 	msr	BASEPRI, r3
 8008912:	f3bf 8f6f 	isb	sy
 8008916:	f3bf 8f4f 	dsb	sy
 800891a:	607b      	str	r3, [r7, #4]
}
 800891c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800891e:	4b0f      	ldr	r3, [pc, #60]	; (800895c <vPortEnterCritical+0x58>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	3301      	adds	r3, #1
 8008924:	4a0d      	ldr	r2, [pc, #52]	; (800895c <vPortEnterCritical+0x58>)
 8008926:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008928:	4b0c      	ldr	r3, [pc, #48]	; (800895c <vPortEnterCritical+0x58>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	2b01      	cmp	r3, #1
 800892e:	d10f      	bne.n	8008950 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008930:	4b0b      	ldr	r3, [pc, #44]	; (8008960 <vPortEnterCritical+0x5c>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	b2db      	uxtb	r3, r3
 8008936:	2b00      	cmp	r3, #0
 8008938:	d00a      	beq.n	8008950 <vPortEnterCritical+0x4c>
	__asm volatile
 800893a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800893e:	f383 8811 	msr	BASEPRI, r3
 8008942:	f3bf 8f6f 	isb	sy
 8008946:	f3bf 8f4f 	dsb	sy
 800894a:	603b      	str	r3, [r7, #0]
}
 800894c:	bf00      	nop
 800894e:	e7fe      	b.n	800894e <vPortEnterCritical+0x4a>
	}
}
 8008950:	bf00      	nop
 8008952:	370c      	adds	r7, #12
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr
 800895c:	2000002c 	.word	0x2000002c
 8008960:	e000ed04 	.word	0xe000ed04

08008964 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008964:	b480      	push	{r7}
 8008966:	b083      	sub	sp, #12
 8008968:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800896a:	4b12      	ldr	r3, [pc, #72]	; (80089b4 <vPortExitCritical+0x50>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d10a      	bne.n	8008988 <vPortExitCritical+0x24>
	__asm volatile
 8008972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008976:	f383 8811 	msr	BASEPRI, r3
 800897a:	f3bf 8f6f 	isb	sy
 800897e:	f3bf 8f4f 	dsb	sy
 8008982:	607b      	str	r3, [r7, #4]
}
 8008984:	bf00      	nop
 8008986:	e7fe      	b.n	8008986 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008988:	4b0a      	ldr	r3, [pc, #40]	; (80089b4 <vPortExitCritical+0x50>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	3b01      	subs	r3, #1
 800898e:	4a09      	ldr	r2, [pc, #36]	; (80089b4 <vPortExitCritical+0x50>)
 8008990:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008992:	4b08      	ldr	r3, [pc, #32]	; (80089b4 <vPortExitCritical+0x50>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d105      	bne.n	80089a6 <vPortExitCritical+0x42>
 800899a:	2300      	movs	r3, #0
 800899c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	f383 8811 	msr	BASEPRI, r3
}
 80089a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80089a6:	bf00      	nop
 80089a8:	370c      	adds	r7, #12
 80089aa:	46bd      	mov	sp, r7
 80089ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b0:	4770      	bx	lr
 80089b2:	bf00      	nop
 80089b4:	2000002c 	.word	0x2000002c
	...

080089c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80089c0:	f3ef 8009 	mrs	r0, PSP
 80089c4:	f3bf 8f6f 	isb	sy
 80089c8:	4b15      	ldr	r3, [pc, #84]	; (8008a20 <pxCurrentTCBConst>)
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	f01e 0f10 	tst.w	lr, #16
 80089d0:	bf08      	it	eq
 80089d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80089d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089da:	6010      	str	r0, [r2, #0]
 80089dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80089e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80089e4:	f380 8811 	msr	BASEPRI, r0
 80089e8:	f3bf 8f4f 	dsb	sy
 80089ec:	f3bf 8f6f 	isb	sy
 80089f0:	f7fe fea4 	bl	800773c <vTaskSwitchContext>
 80089f4:	f04f 0000 	mov.w	r0, #0
 80089f8:	f380 8811 	msr	BASEPRI, r0
 80089fc:	bc09      	pop	{r0, r3}
 80089fe:	6819      	ldr	r1, [r3, #0]
 8008a00:	6808      	ldr	r0, [r1, #0]
 8008a02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a06:	f01e 0f10 	tst.w	lr, #16
 8008a0a:	bf08      	it	eq
 8008a0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008a10:	f380 8809 	msr	PSP, r0
 8008a14:	f3bf 8f6f 	isb	sy
 8008a18:	4770      	bx	lr
 8008a1a:	bf00      	nop
 8008a1c:	f3af 8000 	nop.w

08008a20 <pxCurrentTCBConst>:
 8008a20:	20001400 	.word	0x20001400
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008a24:	bf00      	nop
 8008a26:	bf00      	nop

08008a28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b082      	sub	sp, #8
 8008a2c:	af00      	add	r7, sp, #0
	__asm volatile
 8008a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a32:	f383 8811 	msr	BASEPRI, r3
 8008a36:	f3bf 8f6f 	isb	sy
 8008a3a:	f3bf 8f4f 	dsb	sy
 8008a3e:	607b      	str	r3, [r7, #4]
}
 8008a40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008a42:	f7fe fdc1 	bl	80075c8 <xTaskIncrementTick>
 8008a46:	4603      	mov	r3, r0
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d003      	beq.n	8008a54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008a4c:	4b06      	ldr	r3, [pc, #24]	; (8008a68 <xPortSysTickHandler+0x40>)
 8008a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a52:	601a      	str	r2, [r3, #0]
 8008a54:	2300      	movs	r3, #0
 8008a56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	f383 8811 	msr	BASEPRI, r3
}
 8008a5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008a60:	bf00      	nop
 8008a62:	3708      	adds	r7, #8
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}
 8008a68:	e000ed04 	.word	0xe000ed04

08008a6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008a70:	4b0b      	ldr	r3, [pc, #44]	; (8008aa0 <vPortSetupTimerInterrupt+0x34>)
 8008a72:	2200      	movs	r2, #0
 8008a74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008a76:	4b0b      	ldr	r3, [pc, #44]	; (8008aa4 <vPortSetupTimerInterrupt+0x38>)
 8008a78:	2200      	movs	r2, #0
 8008a7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008a7c:	4b0a      	ldr	r3, [pc, #40]	; (8008aa8 <vPortSetupTimerInterrupt+0x3c>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a0a      	ldr	r2, [pc, #40]	; (8008aac <vPortSetupTimerInterrupt+0x40>)
 8008a82:	fba2 2303 	umull	r2, r3, r2, r3
 8008a86:	099b      	lsrs	r3, r3, #6
 8008a88:	4a09      	ldr	r2, [pc, #36]	; (8008ab0 <vPortSetupTimerInterrupt+0x44>)
 8008a8a:	3b01      	subs	r3, #1
 8008a8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008a8e:	4b04      	ldr	r3, [pc, #16]	; (8008aa0 <vPortSetupTimerInterrupt+0x34>)
 8008a90:	2207      	movs	r2, #7
 8008a92:	601a      	str	r2, [r3, #0]
}
 8008a94:	bf00      	nop
 8008a96:	46bd      	mov	sp, r7
 8008a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9c:	4770      	bx	lr
 8008a9e:	bf00      	nop
 8008aa0:	e000e010 	.word	0xe000e010
 8008aa4:	e000e018 	.word	0xe000e018
 8008aa8:	20000020 	.word	0x20000020
 8008aac:	10624dd3 	.word	0x10624dd3
 8008ab0:	e000e014 	.word	0xe000e014

08008ab4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008ab4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008ac4 <vPortEnableVFP+0x10>
 8008ab8:	6801      	ldr	r1, [r0, #0]
 8008aba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008abe:	6001      	str	r1, [r0, #0]
 8008ac0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008ac2:	bf00      	nop
 8008ac4:	e000ed88 	.word	0xe000ed88

08008ac8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008ac8:	b480      	push	{r7}
 8008aca:	b085      	sub	sp, #20
 8008acc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008ace:	f3ef 8305 	mrs	r3, IPSR
 8008ad2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2b0f      	cmp	r3, #15
 8008ad8:	d914      	bls.n	8008b04 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008ada:	4a17      	ldr	r2, [pc, #92]	; (8008b38 <vPortValidateInterruptPriority+0x70>)
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	4413      	add	r3, r2
 8008ae0:	781b      	ldrb	r3, [r3, #0]
 8008ae2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008ae4:	4b15      	ldr	r3, [pc, #84]	; (8008b3c <vPortValidateInterruptPriority+0x74>)
 8008ae6:	781b      	ldrb	r3, [r3, #0]
 8008ae8:	7afa      	ldrb	r2, [r7, #11]
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d20a      	bcs.n	8008b04 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af2:	f383 8811 	msr	BASEPRI, r3
 8008af6:	f3bf 8f6f 	isb	sy
 8008afa:	f3bf 8f4f 	dsb	sy
 8008afe:	607b      	str	r3, [r7, #4]
}
 8008b00:	bf00      	nop
 8008b02:	e7fe      	b.n	8008b02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008b04:	4b0e      	ldr	r3, [pc, #56]	; (8008b40 <vPortValidateInterruptPriority+0x78>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008b0c:	4b0d      	ldr	r3, [pc, #52]	; (8008b44 <vPortValidateInterruptPriority+0x7c>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	429a      	cmp	r2, r3
 8008b12:	d90a      	bls.n	8008b2a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b18:	f383 8811 	msr	BASEPRI, r3
 8008b1c:	f3bf 8f6f 	isb	sy
 8008b20:	f3bf 8f4f 	dsb	sy
 8008b24:	603b      	str	r3, [r7, #0]
}
 8008b26:	bf00      	nop
 8008b28:	e7fe      	b.n	8008b28 <vPortValidateInterruptPriority+0x60>
	}
 8008b2a:	bf00      	nop
 8008b2c:	3714      	adds	r7, #20
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b34:	4770      	bx	lr
 8008b36:	bf00      	nop
 8008b38:	e000e3f0 	.word	0xe000e3f0
 8008b3c:	20001a2c 	.word	0x20001a2c
 8008b40:	e000ed0c 	.word	0xe000ed0c
 8008b44:	20001a30 	.word	0x20001a30

08008b48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b08a      	sub	sp, #40	; 0x28
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008b50:	2300      	movs	r3, #0
 8008b52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008b54:	f7fe fc7c 	bl	8007450 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008b58:	4b5b      	ldr	r3, [pc, #364]	; (8008cc8 <pvPortMalloc+0x180>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d101      	bne.n	8008b64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008b60:	f000 f920 	bl	8008da4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008b64:	4b59      	ldr	r3, [pc, #356]	; (8008ccc <pvPortMalloc+0x184>)
 8008b66:	681a      	ldr	r2, [r3, #0]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4013      	ands	r3, r2
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	f040 8093 	bne.w	8008c98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d01d      	beq.n	8008bb4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008b78:	2208      	movs	r2, #8
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f003 0307 	and.w	r3, r3, #7
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d014      	beq.n	8008bb4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f023 0307 	bic.w	r3, r3, #7
 8008b90:	3308      	adds	r3, #8
 8008b92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f003 0307 	and.w	r3, r3, #7
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d00a      	beq.n	8008bb4 <pvPortMalloc+0x6c>
	__asm volatile
 8008b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ba2:	f383 8811 	msr	BASEPRI, r3
 8008ba6:	f3bf 8f6f 	isb	sy
 8008baa:	f3bf 8f4f 	dsb	sy
 8008bae:	617b      	str	r3, [r7, #20]
}
 8008bb0:	bf00      	nop
 8008bb2:	e7fe      	b.n	8008bb2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d06e      	beq.n	8008c98 <pvPortMalloc+0x150>
 8008bba:	4b45      	ldr	r3, [pc, #276]	; (8008cd0 <pvPortMalloc+0x188>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	687a      	ldr	r2, [r7, #4]
 8008bc0:	429a      	cmp	r2, r3
 8008bc2:	d869      	bhi.n	8008c98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008bc4:	4b43      	ldr	r3, [pc, #268]	; (8008cd4 <pvPortMalloc+0x18c>)
 8008bc6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008bc8:	4b42      	ldr	r3, [pc, #264]	; (8008cd4 <pvPortMalloc+0x18c>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008bce:	e004      	b.n	8008bda <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	687a      	ldr	r2, [r7, #4]
 8008be0:	429a      	cmp	r2, r3
 8008be2:	d903      	bls.n	8008bec <pvPortMalloc+0xa4>
 8008be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d1f1      	bne.n	8008bd0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008bec:	4b36      	ldr	r3, [pc, #216]	; (8008cc8 <pvPortMalloc+0x180>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d050      	beq.n	8008c98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008bf6:	6a3b      	ldr	r3, [r7, #32]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	2208      	movs	r2, #8
 8008bfc:	4413      	add	r3, r2
 8008bfe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c02:	681a      	ldr	r2, [r3, #0]
 8008c04:	6a3b      	ldr	r3, [r7, #32]
 8008c06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c0a:	685a      	ldr	r2, [r3, #4]
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	1ad2      	subs	r2, r2, r3
 8008c10:	2308      	movs	r3, #8
 8008c12:	005b      	lsls	r3, r3, #1
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d91f      	bls.n	8008c58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	4413      	add	r3, r2
 8008c1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c20:	69bb      	ldr	r3, [r7, #24]
 8008c22:	f003 0307 	and.w	r3, r3, #7
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d00a      	beq.n	8008c40 <pvPortMalloc+0xf8>
	__asm volatile
 8008c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c2e:	f383 8811 	msr	BASEPRI, r3
 8008c32:	f3bf 8f6f 	isb	sy
 8008c36:	f3bf 8f4f 	dsb	sy
 8008c3a:	613b      	str	r3, [r7, #16]
}
 8008c3c:	bf00      	nop
 8008c3e:	e7fe      	b.n	8008c3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c42:	685a      	ldr	r2, [r3, #4]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	1ad2      	subs	r2, r2, r3
 8008c48:	69bb      	ldr	r3, [r7, #24]
 8008c4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c4e:	687a      	ldr	r2, [r7, #4]
 8008c50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008c52:	69b8      	ldr	r0, [r7, #24]
 8008c54:	f000 f908 	bl	8008e68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008c58:	4b1d      	ldr	r3, [pc, #116]	; (8008cd0 <pvPortMalloc+0x188>)
 8008c5a:	681a      	ldr	r2, [r3, #0]
 8008c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	1ad3      	subs	r3, r2, r3
 8008c62:	4a1b      	ldr	r2, [pc, #108]	; (8008cd0 <pvPortMalloc+0x188>)
 8008c64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008c66:	4b1a      	ldr	r3, [pc, #104]	; (8008cd0 <pvPortMalloc+0x188>)
 8008c68:	681a      	ldr	r2, [r3, #0]
 8008c6a:	4b1b      	ldr	r3, [pc, #108]	; (8008cd8 <pvPortMalloc+0x190>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d203      	bcs.n	8008c7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008c72:	4b17      	ldr	r3, [pc, #92]	; (8008cd0 <pvPortMalloc+0x188>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a18      	ldr	r2, [pc, #96]	; (8008cd8 <pvPortMalloc+0x190>)
 8008c78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c7c:	685a      	ldr	r2, [r3, #4]
 8008c7e:	4b13      	ldr	r3, [pc, #76]	; (8008ccc <pvPortMalloc+0x184>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	431a      	orrs	r2, r3
 8008c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008c8e:	4b13      	ldr	r3, [pc, #76]	; (8008cdc <pvPortMalloc+0x194>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	3301      	adds	r3, #1
 8008c94:	4a11      	ldr	r2, [pc, #68]	; (8008cdc <pvPortMalloc+0x194>)
 8008c96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008c98:	f7fe fbe8 	bl	800746c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c9c:	69fb      	ldr	r3, [r7, #28]
 8008c9e:	f003 0307 	and.w	r3, r3, #7
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d00a      	beq.n	8008cbc <pvPortMalloc+0x174>
	__asm volatile
 8008ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008caa:	f383 8811 	msr	BASEPRI, r3
 8008cae:	f3bf 8f6f 	isb	sy
 8008cb2:	f3bf 8f4f 	dsb	sy
 8008cb6:	60fb      	str	r3, [r7, #12]
}
 8008cb8:	bf00      	nop
 8008cba:	e7fe      	b.n	8008cba <pvPortMalloc+0x172>
	return pvReturn;
 8008cbc:	69fb      	ldr	r3, [r7, #28]
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3728      	adds	r7, #40	; 0x28
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	2000414c 	.word	0x2000414c
 8008ccc:	20004160 	.word	0x20004160
 8008cd0:	20004150 	.word	0x20004150
 8008cd4:	20004144 	.word	0x20004144
 8008cd8:	20004154 	.word	0x20004154
 8008cdc:	20004158 	.word	0x20004158

08008ce0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b086      	sub	sp, #24
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d04d      	beq.n	8008d8e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008cf2:	2308      	movs	r3, #8
 8008cf4:	425b      	negs	r3, r3
 8008cf6:	697a      	ldr	r2, [r7, #20]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	685a      	ldr	r2, [r3, #4]
 8008d04:	4b24      	ldr	r3, [pc, #144]	; (8008d98 <vPortFree+0xb8>)
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4013      	ands	r3, r2
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d10a      	bne.n	8008d24 <vPortFree+0x44>
	__asm volatile
 8008d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d12:	f383 8811 	msr	BASEPRI, r3
 8008d16:	f3bf 8f6f 	isb	sy
 8008d1a:	f3bf 8f4f 	dsb	sy
 8008d1e:	60fb      	str	r3, [r7, #12]
}
 8008d20:	bf00      	nop
 8008d22:	e7fe      	b.n	8008d22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d00a      	beq.n	8008d42 <vPortFree+0x62>
	__asm volatile
 8008d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d30:	f383 8811 	msr	BASEPRI, r3
 8008d34:	f3bf 8f6f 	isb	sy
 8008d38:	f3bf 8f4f 	dsb	sy
 8008d3c:	60bb      	str	r3, [r7, #8]
}
 8008d3e:	bf00      	nop
 8008d40:	e7fe      	b.n	8008d40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	685a      	ldr	r2, [r3, #4]
 8008d46:	4b14      	ldr	r3, [pc, #80]	; (8008d98 <vPortFree+0xb8>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4013      	ands	r3, r2
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d01e      	beq.n	8008d8e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d11a      	bne.n	8008d8e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	685a      	ldr	r2, [r3, #4]
 8008d5c:	4b0e      	ldr	r3, [pc, #56]	; (8008d98 <vPortFree+0xb8>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	43db      	mvns	r3, r3
 8008d62:	401a      	ands	r2, r3
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008d68:	f7fe fb72 	bl	8007450 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	685a      	ldr	r2, [r3, #4]
 8008d70:	4b0a      	ldr	r3, [pc, #40]	; (8008d9c <vPortFree+0xbc>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4413      	add	r3, r2
 8008d76:	4a09      	ldr	r2, [pc, #36]	; (8008d9c <vPortFree+0xbc>)
 8008d78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008d7a:	6938      	ldr	r0, [r7, #16]
 8008d7c:	f000 f874 	bl	8008e68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008d80:	4b07      	ldr	r3, [pc, #28]	; (8008da0 <vPortFree+0xc0>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	3301      	adds	r3, #1
 8008d86:	4a06      	ldr	r2, [pc, #24]	; (8008da0 <vPortFree+0xc0>)
 8008d88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008d8a:	f7fe fb6f 	bl	800746c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008d8e:	bf00      	nop
 8008d90:	3718      	adds	r7, #24
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	20004160 	.word	0x20004160
 8008d9c:	20004150 	.word	0x20004150
 8008da0:	2000415c 	.word	0x2000415c

08008da4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008daa:	f242 7310 	movw	r3, #10000	; 0x2710
 8008dae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008db0:	4b27      	ldr	r3, [pc, #156]	; (8008e50 <prvHeapInit+0xac>)
 8008db2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f003 0307 	and.w	r3, r3, #7
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d00c      	beq.n	8008dd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	3307      	adds	r3, #7
 8008dc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f023 0307 	bic.w	r3, r3, #7
 8008dca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008dcc:	68ba      	ldr	r2, [r7, #8]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	1ad3      	subs	r3, r2, r3
 8008dd2:	4a1f      	ldr	r2, [pc, #124]	; (8008e50 <prvHeapInit+0xac>)
 8008dd4:	4413      	add	r3, r2
 8008dd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008ddc:	4a1d      	ldr	r2, [pc, #116]	; (8008e54 <prvHeapInit+0xb0>)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008de2:	4b1c      	ldr	r3, [pc, #112]	; (8008e54 <prvHeapInit+0xb0>)
 8008de4:	2200      	movs	r2, #0
 8008de6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	68ba      	ldr	r2, [r7, #8]
 8008dec:	4413      	add	r3, r2
 8008dee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008df0:	2208      	movs	r2, #8
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	1a9b      	subs	r3, r3, r2
 8008df6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f023 0307 	bic.w	r3, r3, #7
 8008dfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	4a15      	ldr	r2, [pc, #84]	; (8008e58 <prvHeapInit+0xb4>)
 8008e04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008e06:	4b14      	ldr	r3, [pc, #80]	; (8008e58 <prvHeapInit+0xb4>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008e0e:	4b12      	ldr	r3, [pc, #72]	; (8008e58 <prvHeapInit+0xb4>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2200      	movs	r2, #0
 8008e14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	68fa      	ldr	r2, [r7, #12]
 8008e1e:	1ad2      	subs	r2, r2, r3
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008e24:	4b0c      	ldr	r3, [pc, #48]	; (8008e58 <prvHeapInit+0xb4>)
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	4a0a      	ldr	r2, [pc, #40]	; (8008e5c <prvHeapInit+0xb8>)
 8008e32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	4a09      	ldr	r2, [pc, #36]	; (8008e60 <prvHeapInit+0xbc>)
 8008e3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008e3c:	4b09      	ldr	r3, [pc, #36]	; (8008e64 <prvHeapInit+0xc0>)
 8008e3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008e42:	601a      	str	r2, [r3, #0]
}
 8008e44:	bf00      	nop
 8008e46:	3714      	adds	r7, #20
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr
 8008e50:	20001a34 	.word	0x20001a34
 8008e54:	20004144 	.word	0x20004144
 8008e58:	2000414c 	.word	0x2000414c
 8008e5c:	20004154 	.word	0x20004154
 8008e60:	20004150 	.word	0x20004150
 8008e64:	20004160 	.word	0x20004160

08008e68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b085      	sub	sp, #20
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e70:	4b28      	ldr	r3, [pc, #160]	; (8008f14 <prvInsertBlockIntoFreeList+0xac>)
 8008e72:	60fb      	str	r3, [r7, #12]
 8008e74:	e002      	b.n	8008e7c <prvInsertBlockIntoFreeList+0x14>
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	60fb      	str	r3, [r7, #12]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	687a      	ldr	r2, [r7, #4]
 8008e82:	429a      	cmp	r2, r3
 8008e84:	d8f7      	bhi.n	8008e76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	68ba      	ldr	r2, [r7, #8]
 8008e90:	4413      	add	r3, r2
 8008e92:	687a      	ldr	r2, [r7, #4]
 8008e94:	429a      	cmp	r2, r3
 8008e96:	d108      	bne.n	8008eaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	685a      	ldr	r2, [r3, #4]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	441a      	add	r2, r3
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	68ba      	ldr	r2, [r7, #8]
 8008eb4:	441a      	add	r2, r3
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d118      	bne.n	8008ef0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681a      	ldr	r2, [r3, #0]
 8008ec2:	4b15      	ldr	r3, [pc, #84]	; (8008f18 <prvInsertBlockIntoFreeList+0xb0>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	d00d      	beq.n	8008ee6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	685a      	ldr	r2, [r3, #4]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	441a      	add	r2, r3
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	601a      	str	r2, [r3, #0]
 8008ee4:	e008      	b.n	8008ef8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008ee6:	4b0c      	ldr	r3, [pc, #48]	; (8008f18 <prvInsertBlockIntoFreeList+0xb0>)
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	601a      	str	r2, [r3, #0]
 8008eee:	e003      	b.n	8008ef8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681a      	ldr	r2, [r3, #0]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008ef8:	68fa      	ldr	r2, [r7, #12]
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d002      	beq.n	8008f06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f06:	bf00      	nop
 8008f08:	3714      	adds	r7, #20
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr
 8008f12:	bf00      	nop
 8008f14:	20004144 	.word	0x20004144
 8008f18:	2000414c 	.word	0x2000414c

08008f1c <std>:
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	b510      	push	{r4, lr}
 8008f20:	4604      	mov	r4, r0
 8008f22:	e9c0 3300 	strd	r3, r3, [r0]
 8008f26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f2a:	6083      	str	r3, [r0, #8]
 8008f2c:	8181      	strh	r1, [r0, #12]
 8008f2e:	6643      	str	r3, [r0, #100]	; 0x64
 8008f30:	81c2      	strh	r2, [r0, #14]
 8008f32:	6183      	str	r3, [r0, #24]
 8008f34:	4619      	mov	r1, r3
 8008f36:	2208      	movs	r2, #8
 8008f38:	305c      	adds	r0, #92	; 0x5c
 8008f3a:	f000 f902 	bl	8009142 <memset>
 8008f3e:	4b05      	ldr	r3, [pc, #20]	; (8008f54 <std+0x38>)
 8008f40:	6223      	str	r3, [r4, #32]
 8008f42:	4b05      	ldr	r3, [pc, #20]	; (8008f58 <std+0x3c>)
 8008f44:	6263      	str	r3, [r4, #36]	; 0x24
 8008f46:	4b05      	ldr	r3, [pc, #20]	; (8008f5c <std+0x40>)
 8008f48:	62a3      	str	r3, [r4, #40]	; 0x28
 8008f4a:	4b05      	ldr	r3, [pc, #20]	; (8008f60 <std+0x44>)
 8008f4c:	61e4      	str	r4, [r4, #28]
 8008f4e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008f50:	bd10      	pop	{r4, pc}
 8008f52:	bf00      	nop
 8008f54:	080090bd 	.word	0x080090bd
 8008f58:	080090df 	.word	0x080090df
 8008f5c:	08009117 	.word	0x08009117
 8008f60:	0800913b 	.word	0x0800913b

08008f64 <stdio_exit_handler>:
 8008f64:	4a02      	ldr	r2, [pc, #8]	; (8008f70 <stdio_exit_handler+0xc>)
 8008f66:	4903      	ldr	r1, [pc, #12]	; (8008f74 <stdio_exit_handler+0x10>)
 8008f68:	4803      	ldr	r0, [pc, #12]	; (8008f78 <stdio_exit_handler+0x14>)
 8008f6a:	f000 b869 	b.w	8009040 <_fwalk_sglue>
 8008f6e:	bf00      	nop
 8008f70:	20000030 	.word	0x20000030
 8008f74:	0800ad65 	.word	0x0800ad65
 8008f78:	20000040 	.word	0x20000040

08008f7c <cleanup_stdio>:
 8008f7c:	6841      	ldr	r1, [r0, #4]
 8008f7e:	4b0c      	ldr	r3, [pc, #48]	; (8008fb0 <cleanup_stdio+0x34>)
 8008f80:	4299      	cmp	r1, r3
 8008f82:	b510      	push	{r4, lr}
 8008f84:	4604      	mov	r4, r0
 8008f86:	d001      	beq.n	8008f8c <cleanup_stdio+0x10>
 8008f88:	f001 feec 	bl	800ad64 <_fclose_r>
 8008f8c:	68a1      	ldr	r1, [r4, #8]
 8008f8e:	4b09      	ldr	r3, [pc, #36]	; (8008fb4 <cleanup_stdio+0x38>)
 8008f90:	4299      	cmp	r1, r3
 8008f92:	d002      	beq.n	8008f9a <cleanup_stdio+0x1e>
 8008f94:	4620      	mov	r0, r4
 8008f96:	f001 fee5 	bl	800ad64 <_fclose_r>
 8008f9a:	68e1      	ldr	r1, [r4, #12]
 8008f9c:	4b06      	ldr	r3, [pc, #24]	; (8008fb8 <cleanup_stdio+0x3c>)
 8008f9e:	4299      	cmp	r1, r3
 8008fa0:	d004      	beq.n	8008fac <cleanup_stdio+0x30>
 8008fa2:	4620      	mov	r0, r4
 8008fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fa8:	f001 bedc 	b.w	800ad64 <_fclose_r>
 8008fac:	bd10      	pop	{r4, pc}
 8008fae:	bf00      	nop
 8008fb0:	20004164 	.word	0x20004164
 8008fb4:	200041cc 	.word	0x200041cc
 8008fb8:	20004234 	.word	0x20004234

08008fbc <global_stdio_init.part.0>:
 8008fbc:	b510      	push	{r4, lr}
 8008fbe:	4b0b      	ldr	r3, [pc, #44]	; (8008fec <global_stdio_init.part.0+0x30>)
 8008fc0:	4c0b      	ldr	r4, [pc, #44]	; (8008ff0 <global_stdio_init.part.0+0x34>)
 8008fc2:	4a0c      	ldr	r2, [pc, #48]	; (8008ff4 <global_stdio_init.part.0+0x38>)
 8008fc4:	601a      	str	r2, [r3, #0]
 8008fc6:	4620      	mov	r0, r4
 8008fc8:	2200      	movs	r2, #0
 8008fca:	2104      	movs	r1, #4
 8008fcc:	f7ff ffa6 	bl	8008f1c <std>
 8008fd0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	2109      	movs	r1, #9
 8008fd8:	f7ff ffa0 	bl	8008f1c <std>
 8008fdc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008fe0:	2202      	movs	r2, #2
 8008fe2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fe6:	2112      	movs	r1, #18
 8008fe8:	f7ff bf98 	b.w	8008f1c <std>
 8008fec:	2000429c 	.word	0x2000429c
 8008ff0:	20004164 	.word	0x20004164
 8008ff4:	08008f65 	.word	0x08008f65

08008ff8 <__sfp_lock_acquire>:
 8008ff8:	4801      	ldr	r0, [pc, #4]	; (8009000 <__sfp_lock_acquire+0x8>)
 8008ffa:	f000 b94b 	b.w	8009294 <__retarget_lock_acquire_recursive>
 8008ffe:	bf00      	nop
 8009000:	200042a6 	.word	0x200042a6

08009004 <__sfp_lock_release>:
 8009004:	4801      	ldr	r0, [pc, #4]	; (800900c <__sfp_lock_release+0x8>)
 8009006:	f000 b946 	b.w	8009296 <__retarget_lock_release_recursive>
 800900a:	bf00      	nop
 800900c:	200042a6 	.word	0x200042a6

08009010 <__sinit>:
 8009010:	b510      	push	{r4, lr}
 8009012:	4604      	mov	r4, r0
 8009014:	f7ff fff0 	bl	8008ff8 <__sfp_lock_acquire>
 8009018:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800901a:	b11b      	cbz	r3, 8009024 <__sinit+0x14>
 800901c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009020:	f7ff bff0 	b.w	8009004 <__sfp_lock_release>
 8009024:	4b04      	ldr	r3, [pc, #16]	; (8009038 <__sinit+0x28>)
 8009026:	6363      	str	r3, [r4, #52]	; 0x34
 8009028:	4b04      	ldr	r3, [pc, #16]	; (800903c <__sinit+0x2c>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d1f5      	bne.n	800901c <__sinit+0xc>
 8009030:	f7ff ffc4 	bl	8008fbc <global_stdio_init.part.0>
 8009034:	e7f2      	b.n	800901c <__sinit+0xc>
 8009036:	bf00      	nop
 8009038:	08008f7d 	.word	0x08008f7d
 800903c:	2000429c 	.word	0x2000429c

08009040 <_fwalk_sglue>:
 8009040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009044:	4607      	mov	r7, r0
 8009046:	4688      	mov	r8, r1
 8009048:	4614      	mov	r4, r2
 800904a:	2600      	movs	r6, #0
 800904c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009050:	f1b9 0901 	subs.w	r9, r9, #1
 8009054:	d505      	bpl.n	8009062 <_fwalk_sglue+0x22>
 8009056:	6824      	ldr	r4, [r4, #0]
 8009058:	2c00      	cmp	r4, #0
 800905a:	d1f7      	bne.n	800904c <_fwalk_sglue+0xc>
 800905c:	4630      	mov	r0, r6
 800905e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009062:	89ab      	ldrh	r3, [r5, #12]
 8009064:	2b01      	cmp	r3, #1
 8009066:	d907      	bls.n	8009078 <_fwalk_sglue+0x38>
 8009068:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800906c:	3301      	adds	r3, #1
 800906e:	d003      	beq.n	8009078 <_fwalk_sglue+0x38>
 8009070:	4629      	mov	r1, r5
 8009072:	4638      	mov	r0, r7
 8009074:	47c0      	blx	r8
 8009076:	4306      	orrs	r6, r0
 8009078:	3568      	adds	r5, #104	; 0x68
 800907a:	e7e9      	b.n	8009050 <_fwalk_sglue+0x10>

0800907c <sprintf>:
 800907c:	b40e      	push	{r1, r2, r3}
 800907e:	b500      	push	{lr}
 8009080:	b09c      	sub	sp, #112	; 0x70
 8009082:	ab1d      	add	r3, sp, #116	; 0x74
 8009084:	9002      	str	r0, [sp, #8]
 8009086:	9006      	str	r0, [sp, #24]
 8009088:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800908c:	4809      	ldr	r0, [pc, #36]	; (80090b4 <sprintf+0x38>)
 800908e:	9107      	str	r1, [sp, #28]
 8009090:	9104      	str	r1, [sp, #16]
 8009092:	4909      	ldr	r1, [pc, #36]	; (80090b8 <sprintf+0x3c>)
 8009094:	f853 2b04 	ldr.w	r2, [r3], #4
 8009098:	9105      	str	r1, [sp, #20]
 800909a:	6800      	ldr	r0, [r0, #0]
 800909c:	9301      	str	r3, [sp, #4]
 800909e:	a902      	add	r1, sp, #8
 80090a0:	f000 fc72 	bl	8009988 <_svfprintf_r>
 80090a4:	9b02      	ldr	r3, [sp, #8]
 80090a6:	2200      	movs	r2, #0
 80090a8:	701a      	strb	r2, [r3, #0]
 80090aa:	b01c      	add	sp, #112	; 0x70
 80090ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80090b0:	b003      	add	sp, #12
 80090b2:	4770      	bx	lr
 80090b4:	20000160 	.word	0x20000160
 80090b8:	ffff0208 	.word	0xffff0208

080090bc <__sread>:
 80090bc:	b510      	push	{r4, lr}
 80090be:	460c      	mov	r4, r1
 80090c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090c4:	f000 f896 	bl	80091f4 <_read_r>
 80090c8:	2800      	cmp	r0, #0
 80090ca:	bfab      	itete	ge
 80090cc:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 80090ce:	89a3      	ldrhlt	r3, [r4, #12]
 80090d0:	181b      	addge	r3, r3, r0
 80090d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80090d6:	bfac      	ite	ge
 80090d8:	6523      	strge	r3, [r4, #80]	; 0x50
 80090da:	81a3      	strhlt	r3, [r4, #12]
 80090dc:	bd10      	pop	{r4, pc}

080090de <__swrite>:
 80090de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090e2:	461f      	mov	r7, r3
 80090e4:	898b      	ldrh	r3, [r1, #12]
 80090e6:	05db      	lsls	r3, r3, #23
 80090e8:	4605      	mov	r5, r0
 80090ea:	460c      	mov	r4, r1
 80090ec:	4616      	mov	r6, r2
 80090ee:	d505      	bpl.n	80090fc <__swrite+0x1e>
 80090f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090f4:	2302      	movs	r3, #2
 80090f6:	2200      	movs	r2, #0
 80090f8:	f000 f86a 	bl	80091d0 <_lseek_r>
 80090fc:	89a3      	ldrh	r3, [r4, #12]
 80090fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009102:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009106:	81a3      	strh	r3, [r4, #12]
 8009108:	4632      	mov	r2, r6
 800910a:	463b      	mov	r3, r7
 800910c:	4628      	mov	r0, r5
 800910e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009112:	f000 b881 	b.w	8009218 <_write_r>

08009116 <__sseek>:
 8009116:	b510      	push	{r4, lr}
 8009118:	460c      	mov	r4, r1
 800911a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800911e:	f000 f857 	bl	80091d0 <_lseek_r>
 8009122:	1c43      	adds	r3, r0, #1
 8009124:	89a3      	ldrh	r3, [r4, #12]
 8009126:	bf15      	itete	ne
 8009128:	6520      	strne	r0, [r4, #80]	; 0x50
 800912a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800912e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009132:	81a3      	strheq	r3, [r4, #12]
 8009134:	bf18      	it	ne
 8009136:	81a3      	strhne	r3, [r4, #12]
 8009138:	bd10      	pop	{r4, pc}

0800913a <__sclose>:
 800913a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800913e:	f000 b809 	b.w	8009154 <_close_r>

08009142 <memset>:
 8009142:	4402      	add	r2, r0
 8009144:	4603      	mov	r3, r0
 8009146:	4293      	cmp	r3, r2
 8009148:	d100      	bne.n	800914c <memset+0xa>
 800914a:	4770      	bx	lr
 800914c:	f803 1b01 	strb.w	r1, [r3], #1
 8009150:	e7f9      	b.n	8009146 <memset+0x4>
	...

08009154 <_close_r>:
 8009154:	b538      	push	{r3, r4, r5, lr}
 8009156:	4d06      	ldr	r5, [pc, #24]	; (8009170 <_close_r+0x1c>)
 8009158:	2300      	movs	r3, #0
 800915a:	4604      	mov	r4, r0
 800915c:	4608      	mov	r0, r1
 800915e:	602b      	str	r3, [r5, #0]
 8009160:	f7f9 f8e6 	bl	8002330 <_close>
 8009164:	1c43      	adds	r3, r0, #1
 8009166:	d102      	bne.n	800916e <_close_r+0x1a>
 8009168:	682b      	ldr	r3, [r5, #0]
 800916a:	b103      	cbz	r3, 800916e <_close_r+0x1a>
 800916c:	6023      	str	r3, [r4, #0]
 800916e:	bd38      	pop	{r3, r4, r5, pc}
 8009170:	200042a0 	.word	0x200042a0

08009174 <_reclaim_reent>:
 8009174:	4b15      	ldr	r3, [pc, #84]	; (80091cc <_reclaim_reent+0x58>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	4283      	cmp	r3, r0
 800917a:	b570      	push	{r4, r5, r6, lr}
 800917c:	4604      	mov	r4, r0
 800917e:	d023      	beq.n	80091c8 <_reclaim_reent+0x54>
 8009180:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009182:	b9fb      	cbnz	r3, 80091c4 <_reclaim_reent+0x50>
 8009184:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009186:	b111      	cbz	r1, 800918e <_reclaim_reent+0x1a>
 8009188:	4620      	mov	r0, r4
 800918a:	f000 f8f7 	bl	800937c <_free_r>
 800918e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8009190:	b111      	cbz	r1, 8009198 <_reclaim_reent+0x24>
 8009192:	4620      	mov	r0, r4
 8009194:	f000 f8f2 	bl	800937c <_free_r>
 8009198:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800919a:	b1ab      	cbz	r3, 80091c8 <_reclaim_reent+0x54>
 800919c:	4620      	mov	r0, r4
 800919e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80091a2:	4718      	bx	r3
 80091a4:	5949      	ldr	r1, [r1, r5]
 80091a6:	b939      	cbnz	r1, 80091b8 <_reclaim_reent+0x44>
 80091a8:	3504      	adds	r5, #4
 80091aa:	2d80      	cmp	r5, #128	; 0x80
 80091ac:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80091ae:	d1f9      	bne.n	80091a4 <_reclaim_reent+0x30>
 80091b0:	4620      	mov	r0, r4
 80091b2:	f000 f8e3 	bl	800937c <_free_r>
 80091b6:	e7e5      	b.n	8009184 <_reclaim_reent+0x10>
 80091b8:	680e      	ldr	r6, [r1, #0]
 80091ba:	4620      	mov	r0, r4
 80091bc:	f000 f8de 	bl	800937c <_free_r>
 80091c0:	4631      	mov	r1, r6
 80091c2:	e7f0      	b.n	80091a6 <_reclaim_reent+0x32>
 80091c4:	2500      	movs	r5, #0
 80091c6:	e7f0      	b.n	80091aa <_reclaim_reent+0x36>
 80091c8:	bd70      	pop	{r4, r5, r6, pc}
 80091ca:	bf00      	nop
 80091cc:	20000160 	.word	0x20000160

080091d0 <_lseek_r>:
 80091d0:	b538      	push	{r3, r4, r5, lr}
 80091d2:	4d07      	ldr	r5, [pc, #28]	; (80091f0 <_lseek_r+0x20>)
 80091d4:	4604      	mov	r4, r0
 80091d6:	4608      	mov	r0, r1
 80091d8:	4611      	mov	r1, r2
 80091da:	2200      	movs	r2, #0
 80091dc:	602a      	str	r2, [r5, #0]
 80091de:	461a      	mov	r2, r3
 80091e0:	f7f9 f8cd 	bl	800237e <_lseek>
 80091e4:	1c43      	adds	r3, r0, #1
 80091e6:	d102      	bne.n	80091ee <_lseek_r+0x1e>
 80091e8:	682b      	ldr	r3, [r5, #0]
 80091ea:	b103      	cbz	r3, 80091ee <_lseek_r+0x1e>
 80091ec:	6023      	str	r3, [r4, #0]
 80091ee:	bd38      	pop	{r3, r4, r5, pc}
 80091f0:	200042a0 	.word	0x200042a0

080091f4 <_read_r>:
 80091f4:	b538      	push	{r3, r4, r5, lr}
 80091f6:	4d07      	ldr	r5, [pc, #28]	; (8009214 <_read_r+0x20>)
 80091f8:	4604      	mov	r4, r0
 80091fa:	4608      	mov	r0, r1
 80091fc:	4611      	mov	r1, r2
 80091fe:	2200      	movs	r2, #0
 8009200:	602a      	str	r2, [r5, #0]
 8009202:	461a      	mov	r2, r3
 8009204:	f7f9 f85b 	bl	80022be <_read>
 8009208:	1c43      	adds	r3, r0, #1
 800920a:	d102      	bne.n	8009212 <_read_r+0x1e>
 800920c:	682b      	ldr	r3, [r5, #0]
 800920e:	b103      	cbz	r3, 8009212 <_read_r+0x1e>
 8009210:	6023      	str	r3, [r4, #0]
 8009212:	bd38      	pop	{r3, r4, r5, pc}
 8009214:	200042a0 	.word	0x200042a0

08009218 <_write_r>:
 8009218:	b538      	push	{r3, r4, r5, lr}
 800921a:	4d07      	ldr	r5, [pc, #28]	; (8009238 <_write_r+0x20>)
 800921c:	4604      	mov	r4, r0
 800921e:	4608      	mov	r0, r1
 8009220:	4611      	mov	r1, r2
 8009222:	2200      	movs	r2, #0
 8009224:	602a      	str	r2, [r5, #0]
 8009226:	461a      	mov	r2, r3
 8009228:	f7f9 f866 	bl	80022f8 <_write>
 800922c:	1c43      	adds	r3, r0, #1
 800922e:	d102      	bne.n	8009236 <_write_r+0x1e>
 8009230:	682b      	ldr	r3, [r5, #0]
 8009232:	b103      	cbz	r3, 8009236 <_write_r+0x1e>
 8009234:	6023      	str	r3, [r4, #0]
 8009236:	bd38      	pop	{r3, r4, r5, pc}
 8009238:	200042a0 	.word	0x200042a0

0800923c <__errno>:
 800923c:	4b01      	ldr	r3, [pc, #4]	; (8009244 <__errno+0x8>)
 800923e:	6818      	ldr	r0, [r3, #0]
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	20000160 	.word	0x20000160

08009248 <__libc_init_array>:
 8009248:	b570      	push	{r4, r5, r6, lr}
 800924a:	4d0d      	ldr	r5, [pc, #52]	; (8009280 <__libc_init_array+0x38>)
 800924c:	4c0d      	ldr	r4, [pc, #52]	; (8009284 <__libc_init_array+0x3c>)
 800924e:	1b64      	subs	r4, r4, r5
 8009250:	10a4      	asrs	r4, r4, #2
 8009252:	2600      	movs	r6, #0
 8009254:	42a6      	cmp	r6, r4
 8009256:	d109      	bne.n	800926c <__libc_init_array+0x24>
 8009258:	4d0b      	ldr	r5, [pc, #44]	; (8009288 <__libc_init_array+0x40>)
 800925a:	4c0c      	ldr	r4, [pc, #48]	; (800928c <__libc_init_array+0x44>)
 800925c:	f004 fbe6 	bl	800da2c <_init>
 8009260:	1b64      	subs	r4, r4, r5
 8009262:	10a4      	asrs	r4, r4, #2
 8009264:	2600      	movs	r6, #0
 8009266:	42a6      	cmp	r6, r4
 8009268:	d105      	bne.n	8009276 <__libc_init_array+0x2e>
 800926a:	bd70      	pop	{r4, r5, r6, pc}
 800926c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009270:	4798      	blx	r3
 8009272:	3601      	adds	r6, #1
 8009274:	e7ee      	b.n	8009254 <__libc_init_array+0xc>
 8009276:	f855 3b04 	ldr.w	r3, [r5], #4
 800927a:	4798      	blx	r3
 800927c:	3601      	adds	r6, #1
 800927e:	e7f2      	b.n	8009266 <__libc_init_array+0x1e>
 8009280:	0800e44c 	.word	0x0800e44c
 8009284:	0800e44c 	.word	0x0800e44c
 8009288:	0800e44c 	.word	0x0800e44c
 800928c:	0800e454 	.word	0x0800e454

08009290 <__retarget_lock_init_recursive>:
 8009290:	4770      	bx	lr

08009292 <__retarget_lock_close_recursive>:
 8009292:	4770      	bx	lr

08009294 <__retarget_lock_acquire_recursive>:
 8009294:	4770      	bx	lr

08009296 <__retarget_lock_release_recursive>:
 8009296:	4770      	bx	lr

08009298 <memcpy>:
 8009298:	440a      	add	r2, r1
 800929a:	4291      	cmp	r1, r2
 800929c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80092a0:	d100      	bne.n	80092a4 <memcpy+0xc>
 80092a2:	4770      	bx	lr
 80092a4:	b510      	push	{r4, lr}
 80092a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092ae:	4291      	cmp	r1, r2
 80092b0:	d1f9      	bne.n	80092a6 <memcpy+0xe>
 80092b2:	bd10      	pop	{r4, pc}

080092b4 <register_fini>:
 80092b4:	4b02      	ldr	r3, [pc, #8]	; (80092c0 <register_fini+0xc>)
 80092b6:	b113      	cbz	r3, 80092be <register_fini+0xa>
 80092b8:	4802      	ldr	r0, [pc, #8]	; (80092c4 <register_fini+0x10>)
 80092ba:	f000 b805 	b.w	80092c8 <atexit>
 80092be:	4770      	bx	lr
 80092c0:	00000000 	.word	0x00000000
 80092c4:	0800afc9 	.word	0x0800afc9

080092c8 <atexit>:
 80092c8:	2300      	movs	r3, #0
 80092ca:	4601      	mov	r1, r0
 80092cc:	461a      	mov	r2, r3
 80092ce:	4618      	mov	r0, r3
 80092d0:	f001 bed2 	b.w	800b078 <__register_exitproc>

080092d4 <_malloc_trim_r>:
 80092d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092d8:	4606      	mov	r6, r0
 80092da:	2008      	movs	r0, #8
 80092dc:	460c      	mov	r4, r1
 80092de:	f001 fe87 	bl	800aff0 <sysconf>
 80092e2:	4f23      	ldr	r7, [pc, #140]	; (8009370 <_malloc_trim_r+0x9c>)
 80092e4:	4680      	mov	r8, r0
 80092e6:	4630      	mov	r0, r6
 80092e8:	f000 fb42 	bl	8009970 <__malloc_lock>
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	685d      	ldr	r5, [r3, #4]
 80092f0:	f025 0503 	bic.w	r5, r5, #3
 80092f4:	1b2c      	subs	r4, r5, r4
 80092f6:	3c11      	subs	r4, #17
 80092f8:	4444      	add	r4, r8
 80092fa:	fbb4 f4f8 	udiv	r4, r4, r8
 80092fe:	3c01      	subs	r4, #1
 8009300:	fb08 f404 	mul.w	r4, r8, r4
 8009304:	45a0      	cmp	r8, r4
 8009306:	dd05      	ble.n	8009314 <_malloc_trim_r+0x40>
 8009308:	4630      	mov	r0, r6
 800930a:	f000 fb37 	bl	800997c <__malloc_unlock>
 800930e:	2000      	movs	r0, #0
 8009310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009314:	2100      	movs	r1, #0
 8009316:	4630      	mov	r0, r6
 8009318:	f001 fe46 	bl	800afa8 <_sbrk_r>
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	442b      	add	r3, r5
 8009320:	4298      	cmp	r0, r3
 8009322:	d1f1      	bne.n	8009308 <_malloc_trim_r+0x34>
 8009324:	4261      	negs	r1, r4
 8009326:	4630      	mov	r0, r6
 8009328:	f001 fe3e 	bl	800afa8 <_sbrk_r>
 800932c:	3001      	adds	r0, #1
 800932e:	d110      	bne.n	8009352 <_malloc_trim_r+0x7e>
 8009330:	2100      	movs	r1, #0
 8009332:	4630      	mov	r0, r6
 8009334:	f001 fe38 	bl	800afa8 <_sbrk_r>
 8009338:	68ba      	ldr	r2, [r7, #8]
 800933a:	1a83      	subs	r3, r0, r2
 800933c:	2b0f      	cmp	r3, #15
 800933e:	dde3      	ble.n	8009308 <_malloc_trim_r+0x34>
 8009340:	490c      	ldr	r1, [pc, #48]	; (8009374 <_malloc_trim_r+0xa0>)
 8009342:	6809      	ldr	r1, [r1, #0]
 8009344:	1a40      	subs	r0, r0, r1
 8009346:	490c      	ldr	r1, [pc, #48]	; (8009378 <_malloc_trim_r+0xa4>)
 8009348:	f043 0301 	orr.w	r3, r3, #1
 800934c:	6008      	str	r0, [r1, #0]
 800934e:	6053      	str	r3, [r2, #4]
 8009350:	e7da      	b.n	8009308 <_malloc_trim_r+0x34>
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	4a08      	ldr	r2, [pc, #32]	; (8009378 <_malloc_trim_r+0xa4>)
 8009356:	1b2d      	subs	r5, r5, r4
 8009358:	f045 0501 	orr.w	r5, r5, #1
 800935c:	605d      	str	r5, [r3, #4]
 800935e:	6813      	ldr	r3, [r2, #0]
 8009360:	4630      	mov	r0, r6
 8009362:	1b1b      	subs	r3, r3, r4
 8009364:	6013      	str	r3, [r2, #0]
 8009366:	f000 fb09 	bl	800997c <__malloc_unlock>
 800936a:	2001      	movs	r0, #1
 800936c:	e7d0      	b.n	8009310 <_malloc_trim_r+0x3c>
 800936e:	bf00      	nop
 8009370:	20000168 	.word	0x20000168
 8009374:	20000570 	.word	0x20000570
 8009378:	200042ac 	.word	0x200042ac

0800937c <_free_r>:
 800937c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800937e:	4605      	mov	r5, r0
 8009380:	460f      	mov	r7, r1
 8009382:	2900      	cmp	r1, #0
 8009384:	f000 80b1 	beq.w	80094ea <_free_r+0x16e>
 8009388:	f000 faf2 	bl	8009970 <__malloc_lock>
 800938c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009390:	4856      	ldr	r0, [pc, #344]	; (80094ec <_free_r+0x170>)
 8009392:	f022 0401 	bic.w	r4, r2, #1
 8009396:	f1a7 0308 	sub.w	r3, r7, #8
 800939a:	eb03 0c04 	add.w	ip, r3, r4
 800939e:	6881      	ldr	r1, [r0, #8]
 80093a0:	f8dc 6004 	ldr.w	r6, [ip, #4]
 80093a4:	4561      	cmp	r1, ip
 80093a6:	f026 0603 	bic.w	r6, r6, #3
 80093aa:	f002 0201 	and.w	r2, r2, #1
 80093ae:	d11b      	bne.n	80093e8 <_free_r+0x6c>
 80093b0:	4426      	add	r6, r4
 80093b2:	b93a      	cbnz	r2, 80093c4 <_free_r+0x48>
 80093b4:	f857 2c08 	ldr.w	r2, [r7, #-8]
 80093b8:	1a9b      	subs	r3, r3, r2
 80093ba:	4416      	add	r6, r2
 80093bc:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80093c0:	60ca      	str	r2, [r1, #12]
 80093c2:	6091      	str	r1, [r2, #8]
 80093c4:	f046 0201 	orr.w	r2, r6, #1
 80093c8:	605a      	str	r2, [r3, #4]
 80093ca:	6083      	str	r3, [r0, #8]
 80093cc:	4b48      	ldr	r3, [pc, #288]	; (80094f0 <_free_r+0x174>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	42b3      	cmp	r3, r6
 80093d2:	d804      	bhi.n	80093de <_free_r+0x62>
 80093d4:	4b47      	ldr	r3, [pc, #284]	; (80094f4 <_free_r+0x178>)
 80093d6:	4628      	mov	r0, r5
 80093d8:	6819      	ldr	r1, [r3, #0]
 80093da:	f7ff ff7b 	bl	80092d4 <_malloc_trim_r>
 80093de:	4628      	mov	r0, r5
 80093e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80093e4:	f000 baca 	b.w	800997c <__malloc_unlock>
 80093e8:	f8cc 6004 	str.w	r6, [ip, #4]
 80093ec:	2a00      	cmp	r2, #0
 80093ee:	d138      	bne.n	8009462 <_free_r+0xe6>
 80093f0:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80093f4:	1a5b      	subs	r3, r3, r1
 80093f6:	440c      	add	r4, r1
 80093f8:	6899      	ldr	r1, [r3, #8]
 80093fa:	f100 0708 	add.w	r7, r0, #8
 80093fe:	42b9      	cmp	r1, r7
 8009400:	d031      	beq.n	8009466 <_free_r+0xea>
 8009402:	68df      	ldr	r7, [r3, #12]
 8009404:	60cf      	str	r7, [r1, #12]
 8009406:	60b9      	str	r1, [r7, #8]
 8009408:	eb0c 0106 	add.w	r1, ip, r6
 800940c:	6849      	ldr	r1, [r1, #4]
 800940e:	07c9      	lsls	r1, r1, #31
 8009410:	d40b      	bmi.n	800942a <_free_r+0xae>
 8009412:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8009416:	4434      	add	r4, r6
 8009418:	bb3a      	cbnz	r2, 800946a <_free_r+0xee>
 800941a:	4e37      	ldr	r6, [pc, #220]	; (80094f8 <_free_r+0x17c>)
 800941c:	42b1      	cmp	r1, r6
 800941e:	d124      	bne.n	800946a <_free_r+0xee>
 8009420:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009424:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8009428:	2201      	movs	r2, #1
 800942a:	f044 0101 	orr.w	r1, r4, #1
 800942e:	6059      	str	r1, [r3, #4]
 8009430:	511c      	str	r4, [r3, r4]
 8009432:	2a00      	cmp	r2, #0
 8009434:	d1d3      	bne.n	80093de <_free_r+0x62>
 8009436:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800943a:	d21b      	bcs.n	8009474 <_free_r+0xf8>
 800943c:	08e2      	lsrs	r2, r4, #3
 800943e:	2101      	movs	r1, #1
 8009440:	0964      	lsrs	r4, r4, #5
 8009442:	40a1      	lsls	r1, r4
 8009444:	6844      	ldr	r4, [r0, #4]
 8009446:	3201      	adds	r2, #1
 8009448:	4321      	orrs	r1, r4
 800944a:	6041      	str	r1, [r0, #4]
 800944c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009450:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8009454:	3908      	subs	r1, #8
 8009456:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800945a:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800945e:	60e3      	str	r3, [r4, #12]
 8009460:	e7bd      	b.n	80093de <_free_r+0x62>
 8009462:	2200      	movs	r2, #0
 8009464:	e7d0      	b.n	8009408 <_free_r+0x8c>
 8009466:	2201      	movs	r2, #1
 8009468:	e7ce      	b.n	8009408 <_free_r+0x8c>
 800946a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800946e:	60ce      	str	r6, [r1, #12]
 8009470:	60b1      	str	r1, [r6, #8]
 8009472:	e7da      	b.n	800942a <_free_r+0xae>
 8009474:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8009478:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800947c:	d214      	bcs.n	80094a8 <_free_r+0x12c>
 800947e:	09a2      	lsrs	r2, r4, #6
 8009480:	3238      	adds	r2, #56	; 0x38
 8009482:	1c51      	adds	r1, r2, #1
 8009484:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8009488:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800948c:	428e      	cmp	r6, r1
 800948e:	d125      	bne.n	80094dc <_free_r+0x160>
 8009490:	2401      	movs	r4, #1
 8009492:	1092      	asrs	r2, r2, #2
 8009494:	fa04 f202 	lsl.w	r2, r4, r2
 8009498:	6844      	ldr	r4, [r0, #4]
 800949a:	4322      	orrs	r2, r4
 800949c:	6042      	str	r2, [r0, #4]
 800949e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 80094a2:	60b3      	str	r3, [r6, #8]
 80094a4:	60cb      	str	r3, [r1, #12]
 80094a6:	e79a      	b.n	80093de <_free_r+0x62>
 80094a8:	2a14      	cmp	r2, #20
 80094aa:	d801      	bhi.n	80094b0 <_free_r+0x134>
 80094ac:	325b      	adds	r2, #91	; 0x5b
 80094ae:	e7e8      	b.n	8009482 <_free_r+0x106>
 80094b0:	2a54      	cmp	r2, #84	; 0x54
 80094b2:	d802      	bhi.n	80094ba <_free_r+0x13e>
 80094b4:	0b22      	lsrs	r2, r4, #12
 80094b6:	326e      	adds	r2, #110	; 0x6e
 80094b8:	e7e3      	b.n	8009482 <_free_r+0x106>
 80094ba:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80094be:	d802      	bhi.n	80094c6 <_free_r+0x14a>
 80094c0:	0be2      	lsrs	r2, r4, #15
 80094c2:	3277      	adds	r2, #119	; 0x77
 80094c4:	e7dd      	b.n	8009482 <_free_r+0x106>
 80094c6:	f240 5154 	movw	r1, #1364	; 0x554
 80094ca:	428a      	cmp	r2, r1
 80094cc:	bf9a      	itte	ls
 80094ce:	0ca2      	lsrls	r2, r4, #18
 80094d0:	327c      	addls	r2, #124	; 0x7c
 80094d2:	227e      	movhi	r2, #126	; 0x7e
 80094d4:	e7d5      	b.n	8009482 <_free_r+0x106>
 80094d6:	6889      	ldr	r1, [r1, #8]
 80094d8:	428e      	cmp	r6, r1
 80094da:	d004      	beq.n	80094e6 <_free_r+0x16a>
 80094dc:	684a      	ldr	r2, [r1, #4]
 80094de:	f022 0203 	bic.w	r2, r2, #3
 80094e2:	42a2      	cmp	r2, r4
 80094e4:	d8f7      	bhi.n	80094d6 <_free_r+0x15a>
 80094e6:	68ce      	ldr	r6, [r1, #12]
 80094e8:	e7d9      	b.n	800949e <_free_r+0x122>
 80094ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094ec:	20000168 	.word	0x20000168
 80094f0:	20000574 	.word	0x20000574
 80094f4:	200042dc 	.word	0x200042dc
 80094f8:	20000170 	.word	0x20000170

080094fc <_malloc_r>:
 80094fc:	f101 030b 	add.w	r3, r1, #11
 8009500:	2b16      	cmp	r3, #22
 8009502:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009506:	4605      	mov	r5, r0
 8009508:	d906      	bls.n	8009518 <_malloc_r+0x1c>
 800950a:	f033 0707 	bics.w	r7, r3, #7
 800950e:	d504      	bpl.n	800951a <_malloc_r+0x1e>
 8009510:	230c      	movs	r3, #12
 8009512:	602b      	str	r3, [r5, #0]
 8009514:	2400      	movs	r4, #0
 8009516:	e1a3      	b.n	8009860 <_malloc_r+0x364>
 8009518:	2710      	movs	r7, #16
 800951a:	42b9      	cmp	r1, r7
 800951c:	d8f8      	bhi.n	8009510 <_malloc_r+0x14>
 800951e:	4628      	mov	r0, r5
 8009520:	f000 fa26 	bl	8009970 <__malloc_lock>
 8009524:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8009528:	4eaf      	ldr	r6, [pc, #700]	; (80097e8 <_malloc_r+0x2ec>)
 800952a:	d237      	bcs.n	800959c <_malloc_r+0xa0>
 800952c:	f107 0208 	add.w	r2, r7, #8
 8009530:	4432      	add	r2, r6
 8009532:	f1a2 0108 	sub.w	r1, r2, #8
 8009536:	6854      	ldr	r4, [r2, #4]
 8009538:	428c      	cmp	r4, r1
 800953a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800953e:	d102      	bne.n	8009546 <_malloc_r+0x4a>
 8009540:	68d4      	ldr	r4, [r2, #12]
 8009542:	42a2      	cmp	r2, r4
 8009544:	d010      	beq.n	8009568 <_malloc_r+0x6c>
 8009546:	6863      	ldr	r3, [r4, #4]
 8009548:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800954c:	f023 0303 	bic.w	r3, r3, #3
 8009550:	60ca      	str	r2, [r1, #12]
 8009552:	4423      	add	r3, r4
 8009554:	6091      	str	r1, [r2, #8]
 8009556:	685a      	ldr	r2, [r3, #4]
 8009558:	f042 0201 	orr.w	r2, r2, #1
 800955c:	605a      	str	r2, [r3, #4]
 800955e:	4628      	mov	r0, r5
 8009560:	f000 fa0c 	bl	800997c <__malloc_unlock>
 8009564:	3408      	adds	r4, #8
 8009566:	e17b      	b.n	8009860 <_malloc_r+0x364>
 8009568:	3302      	adds	r3, #2
 800956a:	6934      	ldr	r4, [r6, #16]
 800956c:	499f      	ldr	r1, [pc, #636]	; (80097ec <_malloc_r+0x2f0>)
 800956e:	428c      	cmp	r4, r1
 8009570:	d077      	beq.n	8009662 <_malloc_r+0x166>
 8009572:	6862      	ldr	r2, [r4, #4]
 8009574:	f022 0c03 	bic.w	ip, r2, #3
 8009578:	ebac 0007 	sub.w	r0, ip, r7
 800957c:	280f      	cmp	r0, #15
 800957e:	dd48      	ble.n	8009612 <_malloc_r+0x116>
 8009580:	19e2      	adds	r2, r4, r7
 8009582:	f040 0301 	orr.w	r3, r0, #1
 8009586:	f047 0701 	orr.w	r7, r7, #1
 800958a:	6067      	str	r7, [r4, #4]
 800958c:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8009590:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8009594:	6053      	str	r3, [r2, #4]
 8009596:	f844 000c 	str.w	r0, [r4, ip]
 800959a:	e7e0      	b.n	800955e <_malloc_r+0x62>
 800959c:	0a7b      	lsrs	r3, r7, #9
 800959e:	d02a      	beq.n	80095f6 <_malloc_r+0xfa>
 80095a0:	2b04      	cmp	r3, #4
 80095a2:	d812      	bhi.n	80095ca <_malloc_r+0xce>
 80095a4:	09bb      	lsrs	r3, r7, #6
 80095a6:	3338      	adds	r3, #56	; 0x38
 80095a8:	1c5a      	adds	r2, r3, #1
 80095aa:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80095ae:	f1a2 0c08 	sub.w	ip, r2, #8
 80095b2:	6854      	ldr	r4, [r2, #4]
 80095b4:	4564      	cmp	r4, ip
 80095b6:	d006      	beq.n	80095c6 <_malloc_r+0xca>
 80095b8:	6862      	ldr	r2, [r4, #4]
 80095ba:	f022 0203 	bic.w	r2, r2, #3
 80095be:	1bd0      	subs	r0, r2, r7
 80095c0:	280f      	cmp	r0, #15
 80095c2:	dd1c      	ble.n	80095fe <_malloc_r+0x102>
 80095c4:	3b01      	subs	r3, #1
 80095c6:	3301      	adds	r3, #1
 80095c8:	e7cf      	b.n	800956a <_malloc_r+0x6e>
 80095ca:	2b14      	cmp	r3, #20
 80095cc:	d801      	bhi.n	80095d2 <_malloc_r+0xd6>
 80095ce:	335b      	adds	r3, #91	; 0x5b
 80095d0:	e7ea      	b.n	80095a8 <_malloc_r+0xac>
 80095d2:	2b54      	cmp	r3, #84	; 0x54
 80095d4:	d802      	bhi.n	80095dc <_malloc_r+0xe0>
 80095d6:	0b3b      	lsrs	r3, r7, #12
 80095d8:	336e      	adds	r3, #110	; 0x6e
 80095da:	e7e5      	b.n	80095a8 <_malloc_r+0xac>
 80095dc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80095e0:	d802      	bhi.n	80095e8 <_malloc_r+0xec>
 80095e2:	0bfb      	lsrs	r3, r7, #15
 80095e4:	3377      	adds	r3, #119	; 0x77
 80095e6:	e7df      	b.n	80095a8 <_malloc_r+0xac>
 80095e8:	f240 5254 	movw	r2, #1364	; 0x554
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d804      	bhi.n	80095fa <_malloc_r+0xfe>
 80095f0:	0cbb      	lsrs	r3, r7, #18
 80095f2:	337c      	adds	r3, #124	; 0x7c
 80095f4:	e7d8      	b.n	80095a8 <_malloc_r+0xac>
 80095f6:	233f      	movs	r3, #63	; 0x3f
 80095f8:	e7d6      	b.n	80095a8 <_malloc_r+0xac>
 80095fa:	237e      	movs	r3, #126	; 0x7e
 80095fc:	e7d4      	b.n	80095a8 <_malloc_r+0xac>
 80095fe:	2800      	cmp	r0, #0
 8009600:	68e1      	ldr	r1, [r4, #12]
 8009602:	db04      	blt.n	800960e <_malloc_r+0x112>
 8009604:	68a3      	ldr	r3, [r4, #8]
 8009606:	60d9      	str	r1, [r3, #12]
 8009608:	608b      	str	r3, [r1, #8]
 800960a:	18a3      	adds	r3, r4, r2
 800960c:	e7a3      	b.n	8009556 <_malloc_r+0x5a>
 800960e:	460c      	mov	r4, r1
 8009610:	e7d0      	b.n	80095b4 <_malloc_r+0xb8>
 8009612:	2800      	cmp	r0, #0
 8009614:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8009618:	db07      	blt.n	800962a <_malloc_r+0x12e>
 800961a:	44a4      	add	ip, r4
 800961c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8009620:	f043 0301 	orr.w	r3, r3, #1
 8009624:	f8cc 3004 	str.w	r3, [ip, #4]
 8009628:	e799      	b.n	800955e <_malloc_r+0x62>
 800962a:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800962e:	6870      	ldr	r0, [r6, #4]
 8009630:	f080 8095 	bcs.w	800975e <_malloc_r+0x262>
 8009634:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8009638:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800963c:	f04f 0c01 	mov.w	ip, #1
 8009640:	3201      	adds	r2, #1
 8009642:	fa0c fc0e 	lsl.w	ip, ip, lr
 8009646:	ea4c 0000 	orr.w	r0, ip, r0
 800964a:	6070      	str	r0, [r6, #4]
 800964c:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8009650:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8009654:	3808      	subs	r0, #8
 8009656:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800965a:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800965e:	f8cc 400c 	str.w	r4, [ip, #12]
 8009662:	1098      	asrs	r0, r3, #2
 8009664:	2201      	movs	r2, #1
 8009666:	4082      	lsls	r2, r0
 8009668:	6870      	ldr	r0, [r6, #4]
 800966a:	4290      	cmp	r0, r2
 800966c:	d326      	bcc.n	80096bc <_malloc_r+0x1c0>
 800966e:	4210      	tst	r0, r2
 8009670:	d106      	bne.n	8009680 <_malloc_r+0x184>
 8009672:	f023 0303 	bic.w	r3, r3, #3
 8009676:	0052      	lsls	r2, r2, #1
 8009678:	4210      	tst	r0, r2
 800967a:	f103 0304 	add.w	r3, r3, #4
 800967e:	d0fa      	beq.n	8009676 <_malloc_r+0x17a>
 8009680:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8009684:	46c1      	mov	r9, r8
 8009686:	469e      	mov	lr, r3
 8009688:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800968c:	454c      	cmp	r4, r9
 800968e:	f040 80b9 	bne.w	8009804 <_malloc_r+0x308>
 8009692:	f10e 0e01 	add.w	lr, lr, #1
 8009696:	f01e 0f03 	tst.w	lr, #3
 800969a:	f109 0908 	add.w	r9, r9, #8
 800969e:	d1f3      	bne.n	8009688 <_malloc_r+0x18c>
 80096a0:	0798      	lsls	r0, r3, #30
 80096a2:	f040 80e3 	bne.w	800986c <_malloc_r+0x370>
 80096a6:	6873      	ldr	r3, [r6, #4]
 80096a8:	ea23 0302 	bic.w	r3, r3, r2
 80096ac:	6073      	str	r3, [r6, #4]
 80096ae:	6870      	ldr	r0, [r6, #4]
 80096b0:	0052      	lsls	r2, r2, #1
 80096b2:	4290      	cmp	r0, r2
 80096b4:	d302      	bcc.n	80096bc <_malloc_r+0x1c0>
 80096b6:	2a00      	cmp	r2, #0
 80096b8:	f040 80e5 	bne.w	8009886 <_malloc_r+0x38a>
 80096bc:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80096c0:	f8da 3004 	ldr.w	r3, [sl, #4]
 80096c4:	f023 0903 	bic.w	r9, r3, #3
 80096c8:	45b9      	cmp	r9, r7
 80096ca:	d304      	bcc.n	80096d6 <_malloc_r+0x1da>
 80096cc:	eba9 0207 	sub.w	r2, r9, r7
 80096d0:	2a0f      	cmp	r2, #15
 80096d2:	f300 8141 	bgt.w	8009958 <_malloc_r+0x45c>
 80096d6:	4b46      	ldr	r3, [pc, #280]	; (80097f0 <_malloc_r+0x2f4>)
 80096d8:	6819      	ldr	r1, [r3, #0]
 80096da:	3110      	adds	r1, #16
 80096dc:	4439      	add	r1, r7
 80096de:	2008      	movs	r0, #8
 80096e0:	9101      	str	r1, [sp, #4]
 80096e2:	f001 fc85 	bl	800aff0 <sysconf>
 80096e6:	4a43      	ldr	r2, [pc, #268]	; (80097f4 <_malloc_r+0x2f8>)
 80096e8:	9901      	ldr	r1, [sp, #4]
 80096ea:	6813      	ldr	r3, [r2, #0]
 80096ec:	3301      	adds	r3, #1
 80096ee:	bf1f      	itttt	ne
 80096f0:	f101 31ff 	addne.w	r1, r1, #4294967295	; 0xffffffff
 80096f4:	1809      	addne	r1, r1, r0
 80096f6:	4243      	negne	r3, r0
 80096f8:	4019      	andne	r1, r3
 80096fa:	4680      	mov	r8, r0
 80096fc:	4628      	mov	r0, r5
 80096fe:	9101      	str	r1, [sp, #4]
 8009700:	f001 fc52 	bl	800afa8 <_sbrk_r>
 8009704:	1c42      	adds	r2, r0, #1
 8009706:	eb0a 0b09 	add.w	fp, sl, r9
 800970a:	4604      	mov	r4, r0
 800970c:	f000 80f7 	beq.w	80098fe <_malloc_r+0x402>
 8009710:	4583      	cmp	fp, r0
 8009712:	9901      	ldr	r1, [sp, #4]
 8009714:	4a37      	ldr	r2, [pc, #220]	; (80097f4 <_malloc_r+0x2f8>)
 8009716:	d902      	bls.n	800971e <_malloc_r+0x222>
 8009718:	45b2      	cmp	sl, r6
 800971a:	f040 80f0 	bne.w	80098fe <_malloc_r+0x402>
 800971e:	4b36      	ldr	r3, [pc, #216]	; (80097f8 <_malloc_r+0x2fc>)
 8009720:	6818      	ldr	r0, [r3, #0]
 8009722:	45a3      	cmp	fp, r4
 8009724:	eb00 0e01 	add.w	lr, r0, r1
 8009728:	f8c3 e000 	str.w	lr, [r3]
 800972c:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 8009730:	f040 80ab 	bne.w	800988a <_malloc_r+0x38e>
 8009734:	ea1b 0f0c 	tst.w	fp, ip
 8009738:	f040 80a7 	bne.w	800988a <_malloc_r+0x38e>
 800973c:	68b2      	ldr	r2, [r6, #8]
 800973e:	4449      	add	r1, r9
 8009740:	f041 0101 	orr.w	r1, r1, #1
 8009744:	6051      	str	r1, [r2, #4]
 8009746:	4a2d      	ldr	r2, [pc, #180]	; (80097fc <_malloc_r+0x300>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	6811      	ldr	r1, [r2, #0]
 800974c:	428b      	cmp	r3, r1
 800974e:	bf88      	it	hi
 8009750:	6013      	strhi	r3, [r2, #0]
 8009752:	4a2b      	ldr	r2, [pc, #172]	; (8009800 <_malloc_r+0x304>)
 8009754:	6811      	ldr	r1, [r2, #0]
 8009756:	428b      	cmp	r3, r1
 8009758:	bf88      	it	hi
 800975a:	6013      	strhi	r3, [r2, #0]
 800975c:	e0cf      	b.n	80098fe <_malloc_r+0x402>
 800975e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8009762:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8009766:	d218      	bcs.n	800979a <_malloc_r+0x29e>
 8009768:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800976c:	3238      	adds	r2, #56	; 0x38
 800976e:	f102 0e01 	add.w	lr, r2, #1
 8009772:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8009776:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800977a:	45f0      	cmp	r8, lr
 800977c:	d12b      	bne.n	80097d6 <_malloc_r+0x2da>
 800977e:	1092      	asrs	r2, r2, #2
 8009780:	f04f 0c01 	mov.w	ip, #1
 8009784:	fa0c f202 	lsl.w	r2, ip, r2
 8009788:	4302      	orrs	r2, r0
 800978a:	6072      	str	r2, [r6, #4]
 800978c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8009790:	f8c8 4008 	str.w	r4, [r8, #8]
 8009794:	f8ce 400c 	str.w	r4, [lr, #12]
 8009798:	e763      	b.n	8009662 <_malloc_r+0x166>
 800979a:	2a14      	cmp	r2, #20
 800979c:	d801      	bhi.n	80097a2 <_malloc_r+0x2a6>
 800979e:	325b      	adds	r2, #91	; 0x5b
 80097a0:	e7e5      	b.n	800976e <_malloc_r+0x272>
 80097a2:	2a54      	cmp	r2, #84	; 0x54
 80097a4:	d803      	bhi.n	80097ae <_malloc_r+0x2b2>
 80097a6:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80097aa:	326e      	adds	r2, #110	; 0x6e
 80097ac:	e7df      	b.n	800976e <_malloc_r+0x272>
 80097ae:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80097b2:	d803      	bhi.n	80097bc <_malloc_r+0x2c0>
 80097b4:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80097b8:	3277      	adds	r2, #119	; 0x77
 80097ba:	e7d8      	b.n	800976e <_malloc_r+0x272>
 80097bc:	f240 5e54 	movw	lr, #1364	; 0x554
 80097c0:	4572      	cmp	r2, lr
 80097c2:	bf9a      	itte	ls
 80097c4:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80097c8:	327c      	addls	r2, #124	; 0x7c
 80097ca:	227e      	movhi	r2, #126	; 0x7e
 80097cc:	e7cf      	b.n	800976e <_malloc_r+0x272>
 80097ce:	f8de e008 	ldr.w	lr, [lr, #8]
 80097d2:	45f0      	cmp	r8, lr
 80097d4:	d005      	beq.n	80097e2 <_malloc_r+0x2e6>
 80097d6:	f8de 2004 	ldr.w	r2, [lr, #4]
 80097da:	f022 0203 	bic.w	r2, r2, #3
 80097de:	4562      	cmp	r2, ip
 80097e0:	d8f5      	bhi.n	80097ce <_malloc_r+0x2d2>
 80097e2:	f8de 800c 	ldr.w	r8, [lr, #12]
 80097e6:	e7d1      	b.n	800978c <_malloc_r+0x290>
 80097e8:	20000168 	.word	0x20000168
 80097ec:	20000170 	.word	0x20000170
 80097f0:	200042dc 	.word	0x200042dc
 80097f4:	20000570 	.word	0x20000570
 80097f8:	200042ac 	.word	0x200042ac
 80097fc:	200042d4 	.word	0x200042d4
 8009800:	200042d8 	.word	0x200042d8
 8009804:	6860      	ldr	r0, [r4, #4]
 8009806:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800980a:	f020 0003 	bic.w	r0, r0, #3
 800980e:	eba0 0a07 	sub.w	sl, r0, r7
 8009812:	f1ba 0f0f 	cmp.w	sl, #15
 8009816:	dd12      	ble.n	800983e <_malloc_r+0x342>
 8009818:	68a3      	ldr	r3, [r4, #8]
 800981a:	19e2      	adds	r2, r4, r7
 800981c:	f047 0701 	orr.w	r7, r7, #1
 8009820:	6067      	str	r7, [r4, #4]
 8009822:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009826:	f8cc 3008 	str.w	r3, [ip, #8]
 800982a:	f04a 0301 	orr.w	r3, sl, #1
 800982e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8009832:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8009836:	6053      	str	r3, [r2, #4]
 8009838:	f844 a000 	str.w	sl, [r4, r0]
 800983c:	e68f      	b.n	800955e <_malloc_r+0x62>
 800983e:	f1ba 0f00 	cmp.w	sl, #0
 8009842:	db11      	blt.n	8009868 <_malloc_r+0x36c>
 8009844:	4420      	add	r0, r4
 8009846:	6843      	ldr	r3, [r0, #4]
 8009848:	f043 0301 	orr.w	r3, r3, #1
 800984c:	6043      	str	r3, [r0, #4]
 800984e:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8009852:	4628      	mov	r0, r5
 8009854:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009858:	f8cc 3008 	str.w	r3, [ip, #8]
 800985c:	f000 f88e 	bl	800997c <__malloc_unlock>
 8009860:	4620      	mov	r0, r4
 8009862:	b003      	add	sp, #12
 8009864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009868:	4664      	mov	r4, ip
 800986a:	e70f      	b.n	800968c <_malloc_r+0x190>
 800986c:	f858 0908 	ldr.w	r0, [r8], #-8
 8009870:	4540      	cmp	r0, r8
 8009872:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8009876:	f43f af13 	beq.w	80096a0 <_malloc_r+0x1a4>
 800987a:	e718      	b.n	80096ae <_malloc_r+0x1b2>
 800987c:	3304      	adds	r3, #4
 800987e:	0052      	lsls	r2, r2, #1
 8009880:	4210      	tst	r0, r2
 8009882:	d0fb      	beq.n	800987c <_malloc_r+0x380>
 8009884:	e6fc      	b.n	8009680 <_malloc_r+0x184>
 8009886:	4673      	mov	r3, lr
 8009888:	e7fa      	b.n	8009880 <_malloc_r+0x384>
 800988a:	6810      	ldr	r0, [r2, #0]
 800988c:	3001      	adds	r0, #1
 800988e:	bf1b      	ittet	ne
 8009890:	eba4 0b0b 	subne.w	fp, r4, fp
 8009894:	eb0b 020e 	addne.w	r2, fp, lr
 8009898:	6014      	streq	r4, [r2, #0]
 800989a:	601a      	strne	r2, [r3, #0]
 800989c:	f014 0b07 	ands.w	fp, r4, #7
 80098a0:	bf1a      	itte	ne
 80098a2:	f1cb 0008 	rsbne	r0, fp, #8
 80098a6:	1824      	addne	r4, r4, r0
 80098a8:	4658      	moveq	r0, fp
 80098aa:	1862      	adds	r2, r4, r1
 80098ac:	ea02 010c 	and.w	r1, r2, ip
 80098b0:	4480      	add	r8, r0
 80098b2:	eba8 0801 	sub.w	r8, r8, r1
 80098b6:	ea08 080c 	and.w	r8, r8, ip
 80098ba:	4641      	mov	r1, r8
 80098bc:	4628      	mov	r0, r5
 80098be:	9201      	str	r2, [sp, #4]
 80098c0:	f001 fb72 	bl	800afa8 <_sbrk_r>
 80098c4:	1c43      	adds	r3, r0, #1
 80098c6:	9a01      	ldr	r2, [sp, #4]
 80098c8:	4b28      	ldr	r3, [pc, #160]	; (800996c <_malloc_r+0x470>)
 80098ca:	d107      	bne.n	80098dc <_malloc_r+0x3e0>
 80098cc:	f1bb 0f00 	cmp.w	fp, #0
 80098d0:	d023      	beq.n	800991a <_malloc_r+0x41e>
 80098d2:	f1ab 0008 	sub.w	r0, fp, #8
 80098d6:	4410      	add	r0, r2
 80098d8:	f04f 0800 	mov.w	r8, #0
 80098dc:	681a      	ldr	r2, [r3, #0]
 80098de:	60b4      	str	r4, [r6, #8]
 80098e0:	1b00      	subs	r0, r0, r4
 80098e2:	4440      	add	r0, r8
 80098e4:	4442      	add	r2, r8
 80098e6:	f040 0001 	orr.w	r0, r0, #1
 80098ea:	45b2      	cmp	sl, r6
 80098ec:	601a      	str	r2, [r3, #0]
 80098ee:	6060      	str	r0, [r4, #4]
 80098f0:	f43f af29 	beq.w	8009746 <_malloc_r+0x24a>
 80098f4:	f1b9 0f0f 	cmp.w	r9, #15
 80098f8:	d812      	bhi.n	8009920 <_malloc_r+0x424>
 80098fa:	2301      	movs	r3, #1
 80098fc:	6063      	str	r3, [r4, #4]
 80098fe:	68b3      	ldr	r3, [r6, #8]
 8009900:	685b      	ldr	r3, [r3, #4]
 8009902:	f023 0303 	bic.w	r3, r3, #3
 8009906:	42bb      	cmp	r3, r7
 8009908:	eba3 0207 	sub.w	r2, r3, r7
 800990c:	d301      	bcc.n	8009912 <_malloc_r+0x416>
 800990e:	2a0f      	cmp	r2, #15
 8009910:	dc22      	bgt.n	8009958 <_malloc_r+0x45c>
 8009912:	4628      	mov	r0, r5
 8009914:	f000 f832 	bl	800997c <__malloc_unlock>
 8009918:	e5fc      	b.n	8009514 <_malloc_r+0x18>
 800991a:	4610      	mov	r0, r2
 800991c:	46d8      	mov	r8, fp
 800991e:	e7dd      	b.n	80098dc <_malloc_r+0x3e0>
 8009920:	f8da 2004 	ldr.w	r2, [sl, #4]
 8009924:	f1a9 090c 	sub.w	r9, r9, #12
 8009928:	f029 0907 	bic.w	r9, r9, #7
 800992c:	f002 0201 	and.w	r2, r2, #1
 8009930:	ea42 0209 	orr.w	r2, r2, r9
 8009934:	f8ca 2004 	str.w	r2, [sl, #4]
 8009938:	2105      	movs	r1, #5
 800993a:	eb0a 0209 	add.w	r2, sl, r9
 800993e:	f1b9 0f0f 	cmp.w	r9, #15
 8009942:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8009946:	f67f aefe 	bls.w	8009746 <_malloc_r+0x24a>
 800994a:	f10a 0108 	add.w	r1, sl, #8
 800994e:	4628      	mov	r0, r5
 8009950:	f7ff fd14 	bl	800937c <_free_r>
 8009954:	4b05      	ldr	r3, [pc, #20]	; (800996c <_malloc_r+0x470>)
 8009956:	e6f6      	b.n	8009746 <_malloc_r+0x24a>
 8009958:	68b4      	ldr	r4, [r6, #8]
 800995a:	f047 0301 	orr.w	r3, r7, #1
 800995e:	4427      	add	r7, r4
 8009960:	f042 0201 	orr.w	r2, r2, #1
 8009964:	6063      	str	r3, [r4, #4]
 8009966:	60b7      	str	r7, [r6, #8]
 8009968:	607a      	str	r2, [r7, #4]
 800996a:	e5f8      	b.n	800955e <_malloc_r+0x62>
 800996c:	200042ac 	.word	0x200042ac

08009970 <__malloc_lock>:
 8009970:	4801      	ldr	r0, [pc, #4]	; (8009978 <__malloc_lock+0x8>)
 8009972:	f7ff bc8f 	b.w	8009294 <__retarget_lock_acquire_recursive>
 8009976:	bf00      	nop
 8009978:	200042a5 	.word	0x200042a5

0800997c <__malloc_unlock>:
 800997c:	4801      	ldr	r0, [pc, #4]	; (8009984 <__malloc_unlock+0x8>)
 800997e:	f7ff bc8a 	b.w	8009296 <__retarget_lock_release_recursive>
 8009982:	bf00      	nop
 8009984:	200042a5 	.word	0x200042a5

08009988 <_svfprintf_r>:
 8009988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800998c:	ed2d 8b04 	vpush	{d8-d9}
 8009990:	b0cf      	sub	sp, #316	; 0x13c
 8009992:	4689      	mov	r9, r1
 8009994:	9203      	str	r2, [sp, #12]
 8009996:	461d      	mov	r5, r3
 8009998:	4682      	mov	sl, r0
 800999a:	f001 fb01 	bl	800afa0 <_localeconv_r>
 800999e:	6803      	ldr	r3, [r0, #0]
 80099a0:	9313      	str	r3, [sp, #76]	; 0x4c
 80099a2:	4618      	mov	r0, r3
 80099a4:	f7f6 fc64 	bl	8000270 <strlen>
 80099a8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80099ac:	900e      	str	r0, [sp, #56]	; 0x38
 80099ae:	0619      	lsls	r1, r3, #24
 80099b0:	d51a      	bpl.n	80099e8 <_svfprintf_r+0x60>
 80099b2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80099b6:	b9bb      	cbnz	r3, 80099e8 <_svfprintf_r+0x60>
 80099b8:	2140      	movs	r1, #64	; 0x40
 80099ba:	4650      	mov	r0, sl
 80099bc:	f7ff fd9e 	bl	80094fc <_malloc_r>
 80099c0:	f8c9 0000 	str.w	r0, [r9]
 80099c4:	f8c9 0010 	str.w	r0, [r9, #16]
 80099c8:	b958      	cbnz	r0, 80099e2 <_svfprintf_r+0x5a>
 80099ca:	230c      	movs	r3, #12
 80099cc:	f8ca 3000 	str.w	r3, [sl]
 80099d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80099d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80099d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80099d8:	b04f      	add	sp, #316	; 0x13c
 80099da:	ecbd 8b04 	vpop	{d8-d9}
 80099de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e2:	2340      	movs	r3, #64	; 0x40
 80099e4:	f8c9 3014 	str.w	r3, [r9, #20]
 80099e8:	ed9f 7b91 	vldr	d7, [pc, #580]	; 8009c30 <_svfprintf_r+0x2a8>
 80099ec:	2300      	movs	r3, #0
 80099ee:	e9cd 3323 	strd	r3, r3, [sp, #140]	; 0x8c
 80099f2:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80099f6:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
 80099fa:	ac25      	add	r4, sp, #148	; 0x94
 80099fc:	9422      	str	r4, [sp, #136]	; 0x88
 80099fe:	9305      	str	r3, [sp, #20]
 8009a00:	9309      	str	r3, [sp, #36]	; 0x24
 8009a02:	9311      	str	r3, [sp, #68]	; 0x44
 8009a04:	9314      	str	r3, [sp, #80]	; 0x50
 8009a06:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a08:	9b03      	ldr	r3, [sp, #12]
 8009a0a:	461e      	mov	r6, r3
 8009a0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a10:	b10a      	cbz	r2, 8009a16 <_svfprintf_r+0x8e>
 8009a12:	2a25      	cmp	r2, #37	; 0x25
 8009a14:	d1f9      	bne.n	8009a0a <_svfprintf_r+0x82>
 8009a16:	9b03      	ldr	r3, [sp, #12]
 8009a18:	1af7      	subs	r7, r6, r3
 8009a1a:	d00d      	beq.n	8009a38 <_svfprintf_r+0xb0>
 8009a1c:	e9c4 3700 	strd	r3, r7, [r4]
 8009a20:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009a22:	443b      	add	r3, r7
 8009a24:	9324      	str	r3, [sp, #144]	; 0x90
 8009a26:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009a28:	3301      	adds	r3, #1
 8009a2a:	2b07      	cmp	r3, #7
 8009a2c:	9323      	str	r3, [sp, #140]	; 0x8c
 8009a2e:	dc78      	bgt.n	8009b22 <_svfprintf_r+0x19a>
 8009a30:	3408      	adds	r4, #8
 8009a32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a34:	443b      	add	r3, r7
 8009a36:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a38:	7833      	ldrb	r3, [r6, #0]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	f001 815a 	beq.w	800acf4 <_svfprintf_r+0x136c>
 8009a40:	2300      	movs	r3, #0
 8009a42:	3601      	adds	r6, #1
 8009a44:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009a48:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8009a4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a4e:	469b      	mov	fp, r3
 8009a50:	270a      	movs	r7, #10
 8009a52:	212b      	movs	r1, #43	; 0x2b
 8009a54:	4633      	mov	r3, r6
 8009a56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a5a:	9207      	str	r2, [sp, #28]
 8009a5c:	930a      	str	r3, [sp, #40]	; 0x28
 8009a5e:	9b07      	ldr	r3, [sp, #28]
 8009a60:	3b20      	subs	r3, #32
 8009a62:	2b5a      	cmp	r3, #90	; 0x5a
 8009a64:	f200 85c6 	bhi.w	800a5f4 <_svfprintf_r+0xc6c>
 8009a68:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009a6c:	05c4007e 	.word	0x05c4007e
 8009a70:	008605c4 	.word	0x008605c4
 8009a74:	05c405c4 	.word	0x05c405c4
 8009a78:	006505c4 	.word	0x006505c4
 8009a7c:	05c405c4 	.word	0x05c405c4
 8009a80:	00930089 	.word	0x00930089
 8009a84:	009005c4 	.word	0x009005c4
 8009a88:	05c40096 	.word	0x05c40096
 8009a8c:	00b200af 	.word	0x00b200af
 8009a90:	00b200b2 	.word	0x00b200b2
 8009a94:	00b200b2 	.word	0x00b200b2
 8009a98:	00b200b2 	.word	0x00b200b2
 8009a9c:	00b200b2 	.word	0x00b200b2
 8009aa0:	05c405c4 	.word	0x05c405c4
 8009aa4:	05c405c4 	.word	0x05c405c4
 8009aa8:	05c405c4 	.word	0x05c405c4
 8009aac:	012905c4 	.word	0x012905c4
 8009ab0:	00e605c4 	.word	0x00e605c4
 8009ab4:	012900f9 	.word	0x012900f9
 8009ab8:	01290129 	.word	0x01290129
 8009abc:	05c405c4 	.word	0x05c405c4
 8009ac0:	05c405c4 	.word	0x05c405c4
 8009ac4:	05c400c2 	.word	0x05c400c2
 8009ac8:	049105c4 	.word	0x049105c4
 8009acc:	05c405c4 	.word	0x05c405c4
 8009ad0:	04db05c4 	.word	0x04db05c4
 8009ad4:	050105c4 	.word	0x050105c4
 8009ad8:	05c405c4 	.word	0x05c405c4
 8009adc:	05c40523 	.word	0x05c40523
 8009ae0:	05c405c4 	.word	0x05c405c4
 8009ae4:	05c405c4 	.word	0x05c405c4
 8009ae8:	05c405c4 	.word	0x05c405c4
 8009aec:	012905c4 	.word	0x012905c4
 8009af0:	00e605c4 	.word	0x00e605c4
 8009af4:	012900fb 	.word	0x012900fb
 8009af8:	01290129 	.word	0x01290129
 8009afc:	00fb00c5 	.word	0x00fb00c5
 8009b00:	05c400d9 	.word	0x05c400d9
 8009b04:	05c400d2 	.word	0x05c400d2
 8009b08:	0493046c 	.word	0x0493046c
 8009b0c:	00d904ca 	.word	0x00d904ca
 8009b10:	04db05c4 	.word	0x04db05c4
 8009b14:	0503007c 	.word	0x0503007c
 8009b18:	05c405c4 	.word	0x05c405c4
 8009b1c:	05c40542 	.word	0x05c40542
 8009b20:	007c      	.short	0x007c
 8009b22:	aa22      	add	r2, sp, #136	; 0x88
 8009b24:	4649      	mov	r1, r9
 8009b26:	4650      	mov	r0, sl
 8009b28:	f002 fc72 	bl	800c410 <__ssprint_r>
 8009b2c:	2800      	cmp	r0, #0
 8009b2e:	f040 8137 	bne.w	8009da0 <_svfprintf_r+0x418>
 8009b32:	ac25      	add	r4, sp, #148	; 0x94
 8009b34:	e77d      	b.n	8009a32 <_svfprintf_r+0xaa>
 8009b36:	4650      	mov	r0, sl
 8009b38:	f001 fa32 	bl	800afa0 <_localeconv_r>
 8009b3c:	6843      	ldr	r3, [r0, #4]
 8009b3e:	9314      	str	r3, [sp, #80]	; 0x50
 8009b40:	4618      	mov	r0, r3
 8009b42:	f7f6 fb95 	bl	8000270 <strlen>
 8009b46:	9011      	str	r0, [sp, #68]	; 0x44
 8009b48:	4650      	mov	r0, sl
 8009b4a:	f001 fa29 	bl	800afa0 <_localeconv_r>
 8009b4e:	6883      	ldr	r3, [r0, #8]
 8009b50:	9309      	str	r3, [sp, #36]	; 0x24
 8009b52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009b54:	212b      	movs	r1, #43	; 0x2b
 8009b56:	b12b      	cbz	r3, 8009b64 <_svfprintf_r+0x1dc>
 8009b58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b5a:	b11b      	cbz	r3, 8009b64 <_svfprintf_r+0x1dc>
 8009b5c:	781b      	ldrb	r3, [r3, #0]
 8009b5e:	b10b      	cbz	r3, 8009b64 <_svfprintf_r+0x1dc>
 8009b60:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 8009b64:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009b66:	e775      	b.n	8009a54 <_svfprintf_r+0xcc>
 8009b68:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d1f9      	bne.n	8009b64 <_svfprintf_r+0x1dc>
 8009b70:	2320      	movs	r3, #32
 8009b72:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009b76:	e7f5      	b.n	8009b64 <_svfprintf_r+0x1dc>
 8009b78:	f04b 0b01 	orr.w	fp, fp, #1
 8009b7c:	e7f2      	b.n	8009b64 <_svfprintf_r+0x1dc>
 8009b7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b82:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	daed      	bge.n	8009b64 <_svfprintf_r+0x1dc>
 8009b88:	425b      	negs	r3, r3
 8009b8a:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b8c:	f04b 0b04 	orr.w	fp, fp, #4
 8009b90:	e7e8      	b.n	8009b64 <_svfprintf_r+0x1dc>
 8009b92:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
 8009b96:	e7e5      	b.n	8009b64 <_svfprintf_r+0x1dc>
 8009b98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b9e:	9207      	str	r2, [sp, #28]
 8009ba0:	2a2a      	cmp	r2, #42	; 0x2a
 8009ba2:	d10f      	bne.n	8009bc4 <_svfprintf_r+0x23c>
 8009ba4:	f855 2b04 	ldr.w	r2, [r5], #4
 8009ba8:	930a      	str	r3, [sp, #40]	; 0x28
 8009baa:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 8009bae:	e7d9      	b.n	8009b64 <_svfprintf_r+0x1dc>
 8009bb0:	fb07 2808 	mla	r8, r7, r8, r2
 8009bb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bb8:	9207      	str	r2, [sp, #28]
 8009bba:	9a07      	ldr	r2, [sp, #28]
 8009bbc:	3a30      	subs	r2, #48	; 0x30
 8009bbe:	2a09      	cmp	r2, #9
 8009bc0:	d9f6      	bls.n	8009bb0 <_svfprintf_r+0x228>
 8009bc2:	e74b      	b.n	8009a5c <_svfprintf_r+0xd4>
 8009bc4:	f04f 0800 	mov.w	r8, #0
 8009bc8:	e7f7      	b.n	8009bba <_svfprintf_r+0x232>
 8009bca:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8009bce:	e7c9      	b.n	8009b64 <_svfprintf_r+0x1dc>
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bd4:	920f      	str	r2, [sp, #60]	; 0x3c
 8009bd6:	9a07      	ldr	r2, [sp, #28]
 8009bd8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009bda:	3a30      	subs	r2, #48	; 0x30
 8009bdc:	fb07 2200 	mla	r2, r7, r0, r2
 8009be0:	920f      	str	r2, [sp, #60]	; 0x3c
 8009be2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009be6:	9207      	str	r2, [sp, #28]
 8009be8:	3a30      	subs	r2, #48	; 0x30
 8009bea:	2a09      	cmp	r2, #9
 8009bec:	d9f3      	bls.n	8009bd6 <_svfprintf_r+0x24e>
 8009bee:	e735      	b.n	8009a5c <_svfprintf_r+0xd4>
 8009bf0:	f04b 0b08 	orr.w	fp, fp, #8
 8009bf4:	e7b6      	b.n	8009b64 <_svfprintf_r+0x1dc>
 8009bf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bf8:	781b      	ldrb	r3, [r3, #0]
 8009bfa:	2b68      	cmp	r3, #104	; 0x68
 8009bfc:	bf01      	itttt	eq
 8009bfe:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
 8009c00:	3301      	addeq	r3, #1
 8009c02:	930a      	streq	r3, [sp, #40]	; 0x28
 8009c04:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8009c08:	bf18      	it	ne
 8009c0a:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8009c0e:	e7a9      	b.n	8009b64 <_svfprintf_r+0x1dc>
 8009c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c12:	781b      	ldrb	r3, [r3, #0]
 8009c14:	2b6c      	cmp	r3, #108	; 0x6c
 8009c16:	d105      	bne.n	8009c24 <_svfprintf_r+0x29c>
 8009c18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c1a:	3301      	adds	r3, #1
 8009c1c:	930a      	str	r3, [sp, #40]	; 0x28
 8009c1e:	f04b 0b20 	orr.w	fp, fp, #32
 8009c22:	e79f      	b.n	8009b64 <_svfprintf_r+0x1dc>
 8009c24:	f04b 0b10 	orr.w	fp, fp, #16
 8009c28:	e79c      	b.n	8009b64 <_svfprintf_r+0x1dc>
 8009c2a:	bf00      	nop
 8009c2c:	f3af 8000 	nop.w
	...
 8009c38:	462a      	mov	r2, r5
 8009c3a:	f852 3b04 	ldr.w	r3, [r2], #4
 8009c3e:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8009c42:	2300      	movs	r3, #0
 8009c44:	9206      	str	r2, [sp, #24]
 8009c46:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009c4a:	9304      	str	r3, [sp, #16]
 8009c4c:	461f      	mov	r7, r3
 8009c4e:	461e      	mov	r6, r3
 8009c50:	9308      	str	r3, [sp, #32]
 8009c52:	461d      	mov	r5, r3
 8009c54:	ab35      	add	r3, sp, #212	; 0xd4
 8009c56:	f04f 0801 	mov.w	r8, #1
 8009c5a:	9303      	str	r3, [sp, #12]
 8009c5c:	e1b9      	b.n	8009fd2 <_svfprintf_r+0x64a>
 8009c5e:	f04b 0b10 	orr.w	fp, fp, #16
 8009c62:	f01b 0f20 	tst.w	fp, #32
 8009c66:	d012      	beq.n	8009c8e <_svfprintf_r+0x306>
 8009c68:	3507      	adds	r5, #7
 8009c6a:	f025 0307 	bic.w	r3, r5, #7
 8009c6e:	461a      	mov	r2, r3
 8009c70:	685e      	ldr	r6, [r3, #4]
 8009c72:	f852 5b08 	ldr.w	r5, [r2], #8
 8009c76:	9206      	str	r2, [sp, #24]
 8009c78:	2e00      	cmp	r6, #0
 8009c7a:	da06      	bge.n	8009c8a <_svfprintf_r+0x302>
 8009c7c:	426d      	negs	r5, r5
 8009c7e:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8009c82:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 8009c86:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	e392      	b.n	800a3b4 <_svfprintf_r+0xa2c>
 8009c8e:	462b      	mov	r3, r5
 8009c90:	f01b 0f10 	tst.w	fp, #16
 8009c94:	f853 6b04 	ldr.w	r6, [r3], #4
 8009c98:	9306      	str	r3, [sp, #24]
 8009c9a:	d002      	beq.n	8009ca2 <_svfprintf_r+0x31a>
 8009c9c:	4635      	mov	r5, r6
 8009c9e:	17f6      	asrs	r6, r6, #31
 8009ca0:	e7ea      	b.n	8009c78 <_svfprintf_r+0x2f0>
 8009ca2:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8009ca6:	d003      	beq.n	8009cb0 <_svfprintf_r+0x328>
 8009ca8:	b235      	sxth	r5, r6
 8009caa:	f346 36c0 	sbfx	r6, r6, #15, #1
 8009cae:	e7e3      	b.n	8009c78 <_svfprintf_r+0x2f0>
 8009cb0:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8009cb4:	d0f2      	beq.n	8009c9c <_svfprintf_r+0x314>
 8009cb6:	b275      	sxtb	r5, r6
 8009cb8:	f346 16c0 	sbfx	r6, r6, #7, #1
 8009cbc:	e7dc      	b.n	8009c78 <_svfprintf_r+0x2f0>
 8009cbe:	3507      	adds	r5, #7
 8009cc0:	f025 0307 	bic.w	r3, r5, #7
 8009cc4:	ecb3 7b02 	vldmia	r3!, {d7}
 8009cc8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009ccc:	9306      	str	r3, [sp, #24]
 8009cce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cd0:	ee09 3a10 	vmov	s18, r3
 8009cd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009cd6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009cda:	ee09 3a90 	vmov	s19, r3
 8009cde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009ce2:	4b34      	ldr	r3, [pc, #208]	; (8009db4 <_svfprintf_r+0x42c>)
 8009ce4:	ec51 0b19 	vmov	r0, r1, d9
 8009ce8:	f7f6 ff20 	bl	8000b2c <__aeabi_dcmpun>
 8009cec:	bb18      	cbnz	r0, 8009d36 <_svfprintf_r+0x3ae>
 8009cee:	4b31      	ldr	r3, [pc, #196]	; (8009db4 <_svfprintf_r+0x42c>)
 8009cf0:	ec51 0b19 	vmov	r0, r1, d9
 8009cf4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009cf8:	f7f6 fefa 	bl	8000af0 <__aeabi_dcmple>
 8009cfc:	b9d8      	cbnz	r0, 8009d36 <_svfprintf_r+0x3ae>
 8009cfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009d02:	2200      	movs	r2, #0
 8009d04:	2300      	movs	r3, #0
 8009d06:	f7f6 fee9 	bl	8000adc <__aeabi_dcmplt>
 8009d0a:	b110      	cbz	r0, 8009d12 <_svfprintf_r+0x38a>
 8009d0c:	232d      	movs	r3, #45	; 0x2d
 8009d0e:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009d12:	4a29      	ldr	r2, [pc, #164]	; (8009db8 <_svfprintf_r+0x430>)
 8009d14:	4b29      	ldr	r3, [pc, #164]	; (8009dbc <_svfprintf_r+0x434>)
 8009d16:	9907      	ldr	r1, [sp, #28]
 8009d18:	2947      	cmp	r1, #71	; 0x47
 8009d1a:	bfc8      	it	gt
 8009d1c:	461a      	movgt	r2, r3
 8009d1e:	2300      	movs	r3, #0
 8009d20:	9203      	str	r2, [sp, #12]
 8009d22:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 8009d26:	9304      	str	r3, [sp, #16]
 8009d28:	f04f 0803 	mov.w	r8, #3
 8009d2c:	461f      	mov	r7, r3
 8009d2e:	461e      	mov	r6, r3
 8009d30:	9308      	str	r3, [sp, #32]
 8009d32:	461d      	mov	r5, r3
 8009d34:	e14d      	b.n	8009fd2 <_svfprintf_r+0x64a>
 8009d36:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009d3a:	4610      	mov	r0, r2
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	f7f6 fef5 	bl	8000b2c <__aeabi_dcmpun>
 8009d42:	b140      	cbz	r0, 8009d56 <_svfprintf_r+0x3ce>
 8009d44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d46:	4a1e      	ldr	r2, [pc, #120]	; (8009dc0 <_svfprintf_r+0x438>)
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	bfbc      	itt	lt
 8009d4c:	232d      	movlt	r3, #45	; 0x2d
 8009d4e:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 8009d52:	4b1c      	ldr	r3, [pc, #112]	; (8009dc4 <_svfprintf_r+0x43c>)
 8009d54:	e7df      	b.n	8009d16 <_svfprintf_r+0x38e>
 8009d56:	9b07      	ldr	r3, [sp, #28]
 8009d58:	f023 0320 	bic.w	r3, r3, #32
 8009d5c:	2b41      	cmp	r3, #65	; 0x41
 8009d5e:	9308      	str	r3, [sp, #32]
 8009d60:	d132      	bne.n	8009dc8 <_svfprintf_r+0x440>
 8009d62:	2330      	movs	r3, #48	; 0x30
 8009d64:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8009d68:	9b07      	ldr	r3, [sp, #28]
 8009d6a:	2b61      	cmp	r3, #97	; 0x61
 8009d6c:	bf0c      	ite	eq
 8009d6e:	2378      	moveq	r3, #120	; 0x78
 8009d70:	2358      	movne	r3, #88	; 0x58
 8009d72:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8009d76:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8009d7a:	f04b 0b02 	orr.w	fp, fp, #2
 8009d7e:	f340 8204 	ble.w	800a18a <_svfprintf_r+0x802>
 8009d82:	f108 0101 	add.w	r1, r8, #1
 8009d86:	4650      	mov	r0, sl
 8009d88:	f7ff fbb8 	bl	80094fc <_malloc_r>
 8009d8c:	9003      	str	r0, [sp, #12]
 8009d8e:	2800      	cmp	r0, #0
 8009d90:	f040 81ff 	bne.w	800a192 <_svfprintf_r+0x80a>
 8009d94:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009d98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d9c:	f8a9 300c 	strh.w	r3, [r9, #12]
 8009da0:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009da4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009da8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009daa:	bf18      	it	ne
 8009dac:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8009db0:	e610      	b.n	80099d4 <_svfprintf_r+0x4c>
 8009db2:	bf00      	nop
 8009db4:	7fefffff 	.word	0x7fefffff
 8009db8:	0800e0bc 	.word	0x0800e0bc
 8009dbc:	0800e0c0 	.word	0x0800e0c0
 8009dc0:	0800e0c4 	.word	0x0800e0c4
 8009dc4:	0800e0c8 	.word	0x0800e0c8
 8009dc8:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8009dcc:	f000 81e4 	beq.w	800a198 <_svfprintf_r+0x810>
 8009dd0:	9b08      	ldr	r3, [sp, #32]
 8009dd2:	2b47      	cmp	r3, #71	; 0x47
 8009dd4:	f040 81e4 	bne.w	800a1a0 <_svfprintf_r+0x818>
 8009dd8:	f1b8 0f00 	cmp.w	r8, #0
 8009ddc:	f040 81e0 	bne.w	800a1a0 <_svfprintf_r+0x818>
 8009de0:	f8cd 8010 	str.w	r8, [sp, #16]
 8009de4:	f04f 0801 	mov.w	r8, #1
 8009de8:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 8009dec:	9310      	str	r3, [sp, #64]	; 0x40
 8009dee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f280 81d7 	bge.w	800a1a4 <_svfprintf_r+0x81c>
 8009df6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009df8:	ee08 3a10 	vmov	s16, r3
 8009dfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009dfe:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009e02:	ee08 3a90 	vmov	s17, r3
 8009e06:	232d      	movs	r3, #45	; 0x2d
 8009e08:	9318      	str	r3, [sp, #96]	; 0x60
 8009e0a:	9b08      	ldr	r3, [sp, #32]
 8009e0c:	2b41      	cmp	r3, #65	; 0x41
 8009e0e:	f040 81e7 	bne.w	800a1e0 <_svfprintf_r+0x858>
 8009e12:	eeb0 0a48 	vmov.f32	s0, s16
 8009e16:	eef0 0a68 	vmov.f32	s1, s17
 8009e1a:	a81c      	add	r0, sp, #112	; 0x70
 8009e1c:	f001 f8f4 	bl	800b008 <frexp>
 8009e20:	2200      	movs	r2, #0
 8009e22:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009e26:	ec51 0b10 	vmov	r0, r1, d0
 8009e2a:	f7f6 fbe5 	bl	80005f8 <__aeabi_dmul>
 8009e2e:	2200      	movs	r2, #0
 8009e30:	2300      	movs	r3, #0
 8009e32:	4606      	mov	r6, r0
 8009e34:	460f      	mov	r7, r1
 8009e36:	f7f6 fe47 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e3a:	b108      	cbz	r0, 8009e40 <_svfprintf_r+0x4b8>
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	931c      	str	r3, [sp, #112]	; 0x70
 8009e40:	4bac      	ldr	r3, [pc, #688]	; (800a0f4 <_svfprintf_r+0x76c>)
 8009e42:	4aad      	ldr	r2, [pc, #692]	; (800a0f8 <_svfprintf_r+0x770>)
 8009e44:	9907      	ldr	r1, [sp, #28]
 8009e46:	9d03      	ldr	r5, [sp, #12]
 8009e48:	2961      	cmp	r1, #97	; 0x61
 8009e4a:	bf18      	it	ne
 8009e4c:	461a      	movne	r2, r3
 8009e4e:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8009e52:	9217      	str	r2, [sp, #92]	; 0x5c
 8009e54:	9305      	str	r3, [sp, #20]
 8009e56:	4ba9      	ldr	r3, [pc, #676]	; (800a0fc <_svfprintf_r+0x774>)
 8009e58:	2200      	movs	r2, #0
 8009e5a:	4630      	mov	r0, r6
 8009e5c:	4639      	mov	r1, r7
 8009e5e:	f7f6 fbcb 	bl	80005f8 <__aeabi_dmul>
 8009e62:	460f      	mov	r7, r1
 8009e64:	4606      	mov	r6, r0
 8009e66:	f7f6 fe77 	bl	8000b58 <__aeabi_d2iz>
 8009e6a:	9019      	str	r0, [sp, #100]	; 0x64
 8009e6c:	f7f6 fb5a 	bl	8000524 <__aeabi_i2d>
 8009e70:	4602      	mov	r2, r0
 8009e72:	460b      	mov	r3, r1
 8009e74:	4630      	mov	r0, r6
 8009e76:	4639      	mov	r1, r7
 8009e78:	f7f6 fa06 	bl	8000288 <__aeabi_dsub>
 8009e7c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009e7e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e80:	5c9b      	ldrb	r3, [r3, r2]
 8009e82:	f805 3b01 	strb.w	r3, [r5], #1
 8009e86:	9b05      	ldr	r3, [sp, #20]
 8009e88:	9312      	str	r3, [sp, #72]	; 0x48
 8009e8a:	1c5a      	adds	r2, r3, #1
 8009e8c:	4606      	mov	r6, r0
 8009e8e:	460f      	mov	r7, r1
 8009e90:	d007      	beq.n	8009ea2 <_svfprintf_r+0x51a>
 8009e92:	3b01      	subs	r3, #1
 8009e94:	9305      	str	r3, [sp, #20]
 8009e96:	2200      	movs	r2, #0
 8009e98:	2300      	movs	r3, #0
 8009e9a:	f7f6 fe15 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e9e:	2800      	cmp	r0, #0
 8009ea0:	d0d9      	beq.n	8009e56 <_svfprintf_r+0x4ce>
 8009ea2:	4b97      	ldr	r3, [pc, #604]	; (800a100 <_svfprintf_r+0x778>)
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	4630      	mov	r0, r6
 8009ea8:	4639      	mov	r1, r7
 8009eaa:	f7f6 fe35 	bl	8000b18 <__aeabi_dcmpgt>
 8009eae:	b960      	cbnz	r0, 8009eca <_svfprintf_r+0x542>
 8009eb0:	4b93      	ldr	r3, [pc, #588]	; (800a100 <_svfprintf_r+0x778>)
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	4630      	mov	r0, r6
 8009eb6:	4639      	mov	r1, r7
 8009eb8:	f7f6 fe06 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ebc:	2800      	cmp	r0, #0
 8009ebe:	f000 818a 	beq.w	800a1d6 <_svfprintf_r+0x84e>
 8009ec2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009ec4:	07de      	lsls	r6, r3, #31
 8009ec6:	f140 8186 	bpl.w	800a1d6 <_svfprintf_r+0x84e>
 8009eca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ecc:	9520      	str	r5, [sp, #128]	; 0x80
 8009ece:	7bd9      	ldrb	r1, [r3, #15]
 8009ed0:	2030      	movs	r0, #48	; 0x30
 8009ed2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009ed4:	1e53      	subs	r3, r2, #1
 8009ed6:	9320      	str	r3, [sp, #128]	; 0x80
 8009ed8:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8009edc:	428b      	cmp	r3, r1
 8009ede:	f000 8169 	beq.w	800a1b4 <_svfprintf_r+0x82c>
 8009ee2:	2b39      	cmp	r3, #57	; 0x39
 8009ee4:	bf0b      	itete	eq
 8009ee6:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8009ee8:	3301      	addne	r3, #1
 8009eea:	7a9b      	ldrbeq	r3, [r3, #10]
 8009eec:	b2db      	uxtbne	r3, r3
 8009eee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009ef2:	9b03      	ldr	r3, [sp, #12]
 8009ef4:	1aeb      	subs	r3, r5, r3
 8009ef6:	9305      	str	r3, [sp, #20]
 8009ef8:	9b08      	ldr	r3, [sp, #32]
 8009efa:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8009efc:	2b47      	cmp	r3, #71	; 0x47
 8009efe:	f040 81b9 	bne.w	800a274 <_svfprintf_r+0x8ec>
 8009f02:	1ce8      	adds	r0, r5, #3
 8009f04:	db02      	blt.n	8009f0c <_svfprintf_r+0x584>
 8009f06:	45a8      	cmp	r8, r5
 8009f08:	f280 81d7 	bge.w	800a2ba <_svfprintf_r+0x932>
 8009f0c:	9b07      	ldr	r3, [sp, #28]
 8009f0e:	3b02      	subs	r3, #2
 8009f10:	9307      	str	r3, [sp, #28]
 8009f12:	9907      	ldr	r1, [sp, #28]
 8009f14:	f89d 201c 	ldrb.w	r2, [sp, #28]
 8009f18:	f021 0120 	bic.w	r1, r1, #32
 8009f1c:	2941      	cmp	r1, #65	; 0x41
 8009f1e:	bf08      	it	eq
 8009f20:	320f      	addeq	r2, #15
 8009f22:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8009f26:	bf06      	itte	eq
 8009f28:	b2d2      	uxtbeq	r2, r2
 8009f2a:	2101      	moveq	r1, #1
 8009f2c:	2100      	movne	r1, #0
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	931c      	str	r3, [sp, #112]	; 0x70
 8009f32:	bfb8      	it	lt
 8009f34:	f1c5 0301 	rsblt	r3, r5, #1
 8009f38:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 8009f3c:	bfb4      	ite	lt
 8009f3e:	222d      	movlt	r2, #45	; 0x2d
 8009f40:	222b      	movge	r2, #43	; 0x2b
 8009f42:	2b09      	cmp	r3, #9
 8009f44:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 8009f48:	f340 81aa 	ble.w	800a2a0 <_svfprintf_r+0x918>
 8009f4c:	f10d 0087 	add.w	r0, sp, #135	; 0x87
 8009f50:	260a      	movs	r6, #10
 8009f52:	4602      	mov	r2, r0
 8009f54:	fb93 f5f6 	sdiv	r5, r3, r6
 8009f58:	fb06 3115 	mls	r1, r6, r5, r3
 8009f5c:	3130      	adds	r1, #48	; 0x30
 8009f5e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009f62:	4619      	mov	r1, r3
 8009f64:	2963      	cmp	r1, #99	; 0x63
 8009f66:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8009f6a:	462b      	mov	r3, r5
 8009f6c:	dcf1      	bgt.n	8009f52 <_svfprintf_r+0x5ca>
 8009f6e:	3330      	adds	r3, #48	; 0x30
 8009f70:	1e91      	subs	r1, r2, #2
 8009f72:	f800 3c01 	strb.w	r3, [r0, #-1]
 8009f76:	f10d 0579 	add.w	r5, sp, #121	; 0x79
 8009f7a:	460b      	mov	r3, r1
 8009f7c:	f10d 0087 	add.w	r0, sp, #135	; 0x87
 8009f80:	4283      	cmp	r3, r0
 8009f82:	f0c0 8188 	bcc.w	800a296 <_svfprintf_r+0x90e>
 8009f86:	f10d 0389 	add.w	r3, sp, #137	; 0x89
 8009f8a:	1a9b      	subs	r3, r3, r2
 8009f8c:	4281      	cmp	r1, r0
 8009f8e:	bf88      	it	hi
 8009f90:	2300      	movhi	r3, #0
 8009f92:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8009f96:	441a      	add	r2, r3
 8009f98:	ab1e      	add	r3, sp, #120	; 0x78
 8009f9a:	1ad3      	subs	r3, r2, r3
 8009f9c:	9a05      	ldr	r2, [sp, #20]
 8009f9e:	9315      	str	r3, [sp, #84]	; 0x54
 8009fa0:	2a01      	cmp	r2, #1
 8009fa2:	eb03 0802 	add.w	r8, r3, r2
 8009fa6:	dc02      	bgt.n	8009fae <_svfprintf_r+0x626>
 8009fa8:	f01b 0f01 	tst.w	fp, #1
 8009fac:	d001      	beq.n	8009fb2 <_svfprintf_r+0x62a>
 8009fae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fb0:	4498      	add	r8, r3
 8009fb2:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 8009fb6:	2600      	movs	r6, #0
 8009fb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009fbc:	9310      	str	r3, [sp, #64]	; 0x40
 8009fbe:	9608      	str	r6, [sp, #32]
 8009fc0:	4635      	mov	r5, r6
 8009fc2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009fc4:	b113      	cbz	r3, 8009fcc <_svfprintf_r+0x644>
 8009fc6:	232d      	movs	r3, #45	; 0x2d
 8009fc8:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009fcc:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
 8009fd0:	2700      	movs	r7, #0
 8009fd2:	4547      	cmp	r7, r8
 8009fd4:	463b      	mov	r3, r7
 8009fd6:	bfb8      	it	lt
 8009fd8:	4643      	movlt	r3, r8
 8009fda:	9310      	str	r3, [sp, #64]	; 0x40
 8009fdc:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8009fe0:	b113      	cbz	r3, 8009fe8 <_svfprintf_r+0x660>
 8009fe2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009fe4:	3301      	adds	r3, #1
 8009fe6:	9310      	str	r3, [sp, #64]	; 0x40
 8009fe8:	f01b 0302 	ands.w	r3, fp, #2
 8009fec:	9317      	str	r3, [sp, #92]	; 0x5c
 8009fee:	bf1e      	ittt	ne
 8009ff0:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 8009ff2:	3302      	addne	r3, #2
 8009ff4:	9310      	strne	r3, [sp, #64]	; 0x40
 8009ff6:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 8009ffa:	9318      	str	r3, [sp, #96]	; 0x60
 8009ffc:	d122      	bne.n	800a044 <_svfprintf_r+0x6bc>
 8009ffe:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a002:	1a9b      	subs	r3, r3, r2
 800a004:	2b00      	cmp	r3, #0
 800a006:	9312      	str	r3, [sp, #72]	; 0x48
 800a008:	dd1c      	ble.n	800a044 <_svfprintf_r+0x6bc>
 800a00a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a00c:	e9dd 2323 	ldrd	r2, r3, [sp, #140]	; 0x8c
 800a010:	2810      	cmp	r0, #16
 800a012:	483c      	ldr	r0, [pc, #240]	; (800a104 <_svfprintf_r+0x77c>)
 800a014:	6020      	str	r0, [r4, #0]
 800a016:	f102 0201 	add.w	r2, r2, #1
 800a01a:	f104 0108 	add.w	r1, r4, #8
 800a01e:	f300 82f7 	bgt.w	800a610 <_svfprintf_r+0xc88>
 800a022:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a024:	6060      	str	r0, [r4, #4]
 800a026:	4403      	add	r3, r0
 800a028:	2a07      	cmp	r2, #7
 800a02a:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800a02e:	f340 8304 	ble.w	800a63a <_svfprintf_r+0xcb2>
 800a032:	aa22      	add	r2, sp, #136	; 0x88
 800a034:	4649      	mov	r1, r9
 800a036:	4650      	mov	r0, sl
 800a038:	f002 f9ea 	bl	800c410 <__ssprint_r>
 800a03c:	2800      	cmp	r0, #0
 800a03e:	f040 8637 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a042:	ac25      	add	r4, sp, #148	; 0x94
 800a044:	f89d 206b 	ldrb.w	r2, [sp, #107]	; 0x6b
 800a048:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a04a:	b16a      	cbz	r2, 800a068 <_svfprintf_r+0x6e0>
 800a04c:	f10d 026b 	add.w	r2, sp, #107	; 0x6b
 800a050:	6022      	str	r2, [r4, #0]
 800a052:	2201      	movs	r2, #1
 800a054:	4413      	add	r3, r2
 800a056:	9324      	str	r3, [sp, #144]	; 0x90
 800a058:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a05a:	6062      	str	r2, [r4, #4]
 800a05c:	4413      	add	r3, r2
 800a05e:	2b07      	cmp	r3, #7
 800a060:	9323      	str	r3, [sp, #140]	; 0x8c
 800a062:	f300 82ec 	bgt.w	800a63e <_svfprintf_r+0xcb6>
 800a066:	3408      	adds	r4, #8
 800a068:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a06a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a06c:	b162      	cbz	r2, 800a088 <_svfprintf_r+0x700>
 800a06e:	aa1b      	add	r2, sp, #108	; 0x6c
 800a070:	6022      	str	r2, [r4, #0]
 800a072:	2202      	movs	r2, #2
 800a074:	4413      	add	r3, r2
 800a076:	9324      	str	r3, [sp, #144]	; 0x90
 800a078:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a07a:	6062      	str	r2, [r4, #4]
 800a07c:	3301      	adds	r3, #1
 800a07e:	2b07      	cmp	r3, #7
 800a080:	9323      	str	r3, [sp, #140]	; 0x8c
 800a082:	f300 82e6 	bgt.w	800a652 <_svfprintf_r+0xcca>
 800a086:	3408      	adds	r4, #8
 800a088:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a08a:	2b80      	cmp	r3, #128	; 0x80
 800a08c:	d122      	bne.n	800a0d4 <_svfprintf_r+0x74c>
 800a08e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a092:	1a9b      	subs	r3, r3, r2
 800a094:	2b00      	cmp	r3, #0
 800a096:	9312      	str	r3, [sp, #72]	; 0x48
 800a098:	dd1c      	ble.n	800a0d4 <_svfprintf_r+0x74c>
 800a09a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a09c:	e9dd 2323 	ldrd	r2, r3, [sp, #140]	; 0x8c
 800a0a0:	2810      	cmp	r0, #16
 800a0a2:	4819      	ldr	r0, [pc, #100]	; (800a108 <_svfprintf_r+0x780>)
 800a0a4:	6020      	str	r0, [r4, #0]
 800a0a6:	f102 0201 	add.w	r2, r2, #1
 800a0aa:	f104 0108 	add.w	r1, r4, #8
 800a0ae:	f300 82da 	bgt.w	800a666 <_svfprintf_r+0xcde>
 800a0b2:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a0b4:	6060      	str	r0, [r4, #4]
 800a0b6:	4403      	add	r3, r0
 800a0b8:	2a07      	cmp	r2, #7
 800a0ba:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800a0be:	f340 82e7 	ble.w	800a690 <_svfprintf_r+0xd08>
 800a0c2:	aa22      	add	r2, sp, #136	; 0x88
 800a0c4:	4649      	mov	r1, r9
 800a0c6:	4650      	mov	r0, sl
 800a0c8:	f002 f9a2 	bl	800c410 <__ssprint_r>
 800a0cc:	2800      	cmp	r0, #0
 800a0ce:	f040 85ef 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a0d2:	ac25      	add	r4, sp, #148	; 0x94
 800a0d4:	eba7 0708 	sub.w	r7, r7, r8
 800a0d8:	2f00      	cmp	r7, #0
 800a0da:	dd27      	ble.n	800a12c <_svfprintf_r+0x7a4>
 800a0dc:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800a0e0:	4809      	ldr	r0, [pc, #36]	; (800a108 <_svfprintf_r+0x780>)
 800a0e2:	6020      	str	r0, [r4, #0]
 800a0e4:	2f10      	cmp	r7, #16
 800a0e6:	f103 0301 	add.w	r3, r3, #1
 800a0ea:	f104 0108 	add.w	r1, r4, #8
 800a0ee:	f300 82d1 	bgt.w	800a694 <_svfprintf_r+0xd0c>
 800a0f2:	e00b      	b.n	800a10c <_svfprintf_r+0x784>
 800a0f4:	0800e0dd 	.word	0x0800e0dd
 800a0f8:	0800e0cc 	.word	0x0800e0cc
 800a0fc:	40300000 	.word	0x40300000
 800a100:	3fe00000 	.word	0x3fe00000
 800a104:	0800e0f0 	.word	0x0800e0f0
 800a108:	0800e100 	.word	0x0800e100
 800a10c:	6067      	str	r7, [r4, #4]
 800a10e:	2b07      	cmp	r3, #7
 800a110:	4417      	add	r7, r2
 800a112:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 800a116:	f340 82d0 	ble.w	800a6ba <_svfprintf_r+0xd32>
 800a11a:	aa22      	add	r2, sp, #136	; 0x88
 800a11c:	4649      	mov	r1, r9
 800a11e:	4650      	mov	r0, sl
 800a120:	f002 f976 	bl	800c410 <__ssprint_r>
 800a124:	2800      	cmp	r0, #0
 800a126:	f040 85c3 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a12a:	ac25      	add	r4, sp, #148	; 0x94
 800a12c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a130:	9f24      	ldr	r7, [sp, #144]	; 0x90
 800a132:	f040 82c9 	bne.w	800a6c8 <_svfprintf_r+0xd40>
 800a136:	9b03      	ldr	r3, [sp, #12]
 800a138:	e9c4 3800 	strd	r3, r8, [r4]
 800a13c:	4447      	add	r7, r8
 800a13e:	9724      	str	r7, [sp, #144]	; 0x90
 800a140:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a142:	3301      	adds	r3, #1
 800a144:	2b07      	cmp	r3, #7
 800a146:	9323      	str	r3, [sp, #140]	; 0x8c
 800a148:	f300 8303 	bgt.w	800a752 <_svfprintf_r+0xdca>
 800a14c:	3408      	adds	r4, #8
 800a14e:	f01b 0f04 	tst.w	fp, #4
 800a152:	f040 858f 	bne.w	800ac74 <_svfprintf_r+0x12ec>
 800a156:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800a15a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a15c:	428a      	cmp	r2, r1
 800a15e:	bfac      	ite	ge
 800a160:	189b      	addge	r3, r3, r2
 800a162:	185b      	addlt	r3, r3, r1
 800a164:	930b      	str	r3, [sp, #44]	; 0x2c
 800a166:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a168:	b13b      	cbz	r3, 800a17a <_svfprintf_r+0x7f2>
 800a16a:	aa22      	add	r2, sp, #136	; 0x88
 800a16c:	4649      	mov	r1, r9
 800a16e:	4650      	mov	r0, sl
 800a170:	f002 f94e 	bl	800c410 <__ssprint_r>
 800a174:	2800      	cmp	r0, #0
 800a176:	f040 859b 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a17a:	2300      	movs	r3, #0
 800a17c:	9323      	str	r3, [sp, #140]	; 0x8c
 800a17e:	9b04      	ldr	r3, [sp, #16]
 800a180:	2b00      	cmp	r3, #0
 800a182:	f040 85b1 	bne.w	800ace8 <_svfprintf_r+0x1360>
 800a186:	ac25      	add	r4, sp, #148	; 0x94
 800a188:	e0e7      	b.n	800a35a <_svfprintf_r+0x9d2>
 800a18a:	ab35      	add	r3, sp, #212	; 0xd4
 800a18c:	9004      	str	r0, [sp, #16]
 800a18e:	9303      	str	r3, [sp, #12]
 800a190:	e62a      	b.n	8009de8 <_svfprintf_r+0x460>
 800a192:	9b03      	ldr	r3, [sp, #12]
 800a194:	9304      	str	r3, [sp, #16]
 800a196:	e627      	b.n	8009de8 <_svfprintf_r+0x460>
 800a198:	9004      	str	r0, [sp, #16]
 800a19a:	f04f 0806 	mov.w	r8, #6
 800a19e:	e623      	b.n	8009de8 <_svfprintf_r+0x460>
 800a1a0:	9004      	str	r0, [sp, #16]
 800a1a2:	e621      	b.n	8009de8 <_svfprintf_r+0x460>
 800a1a4:	ed9d 7b0c 	vldr	d7, [sp, #48]	; 0x30
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	eeb0 8a47 	vmov.f32	s16, s14
 800a1ae:	eef0 8a67 	vmov.f32	s17, s15
 800a1b2:	e629      	b.n	8009e08 <_svfprintf_r+0x480>
 800a1b4:	f802 0c01 	strb.w	r0, [r2, #-1]
 800a1b8:	e68b      	b.n	8009ed2 <_svfprintf_r+0x54a>
 800a1ba:	f803 0b01 	strb.w	r0, [r3], #1
 800a1be:	1aca      	subs	r2, r1, r3
 800a1c0:	2a00      	cmp	r2, #0
 800a1c2:	dafa      	bge.n	800a1ba <_svfprintf_r+0x832>
 800a1c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a1c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a1c8:	3201      	adds	r2, #1
 800a1ca:	f103 0301 	add.w	r3, r3, #1
 800a1ce:	bfb8      	it	lt
 800a1d0:	2300      	movlt	r3, #0
 800a1d2:	441d      	add	r5, r3
 800a1d4:	e68d      	b.n	8009ef2 <_svfprintf_r+0x56a>
 800a1d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a1d8:	462b      	mov	r3, r5
 800a1da:	18a9      	adds	r1, r5, r2
 800a1dc:	2030      	movs	r0, #48	; 0x30
 800a1de:	e7ee      	b.n	800a1be <_svfprintf_r+0x836>
 800a1e0:	9b08      	ldr	r3, [sp, #32]
 800a1e2:	2b46      	cmp	r3, #70	; 0x46
 800a1e4:	d005      	beq.n	800a1f2 <_svfprintf_r+0x86a>
 800a1e6:	2b45      	cmp	r3, #69	; 0x45
 800a1e8:	d11d      	bne.n	800a226 <_svfprintf_r+0x89e>
 800a1ea:	f108 0501 	add.w	r5, r8, #1
 800a1ee:	2102      	movs	r1, #2
 800a1f0:	e001      	b.n	800a1f6 <_svfprintf_r+0x86e>
 800a1f2:	4645      	mov	r5, r8
 800a1f4:	2103      	movs	r1, #3
 800a1f6:	ab20      	add	r3, sp, #128	; 0x80
 800a1f8:	9301      	str	r3, [sp, #4]
 800a1fa:	ab1d      	add	r3, sp, #116	; 0x74
 800a1fc:	9300      	str	r3, [sp, #0]
 800a1fe:	462a      	mov	r2, r5
 800a200:	ab1c      	add	r3, sp, #112	; 0x70
 800a202:	4650      	mov	r0, sl
 800a204:	eeb0 0a48 	vmov.f32	s0, s16
 800a208:	eef0 0a68 	vmov.f32	s1, s17
 800a20c:	f000 fffc 	bl	800b208 <_dtoa_r>
 800a210:	9b08      	ldr	r3, [sp, #32]
 800a212:	9003      	str	r0, [sp, #12]
 800a214:	2b47      	cmp	r3, #71	; 0x47
 800a216:	d108      	bne.n	800a22a <_svfprintf_r+0x8a2>
 800a218:	f01b 0f01 	tst.w	fp, #1
 800a21c:	d105      	bne.n	800a22a <_svfprintf_r+0x8a2>
 800a21e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a220:	9a03      	ldr	r2, [sp, #12]
 800a222:	1a9b      	subs	r3, r3, r2
 800a224:	e667      	b.n	8009ef6 <_svfprintf_r+0x56e>
 800a226:	4645      	mov	r5, r8
 800a228:	e7e1      	b.n	800a1ee <_svfprintf_r+0x866>
 800a22a:	9b03      	ldr	r3, [sp, #12]
 800a22c:	195e      	adds	r6, r3, r5
 800a22e:	9b08      	ldr	r3, [sp, #32]
 800a230:	2b46      	cmp	r3, #70	; 0x46
 800a232:	d10f      	bne.n	800a254 <_svfprintf_r+0x8cc>
 800a234:	9b03      	ldr	r3, [sp, #12]
 800a236:	781b      	ldrb	r3, [r3, #0]
 800a238:	2b30      	cmp	r3, #48	; 0x30
 800a23a:	d109      	bne.n	800a250 <_svfprintf_r+0x8c8>
 800a23c:	ec51 0b18 	vmov	r0, r1, d8
 800a240:	2200      	movs	r2, #0
 800a242:	2300      	movs	r3, #0
 800a244:	f7f6 fc40 	bl	8000ac8 <__aeabi_dcmpeq>
 800a248:	b910      	cbnz	r0, 800a250 <_svfprintf_r+0x8c8>
 800a24a:	f1c5 0501 	rsb	r5, r5, #1
 800a24e:	951c      	str	r5, [sp, #112]	; 0x70
 800a250:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a252:	441e      	add	r6, r3
 800a254:	ec51 0b18 	vmov	r0, r1, d8
 800a258:	2200      	movs	r2, #0
 800a25a:	2300      	movs	r3, #0
 800a25c:	f7f6 fc34 	bl	8000ac8 <__aeabi_dcmpeq>
 800a260:	b100      	cbz	r0, 800a264 <_svfprintf_r+0x8dc>
 800a262:	9620      	str	r6, [sp, #128]	; 0x80
 800a264:	2230      	movs	r2, #48	; 0x30
 800a266:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a268:	429e      	cmp	r6, r3
 800a26a:	d9d8      	bls.n	800a21e <_svfprintf_r+0x896>
 800a26c:	1c59      	adds	r1, r3, #1
 800a26e:	9120      	str	r1, [sp, #128]	; 0x80
 800a270:	701a      	strb	r2, [r3, #0]
 800a272:	e7f8      	b.n	800a266 <_svfprintf_r+0x8de>
 800a274:	9b08      	ldr	r3, [sp, #32]
 800a276:	2b46      	cmp	r3, #70	; 0x46
 800a278:	f47f ae4b 	bne.w	8009f12 <_svfprintf_r+0x58a>
 800a27c:	f00b 0301 	and.w	r3, fp, #1
 800a280:	2d00      	cmp	r5, #0
 800a282:	ea43 0308 	orr.w	r3, r3, r8
 800a286:	dd25      	ble.n	800a2d4 <_svfprintf_r+0x94c>
 800a288:	b383      	cbz	r3, 800a2ec <_svfprintf_r+0x964>
 800a28a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a28c:	18eb      	adds	r3, r5, r3
 800a28e:	4498      	add	r8, r3
 800a290:	2366      	movs	r3, #102	; 0x66
 800a292:	9307      	str	r3, [sp, #28]
 800a294:	e030      	b.n	800a2f8 <_svfprintf_r+0x970>
 800a296:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a29a:	f805 6f01 	strb.w	r6, [r5, #1]!
 800a29e:	e66f      	b.n	8009f80 <_svfprintf_r+0x5f8>
 800a2a0:	b941      	cbnz	r1, 800a2b4 <_svfprintf_r+0x92c>
 800a2a2:	2230      	movs	r2, #48	; 0x30
 800a2a4:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 800a2a8:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800a2ac:	3330      	adds	r3, #48	; 0x30
 800a2ae:	f802 3b01 	strb.w	r3, [r2], #1
 800a2b2:	e671      	b.n	8009f98 <_svfprintf_r+0x610>
 800a2b4:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 800a2b8:	e7f8      	b.n	800a2ac <_svfprintf_r+0x924>
 800a2ba:	9b05      	ldr	r3, [sp, #20]
 800a2bc:	42ab      	cmp	r3, r5
 800a2be:	dd0d      	ble.n	800a2dc <_svfprintf_r+0x954>
 800a2c0:	9b05      	ldr	r3, [sp, #20]
 800a2c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a2c4:	2d00      	cmp	r5, #0
 800a2c6:	eb03 0802 	add.w	r8, r3, r2
 800a2ca:	dc0d      	bgt.n	800a2e8 <_svfprintf_r+0x960>
 800a2cc:	f1c5 0301 	rsb	r3, r5, #1
 800a2d0:	4498      	add	r8, r3
 800a2d2:	e009      	b.n	800a2e8 <_svfprintf_r+0x960>
 800a2d4:	b163      	cbz	r3, 800a2f0 <_svfprintf_r+0x968>
 800a2d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2d8:	3301      	adds	r3, #1
 800a2da:	e7d8      	b.n	800a28e <_svfprintf_r+0x906>
 800a2dc:	f01b 0f01 	tst.w	fp, #1
 800a2e0:	d01d      	beq.n	800a31e <_svfprintf_r+0x996>
 800a2e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2e4:	eb05 0803 	add.w	r8, r5, r3
 800a2e8:	2367      	movs	r3, #103	; 0x67
 800a2ea:	e7d2      	b.n	800a292 <_svfprintf_r+0x90a>
 800a2ec:	46a8      	mov	r8, r5
 800a2ee:	e7cf      	b.n	800a290 <_svfprintf_r+0x908>
 800a2f0:	2366      	movs	r3, #102	; 0x66
 800a2f2:	9307      	str	r3, [sp, #28]
 800a2f4:	f04f 0801 	mov.w	r8, #1
 800a2f8:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 800a2fc:	9308      	str	r3, [sp, #32]
 800a2fe:	d01f      	beq.n	800a340 <_svfprintf_r+0x9b8>
 800a300:	2600      	movs	r6, #0
 800a302:	2d00      	cmp	r5, #0
 800a304:	9608      	str	r6, [sp, #32]
 800a306:	f77f ae5c 	ble.w	8009fc2 <_svfprintf_r+0x63a>
 800a30a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	2bff      	cmp	r3, #255	; 0xff
 800a310:	d107      	bne.n	800a322 <_svfprintf_r+0x99a>
 800a312:	9b08      	ldr	r3, [sp, #32]
 800a314:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a316:	4433      	add	r3, r6
 800a318:	fb02 8803 	mla	r8, r2, r3, r8
 800a31c:	e651      	b.n	8009fc2 <_svfprintf_r+0x63a>
 800a31e:	46a8      	mov	r8, r5
 800a320:	e7e2      	b.n	800a2e8 <_svfprintf_r+0x960>
 800a322:	42ab      	cmp	r3, r5
 800a324:	daf5      	bge.n	800a312 <_svfprintf_r+0x98a>
 800a326:	1aed      	subs	r5, r5, r3
 800a328:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a32a:	785b      	ldrb	r3, [r3, #1]
 800a32c:	b133      	cbz	r3, 800a33c <_svfprintf_r+0x9b4>
 800a32e:	9b08      	ldr	r3, [sp, #32]
 800a330:	3301      	adds	r3, #1
 800a332:	9308      	str	r3, [sp, #32]
 800a334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a336:	3301      	adds	r3, #1
 800a338:	9309      	str	r3, [sp, #36]	; 0x24
 800a33a:	e7e6      	b.n	800a30a <_svfprintf_r+0x982>
 800a33c:	3601      	adds	r6, #1
 800a33e:	e7e4      	b.n	800a30a <_svfprintf_r+0x982>
 800a340:	9e08      	ldr	r6, [sp, #32]
 800a342:	e63e      	b.n	8009fc2 <_svfprintf_r+0x63a>
 800a344:	1d2b      	adds	r3, r5, #4
 800a346:	f01b 0f20 	tst.w	fp, #32
 800a34a:	9306      	str	r3, [sp, #24]
 800a34c:	d00a      	beq.n	800a364 <_svfprintf_r+0x9dc>
 800a34e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a350:	682b      	ldr	r3, [r5, #0]
 800a352:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a354:	17d2      	asrs	r2, r2, #31
 800a356:	e9c3 1200 	strd	r1, r2, [r3]
 800a35a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a35c:	9d06      	ldr	r5, [sp, #24]
 800a35e:	9303      	str	r3, [sp, #12]
 800a360:	f7ff bb52 	b.w	8009a08 <_svfprintf_r+0x80>
 800a364:	f01b 0f10 	tst.w	fp, #16
 800a368:	d003      	beq.n	800a372 <_svfprintf_r+0x9ea>
 800a36a:	682b      	ldr	r3, [r5, #0]
 800a36c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a36e:	601a      	str	r2, [r3, #0]
 800a370:	e7f3      	b.n	800a35a <_svfprintf_r+0x9d2>
 800a372:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800a376:	d003      	beq.n	800a380 <_svfprintf_r+0x9f8>
 800a378:	682b      	ldr	r3, [r5, #0]
 800a37a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a37c:	801a      	strh	r2, [r3, #0]
 800a37e:	e7ec      	b.n	800a35a <_svfprintf_r+0x9d2>
 800a380:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800a384:	d0f1      	beq.n	800a36a <_svfprintf_r+0x9e2>
 800a386:	682b      	ldr	r3, [r5, #0]
 800a388:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a38a:	701a      	strb	r2, [r3, #0]
 800a38c:	e7e5      	b.n	800a35a <_svfprintf_r+0x9d2>
 800a38e:	f04b 0b10 	orr.w	fp, fp, #16
 800a392:	f01b 0320 	ands.w	r3, fp, #32
 800a396:	d020      	beq.n	800a3da <_svfprintf_r+0xa52>
 800a398:	3507      	adds	r5, #7
 800a39a:	f025 0307 	bic.w	r3, r5, #7
 800a39e:	461a      	mov	r2, r3
 800a3a0:	685e      	ldr	r6, [r3, #4]
 800a3a2:	f852 5b08 	ldr.w	r5, [r2], #8
 800a3a6:	9206      	str	r2, [sp, #24]
 800a3a8:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 800a3b4:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800a3b8:	f000 84a7 	beq.w	800ad0a <_svfprintf_r+0x1382>
 800a3bc:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
 800a3c0:	9204      	str	r2, [sp, #16]
 800a3c2:	ea55 0206 	orrs.w	r2, r5, r6
 800a3c6:	f040 84a6 	bne.w	800ad16 <_svfprintf_r+0x138e>
 800a3ca:	f1b8 0f00 	cmp.w	r8, #0
 800a3ce:	f000 8107 	beq.w	800a5e0 <_svfprintf_r+0xc58>
 800a3d2:	2b01      	cmp	r3, #1
 800a3d4:	f040 84a2 	bne.w	800ad1c <_svfprintf_r+0x1394>
 800a3d8:	e0a3      	b.n	800a522 <_svfprintf_r+0xb9a>
 800a3da:	462a      	mov	r2, r5
 800a3dc:	f01b 0610 	ands.w	r6, fp, #16
 800a3e0:	f852 5b04 	ldr.w	r5, [r2], #4
 800a3e4:	9206      	str	r2, [sp, #24]
 800a3e6:	d001      	beq.n	800a3ec <_svfprintf_r+0xa64>
 800a3e8:	461e      	mov	r6, r3
 800a3ea:	e7dd      	b.n	800a3a8 <_svfprintf_r+0xa20>
 800a3ec:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 800a3f0:	d001      	beq.n	800a3f6 <_svfprintf_r+0xa6e>
 800a3f2:	b2ad      	uxth	r5, r5
 800a3f4:	e7d8      	b.n	800a3a8 <_svfprintf_r+0xa20>
 800a3f6:	f41b 7600 	ands.w	r6, fp, #512	; 0x200
 800a3fa:	d0d5      	beq.n	800a3a8 <_svfprintf_r+0xa20>
 800a3fc:	b2ed      	uxtb	r5, r5
 800a3fe:	e7f3      	b.n	800a3e8 <_svfprintf_r+0xa60>
 800a400:	462b      	mov	r3, r5
 800a402:	2278      	movs	r2, #120	; 0x78
 800a404:	f853 5b04 	ldr.w	r5, [r3], #4
 800a408:	9306      	str	r3, [sp, #24]
 800a40a:	f647 0330 	movw	r3, #30768	; 0x7830
 800a40e:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
 800a412:	4bab      	ldr	r3, [pc, #684]	; (800a6c0 <_svfprintf_r+0xd38>)
 800a414:	9316      	str	r3, [sp, #88]	; 0x58
 800a416:	2600      	movs	r6, #0
 800a418:	f04b 0b02 	orr.w	fp, fp, #2
 800a41c:	2302      	movs	r3, #2
 800a41e:	9207      	str	r2, [sp, #28]
 800a420:	e7c5      	b.n	800a3ae <_svfprintf_r+0xa26>
 800a422:	462b      	mov	r3, r5
 800a424:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800a428:	f853 2b04 	ldr.w	r2, [r3], #4
 800a42c:	9203      	str	r2, [sp, #12]
 800a42e:	f04f 0500 	mov.w	r5, #0
 800a432:	9306      	str	r3, [sp, #24]
 800a434:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 800a438:	d010      	beq.n	800a45c <_svfprintf_r+0xad4>
 800a43a:	9803      	ldr	r0, [sp, #12]
 800a43c:	4642      	mov	r2, r8
 800a43e:	4629      	mov	r1, r5
 800a440:	f7f5 fec6 	bl	80001d0 <memchr>
 800a444:	9004      	str	r0, [sp, #16]
 800a446:	2800      	cmp	r0, #0
 800a448:	f000 80e0 	beq.w	800a60c <_svfprintf_r+0xc84>
 800a44c:	9a03      	ldr	r2, [sp, #12]
 800a44e:	9504      	str	r5, [sp, #16]
 800a450:	eba0 0802 	sub.w	r8, r0, r2
 800a454:	462f      	mov	r7, r5
 800a456:	462e      	mov	r6, r5
 800a458:	9508      	str	r5, [sp, #32]
 800a45a:	e5ba      	b.n	8009fd2 <_svfprintf_r+0x64a>
 800a45c:	9803      	ldr	r0, [sp, #12]
 800a45e:	f7f5 ff07 	bl	8000270 <strlen>
 800a462:	462f      	mov	r7, r5
 800a464:	4680      	mov	r8, r0
 800a466:	9504      	str	r5, [sp, #16]
 800a468:	463e      	mov	r6, r7
 800a46a:	463b      	mov	r3, r7
 800a46c:	e460      	b.n	8009d30 <_svfprintf_r+0x3a8>
 800a46e:	f04b 0b10 	orr.w	fp, fp, #16
 800a472:	f01b 0320 	ands.w	r3, fp, #32
 800a476:	d009      	beq.n	800a48c <_svfprintf_r+0xb04>
 800a478:	3507      	adds	r5, #7
 800a47a:	f025 0307 	bic.w	r3, r5, #7
 800a47e:	461a      	mov	r2, r3
 800a480:	685e      	ldr	r6, [r3, #4]
 800a482:	f852 5b08 	ldr.w	r5, [r2], #8
 800a486:	9206      	str	r2, [sp, #24]
 800a488:	2301      	movs	r3, #1
 800a48a:	e790      	b.n	800a3ae <_svfprintf_r+0xa26>
 800a48c:	462a      	mov	r2, r5
 800a48e:	f01b 0610 	ands.w	r6, fp, #16
 800a492:	f852 5b04 	ldr.w	r5, [r2], #4
 800a496:	9206      	str	r2, [sp, #24]
 800a498:	d001      	beq.n	800a49e <_svfprintf_r+0xb16>
 800a49a:	461e      	mov	r6, r3
 800a49c:	e7f4      	b.n	800a488 <_svfprintf_r+0xb00>
 800a49e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 800a4a2:	d001      	beq.n	800a4a8 <_svfprintf_r+0xb20>
 800a4a4:	b2ad      	uxth	r5, r5
 800a4a6:	e7ef      	b.n	800a488 <_svfprintf_r+0xb00>
 800a4a8:	f41b 7600 	ands.w	r6, fp, #512	; 0x200
 800a4ac:	d0ec      	beq.n	800a488 <_svfprintf_r+0xb00>
 800a4ae:	b2ed      	uxtb	r5, r5
 800a4b0:	e7f3      	b.n	800a49a <_svfprintf_r+0xb12>
 800a4b2:	4b84      	ldr	r3, [pc, #528]	; (800a6c4 <_svfprintf_r+0xd3c>)
 800a4b4:	9316      	str	r3, [sp, #88]	; 0x58
 800a4b6:	f01b 0320 	ands.w	r3, fp, #32
 800a4ba:	d01b      	beq.n	800a4f4 <_svfprintf_r+0xb6c>
 800a4bc:	3507      	adds	r5, #7
 800a4be:	f025 0307 	bic.w	r3, r5, #7
 800a4c2:	461a      	mov	r2, r3
 800a4c4:	685e      	ldr	r6, [r3, #4]
 800a4c6:	f852 5b08 	ldr.w	r5, [r2], #8
 800a4ca:	9206      	str	r2, [sp, #24]
 800a4cc:	f01b 0f01 	tst.w	fp, #1
 800a4d0:	d00a      	beq.n	800a4e8 <_svfprintf_r+0xb60>
 800a4d2:	ea55 0306 	orrs.w	r3, r5, r6
 800a4d6:	d007      	beq.n	800a4e8 <_svfprintf_r+0xb60>
 800a4d8:	2330      	movs	r3, #48	; 0x30
 800a4da:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 800a4de:	9b07      	ldr	r3, [sp, #28]
 800a4e0:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 800a4e4:	f04b 0b02 	orr.w	fp, fp, #2
 800a4e8:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 800a4ec:	2302      	movs	r3, #2
 800a4ee:	e75e      	b.n	800a3ae <_svfprintf_r+0xa26>
 800a4f0:	4b73      	ldr	r3, [pc, #460]	; (800a6c0 <_svfprintf_r+0xd38>)
 800a4f2:	e7df      	b.n	800a4b4 <_svfprintf_r+0xb2c>
 800a4f4:	462a      	mov	r2, r5
 800a4f6:	f01b 0610 	ands.w	r6, fp, #16
 800a4fa:	f852 5b04 	ldr.w	r5, [r2], #4
 800a4fe:	9206      	str	r2, [sp, #24]
 800a500:	d001      	beq.n	800a506 <_svfprintf_r+0xb7e>
 800a502:	461e      	mov	r6, r3
 800a504:	e7e2      	b.n	800a4cc <_svfprintf_r+0xb44>
 800a506:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 800a50a:	d001      	beq.n	800a510 <_svfprintf_r+0xb88>
 800a50c:	b2ad      	uxth	r5, r5
 800a50e:	e7dd      	b.n	800a4cc <_svfprintf_r+0xb44>
 800a510:	f41b 7600 	ands.w	r6, fp, #512	; 0x200
 800a514:	d0da      	beq.n	800a4cc <_svfprintf_r+0xb44>
 800a516:	b2ed      	uxtb	r5, r5
 800a518:	e7f3      	b.n	800a502 <_svfprintf_r+0xb7a>
 800a51a:	2d0a      	cmp	r5, #10
 800a51c:	f176 0300 	sbcs.w	r3, r6, #0
 800a520:	d206      	bcs.n	800a530 <_svfprintf_r+0xba8>
 800a522:	3530      	adds	r5, #48	; 0x30
 800a524:	f88d 5137 	strb.w	r5, [sp, #311]	; 0x137
 800a528:	f20d 1337 	addw	r3, sp, #311	; 0x137
 800a52c:	f000 bc16 	b.w	800ad5c <_svfprintf_r+0x13d4>
 800a530:	2300      	movs	r3, #0
 800a532:	9305      	str	r3, [sp, #20]
 800a534:	9b04      	ldr	r3, [sp, #16]
 800a536:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a53a:	af4e      	add	r7, sp, #312	; 0x138
 800a53c:	9308      	str	r3, [sp, #32]
 800a53e:	220a      	movs	r2, #10
 800a540:	2300      	movs	r3, #0
 800a542:	4628      	mov	r0, r5
 800a544:	4631      	mov	r1, r6
 800a546:	f7f6 fb2f 	bl	8000ba8 <__aeabi_uldivmod>
 800a54a:	1e7b      	subs	r3, r7, #1
 800a54c:	9303      	str	r3, [sp, #12]
 800a54e:	9b05      	ldr	r3, [sp, #20]
 800a550:	9010      	str	r0, [sp, #64]	; 0x40
 800a552:	3301      	adds	r3, #1
 800a554:	9305      	str	r3, [sp, #20]
 800a556:	9b08      	ldr	r3, [sp, #32]
 800a558:	3230      	adds	r2, #48	; 0x30
 800a55a:	468b      	mov	fp, r1
 800a55c:	f807 2c01 	strb.w	r2, [r7, #-1]
 800a560:	b1d3      	cbz	r3, 800a598 <_svfprintf_r+0xc10>
 800a562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a564:	9a05      	ldr	r2, [sp, #20]
 800a566:	781b      	ldrb	r3, [r3, #0]
 800a568:	429a      	cmp	r2, r3
 800a56a:	d115      	bne.n	800a598 <_svfprintf_r+0xc10>
 800a56c:	2aff      	cmp	r2, #255	; 0xff
 800a56e:	d013      	beq.n	800a598 <_svfprintf_r+0xc10>
 800a570:	2d0a      	cmp	r5, #10
 800a572:	f176 0300 	sbcs.w	r3, r6, #0
 800a576:	d30f      	bcc.n	800a598 <_svfprintf_r+0xc10>
 800a578:	9b03      	ldr	r3, [sp, #12]
 800a57a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a57c:	9914      	ldr	r1, [sp, #80]	; 0x50
 800a57e:	1a9b      	subs	r3, r3, r2
 800a580:	4618      	mov	r0, r3
 800a582:	9303      	str	r3, [sp, #12]
 800a584:	f000 fcf9 	bl	800af7a <strncpy>
 800a588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a58a:	785b      	ldrb	r3, [r3, #1]
 800a58c:	b11b      	cbz	r3, 800a596 <_svfprintf_r+0xc0e>
 800a58e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a590:	3301      	adds	r3, #1
 800a592:	9309      	str	r3, [sp, #36]	; 0x24
 800a594:	2300      	movs	r3, #0
 800a596:	9305      	str	r3, [sp, #20]
 800a598:	2d0a      	cmp	r5, #10
 800a59a:	f176 0600 	sbcs.w	r6, r6, #0
 800a59e:	d20b      	bcs.n	800a5b8 <_svfprintf_r+0xc30>
 800a5a0:	9b03      	ldr	r3, [sp, #12]
 800a5a2:	f8dd b010 	ldr.w	fp, [sp, #16]
 800a5a6:	aa4e      	add	r2, sp, #312	; 0x138
 800a5a8:	4647      	mov	r7, r8
 800a5aa:	eba2 0803 	sub.w	r8, r2, r3
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	9304      	str	r3, [sp, #16]
 800a5b2:	461e      	mov	r6, r3
 800a5b4:	f7ff bbbc 	b.w	8009d30 <_svfprintf_r+0x3a8>
 800a5b8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a5ba:	9f03      	ldr	r7, [sp, #12]
 800a5bc:	465e      	mov	r6, fp
 800a5be:	e7be      	b.n	800a53e <_svfprintf_r+0xbb6>
 800a5c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a5c2:	f005 030f 	and.w	r3, r5, #15
 800a5c6:	092d      	lsrs	r5, r5, #4
 800a5c8:	5cd3      	ldrb	r3, [r2, r3]
 800a5ca:	9a03      	ldr	r2, [sp, #12]
 800a5cc:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 800a5d0:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800a5d4:	0936      	lsrs	r6, r6, #4
 800a5d6:	ea55 0306 	orrs.w	r3, r5, r6
 800a5da:	9203      	str	r2, [sp, #12]
 800a5dc:	d1f0      	bne.n	800a5c0 <_svfprintf_r+0xc38>
 800a5de:	e7df      	b.n	800a5a0 <_svfprintf_r+0xc18>
 800a5e0:	b933      	cbnz	r3, 800a5f0 <_svfprintf_r+0xc68>
 800a5e2:	f01b 0f01 	tst.w	fp, #1
 800a5e6:	d003      	beq.n	800a5f0 <_svfprintf_r+0xc68>
 800a5e8:	2330      	movs	r3, #48	; 0x30
 800a5ea:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 800a5ee:	e79b      	b.n	800a528 <_svfprintf_r+0xba0>
 800a5f0:	ab4e      	add	r3, sp, #312	; 0x138
 800a5f2:	e3b3      	b.n	800ad5c <_svfprintf_r+0x13d4>
 800a5f4:	9b07      	ldr	r3, [sp, #28]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	f000 837c 	beq.w	800acf4 <_svfprintf_r+0x136c>
 800a5fc:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 800a600:	2300      	movs	r3, #0
 800a602:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800a606:	9506      	str	r5, [sp, #24]
 800a608:	f7ff bb1f 	b.w	8009c4a <_svfprintf_r+0x2c2>
 800a60c:	9f04      	ldr	r7, [sp, #16]
 800a60e:	e72b      	b.n	800a468 <_svfprintf_r+0xae0>
 800a610:	2010      	movs	r0, #16
 800a612:	4403      	add	r3, r0
 800a614:	2a07      	cmp	r2, #7
 800a616:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800a61a:	6060      	str	r0, [r4, #4]
 800a61c:	dd08      	ble.n	800a630 <_svfprintf_r+0xca8>
 800a61e:	aa22      	add	r2, sp, #136	; 0x88
 800a620:	4649      	mov	r1, r9
 800a622:	4650      	mov	r0, sl
 800a624:	f001 fef4 	bl	800c410 <__ssprint_r>
 800a628:	2800      	cmp	r0, #0
 800a62a:	f040 8341 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a62e:	a925      	add	r1, sp, #148	; 0x94
 800a630:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a632:	3b10      	subs	r3, #16
 800a634:	9312      	str	r3, [sp, #72]	; 0x48
 800a636:	460c      	mov	r4, r1
 800a638:	e4e7      	b.n	800a00a <_svfprintf_r+0x682>
 800a63a:	460c      	mov	r4, r1
 800a63c:	e502      	b.n	800a044 <_svfprintf_r+0x6bc>
 800a63e:	aa22      	add	r2, sp, #136	; 0x88
 800a640:	4649      	mov	r1, r9
 800a642:	4650      	mov	r0, sl
 800a644:	f001 fee4 	bl	800c410 <__ssprint_r>
 800a648:	2800      	cmp	r0, #0
 800a64a:	f040 8331 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a64e:	ac25      	add	r4, sp, #148	; 0x94
 800a650:	e50a      	b.n	800a068 <_svfprintf_r+0x6e0>
 800a652:	aa22      	add	r2, sp, #136	; 0x88
 800a654:	4649      	mov	r1, r9
 800a656:	4650      	mov	r0, sl
 800a658:	f001 feda 	bl	800c410 <__ssprint_r>
 800a65c:	2800      	cmp	r0, #0
 800a65e:	f040 8327 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a662:	ac25      	add	r4, sp, #148	; 0x94
 800a664:	e510      	b.n	800a088 <_svfprintf_r+0x700>
 800a666:	2010      	movs	r0, #16
 800a668:	4403      	add	r3, r0
 800a66a:	2a07      	cmp	r2, #7
 800a66c:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800a670:	6060      	str	r0, [r4, #4]
 800a672:	dd08      	ble.n	800a686 <_svfprintf_r+0xcfe>
 800a674:	aa22      	add	r2, sp, #136	; 0x88
 800a676:	4649      	mov	r1, r9
 800a678:	4650      	mov	r0, sl
 800a67a:	f001 fec9 	bl	800c410 <__ssprint_r>
 800a67e:	2800      	cmp	r0, #0
 800a680:	f040 8316 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a684:	a925      	add	r1, sp, #148	; 0x94
 800a686:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a688:	3b10      	subs	r3, #16
 800a68a:	9312      	str	r3, [sp, #72]	; 0x48
 800a68c:	460c      	mov	r4, r1
 800a68e:	e504      	b.n	800a09a <_svfprintf_r+0x712>
 800a690:	460c      	mov	r4, r1
 800a692:	e51f      	b.n	800a0d4 <_svfprintf_r+0x74c>
 800a694:	2010      	movs	r0, #16
 800a696:	4402      	add	r2, r0
 800a698:	2b07      	cmp	r3, #7
 800a69a:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800a69e:	6060      	str	r0, [r4, #4]
 800a6a0:	dd08      	ble.n	800a6b4 <_svfprintf_r+0xd2c>
 800a6a2:	aa22      	add	r2, sp, #136	; 0x88
 800a6a4:	4649      	mov	r1, r9
 800a6a6:	4650      	mov	r0, sl
 800a6a8:	f001 feb2 	bl	800c410 <__ssprint_r>
 800a6ac:	2800      	cmp	r0, #0
 800a6ae:	f040 82ff 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a6b2:	a925      	add	r1, sp, #148	; 0x94
 800a6b4:	3f10      	subs	r7, #16
 800a6b6:	460c      	mov	r4, r1
 800a6b8:	e510      	b.n	800a0dc <_svfprintf_r+0x754>
 800a6ba:	460c      	mov	r4, r1
 800a6bc:	e536      	b.n	800a12c <_svfprintf_r+0x7a4>
 800a6be:	bf00      	nop
 800a6c0:	0800e0cc 	.word	0x0800e0cc
 800a6c4:	0800e0dd 	.word	0x0800e0dd
 800a6c8:	9b07      	ldr	r3, [sp, #28]
 800a6ca:	2b65      	cmp	r3, #101	; 0x65
 800a6cc:	f340 823a 	ble.w	800ab44 <_svfprintf_r+0x11bc>
 800a6d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	f7f6 f9f6 	bl	8000ac8 <__aeabi_dcmpeq>
 800a6dc:	2800      	cmp	r0, #0
 800a6de:	d068      	beq.n	800a7b2 <_svfprintf_r+0xe2a>
 800a6e0:	4b6d      	ldr	r3, [pc, #436]	; (800a898 <_svfprintf_r+0xf10>)
 800a6e2:	6023      	str	r3, [r4, #0]
 800a6e4:	2301      	movs	r3, #1
 800a6e6:	441f      	add	r7, r3
 800a6e8:	6063      	str	r3, [r4, #4]
 800a6ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a6ec:	9724      	str	r7, [sp, #144]	; 0x90
 800a6ee:	3301      	adds	r3, #1
 800a6f0:	2b07      	cmp	r3, #7
 800a6f2:	9323      	str	r3, [sp, #140]	; 0x8c
 800a6f4:	dc37      	bgt.n	800a766 <_svfprintf_r+0xdde>
 800a6f6:	3408      	adds	r4, #8
 800a6f8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a6fa:	9a05      	ldr	r2, [sp, #20]
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	db03      	blt.n	800a708 <_svfprintf_r+0xd80>
 800a700:	f01b 0f01 	tst.w	fp, #1
 800a704:	f43f ad23 	beq.w	800a14e <_svfprintf_r+0x7c6>
 800a708:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a70a:	6023      	str	r3, [r4, #0]
 800a70c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a70e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a710:	6063      	str	r3, [r4, #4]
 800a712:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a714:	4413      	add	r3, r2
 800a716:	9324      	str	r3, [sp, #144]	; 0x90
 800a718:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a71a:	3301      	adds	r3, #1
 800a71c:	2b07      	cmp	r3, #7
 800a71e:	9323      	str	r3, [sp, #140]	; 0x8c
 800a720:	dc2b      	bgt.n	800a77a <_svfprintf_r+0xdf2>
 800a722:	3408      	adds	r4, #8
 800a724:	9b05      	ldr	r3, [sp, #20]
 800a726:	1e5d      	subs	r5, r3, #1
 800a728:	2d00      	cmp	r5, #0
 800a72a:	f77f ad10 	ble.w	800a14e <_svfprintf_r+0x7c6>
 800a72e:	4e5b      	ldr	r6, [pc, #364]	; (800a89c <_svfprintf_r+0xf14>)
 800a730:	2710      	movs	r7, #16
 800a732:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800a736:	2d10      	cmp	r5, #16
 800a738:	f103 0301 	add.w	r3, r3, #1
 800a73c:	f104 0108 	add.w	r1, r4, #8
 800a740:	6026      	str	r6, [r4, #0]
 800a742:	dc24      	bgt.n	800a78e <_svfprintf_r+0xe06>
 800a744:	6065      	str	r5, [r4, #4]
 800a746:	4415      	add	r5, r2
 800a748:	9524      	str	r5, [sp, #144]	; 0x90
 800a74a:	2b07      	cmp	r3, #7
 800a74c:	9323      	str	r3, [sp, #140]	; 0x8c
 800a74e:	f340 828e 	ble.w	800ac6e <_svfprintf_r+0x12e6>
 800a752:	aa22      	add	r2, sp, #136	; 0x88
 800a754:	4649      	mov	r1, r9
 800a756:	4650      	mov	r0, sl
 800a758:	f001 fe5a 	bl	800c410 <__ssprint_r>
 800a75c:	2800      	cmp	r0, #0
 800a75e:	f040 82a7 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a762:	ac25      	add	r4, sp, #148	; 0x94
 800a764:	e4f3      	b.n	800a14e <_svfprintf_r+0x7c6>
 800a766:	aa22      	add	r2, sp, #136	; 0x88
 800a768:	4649      	mov	r1, r9
 800a76a:	4650      	mov	r0, sl
 800a76c:	f001 fe50 	bl	800c410 <__ssprint_r>
 800a770:	2800      	cmp	r0, #0
 800a772:	f040 829d 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a776:	ac25      	add	r4, sp, #148	; 0x94
 800a778:	e7be      	b.n	800a6f8 <_svfprintf_r+0xd70>
 800a77a:	aa22      	add	r2, sp, #136	; 0x88
 800a77c:	4649      	mov	r1, r9
 800a77e:	4650      	mov	r0, sl
 800a780:	f001 fe46 	bl	800c410 <__ssprint_r>
 800a784:	2800      	cmp	r0, #0
 800a786:	f040 8293 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a78a:	ac25      	add	r4, sp, #148	; 0x94
 800a78c:	e7ca      	b.n	800a724 <_svfprintf_r+0xd9c>
 800a78e:	3210      	adds	r2, #16
 800a790:	2b07      	cmp	r3, #7
 800a792:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800a796:	6067      	str	r7, [r4, #4]
 800a798:	dd08      	ble.n	800a7ac <_svfprintf_r+0xe24>
 800a79a:	aa22      	add	r2, sp, #136	; 0x88
 800a79c:	4649      	mov	r1, r9
 800a79e:	4650      	mov	r0, sl
 800a7a0:	f001 fe36 	bl	800c410 <__ssprint_r>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	f040 8283 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a7aa:	a925      	add	r1, sp, #148	; 0x94
 800a7ac:	3d10      	subs	r5, #16
 800a7ae:	460c      	mov	r4, r1
 800a7b0:	e7bf      	b.n	800a732 <_svfprintf_r+0xdaa>
 800a7b2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	dc73      	bgt.n	800a8a0 <_svfprintf_r+0xf18>
 800a7b8:	4b37      	ldr	r3, [pc, #220]	; (800a898 <_svfprintf_r+0xf10>)
 800a7ba:	6023      	str	r3, [r4, #0]
 800a7bc:	2301      	movs	r3, #1
 800a7be:	441f      	add	r7, r3
 800a7c0:	6063      	str	r3, [r4, #4]
 800a7c2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a7c4:	9724      	str	r7, [sp, #144]	; 0x90
 800a7c6:	3301      	adds	r3, #1
 800a7c8:	2b07      	cmp	r3, #7
 800a7ca:	9323      	str	r3, [sp, #140]	; 0x8c
 800a7cc:	dc3d      	bgt.n	800a84a <_svfprintf_r+0xec2>
 800a7ce:	3408      	adds	r4, #8
 800a7d0:	9905      	ldr	r1, [sp, #20]
 800a7d2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a7d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a7d6:	430b      	orrs	r3, r1
 800a7d8:	f00b 0101 	and.w	r1, fp, #1
 800a7dc:	430b      	orrs	r3, r1
 800a7de:	f43f acb6 	beq.w	800a14e <_svfprintf_r+0x7c6>
 800a7e2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a7e4:	6023      	str	r3, [r4, #0]
 800a7e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7e8:	6063      	str	r3, [r4, #4]
 800a7ea:	441a      	add	r2, r3
 800a7ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a7ee:	9224      	str	r2, [sp, #144]	; 0x90
 800a7f0:	3301      	adds	r3, #1
 800a7f2:	2b07      	cmp	r3, #7
 800a7f4:	9323      	str	r3, [sp, #140]	; 0x8c
 800a7f6:	dc32      	bgt.n	800a85e <_svfprintf_r+0xed6>
 800a7f8:	3408      	adds	r4, #8
 800a7fa:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800a7fc:	2d00      	cmp	r5, #0
 800a7fe:	da1b      	bge.n	800a838 <_svfprintf_r+0xeb0>
 800a800:	4e26      	ldr	r6, [pc, #152]	; (800a89c <_svfprintf_r+0xf14>)
 800a802:	426d      	negs	r5, r5
 800a804:	4623      	mov	r3, r4
 800a806:	2710      	movs	r7, #16
 800a808:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 800a80c:	2d10      	cmp	r5, #16
 800a80e:	f102 0201 	add.w	r2, r2, #1
 800a812:	f104 0408 	add.w	r4, r4, #8
 800a816:	601e      	str	r6, [r3, #0]
 800a818:	dc2b      	bgt.n	800a872 <_svfprintf_r+0xeea>
 800a81a:	605d      	str	r5, [r3, #4]
 800a81c:	2a07      	cmp	r2, #7
 800a81e:	440d      	add	r5, r1
 800a820:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 800a824:	dd08      	ble.n	800a838 <_svfprintf_r+0xeb0>
 800a826:	aa22      	add	r2, sp, #136	; 0x88
 800a828:	4649      	mov	r1, r9
 800a82a:	4650      	mov	r0, sl
 800a82c:	f001 fdf0 	bl	800c410 <__ssprint_r>
 800a830:	2800      	cmp	r0, #0
 800a832:	f040 823d 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a836:	ac25      	add	r4, sp, #148	; 0x94
 800a838:	9b03      	ldr	r3, [sp, #12]
 800a83a:	6023      	str	r3, [r4, #0]
 800a83c:	9b05      	ldr	r3, [sp, #20]
 800a83e:	9a05      	ldr	r2, [sp, #20]
 800a840:	6063      	str	r3, [r4, #4]
 800a842:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a844:	4413      	add	r3, r2
 800a846:	9324      	str	r3, [sp, #144]	; 0x90
 800a848:	e47a      	b.n	800a140 <_svfprintf_r+0x7b8>
 800a84a:	aa22      	add	r2, sp, #136	; 0x88
 800a84c:	4649      	mov	r1, r9
 800a84e:	4650      	mov	r0, sl
 800a850:	f001 fdde 	bl	800c410 <__ssprint_r>
 800a854:	2800      	cmp	r0, #0
 800a856:	f040 822b 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a85a:	ac25      	add	r4, sp, #148	; 0x94
 800a85c:	e7b8      	b.n	800a7d0 <_svfprintf_r+0xe48>
 800a85e:	aa22      	add	r2, sp, #136	; 0x88
 800a860:	4649      	mov	r1, r9
 800a862:	4650      	mov	r0, sl
 800a864:	f001 fdd4 	bl	800c410 <__ssprint_r>
 800a868:	2800      	cmp	r0, #0
 800a86a:	f040 8221 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a86e:	ac25      	add	r4, sp, #148	; 0x94
 800a870:	e7c3      	b.n	800a7fa <_svfprintf_r+0xe72>
 800a872:	3110      	adds	r1, #16
 800a874:	2a07      	cmp	r2, #7
 800a876:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 800a87a:	605f      	str	r7, [r3, #4]
 800a87c:	dd08      	ble.n	800a890 <_svfprintf_r+0xf08>
 800a87e:	aa22      	add	r2, sp, #136	; 0x88
 800a880:	4649      	mov	r1, r9
 800a882:	4650      	mov	r0, sl
 800a884:	f001 fdc4 	bl	800c410 <__ssprint_r>
 800a888:	2800      	cmp	r0, #0
 800a88a:	f040 8211 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a88e:	ac25      	add	r4, sp, #148	; 0x94
 800a890:	3d10      	subs	r5, #16
 800a892:	4623      	mov	r3, r4
 800a894:	e7b8      	b.n	800a808 <_svfprintf_r+0xe80>
 800a896:	bf00      	nop
 800a898:	0800e0ee 	.word	0x0800e0ee
 800a89c:	0800e100 	.word	0x0800e100
 800a8a0:	9b05      	ldr	r3, [sp, #20]
 800a8a2:	42ab      	cmp	r3, r5
 800a8a4:	bfa8      	it	ge
 800a8a6:	462b      	movge	r3, r5
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	4698      	mov	r8, r3
 800a8ac:	dd0a      	ble.n	800a8c4 <_svfprintf_r+0xf3c>
 800a8ae:	9b03      	ldr	r3, [sp, #12]
 800a8b0:	e9c4 3800 	strd	r3, r8, [r4]
 800a8b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	4447      	add	r7, r8
 800a8ba:	2b07      	cmp	r3, #7
 800a8bc:	9724      	str	r7, [sp, #144]	; 0x90
 800a8be:	9323      	str	r3, [sp, #140]	; 0x8c
 800a8c0:	dc7b      	bgt.n	800a9ba <_svfprintf_r+0x1032>
 800a8c2:	3408      	adds	r4, #8
 800a8c4:	f1b8 0f00 	cmp.w	r8, #0
 800a8c8:	bfac      	ite	ge
 800a8ca:	eba5 0708 	subge.w	r7, r5, r8
 800a8ce:	462f      	movlt	r7, r5
 800a8d0:	2f00      	cmp	r7, #0
 800a8d2:	dd1a      	ble.n	800a90a <_svfprintf_r+0xf82>
 800a8d4:	f8df 8368 	ldr.w	r8, [pc, #872]	; 800ac40 <_svfprintf_r+0x12b8>
 800a8d8:	f8c4 8000 	str.w	r8, [r4]
 800a8dc:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800a8e0:	2f10      	cmp	r7, #16
 800a8e2:	f103 0301 	add.w	r3, r3, #1
 800a8e6:	f104 0108 	add.w	r1, r4, #8
 800a8ea:	dc70      	bgt.n	800a9ce <_svfprintf_r+0x1046>
 800a8ec:	6067      	str	r7, [r4, #4]
 800a8ee:	2b07      	cmp	r3, #7
 800a8f0:	4417      	add	r7, r2
 800a8f2:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 800a8f6:	dd7d      	ble.n	800a9f4 <_svfprintf_r+0x106c>
 800a8f8:	aa22      	add	r2, sp, #136	; 0x88
 800a8fa:	4649      	mov	r1, r9
 800a8fc:	4650      	mov	r0, sl
 800a8fe:	f001 fd87 	bl	800c410 <__ssprint_r>
 800a902:	2800      	cmp	r0, #0
 800a904:	f040 81d4 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a908:	ac25      	add	r4, sp, #148	; 0x94
 800a90a:	9b03      	ldr	r3, [sp, #12]
 800a90c:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 800a910:	441d      	add	r5, r3
 800a912:	d00a      	beq.n	800a92a <_svfprintf_r+0xfa2>
 800a914:	9b08      	ldr	r3, [sp, #32]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d16e      	bne.n	800a9f8 <_svfprintf_r+0x1070>
 800a91a:	2e00      	cmp	r6, #0
 800a91c:	d16e      	bne.n	800a9fc <_svfprintf_r+0x1074>
 800a91e:	9b03      	ldr	r3, [sp, #12]
 800a920:	9a05      	ldr	r2, [sp, #20]
 800a922:	4413      	add	r3, r2
 800a924:	429d      	cmp	r5, r3
 800a926:	bf28      	it	cs
 800a928:	461d      	movcs	r5, r3
 800a92a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a92c:	9a05      	ldr	r2, [sp, #20]
 800a92e:	4293      	cmp	r3, r2
 800a930:	db02      	blt.n	800a938 <_svfprintf_r+0xfb0>
 800a932:	f01b 0f01 	tst.w	fp, #1
 800a936:	d00e      	beq.n	800a956 <_svfprintf_r+0xfce>
 800a938:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a93a:	6023      	str	r3, [r4, #0]
 800a93c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a93e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a940:	6063      	str	r3, [r4, #4]
 800a942:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a944:	4413      	add	r3, r2
 800a946:	9324      	str	r3, [sp, #144]	; 0x90
 800a948:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a94a:	3301      	adds	r3, #1
 800a94c:	2b07      	cmp	r3, #7
 800a94e:	9323      	str	r3, [sp, #140]	; 0x8c
 800a950:	f300 80d2 	bgt.w	800aaf8 <_svfprintf_r+0x1170>
 800a954:	3408      	adds	r4, #8
 800a956:	9b05      	ldr	r3, [sp, #20]
 800a958:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 800a95a:	9a05      	ldr	r2, [sp, #20]
 800a95c:	1b9e      	subs	r6, r3, r6
 800a95e:	9b03      	ldr	r3, [sp, #12]
 800a960:	4413      	add	r3, r2
 800a962:	1b5b      	subs	r3, r3, r5
 800a964:	429e      	cmp	r6, r3
 800a966:	bfa8      	it	ge
 800a968:	461e      	movge	r6, r3
 800a96a:	2e00      	cmp	r6, #0
 800a96c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a96e:	dd0a      	ble.n	800a986 <_svfprintf_r+0xffe>
 800a970:	4433      	add	r3, r6
 800a972:	9324      	str	r3, [sp, #144]	; 0x90
 800a974:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a976:	3301      	adds	r3, #1
 800a978:	2b07      	cmp	r3, #7
 800a97a:	e9c4 5600 	strd	r5, r6, [r4]
 800a97e:	9323      	str	r3, [sp, #140]	; 0x8c
 800a980:	f300 80c4 	bgt.w	800ab0c <_svfprintf_r+0x1184>
 800a984:	3408      	adds	r4, #8
 800a986:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800a988:	9b05      	ldr	r3, [sp, #20]
 800a98a:	2e00      	cmp	r6, #0
 800a98c:	eba3 0505 	sub.w	r5, r3, r5
 800a990:	bfa8      	it	ge
 800a992:	1bad      	subge	r5, r5, r6
 800a994:	2d00      	cmp	r5, #0
 800a996:	f77f abda 	ble.w	800a14e <_svfprintf_r+0x7c6>
 800a99a:	4ea9      	ldr	r6, [pc, #676]	; (800ac40 <_svfprintf_r+0x12b8>)
 800a99c:	2710      	movs	r7, #16
 800a99e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800a9a2:	2d10      	cmp	r5, #16
 800a9a4:	f103 0301 	add.w	r3, r3, #1
 800a9a8:	f104 0108 	add.w	r1, r4, #8
 800a9ac:	6026      	str	r6, [r4, #0]
 800a9ae:	f300 80b7 	bgt.w	800ab20 <_svfprintf_r+0x1198>
 800a9b2:	442a      	add	r2, r5
 800a9b4:	6065      	str	r5, [r4, #4]
 800a9b6:	9224      	str	r2, [sp, #144]	; 0x90
 800a9b8:	e6c7      	b.n	800a74a <_svfprintf_r+0xdc2>
 800a9ba:	aa22      	add	r2, sp, #136	; 0x88
 800a9bc:	4649      	mov	r1, r9
 800a9be:	4650      	mov	r0, sl
 800a9c0:	f001 fd26 	bl	800c410 <__ssprint_r>
 800a9c4:	2800      	cmp	r0, #0
 800a9c6:	f040 8173 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a9ca:	ac25      	add	r4, sp, #148	; 0x94
 800a9cc:	e77a      	b.n	800a8c4 <_svfprintf_r+0xf3c>
 800a9ce:	2010      	movs	r0, #16
 800a9d0:	4402      	add	r2, r0
 800a9d2:	2b07      	cmp	r3, #7
 800a9d4:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800a9d8:	6060      	str	r0, [r4, #4]
 800a9da:	dd08      	ble.n	800a9ee <_svfprintf_r+0x1066>
 800a9dc:	aa22      	add	r2, sp, #136	; 0x88
 800a9de:	4649      	mov	r1, r9
 800a9e0:	4650      	mov	r0, sl
 800a9e2:	f001 fd15 	bl	800c410 <__ssprint_r>
 800a9e6:	2800      	cmp	r0, #0
 800a9e8:	f040 8162 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800a9ec:	a925      	add	r1, sp, #148	; 0x94
 800a9ee:	3f10      	subs	r7, #16
 800a9f0:	460c      	mov	r4, r1
 800a9f2:	e771      	b.n	800a8d8 <_svfprintf_r+0xf50>
 800a9f4:	460c      	mov	r4, r1
 800a9f6:	e788      	b.n	800a90a <_svfprintf_r+0xf82>
 800a9f8:	2e00      	cmp	r6, #0
 800a9fa:	d04d      	beq.n	800aa98 <_svfprintf_r+0x1110>
 800a9fc:	3e01      	subs	r6, #1
 800a9fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa00:	6023      	str	r3, [r4, #0]
 800aa02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aa04:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aa06:	6063      	str	r3, [r4, #4]
 800aa08:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800aa0a:	4413      	add	r3, r2
 800aa0c:	9324      	str	r3, [sp, #144]	; 0x90
 800aa0e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aa10:	3301      	adds	r3, #1
 800aa12:	2b07      	cmp	r3, #7
 800aa14:	9323      	str	r3, [sp, #140]	; 0x8c
 800aa16:	dc46      	bgt.n	800aaa6 <_svfprintf_r+0x111e>
 800aa18:	3408      	adds	r4, #8
 800aa1a:	9b03      	ldr	r3, [sp, #12]
 800aa1c:	9a05      	ldr	r2, [sp, #20]
 800aa1e:	eb03 0802 	add.w	r8, r3, r2
 800aa22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa24:	781b      	ldrb	r3, [r3, #0]
 800aa26:	eba8 0805 	sub.w	r8, r8, r5
 800aa2a:	4598      	cmp	r8, r3
 800aa2c:	bfa8      	it	ge
 800aa2e:	4698      	movge	r8, r3
 800aa30:	f1b8 0f00 	cmp.w	r8, #0
 800aa34:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800aa36:	dd09      	ble.n	800aa4c <_svfprintf_r+0x10c4>
 800aa38:	4443      	add	r3, r8
 800aa3a:	9324      	str	r3, [sp, #144]	; 0x90
 800aa3c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aa3e:	3301      	adds	r3, #1
 800aa40:	2b07      	cmp	r3, #7
 800aa42:	e9c4 5800 	strd	r5, r8, [r4]
 800aa46:	9323      	str	r3, [sp, #140]	; 0x8c
 800aa48:	dc37      	bgt.n	800aaba <_svfprintf_r+0x1132>
 800aa4a:	3408      	adds	r4, #8
 800aa4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa4e:	781f      	ldrb	r7, [r3, #0]
 800aa50:	f1b8 0f00 	cmp.w	r8, #0
 800aa54:	bfa8      	it	ge
 800aa56:	eba7 0708 	subge.w	r7, r7, r8
 800aa5a:	2f00      	cmp	r7, #0
 800aa5c:	dd18      	ble.n	800aa90 <_svfprintf_r+0x1108>
 800aa5e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800aa62:	4877      	ldr	r0, [pc, #476]	; (800ac40 <_svfprintf_r+0x12b8>)
 800aa64:	6020      	str	r0, [r4, #0]
 800aa66:	2f10      	cmp	r7, #16
 800aa68:	f103 0301 	add.w	r3, r3, #1
 800aa6c:	f104 0108 	add.w	r1, r4, #8
 800aa70:	dc2d      	bgt.n	800aace <_svfprintf_r+0x1146>
 800aa72:	443a      	add	r2, r7
 800aa74:	2b07      	cmp	r3, #7
 800aa76:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800aa7a:	6067      	str	r7, [r4, #4]
 800aa7c:	dd3a      	ble.n	800aaf4 <_svfprintf_r+0x116c>
 800aa7e:	aa22      	add	r2, sp, #136	; 0x88
 800aa80:	4649      	mov	r1, r9
 800aa82:	4650      	mov	r0, sl
 800aa84:	f001 fcc4 	bl	800c410 <__ssprint_r>
 800aa88:	2800      	cmp	r0, #0
 800aa8a:	f040 8111 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800aa8e:	ac25      	add	r4, sp, #148	; 0x94
 800aa90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa92:	781b      	ldrb	r3, [r3, #0]
 800aa94:	441d      	add	r5, r3
 800aa96:	e73d      	b.n	800a914 <_svfprintf_r+0xf8c>
 800aa98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa9a:	3b01      	subs	r3, #1
 800aa9c:	9309      	str	r3, [sp, #36]	; 0x24
 800aa9e:	9b08      	ldr	r3, [sp, #32]
 800aaa0:	3b01      	subs	r3, #1
 800aaa2:	9308      	str	r3, [sp, #32]
 800aaa4:	e7ab      	b.n	800a9fe <_svfprintf_r+0x1076>
 800aaa6:	aa22      	add	r2, sp, #136	; 0x88
 800aaa8:	4649      	mov	r1, r9
 800aaaa:	4650      	mov	r0, sl
 800aaac:	f001 fcb0 	bl	800c410 <__ssprint_r>
 800aab0:	2800      	cmp	r0, #0
 800aab2:	f040 80fd 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800aab6:	ac25      	add	r4, sp, #148	; 0x94
 800aab8:	e7af      	b.n	800aa1a <_svfprintf_r+0x1092>
 800aaba:	aa22      	add	r2, sp, #136	; 0x88
 800aabc:	4649      	mov	r1, r9
 800aabe:	4650      	mov	r0, sl
 800aac0:	f001 fca6 	bl	800c410 <__ssprint_r>
 800aac4:	2800      	cmp	r0, #0
 800aac6:	f040 80f3 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800aaca:	ac25      	add	r4, sp, #148	; 0x94
 800aacc:	e7be      	b.n	800aa4c <_svfprintf_r+0x10c4>
 800aace:	2010      	movs	r0, #16
 800aad0:	4402      	add	r2, r0
 800aad2:	2b07      	cmp	r3, #7
 800aad4:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800aad8:	6060      	str	r0, [r4, #4]
 800aada:	dd08      	ble.n	800aaee <_svfprintf_r+0x1166>
 800aadc:	aa22      	add	r2, sp, #136	; 0x88
 800aade:	4649      	mov	r1, r9
 800aae0:	4650      	mov	r0, sl
 800aae2:	f001 fc95 	bl	800c410 <__ssprint_r>
 800aae6:	2800      	cmp	r0, #0
 800aae8:	f040 80e2 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800aaec:	a925      	add	r1, sp, #148	; 0x94
 800aaee:	3f10      	subs	r7, #16
 800aaf0:	460c      	mov	r4, r1
 800aaf2:	e7b4      	b.n	800aa5e <_svfprintf_r+0x10d6>
 800aaf4:	460c      	mov	r4, r1
 800aaf6:	e7cb      	b.n	800aa90 <_svfprintf_r+0x1108>
 800aaf8:	aa22      	add	r2, sp, #136	; 0x88
 800aafa:	4649      	mov	r1, r9
 800aafc:	4650      	mov	r0, sl
 800aafe:	f001 fc87 	bl	800c410 <__ssprint_r>
 800ab02:	2800      	cmp	r0, #0
 800ab04:	f040 80d4 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800ab08:	ac25      	add	r4, sp, #148	; 0x94
 800ab0a:	e724      	b.n	800a956 <_svfprintf_r+0xfce>
 800ab0c:	aa22      	add	r2, sp, #136	; 0x88
 800ab0e:	4649      	mov	r1, r9
 800ab10:	4650      	mov	r0, sl
 800ab12:	f001 fc7d 	bl	800c410 <__ssprint_r>
 800ab16:	2800      	cmp	r0, #0
 800ab18:	f040 80ca 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800ab1c:	ac25      	add	r4, sp, #148	; 0x94
 800ab1e:	e732      	b.n	800a986 <_svfprintf_r+0xffe>
 800ab20:	3210      	adds	r2, #16
 800ab22:	2b07      	cmp	r3, #7
 800ab24:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800ab28:	6067      	str	r7, [r4, #4]
 800ab2a:	dd08      	ble.n	800ab3e <_svfprintf_r+0x11b6>
 800ab2c:	aa22      	add	r2, sp, #136	; 0x88
 800ab2e:	4649      	mov	r1, r9
 800ab30:	4650      	mov	r0, sl
 800ab32:	f001 fc6d 	bl	800c410 <__ssprint_r>
 800ab36:	2800      	cmp	r0, #0
 800ab38:	f040 80ba 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800ab3c:	a925      	add	r1, sp, #148	; 0x94
 800ab3e:	3d10      	subs	r5, #16
 800ab40:	460c      	mov	r4, r1
 800ab42:	e72c      	b.n	800a99e <_svfprintf_r+0x1016>
 800ab44:	9a05      	ldr	r2, [sp, #20]
 800ab46:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab48:	2a01      	cmp	r2, #1
 800ab4a:	9a03      	ldr	r2, [sp, #12]
 800ab4c:	6022      	str	r2, [r4, #0]
 800ab4e:	f107 0701 	add.w	r7, r7, #1
 800ab52:	f103 0301 	add.w	r3, r3, #1
 800ab56:	f04f 0201 	mov.w	r2, #1
 800ab5a:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 800ab5e:	f104 0508 	add.w	r5, r4, #8
 800ab62:	6062      	str	r2, [r4, #4]
 800ab64:	dc02      	bgt.n	800ab6c <_svfprintf_r+0x11e4>
 800ab66:	f01b 0f01 	tst.w	fp, #1
 800ab6a:	d07b      	beq.n	800ac64 <_svfprintf_r+0x12dc>
 800ab6c:	2b07      	cmp	r3, #7
 800ab6e:	dd08      	ble.n	800ab82 <_svfprintf_r+0x11fa>
 800ab70:	aa22      	add	r2, sp, #136	; 0x88
 800ab72:	4649      	mov	r1, r9
 800ab74:	4650      	mov	r0, sl
 800ab76:	f001 fc4b 	bl	800c410 <__ssprint_r>
 800ab7a:	2800      	cmp	r0, #0
 800ab7c:	f040 8098 	bne.w	800acb0 <_svfprintf_r+0x1328>
 800ab80:	ad25      	add	r5, sp, #148	; 0x94
 800ab82:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ab84:	602b      	str	r3, [r5, #0]
 800ab86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab8a:	606b      	str	r3, [r5, #4]
 800ab8c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ab8e:	4413      	add	r3, r2
 800ab90:	9324      	str	r3, [sp, #144]	; 0x90
 800ab92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab94:	3301      	adds	r3, #1
 800ab96:	2b07      	cmp	r3, #7
 800ab98:	9323      	str	r3, [sp, #140]	; 0x8c
 800ab9a:	dc32      	bgt.n	800ac02 <_svfprintf_r+0x127a>
 800ab9c:	3508      	adds	r5, #8
 800ab9e:	9b05      	ldr	r3, [sp, #20]
 800aba0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aba4:	1e5c      	subs	r4, r3, #1
 800aba6:	2200      	movs	r2, #0
 800aba8:	2300      	movs	r3, #0
 800abaa:	e9dd 7623 	ldrd	r7, r6, [sp, #140]	; 0x8c
 800abae:	f7f5 ff8b 	bl	8000ac8 <__aeabi_dcmpeq>
 800abb2:	2800      	cmp	r0, #0
 800abb4:	d12e      	bne.n	800ac14 <_svfprintf_r+0x128c>
 800abb6:	9b03      	ldr	r3, [sp, #12]
 800abb8:	3301      	adds	r3, #1
 800abba:	e9c5 3400 	strd	r3, r4, [r5]
 800abbe:	9b05      	ldr	r3, [sp, #20]
 800abc0:	3701      	adds	r7, #1
 800abc2:	3e01      	subs	r6, #1
 800abc4:	441e      	add	r6, r3
 800abc6:	2f07      	cmp	r7, #7
 800abc8:	e9cd 7623 	strd	r7, r6, [sp, #140]	; 0x8c
 800abcc:	dd4d      	ble.n	800ac6a <_svfprintf_r+0x12e2>
 800abce:	aa22      	add	r2, sp, #136	; 0x88
 800abd0:	4649      	mov	r1, r9
 800abd2:	4650      	mov	r0, sl
 800abd4:	f001 fc1c 	bl	800c410 <__ssprint_r>
 800abd8:	2800      	cmp	r0, #0
 800abda:	d169      	bne.n	800acb0 <_svfprintf_r+0x1328>
 800abdc:	ad25      	add	r5, sp, #148	; 0x94
 800abde:	ab1e      	add	r3, sp, #120	; 0x78
 800abe0:	602b      	str	r3, [r5, #0]
 800abe2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abe4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800abe6:	606b      	str	r3, [r5, #4]
 800abe8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800abea:	4413      	add	r3, r2
 800abec:	9324      	str	r3, [sp, #144]	; 0x90
 800abee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800abf0:	3301      	adds	r3, #1
 800abf2:	2b07      	cmp	r3, #7
 800abf4:	9323      	str	r3, [sp, #140]	; 0x8c
 800abf6:	f73f adac 	bgt.w	800a752 <_svfprintf_r+0xdca>
 800abfa:	f105 0408 	add.w	r4, r5, #8
 800abfe:	f7ff baa6 	b.w	800a14e <_svfprintf_r+0x7c6>
 800ac02:	aa22      	add	r2, sp, #136	; 0x88
 800ac04:	4649      	mov	r1, r9
 800ac06:	4650      	mov	r0, sl
 800ac08:	f001 fc02 	bl	800c410 <__ssprint_r>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	d14f      	bne.n	800acb0 <_svfprintf_r+0x1328>
 800ac10:	ad25      	add	r5, sp, #148	; 0x94
 800ac12:	e7c4      	b.n	800ab9e <_svfprintf_r+0x1216>
 800ac14:	2c00      	cmp	r4, #0
 800ac16:	dde2      	ble.n	800abde <_svfprintf_r+0x1256>
 800ac18:	4e09      	ldr	r6, [pc, #36]	; (800ac40 <_svfprintf_r+0x12b8>)
 800ac1a:	2710      	movs	r7, #16
 800ac1c:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800ac20:	2c10      	cmp	r4, #16
 800ac22:	f103 0301 	add.w	r3, r3, #1
 800ac26:	f105 0108 	add.w	r1, r5, #8
 800ac2a:	602e      	str	r6, [r5, #0]
 800ac2c:	dc0a      	bgt.n	800ac44 <_svfprintf_r+0x12bc>
 800ac2e:	606c      	str	r4, [r5, #4]
 800ac30:	2b07      	cmp	r3, #7
 800ac32:	4414      	add	r4, r2
 800ac34:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 800ac38:	dcc9      	bgt.n	800abce <_svfprintf_r+0x1246>
 800ac3a:	460d      	mov	r5, r1
 800ac3c:	e7cf      	b.n	800abde <_svfprintf_r+0x1256>
 800ac3e:	bf00      	nop
 800ac40:	0800e100 	.word	0x0800e100
 800ac44:	3210      	adds	r2, #16
 800ac46:	2b07      	cmp	r3, #7
 800ac48:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800ac4c:	606f      	str	r7, [r5, #4]
 800ac4e:	dd06      	ble.n	800ac5e <_svfprintf_r+0x12d6>
 800ac50:	aa22      	add	r2, sp, #136	; 0x88
 800ac52:	4649      	mov	r1, r9
 800ac54:	4650      	mov	r0, sl
 800ac56:	f001 fbdb 	bl	800c410 <__ssprint_r>
 800ac5a:	bb48      	cbnz	r0, 800acb0 <_svfprintf_r+0x1328>
 800ac5c:	a925      	add	r1, sp, #148	; 0x94
 800ac5e:	3c10      	subs	r4, #16
 800ac60:	460d      	mov	r5, r1
 800ac62:	e7db      	b.n	800ac1c <_svfprintf_r+0x1294>
 800ac64:	2b07      	cmp	r3, #7
 800ac66:	ddba      	ble.n	800abde <_svfprintf_r+0x1256>
 800ac68:	e7b1      	b.n	800abce <_svfprintf_r+0x1246>
 800ac6a:	3508      	adds	r5, #8
 800ac6c:	e7b7      	b.n	800abde <_svfprintf_r+0x1256>
 800ac6e:	460c      	mov	r4, r1
 800ac70:	f7ff ba6d 	b.w	800a14e <_svfprintf_r+0x7c6>
 800ac74:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800ac78:	1a9d      	subs	r5, r3, r2
 800ac7a:	2d00      	cmp	r5, #0
 800ac7c:	f77f aa6b 	ble.w	800a156 <_svfprintf_r+0x7ce>
 800ac80:	4e37      	ldr	r6, [pc, #220]	; (800ad60 <_svfprintf_r+0x13d8>)
 800ac82:	2710      	movs	r7, #16
 800ac84:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800ac88:	2d10      	cmp	r5, #16
 800ac8a:	f103 0301 	add.w	r3, r3, #1
 800ac8e:	6026      	str	r6, [r4, #0]
 800ac90:	dc18      	bgt.n	800acc4 <_svfprintf_r+0x133c>
 800ac92:	6065      	str	r5, [r4, #4]
 800ac94:	2b07      	cmp	r3, #7
 800ac96:	4415      	add	r5, r2
 800ac98:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 800ac9c:	f77f aa5b 	ble.w	800a156 <_svfprintf_r+0x7ce>
 800aca0:	aa22      	add	r2, sp, #136	; 0x88
 800aca2:	4649      	mov	r1, r9
 800aca4:	4650      	mov	r0, sl
 800aca6:	f001 fbb3 	bl	800c410 <__ssprint_r>
 800acaa:	2800      	cmp	r0, #0
 800acac:	f43f aa53 	beq.w	800a156 <_svfprintf_r+0x7ce>
 800acb0:	9b04      	ldr	r3, [sp, #16]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	f43f a874 	beq.w	8009da0 <_svfprintf_r+0x418>
 800acb8:	4619      	mov	r1, r3
 800acba:	4650      	mov	r0, sl
 800acbc:	f7fe fb5e 	bl	800937c <_free_r>
 800acc0:	f7ff b86e 	b.w	8009da0 <_svfprintf_r+0x418>
 800acc4:	3210      	adds	r2, #16
 800acc6:	2b07      	cmp	r3, #7
 800acc8:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800accc:	6067      	str	r7, [r4, #4]
 800acce:	dc02      	bgt.n	800acd6 <_svfprintf_r+0x134e>
 800acd0:	3408      	adds	r4, #8
 800acd2:	3d10      	subs	r5, #16
 800acd4:	e7d6      	b.n	800ac84 <_svfprintf_r+0x12fc>
 800acd6:	aa22      	add	r2, sp, #136	; 0x88
 800acd8:	4649      	mov	r1, r9
 800acda:	4650      	mov	r0, sl
 800acdc:	f001 fb98 	bl	800c410 <__ssprint_r>
 800ace0:	2800      	cmp	r0, #0
 800ace2:	d1e5      	bne.n	800acb0 <_svfprintf_r+0x1328>
 800ace4:	ac25      	add	r4, sp, #148	; 0x94
 800ace6:	e7f4      	b.n	800acd2 <_svfprintf_r+0x134a>
 800ace8:	9904      	ldr	r1, [sp, #16]
 800acea:	4650      	mov	r0, sl
 800acec:	f7fe fb46 	bl	800937c <_free_r>
 800acf0:	f7ff ba49 	b.w	800a186 <_svfprintf_r+0x7fe>
 800acf4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	f43f a852 	beq.w	8009da0 <_svfprintf_r+0x418>
 800acfc:	aa22      	add	r2, sp, #136	; 0x88
 800acfe:	4649      	mov	r1, r9
 800ad00:	4650      	mov	r0, sl
 800ad02:	f001 fb85 	bl	800c410 <__ssprint_r>
 800ad06:	f7ff b84b 	b.w	8009da0 <_svfprintf_r+0x418>
 800ad0a:	ea55 0206 	orrs.w	r2, r5, r6
 800ad0e:	f8cd b010 	str.w	fp, [sp, #16]
 800ad12:	f43f ab5e 	beq.w	800a3d2 <_svfprintf_r+0xa4a>
 800ad16:	2b01      	cmp	r3, #1
 800ad18:	f43f abff 	beq.w	800a51a <_svfprintf_r+0xb92>
 800ad1c:	2b02      	cmp	r3, #2
 800ad1e:	ab4e      	add	r3, sp, #312	; 0x138
 800ad20:	9303      	str	r3, [sp, #12]
 800ad22:	f43f ac4d 	beq.w	800a5c0 <_svfprintf_r+0xc38>
 800ad26:	9a03      	ldr	r2, [sp, #12]
 800ad28:	f005 0307 	and.w	r3, r5, #7
 800ad2c:	4611      	mov	r1, r2
 800ad2e:	3330      	adds	r3, #48	; 0x30
 800ad30:	f801 3d01 	strb.w	r3, [r1, #-1]!
 800ad34:	08ed      	lsrs	r5, r5, #3
 800ad36:	ea45 7546 	orr.w	r5, r5, r6, lsl #29
 800ad3a:	08f6      	lsrs	r6, r6, #3
 800ad3c:	9103      	str	r1, [sp, #12]
 800ad3e:	ea55 0106 	orrs.w	r1, r5, r6
 800ad42:	d1f0      	bne.n	800ad26 <_svfprintf_r+0x139e>
 800ad44:	9904      	ldr	r1, [sp, #16]
 800ad46:	07c9      	lsls	r1, r1, #31
 800ad48:	f57f ac2a 	bpl.w	800a5a0 <_svfprintf_r+0xc18>
 800ad4c:	2b30      	cmp	r3, #48	; 0x30
 800ad4e:	f43f ac27 	beq.w	800a5a0 <_svfprintf_r+0xc18>
 800ad52:	9903      	ldr	r1, [sp, #12]
 800ad54:	2330      	movs	r3, #48	; 0x30
 800ad56:	f801 3c01 	strb.w	r3, [r1, #-1]
 800ad5a:	1e93      	subs	r3, r2, #2
 800ad5c:	9303      	str	r3, [sp, #12]
 800ad5e:	e41f      	b.n	800a5a0 <_svfprintf_r+0xc18>
 800ad60:	0800e0f0 	.word	0x0800e0f0

0800ad64 <_fclose_r>:
 800ad64:	b570      	push	{r4, r5, r6, lr}
 800ad66:	4606      	mov	r6, r0
 800ad68:	460c      	mov	r4, r1
 800ad6a:	b911      	cbnz	r1, 800ad72 <_fclose_r+0xe>
 800ad6c:	2500      	movs	r5, #0
 800ad6e:	4628      	mov	r0, r5
 800ad70:	bd70      	pop	{r4, r5, r6, pc}
 800ad72:	b118      	cbz	r0, 800ad7c <_fclose_r+0x18>
 800ad74:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ad76:	b90b      	cbnz	r3, 800ad7c <_fclose_r+0x18>
 800ad78:	f7fe f94a 	bl	8009010 <__sinit>
 800ad7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad7e:	07d8      	lsls	r0, r3, #31
 800ad80:	d405      	bmi.n	800ad8e <_fclose_r+0x2a>
 800ad82:	89a3      	ldrh	r3, [r4, #12]
 800ad84:	0599      	lsls	r1, r3, #22
 800ad86:	d402      	bmi.n	800ad8e <_fclose_r+0x2a>
 800ad88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad8a:	f7fe fa83 	bl	8009294 <__retarget_lock_acquire_recursive>
 800ad8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad92:	b93b      	cbnz	r3, 800ada4 <_fclose_r+0x40>
 800ad94:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800ad96:	f015 0501 	ands.w	r5, r5, #1
 800ad9a:	d1e7      	bne.n	800ad6c <_fclose_r+0x8>
 800ad9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad9e:	f7fe fa7a 	bl	8009296 <__retarget_lock_release_recursive>
 800ada2:	e7e4      	b.n	800ad6e <_fclose_r+0xa>
 800ada4:	4621      	mov	r1, r4
 800ada6:	4630      	mov	r0, r6
 800ada8:	f000 f834 	bl	800ae14 <__sflush_r>
 800adac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800adae:	4605      	mov	r5, r0
 800adb0:	b133      	cbz	r3, 800adc0 <_fclose_r+0x5c>
 800adb2:	69e1      	ldr	r1, [r4, #28]
 800adb4:	4630      	mov	r0, r6
 800adb6:	4798      	blx	r3
 800adb8:	2800      	cmp	r0, #0
 800adba:	bfb8      	it	lt
 800adbc:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800adc0:	89a3      	ldrh	r3, [r4, #12]
 800adc2:	061a      	lsls	r2, r3, #24
 800adc4:	d503      	bpl.n	800adce <_fclose_r+0x6a>
 800adc6:	6921      	ldr	r1, [r4, #16]
 800adc8:	4630      	mov	r0, r6
 800adca:	f7fe fad7 	bl	800937c <_free_r>
 800adce:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800add0:	b141      	cbz	r1, 800ade4 <_fclose_r+0x80>
 800add2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800add6:	4299      	cmp	r1, r3
 800add8:	d002      	beq.n	800ade0 <_fclose_r+0x7c>
 800adda:	4630      	mov	r0, r6
 800addc:	f7fe face 	bl	800937c <_free_r>
 800ade0:	2300      	movs	r3, #0
 800ade2:	6323      	str	r3, [r4, #48]	; 0x30
 800ade4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ade6:	b121      	cbz	r1, 800adf2 <_fclose_r+0x8e>
 800ade8:	4630      	mov	r0, r6
 800adea:	f7fe fac7 	bl	800937c <_free_r>
 800adee:	2300      	movs	r3, #0
 800adf0:	6463      	str	r3, [r4, #68]	; 0x44
 800adf2:	f7fe f901 	bl	8008ff8 <__sfp_lock_acquire>
 800adf6:	2300      	movs	r3, #0
 800adf8:	81a3      	strh	r3, [r4, #12]
 800adfa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800adfc:	07db      	lsls	r3, r3, #31
 800adfe:	d402      	bmi.n	800ae06 <_fclose_r+0xa2>
 800ae00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae02:	f7fe fa48 	bl	8009296 <__retarget_lock_release_recursive>
 800ae06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae08:	f7fe fa43 	bl	8009292 <__retarget_lock_close_recursive>
 800ae0c:	f7fe f8fa 	bl	8009004 <__sfp_lock_release>
 800ae10:	e7ad      	b.n	800ad6e <_fclose_r+0xa>
	...

0800ae14 <__sflush_r>:
 800ae14:	898b      	ldrh	r3, [r1, #12]
 800ae16:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae1e:	4605      	mov	r5, r0
 800ae20:	0718      	lsls	r0, r3, #28
 800ae22:	460c      	mov	r4, r1
 800ae24:	d45f      	bmi.n	800aee6 <__sflush_r+0xd2>
 800ae26:	684b      	ldr	r3, [r1, #4]
 800ae28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	818a      	strh	r2, [r1, #12]
 800ae30:	dc05      	bgt.n	800ae3e <__sflush_r+0x2a>
 800ae32:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	dc02      	bgt.n	800ae3e <__sflush_r+0x2a>
 800ae38:	2000      	movs	r0, #0
 800ae3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae40:	2e00      	cmp	r6, #0
 800ae42:	d0f9      	beq.n	800ae38 <__sflush_r+0x24>
 800ae44:	2300      	movs	r3, #0
 800ae46:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ae4a:	682f      	ldr	r7, [r5, #0]
 800ae4c:	69e1      	ldr	r1, [r4, #28]
 800ae4e:	602b      	str	r3, [r5, #0]
 800ae50:	d036      	beq.n	800aec0 <__sflush_r+0xac>
 800ae52:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800ae54:	89a3      	ldrh	r3, [r4, #12]
 800ae56:	075a      	lsls	r2, r3, #29
 800ae58:	d505      	bpl.n	800ae66 <__sflush_r+0x52>
 800ae5a:	6863      	ldr	r3, [r4, #4]
 800ae5c:	1ac0      	subs	r0, r0, r3
 800ae5e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ae60:	b10b      	cbz	r3, 800ae66 <__sflush_r+0x52>
 800ae62:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ae64:	1ac0      	subs	r0, r0, r3
 800ae66:	2300      	movs	r3, #0
 800ae68:	4602      	mov	r2, r0
 800ae6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae6c:	69e1      	ldr	r1, [r4, #28]
 800ae6e:	4628      	mov	r0, r5
 800ae70:	47b0      	blx	r6
 800ae72:	1c43      	adds	r3, r0, #1
 800ae74:	89a3      	ldrh	r3, [r4, #12]
 800ae76:	d106      	bne.n	800ae86 <__sflush_r+0x72>
 800ae78:	6829      	ldr	r1, [r5, #0]
 800ae7a:	291d      	cmp	r1, #29
 800ae7c:	d82f      	bhi.n	800aede <__sflush_r+0xca>
 800ae7e:	4a2b      	ldr	r2, [pc, #172]	; (800af2c <__sflush_r+0x118>)
 800ae80:	410a      	asrs	r2, r1
 800ae82:	07d6      	lsls	r6, r2, #31
 800ae84:	d42b      	bmi.n	800aede <__sflush_r+0xca>
 800ae86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ae8a:	b21b      	sxth	r3, r3
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	6062      	str	r2, [r4, #4]
 800ae90:	04d9      	lsls	r1, r3, #19
 800ae92:	6922      	ldr	r2, [r4, #16]
 800ae94:	81a3      	strh	r3, [r4, #12]
 800ae96:	6022      	str	r2, [r4, #0]
 800ae98:	d504      	bpl.n	800aea4 <__sflush_r+0x90>
 800ae9a:	1c42      	adds	r2, r0, #1
 800ae9c:	d101      	bne.n	800aea2 <__sflush_r+0x8e>
 800ae9e:	682b      	ldr	r3, [r5, #0]
 800aea0:	b903      	cbnz	r3, 800aea4 <__sflush_r+0x90>
 800aea2:	6520      	str	r0, [r4, #80]	; 0x50
 800aea4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800aea6:	602f      	str	r7, [r5, #0]
 800aea8:	2900      	cmp	r1, #0
 800aeaa:	d0c5      	beq.n	800ae38 <__sflush_r+0x24>
 800aeac:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800aeb0:	4299      	cmp	r1, r3
 800aeb2:	d002      	beq.n	800aeba <__sflush_r+0xa6>
 800aeb4:	4628      	mov	r0, r5
 800aeb6:	f7fe fa61 	bl	800937c <_free_r>
 800aeba:	2000      	movs	r0, #0
 800aebc:	6320      	str	r0, [r4, #48]	; 0x30
 800aebe:	e7bc      	b.n	800ae3a <__sflush_r+0x26>
 800aec0:	2301      	movs	r3, #1
 800aec2:	4628      	mov	r0, r5
 800aec4:	47b0      	blx	r6
 800aec6:	1c41      	adds	r1, r0, #1
 800aec8:	d1c4      	bne.n	800ae54 <__sflush_r+0x40>
 800aeca:	682b      	ldr	r3, [r5, #0]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d0c1      	beq.n	800ae54 <__sflush_r+0x40>
 800aed0:	2b1d      	cmp	r3, #29
 800aed2:	d001      	beq.n	800aed8 <__sflush_r+0xc4>
 800aed4:	2b16      	cmp	r3, #22
 800aed6:	d101      	bne.n	800aedc <__sflush_r+0xc8>
 800aed8:	602f      	str	r7, [r5, #0]
 800aeda:	e7ad      	b.n	800ae38 <__sflush_r+0x24>
 800aedc:	89a3      	ldrh	r3, [r4, #12]
 800aede:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aee2:	81a3      	strh	r3, [r4, #12]
 800aee4:	e7a9      	b.n	800ae3a <__sflush_r+0x26>
 800aee6:	690f      	ldr	r7, [r1, #16]
 800aee8:	2f00      	cmp	r7, #0
 800aeea:	d0a5      	beq.n	800ae38 <__sflush_r+0x24>
 800aeec:	079b      	lsls	r3, r3, #30
 800aeee:	680e      	ldr	r6, [r1, #0]
 800aef0:	bf08      	it	eq
 800aef2:	694b      	ldreq	r3, [r1, #20]
 800aef4:	600f      	str	r7, [r1, #0]
 800aef6:	bf18      	it	ne
 800aef8:	2300      	movne	r3, #0
 800aefa:	eba6 0807 	sub.w	r8, r6, r7
 800aefe:	608b      	str	r3, [r1, #8]
 800af00:	f1b8 0f00 	cmp.w	r8, #0
 800af04:	dd98      	ble.n	800ae38 <__sflush_r+0x24>
 800af06:	69e1      	ldr	r1, [r4, #28]
 800af08:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800af0a:	4643      	mov	r3, r8
 800af0c:	463a      	mov	r2, r7
 800af0e:	4628      	mov	r0, r5
 800af10:	47b0      	blx	r6
 800af12:	2800      	cmp	r0, #0
 800af14:	dc06      	bgt.n	800af24 <__sflush_r+0x110>
 800af16:	89a3      	ldrh	r3, [r4, #12]
 800af18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af1c:	81a3      	strh	r3, [r4, #12]
 800af1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800af22:	e78a      	b.n	800ae3a <__sflush_r+0x26>
 800af24:	4407      	add	r7, r0
 800af26:	eba8 0800 	sub.w	r8, r8, r0
 800af2a:	e7e9      	b.n	800af00 <__sflush_r+0xec>
 800af2c:	dfbffffe 	.word	0xdfbffffe

0800af30 <_fflush_r>:
 800af30:	b538      	push	{r3, r4, r5, lr}
 800af32:	460c      	mov	r4, r1
 800af34:	4605      	mov	r5, r0
 800af36:	b118      	cbz	r0, 800af40 <_fflush_r+0x10>
 800af38:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800af3a:	b90b      	cbnz	r3, 800af40 <_fflush_r+0x10>
 800af3c:	f7fe f868 	bl	8009010 <__sinit>
 800af40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af44:	b1bb      	cbz	r3, 800af76 <_fflush_r+0x46>
 800af46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800af48:	07d0      	lsls	r0, r2, #31
 800af4a:	d404      	bmi.n	800af56 <_fflush_r+0x26>
 800af4c:	0599      	lsls	r1, r3, #22
 800af4e:	d402      	bmi.n	800af56 <_fflush_r+0x26>
 800af50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af52:	f7fe f99f 	bl	8009294 <__retarget_lock_acquire_recursive>
 800af56:	4628      	mov	r0, r5
 800af58:	4621      	mov	r1, r4
 800af5a:	f7ff ff5b 	bl	800ae14 <__sflush_r>
 800af5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af60:	07da      	lsls	r2, r3, #31
 800af62:	4605      	mov	r5, r0
 800af64:	d405      	bmi.n	800af72 <_fflush_r+0x42>
 800af66:	89a3      	ldrh	r3, [r4, #12]
 800af68:	059b      	lsls	r3, r3, #22
 800af6a:	d402      	bmi.n	800af72 <_fflush_r+0x42>
 800af6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af6e:	f7fe f992 	bl	8009296 <__retarget_lock_release_recursive>
 800af72:	4628      	mov	r0, r5
 800af74:	bd38      	pop	{r3, r4, r5, pc}
 800af76:	461d      	mov	r5, r3
 800af78:	e7fb      	b.n	800af72 <_fflush_r+0x42>

0800af7a <strncpy>:
 800af7a:	b510      	push	{r4, lr}
 800af7c:	3901      	subs	r1, #1
 800af7e:	4603      	mov	r3, r0
 800af80:	b132      	cbz	r2, 800af90 <strncpy+0x16>
 800af82:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800af86:	f803 4b01 	strb.w	r4, [r3], #1
 800af8a:	3a01      	subs	r2, #1
 800af8c:	2c00      	cmp	r4, #0
 800af8e:	d1f7      	bne.n	800af80 <strncpy+0x6>
 800af90:	441a      	add	r2, r3
 800af92:	2100      	movs	r1, #0
 800af94:	4293      	cmp	r3, r2
 800af96:	d100      	bne.n	800af9a <strncpy+0x20>
 800af98:	bd10      	pop	{r4, pc}
 800af9a:	f803 1b01 	strb.w	r1, [r3], #1
 800af9e:	e7f9      	b.n	800af94 <strncpy+0x1a>

0800afa0 <_localeconv_r>:
 800afa0:	4800      	ldr	r0, [pc, #0]	; (800afa4 <_localeconv_r+0x4>)
 800afa2:	4770      	bx	lr
 800afa4:	20000668 	.word	0x20000668

0800afa8 <_sbrk_r>:
 800afa8:	b538      	push	{r3, r4, r5, lr}
 800afaa:	4d06      	ldr	r5, [pc, #24]	; (800afc4 <_sbrk_r+0x1c>)
 800afac:	2300      	movs	r3, #0
 800afae:	4604      	mov	r4, r0
 800afb0:	4608      	mov	r0, r1
 800afb2:	602b      	str	r3, [r5, #0]
 800afb4:	f7f7 f9f0 	bl	8002398 <_sbrk>
 800afb8:	1c43      	adds	r3, r0, #1
 800afba:	d102      	bne.n	800afc2 <_sbrk_r+0x1a>
 800afbc:	682b      	ldr	r3, [r5, #0]
 800afbe:	b103      	cbz	r3, 800afc2 <_sbrk_r+0x1a>
 800afc0:	6023      	str	r3, [r4, #0]
 800afc2:	bd38      	pop	{r3, r4, r5, pc}
 800afc4:	200042a0 	.word	0x200042a0

0800afc8 <__libc_fini_array>:
 800afc8:	b538      	push	{r3, r4, r5, lr}
 800afca:	4d07      	ldr	r5, [pc, #28]	; (800afe8 <__libc_fini_array+0x20>)
 800afcc:	4c07      	ldr	r4, [pc, #28]	; (800afec <__libc_fini_array+0x24>)
 800afce:	1b64      	subs	r4, r4, r5
 800afd0:	10a4      	asrs	r4, r4, #2
 800afd2:	b91c      	cbnz	r4, 800afdc <__libc_fini_array+0x14>
 800afd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800afd8:	f002 bd2e 	b.w	800da38 <_fini>
 800afdc:	3c01      	subs	r4, #1
 800afde:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800afe2:	4798      	blx	r3
 800afe4:	e7f5      	b.n	800afd2 <__libc_fini_array+0xa>
 800afe6:	bf00      	nop
 800afe8:	0800e454 	.word	0x0800e454
 800afec:	0800e458 	.word	0x0800e458

0800aff0 <sysconf>:
 800aff0:	2808      	cmp	r0, #8
 800aff2:	b508      	push	{r3, lr}
 800aff4:	d006      	beq.n	800b004 <sysconf+0x14>
 800aff6:	f7fe f921 	bl	800923c <__errno>
 800affa:	2316      	movs	r3, #22
 800affc:	6003      	str	r3, [r0, #0]
 800affe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b002:	bd08      	pop	{r3, pc}
 800b004:	2080      	movs	r0, #128	; 0x80
 800b006:	e7fc      	b.n	800b002 <sysconf+0x12>

0800b008 <frexp>:
 800b008:	b570      	push	{r4, r5, r6, lr}
 800b00a:	2100      	movs	r1, #0
 800b00c:	ec55 4b10 	vmov	r4, r5, d0
 800b010:	6001      	str	r1, [r0, #0]
 800b012:	4916      	ldr	r1, [pc, #88]	; (800b06c <frexp+0x64>)
 800b014:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800b018:	428a      	cmp	r2, r1
 800b01a:	4606      	mov	r6, r0
 800b01c:	462b      	mov	r3, r5
 800b01e:	dc22      	bgt.n	800b066 <frexp+0x5e>
 800b020:	ee10 1a10 	vmov	r1, s0
 800b024:	4311      	orrs	r1, r2
 800b026:	d01e      	beq.n	800b066 <frexp+0x5e>
 800b028:	4911      	ldr	r1, [pc, #68]	; (800b070 <frexp+0x68>)
 800b02a:	4029      	ands	r1, r5
 800b02c:	b969      	cbnz	r1, 800b04a <frexp+0x42>
 800b02e:	4b11      	ldr	r3, [pc, #68]	; (800b074 <frexp+0x6c>)
 800b030:	2200      	movs	r2, #0
 800b032:	ee10 0a10 	vmov	r0, s0
 800b036:	4629      	mov	r1, r5
 800b038:	f7f5 fade 	bl	80005f8 <__aeabi_dmul>
 800b03c:	460b      	mov	r3, r1
 800b03e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800b042:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800b046:	4604      	mov	r4, r0
 800b048:	6031      	str	r1, [r6, #0]
 800b04a:	6831      	ldr	r1, [r6, #0]
 800b04c:	1512      	asrs	r2, r2, #20
 800b04e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b052:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 800b056:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b05a:	4411      	add	r1, r2
 800b05c:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800b060:	6031      	str	r1, [r6, #0]
 800b062:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800b066:	ec45 4b10 	vmov	d0, r4, r5
 800b06a:	bd70      	pop	{r4, r5, r6, pc}
 800b06c:	7fefffff 	.word	0x7fefffff
 800b070:	7ff00000 	.word	0x7ff00000
 800b074:	43500000 	.word	0x43500000

0800b078 <__register_exitproc>:
 800b078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b07c:	f8df a074 	ldr.w	sl, [pc, #116]	; 800b0f4 <__register_exitproc+0x7c>
 800b080:	4606      	mov	r6, r0
 800b082:	f8da 0000 	ldr.w	r0, [sl]
 800b086:	4698      	mov	r8, r3
 800b088:	460f      	mov	r7, r1
 800b08a:	4691      	mov	r9, r2
 800b08c:	f7fe f902 	bl	8009294 <__retarget_lock_acquire_recursive>
 800b090:	4b16      	ldr	r3, [pc, #88]	; (800b0ec <__register_exitproc+0x74>)
 800b092:	681c      	ldr	r4, [r3, #0]
 800b094:	b90c      	cbnz	r4, 800b09a <__register_exitproc+0x22>
 800b096:	4c16      	ldr	r4, [pc, #88]	; (800b0f0 <__register_exitproc+0x78>)
 800b098:	601c      	str	r4, [r3, #0]
 800b09a:	6865      	ldr	r5, [r4, #4]
 800b09c:	f8da 0000 	ldr.w	r0, [sl]
 800b0a0:	2d1f      	cmp	r5, #31
 800b0a2:	dd05      	ble.n	800b0b0 <__register_exitproc+0x38>
 800b0a4:	f7fe f8f7 	bl	8009296 <__retarget_lock_release_recursive>
 800b0a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b0ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0b0:	b19e      	cbz	r6, 800b0da <__register_exitproc+0x62>
 800b0b2:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800b0b6:	2201      	movs	r2, #1
 800b0b8:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800b0bc:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800b0c0:	40aa      	lsls	r2, r5
 800b0c2:	4313      	orrs	r3, r2
 800b0c4:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800b0c8:	2e02      	cmp	r6, #2
 800b0ca:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800b0ce:	bf02      	ittt	eq
 800b0d0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800b0d4:	4313      	orreq	r3, r2
 800b0d6:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800b0da:	1c6b      	adds	r3, r5, #1
 800b0dc:	3502      	adds	r5, #2
 800b0de:	6063      	str	r3, [r4, #4]
 800b0e0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800b0e4:	f7fe f8d7 	bl	8009296 <__retarget_lock_release_recursive>
 800b0e8:	2000      	movs	r0, #0
 800b0ea:	e7df      	b.n	800b0ac <__register_exitproc+0x34>
 800b0ec:	200042a8 	.word	0x200042a8
 800b0f0:	200042e0 	.word	0x200042e0
 800b0f4:	20000164 	.word	0x20000164

0800b0f8 <quorem>:
 800b0f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0fc:	6903      	ldr	r3, [r0, #16]
 800b0fe:	690c      	ldr	r4, [r1, #16]
 800b100:	42a3      	cmp	r3, r4
 800b102:	4607      	mov	r7, r0
 800b104:	db7e      	blt.n	800b204 <quorem+0x10c>
 800b106:	3c01      	subs	r4, #1
 800b108:	f101 0814 	add.w	r8, r1, #20
 800b10c:	f100 0514 	add.w	r5, r0, #20
 800b110:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b114:	9301      	str	r3, [sp, #4]
 800b116:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b11a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b11e:	3301      	adds	r3, #1
 800b120:	429a      	cmp	r2, r3
 800b122:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b126:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b12a:	fbb2 f6f3 	udiv	r6, r2, r3
 800b12e:	d331      	bcc.n	800b194 <quorem+0x9c>
 800b130:	f04f 0e00 	mov.w	lr, #0
 800b134:	4640      	mov	r0, r8
 800b136:	46ac      	mov	ip, r5
 800b138:	46f2      	mov	sl, lr
 800b13a:	f850 2b04 	ldr.w	r2, [r0], #4
 800b13e:	b293      	uxth	r3, r2
 800b140:	fb06 e303 	mla	r3, r6, r3, lr
 800b144:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b148:	0c1a      	lsrs	r2, r3, #16
 800b14a:	b29b      	uxth	r3, r3
 800b14c:	ebaa 0303 	sub.w	r3, sl, r3
 800b150:	f8dc a000 	ldr.w	sl, [ip]
 800b154:	fa13 f38a 	uxtah	r3, r3, sl
 800b158:	fb06 220e 	mla	r2, r6, lr, r2
 800b15c:	9300      	str	r3, [sp, #0]
 800b15e:	9b00      	ldr	r3, [sp, #0]
 800b160:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b164:	b292      	uxth	r2, r2
 800b166:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b16a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b16e:	f8bd 3000 	ldrh.w	r3, [sp]
 800b172:	4581      	cmp	r9, r0
 800b174:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b178:	f84c 3b04 	str.w	r3, [ip], #4
 800b17c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b180:	d2db      	bcs.n	800b13a <quorem+0x42>
 800b182:	f855 300b 	ldr.w	r3, [r5, fp]
 800b186:	b92b      	cbnz	r3, 800b194 <quorem+0x9c>
 800b188:	9b01      	ldr	r3, [sp, #4]
 800b18a:	3b04      	subs	r3, #4
 800b18c:	429d      	cmp	r5, r3
 800b18e:	461a      	mov	r2, r3
 800b190:	d32c      	bcc.n	800b1ec <quorem+0xf4>
 800b192:	613c      	str	r4, [r7, #16]
 800b194:	4638      	mov	r0, r7
 800b196:	f001 f83b 	bl	800c210 <__mcmp>
 800b19a:	2800      	cmp	r0, #0
 800b19c:	db22      	blt.n	800b1e4 <quorem+0xec>
 800b19e:	3601      	adds	r6, #1
 800b1a0:	4629      	mov	r1, r5
 800b1a2:	2000      	movs	r0, #0
 800b1a4:	f858 2b04 	ldr.w	r2, [r8], #4
 800b1a8:	f8d1 c000 	ldr.w	ip, [r1]
 800b1ac:	b293      	uxth	r3, r2
 800b1ae:	1ac3      	subs	r3, r0, r3
 800b1b0:	0c12      	lsrs	r2, r2, #16
 800b1b2:	fa13 f38c 	uxtah	r3, r3, ip
 800b1b6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b1ba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b1be:	b29b      	uxth	r3, r3
 800b1c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b1c4:	45c1      	cmp	r9, r8
 800b1c6:	f841 3b04 	str.w	r3, [r1], #4
 800b1ca:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b1ce:	d2e9      	bcs.n	800b1a4 <quorem+0xac>
 800b1d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b1d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b1d8:	b922      	cbnz	r2, 800b1e4 <quorem+0xec>
 800b1da:	3b04      	subs	r3, #4
 800b1dc:	429d      	cmp	r5, r3
 800b1de:	461a      	mov	r2, r3
 800b1e0:	d30a      	bcc.n	800b1f8 <quorem+0x100>
 800b1e2:	613c      	str	r4, [r7, #16]
 800b1e4:	4630      	mov	r0, r6
 800b1e6:	b003      	add	sp, #12
 800b1e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ec:	6812      	ldr	r2, [r2, #0]
 800b1ee:	3b04      	subs	r3, #4
 800b1f0:	2a00      	cmp	r2, #0
 800b1f2:	d1ce      	bne.n	800b192 <quorem+0x9a>
 800b1f4:	3c01      	subs	r4, #1
 800b1f6:	e7c9      	b.n	800b18c <quorem+0x94>
 800b1f8:	6812      	ldr	r2, [r2, #0]
 800b1fa:	3b04      	subs	r3, #4
 800b1fc:	2a00      	cmp	r2, #0
 800b1fe:	d1f0      	bne.n	800b1e2 <quorem+0xea>
 800b200:	3c01      	subs	r4, #1
 800b202:	e7eb      	b.n	800b1dc <quorem+0xe4>
 800b204:	2000      	movs	r0, #0
 800b206:	e7ee      	b.n	800b1e6 <quorem+0xee>

0800b208 <_dtoa_r>:
 800b208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b20c:	ed2d 8b04 	vpush	{d8-d9}
 800b210:	b093      	sub	sp, #76	; 0x4c
 800b212:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b216:	9107      	str	r1, [sp, #28]
 800b218:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800b21a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b21c:	920a      	str	r2, [sp, #40]	; 0x28
 800b21e:	ec57 6b10 	vmov	r6, r7, d0
 800b222:	4604      	mov	r4, r0
 800b224:	930d      	str	r3, [sp, #52]	; 0x34
 800b226:	b141      	cbz	r1, 800b23a <_dtoa_r+0x32>
 800b228:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b22a:	604a      	str	r2, [r1, #4]
 800b22c:	2301      	movs	r3, #1
 800b22e:	4093      	lsls	r3, r2
 800b230:	608b      	str	r3, [r1, #8]
 800b232:	f000 fde4 	bl	800bdfe <_Bfree>
 800b236:	2300      	movs	r3, #0
 800b238:	63a3      	str	r3, [r4, #56]	; 0x38
 800b23a:	1e3b      	subs	r3, r7, #0
 800b23c:	bfb9      	ittee	lt
 800b23e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b242:	9303      	strlt	r3, [sp, #12]
 800b244:	2300      	movge	r3, #0
 800b246:	602b      	strge	r3, [r5, #0]
 800b248:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b24c:	4ba2      	ldr	r3, [pc, #648]	; (800b4d8 <_dtoa_r+0x2d0>)
 800b24e:	bfbc      	itt	lt
 800b250:	2201      	movlt	r2, #1
 800b252:	602a      	strlt	r2, [r5, #0]
 800b254:	ea33 0308 	bics.w	r3, r3, r8
 800b258:	d11b      	bne.n	800b292 <_dtoa_r+0x8a>
 800b25a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b25c:	f242 730f 	movw	r3, #9999	; 0x270f
 800b260:	6013      	str	r3, [r2, #0]
 800b262:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b266:	4333      	orrs	r3, r6
 800b268:	f000 858f 	beq.w	800bd8a <_dtoa_r+0xb82>
 800b26c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b26e:	b90b      	cbnz	r3, 800b274 <_dtoa_r+0x6c>
 800b270:	4b9a      	ldr	r3, [pc, #616]	; (800b4dc <_dtoa_r+0x2d4>)
 800b272:	e027      	b.n	800b2c4 <_dtoa_r+0xbc>
 800b274:	4b99      	ldr	r3, [pc, #612]	; (800b4dc <_dtoa_r+0x2d4>)
 800b276:	9300      	str	r3, [sp, #0]
 800b278:	3303      	adds	r3, #3
 800b27a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b27c:	6013      	str	r3, [r2, #0]
 800b27e:	9800      	ldr	r0, [sp, #0]
 800b280:	b013      	add	sp, #76	; 0x4c
 800b282:	ecbd 8b04 	vpop	{d8-d9}
 800b286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b28a:	4b95      	ldr	r3, [pc, #596]	; (800b4e0 <_dtoa_r+0x2d8>)
 800b28c:	9300      	str	r3, [sp, #0]
 800b28e:	3308      	adds	r3, #8
 800b290:	e7f3      	b.n	800b27a <_dtoa_r+0x72>
 800b292:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b296:	2200      	movs	r2, #0
 800b298:	ec51 0b17 	vmov	r0, r1, d7
 800b29c:	eeb0 8a47 	vmov.f32	s16, s14
 800b2a0:	eef0 8a67 	vmov.f32	s17, s15
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	f7f5 fc0f 	bl	8000ac8 <__aeabi_dcmpeq>
 800b2aa:	4681      	mov	r9, r0
 800b2ac:	b160      	cbz	r0, 800b2c8 <_dtoa_r+0xc0>
 800b2ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	6013      	str	r3, [r2, #0]
 800b2b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	f000 8564 	beq.w	800bd84 <_dtoa_r+0xb7c>
 800b2bc:	4b89      	ldr	r3, [pc, #548]	; (800b4e4 <_dtoa_r+0x2dc>)
 800b2be:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b2c0:	6013      	str	r3, [r2, #0]
 800b2c2:	3b01      	subs	r3, #1
 800b2c4:	9300      	str	r3, [sp, #0]
 800b2c6:	e7da      	b.n	800b27e <_dtoa_r+0x76>
 800b2c8:	aa10      	add	r2, sp, #64	; 0x40
 800b2ca:	a911      	add	r1, sp, #68	; 0x44
 800b2cc:	4620      	mov	r0, r4
 800b2ce:	eeb0 0a48 	vmov.f32	s0, s16
 800b2d2:	eef0 0a68 	vmov.f32	s1, s17
 800b2d6:	f001 f841 	bl	800c35c <__d2b>
 800b2da:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b2de:	4682      	mov	sl, r0
 800b2e0:	2d00      	cmp	r5, #0
 800b2e2:	d07e      	beq.n	800b3e2 <_dtoa_r+0x1da>
 800b2e4:	ee18 3a90 	vmov	r3, s17
 800b2e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b2ec:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b2f0:	ec51 0b18 	vmov	r0, r1, d8
 800b2f4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b2f8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b2fc:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b300:	4619      	mov	r1, r3
 800b302:	2200      	movs	r2, #0
 800b304:	4b78      	ldr	r3, [pc, #480]	; (800b4e8 <_dtoa_r+0x2e0>)
 800b306:	f7f4 ffbf 	bl	8000288 <__aeabi_dsub>
 800b30a:	a36d      	add	r3, pc, #436	; (adr r3, 800b4c0 <_dtoa_r+0x2b8>)
 800b30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b310:	f7f5 f972 	bl	80005f8 <__aeabi_dmul>
 800b314:	a36c      	add	r3, pc, #432	; (adr r3, 800b4c8 <_dtoa_r+0x2c0>)
 800b316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b31a:	f7f4 ffb7 	bl	800028c <__adddf3>
 800b31e:	4606      	mov	r6, r0
 800b320:	4628      	mov	r0, r5
 800b322:	460f      	mov	r7, r1
 800b324:	f7f5 f8fe 	bl	8000524 <__aeabi_i2d>
 800b328:	a369      	add	r3, pc, #420	; (adr r3, 800b4d0 <_dtoa_r+0x2c8>)
 800b32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b32e:	f7f5 f963 	bl	80005f8 <__aeabi_dmul>
 800b332:	4602      	mov	r2, r0
 800b334:	460b      	mov	r3, r1
 800b336:	4630      	mov	r0, r6
 800b338:	4639      	mov	r1, r7
 800b33a:	f7f4 ffa7 	bl	800028c <__adddf3>
 800b33e:	4606      	mov	r6, r0
 800b340:	460f      	mov	r7, r1
 800b342:	f7f5 fc09 	bl	8000b58 <__aeabi_d2iz>
 800b346:	2200      	movs	r2, #0
 800b348:	4683      	mov	fp, r0
 800b34a:	2300      	movs	r3, #0
 800b34c:	4630      	mov	r0, r6
 800b34e:	4639      	mov	r1, r7
 800b350:	f7f5 fbc4 	bl	8000adc <__aeabi_dcmplt>
 800b354:	b148      	cbz	r0, 800b36a <_dtoa_r+0x162>
 800b356:	4658      	mov	r0, fp
 800b358:	f7f5 f8e4 	bl	8000524 <__aeabi_i2d>
 800b35c:	4632      	mov	r2, r6
 800b35e:	463b      	mov	r3, r7
 800b360:	f7f5 fbb2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b364:	b908      	cbnz	r0, 800b36a <_dtoa_r+0x162>
 800b366:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800b36a:	f1bb 0f16 	cmp.w	fp, #22
 800b36e:	d856      	bhi.n	800b41e <_dtoa_r+0x216>
 800b370:	4b5e      	ldr	r3, [pc, #376]	; (800b4ec <_dtoa_r+0x2e4>)
 800b372:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37a:	ec51 0b18 	vmov	r0, r1, d8
 800b37e:	f7f5 fbad 	bl	8000adc <__aeabi_dcmplt>
 800b382:	2800      	cmp	r0, #0
 800b384:	d04d      	beq.n	800b422 <_dtoa_r+0x21a>
 800b386:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800b38a:	2300      	movs	r3, #0
 800b38c:	930c      	str	r3, [sp, #48]	; 0x30
 800b38e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b390:	1b5b      	subs	r3, r3, r5
 800b392:	1e5a      	subs	r2, r3, #1
 800b394:	bf45      	ittet	mi
 800b396:	f1c3 0301 	rsbmi	r3, r3, #1
 800b39a:	9305      	strmi	r3, [sp, #20]
 800b39c:	2300      	movpl	r3, #0
 800b39e:	2300      	movmi	r3, #0
 800b3a0:	9206      	str	r2, [sp, #24]
 800b3a2:	bf54      	ite	pl
 800b3a4:	9305      	strpl	r3, [sp, #20]
 800b3a6:	9306      	strmi	r3, [sp, #24]
 800b3a8:	f1bb 0f00 	cmp.w	fp, #0
 800b3ac:	db3b      	blt.n	800b426 <_dtoa_r+0x21e>
 800b3ae:	9b06      	ldr	r3, [sp, #24]
 800b3b0:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b3b4:	445b      	add	r3, fp
 800b3b6:	9306      	str	r3, [sp, #24]
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	9308      	str	r3, [sp, #32]
 800b3bc:	9b07      	ldr	r3, [sp, #28]
 800b3be:	2b09      	cmp	r3, #9
 800b3c0:	d868      	bhi.n	800b494 <_dtoa_r+0x28c>
 800b3c2:	2b05      	cmp	r3, #5
 800b3c4:	bfc4      	itt	gt
 800b3c6:	3b04      	subgt	r3, #4
 800b3c8:	9307      	strgt	r3, [sp, #28]
 800b3ca:	9b07      	ldr	r3, [sp, #28]
 800b3cc:	f1a3 0302 	sub.w	r3, r3, #2
 800b3d0:	bfcc      	ite	gt
 800b3d2:	2500      	movgt	r5, #0
 800b3d4:	2501      	movle	r5, #1
 800b3d6:	2b03      	cmp	r3, #3
 800b3d8:	d867      	bhi.n	800b4aa <_dtoa_r+0x2a2>
 800b3da:	e8df f003 	tbb	[pc, r3]
 800b3de:	3b2e      	.short	0x3b2e
 800b3e0:	5939      	.short	0x5939
 800b3e2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b3e6:	441d      	add	r5, r3
 800b3e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b3ec:	2b20      	cmp	r3, #32
 800b3ee:	bfc1      	itttt	gt
 800b3f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b3f4:	fa08 f803 	lslgt.w	r8, r8, r3
 800b3f8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b3fc:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b400:	bfd6      	itet	le
 800b402:	f1c3 0320 	rsble	r3, r3, #32
 800b406:	ea48 0003 	orrgt.w	r0, r8, r3
 800b40a:	fa06 f003 	lslle.w	r0, r6, r3
 800b40e:	f7f5 f879 	bl	8000504 <__aeabi_ui2d>
 800b412:	2201      	movs	r2, #1
 800b414:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800b418:	3d01      	subs	r5, #1
 800b41a:	920e      	str	r2, [sp, #56]	; 0x38
 800b41c:	e770      	b.n	800b300 <_dtoa_r+0xf8>
 800b41e:	2301      	movs	r3, #1
 800b420:	e7b4      	b.n	800b38c <_dtoa_r+0x184>
 800b422:	900c      	str	r0, [sp, #48]	; 0x30
 800b424:	e7b3      	b.n	800b38e <_dtoa_r+0x186>
 800b426:	9b05      	ldr	r3, [sp, #20]
 800b428:	eba3 030b 	sub.w	r3, r3, fp
 800b42c:	9305      	str	r3, [sp, #20]
 800b42e:	f1cb 0300 	rsb	r3, fp, #0
 800b432:	9308      	str	r3, [sp, #32]
 800b434:	2300      	movs	r3, #0
 800b436:	930b      	str	r3, [sp, #44]	; 0x2c
 800b438:	e7c0      	b.n	800b3bc <_dtoa_r+0x1b4>
 800b43a:	2300      	movs	r3, #0
 800b43c:	9309      	str	r3, [sp, #36]	; 0x24
 800b43e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b440:	2b00      	cmp	r3, #0
 800b442:	dc35      	bgt.n	800b4b0 <_dtoa_r+0x2a8>
 800b444:	2301      	movs	r3, #1
 800b446:	9301      	str	r3, [sp, #4]
 800b448:	9304      	str	r3, [sp, #16]
 800b44a:	461a      	mov	r2, r3
 800b44c:	920a      	str	r2, [sp, #40]	; 0x28
 800b44e:	e00b      	b.n	800b468 <_dtoa_r+0x260>
 800b450:	2301      	movs	r3, #1
 800b452:	e7f3      	b.n	800b43c <_dtoa_r+0x234>
 800b454:	2300      	movs	r3, #0
 800b456:	9309      	str	r3, [sp, #36]	; 0x24
 800b458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b45a:	445b      	add	r3, fp
 800b45c:	9301      	str	r3, [sp, #4]
 800b45e:	3301      	adds	r3, #1
 800b460:	2b01      	cmp	r3, #1
 800b462:	9304      	str	r3, [sp, #16]
 800b464:	bfb8      	it	lt
 800b466:	2301      	movlt	r3, #1
 800b468:	2100      	movs	r1, #0
 800b46a:	2204      	movs	r2, #4
 800b46c:	f102 0014 	add.w	r0, r2, #20
 800b470:	4298      	cmp	r0, r3
 800b472:	d921      	bls.n	800b4b8 <_dtoa_r+0x2b0>
 800b474:	63e1      	str	r1, [r4, #60]	; 0x3c
 800b476:	4620      	mov	r0, r4
 800b478:	f000 fc9c 	bl	800bdb4 <_Balloc>
 800b47c:	9000      	str	r0, [sp, #0]
 800b47e:	2800      	cmp	r0, #0
 800b480:	d13a      	bne.n	800b4f8 <_dtoa_r+0x2f0>
 800b482:	4b1b      	ldr	r3, [pc, #108]	; (800b4f0 <_dtoa_r+0x2e8>)
 800b484:	4602      	mov	r2, r0
 800b486:	f240 11af 	movw	r1, #431	; 0x1af
 800b48a:	481a      	ldr	r0, [pc, #104]	; (800b4f4 <_dtoa_r+0x2ec>)
 800b48c:	f001 f85e 	bl	800c54c <__assert_func>
 800b490:	2301      	movs	r3, #1
 800b492:	e7e0      	b.n	800b456 <_dtoa_r+0x24e>
 800b494:	2501      	movs	r5, #1
 800b496:	2300      	movs	r3, #0
 800b498:	9307      	str	r3, [sp, #28]
 800b49a:	9509      	str	r5, [sp, #36]	; 0x24
 800b49c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b4a0:	9301      	str	r3, [sp, #4]
 800b4a2:	9304      	str	r3, [sp, #16]
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	2312      	movs	r3, #18
 800b4a8:	e7d0      	b.n	800b44c <_dtoa_r+0x244>
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	9309      	str	r3, [sp, #36]	; 0x24
 800b4ae:	e7f5      	b.n	800b49c <_dtoa_r+0x294>
 800b4b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4b2:	9301      	str	r3, [sp, #4]
 800b4b4:	9304      	str	r3, [sp, #16]
 800b4b6:	e7d7      	b.n	800b468 <_dtoa_r+0x260>
 800b4b8:	3101      	adds	r1, #1
 800b4ba:	0052      	lsls	r2, r2, #1
 800b4bc:	e7d6      	b.n	800b46c <_dtoa_r+0x264>
 800b4be:	bf00      	nop
 800b4c0:	636f4361 	.word	0x636f4361
 800b4c4:	3fd287a7 	.word	0x3fd287a7
 800b4c8:	8b60c8b3 	.word	0x8b60c8b3
 800b4cc:	3fc68a28 	.word	0x3fc68a28
 800b4d0:	509f79fb 	.word	0x509f79fb
 800b4d4:	3fd34413 	.word	0x3fd34413
 800b4d8:	7ff00000 	.word	0x7ff00000
 800b4dc:	0800e119 	.word	0x0800e119
 800b4e0:	0800e110 	.word	0x0800e110
 800b4e4:	0800e0ef 	.word	0x0800e0ef
 800b4e8:	3ff80000 	.word	0x3ff80000
 800b4ec:	0800e208 	.word	0x0800e208
 800b4f0:	0800e11d 	.word	0x0800e11d
 800b4f4:	0800e12e 	.word	0x0800e12e
 800b4f8:	9b00      	ldr	r3, [sp, #0]
 800b4fa:	63a3      	str	r3, [r4, #56]	; 0x38
 800b4fc:	9b04      	ldr	r3, [sp, #16]
 800b4fe:	2b0e      	cmp	r3, #14
 800b500:	f200 80a8 	bhi.w	800b654 <_dtoa_r+0x44c>
 800b504:	2d00      	cmp	r5, #0
 800b506:	f000 80a5 	beq.w	800b654 <_dtoa_r+0x44c>
 800b50a:	f1bb 0f00 	cmp.w	fp, #0
 800b50e:	dd38      	ble.n	800b582 <_dtoa_r+0x37a>
 800b510:	4bbf      	ldr	r3, [pc, #764]	; (800b810 <_dtoa_r+0x608>)
 800b512:	f00b 020f 	and.w	r2, fp, #15
 800b516:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b51a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b51e:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b522:	ea4f 182b 	mov.w	r8, fp, asr #4
 800b526:	d019      	beq.n	800b55c <_dtoa_r+0x354>
 800b528:	4bba      	ldr	r3, [pc, #744]	; (800b814 <_dtoa_r+0x60c>)
 800b52a:	ec51 0b18 	vmov	r0, r1, d8
 800b52e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b532:	f7f5 f98b 	bl	800084c <__aeabi_ddiv>
 800b536:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b53a:	f008 080f 	and.w	r8, r8, #15
 800b53e:	2503      	movs	r5, #3
 800b540:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800b814 <_dtoa_r+0x60c>
 800b544:	f1b8 0f00 	cmp.w	r8, #0
 800b548:	d10a      	bne.n	800b560 <_dtoa_r+0x358>
 800b54a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b54e:	4632      	mov	r2, r6
 800b550:	463b      	mov	r3, r7
 800b552:	f7f5 f97b 	bl	800084c <__aeabi_ddiv>
 800b556:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b55a:	e02b      	b.n	800b5b4 <_dtoa_r+0x3ac>
 800b55c:	2502      	movs	r5, #2
 800b55e:	e7ef      	b.n	800b540 <_dtoa_r+0x338>
 800b560:	f018 0f01 	tst.w	r8, #1
 800b564:	d008      	beq.n	800b578 <_dtoa_r+0x370>
 800b566:	4630      	mov	r0, r6
 800b568:	4639      	mov	r1, r7
 800b56a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b56e:	f7f5 f843 	bl	80005f8 <__aeabi_dmul>
 800b572:	3501      	adds	r5, #1
 800b574:	4606      	mov	r6, r0
 800b576:	460f      	mov	r7, r1
 800b578:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b57c:	f109 0908 	add.w	r9, r9, #8
 800b580:	e7e0      	b.n	800b544 <_dtoa_r+0x33c>
 800b582:	f000 809f 	beq.w	800b6c4 <_dtoa_r+0x4bc>
 800b586:	f1cb 0600 	rsb	r6, fp, #0
 800b58a:	4ba1      	ldr	r3, [pc, #644]	; (800b810 <_dtoa_r+0x608>)
 800b58c:	4fa1      	ldr	r7, [pc, #644]	; (800b814 <_dtoa_r+0x60c>)
 800b58e:	f006 020f 	and.w	r2, r6, #15
 800b592:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b59a:	ec51 0b18 	vmov	r0, r1, d8
 800b59e:	f7f5 f82b 	bl	80005f8 <__aeabi_dmul>
 800b5a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5a6:	1136      	asrs	r6, r6, #4
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	2502      	movs	r5, #2
 800b5ac:	2e00      	cmp	r6, #0
 800b5ae:	d17e      	bne.n	800b6ae <_dtoa_r+0x4a6>
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d1d0      	bne.n	800b556 <_dtoa_r+0x34e>
 800b5b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b5b6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	f000 8084 	beq.w	800b6c8 <_dtoa_r+0x4c0>
 800b5c0:	4b95      	ldr	r3, [pc, #596]	; (800b818 <_dtoa_r+0x610>)
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	4640      	mov	r0, r8
 800b5c6:	4649      	mov	r1, r9
 800b5c8:	f7f5 fa88 	bl	8000adc <__aeabi_dcmplt>
 800b5cc:	2800      	cmp	r0, #0
 800b5ce:	d07b      	beq.n	800b6c8 <_dtoa_r+0x4c0>
 800b5d0:	9b04      	ldr	r3, [sp, #16]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d078      	beq.n	800b6c8 <_dtoa_r+0x4c0>
 800b5d6:	9b01      	ldr	r3, [sp, #4]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	dd39      	ble.n	800b650 <_dtoa_r+0x448>
 800b5dc:	4b8f      	ldr	r3, [pc, #572]	; (800b81c <_dtoa_r+0x614>)
 800b5de:	2200      	movs	r2, #0
 800b5e0:	4640      	mov	r0, r8
 800b5e2:	4649      	mov	r1, r9
 800b5e4:	f7f5 f808 	bl	80005f8 <__aeabi_dmul>
 800b5e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5ec:	9e01      	ldr	r6, [sp, #4]
 800b5ee:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800b5f2:	3501      	adds	r5, #1
 800b5f4:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b5f8:	4628      	mov	r0, r5
 800b5fa:	f7f4 ff93 	bl	8000524 <__aeabi_i2d>
 800b5fe:	4642      	mov	r2, r8
 800b600:	464b      	mov	r3, r9
 800b602:	f7f4 fff9 	bl	80005f8 <__aeabi_dmul>
 800b606:	4b86      	ldr	r3, [pc, #536]	; (800b820 <_dtoa_r+0x618>)
 800b608:	2200      	movs	r2, #0
 800b60a:	f7f4 fe3f 	bl	800028c <__adddf3>
 800b60e:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b612:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b616:	9303      	str	r3, [sp, #12]
 800b618:	2e00      	cmp	r6, #0
 800b61a:	d158      	bne.n	800b6ce <_dtoa_r+0x4c6>
 800b61c:	4b81      	ldr	r3, [pc, #516]	; (800b824 <_dtoa_r+0x61c>)
 800b61e:	2200      	movs	r2, #0
 800b620:	4640      	mov	r0, r8
 800b622:	4649      	mov	r1, r9
 800b624:	f7f4 fe30 	bl	8000288 <__aeabi_dsub>
 800b628:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b62c:	4680      	mov	r8, r0
 800b62e:	4689      	mov	r9, r1
 800b630:	f7f5 fa72 	bl	8000b18 <__aeabi_dcmpgt>
 800b634:	2800      	cmp	r0, #0
 800b636:	f040 8295 	bne.w	800bb64 <_dtoa_r+0x95c>
 800b63a:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b63e:	4640      	mov	r0, r8
 800b640:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b644:	4649      	mov	r1, r9
 800b646:	f7f5 fa49 	bl	8000adc <__aeabi_dcmplt>
 800b64a:	2800      	cmp	r0, #0
 800b64c:	f040 8288 	bne.w	800bb60 <_dtoa_r+0x958>
 800b650:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b654:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b656:	2b00      	cmp	r3, #0
 800b658:	f2c0 814d 	blt.w	800b8f6 <_dtoa_r+0x6ee>
 800b65c:	f1bb 0f0e 	cmp.w	fp, #14
 800b660:	f300 8149 	bgt.w	800b8f6 <_dtoa_r+0x6ee>
 800b664:	4b6a      	ldr	r3, [pc, #424]	; (800b810 <_dtoa_r+0x608>)
 800b666:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b66a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b66e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b670:	2b00      	cmp	r3, #0
 800b672:	f280 80db 	bge.w	800b82c <_dtoa_r+0x624>
 800b676:	9b04      	ldr	r3, [sp, #16]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	f300 80d7 	bgt.w	800b82c <_dtoa_r+0x624>
 800b67e:	f040 826e 	bne.w	800bb5e <_dtoa_r+0x956>
 800b682:	4b68      	ldr	r3, [pc, #416]	; (800b824 <_dtoa_r+0x61c>)
 800b684:	2200      	movs	r2, #0
 800b686:	4640      	mov	r0, r8
 800b688:	4649      	mov	r1, r9
 800b68a:	f7f4 ffb5 	bl	80005f8 <__aeabi_dmul>
 800b68e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b692:	f7f5 fa37 	bl	8000b04 <__aeabi_dcmpge>
 800b696:	9e04      	ldr	r6, [sp, #16]
 800b698:	4637      	mov	r7, r6
 800b69a:	2800      	cmp	r0, #0
 800b69c:	f040 8244 	bne.w	800bb28 <_dtoa_r+0x920>
 800b6a0:	9d00      	ldr	r5, [sp, #0]
 800b6a2:	2331      	movs	r3, #49	; 0x31
 800b6a4:	f805 3b01 	strb.w	r3, [r5], #1
 800b6a8:	f10b 0b01 	add.w	fp, fp, #1
 800b6ac:	e240      	b.n	800bb30 <_dtoa_r+0x928>
 800b6ae:	07f2      	lsls	r2, r6, #31
 800b6b0:	d505      	bpl.n	800b6be <_dtoa_r+0x4b6>
 800b6b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b6b6:	f7f4 ff9f 	bl	80005f8 <__aeabi_dmul>
 800b6ba:	3501      	adds	r5, #1
 800b6bc:	2301      	movs	r3, #1
 800b6be:	1076      	asrs	r6, r6, #1
 800b6c0:	3708      	adds	r7, #8
 800b6c2:	e773      	b.n	800b5ac <_dtoa_r+0x3a4>
 800b6c4:	2502      	movs	r5, #2
 800b6c6:	e775      	b.n	800b5b4 <_dtoa_r+0x3ac>
 800b6c8:	9e04      	ldr	r6, [sp, #16]
 800b6ca:	465f      	mov	r7, fp
 800b6cc:	e792      	b.n	800b5f4 <_dtoa_r+0x3ec>
 800b6ce:	9900      	ldr	r1, [sp, #0]
 800b6d0:	4b4f      	ldr	r3, [pc, #316]	; (800b810 <_dtoa_r+0x608>)
 800b6d2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b6d6:	4431      	add	r1, r6
 800b6d8:	9102      	str	r1, [sp, #8]
 800b6da:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b6dc:	eeb0 9a47 	vmov.f32	s18, s14
 800b6e0:	eef0 9a67 	vmov.f32	s19, s15
 800b6e4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b6e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b6ec:	2900      	cmp	r1, #0
 800b6ee:	d044      	beq.n	800b77a <_dtoa_r+0x572>
 800b6f0:	494d      	ldr	r1, [pc, #308]	; (800b828 <_dtoa_r+0x620>)
 800b6f2:	2000      	movs	r0, #0
 800b6f4:	f7f5 f8aa 	bl	800084c <__aeabi_ddiv>
 800b6f8:	ec53 2b19 	vmov	r2, r3, d9
 800b6fc:	f7f4 fdc4 	bl	8000288 <__aeabi_dsub>
 800b700:	9d00      	ldr	r5, [sp, #0]
 800b702:	ec41 0b19 	vmov	d9, r0, r1
 800b706:	4649      	mov	r1, r9
 800b708:	4640      	mov	r0, r8
 800b70a:	f7f5 fa25 	bl	8000b58 <__aeabi_d2iz>
 800b70e:	4606      	mov	r6, r0
 800b710:	f7f4 ff08 	bl	8000524 <__aeabi_i2d>
 800b714:	4602      	mov	r2, r0
 800b716:	460b      	mov	r3, r1
 800b718:	4640      	mov	r0, r8
 800b71a:	4649      	mov	r1, r9
 800b71c:	f7f4 fdb4 	bl	8000288 <__aeabi_dsub>
 800b720:	3630      	adds	r6, #48	; 0x30
 800b722:	f805 6b01 	strb.w	r6, [r5], #1
 800b726:	ec53 2b19 	vmov	r2, r3, d9
 800b72a:	4680      	mov	r8, r0
 800b72c:	4689      	mov	r9, r1
 800b72e:	f7f5 f9d5 	bl	8000adc <__aeabi_dcmplt>
 800b732:	2800      	cmp	r0, #0
 800b734:	d164      	bne.n	800b800 <_dtoa_r+0x5f8>
 800b736:	4642      	mov	r2, r8
 800b738:	464b      	mov	r3, r9
 800b73a:	4937      	ldr	r1, [pc, #220]	; (800b818 <_dtoa_r+0x610>)
 800b73c:	2000      	movs	r0, #0
 800b73e:	f7f4 fda3 	bl	8000288 <__aeabi_dsub>
 800b742:	ec53 2b19 	vmov	r2, r3, d9
 800b746:	f7f5 f9c9 	bl	8000adc <__aeabi_dcmplt>
 800b74a:	2800      	cmp	r0, #0
 800b74c:	f040 80b5 	bne.w	800b8ba <_dtoa_r+0x6b2>
 800b750:	9b02      	ldr	r3, [sp, #8]
 800b752:	429d      	cmp	r5, r3
 800b754:	f43f af7c 	beq.w	800b650 <_dtoa_r+0x448>
 800b758:	4b30      	ldr	r3, [pc, #192]	; (800b81c <_dtoa_r+0x614>)
 800b75a:	ec51 0b19 	vmov	r0, r1, d9
 800b75e:	2200      	movs	r2, #0
 800b760:	f7f4 ff4a 	bl	80005f8 <__aeabi_dmul>
 800b764:	4b2d      	ldr	r3, [pc, #180]	; (800b81c <_dtoa_r+0x614>)
 800b766:	ec41 0b19 	vmov	d9, r0, r1
 800b76a:	2200      	movs	r2, #0
 800b76c:	4640      	mov	r0, r8
 800b76e:	4649      	mov	r1, r9
 800b770:	f7f4 ff42 	bl	80005f8 <__aeabi_dmul>
 800b774:	4680      	mov	r8, r0
 800b776:	4689      	mov	r9, r1
 800b778:	e7c5      	b.n	800b706 <_dtoa_r+0x4fe>
 800b77a:	ec51 0b17 	vmov	r0, r1, d7
 800b77e:	f7f4 ff3b 	bl	80005f8 <__aeabi_dmul>
 800b782:	9b02      	ldr	r3, [sp, #8]
 800b784:	9d00      	ldr	r5, [sp, #0]
 800b786:	930f      	str	r3, [sp, #60]	; 0x3c
 800b788:	ec41 0b19 	vmov	d9, r0, r1
 800b78c:	4649      	mov	r1, r9
 800b78e:	4640      	mov	r0, r8
 800b790:	f7f5 f9e2 	bl	8000b58 <__aeabi_d2iz>
 800b794:	4606      	mov	r6, r0
 800b796:	f7f4 fec5 	bl	8000524 <__aeabi_i2d>
 800b79a:	3630      	adds	r6, #48	; 0x30
 800b79c:	4602      	mov	r2, r0
 800b79e:	460b      	mov	r3, r1
 800b7a0:	4640      	mov	r0, r8
 800b7a2:	4649      	mov	r1, r9
 800b7a4:	f7f4 fd70 	bl	8000288 <__aeabi_dsub>
 800b7a8:	f805 6b01 	strb.w	r6, [r5], #1
 800b7ac:	9b02      	ldr	r3, [sp, #8]
 800b7ae:	429d      	cmp	r5, r3
 800b7b0:	4680      	mov	r8, r0
 800b7b2:	4689      	mov	r9, r1
 800b7b4:	f04f 0200 	mov.w	r2, #0
 800b7b8:	d124      	bne.n	800b804 <_dtoa_r+0x5fc>
 800b7ba:	4b1b      	ldr	r3, [pc, #108]	; (800b828 <_dtoa_r+0x620>)
 800b7bc:	ec51 0b19 	vmov	r0, r1, d9
 800b7c0:	f7f4 fd64 	bl	800028c <__adddf3>
 800b7c4:	4602      	mov	r2, r0
 800b7c6:	460b      	mov	r3, r1
 800b7c8:	4640      	mov	r0, r8
 800b7ca:	4649      	mov	r1, r9
 800b7cc:	f7f5 f9a4 	bl	8000b18 <__aeabi_dcmpgt>
 800b7d0:	2800      	cmp	r0, #0
 800b7d2:	d172      	bne.n	800b8ba <_dtoa_r+0x6b2>
 800b7d4:	ec53 2b19 	vmov	r2, r3, d9
 800b7d8:	4913      	ldr	r1, [pc, #76]	; (800b828 <_dtoa_r+0x620>)
 800b7da:	2000      	movs	r0, #0
 800b7dc:	f7f4 fd54 	bl	8000288 <__aeabi_dsub>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	460b      	mov	r3, r1
 800b7e4:	4640      	mov	r0, r8
 800b7e6:	4649      	mov	r1, r9
 800b7e8:	f7f5 f978 	bl	8000adc <__aeabi_dcmplt>
 800b7ec:	2800      	cmp	r0, #0
 800b7ee:	f43f af2f 	beq.w	800b650 <_dtoa_r+0x448>
 800b7f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b7f4:	1e6b      	subs	r3, r5, #1
 800b7f6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b7f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b7fc:	2b30      	cmp	r3, #48	; 0x30
 800b7fe:	d0f8      	beq.n	800b7f2 <_dtoa_r+0x5ea>
 800b800:	46bb      	mov	fp, r7
 800b802:	e049      	b.n	800b898 <_dtoa_r+0x690>
 800b804:	4b05      	ldr	r3, [pc, #20]	; (800b81c <_dtoa_r+0x614>)
 800b806:	f7f4 fef7 	bl	80005f8 <__aeabi_dmul>
 800b80a:	4680      	mov	r8, r0
 800b80c:	4689      	mov	r9, r1
 800b80e:	e7bd      	b.n	800b78c <_dtoa_r+0x584>
 800b810:	0800e208 	.word	0x0800e208
 800b814:	0800e1e0 	.word	0x0800e1e0
 800b818:	3ff00000 	.word	0x3ff00000
 800b81c:	40240000 	.word	0x40240000
 800b820:	401c0000 	.word	0x401c0000
 800b824:	40140000 	.word	0x40140000
 800b828:	3fe00000 	.word	0x3fe00000
 800b82c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b830:	9d00      	ldr	r5, [sp, #0]
 800b832:	4642      	mov	r2, r8
 800b834:	464b      	mov	r3, r9
 800b836:	4630      	mov	r0, r6
 800b838:	4639      	mov	r1, r7
 800b83a:	f7f5 f807 	bl	800084c <__aeabi_ddiv>
 800b83e:	f7f5 f98b 	bl	8000b58 <__aeabi_d2iz>
 800b842:	9001      	str	r0, [sp, #4]
 800b844:	f7f4 fe6e 	bl	8000524 <__aeabi_i2d>
 800b848:	4642      	mov	r2, r8
 800b84a:	464b      	mov	r3, r9
 800b84c:	f7f4 fed4 	bl	80005f8 <__aeabi_dmul>
 800b850:	4602      	mov	r2, r0
 800b852:	460b      	mov	r3, r1
 800b854:	4630      	mov	r0, r6
 800b856:	4639      	mov	r1, r7
 800b858:	f7f4 fd16 	bl	8000288 <__aeabi_dsub>
 800b85c:	9e01      	ldr	r6, [sp, #4]
 800b85e:	9f04      	ldr	r7, [sp, #16]
 800b860:	3630      	adds	r6, #48	; 0x30
 800b862:	f805 6b01 	strb.w	r6, [r5], #1
 800b866:	9e00      	ldr	r6, [sp, #0]
 800b868:	1bae      	subs	r6, r5, r6
 800b86a:	42b7      	cmp	r7, r6
 800b86c:	4602      	mov	r2, r0
 800b86e:	460b      	mov	r3, r1
 800b870:	d134      	bne.n	800b8dc <_dtoa_r+0x6d4>
 800b872:	f7f4 fd0b 	bl	800028c <__adddf3>
 800b876:	4642      	mov	r2, r8
 800b878:	464b      	mov	r3, r9
 800b87a:	4606      	mov	r6, r0
 800b87c:	460f      	mov	r7, r1
 800b87e:	f7f5 f94b 	bl	8000b18 <__aeabi_dcmpgt>
 800b882:	b9c8      	cbnz	r0, 800b8b8 <_dtoa_r+0x6b0>
 800b884:	4642      	mov	r2, r8
 800b886:	464b      	mov	r3, r9
 800b888:	4630      	mov	r0, r6
 800b88a:	4639      	mov	r1, r7
 800b88c:	f7f5 f91c 	bl	8000ac8 <__aeabi_dcmpeq>
 800b890:	b110      	cbz	r0, 800b898 <_dtoa_r+0x690>
 800b892:	9b01      	ldr	r3, [sp, #4]
 800b894:	07db      	lsls	r3, r3, #31
 800b896:	d40f      	bmi.n	800b8b8 <_dtoa_r+0x6b0>
 800b898:	4651      	mov	r1, sl
 800b89a:	4620      	mov	r0, r4
 800b89c:	f000 faaf 	bl	800bdfe <_Bfree>
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b8a4:	702b      	strb	r3, [r5, #0]
 800b8a6:	f10b 0301 	add.w	r3, fp, #1
 800b8aa:	6013      	str	r3, [r2, #0]
 800b8ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	f43f ace5 	beq.w	800b27e <_dtoa_r+0x76>
 800b8b4:	601d      	str	r5, [r3, #0]
 800b8b6:	e4e2      	b.n	800b27e <_dtoa_r+0x76>
 800b8b8:	465f      	mov	r7, fp
 800b8ba:	462b      	mov	r3, r5
 800b8bc:	461d      	mov	r5, r3
 800b8be:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b8c2:	2a39      	cmp	r2, #57	; 0x39
 800b8c4:	d106      	bne.n	800b8d4 <_dtoa_r+0x6cc>
 800b8c6:	9a00      	ldr	r2, [sp, #0]
 800b8c8:	429a      	cmp	r2, r3
 800b8ca:	d1f7      	bne.n	800b8bc <_dtoa_r+0x6b4>
 800b8cc:	9900      	ldr	r1, [sp, #0]
 800b8ce:	2230      	movs	r2, #48	; 0x30
 800b8d0:	3701      	adds	r7, #1
 800b8d2:	700a      	strb	r2, [r1, #0]
 800b8d4:	781a      	ldrb	r2, [r3, #0]
 800b8d6:	3201      	adds	r2, #1
 800b8d8:	701a      	strb	r2, [r3, #0]
 800b8da:	e791      	b.n	800b800 <_dtoa_r+0x5f8>
 800b8dc:	4ba3      	ldr	r3, [pc, #652]	; (800bb6c <_dtoa_r+0x964>)
 800b8de:	2200      	movs	r2, #0
 800b8e0:	f7f4 fe8a 	bl	80005f8 <__aeabi_dmul>
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	4606      	mov	r6, r0
 800b8ea:	460f      	mov	r7, r1
 800b8ec:	f7f5 f8ec 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8f0:	2800      	cmp	r0, #0
 800b8f2:	d09e      	beq.n	800b832 <_dtoa_r+0x62a>
 800b8f4:	e7d0      	b.n	800b898 <_dtoa_r+0x690>
 800b8f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8f8:	2a00      	cmp	r2, #0
 800b8fa:	f000 80ca 	beq.w	800ba92 <_dtoa_r+0x88a>
 800b8fe:	9a07      	ldr	r2, [sp, #28]
 800b900:	2a01      	cmp	r2, #1
 800b902:	f300 80ad 	bgt.w	800ba60 <_dtoa_r+0x858>
 800b906:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b908:	2a00      	cmp	r2, #0
 800b90a:	f000 80a5 	beq.w	800ba58 <_dtoa_r+0x850>
 800b90e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b912:	9e08      	ldr	r6, [sp, #32]
 800b914:	9d05      	ldr	r5, [sp, #20]
 800b916:	9a05      	ldr	r2, [sp, #20]
 800b918:	441a      	add	r2, r3
 800b91a:	9205      	str	r2, [sp, #20]
 800b91c:	9a06      	ldr	r2, [sp, #24]
 800b91e:	2101      	movs	r1, #1
 800b920:	441a      	add	r2, r3
 800b922:	4620      	mov	r0, r4
 800b924:	9206      	str	r2, [sp, #24]
 800b926:	f000 fb07 	bl	800bf38 <__i2b>
 800b92a:	4607      	mov	r7, r0
 800b92c:	b165      	cbz	r5, 800b948 <_dtoa_r+0x740>
 800b92e:	9b06      	ldr	r3, [sp, #24]
 800b930:	2b00      	cmp	r3, #0
 800b932:	dd09      	ble.n	800b948 <_dtoa_r+0x740>
 800b934:	42ab      	cmp	r3, r5
 800b936:	9a05      	ldr	r2, [sp, #20]
 800b938:	bfa8      	it	ge
 800b93a:	462b      	movge	r3, r5
 800b93c:	1ad2      	subs	r2, r2, r3
 800b93e:	9205      	str	r2, [sp, #20]
 800b940:	9a06      	ldr	r2, [sp, #24]
 800b942:	1aed      	subs	r5, r5, r3
 800b944:	1ad3      	subs	r3, r2, r3
 800b946:	9306      	str	r3, [sp, #24]
 800b948:	9b08      	ldr	r3, [sp, #32]
 800b94a:	b1f3      	cbz	r3, 800b98a <_dtoa_r+0x782>
 800b94c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b94e:	2b00      	cmp	r3, #0
 800b950:	f000 80a3 	beq.w	800ba9a <_dtoa_r+0x892>
 800b954:	2e00      	cmp	r6, #0
 800b956:	dd10      	ble.n	800b97a <_dtoa_r+0x772>
 800b958:	4639      	mov	r1, r7
 800b95a:	4632      	mov	r2, r6
 800b95c:	4620      	mov	r0, r4
 800b95e:	f000 fbab 	bl	800c0b8 <__pow5mult>
 800b962:	4652      	mov	r2, sl
 800b964:	4601      	mov	r1, r0
 800b966:	4607      	mov	r7, r0
 800b968:	4620      	mov	r0, r4
 800b96a:	f000 fafb 	bl	800bf64 <__multiply>
 800b96e:	4651      	mov	r1, sl
 800b970:	4680      	mov	r8, r0
 800b972:	4620      	mov	r0, r4
 800b974:	f000 fa43 	bl	800bdfe <_Bfree>
 800b978:	46c2      	mov	sl, r8
 800b97a:	9b08      	ldr	r3, [sp, #32]
 800b97c:	1b9a      	subs	r2, r3, r6
 800b97e:	d004      	beq.n	800b98a <_dtoa_r+0x782>
 800b980:	4651      	mov	r1, sl
 800b982:	4620      	mov	r0, r4
 800b984:	f000 fb98 	bl	800c0b8 <__pow5mult>
 800b988:	4682      	mov	sl, r0
 800b98a:	2101      	movs	r1, #1
 800b98c:	4620      	mov	r0, r4
 800b98e:	f000 fad3 	bl	800bf38 <__i2b>
 800b992:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b994:	2b00      	cmp	r3, #0
 800b996:	4606      	mov	r6, r0
 800b998:	f340 8081 	ble.w	800ba9e <_dtoa_r+0x896>
 800b99c:	461a      	mov	r2, r3
 800b99e:	4601      	mov	r1, r0
 800b9a0:	4620      	mov	r0, r4
 800b9a2:	f000 fb89 	bl	800c0b8 <__pow5mult>
 800b9a6:	9b07      	ldr	r3, [sp, #28]
 800b9a8:	2b01      	cmp	r3, #1
 800b9aa:	4606      	mov	r6, r0
 800b9ac:	dd7a      	ble.n	800baa4 <_dtoa_r+0x89c>
 800b9ae:	f04f 0800 	mov.w	r8, #0
 800b9b2:	6933      	ldr	r3, [r6, #16]
 800b9b4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b9b8:	6918      	ldr	r0, [r3, #16]
 800b9ba:	f000 fa6f 	bl	800be9c <__hi0bits>
 800b9be:	f1c0 0020 	rsb	r0, r0, #32
 800b9c2:	9b06      	ldr	r3, [sp, #24]
 800b9c4:	4418      	add	r0, r3
 800b9c6:	f010 001f 	ands.w	r0, r0, #31
 800b9ca:	f000 8094 	beq.w	800baf6 <_dtoa_r+0x8ee>
 800b9ce:	f1c0 0320 	rsb	r3, r0, #32
 800b9d2:	2b04      	cmp	r3, #4
 800b9d4:	f340 8085 	ble.w	800bae2 <_dtoa_r+0x8da>
 800b9d8:	9b05      	ldr	r3, [sp, #20]
 800b9da:	f1c0 001c 	rsb	r0, r0, #28
 800b9de:	4403      	add	r3, r0
 800b9e0:	9305      	str	r3, [sp, #20]
 800b9e2:	9b06      	ldr	r3, [sp, #24]
 800b9e4:	4403      	add	r3, r0
 800b9e6:	4405      	add	r5, r0
 800b9e8:	9306      	str	r3, [sp, #24]
 800b9ea:	9b05      	ldr	r3, [sp, #20]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	dd05      	ble.n	800b9fc <_dtoa_r+0x7f4>
 800b9f0:	4651      	mov	r1, sl
 800b9f2:	461a      	mov	r2, r3
 800b9f4:	4620      	mov	r0, r4
 800b9f6:	f000 fb9f 	bl	800c138 <__lshift>
 800b9fa:	4682      	mov	sl, r0
 800b9fc:	9b06      	ldr	r3, [sp, #24]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	dd05      	ble.n	800ba0e <_dtoa_r+0x806>
 800ba02:	4631      	mov	r1, r6
 800ba04:	461a      	mov	r2, r3
 800ba06:	4620      	mov	r0, r4
 800ba08:	f000 fb96 	bl	800c138 <__lshift>
 800ba0c:	4606      	mov	r6, r0
 800ba0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d072      	beq.n	800bafa <_dtoa_r+0x8f2>
 800ba14:	4631      	mov	r1, r6
 800ba16:	4650      	mov	r0, sl
 800ba18:	f000 fbfa 	bl	800c210 <__mcmp>
 800ba1c:	2800      	cmp	r0, #0
 800ba1e:	da6c      	bge.n	800bafa <_dtoa_r+0x8f2>
 800ba20:	2300      	movs	r3, #0
 800ba22:	4651      	mov	r1, sl
 800ba24:	220a      	movs	r2, #10
 800ba26:	4620      	mov	r0, r4
 800ba28:	f000 f9f2 	bl	800be10 <__multadd>
 800ba2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba2e:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800ba32:	4682      	mov	sl, r0
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	f000 81af 	beq.w	800bd98 <_dtoa_r+0xb90>
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	4639      	mov	r1, r7
 800ba3e:	220a      	movs	r2, #10
 800ba40:	4620      	mov	r0, r4
 800ba42:	f000 f9e5 	bl	800be10 <__multadd>
 800ba46:	9b01      	ldr	r3, [sp, #4]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	4607      	mov	r7, r0
 800ba4c:	f300 8096 	bgt.w	800bb7c <_dtoa_r+0x974>
 800ba50:	9b07      	ldr	r3, [sp, #28]
 800ba52:	2b02      	cmp	r3, #2
 800ba54:	dc59      	bgt.n	800bb0a <_dtoa_r+0x902>
 800ba56:	e091      	b.n	800bb7c <_dtoa_r+0x974>
 800ba58:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ba5a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ba5e:	e758      	b.n	800b912 <_dtoa_r+0x70a>
 800ba60:	9b04      	ldr	r3, [sp, #16]
 800ba62:	1e5e      	subs	r6, r3, #1
 800ba64:	9b08      	ldr	r3, [sp, #32]
 800ba66:	42b3      	cmp	r3, r6
 800ba68:	bfbf      	itttt	lt
 800ba6a:	9b08      	ldrlt	r3, [sp, #32]
 800ba6c:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800ba6e:	9608      	strlt	r6, [sp, #32]
 800ba70:	1af3      	sublt	r3, r6, r3
 800ba72:	bfb4      	ite	lt
 800ba74:	18d2      	addlt	r2, r2, r3
 800ba76:	1b9e      	subge	r6, r3, r6
 800ba78:	9b04      	ldr	r3, [sp, #16]
 800ba7a:	bfbc      	itt	lt
 800ba7c:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800ba7e:	2600      	movlt	r6, #0
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	bfb7      	itett	lt
 800ba84:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800ba88:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ba8c:	1a9d      	sublt	r5, r3, r2
 800ba8e:	2300      	movlt	r3, #0
 800ba90:	e741      	b.n	800b916 <_dtoa_r+0x70e>
 800ba92:	9e08      	ldr	r6, [sp, #32]
 800ba94:	9d05      	ldr	r5, [sp, #20]
 800ba96:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ba98:	e748      	b.n	800b92c <_dtoa_r+0x724>
 800ba9a:	9a08      	ldr	r2, [sp, #32]
 800ba9c:	e770      	b.n	800b980 <_dtoa_r+0x778>
 800ba9e:	9b07      	ldr	r3, [sp, #28]
 800baa0:	2b01      	cmp	r3, #1
 800baa2:	dc19      	bgt.n	800bad8 <_dtoa_r+0x8d0>
 800baa4:	9b02      	ldr	r3, [sp, #8]
 800baa6:	b9bb      	cbnz	r3, 800bad8 <_dtoa_r+0x8d0>
 800baa8:	9b03      	ldr	r3, [sp, #12]
 800baaa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800baae:	b99b      	cbnz	r3, 800bad8 <_dtoa_r+0x8d0>
 800bab0:	9b03      	ldr	r3, [sp, #12]
 800bab2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bab6:	0d1b      	lsrs	r3, r3, #20
 800bab8:	051b      	lsls	r3, r3, #20
 800baba:	b183      	cbz	r3, 800bade <_dtoa_r+0x8d6>
 800babc:	9b05      	ldr	r3, [sp, #20]
 800babe:	3301      	adds	r3, #1
 800bac0:	9305      	str	r3, [sp, #20]
 800bac2:	9b06      	ldr	r3, [sp, #24]
 800bac4:	3301      	adds	r3, #1
 800bac6:	9306      	str	r3, [sp, #24]
 800bac8:	f04f 0801 	mov.w	r8, #1
 800bacc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bace:	2b00      	cmp	r3, #0
 800bad0:	f47f af6f 	bne.w	800b9b2 <_dtoa_r+0x7aa>
 800bad4:	2001      	movs	r0, #1
 800bad6:	e774      	b.n	800b9c2 <_dtoa_r+0x7ba>
 800bad8:	f04f 0800 	mov.w	r8, #0
 800badc:	e7f6      	b.n	800bacc <_dtoa_r+0x8c4>
 800bade:	4698      	mov	r8, r3
 800bae0:	e7f4      	b.n	800bacc <_dtoa_r+0x8c4>
 800bae2:	d082      	beq.n	800b9ea <_dtoa_r+0x7e2>
 800bae4:	9a05      	ldr	r2, [sp, #20]
 800bae6:	331c      	adds	r3, #28
 800bae8:	441a      	add	r2, r3
 800baea:	9205      	str	r2, [sp, #20]
 800baec:	9a06      	ldr	r2, [sp, #24]
 800baee:	441a      	add	r2, r3
 800baf0:	441d      	add	r5, r3
 800baf2:	9206      	str	r2, [sp, #24]
 800baf4:	e779      	b.n	800b9ea <_dtoa_r+0x7e2>
 800baf6:	4603      	mov	r3, r0
 800baf8:	e7f4      	b.n	800bae4 <_dtoa_r+0x8dc>
 800bafa:	9b04      	ldr	r3, [sp, #16]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	dc37      	bgt.n	800bb70 <_dtoa_r+0x968>
 800bb00:	9b07      	ldr	r3, [sp, #28]
 800bb02:	2b02      	cmp	r3, #2
 800bb04:	dd34      	ble.n	800bb70 <_dtoa_r+0x968>
 800bb06:	9b04      	ldr	r3, [sp, #16]
 800bb08:	9301      	str	r3, [sp, #4]
 800bb0a:	9b01      	ldr	r3, [sp, #4]
 800bb0c:	b963      	cbnz	r3, 800bb28 <_dtoa_r+0x920>
 800bb0e:	4631      	mov	r1, r6
 800bb10:	2205      	movs	r2, #5
 800bb12:	4620      	mov	r0, r4
 800bb14:	f000 f97c 	bl	800be10 <__multadd>
 800bb18:	4601      	mov	r1, r0
 800bb1a:	4606      	mov	r6, r0
 800bb1c:	4650      	mov	r0, sl
 800bb1e:	f000 fb77 	bl	800c210 <__mcmp>
 800bb22:	2800      	cmp	r0, #0
 800bb24:	f73f adbc 	bgt.w	800b6a0 <_dtoa_r+0x498>
 800bb28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb2a:	9d00      	ldr	r5, [sp, #0]
 800bb2c:	ea6f 0b03 	mvn.w	fp, r3
 800bb30:	f04f 0800 	mov.w	r8, #0
 800bb34:	4631      	mov	r1, r6
 800bb36:	4620      	mov	r0, r4
 800bb38:	f000 f961 	bl	800bdfe <_Bfree>
 800bb3c:	2f00      	cmp	r7, #0
 800bb3e:	f43f aeab 	beq.w	800b898 <_dtoa_r+0x690>
 800bb42:	f1b8 0f00 	cmp.w	r8, #0
 800bb46:	d005      	beq.n	800bb54 <_dtoa_r+0x94c>
 800bb48:	45b8      	cmp	r8, r7
 800bb4a:	d003      	beq.n	800bb54 <_dtoa_r+0x94c>
 800bb4c:	4641      	mov	r1, r8
 800bb4e:	4620      	mov	r0, r4
 800bb50:	f000 f955 	bl	800bdfe <_Bfree>
 800bb54:	4639      	mov	r1, r7
 800bb56:	4620      	mov	r0, r4
 800bb58:	f000 f951 	bl	800bdfe <_Bfree>
 800bb5c:	e69c      	b.n	800b898 <_dtoa_r+0x690>
 800bb5e:	2600      	movs	r6, #0
 800bb60:	4637      	mov	r7, r6
 800bb62:	e7e1      	b.n	800bb28 <_dtoa_r+0x920>
 800bb64:	46bb      	mov	fp, r7
 800bb66:	4637      	mov	r7, r6
 800bb68:	e59a      	b.n	800b6a0 <_dtoa_r+0x498>
 800bb6a:	bf00      	nop
 800bb6c:	40240000 	.word	0x40240000
 800bb70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	f000 80c7 	beq.w	800bd06 <_dtoa_r+0xafe>
 800bb78:	9b04      	ldr	r3, [sp, #16]
 800bb7a:	9301      	str	r3, [sp, #4]
 800bb7c:	2d00      	cmp	r5, #0
 800bb7e:	dd05      	ble.n	800bb8c <_dtoa_r+0x984>
 800bb80:	4639      	mov	r1, r7
 800bb82:	462a      	mov	r2, r5
 800bb84:	4620      	mov	r0, r4
 800bb86:	f000 fad7 	bl	800c138 <__lshift>
 800bb8a:	4607      	mov	r7, r0
 800bb8c:	f1b8 0f00 	cmp.w	r8, #0
 800bb90:	d05a      	beq.n	800bc48 <_dtoa_r+0xa40>
 800bb92:	6879      	ldr	r1, [r7, #4]
 800bb94:	4620      	mov	r0, r4
 800bb96:	f000 f90d 	bl	800bdb4 <_Balloc>
 800bb9a:	4605      	mov	r5, r0
 800bb9c:	b920      	cbnz	r0, 800bba8 <_dtoa_r+0x9a0>
 800bb9e:	4b82      	ldr	r3, [pc, #520]	; (800bda8 <_dtoa_r+0xba0>)
 800bba0:	4602      	mov	r2, r0
 800bba2:	f240 21ef 	movw	r1, #751	; 0x2ef
 800bba6:	e470      	b.n	800b48a <_dtoa_r+0x282>
 800bba8:	693a      	ldr	r2, [r7, #16]
 800bbaa:	3202      	adds	r2, #2
 800bbac:	0092      	lsls	r2, r2, #2
 800bbae:	f107 010c 	add.w	r1, r7, #12
 800bbb2:	300c      	adds	r0, #12
 800bbb4:	f7fd fb70 	bl	8009298 <memcpy>
 800bbb8:	2201      	movs	r2, #1
 800bbba:	4629      	mov	r1, r5
 800bbbc:	4620      	mov	r0, r4
 800bbbe:	f000 fabb 	bl	800c138 <__lshift>
 800bbc2:	9b00      	ldr	r3, [sp, #0]
 800bbc4:	3301      	adds	r3, #1
 800bbc6:	9304      	str	r3, [sp, #16]
 800bbc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bbcc:	4413      	add	r3, r2
 800bbce:	9308      	str	r3, [sp, #32]
 800bbd0:	9b02      	ldr	r3, [sp, #8]
 800bbd2:	f003 0301 	and.w	r3, r3, #1
 800bbd6:	46b8      	mov	r8, r7
 800bbd8:	9306      	str	r3, [sp, #24]
 800bbda:	4607      	mov	r7, r0
 800bbdc:	9b04      	ldr	r3, [sp, #16]
 800bbde:	4631      	mov	r1, r6
 800bbe0:	3b01      	subs	r3, #1
 800bbe2:	4650      	mov	r0, sl
 800bbe4:	9301      	str	r3, [sp, #4]
 800bbe6:	f7ff fa87 	bl	800b0f8 <quorem>
 800bbea:	4641      	mov	r1, r8
 800bbec:	9002      	str	r0, [sp, #8]
 800bbee:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bbf2:	4650      	mov	r0, sl
 800bbf4:	f000 fb0c 	bl	800c210 <__mcmp>
 800bbf8:	463a      	mov	r2, r7
 800bbfa:	9005      	str	r0, [sp, #20]
 800bbfc:	4631      	mov	r1, r6
 800bbfe:	4620      	mov	r0, r4
 800bc00:	f000 fb22 	bl	800c248 <__mdiff>
 800bc04:	68c2      	ldr	r2, [r0, #12]
 800bc06:	4605      	mov	r5, r0
 800bc08:	bb02      	cbnz	r2, 800bc4c <_dtoa_r+0xa44>
 800bc0a:	4601      	mov	r1, r0
 800bc0c:	4650      	mov	r0, sl
 800bc0e:	f000 faff 	bl	800c210 <__mcmp>
 800bc12:	4602      	mov	r2, r0
 800bc14:	4629      	mov	r1, r5
 800bc16:	4620      	mov	r0, r4
 800bc18:	9209      	str	r2, [sp, #36]	; 0x24
 800bc1a:	f000 f8f0 	bl	800bdfe <_Bfree>
 800bc1e:	9b07      	ldr	r3, [sp, #28]
 800bc20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc22:	9d04      	ldr	r5, [sp, #16]
 800bc24:	ea43 0102 	orr.w	r1, r3, r2
 800bc28:	9b06      	ldr	r3, [sp, #24]
 800bc2a:	4319      	orrs	r1, r3
 800bc2c:	d110      	bne.n	800bc50 <_dtoa_r+0xa48>
 800bc2e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bc32:	d029      	beq.n	800bc88 <_dtoa_r+0xa80>
 800bc34:	9b05      	ldr	r3, [sp, #20]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	dd02      	ble.n	800bc40 <_dtoa_r+0xa38>
 800bc3a:	9b02      	ldr	r3, [sp, #8]
 800bc3c:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800bc40:	9b01      	ldr	r3, [sp, #4]
 800bc42:	f883 9000 	strb.w	r9, [r3]
 800bc46:	e775      	b.n	800bb34 <_dtoa_r+0x92c>
 800bc48:	4638      	mov	r0, r7
 800bc4a:	e7ba      	b.n	800bbc2 <_dtoa_r+0x9ba>
 800bc4c:	2201      	movs	r2, #1
 800bc4e:	e7e1      	b.n	800bc14 <_dtoa_r+0xa0c>
 800bc50:	9b05      	ldr	r3, [sp, #20]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	db04      	blt.n	800bc60 <_dtoa_r+0xa58>
 800bc56:	9907      	ldr	r1, [sp, #28]
 800bc58:	430b      	orrs	r3, r1
 800bc5a:	9906      	ldr	r1, [sp, #24]
 800bc5c:	430b      	orrs	r3, r1
 800bc5e:	d120      	bne.n	800bca2 <_dtoa_r+0xa9a>
 800bc60:	2a00      	cmp	r2, #0
 800bc62:	dded      	ble.n	800bc40 <_dtoa_r+0xa38>
 800bc64:	4651      	mov	r1, sl
 800bc66:	2201      	movs	r2, #1
 800bc68:	4620      	mov	r0, r4
 800bc6a:	f000 fa65 	bl	800c138 <__lshift>
 800bc6e:	4631      	mov	r1, r6
 800bc70:	4682      	mov	sl, r0
 800bc72:	f000 facd 	bl	800c210 <__mcmp>
 800bc76:	2800      	cmp	r0, #0
 800bc78:	dc03      	bgt.n	800bc82 <_dtoa_r+0xa7a>
 800bc7a:	d1e1      	bne.n	800bc40 <_dtoa_r+0xa38>
 800bc7c:	f019 0f01 	tst.w	r9, #1
 800bc80:	d0de      	beq.n	800bc40 <_dtoa_r+0xa38>
 800bc82:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bc86:	d1d8      	bne.n	800bc3a <_dtoa_r+0xa32>
 800bc88:	9a01      	ldr	r2, [sp, #4]
 800bc8a:	2339      	movs	r3, #57	; 0x39
 800bc8c:	7013      	strb	r3, [r2, #0]
 800bc8e:	462b      	mov	r3, r5
 800bc90:	461d      	mov	r5, r3
 800bc92:	3b01      	subs	r3, #1
 800bc94:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bc98:	2a39      	cmp	r2, #57	; 0x39
 800bc9a:	d06c      	beq.n	800bd76 <_dtoa_r+0xb6e>
 800bc9c:	3201      	adds	r2, #1
 800bc9e:	701a      	strb	r2, [r3, #0]
 800bca0:	e748      	b.n	800bb34 <_dtoa_r+0x92c>
 800bca2:	2a00      	cmp	r2, #0
 800bca4:	dd07      	ble.n	800bcb6 <_dtoa_r+0xaae>
 800bca6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bcaa:	d0ed      	beq.n	800bc88 <_dtoa_r+0xa80>
 800bcac:	9a01      	ldr	r2, [sp, #4]
 800bcae:	f109 0301 	add.w	r3, r9, #1
 800bcb2:	7013      	strb	r3, [r2, #0]
 800bcb4:	e73e      	b.n	800bb34 <_dtoa_r+0x92c>
 800bcb6:	9b04      	ldr	r3, [sp, #16]
 800bcb8:	9a08      	ldr	r2, [sp, #32]
 800bcba:	f803 9c01 	strb.w	r9, [r3, #-1]
 800bcbe:	4293      	cmp	r3, r2
 800bcc0:	d043      	beq.n	800bd4a <_dtoa_r+0xb42>
 800bcc2:	4651      	mov	r1, sl
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	220a      	movs	r2, #10
 800bcc8:	4620      	mov	r0, r4
 800bcca:	f000 f8a1 	bl	800be10 <__multadd>
 800bcce:	45b8      	cmp	r8, r7
 800bcd0:	4682      	mov	sl, r0
 800bcd2:	f04f 0300 	mov.w	r3, #0
 800bcd6:	f04f 020a 	mov.w	r2, #10
 800bcda:	4641      	mov	r1, r8
 800bcdc:	4620      	mov	r0, r4
 800bcde:	d107      	bne.n	800bcf0 <_dtoa_r+0xae8>
 800bce0:	f000 f896 	bl	800be10 <__multadd>
 800bce4:	4680      	mov	r8, r0
 800bce6:	4607      	mov	r7, r0
 800bce8:	9b04      	ldr	r3, [sp, #16]
 800bcea:	3301      	adds	r3, #1
 800bcec:	9304      	str	r3, [sp, #16]
 800bcee:	e775      	b.n	800bbdc <_dtoa_r+0x9d4>
 800bcf0:	f000 f88e 	bl	800be10 <__multadd>
 800bcf4:	4639      	mov	r1, r7
 800bcf6:	4680      	mov	r8, r0
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	220a      	movs	r2, #10
 800bcfc:	4620      	mov	r0, r4
 800bcfe:	f000 f887 	bl	800be10 <__multadd>
 800bd02:	4607      	mov	r7, r0
 800bd04:	e7f0      	b.n	800bce8 <_dtoa_r+0xae0>
 800bd06:	9b04      	ldr	r3, [sp, #16]
 800bd08:	9301      	str	r3, [sp, #4]
 800bd0a:	9d00      	ldr	r5, [sp, #0]
 800bd0c:	4631      	mov	r1, r6
 800bd0e:	4650      	mov	r0, sl
 800bd10:	f7ff f9f2 	bl	800b0f8 <quorem>
 800bd14:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bd18:	9b00      	ldr	r3, [sp, #0]
 800bd1a:	f805 9b01 	strb.w	r9, [r5], #1
 800bd1e:	1aea      	subs	r2, r5, r3
 800bd20:	9b01      	ldr	r3, [sp, #4]
 800bd22:	4293      	cmp	r3, r2
 800bd24:	dd07      	ble.n	800bd36 <_dtoa_r+0xb2e>
 800bd26:	4651      	mov	r1, sl
 800bd28:	2300      	movs	r3, #0
 800bd2a:	220a      	movs	r2, #10
 800bd2c:	4620      	mov	r0, r4
 800bd2e:	f000 f86f 	bl	800be10 <__multadd>
 800bd32:	4682      	mov	sl, r0
 800bd34:	e7ea      	b.n	800bd0c <_dtoa_r+0xb04>
 800bd36:	9b01      	ldr	r3, [sp, #4]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	bfc8      	it	gt
 800bd3c:	461d      	movgt	r5, r3
 800bd3e:	9b00      	ldr	r3, [sp, #0]
 800bd40:	bfd8      	it	le
 800bd42:	2501      	movle	r5, #1
 800bd44:	441d      	add	r5, r3
 800bd46:	f04f 0800 	mov.w	r8, #0
 800bd4a:	4651      	mov	r1, sl
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	4620      	mov	r0, r4
 800bd50:	f000 f9f2 	bl	800c138 <__lshift>
 800bd54:	4631      	mov	r1, r6
 800bd56:	4682      	mov	sl, r0
 800bd58:	f000 fa5a 	bl	800c210 <__mcmp>
 800bd5c:	2800      	cmp	r0, #0
 800bd5e:	dc96      	bgt.n	800bc8e <_dtoa_r+0xa86>
 800bd60:	d102      	bne.n	800bd68 <_dtoa_r+0xb60>
 800bd62:	f019 0f01 	tst.w	r9, #1
 800bd66:	d192      	bne.n	800bc8e <_dtoa_r+0xa86>
 800bd68:	462b      	mov	r3, r5
 800bd6a:	461d      	mov	r5, r3
 800bd6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd70:	2a30      	cmp	r2, #48	; 0x30
 800bd72:	d0fa      	beq.n	800bd6a <_dtoa_r+0xb62>
 800bd74:	e6de      	b.n	800bb34 <_dtoa_r+0x92c>
 800bd76:	9a00      	ldr	r2, [sp, #0]
 800bd78:	429a      	cmp	r2, r3
 800bd7a:	d189      	bne.n	800bc90 <_dtoa_r+0xa88>
 800bd7c:	f10b 0b01 	add.w	fp, fp, #1
 800bd80:	2331      	movs	r3, #49	; 0x31
 800bd82:	e796      	b.n	800bcb2 <_dtoa_r+0xaaa>
 800bd84:	4b09      	ldr	r3, [pc, #36]	; (800bdac <_dtoa_r+0xba4>)
 800bd86:	f7ff ba9d 	b.w	800b2c4 <_dtoa_r+0xbc>
 800bd8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	f47f aa7c 	bne.w	800b28a <_dtoa_r+0x82>
 800bd92:	4b07      	ldr	r3, [pc, #28]	; (800bdb0 <_dtoa_r+0xba8>)
 800bd94:	f7ff ba96 	b.w	800b2c4 <_dtoa_r+0xbc>
 800bd98:	9b01      	ldr	r3, [sp, #4]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	dcb5      	bgt.n	800bd0a <_dtoa_r+0xb02>
 800bd9e:	9b07      	ldr	r3, [sp, #28]
 800bda0:	2b02      	cmp	r3, #2
 800bda2:	f73f aeb2 	bgt.w	800bb0a <_dtoa_r+0x902>
 800bda6:	e7b0      	b.n	800bd0a <_dtoa_r+0xb02>
 800bda8:	0800e11d 	.word	0x0800e11d
 800bdac:	0800e0ee 	.word	0x0800e0ee
 800bdb0:	0800e110 	.word	0x0800e110

0800bdb4 <_Balloc>:
 800bdb4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800bdb6:	b570      	push	{r4, r5, r6, lr}
 800bdb8:	4605      	mov	r5, r0
 800bdba:	460c      	mov	r4, r1
 800bdbc:	b17b      	cbz	r3, 800bdde <_Balloc+0x2a>
 800bdbe:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800bdc0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bdc4:	b9a0      	cbnz	r0, 800bdf0 <_Balloc+0x3c>
 800bdc6:	2101      	movs	r1, #1
 800bdc8:	fa01 f604 	lsl.w	r6, r1, r4
 800bdcc:	1d72      	adds	r2, r6, #5
 800bdce:	0092      	lsls	r2, r2, #2
 800bdd0:	4628      	mov	r0, r5
 800bdd2:	f000 fbd9 	bl	800c588 <_calloc_r>
 800bdd6:	b148      	cbz	r0, 800bdec <_Balloc+0x38>
 800bdd8:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800bddc:	e00b      	b.n	800bdf6 <_Balloc+0x42>
 800bdde:	2221      	movs	r2, #33	; 0x21
 800bde0:	2104      	movs	r1, #4
 800bde2:	f000 fbd1 	bl	800c588 <_calloc_r>
 800bde6:	6468      	str	r0, [r5, #68]	; 0x44
 800bde8:	2800      	cmp	r0, #0
 800bdea:	d1e8      	bne.n	800bdbe <_Balloc+0xa>
 800bdec:	2000      	movs	r0, #0
 800bdee:	bd70      	pop	{r4, r5, r6, pc}
 800bdf0:	6802      	ldr	r2, [r0, #0]
 800bdf2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bdfc:	e7f7      	b.n	800bdee <_Balloc+0x3a>

0800bdfe <_Bfree>:
 800bdfe:	b131      	cbz	r1, 800be0e <_Bfree+0x10>
 800be00:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800be02:	684a      	ldr	r2, [r1, #4]
 800be04:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800be08:	6008      	str	r0, [r1, #0]
 800be0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800be0e:	4770      	bx	lr

0800be10 <__multadd>:
 800be10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be14:	690d      	ldr	r5, [r1, #16]
 800be16:	4607      	mov	r7, r0
 800be18:	460c      	mov	r4, r1
 800be1a:	461e      	mov	r6, r3
 800be1c:	f101 0c14 	add.w	ip, r1, #20
 800be20:	2000      	movs	r0, #0
 800be22:	f8dc 3000 	ldr.w	r3, [ip]
 800be26:	b299      	uxth	r1, r3
 800be28:	fb02 6101 	mla	r1, r2, r1, r6
 800be2c:	0c1e      	lsrs	r6, r3, #16
 800be2e:	0c0b      	lsrs	r3, r1, #16
 800be30:	fb02 3306 	mla	r3, r2, r6, r3
 800be34:	b289      	uxth	r1, r1
 800be36:	3001      	adds	r0, #1
 800be38:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800be3c:	4285      	cmp	r5, r0
 800be3e:	f84c 1b04 	str.w	r1, [ip], #4
 800be42:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800be46:	dcec      	bgt.n	800be22 <__multadd+0x12>
 800be48:	b30e      	cbz	r6, 800be8e <__multadd+0x7e>
 800be4a:	68a3      	ldr	r3, [r4, #8]
 800be4c:	42ab      	cmp	r3, r5
 800be4e:	dc19      	bgt.n	800be84 <__multadd+0x74>
 800be50:	6861      	ldr	r1, [r4, #4]
 800be52:	4638      	mov	r0, r7
 800be54:	3101      	adds	r1, #1
 800be56:	f7ff ffad 	bl	800bdb4 <_Balloc>
 800be5a:	4680      	mov	r8, r0
 800be5c:	b928      	cbnz	r0, 800be6a <__multadd+0x5a>
 800be5e:	4602      	mov	r2, r0
 800be60:	4b0c      	ldr	r3, [pc, #48]	; (800be94 <__multadd+0x84>)
 800be62:	480d      	ldr	r0, [pc, #52]	; (800be98 <__multadd+0x88>)
 800be64:	21ba      	movs	r1, #186	; 0xba
 800be66:	f000 fb71 	bl	800c54c <__assert_func>
 800be6a:	6922      	ldr	r2, [r4, #16]
 800be6c:	3202      	adds	r2, #2
 800be6e:	f104 010c 	add.w	r1, r4, #12
 800be72:	0092      	lsls	r2, r2, #2
 800be74:	300c      	adds	r0, #12
 800be76:	f7fd fa0f 	bl	8009298 <memcpy>
 800be7a:	4621      	mov	r1, r4
 800be7c:	4638      	mov	r0, r7
 800be7e:	f7ff ffbe 	bl	800bdfe <_Bfree>
 800be82:	4644      	mov	r4, r8
 800be84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800be88:	3501      	adds	r5, #1
 800be8a:	615e      	str	r6, [r3, #20]
 800be8c:	6125      	str	r5, [r4, #16]
 800be8e:	4620      	mov	r0, r4
 800be90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be94:	0800e11d 	.word	0x0800e11d
 800be98:	0800e186 	.word	0x0800e186

0800be9c <__hi0bits>:
 800be9c:	0c03      	lsrs	r3, r0, #16
 800be9e:	041b      	lsls	r3, r3, #16
 800bea0:	b9d3      	cbnz	r3, 800bed8 <__hi0bits+0x3c>
 800bea2:	0400      	lsls	r0, r0, #16
 800bea4:	2310      	movs	r3, #16
 800bea6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800beaa:	bf04      	itt	eq
 800beac:	0200      	lsleq	r0, r0, #8
 800beae:	3308      	addeq	r3, #8
 800beb0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800beb4:	bf04      	itt	eq
 800beb6:	0100      	lsleq	r0, r0, #4
 800beb8:	3304      	addeq	r3, #4
 800beba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bebe:	bf04      	itt	eq
 800bec0:	0080      	lsleq	r0, r0, #2
 800bec2:	3302      	addeq	r3, #2
 800bec4:	2800      	cmp	r0, #0
 800bec6:	db05      	blt.n	800bed4 <__hi0bits+0x38>
 800bec8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800becc:	f103 0301 	add.w	r3, r3, #1
 800bed0:	bf08      	it	eq
 800bed2:	2320      	moveq	r3, #32
 800bed4:	4618      	mov	r0, r3
 800bed6:	4770      	bx	lr
 800bed8:	2300      	movs	r3, #0
 800beda:	e7e4      	b.n	800bea6 <__hi0bits+0xa>

0800bedc <__lo0bits>:
 800bedc:	6803      	ldr	r3, [r0, #0]
 800bede:	f013 0207 	ands.w	r2, r3, #7
 800bee2:	d00c      	beq.n	800befe <__lo0bits+0x22>
 800bee4:	07d9      	lsls	r1, r3, #31
 800bee6:	d422      	bmi.n	800bf2e <__lo0bits+0x52>
 800bee8:	079a      	lsls	r2, r3, #30
 800beea:	bf49      	itett	mi
 800beec:	085b      	lsrmi	r3, r3, #1
 800beee:	089b      	lsrpl	r3, r3, #2
 800bef0:	6003      	strmi	r3, [r0, #0]
 800bef2:	2201      	movmi	r2, #1
 800bef4:	bf5c      	itt	pl
 800bef6:	6003      	strpl	r3, [r0, #0]
 800bef8:	2202      	movpl	r2, #2
 800befa:	4610      	mov	r0, r2
 800befc:	4770      	bx	lr
 800befe:	b299      	uxth	r1, r3
 800bf00:	b909      	cbnz	r1, 800bf06 <__lo0bits+0x2a>
 800bf02:	0c1b      	lsrs	r3, r3, #16
 800bf04:	2210      	movs	r2, #16
 800bf06:	b2d9      	uxtb	r1, r3
 800bf08:	b909      	cbnz	r1, 800bf0e <__lo0bits+0x32>
 800bf0a:	3208      	adds	r2, #8
 800bf0c:	0a1b      	lsrs	r3, r3, #8
 800bf0e:	0719      	lsls	r1, r3, #28
 800bf10:	bf04      	itt	eq
 800bf12:	091b      	lsreq	r3, r3, #4
 800bf14:	3204      	addeq	r2, #4
 800bf16:	0799      	lsls	r1, r3, #30
 800bf18:	bf04      	itt	eq
 800bf1a:	089b      	lsreq	r3, r3, #2
 800bf1c:	3202      	addeq	r2, #2
 800bf1e:	07d9      	lsls	r1, r3, #31
 800bf20:	d403      	bmi.n	800bf2a <__lo0bits+0x4e>
 800bf22:	085b      	lsrs	r3, r3, #1
 800bf24:	f102 0201 	add.w	r2, r2, #1
 800bf28:	d003      	beq.n	800bf32 <__lo0bits+0x56>
 800bf2a:	6003      	str	r3, [r0, #0]
 800bf2c:	e7e5      	b.n	800befa <__lo0bits+0x1e>
 800bf2e:	2200      	movs	r2, #0
 800bf30:	e7e3      	b.n	800befa <__lo0bits+0x1e>
 800bf32:	2220      	movs	r2, #32
 800bf34:	e7e1      	b.n	800befa <__lo0bits+0x1e>
	...

0800bf38 <__i2b>:
 800bf38:	b510      	push	{r4, lr}
 800bf3a:	460c      	mov	r4, r1
 800bf3c:	2101      	movs	r1, #1
 800bf3e:	f7ff ff39 	bl	800bdb4 <_Balloc>
 800bf42:	4602      	mov	r2, r0
 800bf44:	b928      	cbnz	r0, 800bf52 <__i2b+0x1a>
 800bf46:	4b05      	ldr	r3, [pc, #20]	; (800bf5c <__i2b+0x24>)
 800bf48:	4805      	ldr	r0, [pc, #20]	; (800bf60 <__i2b+0x28>)
 800bf4a:	f240 1145 	movw	r1, #325	; 0x145
 800bf4e:	f000 fafd 	bl	800c54c <__assert_func>
 800bf52:	2301      	movs	r3, #1
 800bf54:	6144      	str	r4, [r0, #20]
 800bf56:	6103      	str	r3, [r0, #16]
 800bf58:	bd10      	pop	{r4, pc}
 800bf5a:	bf00      	nop
 800bf5c:	0800e11d 	.word	0x0800e11d
 800bf60:	0800e186 	.word	0x0800e186

0800bf64 <__multiply>:
 800bf64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf68:	4691      	mov	r9, r2
 800bf6a:	690a      	ldr	r2, [r1, #16]
 800bf6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bf70:	429a      	cmp	r2, r3
 800bf72:	bfb8      	it	lt
 800bf74:	460b      	movlt	r3, r1
 800bf76:	460c      	mov	r4, r1
 800bf78:	bfbc      	itt	lt
 800bf7a:	464c      	movlt	r4, r9
 800bf7c:	4699      	movlt	r9, r3
 800bf7e:	6927      	ldr	r7, [r4, #16]
 800bf80:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bf84:	68a3      	ldr	r3, [r4, #8]
 800bf86:	6861      	ldr	r1, [r4, #4]
 800bf88:	eb07 060a 	add.w	r6, r7, sl
 800bf8c:	42b3      	cmp	r3, r6
 800bf8e:	b085      	sub	sp, #20
 800bf90:	bfb8      	it	lt
 800bf92:	3101      	addlt	r1, #1
 800bf94:	f7ff ff0e 	bl	800bdb4 <_Balloc>
 800bf98:	b930      	cbnz	r0, 800bfa8 <__multiply+0x44>
 800bf9a:	4602      	mov	r2, r0
 800bf9c:	4b44      	ldr	r3, [pc, #272]	; (800c0b0 <__multiply+0x14c>)
 800bf9e:	4845      	ldr	r0, [pc, #276]	; (800c0b4 <__multiply+0x150>)
 800bfa0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800bfa4:	f000 fad2 	bl	800c54c <__assert_func>
 800bfa8:	f100 0514 	add.w	r5, r0, #20
 800bfac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bfb0:	462b      	mov	r3, r5
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	4543      	cmp	r3, r8
 800bfb6:	d321      	bcc.n	800bffc <__multiply+0x98>
 800bfb8:	f104 0314 	add.w	r3, r4, #20
 800bfbc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bfc0:	f109 0314 	add.w	r3, r9, #20
 800bfc4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bfc8:	9202      	str	r2, [sp, #8]
 800bfca:	1b3a      	subs	r2, r7, r4
 800bfcc:	3a15      	subs	r2, #21
 800bfce:	f022 0203 	bic.w	r2, r2, #3
 800bfd2:	3204      	adds	r2, #4
 800bfd4:	f104 0115 	add.w	r1, r4, #21
 800bfd8:	428f      	cmp	r7, r1
 800bfda:	bf38      	it	cc
 800bfdc:	2204      	movcc	r2, #4
 800bfde:	9201      	str	r2, [sp, #4]
 800bfe0:	9a02      	ldr	r2, [sp, #8]
 800bfe2:	9303      	str	r3, [sp, #12]
 800bfe4:	429a      	cmp	r2, r3
 800bfe6:	d80c      	bhi.n	800c002 <__multiply+0x9e>
 800bfe8:	2e00      	cmp	r6, #0
 800bfea:	dd03      	ble.n	800bff4 <__multiply+0x90>
 800bfec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d05b      	beq.n	800c0ac <__multiply+0x148>
 800bff4:	6106      	str	r6, [r0, #16]
 800bff6:	b005      	add	sp, #20
 800bff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bffc:	f843 2b04 	str.w	r2, [r3], #4
 800c000:	e7d8      	b.n	800bfb4 <__multiply+0x50>
 800c002:	f8b3 a000 	ldrh.w	sl, [r3]
 800c006:	f1ba 0f00 	cmp.w	sl, #0
 800c00a:	d024      	beq.n	800c056 <__multiply+0xf2>
 800c00c:	f104 0e14 	add.w	lr, r4, #20
 800c010:	46a9      	mov	r9, r5
 800c012:	f04f 0c00 	mov.w	ip, #0
 800c016:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c01a:	f8d9 1000 	ldr.w	r1, [r9]
 800c01e:	fa1f fb82 	uxth.w	fp, r2
 800c022:	b289      	uxth	r1, r1
 800c024:	fb0a 110b 	mla	r1, sl, fp, r1
 800c028:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c02c:	f8d9 2000 	ldr.w	r2, [r9]
 800c030:	4461      	add	r1, ip
 800c032:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c036:	fb0a c20b 	mla	r2, sl, fp, ip
 800c03a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c03e:	b289      	uxth	r1, r1
 800c040:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c044:	4577      	cmp	r7, lr
 800c046:	f849 1b04 	str.w	r1, [r9], #4
 800c04a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c04e:	d8e2      	bhi.n	800c016 <__multiply+0xb2>
 800c050:	9a01      	ldr	r2, [sp, #4]
 800c052:	f845 c002 	str.w	ip, [r5, r2]
 800c056:	9a03      	ldr	r2, [sp, #12]
 800c058:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c05c:	3304      	adds	r3, #4
 800c05e:	f1b9 0f00 	cmp.w	r9, #0
 800c062:	d021      	beq.n	800c0a8 <__multiply+0x144>
 800c064:	6829      	ldr	r1, [r5, #0]
 800c066:	f104 0c14 	add.w	ip, r4, #20
 800c06a:	46ae      	mov	lr, r5
 800c06c:	f04f 0a00 	mov.w	sl, #0
 800c070:	f8bc b000 	ldrh.w	fp, [ip]
 800c074:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c078:	fb09 220b 	mla	r2, r9, fp, r2
 800c07c:	4452      	add	r2, sl
 800c07e:	b289      	uxth	r1, r1
 800c080:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c084:	f84e 1b04 	str.w	r1, [lr], #4
 800c088:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c08c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c090:	f8be 1000 	ldrh.w	r1, [lr]
 800c094:	fb09 110a 	mla	r1, r9, sl, r1
 800c098:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c09c:	4567      	cmp	r7, ip
 800c09e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c0a2:	d8e5      	bhi.n	800c070 <__multiply+0x10c>
 800c0a4:	9a01      	ldr	r2, [sp, #4]
 800c0a6:	50a9      	str	r1, [r5, r2]
 800c0a8:	3504      	adds	r5, #4
 800c0aa:	e799      	b.n	800bfe0 <__multiply+0x7c>
 800c0ac:	3e01      	subs	r6, #1
 800c0ae:	e79b      	b.n	800bfe8 <__multiply+0x84>
 800c0b0:	0800e11d 	.word	0x0800e11d
 800c0b4:	0800e186 	.word	0x0800e186

0800c0b8 <__pow5mult>:
 800c0b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0bc:	4615      	mov	r5, r2
 800c0be:	f012 0203 	ands.w	r2, r2, #3
 800c0c2:	4606      	mov	r6, r0
 800c0c4:	460f      	mov	r7, r1
 800c0c6:	d007      	beq.n	800c0d8 <__pow5mult+0x20>
 800c0c8:	4c1a      	ldr	r4, [pc, #104]	; (800c134 <__pow5mult+0x7c>)
 800c0ca:	3a01      	subs	r2, #1
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c0d2:	f7ff fe9d 	bl	800be10 <__multadd>
 800c0d6:	4607      	mov	r7, r0
 800c0d8:	10ad      	asrs	r5, r5, #2
 800c0da:	d027      	beq.n	800c12c <__pow5mult+0x74>
 800c0dc:	6c34      	ldr	r4, [r6, #64]	; 0x40
 800c0de:	b944      	cbnz	r4, 800c0f2 <__pow5mult+0x3a>
 800c0e0:	f240 2171 	movw	r1, #625	; 0x271
 800c0e4:	4630      	mov	r0, r6
 800c0e6:	f7ff ff27 	bl	800bf38 <__i2b>
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	6430      	str	r0, [r6, #64]	; 0x40
 800c0ee:	4604      	mov	r4, r0
 800c0f0:	6003      	str	r3, [r0, #0]
 800c0f2:	f04f 0900 	mov.w	r9, #0
 800c0f6:	07eb      	lsls	r3, r5, #31
 800c0f8:	d50a      	bpl.n	800c110 <__pow5mult+0x58>
 800c0fa:	4639      	mov	r1, r7
 800c0fc:	4622      	mov	r2, r4
 800c0fe:	4630      	mov	r0, r6
 800c100:	f7ff ff30 	bl	800bf64 <__multiply>
 800c104:	4639      	mov	r1, r7
 800c106:	4680      	mov	r8, r0
 800c108:	4630      	mov	r0, r6
 800c10a:	f7ff fe78 	bl	800bdfe <_Bfree>
 800c10e:	4647      	mov	r7, r8
 800c110:	106d      	asrs	r5, r5, #1
 800c112:	d00b      	beq.n	800c12c <__pow5mult+0x74>
 800c114:	6820      	ldr	r0, [r4, #0]
 800c116:	b938      	cbnz	r0, 800c128 <__pow5mult+0x70>
 800c118:	4622      	mov	r2, r4
 800c11a:	4621      	mov	r1, r4
 800c11c:	4630      	mov	r0, r6
 800c11e:	f7ff ff21 	bl	800bf64 <__multiply>
 800c122:	6020      	str	r0, [r4, #0]
 800c124:	f8c0 9000 	str.w	r9, [r0]
 800c128:	4604      	mov	r4, r0
 800c12a:	e7e4      	b.n	800c0f6 <__pow5mult+0x3e>
 800c12c:	4638      	mov	r0, r7
 800c12e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c132:	bf00      	nop
 800c134:	0800e2d0 	.word	0x0800e2d0

0800c138 <__lshift>:
 800c138:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c13c:	460c      	mov	r4, r1
 800c13e:	6849      	ldr	r1, [r1, #4]
 800c140:	6923      	ldr	r3, [r4, #16]
 800c142:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c146:	68a3      	ldr	r3, [r4, #8]
 800c148:	4607      	mov	r7, r0
 800c14a:	4691      	mov	r9, r2
 800c14c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c150:	f108 0601 	add.w	r6, r8, #1
 800c154:	42b3      	cmp	r3, r6
 800c156:	db0b      	blt.n	800c170 <__lshift+0x38>
 800c158:	4638      	mov	r0, r7
 800c15a:	f7ff fe2b 	bl	800bdb4 <_Balloc>
 800c15e:	4605      	mov	r5, r0
 800c160:	b948      	cbnz	r0, 800c176 <__lshift+0x3e>
 800c162:	4602      	mov	r2, r0
 800c164:	4b28      	ldr	r3, [pc, #160]	; (800c208 <__lshift+0xd0>)
 800c166:	4829      	ldr	r0, [pc, #164]	; (800c20c <__lshift+0xd4>)
 800c168:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c16c:	f000 f9ee 	bl	800c54c <__assert_func>
 800c170:	3101      	adds	r1, #1
 800c172:	005b      	lsls	r3, r3, #1
 800c174:	e7ee      	b.n	800c154 <__lshift+0x1c>
 800c176:	2300      	movs	r3, #0
 800c178:	f100 0114 	add.w	r1, r0, #20
 800c17c:	f100 0210 	add.w	r2, r0, #16
 800c180:	4618      	mov	r0, r3
 800c182:	4553      	cmp	r3, sl
 800c184:	db33      	blt.n	800c1ee <__lshift+0xb6>
 800c186:	6920      	ldr	r0, [r4, #16]
 800c188:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c18c:	f104 0314 	add.w	r3, r4, #20
 800c190:	f019 091f 	ands.w	r9, r9, #31
 800c194:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c198:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c19c:	d02b      	beq.n	800c1f6 <__lshift+0xbe>
 800c19e:	f1c9 0e20 	rsb	lr, r9, #32
 800c1a2:	468a      	mov	sl, r1
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	6818      	ldr	r0, [r3, #0]
 800c1a8:	fa00 f009 	lsl.w	r0, r0, r9
 800c1ac:	4310      	orrs	r0, r2
 800c1ae:	f84a 0b04 	str.w	r0, [sl], #4
 800c1b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1b6:	459c      	cmp	ip, r3
 800c1b8:	fa22 f20e 	lsr.w	r2, r2, lr
 800c1bc:	d8f3      	bhi.n	800c1a6 <__lshift+0x6e>
 800c1be:	ebac 0304 	sub.w	r3, ip, r4
 800c1c2:	3b15      	subs	r3, #21
 800c1c4:	f023 0303 	bic.w	r3, r3, #3
 800c1c8:	3304      	adds	r3, #4
 800c1ca:	f104 0015 	add.w	r0, r4, #21
 800c1ce:	4584      	cmp	ip, r0
 800c1d0:	bf38      	it	cc
 800c1d2:	2304      	movcc	r3, #4
 800c1d4:	50ca      	str	r2, [r1, r3]
 800c1d6:	b10a      	cbz	r2, 800c1dc <__lshift+0xa4>
 800c1d8:	f108 0602 	add.w	r6, r8, #2
 800c1dc:	3e01      	subs	r6, #1
 800c1de:	4638      	mov	r0, r7
 800c1e0:	612e      	str	r6, [r5, #16]
 800c1e2:	4621      	mov	r1, r4
 800c1e4:	f7ff fe0b 	bl	800bdfe <_Bfree>
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800c1f2:	3301      	adds	r3, #1
 800c1f4:	e7c5      	b.n	800c182 <__lshift+0x4a>
 800c1f6:	3904      	subs	r1, #4
 800c1f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1fc:	f841 2f04 	str.w	r2, [r1, #4]!
 800c200:	459c      	cmp	ip, r3
 800c202:	d8f9      	bhi.n	800c1f8 <__lshift+0xc0>
 800c204:	e7ea      	b.n	800c1dc <__lshift+0xa4>
 800c206:	bf00      	nop
 800c208:	0800e11d 	.word	0x0800e11d
 800c20c:	0800e186 	.word	0x0800e186

0800c210 <__mcmp>:
 800c210:	b530      	push	{r4, r5, lr}
 800c212:	6902      	ldr	r2, [r0, #16]
 800c214:	690c      	ldr	r4, [r1, #16]
 800c216:	1b12      	subs	r2, r2, r4
 800c218:	d10e      	bne.n	800c238 <__mcmp+0x28>
 800c21a:	f100 0314 	add.w	r3, r0, #20
 800c21e:	3114      	adds	r1, #20
 800c220:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c224:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c228:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c22c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c230:	42a5      	cmp	r5, r4
 800c232:	d003      	beq.n	800c23c <__mcmp+0x2c>
 800c234:	d305      	bcc.n	800c242 <__mcmp+0x32>
 800c236:	2201      	movs	r2, #1
 800c238:	4610      	mov	r0, r2
 800c23a:	bd30      	pop	{r4, r5, pc}
 800c23c:	4283      	cmp	r3, r0
 800c23e:	d3f3      	bcc.n	800c228 <__mcmp+0x18>
 800c240:	e7fa      	b.n	800c238 <__mcmp+0x28>
 800c242:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c246:	e7f7      	b.n	800c238 <__mcmp+0x28>

0800c248 <__mdiff>:
 800c248:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c24c:	460c      	mov	r4, r1
 800c24e:	4606      	mov	r6, r0
 800c250:	4611      	mov	r1, r2
 800c252:	4620      	mov	r0, r4
 800c254:	4690      	mov	r8, r2
 800c256:	f7ff ffdb 	bl	800c210 <__mcmp>
 800c25a:	1e05      	subs	r5, r0, #0
 800c25c:	d110      	bne.n	800c280 <__mdiff+0x38>
 800c25e:	4629      	mov	r1, r5
 800c260:	4630      	mov	r0, r6
 800c262:	f7ff fda7 	bl	800bdb4 <_Balloc>
 800c266:	b930      	cbnz	r0, 800c276 <__mdiff+0x2e>
 800c268:	4b3a      	ldr	r3, [pc, #232]	; (800c354 <__mdiff+0x10c>)
 800c26a:	4602      	mov	r2, r0
 800c26c:	f240 2137 	movw	r1, #567	; 0x237
 800c270:	4839      	ldr	r0, [pc, #228]	; (800c358 <__mdiff+0x110>)
 800c272:	f000 f96b 	bl	800c54c <__assert_func>
 800c276:	2301      	movs	r3, #1
 800c278:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c27c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c280:	bfa4      	itt	ge
 800c282:	4643      	movge	r3, r8
 800c284:	46a0      	movge	r8, r4
 800c286:	4630      	mov	r0, r6
 800c288:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c28c:	bfa6      	itte	ge
 800c28e:	461c      	movge	r4, r3
 800c290:	2500      	movge	r5, #0
 800c292:	2501      	movlt	r5, #1
 800c294:	f7ff fd8e 	bl	800bdb4 <_Balloc>
 800c298:	b920      	cbnz	r0, 800c2a4 <__mdiff+0x5c>
 800c29a:	4b2e      	ldr	r3, [pc, #184]	; (800c354 <__mdiff+0x10c>)
 800c29c:	4602      	mov	r2, r0
 800c29e:	f240 2145 	movw	r1, #581	; 0x245
 800c2a2:	e7e5      	b.n	800c270 <__mdiff+0x28>
 800c2a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c2a8:	6926      	ldr	r6, [r4, #16]
 800c2aa:	60c5      	str	r5, [r0, #12]
 800c2ac:	f104 0914 	add.w	r9, r4, #20
 800c2b0:	f108 0514 	add.w	r5, r8, #20
 800c2b4:	f100 0e14 	add.w	lr, r0, #20
 800c2b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c2bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c2c0:	f108 0210 	add.w	r2, r8, #16
 800c2c4:	46f2      	mov	sl, lr
 800c2c6:	2100      	movs	r1, #0
 800c2c8:	f859 3b04 	ldr.w	r3, [r9], #4
 800c2cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c2d0:	fa11 f88b 	uxtah	r8, r1, fp
 800c2d4:	b299      	uxth	r1, r3
 800c2d6:	0c1b      	lsrs	r3, r3, #16
 800c2d8:	eba8 0801 	sub.w	r8, r8, r1
 800c2dc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c2e0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c2e4:	fa1f f888 	uxth.w	r8, r8
 800c2e8:	1419      	asrs	r1, r3, #16
 800c2ea:	454e      	cmp	r6, r9
 800c2ec:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c2f0:	f84a 3b04 	str.w	r3, [sl], #4
 800c2f4:	d8e8      	bhi.n	800c2c8 <__mdiff+0x80>
 800c2f6:	1b33      	subs	r3, r6, r4
 800c2f8:	3b15      	subs	r3, #21
 800c2fa:	f023 0303 	bic.w	r3, r3, #3
 800c2fe:	3304      	adds	r3, #4
 800c300:	3415      	adds	r4, #21
 800c302:	42a6      	cmp	r6, r4
 800c304:	bf38      	it	cc
 800c306:	2304      	movcc	r3, #4
 800c308:	441d      	add	r5, r3
 800c30a:	4473      	add	r3, lr
 800c30c:	469e      	mov	lr, r3
 800c30e:	462e      	mov	r6, r5
 800c310:	4566      	cmp	r6, ip
 800c312:	d30e      	bcc.n	800c332 <__mdiff+0xea>
 800c314:	f10c 0203 	add.w	r2, ip, #3
 800c318:	1b52      	subs	r2, r2, r5
 800c31a:	f022 0203 	bic.w	r2, r2, #3
 800c31e:	3d03      	subs	r5, #3
 800c320:	45ac      	cmp	ip, r5
 800c322:	bf38      	it	cc
 800c324:	2200      	movcc	r2, #0
 800c326:	4413      	add	r3, r2
 800c328:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c32c:	b17a      	cbz	r2, 800c34e <__mdiff+0x106>
 800c32e:	6107      	str	r7, [r0, #16]
 800c330:	e7a4      	b.n	800c27c <__mdiff+0x34>
 800c332:	f856 8b04 	ldr.w	r8, [r6], #4
 800c336:	fa11 f288 	uxtah	r2, r1, r8
 800c33a:	1414      	asrs	r4, r2, #16
 800c33c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c340:	b292      	uxth	r2, r2
 800c342:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c346:	f84e 2b04 	str.w	r2, [lr], #4
 800c34a:	1421      	asrs	r1, r4, #16
 800c34c:	e7e0      	b.n	800c310 <__mdiff+0xc8>
 800c34e:	3f01      	subs	r7, #1
 800c350:	e7ea      	b.n	800c328 <__mdiff+0xe0>
 800c352:	bf00      	nop
 800c354:	0800e11d 	.word	0x0800e11d
 800c358:	0800e186 	.word	0x0800e186

0800c35c <__d2b>:
 800c35c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c360:	460f      	mov	r7, r1
 800c362:	2101      	movs	r1, #1
 800c364:	ec59 8b10 	vmov	r8, r9, d0
 800c368:	4616      	mov	r6, r2
 800c36a:	f7ff fd23 	bl	800bdb4 <_Balloc>
 800c36e:	4604      	mov	r4, r0
 800c370:	b930      	cbnz	r0, 800c380 <__d2b+0x24>
 800c372:	4602      	mov	r2, r0
 800c374:	4b24      	ldr	r3, [pc, #144]	; (800c408 <__d2b+0xac>)
 800c376:	4825      	ldr	r0, [pc, #148]	; (800c40c <__d2b+0xb0>)
 800c378:	f240 310f 	movw	r1, #783	; 0x30f
 800c37c:	f000 f8e6 	bl	800c54c <__assert_func>
 800c380:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c384:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c388:	bb2d      	cbnz	r5, 800c3d6 <__d2b+0x7a>
 800c38a:	9301      	str	r3, [sp, #4]
 800c38c:	f1b8 0300 	subs.w	r3, r8, #0
 800c390:	d026      	beq.n	800c3e0 <__d2b+0x84>
 800c392:	4668      	mov	r0, sp
 800c394:	9300      	str	r3, [sp, #0]
 800c396:	f7ff fda1 	bl	800bedc <__lo0bits>
 800c39a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c39e:	b1e8      	cbz	r0, 800c3dc <__d2b+0x80>
 800c3a0:	f1c0 0320 	rsb	r3, r0, #32
 800c3a4:	fa02 f303 	lsl.w	r3, r2, r3
 800c3a8:	430b      	orrs	r3, r1
 800c3aa:	40c2      	lsrs	r2, r0
 800c3ac:	6163      	str	r3, [r4, #20]
 800c3ae:	9201      	str	r2, [sp, #4]
 800c3b0:	9b01      	ldr	r3, [sp, #4]
 800c3b2:	61a3      	str	r3, [r4, #24]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	bf14      	ite	ne
 800c3b8:	2202      	movne	r2, #2
 800c3ba:	2201      	moveq	r2, #1
 800c3bc:	6122      	str	r2, [r4, #16]
 800c3be:	b1bd      	cbz	r5, 800c3f0 <__d2b+0x94>
 800c3c0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c3c4:	4405      	add	r5, r0
 800c3c6:	603d      	str	r5, [r7, #0]
 800c3c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c3cc:	6030      	str	r0, [r6, #0]
 800c3ce:	4620      	mov	r0, r4
 800c3d0:	b003      	add	sp, #12
 800c3d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c3d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c3da:	e7d6      	b.n	800c38a <__d2b+0x2e>
 800c3dc:	6161      	str	r1, [r4, #20]
 800c3de:	e7e7      	b.n	800c3b0 <__d2b+0x54>
 800c3e0:	a801      	add	r0, sp, #4
 800c3e2:	f7ff fd7b 	bl	800bedc <__lo0bits>
 800c3e6:	9b01      	ldr	r3, [sp, #4]
 800c3e8:	6163      	str	r3, [r4, #20]
 800c3ea:	3020      	adds	r0, #32
 800c3ec:	2201      	movs	r2, #1
 800c3ee:	e7e5      	b.n	800c3bc <__d2b+0x60>
 800c3f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c3f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c3f8:	6038      	str	r0, [r7, #0]
 800c3fa:	6918      	ldr	r0, [r3, #16]
 800c3fc:	f7ff fd4e 	bl	800be9c <__hi0bits>
 800c400:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c404:	e7e2      	b.n	800c3cc <__d2b+0x70>
 800c406:	bf00      	nop
 800c408:	0800e11d 	.word	0x0800e11d
 800c40c:	0800e186 	.word	0x0800e186

0800c410 <__ssprint_r>:
 800c410:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c414:	6813      	ldr	r3, [r2, #0]
 800c416:	9301      	str	r3, [sp, #4]
 800c418:	6893      	ldr	r3, [r2, #8]
 800c41a:	4680      	mov	r8, r0
 800c41c:	460c      	mov	r4, r1
 800c41e:	4617      	mov	r7, r2
 800c420:	2b00      	cmp	r3, #0
 800c422:	d157      	bne.n	800c4d4 <__ssprint_r+0xc4>
 800c424:	2000      	movs	r0, #0
 800c426:	2300      	movs	r3, #0
 800c428:	607b      	str	r3, [r7, #4]
 800c42a:	b003      	add	sp, #12
 800c42c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c430:	9b01      	ldr	r3, [sp, #4]
 800c432:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800c436:	3308      	adds	r3, #8
 800c438:	9301      	str	r3, [sp, #4]
 800c43a:	68a6      	ldr	r6, [r4, #8]
 800c43c:	6820      	ldr	r0, [r4, #0]
 800c43e:	f1bb 0f00 	cmp.w	fp, #0
 800c442:	d0f5      	beq.n	800c430 <__ssprint_r+0x20>
 800c444:	45b3      	cmp	fp, r6
 800c446:	d32d      	bcc.n	800c4a4 <__ssprint_r+0x94>
 800c448:	89a2      	ldrh	r2, [r4, #12]
 800c44a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c44e:	d029      	beq.n	800c4a4 <__ssprint_r+0x94>
 800c450:	6921      	ldr	r1, [r4, #16]
 800c452:	6965      	ldr	r5, [r4, #20]
 800c454:	eba0 0901 	sub.w	r9, r0, r1
 800c458:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c45c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c460:	f109 0001 	add.w	r0, r9, #1
 800c464:	106d      	asrs	r5, r5, #1
 800c466:	4458      	add	r0, fp
 800c468:	4285      	cmp	r5, r0
 800c46a:	bf38      	it	cc
 800c46c:	4605      	movcc	r5, r0
 800c46e:	0553      	lsls	r3, r2, #21
 800c470:	d534      	bpl.n	800c4dc <__ssprint_r+0xcc>
 800c472:	4629      	mov	r1, r5
 800c474:	4640      	mov	r0, r8
 800c476:	f7fd f841 	bl	80094fc <_malloc_r>
 800c47a:	4606      	mov	r6, r0
 800c47c:	2800      	cmp	r0, #0
 800c47e:	d038      	beq.n	800c4f2 <__ssprint_r+0xe2>
 800c480:	464a      	mov	r2, r9
 800c482:	6921      	ldr	r1, [r4, #16]
 800c484:	f7fc ff08 	bl	8009298 <memcpy>
 800c488:	89a2      	ldrh	r2, [r4, #12]
 800c48a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c48e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c492:	81a2      	strh	r2, [r4, #12]
 800c494:	6126      	str	r6, [r4, #16]
 800c496:	6165      	str	r5, [r4, #20]
 800c498:	444e      	add	r6, r9
 800c49a:	eba5 0509 	sub.w	r5, r5, r9
 800c49e:	6026      	str	r6, [r4, #0]
 800c4a0:	60a5      	str	r5, [r4, #8]
 800c4a2:	465e      	mov	r6, fp
 800c4a4:	455e      	cmp	r6, fp
 800c4a6:	bf28      	it	cs
 800c4a8:	465e      	movcs	r6, fp
 800c4aa:	4632      	mov	r2, r6
 800c4ac:	4651      	mov	r1, sl
 800c4ae:	6820      	ldr	r0, [r4, #0]
 800c4b0:	f000 f82b 	bl	800c50a <memmove>
 800c4b4:	68a2      	ldr	r2, [r4, #8]
 800c4b6:	1b92      	subs	r2, r2, r6
 800c4b8:	60a2      	str	r2, [r4, #8]
 800c4ba:	6822      	ldr	r2, [r4, #0]
 800c4bc:	4432      	add	r2, r6
 800c4be:	6022      	str	r2, [r4, #0]
 800c4c0:	68ba      	ldr	r2, [r7, #8]
 800c4c2:	eba2 030b 	sub.w	r3, r2, fp
 800c4c6:	44da      	add	sl, fp
 800c4c8:	60bb      	str	r3, [r7, #8]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d0aa      	beq.n	800c424 <__ssprint_r+0x14>
 800c4ce:	f04f 0b00 	mov.w	fp, #0
 800c4d2:	e7b2      	b.n	800c43a <__ssprint_r+0x2a>
 800c4d4:	f04f 0a00 	mov.w	sl, #0
 800c4d8:	46d3      	mov	fp, sl
 800c4da:	e7ae      	b.n	800c43a <__ssprint_r+0x2a>
 800c4dc:	462a      	mov	r2, r5
 800c4de:	4640      	mov	r0, r8
 800c4e0:	f000 f89a 	bl	800c618 <_realloc_r>
 800c4e4:	4606      	mov	r6, r0
 800c4e6:	2800      	cmp	r0, #0
 800c4e8:	d1d4      	bne.n	800c494 <__ssprint_r+0x84>
 800c4ea:	6921      	ldr	r1, [r4, #16]
 800c4ec:	4640      	mov	r0, r8
 800c4ee:	f7fc ff45 	bl	800937c <_free_r>
 800c4f2:	230c      	movs	r3, #12
 800c4f4:	f8c8 3000 	str.w	r3, [r8]
 800c4f8:	89a3      	ldrh	r3, [r4, #12]
 800c4fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4fe:	81a3      	strh	r3, [r4, #12]
 800c500:	2300      	movs	r3, #0
 800c502:	60bb      	str	r3, [r7, #8]
 800c504:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c508:	e78d      	b.n	800c426 <__ssprint_r+0x16>

0800c50a <memmove>:
 800c50a:	4288      	cmp	r0, r1
 800c50c:	b510      	push	{r4, lr}
 800c50e:	eb01 0402 	add.w	r4, r1, r2
 800c512:	d902      	bls.n	800c51a <memmove+0x10>
 800c514:	4284      	cmp	r4, r0
 800c516:	4623      	mov	r3, r4
 800c518:	d807      	bhi.n	800c52a <memmove+0x20>
 800c51a:	1e43      	subs	r3, r0, #1
 800c51c:	42a1      	cmp	r1, r4
 800c51e:	d008      	beq.n	800c532 <memmove+0x28>
 800c520:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c524:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c528:	e7f8      	b.n	800c51c <memmove+0x12>
 800c52a:	4402      	add	r2, r0
 800c52c:	4601      	mov	r1, r0
 800c52e:	428a      	cmp	r2, r1
 800c530:	d100      	bne.n	800c534 <memmove+0x2a>
 800c532:	bd10      	pop	{r4, pc}
 800c534:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c538:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c53c:	e7f7      	b.n	800c52e <memmove+0x24>
	...

0800c540 <__locale_mb_cur_max>:
 800c540:	4b01      	ldr	r3, [pc, #4]	; (800c548 <__locale_mb_cur_max+0x8>)
 800c542:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800c546:	4770      	bx	lr
 800c548:	20000578 	.word	0x20000578

0800c54c <__assert_func>:
 800c54c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c54e:	4614      	mov	r4, r2
 800c550:	461a      	mov	r2, r3
 800c552:	4b09      	ldr	r3, [pc, #36]	; (800c578 <__assert_func+0x2c>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	4605      	mov	r5, r0
 800c558:	68d8      	ldr	r0, [r3, #12]
 800c55a:	b14c      	cbz	r4, 800c570 <__assert_func+0x24>
 800c55c:	4b07      	ldr	r3, [pc, #28]	; (800c57c <__assert_func+0x30>)
 800c55e:	9100      	str	r1, [sp, #0]
 800c560:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c564:	4906      	ldr	r1, [pc, #24]	; (800c580 <__assert_func+0x34>)
 800c566:	462b      	mov	r3, r5
 800c568:	f000 fa0c 	bl	800c984 <fiprintf>
 800c56c:	f001 f92d 	bl	800d7ca <abort>
 800c570:	4b04      	ldr	r3, [pc, #16]	; (800c584 <__assert_func+0x38>)
 800c572:	461c      	mov	r4, r3
 800c574:	e7f3      	b.n	800c55e <__assert_func+0x12>
 800c576:	bf00      	nop
 800c578:	20000160 	.word	0x20000160
 800c57c:	0800e2e6 	.word	0x0800e2e6
 800c580:	0800e2f3 	.word	0x0800e2f3
 800c584:	0800e321 	.word	0x0800e321

0800c588 <_calloc_r>:
 800c588:	b538      	push	{r3, r4, r5, lr}
 800c58a:	fba1 1502 	umull	r1, r5, r1, r2
 800c58e:	b92d      	cbnz	r5, 800c59c <_calloc_r+0x14>
 800c590:	f7fc ffb4 	bl	80094fc <_malloc_r>
 800c594:	4604      	mov	r4, r0
 800c596:	b938      	cbnz	r0, 800c5a8 <_calloc_r+0x20>
 800c598:	4620      	mov	r0, r4
 800c59a:	bd38      	pop	{r3, r4, r5, pc}
 800c59c:	f7fc fe4e 	bl	800923c <__errno>
 800c5a0:	230c      	movs	r3, #12
 800c5a2:	6003      	str	r3, [r0, #0]
 800c5a4:	2400      	movs	r4, #0
 800c5a6:	e7f7      	b.n	800c598 <_calloc_r+0x10>
 800c5a8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c5ac:	f022 0203 	bic.w	r2, r2, #3
 800c5b0:	3a04      	subs	r2, #4
 800c5b2:	2a24      	cmp	r2, #36	; 0x24
 800c5b4:	d819      	bhi.n	800c5ea <_calloc_r+0x62>
 800c5b6:	2a13      	cmp	r2, #19
 800c5b8:	d915      	bls.n	800c5e6 <_calloc_r+0x5e>
 800c5ba:	2a1b      	cmp	r2, #27
 800c5bc:	e9c0 5500 	strd	r5, r5, [r0]
 800c5c0:	d806      	bhi.n	800c5d0 <_calloc_r+0x48>
 800c5c2:	f100 0308 	add.w	r3, r0, #8
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	e9c3 2200 	strd	r2, r2, [r3]
 800c5cc:	609a      	str	r2, [r3, #8]
 800c5ce:	e7e3      	b.n	800c598 <_calloc_r+0x10>
 800c5d0:	2a24      	cmp	r2, #36	; 0x24
 800c5d2:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800c5d6:	bf11      	iteee	ne
 800c5d8:	f100 0310 	addne.w	r3, r0, #16
 800c5dc:	6105      	streq	r5, [r0, #16]
 800c5de:	f100 0318 	addeq.w	r3, r0, #24
 800c5e2:	6145      	streq	r5, [r0, #20]
 800c5e4:	e7ef      	b.n	800c5c6 <_calloc_r+0x3e>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	e7ed      	b.n	800c5c6 <_calloc_r+0x3e>
 800c5ea:	4629      	mov	r1, r5
 800c5ec:	f7fc fda9 	bl	8009142 <memset>
 800c5f0:	e7d2      	b.n	800c598 <_calloc_r+0x10>

0800c5f2 <__ascii_mbtowc>:
 800c5f2:	b082      	sub	sp, #8
 800c5f4:	b901      	cbnz	r1, 800c5f8 <__ascii_mbtowc+0x6>
 800c5f6:	a901      	add	r1, sp, #4
 800c5f8:	b142      	cbz	r2, 800c60c <__ascii_mbtowc+0x1a>
 800c5fa:	b14b      	cbz	r3, 800c610 <__ascii_mbtowc+0x1e>
 800c5fc:	7813      	ldrb	r3, [r2, #0]
 800c5fe:	600b      	str	r3, [r1, #0]
 800c600:	7812      	ldrb	r2, [r2, #0]
 800c602:	1e10      	subs	r0, r2, #0
 800c604:	bf18      	it	ne
 800c606:	2001      	movne	r0, #1
 800c608:	b002      	add	sp, #8
 800c60a:	4770      	bx	lr
 800c60c:	4610      	mov	r0, r2
 800c60e:	e7fb      	b.n	800c608 <__ascii_mbtowc+0x16>
 800c610:	f06f 0001 	mvn.w	r0, #1
 800c614:	e7f8      	b.n	800c608 <__ascii_mbtowc+0x16>
	...

0800c618 <_realloc_r>:
 800c618:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c61c:	4682      	mov	sl, r0
 800c61e:	460c      	mov	r4, r1
 800c620:	b929      	cbnz	r1, 800c62e <_realloc_r+0x16>
 800c622:	4611      	mov	r1, r2
 800c624:	b003      	add	sp, #12
 800c626:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c62a:	f7fc bf67 	b.w	80094fc <_malloc_r>
 800c62e:	9201      	str	r2, [sp, #4]
 800c630:	f7fd f99e 	bl	8009970 <__malloc_lock>
 800c634:	9a01      	ldr	r2, [sp, #4]
 800c636:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c63a:	f102 080b 	add.w	r8, r2, #11
 800c63e:	f1b8 0f16 	cmp.w	r8, #22
 800c642:	d90b      	bls.n	800c65c <_realloc_r+0x44>
 800c644:	f038 0807 	bics.w	r8, r8, #7
 800c648:	d50a      	bpl.n	800c660 <_realloc_r+0x48>
 800c64a:	230c      	movs	r3, #12
 800c64c:	f8ca 3000 	str.w	r3, [sl]
 800c650:	f04f 0b00 	mov.w	fp, #0
 800c654:	4658      	mov	r0, fp
 800c656:	b003      	add	sp, #12
 800c658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c65c:	f04f 0810 	mov.w	r8, #16
 800c660:	4590      	cmp	r8, r2
 800c662:	d3f2      	bcc.n	800c64a <_realloc_r+0x32>
 800c664:	f025 0603 	bic.w	r6, r5, #3
 800c668:	45b0      	cmp	r8, r6
 800c66a:	f1a4 0908 	sub.w	r9, r4, #8
 800c66e:	f340 8170 	ble.w	800c952 <_realloc_r+0x33a>
 800c672:	499c      	ldr	r1, [pc, #624]	; (800c8e4 <_realloc_r+0x2cc>)
 800c674:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800c678:	eb09 0306 	add.w	r3, r9, r6
 800c67c:	459c      	cmp	ip, r3
 800c67e:	6859      	ldr	r1, [r3, #4]
 800c680:	d005      	beq.n	800c68e <_realloc_r+0x76>
 800c682:	f021 0001 	bic.w	r0, r1, #1
 800c686:	4418      	add	r0, r3
 800c688:	6840      	ldr	r0, [r0, #4]
 800c68a:	07c7      	lsls	r7, r0, #31
 800c68c:	d447      	bmi.n	800c71e <_realloc_r+0x106>
 800c68e:	f021 0103 	bic.w	r1, r1, #3
 800c692:	459c      	cmp	ip, r3
 800c694:	eb06 0701 	add.w	r7, r6, r1
 800c698:	d119      	bne.n	800c6ce <_realloc_r+0xb6>
 800c69a:	f108 0010 	add.w	r0, r8, #16
 800c69e:	42b8      	cmp	r0, r7
 800c6a0:	dc3f      	bgt.n	800c722 <_realloc_r+0x10a>
 800c6a2:	eb09 0308 	add.w	r3, r9, r8
 800c6a6:	4a8f      	ldr	r2, [pc, #572]	; (800c8e4 <_realloc_r+0x2cc>)
 800c6a8:	eba7 0708 	sub.w	r7, r7, r8
 800c6ac:	f047 0701 	orr.w	r7, r7, #1
 800c6b0:	6093      	str	r3, [r2, #8]
 800c6b2:	605f      	str	r7, [r3, #4]
 800c6b4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c6b8:	f003 0301 	and.w	r3, r3, #1
 800c6bc:	ea43 0308 	orr.w	r3, r3, r8
 800c6c0:	f844 3c04 	str.w	r3, [r4, #-4]
 800c6c4:	4650      	mov	r0, sl
 800c6c6:	f7fd f959 	bl	800997c <__malloc_unlock>
 800c6ca:	46a3      	mov	fp, r4
 800c6cc:	e7c2      	b.n	800c654 <_realloc_r+0x3c>
 800c6ce:	45b8      	cmp	r8, r7
 800c6d0:	dc27      	bgt.n	800c722 <_realloc_r+0x10a>
 800c6d2:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c6d6:	60da      	str	r2, [r3, #12]
 800c6d8:	6093      	str	r3, [r2, #8]
 800c6da:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c6de:	eba7 0008 	sub.w	r0, r7, r8
 800c6e2:	280f      	cmp	r0, #15
 800c6e4:	f003 0301 	and.w	r3, r3, #1
 800c6e8:	eb09 0207 	add.w	r2, r9, r7
 800c6ec:	f240 8133 	bls.w	800c956 <_realloc_r+0x33e>
 800c6f0:	eb09 0108 	add.w	r1, r9, r8
 800c6f4:	ea48 0303 	orr.w	r3, r8, r3
 800c6f8:	f040 0001 	orr.w	r0, r0, #1
 800c6fc:	f8c9 3004 	str.w	r3, [r9, #4]
 800c700:	6048      	str	r0, [r1, #4]
 800c702:	6853      	ldr	r3, [r2, #4]
 800c704:	f043 0301 	orr.w	r3, r3, #1
 800c708:	6053      	str	r3, [r2, #4]
 800c70a:	3108      	adds	r1, #8
 800c70c:	4650      	mov	r0, sl
 800c70e:	f7fc fe35 	bl	800937c <_free_r>
 800c712:	4650      	mov	r0, sl
 800c714:	f7fd f932 	bl	800997c <__malloc_unlock>
 800c718:	f109 0b08 	add.w	fp, r9, #8
 800c71c:	e79a      	b.n	800c654 <_realloc_r+0x3c>
 800c71e:	2100      	movs	r1, #0
 800c720:	460b      	mov	r3, r1
 800c722:	07e8      	lsls	r0, r5, #31
 800c724:	f100 80c6 	bmi.w	800c8b4 <_realloc_r+0x29c>
 800c728:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c72c:	eba9 0505 	sub.w	r5, r9, r5
 800c730:	6868      	ldr	r0, [r5, #4]
 800c732:	f020 0003 	bic.w	r0, r0, #3
 800c736:	eb00 0b06 	add.w	fp, r0, r6
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	f000 8086 	beq.w	800c84c <_realloc_r+0x234>
 800c740:	459c      	cmp	ip, r3
 800c742:	eb01 070b 	add.w	r7, r1, fp
 800c746:	d149      	bne.n	800c7dc <_realloc_r+0x1c4>
 800c748:	f108 0310 	add.w	r3, r8, #16
 800c74c:	42bb      	cmp	r3, r7
 800c74e:	dc7d      	bgt.n	800c84c <_realloc_r+0x234>
 800c750:	46ab      	mov	fp, r5
 800c752:	68eb      	ldr	r3, [r5, #12]
 800c754:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800c758:	60d3      	str	r3, [r2, #12]
 800c75a:	609a      	str	r2, [r3, #8]
 800c75c:	1f32      	subs	r2, r6, #4
 800c75e:	2a24      	cmp	r2, #36	; 0x24
 800c760:	d837      	bhi.n	800c7d2 <_realloc_r+0x1ba>
 800c762:	2a13      	cmp	r2, #19
 800c764:	d933      	bls.n	800c7ce <_realloc_r+0x1b6>
 800c766:	6823      	ldr	r3, [r4, #0]
 800c768:	60ab      	str	r3, [r5, #8]
 800c76a:	6863      	ldr	r3, [r4, #4]
 800c76c:	60eb      	str	r3, [r5, #12]
 800c76e:	2a1b      	cmp	r2, #27
 800c770:	d81b      	bhi.n	800c7aa <_realloc_r+0x192>
 800c772:	3408      	adds	r4, #8
 800c774:	f105 0310 	add.w	r3, r5, #16
 800c778:	6822      	ldr	r2, [r4, #0]
 800c77a:	601a      	str	r2, [r3, #0]
 800c77c:	6862      	ldr	r2, [r4, #4]
 800c77e:	605a      	str	r2, [r3, #4]
 800c780:	68a2      	ldr	r2, [r4, #8]
 800c782:	609a      	str	r2, [r3, #8]
 800c784:	eb05 0308 	add.w	r3, r5, r8
 800c788:	4a56      	ldr	r2, [pc, #344]	; (800c8e4 <_realloc_r+0x2cc>)
 800c78a:	eba7 0708 	sub.w	r7, r7, r8
 800c78e:	f047 0701 	orr.w	r7, r7, #1
 800c792:	6093      	str	r3, [r2, #8]
 800c794:	605f      	str	r7, [r3, #4]
 800c796:	686b      	ldr	r3, [r5, #4]
 800c798:	f003 0301 	and.w	r3, r3, #1
 800c79c:	ea43 0308 	orr.w	r3, r3, r8
 800c7a0:	606b      	str	r3, [r5, #4]
 800c7a2:	4650      	mov	r0, sl
 800c7a4:	f7fd f8ea 	bl	800997c <__malloc_unlock>
 800c7a8:	e754      	b.n	800c654 <_realloc_r+0x3c>
 800c7aa:	68a3      	ldr	r3, [r4, #8]
 800c7ac:	612b      	str	r3, [r5, #16]
 800c7ae:	68e3      	ldr	r3, [r4, #12]
 800c7b0:	616b      	str	r3, [r5, #20]
 800c7b2:	2a24      	cmp	r2, #36	; 0x24
 800c7b4:	bf01      	itttt	eq
 800c7b6:	6923      	ldreq	r3, [r4, #16]
 800c7b8:	61ab      	streq	r3, [r5, #24]
 800c7ba:	6962      	ldreq	r2, [r4, #20]
 800c7bc:	61ea      	streq	r2, [r5, #28]
 800c7be:	bf19      	ittee	ne
 800c7c0:	3410      	addne	r4, #16
 800c7c2:	f105 0318 	addne.w	r3, r5, #24
 800c7c6:	f105 0320 	addeq.w	r3, r5, #32
 800c7ca:	3418      	addeq	r4, #24
 800c7cc:	e7d4      	b.n	800c778 <_realloc_r+0x160>
 800c7ce:	465b      	mov	r3, fp
 800c7d0:	e7d2      	b.n	800c778 <_realloc_r+0x160>
 800c7d2:	4621      	mov	r1, r4
 800c7d4:	4658      	mov	r0, fp
 800c7d6:	f7ff fe98 	bl	800c50a <memmove>
 800c7da:	e7d3      	b.n	800c784 <_realloc_r+0x16c>
 800c7dc:	45b8      	cmp	r8, r7
 800c7de:	dc35      	bgt.n	800c84c <_realloc_r+0x234>
 800c7e0:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c7e4:	4628      	mov	r0, r5
 800c7e6:	60da      	str	r2, [r3, #12]
 800c7e8:	6093      	str	r3, [r2, #8]
 800c7ea:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c7ee:	68eb      	ldr	r3, [r5, #12]
 800c7f0:	60d3      	str	r3, [r2, #12]
 800c7f2:	609a      	str	r2, [r3, #8]
 800c7f4:	1f32      	subs	r2, r6, #4
 800c7f6:	2a24      	cmp	r2, #36	; 0x24
 800c7f8:	d824      	bhi.n	800c844 <_realloc_r+0x22c>
 800c7fa:	2a13      	cmp	r2, #19
 800c7fc:	d908      	bls.n	800c810 <_realloc_r+0x1f8>
 800c7fe:	6823      	ldr	r3, [r4, #0]
 800c800:	60ab      	str	r3, [r5, #8]
 800c802:	6863      	ldr	r3, [r4, #4]
 800c804:	60eb      	str	r3, [r5, #12]
 800c806:	2a1b      	cmp	r2, #27
 800c808:	d80a      	bhi.n	800c820 <_realloc_r+0x208>
 800c80a:	3408      	adds	r4, #8
 800c80c:	f105 0010 	add.w	r0, r5, #16
 800c810:	6823      	ldr	r3, [r4, #0]
 800c812:	6003      	str	r3, [r0, #0]
 800c814:	6863      	ldr	r3, [r4, #4]
 800c816:	6043      	str	r3, [r0, #4]
 800c818:	68a3      	ldr	r3, [r4, #8]
 800c81a:	6083      	str	r3, [r0, #8]
 800c81c:	46a9      	mov	r9, r5
 800c81e:	e75c      	b.n	800c6da <_realloc_r+0xc2>
 800c820:	68a3      	ldr	r3, [r4, #8]
 800c822:	612b      	str	r3, [r5, #16]
 800c824:	68e3      	ldr	r3, [r4, #12]
 800c826:	616b      	str	r3, [r5, #20]
 800c828:	2a24      	cmp	r2, #36	; 0x24
 800c82a:	bf01      	itttt	eq
 800c82c:	6923      	ldreq	r3, [r4, #16]
 800c82e:	61ab      	streq	r3, [r5, #24]
 800c830:	6963      	ldreq	r3, [r4, #20]
 800c832:	61eb      	streq	r3, [r5, #28]
 800c834:	bf19      	ittee	ne
 800c836:	3410      	addne	r4, #16
 800c838:	f105 0018 	addne.w	r0, r5, #24
 800c83c:	f105 0020 	addeq.w	r0, r5, #32
 800c840:	3418      	addeq	r4, #24
 800c842:	e7e5      	b.n	800c810 <_realloc_r+0x1f8>
 800c844:	4621      	mov	r1, r4
 800c846:	f7ff fe60 	bl	800c50a <memmove>
 800c84a:	e7e7      	b.n	800c81c <_realloc_r+0x204>
 800c84c:	45d8      	cmp	r8, fp
 800c84e:	dc31      	bgt.n	800c8b4 <_realloc_r+0x29c>
 800c850:	4628      	mov	r0, r5
 800c852:	68eb      	ldr	r3, [r5, #12]
 800c854:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c858:	60d3      	str	r3, [r2, #12]
 800c85a:	609a      	str	r2, [r3, #8]
 800c85c:	1f32      	subs	r2, r6, #4
 800c85e:	2a24      	cmp	r2, #36	; 0x24
 800c860:	d824      	bhi.n	800c8ac <_realloc_r+0x294>
 800c862:	2a13      	cmp	r2, #19
 800c864:	d908      	bls.n	800c878 <_realloc_r+0x260>
 800c866:	6823      	ldr	r3, [r4, #0]
 800c868:	60ab      	str	r3, [r5, #8]
 800c86a:	6863      	ldr	r3, [r4, #4]
 800c86c:	60eb      	str	r3, [r5, #12]
 800c86e:	2a1b      	cmp	r2, #27
 800c870:	d80a      	bhi.n	800c888 <_realloc_r+0x270>
 800c872:	3408      	adds	r4, #8
 800c874:	f105 0010 	add.w	r0, r5, #16
 800c878:	6823      	ldr	r3, [r4, #0]
 800c87a:	6003      	str	r3, [r0, #0]
 800c87c:	6863      	ldr	r3, [r4, #4]
 800c87e:	6043      	str	r3, [r0, #4]
 800c880:	68a3      	ldr	r3, [r4, #8]
 800c882:	6083      	str	r3, [r0, #8]
 800c884:	465f      	mov	r7, fp
 800c886:	e7c9      	b.n	800c81c <_realloc_r+0x204>
 800c888:	68a3      	ldr	r3, [r4, #8]
 800c88a:	612b      	str	r3, [r5, #16]
 800c88c:	68e3      	ldr	r3, [r4, #12]
 800c88e:	616b      	str	r3, [r5, #20]
 800c890:	2a24      	cmp	r2, #36	; 0x24
 800c892:	bf01      	itttt	eq
 800c894:	6923      	ldreq	r3, [r4, #16]
 800c896:	61ab      	streq	r3, [r5, #24]
 800c898:	6963      	ldreq	r3, [r4, #20]
 800c89a:	61eb      	streq	r3, [r5, #28]
 800c89c:	bf19      	ittee	ne
 800c89e:	3410      	addne	r4, #16
 800c8a0:	f105 0018 	addne.w	r0, r5, #24
 800c8a4:	f105 0020 	addeq.w	r0, r5, #32
 800c8a8:	3418      	addeq	r4, #24
 800c8aa:	e7e5      	b.n	800c878 <_realloc_r+0x260>
 800c8ac:	4621      	mov	r1, r4
 800c8ae:	f7ff fe2c 	bl	800c50a <memmove>
 800c8b2:	e7e7      	b.n	800c884 <_realloc_r+0x26c>
 800c8b4:	4611      	mov	r1, r2
 800c8b6:	4650      	mov	r0, sl
 800c8b8:	f7fc fe20 	bl	80094fc <_malloc_r>
 800c8bc:	4683      	mov	fp, r0
 800c8be:	2800      	cmp	r0, #0
 800c8c0:	f43f af6f 	beq.w	800c7a2 <_realloc_r+0x18a>
 800c8c4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c8c8:	f023 0301 	bic.w	r3, r3, #1
 800c8cc:	444b      	add	r3, r9
 800c8ce:	f1a0 0208 	sub.w	r2, r0, #8
 800c8d2:	4293      	cmp	r3, r2
 800c8d4:	d108      	bne.n	800c8e8 <_realloc_r+0x2d0>
 800c8d6:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800c8da:	f027 0703 	bic.w	r7, r7, #3
 800c8de:	4437      	add	r7, r6
 800c8e0:	e6fb      	b.n	800c6da <_realloc_r+0xc2>
 800c8e2:	bf00      	nop
 800c8e4:	20000168 	.word	0x20000168
 800c8e8:	1f32      	subs	r2, r6, #4
 800c8ea:	2a24      	cmp	r2, #36	; 0x24
 800c8ec:	d82d      	bhi.n	800c94a <_realloc_r+0x332>
 800c8ee:	2a13      	cmp	r2, #19
 800c8f0:	d928      	bls.n	800c944 <_realloc_r+0x32c>
 800c8f2:	6823      	ldr	r3, [r4, #0]
 800c8f4:	6003      	str	r3, [r0, #0]
 800c8f6:	6863      	ldr	r3, [r4, #4]
 800c8f8:	6043      	str	r3, [r0, #4]
 800c8fa:	2a1b      	cmp	r2, #27
 800c8fc:	d80e      	bhi.n	800c91c <_realloc_r+0x304>
 800c8fe:	f104 0208 	add.w	r2, r4, #8
 800c902:	f100 0308 	add.w	r3, r0, #8
 800c906:	6811      	ldr	r1, [r2, #0]
 800c908:	6019      	str	r1, [r3, #0]
 800c90a:	6851      	ldr	r1, [r2, #4]
 800c90c:	6059      	str	r1, [r3, #4]
 800c90e:	6892      	ldr	r2, [r2, #8]
 800c910:	609a      	str	r2, [r3, #8]
 800c912:	4621      	mov	r1, r4
 800c914:	4650      	mov	r0, sl
 800c916:	f7fc fd31 	bl	800937c <_free_r>
 800c91a:	e742      	b.n	800c7a2 <_realloc_r+0x18a>
 800c91c:	68a3      	ldr	r3, [r4, #8]
 800c91e:	6083      	str	r3, [r0, #8]
 800c920:	68e3      	ldr	r3, [r4, #12]
 800c922:	60c3      	str	r3, [r0, #12]
 800c924:	2a24      	cmp	r2, #36	; 0x24
 800c926:	bf01      	itttt	eq
 800c928:	6923      	ldreq	r3, [r4, #16]
 800c92a:	6103      	streq	r3, [r0, #16]
 800c92c:	6961      	ldreq	r1, [r4, #20]
 800c92e:	6141      	streq	r1, [r0, #20]
 800c930:	bf19      	ittee	ne
 800c932:	f104 0210 	addne.w	r2, r4, #16
 800c936:	f100 0310 	addne.w	r3, r0, #16
 800c93a:	f104 0218 	addeq.w	r2, r4, #24
 800c93e:	f100 0318 	addeq.w	r3, r0, #24
 800c942:	e7e0      	b.n	800c906 <_realloc_r+0x2ee>
 800c944:	4603      	mov	r3, r0
 800c946:	4622      	mov	r2, r4
 800c948:	e7dd      	b.n	800c906 <_realloc_r+0x2ee>
 800c94a:	4621      	mov	r1, r4
 800c94c:	f7ff fddd 	bl	800c50a <memmove>
 800c950:	e7df      	b.n	800c912 <_realloc_r+0x2fa>
 800c952:	4637      	mov	r7, r6
 800c954:	e6c1      	b.n	800c6da <_realloc_r+0xc2>
 800c956:	431f      	orrs	r7, r3
 800c958:	f8c9 7004 	str.w	r7, [r9, #4]
 800c95c:	6853      	ldr	r3, [r2, #4]
 800c95e:	f043 0301 	orr.w	r3, r3, #1
 800c962:	6053      	str	r3, [r2, #4]
 800c964:	e6d5      	b.n	800c712 <_realloc_r+0xfa>
 800c966:	bf00      	nop

0800c968 <__ascii_wctomb>:
 800c968:	b149      	cbz	r1, 800c97e <__ascii_wctomb+0x16>
 800c96a:	2aff      	cmp	r2, #255	; 0xff
 800c96c:	bf85      	ittet	hi
 800c96e:	238a      	movhi	r3, #138	; 0x8a
 800c970:	6003      	strhi	r3, [r0, #0]
 800c972:	700a      	strbls	r2, [r1, #0]
 800c974:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c978:	bf98      	it	ls
 800c97a:	2001      	movls	r0, #1
 800c97c:	4770      	bx	lr
 800c97e:	4608      	mov	r0, r1
 800c980:	4770      	bx	lr
	...

0800c984 <fiprintf>:
 800c984:	b40e      	push	{r1, r2, r3}
 800c986:	b503      	push	{r0, r1, lr}
 800c988:	4601      	mov	r1, r0
 800c98a:	ab03      	add	r3, sp, #12
 800c98c:	4805      	ldr	r0, [pc, #20]	; (800c9a4 <fiprintf+0x20>)
 800c98e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c992:	6800      	ldr	r0, [r0, #0]
 800c994:	9301      	str	r3, [sp, #4]
 800c996:	f000 f839 	bl	800ca0c <_vfiprintf_r>
 800c99a:	b002      	add	sp, #8
 800c99c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c9a0:	b003      	add	sp, #12
 800c9a2:	4770      	bx	lr
 800c9a4:	20000160 	.word	0x20000160

0800c9a8 <__sprint_r>:
 800c9a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9ac:	6893      	ldr	r3, [r2, #8]
 800c9ae:	4680      	mov	r8, r0
 800c9b0:	460f      	mov	r7, r1
 800c9b2:	4614      	mov	r4, r2
 800c9b4:	b343      	cbz	r3, 800ca08 <__sprint_r+0x60>
 800c9b6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c9b8:	049d      	lsls	r5, r3, #18
 800c9ba:	d522      	bpl.n	800ca02 <__sprint_r+0x5a>
 800c9bc:	6815      	ldr	r5, [r2, #0]
 800c9be:	3508      	adds	r5, #8
 800c9c0:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800c9c4:	f04f 0900 	mov.w	r9, #0
 800c9c8:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800c9cc:	45ca      	cmp	sl, r9
 800c9ce:	dc0d      	bgt.n	800c9ec <__sprint_r+0x44>
 800c9d0:	68a3      	ldr	r3, [r4, #8]
 800c9d2:	f026 0603 	bic.w	r6, r6, #3
 800c9d6:	1b98      	subs	r0, r3, r6
 800c9d8:	60a0      	str	r0, [r4, #8]
 800c9da:	3508      	adds	r5, #8
 800c9dc:	2800      	cmp	r0, #0
 800c9de:	d1ef      	bne.n	800c9c0 <__sprint_r+0x18>
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	60a3      	str	r3, [r4, #8]
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	6063      	str	r3, [r4, #4]
 800c9e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ec:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800c9f0:	463a      	mov	r2, r7
 800c9f2:	4640      	mov	r0, r8
 800c9f4:	f000 febf 	bl	800d776 <_fputwc_r>
 800c9f8:	1c43      	adds	r3, r0, #1
 800c9fa:	d0f1      	beq.n	800c9e0 <__sprint_r+0x38>
 800c9fc:	f109 0901 	add.w	r9, r9, #1
 800ca00:	e7e4      	b.n	800c9cc <__sprint_r+0x24>
 800ca02:	f000 fcd5 	bl	800d3b0 <__sfvwrite_r>
 800ca06:	e7eb      	b.n	800c9e0 <__sprint_r+0x38>
 800ca08:	4618      	mov	r0, r3
 800ca0a:	e7eb      	b.n	800c9e4 <__sprint_r+0x3c>

0800ca0c <_vfiprintf_r>:
 800ca0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca10:	ed2d 8b02 	vpush	{d8}
 800ca14:	b0bb      	sub	sp, #236	; 0xec
 800ca16:	460f      	mov	r7, r1
 800ca18:	9201      	str	r2, [sp, #4]
 800ca1a:	461d      	mov	r5, r3
 800ca1c:	461c      	mov	r4, r3
 800ca1e:	4681      	mov	r9, r0
 800ca20:	b118      	cbz	r0, 800ca2a <_vfiprintf_r+0x1e>
 800ca22:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ca24:	b90b      	cbnz	r3, 800ca2a <_vfiprintf_r+0x1e>
 800ca26:	f7fc faf3 	bl	8009010 <__sinit>
 800ca2a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ca2c:	07d8      	lsls	r0, r3, #31
 800ca2e:	d405      	bmi.n	800ca3c <_vfiprintf_r+0x30>
 800ca30:	89bb      	ldrh	r3, [r7, #12]
 800ca32:	0599      	lsls	r1, r3, #22
 800ca34:	d402      	bmi.n	800ca3c <_vfiprintf_r+0x30>
 800ca36:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ca38:	f7fc fc2c 	bl	8009294 <__retarget_lock_acquire_recursive>
 800ca3c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800ca40:	049a      	lsls	r2, r3, #18
 800ca42:	d406      	bmi.n	800ca52 <_vfiprintf_r+0x46>
 800ca44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ca48:	81bb      	strh	r3, [r7, #12]
 800ca4a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ca4c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ca50:	667b      	str	r3, [r7, #100]	; 0x64
 800ca52:	89bb      	ldrh	r3, [r7, #12]
 800ca54:	071e      	lsls	r6, r3, #28
 800ca56:	d501      	bpl.n	800ca5c <_vfiprintf_r+0x50>
 800ca58:	693b      	ldr	r3, [r7, #16]
 800ca5a:	b9bb      	cbnz	r3, 800ca8c <_vfiprintf_r+0x80>
 800ca5c:	4639      	mov	r1, r7
 800ca5e:	4648      	mov	r0, r9
 800ca60:	f000 fdf0 	bl	800d644 <__swsetup_r>
 800ca64:	b190      	cbz	r0, 800ca8c <_vfiprintf_r+0x80>
 800ca66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ca68:	07d8      	lsls	r0, r3, #31
 800ca6a:	d508      	bpl.n	800ca7e <_vfiprintf_r+0x72>
 800ca6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ca70:	9302      	str	r3, [sp, #8]
 800ca72:	9802      	ldr	r0, [sp, #8]
 800ca74:	b03b      	add	sp, #236	; 0xec
 800ca76:	ecbd 8b02 	vpop	{d8}
 800ca7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca7e:	89bb      	ldrh	r3, [r7, #12]
 800ca80:	0599      	lsls	r1, r3, #22
 800ca82:	d4f3      	bmi.n	800ca6c <_vfiprintf_r+0x60>
 800ca84:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ca86:	f7fc fc06 	bl	8009296 <__retarget_lock_release_recursive>
 800ca8a:	e7ef      	b.n	800ca6c <_vfiprintf_r+0x60>
 800ca8c:	89bb      	ldrh	r3, [r7, #12]
 800ca8e:	f003 021a 	and.w	r2, r3, #26
 800ca92:	2a0a      	cmp	r2, #10
 800ca94:	d116      	bne.n	800cac4 <_vfiprintf_r+0xb8>
 800ca96:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800ca9a:	2a00      	cmp	r2, #0
 800ca9c:	db12      	blt.n	800cac4 <_vfiprintf_r+0xb8>
 800ca9e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800caa0:	07d2      	lsls	r2, r2, #31
 800caa2:	d404      	bmi.n	800caae <_vfiprintf_r+0xa2>
 800caa4:	059e      	lsls	r6, r3, #22
 800caa6:	d402      	bmi.n	800caae <_vfiprintf_r+0xa2>
 800caa8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800caaa:	f7fc fbf4 	bl	8009296 <__retarget_lock_release_recursive>
 800caae:	9a01      	ldr	r2, [sp, #4]
 800cab0:	462b      	mov	r3, r5
 800cab2:	4639      	mov	r1, r7
 800cab4:	4648      	mov	r0, r9
 800cab6:	b03b      	add	sp, #236	; 0xec
 800cab8:	ecbd 8b02 	vpop	{d8}
 800cabc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cac0:	f000 bc36 	b.w	800d330 <__sbprintf>
 800cac4:	2300      	movs	r3, #0
 800cac6:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800caca:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800cace:	ae11      	add	r6, sp, #68	; 0x44
 800cad0:	ee08 3a10 	vmov	s16, r3
 800cad4:	960e      	str	r6, [sp, #56]	; 0x38
 800cad6:	9307      	str	r3, [sp, #28]
 800cad8:	9302      	str	r3, [sp, #8]
 800cada:	9b01      	ldr	r3, [sp, #4]
 800cadc:	461d      	mov	r5, r3
 800cade:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cae2:	b10a      	cbz	r2, 800cae8 <_vfiprintf_r+0xdc>
 800cae4:	2a25      	cmp	r2, #37	; 0x25
 800cae6:	d1f9      	bne.n	800cadc <_vfiprintf_r+0xd0>
 800cae8:	9b01      	ldr	r3, [sp, #4]
 800caea:	ebb5 0803 	subs.w	r8, r5, r3
 800caee:	d00d      	beq.n	800cb0c <_vfiprintf_r+0x100>
 800caf0:	e9c6 3800 	strd	r3, r8, [r6]
 800caf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800caf6:	4443      	add	r3, r8
 800caf8:	9310      	str	r3, [sp, #64]	; 0x40
 800cafa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cafc:	3301      	adds	r3, #1
 800cafe:	2b07      	cmp	r3, #7
 800cb00:	930f      	str	r3, [sp, #60]	; 0x3c
 800cb02:	dc76      	bgt.n	800cbf2 <_vfiprintf_r+0x1e6>
 800cb04:	3608      	adds	r6, #8
 800cb06:	9b02      	ldr	r3, [sp, #8]
 800cb08:	4443      	add	r3, r8
 800cb0a:	9302      	str	r3, [sp, #8]
 800cb0c:	782b      	ldrb	r3, [r5, #0]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	f000 83d0 	beq.w	800d2b4 <_vfiprintf_r+0x8a8>
 800cb14:	2300      	movs	r3, #0
 800cb16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cb1a:	3501      	adds	r5, #1
 800cb1c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800cb20:	9200      	str	r2, [sp, #0]
 800cb22:	9303      	str	r3, [sp, #12]
 800cb24:	469a      	mov	sl, r3
 800cb26:	462a      	mov	r2, r5
 800cb28:	f812 3b01 	ldrb.w	r3, [r2], #1
 800cb2c:	9201      	str	r2, [sp, #4]
 800cb2e:	f1a3 0220 	sub.w	r2, r3, #32
 800cb32:	2a5a      	cmp	r2, #90	; 0x5a
 800cb34:	f200 831c 	bhi.w	800d170 <_vfiprintf_r+0x764>
 800cb38:	e8df f012 	tbh	[pc, r2, lsl #1]
 800cb3c:	031a007e 	.word	0x031a007e
 800cb40:	0086031a 	.word	0x0086031a
 800cb44:	031a031a 	.word	0x031a031a
 800cb48:	0065031a 	.word	0x0065031a
 800cb4c:	031a031a 	.word	0x031a031a
 800cb50:	00930089 	.word	0x00930089
 800cb54:	0090031a 	.word	0x0090031a
 800cb58:	031a0095 	.word	0x031a0095
 800cb5c:	00b300b0 	.word	0x00b300b0
 800cb60:	00b300b3 	.word	0x00b300b3
 800cb64:	00b300b3 	.word	0x00b300b3
 800cb68:	00b300b3 	.word	0x00b300b3
 800cb6c:	00b300b3 	.word	0x00b300b3
 800cb70:	031a031a 	.word	0x031a031a
 800cb74:	031a031a 	.word	0x031a031a
 800cb78:	031a031a 	.word	0x031a031a
 800cb7c:	031a031a 	.word	0x031a031a
 800cb80:	00dd031a 	.word	0x00dd031a
 800cb84:	031a00eb 	.word	0x031a00eb
 800cb88:	031a031a 	.word	0x031a031a
 800cb8c:	031a031a 	.word	0x031a031a
 800cb90:	031a031a 	.word	0x031a031a
 800cb94:	031a031a 	.word	0x031a031a
 800cb98:	013b031a 	.word	0x013b031a
 800cb9c:	031a031a 	.word	0x031a031a
 800cba0:	0180031a 	.word	0x0180031a
 800cba4:	025e031a 	.word	0x025e031a
 800cba8:	031a031a 	.word	0x031a031a
 800cbac:	031a027e 	.word	0x031a027e
 800cbb0:	031a031a 	.word	0x031a031a
 800cbb4:	031a031a 	.word	0x031a031a
 800cbb8:	031a031a 	.word	0x031a031a
 800cbbc:	031a031a 	.word	0x031a031a
 800cbc0:	00dd031a 	.word	0x00dd031a
 800cbc4:	031a00ed 	.word	0x031a00ed
 800cbc8:	031a031a 	.word	0x031a031a
 800cbcc:	00ed00c3 	.word	0x00ed00c3
 800cbd0:	031a00d7 	.word	0x031a00d7
 800cbd4:	031a00d0 	.word	0x031a00d0
 800cbd8:	013d0119 	.word	0x013d0119
 800cbdc:	00d70172 	.word	0x00d70172
 800cbe0:	0180031a 	.word	0x0180031a
 800cbe4:	0260007c 	.word	0x0260007c
 800cbe8:	031a031a 	.word	0x031a031a
 800cbec:	031a029a 	.word	0x031a029a
 800cbf0:	007c      	.short	0x007c
 800cbf2:	aa0e      	add	r2, sp, #56	; 0x38
 800cbf4:	4639      	mov	r1, r7
 800cbf6:	4648      	mov	r0, r9
 800cbf8:	f7ff fed6 	bl	800c9a8 <__sprint_r>
 800cbfc:	2800      	cmp	r0, #0
 800cbfe:	f040 8338 	bne.w	800d272 <_vfiprintf_r+0x866>
 800cc02:	ae11      	add	r6, sp, #68	; 0x44
 800cc04:	e77f      	b.n	800cb06 <_vfiprintf_r+0xfa>
 800cc06:	4648      	mov	r0, r9
 800cc08:	f7fe f9ca 	bl	800afa0 <_localeconv_r>
 800cc0c:	6843      	ldr	r3, [r0, #4]
 800cc0e:	4618      	mov	r0, r3
 800cc10:	ee08 3a10 	vmov	s16, r3
 800cc14:	f7f3 fb2c 	bl	8000270 <strlen>
 800cc18:	9007      	str	r0, [sp, #28]
 800cc1a:	4648      	mov	r0, r9
 800cc1c:	f7fe f9c0 	bl	800afa0 <_localeconv_r>
 800cc20:	6883      	ldr	r3, [r0, #8]
 800cc22:	9306      	str	r3, [sp, #24]
 800cc24:	9b07      	ldr	r3, [sp, #28]
 800cc26:	b12b      	cbz	r3, 800cc34 <_vfiprintf_r+0x228>
 800cc28:	9b06      	ldr	r3, [sp, #24]
 800cc2a:	b11b      	cbz	r3, 800cc34 <_vfiprintf_r+0x228>
 800cc2c:	781b      	ldrb	r3, [r3, #0]
 800cc2e:	b10b      	cbz	r3, 800cc34 <_vfiprintf_r+0x228>
 800cc30:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800cc34:	9d01      	ldr	r5, [sp, #4]
 800cc36:	e776      	b.n	800cb26 <_vfiprintf_r+0x11a>
 800cc38:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d1f9      	bne.n	800cc34 <_vfiprintf_r+0x228>
 800cc40:	2320      	movs	r3, #32
 800cc42:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800cc46:	e7f5      	b.n	800cc34 <_vfiprintf_r+0x228>
 800cc48:	f04a 0a01 	orr.w	sl, sl, #1
 800cc4c:	e7f2      	b.n	800cc34 <_vfiprintf_r+0x228>
 800cc4e:	f854 3b04 	ldr.w	r3, [r4], #4
 800cc52:	9303      	str	r3, [sp, #12]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	daed      	bge.n	800cc34 <_vfiprintf_r+0x228>
 800cc58:	425b      	negs	r3, r3
 800cc5a:	9303      	str	r3, [sp, #12]
 800cc5c:	f04a 0a04 	orr.w	sl, sl, #4
 800cc60:	e7e8      	b.n	800cc34 <_vfiprintf_r+0x228>
 800cc62:	232b      	movs	r3, #43	; 0x2b
 800cc64:	e7ed      	b.n	800cc42 <_vfiprintf_r+0x236>
 800cc66:	9a01      	ldr	r2, [sp, #4]
 800cc68:	f812 3b01 	ldrb.w	r3, [r2], #1
 800cc6c:	2b2a      	cmp	r3, #42	; 0x2a
 800cc6e:	d112      	bne.n	800cc96 <_vfiprintf_r+0x28a>
 800cc70:	f854 3b04 	ldr.w	r3, [r4], #4
 800cc74:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cc78:	e9cd 3200 	strd	r3, r2, [sp]
 800cc7c:	e7da      	b.n	800cc34 <_vfiprintf_r+0x228>
 800cc7e:	9b00      	ldr	r3, [sp, #0]
 800cc80:	200a      	movs	r0, #10
 800cc82:	fb00 1303 	mla	r3, r0, r3, r1
 800cc86:	9300      	str	r3, [sp, #0]
 800cc88:	f812 3b01 	ldrb.w	r3, [r2], #1
 800cc8c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800cc90:	2909      	cmp	r1, #9
 800cc92:	d9f4      	bls.n	800cc7e <_vfiprintf_r+0x272>
 800cc94:	e74a      	b.n	800cb2c <_vfiprintf_r+0x120>
 800cc96:	2100      	movs	r1, #0
 800cc98:	9100      	str	r1, [sp, #0]
 800cc9a:	e7f7      	b.n	800cc8c <_vfiprintf_r+0x280>
 800cc9c:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800cca0:	e7c8      	b.n	800cc34 <_vfiprintf_r+0x228>
 800cca2:	2100      	movs	r1, #0
 800cca4:	9a01      	ldr	r2, [sp, #4]
 800cca6:	9103      	str	r1, [sp, #12]
 800cca8:	9903      	ldr	r1, [sp, #12]
 800ccaa:	3b30      	subs	r3, #48	; 0x30
 800ccac:	200a      	movs	r0, #10
 800ccae:	fb00 3301 	mla	r3, r0, r1, r3
 800ccb2:	9303      	str	r3, [sp, #12]
 800ccb4:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ccb8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ccbc:	2909      	cmp	r1, #9
 800ccbe:	d9f3      	bls.n	800cca8 <_vfiprintf_r+0x29c>
 800ccc0:	e734      	b.n	800cb2c <_vfiprintf_r+0x120>
 800ccc2:	9b01      	ldr	r3, [sp, #4]
 800ccc4:	781b      	ldrb	r3, [r3, #0]
 800ccc6:	2b68      	cmp	r3, #104	; 0x68
 800ccc8:	bf01      	itttt	eq
 800ccca:	9b01      	ldreq	r3, [sp, #4]
 800cccc:	3301      	addeq	r3, #1
 800ccce:	9301      	streq	r3, [sp, #4]
 800ccd0:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800ccd4:	bf18      	it	ne
 800ccd6:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800ccda:	e7ab      	b.n	800cc34 <_vfiprintf_r+0x228>
 800ccdc:	9b01      	ldr	r3, [sp, #4]
 800ccde:	781b      	ldrb	r3, [r3, #0]
 800cce0:	2b6c      	cmp	r3, #108	; 0x6c
 800cce2:	d105      	bne.n	800ccf0 <_vfiprintf_r+0x2e4>
 800cce4:	9b01      	ldr	r3, [sp, #4]
 800cce6:	3301      	adds	r3, #1
 800cce8:	9301      	str	r3, [sp, #4]
 800ccea:	f04a 0a20 	orr.w	sl, sl, #32
 800ccee:	e7a1      	b.n	800cc34 <_vfiprintf_r+0x228>
 800ccf0:	f04a 0a10 	orr.w	sl, sl, #16
 800ccf4:	e79e      	b.n	800cc34 <_vfiprintf_r+0x228>
 800ccf6:	46a0      	mov	r8, r4
 800ccf8:	f858 3b04 	ldr.w	r3, [r8], #4
 800ccfc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800cd00:	2300      	movs	r3, #0
 800cd02:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800cd06:	2201      	movs	r2, #1
 800cd08:	9200      	str	r2, [sp, #0]
 800cd0a:	461d      	mov	r5, r3
 800cd0c:	f10d 0b84 	add.w	fp, sp, #132	; 0x84
 800cd10:	e0a9      	b.n	800ce66 <_vfiprintf_r+0x45a>
 800cd12:	f04a 0a10 	orr.w	sl, sl, #16
 800cd16:	f01a 0f20 	tst.w	sl, #32
 800cd1a:	d011      	beq.n	800cd40 <_vfiprintf_r+0x334>
 800cd1c:	3407      	adds	r4, #7
 800cd1e:	f024 0307 	bic.w	r3, r4, #7
 800cd22:	4698      	mov	r8, r3
 800cd24:	685d      	ldr	r5, [r3, #4]
 800cd26:	f858 4b08 	ldr.w	r4, [r8], #8
 800cd2a:	2d00      	cmp	r5, #0
 800cd2c:	da06      	bge.n	800cd3c <_vfiprintf_r+0x330>
 800cd2e:	4264      	negs	r4, r4
 800cd30:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800cd34:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800cd38:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	e04a      	b.n	800cdd6 <_vfiprintf_r+0x3ca>
 800cd40:	46a0      	mov	r8, r4
 800cd42:	f01a 0f10 	tst.w	sl, #16
 800cd46:	f858 5b04 	ldr.w	r5, [r8], #4
 800cd4a:	d002      	beq.n	800cd52 <_vfiprintf_r+0x346>
 800cd4c:	462c      	mov	r4, r5
 800cd4e:	17ed      	asrs	r5, r5, #31
 800cd50:	e7eb      	b.n	800cd2a <_vfiprintf_r+0x31e>
 800cd52:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800cd56:	d003      	beq.n	800cd60 <_vfiprintf_r+0x354>
 800cd58:	b22c      	sxth	r4, r5
 800cd5a:	f345 35c0 	sbfx	r5, r5, #15, #1
 800cd5e:	e7e4      	b.n	800cd2a <_vfiprintf_r+0x31e>
 800cd60:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800cd64:	d0f2      	beq.n	800cd4c <_vfiprintf_r+0x340>
 800cd66:	b26c      	sxtb	r4, r5
 800cd68:	f345 15c0 	sbfx	r5, r5, #7, #1
 800cd6c:	e7dd      	b.n	800cd2a <_vfiprintf_r+0x31e>
 800cd6e:	f01a 0f20 	tst.w	sl, #32
 800cd72:	f104 0804 	add.w	r8, r4, #4
 800cd76:	d007      	beq.n	800cd88 <_vfiprintf_r+0x37c>
 800cd78:	9a02      	ldr	r2, [sp, #8]
 800cd7a:	6823      	ldr	r3, [r4, #0]
 800cd7c:	9902      	ldr	r1, [sp, #8]
 800cd7e:	17d2      	asrs	r2, r2, #31
 800cd80:	e9c3 1200 	strd	r1, r2, [r3]
 800cd84:	4644      	mov	r4, r8
 800cd86:	e6a8      	b.n	800cada <_vfiprintf_r+0xce>
 800cd88:	f01a 0f10 	tst.w	sl, #16
 800cd8c:	d003      	beq.n	800cd96 <_vfiprintf_r+0x38a>
 800cd8e:	6823      	ldr	r3, [r4, #0]
 800cd90:	9a02      	ldr	r2, [sp, #8]
 800cd92:	601a      	str	r2, [r3, #0]
 800cd94:	e7f6      	b.n	800cd84 <_vfiprintf_r+0x378>
 800cd96:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800cd9a:	d003      	beq.n	800cda4 <_vfiprintf_r+0x398>
 800cd9c:	6823      	ldr	r3, [r4, #0]
 800cd9e:	9a02      	ldr	r2, [sp, #8]
 800cda0:	801a      	strh	r2, [r3, #0]
 800cda2:	e7ef      	b.n	800cd84 <_vfiprintf_r+0x378>
 800cda4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800cda8:	d0f1      	beq.n	800cd8e <_vfiprintf_r+0x382>
 800cdaa:	6823      	ldr	r3, [r4, #0]
 800cdac:	9a02      	ldr	r2, [sp, #8]
 800cdae:	701a      	strb	r2, [r3, #0]
 800cdb0:	e7e8      	b.n	800cd84 <_vfiprintf_r+0x378>
 800cdb2:	f04a 0a10 	orr.w	sl, sl, #16
 800cdb6:	f01a 0320 	ands.w	r3, sl, #32
 800cdba:	d01f      	beq.n	800cdfc <_vfiprintf_r+0x3f0>
 800cdbc:	3407      	adds	r4, #7
 800cdbe:	f024 0307 	bic.w	r3, r4, #7
 800cdc2:	4698      	mov	r8, r3
 800cdc4:	685d      	ldr	r5, [r3, #4]
 800cdc6:	f858 4b08 	ldr.w	r4, [r8], #8
 800cdca:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800cdce:	2300      	movs	r3, #0
 800cdd0:	2200      	movs	r2, #0
 800cdd2:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800cdd6:	9a00      	ldr	r2, [sp, #0]
 800cdd8:	3201      	adds	r2, #1
 800cdda:	f000 8278 	beq.w	800d2ce <_vfiprintf_r+0x8c2>
 800cdde:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800cde2:	9204      	str	r2, [sp, #16]
 800cde4:	ea54 0205 	orrs.w	r2, r4, r5
 800cde8:	f040 8277 	bne.w	800d2da <_vfiprintf_r+0x8ce>
 800cdec:	9a00      	ldr	r2, [sp, #0]
 800cdee:	2a00      	cmp	r2, #0
 800cdf0:	f000 81b3 	beq.w	800d15a <_vfiprintf_r+0x74e>
 800cdf4:	2b01      	cmp	r3, #1
 800cdf6:	f040 8273 	bne.w	800d2e0 <_vfiprintf_r+0x8d4>
 800cdfa:	e151      	b.n	800d0a0 <_vfiprintf_r+0x694>
 800cdfc:	46a0      	mov	r8, r4
 800cdfe:	f01a 0510 	ands.w	r5, sl, #16
 800ce02:	f858 4b04 	ldr.w	r4, [r8], #4
 800ce06:	d001      	beq.n	800ce0c <_vfiprintf_r+0x400>
 800ce08:	461d      	mov	r5, r3
 800ce0a:	e7de      	b.n	800cdca <_vfiprintf_r+0x3be>
 800ce0c:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800ce10:	d001      	beq.n	800ce16 <_vfiprintf_r+0x40a>
 800ce12:	b2a4      	uxth	r4, r4
 800ce14:	e7d9      	b.n	800cdca <_vfiprintf_r+0x3be>
 800ce16:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800ce1a:	d0d6      	beq.n	800cdca <_vfiprintf_r+0x3be>
 800ce1c:	b2e4      	uxtb	r4, r4
 800ce1e:	e7f3      	b.n	800ce08 <_vfiprintf_r+0x3fc>
 800ce20:	46a0      	mov	r8, r4
 800ce22:	f647 0330 	movw	r3, #30768	; 0x7830
 800ce26:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800ce2a:	f858 4b04 	ldr.w	r4, [r8], #4
 800ce2e:	4b9f      	ldr	r3, [pc, #636]	; (800d0ac <_vfiprintf_r+0x6a0>)
 800ce30:	9305      	str	r3, [sp, #20]
 800ce32:	2500      	movs	r5, #0
 800ce34:	f04a 0a02 	orr.w	sl, sl, #2
 800ce38:	2302      	movs	r3, #2
 800ce3a:	e7c9      	b.n	800cdd0 <_vfiprintf_r+0x3c4>
 800ce3c:	9b00      	ldr	r3, [sp, #0]
 800ce3e:	46a0      	mov	r8, r4
 800ce40:	2500      	movs	r5, #0
 800ce42:	1c5c      	adds	r4, r3, #1
 800ce44:	f858 bb04 	ldr.w	fp, [r8], #4
 800ce48:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800ce4c:	f000 80cf 	beq.w	800cfee <_vfiprintf_r+0x5e2>
 800ce50:	461a      	mov	r2, r3
 800ce52:	4629      	mov	r1, r5
 800ce54:	4658      	mov	r0, fp
 800ce56:	f7f3 f9bb 	bl	80001d0 <memchr>
 800ce5a:	2800      	cmp	r0, #0
 800ce5c:	f000 8192 	beq.w	800d184 <_vfiprintf_r+0x778>
 800ce60:	eba0 030b 	sub.w	r3, r0, fp
 800ce64:	9300      	str	r3, [sp, #0]
 800ce66:	9b00      	ldr	r3, [sp, #0]
 800ce68:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
 800ce6c:	42ab      	cmp	r3, r5
 800ce6e:	bfb8      	it	lt
 800ce70:	462b      	movlt	r3, r5
 800ce72:	9304      	str	r3, [sp, #16]
 800ce74:	b10a      	cbz	r2, 800ce7a <_vfiprintf_r+0x46e>
 800ce76:	3301      	adds	r3, #1
 800ce78:	9304      	str	r3, [sp, #16]
 800ce7a:	f01a 0302 	ands.w	r3, sl, #2
 800ce7e:	9308      	str	r3, [sp, #32]
 800ce80:	bf1e      	ittt	ne
 800ce82:	9b04      	ldrne	r3, [sp, #16]
 800ce84:	3302      	addne	r3, #2
 800ce86:	9304      	strne	r3, [sp, #16]
 800ce88:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800ce8c:	9309      	str	r3, [sp, #36]	; 0x24
 800ce8e:	d11f      	bne.n	800ced0 <_vfiprintf_r+0x4c4>
 800ce90:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800ce94:	1a9c      	subs	r4, r3, r2
 800ce96:	2c00      	cmp	r4, #0
 800ce98:	dd1a      	ble.n	800ced0 <_vfiprintf_r+0x4c4>
 800ce9a:	4b85      	ldr	r3, [pc, #532]	; (800d0b0 <_vfiprintf_r+0x6a4>)
 800ce9c:	6033      	str	r3, [r6, #0]
 800ce9e:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	; 0x3c
 800cea2:	2c10      	cmp	r4, #16
 800cea4:	f102 0201 	add.w	r2, r2, #1
 800cea8:	f106 0008 	add.w	r0, r6, #8
 800ceac:	f300 816c 	bgt.w	800d188 <_vfiprintf_r+0x77c>
 800ceb0:	6074      	str	r4, [r6, #4]
 800ceb2:	2a07      	cmp	r2, #7
 800ceb4:	4464      	add	r4, ip
 800ceb6:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800ceba:	f340 8178 	ble.w	800d1ae <_vfiprintf_r+0x7a2>
 800cebe:	aa0e      	add	r2, sp, #56	; 0x38
 800cec0:	4639      	mov	r1, r7
 800cec2:	4648      	mov	r0, r9
 800cec4:	f7ff fd70 	bl	800c9a8 <__sprint_r>
 800cec8:	2800      	cmp	r0, #0
 800ceca:	f040 81d2 	bne.w	800d272 <_vfiprintf_r+0x866>
 800cece:	ae11      	add	r6, sp, #68	; 0x44
 800ced0:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 800ced4:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800ced8:	b160      	cbz	r0, 800cef4 <_vfiprintf_r+0x4e8>
 800ceda:	f10d 0033 	add.w	r0, sp, #51	; 0x33
 800cede:	3201      	adds	r2, #1
 800cee0:	6030      	str	r0, [r6, #0]
 800cee2:	2001      	movs	r0, #1
 800cee4:	4401      	add	r1, r0
 800cee6:	2a07      	cmp	r2, #7
 800cee8:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800ceec:	6070      	str	r0, [r6, #4]
 800ceee:	f300 8160 	bgt.w	800d1b2 <_vfiprintf_r+0x7a6>
 800cef2:	3608      	adds	r6, #8
 800cef4:	9b08      	ldr	r3, [sp, #32]
 800cef6:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800cefa:	b15b      	cbz	r3, 800cf14 <_vfiprintf_r+0x508>
 800cefc:	a80d      	add	r0, sp, #52	; 0x34
 800cefe:	3201      	adds	r2, #1
 800cf00:	6030      	str	r0, [r6, #0]
 800cf02:	2002      	movs	r0, #2
 800cf04:	4401      	add	r1, r0
 800cf06:	2a07      	cmp	r2, #7
 800cf08:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800cf0c:	6070      	str	r0, [r6, #4]
 800cf0e:	f300 8159 	bgt.w	800d1c4 <_vfiprintf_r+0x7b8>
 800cf12:	3608      	adds	r6, #8
 800cf14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf16:	2b80      	cmp	r3, #128	; 0x80
 800cf18:	d11f      	bne.n	800cf5a <_vfiprintf_r+0x54e>
 800cf1a:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800cf1e:	1a9c      	subs	r4, r3, r2
 800cf20:	2c00      	cmp	r4, #0
 800cf22:	dd1a      	ble.n	800cf5a <_vfiprintf_r+0x54e>
 800cf24:	4b63      	ldr	r3, [pc, #396]	; (800d0b4 <_vfiprintf_r+0x6a8>)
 800cf26:	6033      	str	r3, [r6, #0]
 800cf28:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	; 0x3c
 800cf2c:	2c10      	cmp	r4, #16
 800cf2e:	f102 0201 	add.w	r2, r2, #1
 800cf32:	f106 0008 	add.w	r0, r6, #8
 800cf36:	f300 814e 	bgt.w	800d1d6 <_vfiprintf_r+0x7ca>
 800cf3a:	6074      	str	r4, [r6, #4]
 800cf3c:	2a07      	cmp	r2, #7
 800cf3e:	4464      	add	r4, ip
 800cf40:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800cf44:	f340 815a 	ble.w	800d1fc <_vfiprintf_r+0x7f0>
 800cf48:	aa0e      	add	r2, sp, #56	; 0x38
 800cf4a:	4639      	mov	r1, r7
 800cf4c:	4648      	mov	r0, r9
 800cf4e:	f7ff fd2b 	bl	800c9a8 <__sprint_r>
 800cf52:	2800      	cmp	r0, #0
 800cf54:	f040 818d 	bne.w	800d272 <_vfiprintf_r+0x866>
 800cf58:	ae11      	add	r6, sp, #68	; 0x44
 800cf5a:	9b00      	ldr	r3, [sp, #0]
 800cf5c:	1aec      	subs	r4, r5, r3
 800cf5e:	2c00      	cmp	r4, #0
 800cf60:	dd1b      	ble.n	800cf9a <_vfiprintf_r+0x58e>
 800cf62:	4d54      	ldr	r5, [pc, #336]	; (800d0b4 <_vfiprintf_r+0x6a8>)
 800cf64:	2310      	movs	r3, #16
 800cf66:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800cf6a:	2c10      	cmp	r4, #16
 800cf6c:	f102 0201 	add.w	r2, r2, #1
 800cf70:	f106 0008 	add.w	r0, r6, #8
 800cf74:	6035      	str	r5, [r6, #0]
 800cf76:	f300 8143 	bgt.w	800d200 <_vfiprintf_r+0x7f4>
 800cf7a:	6074      	str	r4, [r6, #4]
 800cf7c:	2a07      	cmp	r2, #7
 800cf7e:	440c      	add	r4, r1
 800cf80:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800cf84:	f340 814d 	ble.w	800d222 <_vfiprintf_r+0x816>
 800cf88:	aa0e      	add	r2, sp, #56	; 0x38
 800cf8a:	4639      	mov	r1, r7
 800cf8c:	4648      	mov	r0, r9
 800cf8e:	f7ff fd0b 	bl	800c9a8 <__sprint_r>
 800cf92:	2800      	cmp	r0, #0
 800cf94:	f040 816d 	bne.w	800d272 <_vfiprintf_r+0x866>
 800cf98:	ae11      	add	r6, sp, #68	; 0x44
 800cf9a:	9b00      	ldr	r3, [sp, #0]
 800cf9c:	9a00      	ldr	r2, [sp, #0]
 800cf9e:	6073      	str	r3, [r6, #4]
 800cfa0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cfa2:	f8c6 b000 	str.w	fp, [r6]
 800cfa6:	4413      	add	r3, r2
 800cfa8:	9310      	str	r3, [sp, #64]	; 0x40
 800cfaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cfac:	3301      	adds	r3, #1
 800cfae:	2b07      	cmp	r3, #7
 800cfb0:	930f      	str	r3, [sp, #60]	; 0x3c
 800cfb2:	f300 8138 	bgt.w	800d226 <_vfiprintf_r+0x81a>
 800cfb6:	f106 0308 	add.w	r3, r6, #8
 800cfba:	f01a 0f04 	tst.w	sl, #4
 800cfbe:	f040 813a 	bne.w	800d236 <_vfiprintf_r+0x82a>
 800cfc2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800cfc6:	9904      	ldr	r1, [sp, #16]
 800cfc8:	428a      	cmp	r2, r1
 800cfca:	bfac      	ite	ge
 800cfcc:	189b      	addge	r3, r3, r2
 800cfce:	185b      	addlt	r3, r3, r1
 800cfd0:	9302      	str	r3, [sp, #8]
 800cfd2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cfd4:	b13b      	cbz	r3, 800cfe6 <_vfiprintf_r+0x5da>
 800cfd6:	aa0e      	add	r2, sp, #56	; 0x38
 800cfd8:	4639      	mov	r1, r7
 800cfda:	4648      	mov	r0, r9
 800cfdc:	f7ff fce4 	bl	800c9a8 <__sprint_r>
 800cfe0:	2800      	cmp	r0, #0
 800cfe2:	f040 8146 	bne.w	800d272 <_vfiprintf_r+0x866>
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	930f      	str	r3, [sp, #60]	; 0x3c
 800cfea:	ae11      	add	r6, sp, #68	; 0x44
 800cfec:	e6ca      	b.n	800cd84 <_vfiprintf_r+0x378>
 800cfee:	4658      	mov	r0, fp
 800cff0:	f7f3 f93e 	bl	8000270 <strlen>
 800cff4:	9000      	str	r0, [sp, #0]
 800cff6:	e736      	b.n	800ce66 <_vfiprintf_r+0x45a>
 800cff8:	f04a 0a10 	orr.w	sl, sl, #16
 800cffc:	f01a 0320 	ands.w	r3, sl, #32
 800d000:	d008      	beq.n	800d014 <_vfiprintf_r+0x608>
 800d002:	3407      	adds	r4, #7
 800d004:	f024 0307 	bic.w	r3, r4, #7
 800d008:	4698      	mov	r8, r3
 800d00a:	685d      	ldr	r5, [r3, #4]
 800d00c:	f858 4b08 	ldr.w	r4, [r8], #8
 800d010:	2301      	movs	r3, #1
 800d012:	e6dd      	b.n	800cdd0 <_vfiprintf_r+0x3c4>
 800d014:	46a0      	mov	r8, r4
 800d016:	f01a 0510 	ands.w	r5, sl, #16
 800d01a:	f858 4b04 	ldr.w	r4, [r8], #4
 800d01e:	d001      	beq.n	800d024 <_vfiprintf_r+0x618>
 800d020:	461d      	mov	r5, r3
 800d022:	e7f5      	b.n	800d010 <_vfiprintf_r+0x604>
 800d024:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800d028:	d001      	beq.n	800d02e <_vfiprintf_r+0x622>
 800d02a:	b2a4      	uxth	r4, r4
 800d02c:	e7f0      	b.n	800d010 <_vfiprintf_r+0x604>
 800d02e:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800d032:	d0ed      	beq.n	800d010 <_vfiprintf_r+0x604>
 800d034:	b2e4      	uxtb	r4, r4
 800d036:	e7f3      	b.n	800d020 <_vfiprintf_r+0x614>
 800d038:	4a1f      	ldr	r2, [pc, #124]	; (800d0b8 <_vfiprintf_r+0x6ac>)
 800d03a:	9205      	str	r2, [sp, #20]
 800d03c:	f01a 0220 	ands.w	r2, sl, #32
 800d040:	d018      	beq.n	800d074 <_vfiprintf_r+0x668>
 800d042:	3407      	adds	r4, #7
 800d044:	f024 0207 	bic.w	r2, r4, #7
 800d048:	4690      	mov	r8, r2
 800d04a:	6855      	ldr	r5, [r2, #4]
 800d04c:	f858 4b08 	ldr.w	r4, [r8], #8
 800d050:	f01a 0f01 	tst.w	sl, #1
 800d054:	d009      	beq.n	800d06a <_vfiprintf_r+0x65e>
 800d056:	ea54 0205 	orrs.w	r2, r4, r5
 800d05a:	bf1f      	itttt	ne
 800d05c:	2230      	movne	r2, #48	; 0x30
 800d05e:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800d062:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800d066:	f04a 0a02 	orrne.w	sl, sl, #2
 800d06a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800d06e:	e6e3      	b.n	800ce38 <_vfiprintf_r+0x42c>
 800d070:	4a0e      	ldr	r2, [pc, #56]	; (800d0ac <_vfiprintf_r+0x6a0>)
 800d072:	e7e2      	b.n	800d03a <_vfiprintf_r+0x62e>
 800d074:	46a0      	mov	r8, r4
 800d076:	f01a 0510 	ands.w	r5, sl, #16
 800d07a:	f858 4b04 	ldr.w	r4, [r8], #4
 800d07e:	d001      	beq.n	800d084 <_vfiprintf_r+0x678>
 800d080:	4615      	mov	r5, r2
 800d082:	e7e5      	b.n	800d050 <_vfiprintf_r+0x644>
 800d084:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 800d088:	d001      	beq.n	800d08e <_vfiprintf_r+0x682>
 800d08a:	b2a4      	uxth	r4, r4
 800d08c:	e7e0      	b.n	800d050 <_vfiprintf_r+0x644>
 800d08e:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800d092:	d0dd      	beq.n	800d050 <_vfiprintf_r+0x644>
 800d094:	b2e4      	uxtb	r4, r4
 800d096:	e7f3      	b.n	800d080 <_vfiprintf_r+0x674>
 800d098:	2c0a      	cmp	r4, #10
 800d09a:	f175 0300 	sbcs.w	r3, r5, #0
 800d09e:	d20d      	bcs.n	800d0bc <_vfiprintf_r+0x6b0>
 800d0a0:	3430      	adds	r4, #48	; 0x30
 800d0a2:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800d0a6:	f10d 0be7 	add.w	fp, sp, #231	; 0xe7
 800d0aa:	e135      	b.n	800d318 <_vfiprintf_r+0x90c>
 800d0ac:	0800e0cc 	.word	0x0800e0cc
 800d0b0:	0800e423 	.word	0x0800e423
 800d0b4:	0800e433 	.word	0x0800e433
 800d0b8:	0800e0dd 	.word	0x0800e0dd
 800d0bc:	ab3a      	add	r3, sp, #232	; 0xe8
 800d0be:	9308      	str	r3, [sp, #32]
 800d0c0:	9b04      	ldr	r3, [sp, #16]
 800d0c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d0c6:	f04f 0a00 	mov.w	sl, #0
 800d0ca:	9309      	str	r3, [sp, #36]	; 0x24
 800d0cc:	220a      	movs	r2, #10
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	4620      	mov	r0, r4
 800d0d2:	4629      	mov	r1, r5
 800d0d4:	f7f3 fd68 	bl	8000ba8 <__aeabi_uldivmod>
 800d0d8:	9b08      	ldr	r3, [sp, #32]
 800d0da:	3230      	adds	r2, #48	; 0x30
 800d0dc:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800d0e0:	f803 2c01 	strb.w	r2, [r3, #-1]
 800d0e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0e6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d0ea:	f10a 0a01 	add.w	sl, sl, #1
 800d0ee:	b1d3      	cbz	r3, 800d126 <_vfiprintf_r+0x71a>
 800d0f0:	9b06      	ldr	r3, [sp, #24]
 800d0f2:	781a      	ldrb	r2, [r3, #0]
 800d0f4:	4552      	cmp	r2, sl
 800d0f6:	d116      	bne.n	800d126 <_vfiprintf_r+0x71a>
 800d0f8:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800d0fc:	d013      	beq.n	800d126 <_vfiprintf_r+0x71a>
 800d0fe:	2c0a      	cmp	r4, #10
 800d100:	f175 0200 	sbcs.w	r2, r5, #0
 800d104:	d30f      	bcc.n	800d126 <_vfiprintf_r+0x71a>
 800d106:	9b07      	ldr	r3, [sp, #28]
 800d108:	ebab 0b03 	sub.w	fp, fp, r3
 800d10c:	461a      	mov	r2, r3
 800d10e:	ee18 1a10 	vmov	r1, s16
 800d112:	4658      	mov	r0, fp
 800d114:	f7fd ff31 	bl	800af7a <strncpy>
 800d118:	9b06      	ldr	r3, [sp, #24]
 800d11a:	785a      	ldrb	r2, [r3, #1]
 800d11c:	b16a      	cbz	r2, 800d13a <_vfiprintf_r+0x72e>
 800d11e:	3301      	adds	r3, #1
 800d120:	9306      	str	r3, [sp, #24]
 800d122:	f04f 0a00 	mov.w	sl, #0
 800d126:	2c0a      	cmp	r4, #10
 800d128:	f175 0500 	sbcs.w	r5, r5, #0
 800d12c:	f0c0 80f4 	bcc.w	800d318 <_vfiprintf_r+0x90c>
 800d130:	e9dd 450a 	ldrd	r4, r5, [sp, #40]	; 0x28
 800d134:	f8cd b020 	str.w	fp, [sp, #32]
 800d138:	e7c8      	b.n	800d0cc <_vfiprintf_r+0x6c0>
 800d13a:	4692      	mov	sl, r2
 800d13c:	e7f3      	b.n	800d126 <_vfiprintf_r+0x71a>
 800d13e:	f004 020f 	and.w	r2, r4, #15
 800d142:	9b05      	ldr	r3, [sp, #20]
 800d144:	0924      	lsrs	r4, r4, #4
 800d146:	5c9a      	ldrb	r2, [r3, r2]
 800d148:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 800d14c:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800d150:	092d      	lsrs	r5, r5, #4
 800d152:	ea54 0205 	orrs.w	r2, r4, r5
 800d156:	d1f2      	bne.n	800d13e <_vfiprintf_r+0x732>
 800d158:	e0de      	b.n	800d318 <_vfiprintf_r+0x90c>
 800d15a:	b933      	cbnz	r3, 800d16a <_vfiprintf_r+0x75e>
 800d15c:	f01a 0f01 	tst.w	sl, #1
 800d160:	d003      	beq.n	800d16a <_vfiprintf_r+0x75e>
 800d162:	2330      	movs	r3, #48	; 0x30
 800d164:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800d168:	e79d      	b.n	800d0a6 <_vfiprintf_r+0x69a>
 800d16a:	f10d 0be8 	add.w	fp, sp, #232	; 0xe8
 800d16e:	e0d3      	b.n	800d318 <_vfiprintf_r+0x90c>
 800d170:	2b00      	cmp	r3, #0
 800d172:	f000 809f 	beq.w	800d2b4 <_vfiprintf_r+0x8a8>
 800d176:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800d17a:	2300      	movs	r3, #0
 800d17c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800d180:	46a0      	mov	r8, r4
 800d182:	e5c0      	b.n	800cd06 <_vfiprintf_r+0x2fa>
 800d184:	4605      	mov	r5, r0
 800d186:	e66e      	b.n	800ce66 <_vfiprintf_r+0x45a>
 800d188:	2110      	movs	r1, #16
 800d18a:	6071      	str	r1, [r6, #4]
 800d18c:	2a07      	cmp	r2, #7
 800d18e:	4461      	add	r1, ip
 800d190:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800d194:	dd08      	ble.n	800d1a8 <_vfiprintf_r+0x79c>
 800d196:	aa0e      	add	r2, sp, #56	; 0x38
 800d198:	4639      	mov	r1, r7
 800d19a:	4648      	mov	r0, r9
 800d19c:	f7ff fc04 	bl	800c9a8 <__sprint_r>
 800d1a0:	2800      	cmp	r0, #0
 800d1a2:	d166      	bne.n	800d272 <_vfiprintf_r+0x866>
 800d1a4:	4b60      	ldr	r3, [pc, #384]	; (800d328 <_vfiprintf_r+0x91c>)
 800d1a6:	a811      	add	r0, sp, #68	; 0x44
 800d1a8:	3c10      	subs	r4, #16
 800d1aa:	4606      	mov	r6, r0
 800d1ac:	e676      	b.n	800ce9c <_vfiprintf_r+0x490>
 800d1ae:	4606      	mov	r6, r0
 800d1b0:	e68e      	b.n	800ced0 <_vfiprintf_r+0x4c4>
 800d1b2:	aa0e      	add	r2, sp, #56	; 0x38
 800d1b4:	4639      	mov	r1, r7
 800d1b6:	4648      	mov	r0, r9
 800d1b8:	f7ff fbf6 	bl	800c9a8 <__sprint_r>
 800d1bc:	2800      	cmp	r0, #0
 800d1be:	d158      	bne.n	800d272 <_vfiprintf_r+0x866>
 800d1c0:	ae11      	add	r6, sp, #68	; 0x44
 800d1c2:	e697      	b.n	800cef4 <_vfiprintf_r+0x4e8>
 800d1c4:	aa0e      	add	r2, sp, #56	; 0x38
 800d1c6:	4639      	mov	r1, r7
 800d1c8:	4648      	mov	r0, r9
 800d1ca:	f7ff fbed 	bl	800c9a8 <__sprint_r>
 800d1ce:	2800      	cmp	r0, #0
 800d1d0:	d14f      	bne.n	800d272 <_vfiprintf_r+0x866>
 800d1d2:	ae11      	add	r6, sp, #68	; 0x44
 800d1d4:	e69e      	b.n	800cf14 <_vfiprintf_r+0x508>
 800d1d6:	2110      	movs	r1, #16
 800d1d8:	6071      	str	r1, [r6, #4]
 800d1da:	2a07      	cmp	r2, #7
 800d1dc:	4461      	add	r1, ip
 800d1de:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800d1e2:	dd08      	ble.n	800d1f6 <_vfiprintf_r+0x7ea>
 800d1e4:	aa0e      	add	r2, sp, #56	; 0x38
 800d1e6:	4639      	mov	r1, r7
 800d1e8:	4648      	mov	r0, r9
 800d1ea:	f7ff fbdd 	bl	800c9a8 <__sprint_r>
 800d1ee:	2800      	cmp	r0, #0
 800d1f0:	d13f      	bne.n	800d272 <_vfiprintf_r+0x866>
 800d1f2:	4b4e      	ldr	r3, [pc, #312]	; (800d32c <_vfiprintf_r+0x920>)
 800d1f4:	a811      	add	r0, sp, #68	; 0x44
 800d1f6:	3c10      	subs	r4, #16
 800d1f8:	4606      	mov	r6, r0
 800d1fa:	e694      	b.n	800cf26 <_vfiprintf_r+0x51a>
 800d1fc:	4606      	mov	r6, r0
 800d1fe:	e6ac      	b.n	800cf5a <_vfiprintf_r+0x54e>
 800d200:	3110      	adds	r1, #16
 800d202:	2a07      	cmp	r2, #7
 800d204:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800d208:	6073      	str	r3, [r6, #4]
 800d20a:	dd07      	ble.n	800d21c <_vfiprintf_r+0x810>
 800d20c:	aa0e      	add	r2, sp, #56	; 0x38
 800d20e:	4639      	mov	r1, r7
 800d210:	4648      	mov	r0, r9
 800d212:	f7ff fbc9 	bl	800c9a8 <__sprint_r>
 800d216:	bb60      	cbnz	r0, 800d272 <_vfiprintf_r+0x866>
 800d218:	a811      	add	r0, sp, #68	; 0x44
 800d21a:	2310      	movs	r3, #16
 800d21c:	3c10      	subs	r4, #16
 800d21e:	4606      	mov	r6, r0
 800d220:	e6a1      	b.n	800cf66 <_vfiprintf_r+0x55a>
 800d222:	4606      	mov	r6, r0
 800d224:	e6b9      	b.n	800cf9a <_vfiprintf_r+0x58e>
 800d226:	aa0e      	add	r2, sp, #56	; 0x38
 800d228:	4639      	mov	r1, r7
 800d22a:	4648      	mov	r0, r9
 800d22c:	f7ff fbbc 	bl	800c9a8 <__sprint_r>
 800d230:	b9f8      	cbnz	r0, 800d272 <_vfiprintf_r+0x866>
 800d232:	ab11      	add	r3, sp, #68	; 0x44
 800d234:	e6c1      	b.n	800cfba <_vfiprintf_r+0x5ae>
 800d236:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 800d23a:	1a54      	subs	r4, r2, r1
 800d23c:	2c00      	cmp	r4, #0
 800d23e:	f77f aec0 	ble.w	800cfc2 <_vfiprintf_r+0x5b6>
 800d242:	4d39      	ldr	r5, [pc, #228]	; (800d328 <_vfiprintf_r+0x91c>)
 800d244:	2610      	movs	r6, #16
 800d246:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800d24a:	2c10      	cmp	r4, #16
 800d24c:	f102 0201 	add.w	r2, r2, #1
 800d250:	601d      	str	r5, [r3, #0]
 800d252:	dc1d      	bgt.n	800d290 <_vfiprintf_r+0x884>
 800d254:	605c      	str	r4, [r3, #4]
 800d256:	2a07      	cmp	r2, #7
 800d258:	440c      	add	r4, r1
 800d25a:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800d25e:	f77f aeb0 	ble.w	800cfc2 <_vfiprintf_r+0x5b6>
 800d262:	aa0e      	add	r2, sp, #56	; 0x38
 800d264:	4639      	mov	r1, r7
 800d266:	4648      	mov	r0, r9
 800d268:	f7ff fb9e 	bl	800c9a8 <__sprint_r>
 800d26c:	2800      	cmp	r0, #0
 800d26e:	f43f aea8 	beq.w	800cfc2 <_vfiprintf_r+0x5b6>
 800d272:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d274:	07d9      	lsls	r1, r3, #31
 800d276:	d405      	bmi.n	800d284 <_vfiprintf_r+0x878>
 800d278:	89bb      	ldrh	r3, [r7, #12]
 800d27a:	059a      	lsls	r2, r3, #22
 800d27c:	d402      	bmi.n	800d284 <_vfiprintf_r+0x878>
 800d27e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d280:	f7fc f809 	bl	8009296 <__retarget_lock_release_recursive>
 800d284:	89bb      	ldrh	r3, [r7, #12]
 800d286:	065b      	lsls	r3, r3, #25
 800d288:	f57f abf3 	bpl.w	800ca72 <_vfiprintf_r+0x66>
 800d28c:	f7ff bbee 	b.w	800ca6c <_vfiprintf_r+0x60>
 800d290:	3110      	adds	r1, #16
 800d292:	2a07      	cmp	r2, #7
 800d294:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800d298:	605e      	str	r6, [r3, #4]
 800d29a:	dc02      	bgt.n	800d2a2 <_vfiprintf_r+0x896>
 800d29c:	3308      	adds	r3, #8
 800d29e:	3c10      	subs	r4, #16
 800d2a0:	e7d1      	b.n	800d246 <_vfiprintf_r+0x83a>
 800d2a2:	aa0e      	add	r2, sp, #56	; 0x38
 800d2a4:	4639      	mov	r1, r7
 800d2a6:	4648      	mov	r0, r9
 800d2a8:	f7ff fb7e 	bl	800c9a8 <__sprint_r>
 800d2ac:	2800      	cmp	r0, #0
 800d2ae:	d1e0      	bne.n	800d272 <_vfiprintf_r+0x866>
 800d2b0:	ab11      	add	r3, sp, #68	; 0x44
 800d2b2:	e7f4      	b.n	800d29e <_vfiprintf_r+0x892>
 800d2b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2b6:	b913      	cbnz	r3, 800d2be <_vfiprintf_r+0x8b2>
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	930f      	str	r3, [sp, #60]	; 0x3c
 800d2bc:	e7d9      	b.n	800d272 <_vfiprintf_r+0x866>
 800d2be:	aa0e      	add	r2, sp, #56	; 0x38
 800d2c0:	4639      	mov	r1, r7
 800d2c2:	4648      	mov	r0, r9
 800d2c4:	f7ff fb70 	bl	800c9a8 <__sprint_r>
 800d2c8:	2800      	cmp	r0, #0
 800d2ca:	d0f5      	beq.n	800d2b8 <_vfiprintf_r+0x8ac>
 800d2cc:	e7d1      	b.n	800d272 <_vfiprintf_r+0x866>
 800d2ce:	ea54 0205 	orrs.w	r2, r4, r5
 800d2d2:	f8cd a010 	str.w	sl, [sp, #16]
 800d2d6:	f43f ad8d 	beq.w	800cdf4 <_vfiprintf_r+0x3e8>
 800d2da:	2b01      	cmp	r3, #1
 800d2dc:	f43f aedc 	beq.w	800d098 <_vfiprintf_r+0x68c>
 800d2e0:	2b02      	cmp	r3, #2
 800d2e2:	f10d 0be8 	add.w	fp, sp, #232	; 0xe8
 800d2e6:	f43f af2a 	beq.w	800d13e <_vfiprintf_r+0x732>
 800d2ea:	f004 0207 	and.w	r2, r4, #7
 800d2ee:	08e4      	lsrs	r4, r4, #3
 800d2f0:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800d2f4:	08ed      	lsrs	r5, r5, #3
 800d2f6:	3230      	adds	r2, #48	; 0x30
 800d2f8:	ea54 0005 	orrs.w	r0, r4, r5
 800d2fc:	4659      	mov	r1, fp
 800d2fe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 800d302:	d1f2      	bne.n	800d2ea <_vfiprintf_r+0x8de>
 800d304:	9b04      	ldr	r3, [sp, #16]
 800d306:	07d8      	lsls	r0, r3, #31
 800d308:	d506      	bpl.n	800d318 <_vfiprintf_r+0x90c>
 800d30a:	2a30      	cmp	r2, #48	; 0x30
 800d30c:	d004      	beq.n	800d318 <_vfiprintf_r+0x90c>
 800d30e:	2230      	movs	r2, #48	; 0x30
 800d310:	f80b 2c01 	strb.w	r2, [fp, #-1]
 800d314:	f1a1 0b02 	sub.w	fp, r1, #2
 800d318:	ab3a      	add	r3, sp, #232	; 0xe8
 800d31a:	eba3 030b 	sub.w	r3, r3, fp
 800d31e:	9d00      	ldr	r5, [sp, #0]
 800d320:	f8dd a010 	ldr.w	sl, [sp, #16]
 800d324:	9300      	str	r3, [sp, #0]
 800d326:	e59e      	b.n	800ce66 <_vfiprintf_r+0x45a>
 800d328:	0800e423 	.word	0x0800e423
 800d32c:	0800e433 	.word	0x0800e433

0800d330 <__sbprintf>:
 800d330:	b570      	push	{r4, r5, r6, lr}
 800d332:	460c      	mov	r4, r1
 800d334:	8989      	ldrh	r1, [r1, #12]
 800d336:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 800d33a:	f021 0102 	bic.w	r1, r1, #2
 800d33e:	f8ad 1014 	strh.w	r1, [sp, #20]
 800d342:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800d344:	911b      	str	r1, [sp, #108]	; 0x6c
 800d346:	89e1      	ldrh	r1, [r4, #14]
 800d348:	f8ad 1016 	strh.w	r1, [sp, #22]
 800d34c:	69e1      	ldr	r1, [r4, #28]
 800d34e:	9109      	str	r1, [sp, #36]	; 0x24
 800d350:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d352:	910b      	str	r1, [sp, #44]	; 0x2c
 800d354:	a91c      	add	r1, sp, #112	; 0x70
 800d356:	9102      	str	r1, [sp, #8]
 800d358:	9106      	str	r1, [sp, #24]
 800d35a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d35e:	4606      	mov	r6, r0
 800d360:	9104      	str	r1, [sp, #16]
 800d362:	9107      	str	r1, [sp, #28]
 800d364:	a818      	add	r0, sp, #96	; 0x60
 800d366:	2100      	movs	r1, #0
 800d368:	e9cd 3200 	strd	r3, r2, [sp]
 800d36c:	9108      	str	r1, [sp, #32]
 800d36e:	f7fb ff8f 	bl	8009290 <__retarget_lock_init_recursive>
 800d372:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d376:	a902      	add	r1, sp, #8
 800d378:	4630      	mov	r0, r6
 800d37a:	f7ff fb47 	bl	800ca0c <_vfiprintf_r>
 800d37e:	1e05      	subs	r5, r0, #0
 800d380:	db07      	blt.n	800d392 <__sbprintf+0x62>
 800d382:	a902      	add	r1, sp, #8
 800d384:	4630      	mov	r0, r6
 800d386:	f7fd fdd3 	bl	800af30 <_fflush_r>
 800d38a:	2800      	cmp	r0, #0
 800d38c:	bf18      	it	ne
 800d38e:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800d392:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 800d396:	9818      	ldr	r0, [sp, #96]	; 0x60
 800d398:	065b      	lsls	r3, r3, #25
 800d39a:	bf42      	ittt	mi
 800d39c:	89a3      	ldrhmi	r3, [r4, #12]
 800d39e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800d3a2:	81a3      	strhmi	r3, [r4, #12]
 800d3a4:	f7fb ff75 	bl	8009292 <__retarget_lock_close_recursive>
 800d3a8:	4628      	mov	r0, r5
 800d3aa:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 800d3ae:	bd70      	pop	{r4, r5, r6, pc}

0800d3b0 <__sfvwrite_r>:
 800d3b0:	6893      	ldr	r3, [r2, #8]
 800d3b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3b6:	4606      	mov	r6, r0
 800d3b8:	460c      	mov	r4, r1
 800d3ba:	4691      	mov	r9, r2
 800d3bc:	b91b      	cbnz	r3, 800d3c6 <__sfvwrite_r+0x16>
 800d3be:	2000      	movs	r0, #0
 800d3c0:	b003      	add	sp, #12
 800d3c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3c6:	898b      	ldrh	r3, [r1, #12]
 800d3c8:	0718      	lsls	r0, r3, #28
 800d3ca:	d54f      	bpl.n	800d46c <__sfvwrite_r+0xbc>
 800d3cc:	690b      	ldr	r3, [r1, #16]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d04c      	beq.n	800d46c <__sfvwrite_r+0xbc>
 800d3d2:	89a3      	ldrh	r3, [r4, #12]
 800d3d4:	f8d9 8000 	ldr.w	r8, [r9]
 800d3d8:	f013 0702 	ands.w	r7, r3, #2
 800d3dc:	d16b      	bne.n	800d4b6 <__sfvwrite_r+0x106>
 800d3de:	f013 0301 	ands.w	r3, r3, #1
 800d3e2:	f000 809b 	beq.w	800d51c <__sfvwrite_r+0x16c>
 800d3e6:	4638      	mov	r0, r7
 800d3e8:	46ba      	mov	sl, r7
 800d3ea:	46bb      	mov	fp, r7
 800d3ec:	f1bb 0f00 	cmp.w	fp, #0
 800d3f0:	f000 8102 	beq.w	800d5f8 <__sfvwrite_r+0x248>
 800d3f4:	b950      	cbnz	r0, 800d40c <__sfvwrite_r+0x5c>
 800d3f6:	465a      	mov	r2, fp
 800d3f8:	210a      	movs	r1, #10
 800d3fa:	4650      	mov	r0, sl
 800d3fc:	f7f2 fee8 	bl	80001d0 <memchr>
 800d400:	2800      	cmp	r0, #0
 800d402:	f000 80ff 	beq.w	800d604 <__sfvwrite_r+0x254>
 800d406:	3001      	adds	r0, #1
 800d408:	eba0 070a 	sub.w	r7, r0, sl
 800d40c:	6820      	ldr	r0, [r4, #0]
 800d40e:	6921      	ldr	r1, [r4, #16]
 800d410:	68a5      	ldr	r5, [r4, #8]
 800d412:	6963      	ldr	r3, [r4, #20]
 800d414:	455f      	cmp	r7, fp
 800d416:	463a      	mov	r2, r7
 800d418:	bf28      	it	cs
 800d41a:	465a      	movcs	r2, fp
 800d41c:	4288      	cmp	r0, r1
 800d41e:	f240 80f4 	bls.w	800d60a <__sfvwrite_r+0x25a>
 800d422:	441d      	add	r5, r3
 800d424:	42aa      	cmp	r2, r5
 800d426:	f340 80f0 	ble.w	800d60a <__sfvwrite_r+0x25a>
 800d42a:	4651      	mov	r1, sl
 800d42c:	462a      	mov	r2, r5
 800d42e:	f7ff f86c 	bl	800c50a <memmove>
 800d432:	6823      	ldr	r3, [r4, #0]
 800d434:	442b      	add	r3, r5
 800d436:	6023      	str	r3, [r4, #0]
 800d438:	4621      	mov	r1, r4
 800d43a:	4630      	mov	r0, r6
 800d43c:	f7fd fd78 	bl	800af30 <_fflush_r>
 800d440:	2800      	cmp	r0, #0
 800d442:	d166      	bne.n	800d512 <__sfvwrite_r+0x162>
 800d444:	1b7f      	subs	r7, r7, r5
 800d446:	f040 80f8 	bne.w	800d63a <__sfvwrite_r+0x28a>
 800d44a:	4621      	mov	r1, r4
 800d44c:	4630      	mov	r0, r6
 800d44e:	f7fd fd6f 	bl	800af30 <_fflush_r>
 800d452:	2800      	cmp	r0, #0
 800d454:	d15d      	bne.n	800d512 <__sfvwrite_r+0x162>
 800d456:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d45a:	1b5b      	subs	r3, r3, r5
 800d45c:	44aa      	add	sl, r5
 800d45e:	ebab 0b05 	sub.w	fp, fp, r5
 800d462:	f8c9 3008 	str.w	r3, [r9, #8]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d1c0      	bne.n	800d3ec <__sfvwrite_r+0x3c>
 800d46a:	e7a8      	b.n	800d3be <__sfvwrite_r+0xe>
 800d46c:	4621      	mov	r1, r4
 800d46e:	4630      	mov	r0, r6
 800d470:	f000 f8e8 	bl	800d644 <__swsetup_r>
 800d474:	2800      	cmp	r0, #0
 800d476:	d0ac      	beq.n	800d3d2 <__sfvwrite_r+0x22>
 800d478:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d47c:	e7a0      	b.n	800d3c0 <__sfvwrite_r+0x10>
 800d47e:	e9d8 a500 	ldrd	sl, r5, [r8]
 800d482:	f108 0808 	add.w	r8, r8, #8
 800d486:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 800d48a:	69e1      	ldr	r1, [r4, #28]
 800d48c:	2d00      	cmp	r5, #0
 800d48e:	d0f6      	beq.n	800d47e <__sfvwrite_r+0xce>
 800d490:	42bd      	cmp	r5, r7
 800d492:	462b      	mov	r3, r5
 800d494:	4652      	mov	r2, sl
 800d496:	bf28      	it	cs
 800d498:	463b      	movcs	r3, r7
 800d49a:	4630      	mov	r0, r6
 800d49c:	47d8      	blx	fp
 800d49e:	2800      	cmp	r0, #0
 800d4a0:	dd37      	ble.n	800d512 <__sfvwrite_r+0x162>
 800d4a2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d4a6:	1a1b      	subs	r3, r3, r0
 800d4a8:	4482      	add	sl, r0
 800d4aa:	1a2d      	subs	r5, r5, r0
 800d4ac:	f8c9 3008 	str.w	r3, [r9, #8]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d1e8      	bne.n	800d486 <__sfvwrite_r+0xd6>
 800d4b4:	e783      	b.n	800d3be <__sfvwrite_r+0xe>
 800d4b6:	f04f 0a00 	mov.w	sl, #0
 800d4ba:	4f61      	ldr	r7, [pc, #388]	; (800d640 <__sfvwrite_r+0x290>)
 800d4bc:	4655      	mov	r5, sl
 800d4be:	e7e2      	b.n	800d486 <__sfvwrite_r+0xd6>
 800d4c0:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800d4c4:	f108 0808 	add.w	r8, r8, #8
 800d4c8:	6820      	ldr	r0, [r4, #0]
 800d4ca:	68a2      	ldr	r2, [r4, #8]
 800d4cc:	f1ba 0f00 	cmp.w	sl, #0
 800d4d0:	d0f6      	beq.n	800d4c0 <__sfvwrite_r+0x110>
 800d4d2:	89a3      	ldrh	r3, [r4, #12]
 800d4d4:	0599      	lsls	r1, r3, #22
 800d4d6:	d563      	bpl.n	800d5a0 <__sfvwrite_r+0x1f0>
 800d4d8:	4552      	cmp	r2, sl
 800d4da:	d836      	bhi.n	800d54a <__sfvwrite_r+0x19a>
 800d4dc:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800d4e0:	d033      	beq.n	800d54a <__sfvwrite_r+0x19a>
 800d4e2:	6921      	ldr	r1, [r4, #16]
 800d4e4:	6965      	ldr	r5, [r4, #20]
 800d4e6:	eba0 0b01 	sub.w	fp, r0, r1
 800d4ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d4ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d4f2:	f10b 0201 	add.w	r2, fp, #1
 800d4f6:	106d      	asrs	r5, r5, #1
 800d4f8:	4452      	add	r2, sl
 800d4fa:	4295      	cmp	r5, r2
 800d4fc:	bf38      	it	cc
 800d4fe:	4615      	movcc	r5, r2
 800d500:	055b      	lsls	r3, r3, #21
 800d502:	d53d      	bpl.n	800d580 <__sfvwrite_r+0x1d0>
 800d504:	4629      	mov	r1, r5
 800d506:	4630      	mov	r0, r6
 800d508:	f7fb fff8 	bl	80094fc <_malloc_r>
 800d50c:	b948      	cbnz	r0, 800d522 <__sfvwrite_r+0x172>
 800d50e:	230c      	movs	r3, #12
 800d510:	6033      	str	r3, [r6, #0]
 800d512:	89a3      	ldrh	r3, [r4, #12]
 800d514:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d518:	81a3      	strh	r3, [r4, #12]
 800d51a:	e7ad      	b.n	800d478 <__sfvwrite_r+0xc8>
 800d51c:	461f      	mov	r7, r3
 800d51e:	469a      	mov	sl, r3
 800d520:	e7d2      	b.n	800d4c8 <__sfvwrite_r+0x118>
 800d522:	465a      	mov	r2, fp
 800d524:	6921      	ldr	r1, [r4, #16]
 800d526:	9001      	str	r0, [sp, #4]
 800d528:	f7fb feb6 	bl	8009298 <memcpy>
 800d52c:	89a2      	ldrh	r2, [r4, #12]
 800d52e:	9b01      	ldr	r3, [sp, #4]
 800d530:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800d534:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d538:	81a2      	strh	r2, [r4, #12]
 800d53a:	6123      	str	r3, [r4, #16]
 800d53c:	6165      	str	r5, [r4, #20]
 800d53e:	445b      	add	r3, fp
 800d540:	eba5 050b 	sub.w	r5, r5, fp
 800d544:	6023      	str	r3, [r4, #0]
 800d546:	4652      	mov	r2, sl
 800d548:	60a5      	str	r5, [r4, #8]
 800d54a:	4552      	cmp	r2, sl
 800d54c:	bf28      	it	cs
 800d54e:	4652      	movcs	r2, sl
 800d550:	6820      	ldr	r0, [r4, #0]
 800d552:	9201      	str	r2, [sp, #4]
 800d554:	4639      	mov	r1, r7
 800d556:	f7fe ffd8 	bl	800c50a <memmove>
 800d55a:	68a3      	ldr	r3, [r4, #8]
 800d55c:	9a01      	ldr	r2, [sp, #4]
 800d55e:	1a9b      	subs	r3, r3, r2
 800d560:	60a3      	str	r3, [r4, #8]
 800d562:	6823      	ldr	r3, [r4, #0]
 800d564:	4413      	add	r3, r2
 800d566:	4655      	mov	r5, sl
 800d568:	6023      	str	r3, [r4, #0]
 800d56a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d56e:	1b5b      	subs	r3, r3, r5
 800d570:	442f      	add	r7, r5
 800d572:	ebaa 0a05 	sub.w	sl, sl, r5
 800d576:	f8c9 3008 	str.w	r3, [r9, #8]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d1a4      	bne.n	800d4c8 <__sfvwrite_r+0x118>
 800d57e:	e71e      	b.n	800d3be <__sfvwrite_r+0xe>
 800d580:	462a      	mov	r2, r5
 800d582:	4630      	mov	r0, r6
 800d584:	f7ff f848 	bl	800c618 <_realloc_r>
 800d588:	4603      	mov	r3, r0
 800d58a:	2800      	cmp	r0, #0
 800d58c:	d1d5      	bne.n	800d53a <__sfvwrite_r+0x18a>
 800d58e:	6921      	ldr	r1, [r4, #16]
 800d590:	4630      	mov	r0, r6
 800d592:	f7fb fef3 	bl	800937c <_free_r>
 800d596:	89a3      	ldrh	r3, [r4, #12]
 800d598:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d59c:	81a3      	strh	r3, [r4, #12]
 800d59e:	e7b6      	b.n	800d50e <__sfvwrite_r+0x15e>
 800d5a0:	6923      	ldr	r3, [r4, #16]
 800d5a2:	4283      	cmp	r3, r0
 800d5a4:	d302      	bcc.n	800d5ac <__sfvwrite_r+0x1fc>
 800d5a6:	6961      	ldr	r1, [r4, #20]
 800d5a8:	4551      	cmp	r1, sl
 800d5aa:	d915      	bls.n	800d5d8 <__sfvwrite_r+0x228>
 800d5ac:	4552      	cmp	r2, sl
 800d5ae:	bf28      	it	cs
 800d5b0:	4652      	movcs	r2, sl
 800d5b2:	4639      	mov	r1, r7
 800d5b4:	4615      	mov	r5, r2
 800d5b6:	f7fe ffa8 	bl	800c50a <memmove>
 800d5ba:	68a3      	ldr	r3, [r4, #8]
 800d5bc:	6822      	ldr	r2, [r4, #0]
 800d5be:	1b5b      	subs	r3, r3, r5
 800d5c0:	442a      	add	r2, r5
 800d5c2:	60a3      	str	r3, [r4, #8]
 800d5c4:	6022      	str	r2, [r4, #0]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d1cf      	bne.n	800d56a <__sfvwrite_r+0x1ba>
 800d5ca:	4621      	mov	r1, r4
 800d5cc:	4630      	mov	r0, r6
 800d5ce:	f7fd fcaf 	bl	800af30 <_fflush_r>
 800d5d2:	2800      	cmp	r0, #0
 800d5d4:	d0c9      	beq.n	800d56a <__sfvwrite_r+0x1ba>
 800d5d6:	e79c      	b.n	800d512 <__sfvwrite_r+0x162>
 800d5d8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d5dc:	459a      	cmp	sl, r3
 800d5de:	bf38      	it	cc
 800d5e0:	4653      	movcc	r3, sl
 800d5e2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d5e4:	fb93 f3f1 	sdiv	r3, r3, r1
 800d5e8:	463a      	mov	r2, r7
 800d5ea:	434b      	muls	r3, r1
 800d5ec:	4630      	mov	r0, r6
 800d5ee:	69e1      	ldr	r1, [r4, #28]
 800d5f0:	47a8      	blx	r5
 800d5f2:	1e05      	subs	r5, r0, #0
 800d5f4:	dcb9      	bgt.n	800d56a <__sfvwrite_r+0x1ba>
 800d5f6:	e78c      	b.n	800d512 <__sfvwrite_r+0x162>
 800d5f8:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800d5fc:	2000      	movs	r0, #0
 800d5fe:	f108 0808 	add.w	r8, r8, #8
 800d602:	e6f3      	b.n	800d3ec <__sfvwrite_r+0x3c>
 800d604:	f10b 0701 	add.w	r7, fp, #1
 800d608:	e700      	b.n	800d40c <__sfvwrite_r+0x5c>
 800d60a:	4293      	cmp	r3, r2
 800d60c:	dc08      	bgt.n	800d620 <__sfvwrite_r+0x270>
 800d60e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d610:	69e1      	ldr	r1, [r4, #28]
 800d612:	4652      	mov	r2, sl
 800d614:	4630      	mov	r0, r6
 800d616:	47a8      	blx	r5
 800d618:	1e05      	subs	r5, r0, #0
 800d61a:	f73f af13 	bgt.w	800d444 <__sfvwrite_r+0x94>
 800d61e:	e778      	b.n	800d512 <__sfvwrite_r+0x162>
 800d620:	4651      	mov	r1, sl
 800d622:	9201      	str	r2, [sp, #4]
 800d624:	f7fe ff71 	bl	800c50a <memmove>
 800d628:	9a01      	ldr	r2, [sp, #4]
 800d62a:	68a3      	ldr	r3, [r4, #8]
 800d62c:	1a9b      	subs	r3, r3, r2
 800d62e:	60a3      	str	r3, [r4, #8]
 800d630:	6823      	ldr	r3, [r4, #0]
 800d632:	4413      	add	r3, r2
 800d634:	6023      	str	r3, [r4, #0]
 800d636:	4615      	mov	r5, r2
 800d638:	e704      	b.n	800d444 <__sfvwrite_r+0x94>
 800d63a:	2001      	movs	r0, #1
 800d63c:	e70b      	b.n	800d456 <__sfvwrite_r+0xa6>
 800d63e:	bf00      	nop
 800d640:	7ffffc00 	.word	0x7ffffc00

0800d644 <__swsetup_r>:
 800d644:	b538      	push	{r3, r4, r5, lr}
 800d646:	4b2a      	ldr	r3, [pc, #168]	; (800d6f0 <__swsetup_r+0xac>)
 800d648:	4605      	mov	r5, r0
 800d64a:	6818      	ldr	r0, [r3, #0]
 800d64c:	460c      	mov	r4, r1
 800d64e:	b118      	cbz	r0, 800d658 <__swsetup_r+0x14>
 800d650:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800d652:	b90b      	cbnz	r3, 800d658 <__swsetup_r+0x14>
 800d654:	f7fb fcdc 	bl	8009010 <__sinit>
 800d658:	89a3      	ldrh	r3, [r4, #12]
 800d65a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d65e:	0718      	lsls	r0, r3, #28
 800d660:	d422      	bmi.n	800d6a8 <__swsetup_r+0x64>
 800d662:	06d9      	lsls	r1, r3, #27
 800d664:	d407      	bmi.n	800d676 <__swsetup_r+0x32>
 800d666:	2309      	movs	r3, #9
 800d668:	602b      	str	r3, [r5, #0]
 800d66a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d66e:	81a3      	strh	r3, [r4, #12]
 800d670:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d674:	e034      	b.n	800d6e0 <__swsetup_r+0x9c>
 800d676:	0758      	lsls	r0, r3, #29
 800d678:	d512      	bpl.n	800d6a0 <__swsetup_r+0x5c>
 800d67a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d67c:	b141      	cbz	r1, 800d690 <__swsetup_r+0x4c>
 800d67e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d682:	4299      	cmp	r1, r3
 800d684:	d002      	beq.n	800d68c <__swsetup_r+0x48>
 800d686:	4628      	mov	r0, r5
 800d688:	f7fb fe78 	bl	800937c <_free_r>
 800d68c:	2300      	movs	r3, #0
 800d68e:	6323      	str	r3, [r4, #48]	; 0x30
 800d690:	89a3      	ldrh	r3, [r4, #12]
 800d692:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d696:	81a3      	strh	r3, [r4, #12]
 800d698:	2300      	movs	r3, #0
 800d69a:	6063      	str	r3, [r4, #4]
 800d69c:	6923      	ldr	r3, [r4, #16]
 800d69e:	6023      	str	r3, [r4, #0]
 800d6a0:	89a3      	ldrh	r3, [r4, #12]
 800d6a2:	f043 0308 	orr.w	r3, r3, #8
 800d6a6:	81a3      	strh	r3, [r4, #12]
 800d6a8:	6923      	ldr	r3, [r4, #16]
 800d6aa:	b94b      	cbnz	r3, 800d6c0 <__swsetup_r+0x7c>
 800d6ac:	89a3      	ldrh	r3, [r4, #12]
 800d6ae:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d6b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d6b6:	d003      	beq.n	800d6c0 <__swsetup_r+0x7c>
 800d6b8:	4621      	mov	r1, r4
 800d6ba:	4628      	mov	r0, r5
 800d6bc:	f000 f8ca 	bl	800d854 <__smakebuf_r>
 800d6c0:	89a0      	ldrh	r0, [r4, #12]
 800d6c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d6c6:	f010 0301 	ands.w	r3, r0, #1
 800d6ca:	d00a      	beq.n	800d6e2 <__swsetup_r+0x9e>
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	60a3      	str	r3, [r4, #8]
 800d6d0:	6963      	ldr	r3, [r4, #20]
 800d6d2:	425b      	negs	r3, r3
 800d6d4:	61a3      	str	r3, [r4, #24]
 800d6d6:	6923      	ldr	r3, [r4, #16]
 800d6d8:	b943      	cbnz	r3, 800d6ec <__swsetup_r+0xa8>
 800d6da:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d6de:	d1c4      	bne.n	800d66a <__swsetup_r+0x26>
 800d6e0:	bd38      	pop	{r3, r4, r5, pc}
 800d6e2:	0781      	lsls	r1, r0, #30
 800d6e4:	bf58      	it	pl
 800d6e6:	6963      	ldrpl	r3, [r4, #20]
 800d6e8:	60a3      	str	r3, [r4, #8]
 800d6ea:	e7f4      	b.n	800d6d6 <__swsetup_r+0x92>
 800d6ec:	2000      	movs	r0, #0
 800d6ee:	e7f7      	b.n	800d6e0 <__swsetup_r+0x9c>
 800d6f0:	20000160 	.word	0x20000160

0800d6f4 <__fputwc>:
 800d6f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d6f8:	4680      	mov	r8, r0
 800d6fa:	460e      	mov	r6, r1
 800d6fc:	4615      	mov	r5, r2
 800d6fe:	f7fe ff1f 	bl	800c540 <__locale_mb_cur_max>
 800d702:	2801      	cmp	r0, #1
 800d704:	d11c      	bne.n	800d740 <__fputwc+0x4c>
 800d706:	1e73      	subs	r3, r6, #1
 800d708:	2bfe      	cmp	r3, #254	; 0xfe
 800d70a:	d819      	bhi.n	800d740 <__fputwc+0x4c>
 800d70c:	f88d 6004 	strb.w	r6, [sp, #4]
 800d710:	4604      	mov	r4, r0
 800d712:	2700      	movs	r7, #0
 800d714:	f10d 0904 	add.w	r9, sp, #4
 800d718:	42a7      	cmp	r7, r4
 800d71a:	d020      	beq.n	800d75e <__fputwc+0x6a>
 800d71c:	68ab      	ldr	r3, [r5, #8]
 800d71e:	f817 1009 	ldrb.w	r1, [r7, r9]
 800d722:	3b01      	subs	r3, #1
 800d724:	2b00      	cmp	r3, #0
 800d726:	60ab      	str	r3, [r5, #8]
 800d728:	da04      	bge.n	800d734 <__fputwc+0x40>
 800d72a:	69aa      	ldr	r2, [r5, #24]
 800d72c:	4293      	cmp	r3, r2
 800d72e:	db1a      	blt.n	800d766 <__fputwc+0x72>
 800d730:	290a      	cmp	r1, #10
 800d732:	d018      	beq.n	800d766 <__fputwc+0x72>
 800d734:	682b      	ldr	r3, [r5, #0]
 800d736:	1c5a      	adds	r2, r3, #1
 800d738:	602a      	str	r2, [r5, #0]
 800d73a:	7019      	strb	r1, [r3, #0]
 800d73c:	3701      	adds	r7, #1
 800d73e:	e7eb      	b.n	800d718 <__fputwc+0x24>
 800d740:	a901      	add	r1, sp, #4
 800d742:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800d746:	4632      	mov	r2, r6
 800d748:	4640      	mov	r0, r8
 800d74a:	f000 f845 	bl	800d7d8 <_wcrtomb_r>
 800d74e:	1c41      	adds	r1, r0, #1
 800d750:	4604      	mov	r4, r0
 800d752:	d1de      	bne.n	800d712 <__fputwc+0x1e>
 800d754:	89ab      	ldrh	r3, [r5, #12]
 800d756:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d75a:	81ab      	strh	r3, [r5, #12]
 800d75c:	4606      	mov	r6, r0
 800d75e:	4630      	mov	r0, r6
 800d760:	b003      	add	sp, #12
 800d762:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d766:	462a      	mov	r2, r5
 800d768:	4640      	mov	r0, r8
 800d76a:	f000 f8af 	bl	800d8cc <__swbuf_r>
 800d76e:	1c42      	adds	r2, r0, #1
 800d770:	d1e4      	bne.n	800d73c <__fputwc+0x48>
 800d772:	4606      	mov	r6, r0
 800d774:	e7f3      	b.n	800d75e <__fputwc+0x6a>

0800d776 <_fputwc_r>:
 800d776:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800d778:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d77a:	4614      	mov	r4, r2
 800d77c:	07da      	lsls	r2, r3, #31
 800d77e:	4605      	mov	r5, r0
 800d780:	d407      	bmi.n	800d792 <_fputwc_r+0x1c>
 800d782:	89a3      	ldrh	r3, [r4, #12]
 800d784:	059b      	lsls	r3, r3, #22
 800d786:	d404      	bmi.n	800d792 <_fputwc_r+0x1c>
 800d788:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d78a:	9101      	str	r1, [sp, #4]
 800d78c:	f7fb fd82 	bl	8009294 <__retarget_lock_acquire_recursive>
 800d790:	9901      	ldr	r1, [sp, #4]
 800d792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d796:	0498      	lsls	r0, r3, #18
 800d798:	d406      	bmi.n	800d7a8 <_fputwc_r+0x32>
 800d79a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d79e:	81a3      	strh	r3, [r4, #12]
 800d7a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d7a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d7a6:	6663      	str	r3, [r4, #100]	; 0x64
 800d7a8:	4622      	mov	r2, r4
 800d7aa:	4628      	mov	r0, r5
 800d7ac:	f7ff ffa2 	bl	800d6f4 <__fputwc>
 800d7b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d7b2:	07da      	lsls	r2, r3, #31
 800d7b4:	4605      	mov	r5, r0
 800d7b6:	d405      	bmi.n	800d7c4 <_fputwc_r+0x4e>
 800d7b8:	89a3      	ldrh	r3, [r4, #12]
 800d7ba:	059b      	lsls	r3, r3, #22
 800d7bc:	d402      	bmi.n	800d7c4 <_fputwc_r+0x4e>
 800d7be:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d7c0:	f7fb fd69 	bl	8009296 <__retarget_lock_release_recursive>
 800d7c4:	4628      	mov	r0, r5
 800d7c6:	b003      	add	sp, #12
 800d7c8:	bd30      	pop	{r4, r5, pc}

0800d7ca <abort>:
 800d7ca:	b508      	push	{r3, lr}
 800d7cc:	2006      	movs	r0, #6
 800d7ce:	f000 f8ef 	bl	800d9b0 <raise>
 800d7d2:	2001      	movs	r0, #1
 800d7d4:	f7f4 fd69 	bl	80022aa <_exit>

0800d7d8 <_wcrtomb_r>:
 800d7d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7da:	4c09      	ldr	r4, [pc, #36]	; (800d800 <_wcrtomb_r+0x28>)
 800d7dc:	b085      	sub	sp, #20
 800d7de:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800d7e2:	4605      	mov	r5, r0
 800d7e4:	461e      	mov	r6, r3
 800d7e6:	b909      	cbnz	r1, 800d7ec <_wcrtomb_r+0x14>
 800d7e8:	460a      	mov	r2, r1
 800d7ea:	a901      	add	r1, sp, #4
 800d7ec:	47b8      	blx	r7
 800d7ee:	1c43      	adds	r3, r0, #1
 800d7f0:	bf01      	itttt	eq
 800d7f2:	2300      	moveq	r3, #0
 800d7f4:	6033      	streq	r3, [r6, #0]
 800d7f6:	238a      	moveq	r3, #138	; 0x8a
 800d7f8:	602b      	streq	r3, [r5, #0]
 800d7fa:	b005      	add	sp, #20
 800d7fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7fe:	bf00      	nop
 800d800:	20000578 	.word	0x20000578

0800d804 <__swhatbuf_r>:
 800d804:	b570      	push	{r4, r5, r6, lr}
 800d806:	460c      	mov	r4, r1
 800d808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d80c:	2900      	cmp	r1, #0
 800d80e:	b096      	sub	sp, #88	; 0x58
 800d810:	4615      	mov	r5, r2
 800d812:	461e      	mov	r6, r3
 800d814:	da07      	bge.n	800d826 <__swhatbuf_r+0x22>
 800d816:	89a1      	ldrh	r1, [r4, #12]
 800d818:	f011 0180 	ands.w	r1, r1, #128	; 0x80
 800d81c:	d017      	beq.n	800d84e <__swhatbuf_r+0x4a>
 800d81e:	2100      	movs	r1, #0
 800d820:	2340      	movs	r3, #64	; 0x40
 800d822:	4608      	mov	r0, r1
 800d824:	e00f      	b.n	800d846 <__swhatbuf_r+0x42>
 800d826:	466a      	mov	r2, sp
 800d828:	f000 f8ca 	bl	800d9c0 <_fstat_r>
 800d82c:	2800      	cmp	r0, #0
 800d82e:	dbf2      	blt.n	800d816 <__swhatbuf_r+0x12>
 800d830:	9901      	ldr	r1, [sp, #4]
 800d832:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d836:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d83a:	4259      	negs	r1, r3
 800d83c:	4159      	adcs	r1, r3
 800d83e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d842:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d846:	6031      	str	r1, [r6, #0]
 800d848:	602b      	str	r3, [r5, #0]
 800d84a:	b016      	add	sp, #88	; 0x58
 800d84c:	bd70      	pop	{r4, r5, r6, pc}
 800d84e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d852:	e7e6      	b.n	800d822 <__swhatbuf_r+0x1e>

0800d854 <__smakebuf_r>:
 800d854:	898b      	ldrh	r3, [r1, #12]
 800d856:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d858:	079d      	lsls	r5, r3, #30
 800d85a:	4606      	mov	r6, r0
 800d85c:	460c      	mov	r4, r1
 800d85e:	d507      	bpl.n	800d870 <__smakebuf_r+0x1c>
 800d860:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800d864:	6023      	str	r3, [r4, #0]
 800d866:	6123      	str	r3, [r4, #16]
 800d868:	2301      	movs	r3, #1
 800d86a:	6163      	str	r3, [r4, #20]
 800d86c:	b002      	add	sp, #8
 800d86e:	bd70      	pop	{r4, r5, r6, pc}
 800d870:	ab01      	add	r3, sp, #4
 800d872:	466a      	mov	r2, sp
 800d874:	f7ff ffc6 	bl	800d804 <__swhatbuf_r>
 800d878:	9900      	ldr	r1, [sp, #0]
 800d87a:	4605      	mov	r5, r0
 800d87c:	4630      	mov	r0, r6
 800d87e:	f7fb fe3d 	bl	80094fc <_malloc_r>
 800d882:	b948      	cbnz	r0, 800d898 <__smakebuf_r+0x44>
 800d884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d888:	059a      	lsls	r2, r3, #22
 800d88a:	d4ef      	bmi.n	800d86c <__smakebuf_r+0x18>
 800d88c:	f023 0303 	bic.w	r3, r3, #3
 800d890:	f043 0302 	orr.w	r3, r3, #2
 800d894:	81a3      	strh	r3, [r4, #12]
 800d896:	e7e3      	b.n	800d860 <__smakebuf_r+0xc>
 800d898:	89a3      	ldrh	r3, [r4, #12]
 800d89a:	6020      	str	r0, [r4, #0]
 800d89c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8a0:	81a3      	strh	r3, [r4, #12]
 800d8a2:	9b00      	ldr	r3, [sp, #0]
 800d8a4:	6163      	str	r3, [r4, #20]
 800d8a6:	9b01      	ldr	r3, [sp, #4]
 800d8a8:	6120      	str	r0, [r4, #16]
 800d8aa:	b15b      	cbz	r3, 800d8c4 <__smakebuf_r+0x70>
 800d8ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d8b0:	4630      	mov	r0, r6
 800d8b2:	f000 f897 	bl	800d9e4 <_isatty_r>
 800d8b6:	b128      	cbz	r0, 800d8c4 <__smakebuf_r+0x70>
 800d8b8:	89a3      	ldrh	r3, [r4, #12]
 800d8ba:	f023 0303 	bic.w	r3, r3, #3
 800d8be:	f043 0301 	orr.w	r3, r3, #1
 800d8c2:	81a3      	strh	r3, [r4, #12]
 800d8c4:	89a3      	ldrh	r3, [r4, #12]
 800d8c6:	431d      	orrs	r5, r3
 800d8c8:	81a5      	strh	r5, [r4, #12]
 800d8ca:	e7cf      	b.n	800d86c <__smakebuf_r+0x18>

0800d8cc <__swbuf_r>:
 800d8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8ce:	460e      	mov	r6, r1
 800d8d0:	4614      	mov	r4, r2
 800d8d2:	4605      	mov	r5, r0
 800d8d4:	b118      	cbz	r0, 800d8de <__swbuf_r+0x12>
 800d8d6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800d8d8:	b90b      	cbnz	r3, 800d8de <__swbuf_r+0x12>
 800d8da:	f7fb fb99 	bl	8009010 <__sinit>
 800d8de:	69a3      	ldr	r3, [r4, #24]
 800d8e0:	60a3      	str	r3, [r4, #8]
 800d8e2:	89a3      	ldrh	r3, [r4, #12]
 800d8e4:	0719      	lsls	r1, r3, #28
 800d8e6:	d529      	bpl.n	800d93c <__swbuf_r+0x70>
 800d8e8:	6923      	ldr	r3, [r4, #16]
 800d8ea:	b33b      	cbz	r3, 800d93c <__swbuf_r+0x70>
 800d8ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8f0:	b2f6      	uxtb	r6, r6
 800d8f2:	049a      	lsls	r2, r3, #18
 800d8f4:	4637      	mov	r7, r6
 800d8f6:	d52a      	bpl.n	800d94e <__swbuf_r+0x82>
 800d8f8:	6823      	ldr	r3, [r4, #0]
 800d8fa:	6922      	ldr	r2, [r4, #16]
 800d8fc:	1a98      	subs	r0, r3, r2
 800d8fe:	6963      	ldr	r3, [r4, #20]
 800d900:	4283      	cmp	r3, r0
 800d902:	dc04      	bgt.n	800d90e <__swbuf_r+0x42>
 800d904:	4621      	mov	r1, r4
 800d906:	4628      	mov	r0, r5
 800d908:	f7fd fb12 	bl	800af30 <_fflush_r>
 800d90c:	b9e0      	cbnz	r0, 800d948 <__swbuf_r+0x7c>
 800d90e:	68a3      	ldr	r3, [r4, #8]
 800d910:	3b01      	subs	r3, #1
 800d912:	60a3      	str	r3, [r4, #8]
 800d914:	6823      	ldr	r3, [r4, #0]
 800d916:	1c5a      	adds	r2, r3, #1
 800d918:	6022      	str	r2, [r4, #0]
 800d91a:	701e      	strb	r6, [r3, #0]
 800d91c:	6962      	ldr	r2, [r4, #20]
 800d91e:	1c43      	adds	r3, r0, #1
 800d920:	429a      	cmp	r2, r3
 800d922:	d004      	beq.n	800d92e <__swbuf_r+0x62>
 800d924:	89a3      	ldrh	r3, [r4, #12]
 800d926:	07db      	lsls	r3, r3, #31
 800d928:	d506      	bpl.n	800d938 <__swbuf_r+0x6c>
 800d92a:	2e0a      	cmp	r6, #10
 800d92c:	d104      	bne.n	800d938 <__swbuf_r+0x6c>
 800d92e:	4621      	mov	r1, r4
 800d930:	4628      	mov	r0, r5
 800d932:	f7fd fafd 	bl	800af30 <_fflush_r>
 800d936:	b938      	cbnz	r0, 800d948 <__swbuf_r+0x7c>
 800d938:	4638      	mov	r0, r7
 800d93a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d93c:	4621      	mov	r1, r4
 800d93e:	4628      	mov	r0, r5
 800d940:	f7ff fe80 	bl	800d644 <__swsetup_r>
 800d944:	2800      	cmp	r0, #0
 800d946:	d0d1      	beq.n	800d8ec <__swbuf_r+0x20>
 800d948:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800d94c:	e7f4      	b.n	800d938 <__swbuf_r+0x6c>
 800d94e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d952:	81a3      	strh	r3, [r4, #12]
 800d954:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d956:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d95a:	6663      	str	r3, [r4, #100]	; 0x64
 800d95c:	e7cc      	b.n	800d8f8 <__swbuf_r+0x2c>

0800d95e <_raise_r>:
 800d95e:	291f      	cmp	r1, #31
 800d960:	b538      	push	{r3, r4, r5, lr}
 800d962:	4604      	mov	r4, r0
 800d964:	460d      	mov	r5, r1
 800d966:	d904      	bls.n	800d972 <_raise_r+0x14>
 800d968:	2316      	movs	r3, #22
 800d96a:	6003      	str	r3, [r0, #0]
 800d96c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d970:	bd38      	pop	{r3, r4, r5, pc}
 800d972:	f8d0 2118 	ldr.w	r2, [r0, #280]	; 0x118
 800d976:	b112      	cbz	r2, 800d97e <_raise_r+0x20>
 800d978:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d97c:	b94b      	cbnz	r3, 800d992 <_raise_r+0x34>
 800d97e:	4620      	mov	r0, r4
 800d980:	f000 f852 	bl	800da28 <_getpid_r>
 800d984:	462a      	mov	r2, r5
 800d986:	4601      	mov	r1, r0
 800d988:	4620      	mov	r0, r4
 800d98a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d98e:	f000 b839 	b.w	800da04 <_kill_r>
 800d992:	2b01      	cmp	r3, #1
 800d994:	d00a      	beq.n	800d9ac <_raise_r+0x4e>
 800d996:	1c59      	adds	r1, r3, #1
 800d998:	d103      	bne.n	800d9a2 <_raise_r+0x44>
 800d99a:	2316      	movs	r3, #22
 800d99c:	6003      	str	r3, [r0, #0]
 800d99e:	2001      	movs	r0, #1
 800d9a0:	e7e6      	b.n	800d970 <_raise_r+0x12>
 800d9a2:	2400      	movs	r4, #0
 800d9a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d9a8:	4628      	mov	r0, r5
 800d9aa:	4798      	blx	r3
 800d9ac:	2000      	movs	r0, #0
 800d9ae:	e7df      	b.n	800d970 <_raise_r+0x12>

0800d9b0 <raise>:
 800d9b0:	4b02      	ldr	r3, [pc, #8]	; (800d9bc <raise+0xc>)
 800d9b2:	4601      	mov	r1, r0
 800d9b4:	6818      	ldr	r0, [r3, #0]
 800d9b6:	f7ff bfd2 	b.w	800d95e <_raise_r>
 800d9ba:	bf00      	nop
 800d9bc:	20000160 	.word	0x20000160

0800d9c0 <_fstat_r>:
 800d9c0:	b538      	push	{r3, r4, r5, lr}
 800d9c2:	4d07      	ldr	r5, [pc, #28]	; (800d9e0 <_fstat_r+0x20>)
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	4604      	mov	r4, r0
 800d9c8:	4608      	mov	r0, r1
 800d9ca:	4611      	mov	r1, r2
 800d9cc:	602b      	str	r3, [r5, #0]
 800d9ce:	f7f4 fcbb 	bl	8002348 <_fstat>
 800d9d2:	1c43      	adds	r3, r0, #1
 800d9d4:	d102      	bne.n	800d9dc <_fstat_r+0x1c>
 800d9d6:	682b      	ldr	r3, [r5, #0]
 800d9d8:	b103      	cbz	r3, 800d9dc <_fstat_r+0x1c>
 800d9da:	6023      	str	r3, [r4, #0]
 800d9dc:	bd38      	pop	{r3, r4, r5, pc}
 800d9de:	bf00      	nop
 800d9e0:	200042a0 	.word	0x200042a0

0800d9e4 <_isatty_r>:
 800d9e4:	b538      	push	{r3, r4, r5, lr}
 800d9e6:	4d06      	ldr	r5, [pc, #24]	; (800da00 <_isatty_r+0x1c>)
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	4604      	mov	r4, r0
 800d9ec:	4608      	mov	r0, r1
 800d9ee:	602b      	str	r3, [r5, #0]
 800d9f0:	f7f4 fcba 	bl	8002368 <_isatty>
 800d9f4:	1c43      	adds	r3, r0, #1
 800d9f6:	d102      	bne.n	800d9fe <_isatty_r+0x1a>
 800d9f8:	682b      	ldr	r3, [r5, #0]
 800d9fa:	b103      	cbz	r3, 800d9fe <_isatty_r+0x1a>
 800d9fc:	6023      	str	r3, [r4, #0]
 800d9fe:	bd38      	pop	{r3, r4, r5, pc}
 800da00:	200042a0 	.word	0x200042a0

0800da04 <_kill_r>:
 800da04:	b538      	push	{r3, r4, r5, lr}
 800da06:	4d07      	ldr	r5, [pc, #28]	; (800da24 <_kill_r+0x20>)
 800da08:	2300      	movs	r3, #0
 800da0a:	4604      	mov	r4, r0
 800da0c:	4608      	mov	r0, r1
 800da0e:	4611      	mov	r1, r2
 800da10:	602b      	str	r3, [r5, #0]
 800da12:	f7f4 fc3a 	bl	800228a <_kill>
 800da16:	1c43      	adds	r3, r0, #1
 800da18:	d102      	bne.n	800da20 <_kill_r+0x1c>
 800da1a:	682b      	ldr	r3, [r5, #0]
 800da1c:	b103      	cbz	r3, 800da20 <_kill_r+0x1c>
 800da1e:	6023      	str	r3, [r4, #0]
 800da20:	bd38      	pop	{r3, r4, r5, pc}
 800da22:	bf00      	nop
 800da24:	200042a0 	.word	0x200042a0

0800da28 <_getpid_r>:
 800da28:	f7f4 bc27 	b.w	800227a <_getpid>

0800da2c <_init>:
 800da2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da2e:	bf00      	nop
 800da30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da32:	bc08      	pop	{r3}
 800da34:	469e      	mov	lr, r3
 800da36:	4770      	bx	lr

0800da38 <_fini>:
 800da38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da3a:	bf00      	nop
 800da3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da3e:	bc08      	pop	{r3}
 800da40:	469e      	mov	lr, r3
 800da42:	4770      	bx	lr
