// Seed: 2960151324
module module_0 (
    output tri0 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4,
    input tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input uwire id_8,
    output tri0 id_9
);
  wor id_11 = 1'b0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wire id_4,
    input wand id_5,
    input supply0 id_6,
    output logic id_7,
    input wor id_8
);
  initial begin : LABEL_0
    id_7 <= 1'b0;
    id_7 = 1;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_8,
      id_4,
      id_3,
      id_6,
      id_4,
      id_3,
      id_4
  );
endmodule
