# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Instruction_Decoder.srcs/sources_1/new/ID.vhd" \
"../../../../Instruction_Decoder.srcs/sim_1/new/TB_ID.vhd" \

# Do not sort compile order
nosort
