

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Mon Oct  7 15:43:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_gesummv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.494 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3163|     3163|  10.533 us|  10.533 us|  3163|  3163|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop8_loop9  |     3161|     3161|        38|          1|          1|  3125|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      213|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   100|     9220|     5520|    -|
|Memory               |        0|     -|       64|      130|    0|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|     3280|      416|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   101|    12564|     6342|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U16  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U17  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U18  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U19  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U20  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U21   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U25   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U26   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U29   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U32   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U36   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U37   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U38   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U39   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U40   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 100| 9220| 5520|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_5ns_5ns_12_4_1_U41  |mac_muladd_7ns_5ns_5ns_12_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v37_U    |node3_v37_RAM_AUTO_1R1W  |        0|  32|  65|    0|   125|   32|     1|         4000|
    |v37_1_U  |node3_v37_RAM_AUTO_1R1W  |        0|  32|  65|    0|   125|   32|     1|         4000|
    +---------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                         |        0|  64| 130|    0|   250|   64|     2|         8000|
    +---------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln111_1_fu_820_p2               |         +|   0|  0|  19|          12|           1|
    |add_ln111_fu_872_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln112_fu_853_p2                 |         +|   0|  0|  14|           7|           1|
    |empty_fu_925_p2                     |         +|   0|  0|  15|           8|           8|
    |ap_block_state38_pp0_stage0_iter37  |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_no_bkwd_prs    |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start       |       and|   0|  0|   2|           1|           1|
    |pf_all_done                         |       and|   0|  0|   2|           1|           1|
    |pf_sync_continue                    |       and|   0|  0|   2|           1|           1|
    |cmp23_fu_931_p2                     |      icmp|   0|  0|  15|           8|           1|
    |cmp40_9_fu_937_p2                   |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln111_fu_814_p2                |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln112_fu_829_p2                |      icmp|   0|  0|  14|           7|           3|
    |or_ln111_fu_835_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln111_1_fu_878_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln111_fu_841_p3              |    select|   0|  0|   7|           1|           1|
    |v44_1_fu_1078_p3                    |    select|   0|  0|  32|           1|           1|
    |v44_fu_1071_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 213|          78|          48|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_v38_load             |   9|          2|    5|         10|
    |ap_sig_allocacmp_v39_load             |   9|          2|    7|         14|
    |indvar_flatten_fu_142                 |   9|          2|   12|         24|
    |real_start                            |   9|          2|    1|          2|
    |v38_fu_138                            |   9|          2|    5|         10|
    |v39_fu_134                            |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   49|         98|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                        |   1|   0|    1|          0|
    |cmp23_reg_1378                                    |   1|   0|    1|          0|
    |cmp40_9_reg_1384                                  |   1|   0|    1|          0|
    |icmp_ln111_reg_1293                               |   1|   0|    1|          0|
    |icmp_ln112_reg_1297                               |   1|   0|    1|          0|
    |icmp_ln112_reg_1297_pp0_iter1_reg                 |   1|   0|    1|          0|
    |indvar_flatten_fu_142                             |  12|   0|   12|          0|
    |or_ln111_reg_1302                                 |   1|   0|    1|          0|
    |pf_all_done                                       |   1|   0|    1|          0|
    |select_ln111_1_reg_1316                           |   5|   0|    5|          0|
    |select_ln111_reg_1306                             |   7|   0|    7|          0|
    |start_once_reg                                    |   1|   0|    1|          0|
    |tmp10_reg_1899                                    |  32|   0|   32|          0|
    |tmp11_reg_1939                                    |  32|   0|   32|          0|
    |tmp12_reg_1964                                    |  32|   0|   32|          0|
    |tmp13_reg_1904                                    |  32|   0|   32|          0|
    |tmp14_reg_1944                                    |  32|   0|   32|          0|
    |tmp15_reg_1909                                    |  32|   0|   32|          0|
    |tmp16_reg_1949                                    |  32|   0|   32|          0|
    |tmp17_reg_1969                                    |  32|   0|   32|          0|
    |tmp1_reg_1884                                     |  32|   0|   32|          0|
    |tmp2_reg_1919                                     |  32|   0|   32|          0|
    |tmp3_reg_1954                                     |  32|   0|   32|          0|
    |tmp4_reg_1889                                     |  32|   0|   32|          0|
    |tmp5_reg_1924                                     |  32|   0|   32|          0|
    |tmp6_reg_1894                                     |  32|   0|   32|          0|
    |tmp7_reg_1929                                     |  32|   0|   32|          0|
    |tmp8_reg_1959                                     |  32|   0|   32|          0|
    |tmp9_reg_1934                                     |  32|   0|   32|          0|
    |tmp_reg_1914                                      |  32|   0|   32|          0|
    |v37_1_addr_reg_1588                               |   7|   0|    7|          0|
    |v37_addr_reg_1582                                 |   7|   0|    7|          0|
    |v38_fu_138                                        |   5|   0|    5|          0|
    |v39_fu_134                                        |   7|   0|    7|          0|
    |v44_1_reg_1599                                    |  32|   0|   32|          0|
    |v44_reg_1594                                      |  32|   0|   32|          0|
    |v45_10_reg_1634                                   |  32|   0|   32|          0|
    |v45_11_reg_1639                                   |  32|   0|   32|          0|
    |v45_12_reg_1854                                   |  32|   0|   32|          0|
    |v45_13_reg_1859                                   |  32|   0|   32|          0|
    |v45_14_reg_1864                                   |  32|   0|   32|          0|
    |v45_15_reg_1869                                   |  32|   0|   32|          0|
    |v45_16_reg_1874                                   |  32|   0|   32|          0|
    |v45_17_reg_1879                                   |  32|   0|   32|          0|
    |v45_18_reg_1644                                   |  32|   0|   32|          0|
    |v45_19_reg_1649                                   |  32|   0|   32|          0|
    |v45_1_reg_1839                                    |  32|   0|   32|          0|
    |v45_2_reg_1604                                    |  32|   0|   32|          0|
    |v45_3_reg_1609                                    |  32|   0|   32|          0|
    |v45_4_reg_1614                                    |  32|   0|   32|          0|
    |v45_5_reg_1619                                    |  32|   0|   32|          0|
    |v45_6_reg_1844                                    |  32|   0|   32|          0|
    |v45_7_reg_1849                                    |  32|   0|   32|          0|
    |v45_8_reg_1624                                    |  32|   0|   32|          0|
    |v45_9_reg_1629                                    |  32|   0|   32|          0|
    |v45_reg_1834                                      |  32|   0|   32|          0|
    |v46_1_reg_1980                                    |  32|   0|   32|          0|
    |v46_reg_1974                                      |  32|   0|   32|          0|
    |v48_0_0_load_reg_1704                             |  32|   0|   32|          0|
    |v48_0_1_load_reg_1452                             |  32|   0|   32|          0|
    |v48_0_2_load_reg_1462                             |  32|   0|   32|          0|
    |v48_0_3_load_reg_1714                             |  32|   0|   32|          0|
    |v48_0_4_load_reg_1472                             |  32|   0|   32|          0|
    |v48_0_5_load_reg_1482                             |  32|   0|   32|          0|
    |v48_0_6_load_reg_1724                             |  32|   0|   32|          0|
    |v48_0_7_load_reg_1734                             |  32|   0|   32|          0|
    |v48_0_8_load_reg_1744                             |  32|   0|   32|          0|
    |v48_0_9_load_reg_1492                             |  32|   0|   32|          0|
    |v48_1_0_load_reg_1709                             |  32|   0|   32|          0|
    |v48_1_1_load_reg_1457                             |  32|   0|   32|          0|
    |v48_1_2_load_reg_1467                             |  32|   0|   32|          0|
    |v48_1_3_load_reg_1719                             |  32|   0|   32|          0|
    |v48_1_4_load_reg_1477                             |  32|   0|   32|          0|
    |v48_1_5_load_reg_1487                             |  32|   0|   32|          0|
    |v48_1_6_load_reg_1729                             |  32|   0|   32|          0|
    |v48_1_7_load_reg_1739                             |  32|   0|   32|          0|
    |v48_1_8_load_reg_1749                             |  32|   0|   32|          0|
    |v48_1_9_load_reg_1497                             |  32|   0|   32|          0|
    |v50_0_addr_reg_1328                               |   5|   0|    5|          0|
    |v50_0_load19_fu_182                               |  32|   0|   32|          0|
    |v50_1_load17_fu_178                               |  32|   0|   32|          0|
    |v50_2_load15_fu_174                               |  32|   0|   32|          0|
    |v50_3_addr_reg_1343                               |   5|   0|    5|          0|
    |v50_3_load13_fu_170                               |  32|   0|   32|          0|
    |v50_4_load11_fu_166                               |  32|   0|   32|          0|
    |v50_5_load9_fu_162                                |  32|   0|   32|          0|
    |v50_6_addr_reg_1358                               |   5|   0|    5|          0|
    |v50_6_load7_fu_158                                |  32|   0|   32|          0|
    |v50_7_addr_reg_1363                               |   5|   0|    5|          0|
    |v50_7_load5_fu_154                                |  32|   0|   32|          0|
    |v50_8_addr_reg_1368                               |   5|   0|    5|          0|
    |v50_8_load3_fu_150                                |  32|   0|   32|          0|
    |v50_9_load1_fu_146                                |  32|   0|   32|          0|
    |zext_ln117_1_reg_1388                             |  12|   0|   64|         52|
    |cmp23_reg_1378                                    |  64|  32|    1|          0|
    |cmp40_9_reg_1384                                  |  64|  32|    1|          0|
    |icmp_ln111_reg_1293                               |  64|  32|    1|          0|
    |or_ln111_reg_1302                                 |  64|  32|    1|          0|
    |select_ln111_reg_1306                             |  64|  32|    7|          0|
    |v37_1_addr_reg_1588                               |  64|  32|    7|          0|
    |v37_addr_reg_1582                                 |  64|  32|    7|          0|
    |v50_0_addr_reg_1328                               |  64|  32|    5|          0|
    |v50_3_addr_reg_1343                               |  64|  32|    5|          0|
    |v50_6_addr_reg_1358                               |  64|  32|    5|          0|
    |v50_7_addr_reg_1363                               |  64|  32|    5|          0|
    |v50_8_addr_reg_1368                               |  64|  32|    5|          0|
    |zext_ln117_1_reg_1388                             |  64|  32|   64|         52|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |3280| 416| 2614|        104|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v54_0_din             |  out|   32|     ap_fifo|         v54_0|       pointer|
|v54_0_num_data_valid  |   in|    8|     ap_fifo|         v54_0|       pointer|
|v54_0_fifo_cap        |   in|    8|     ap_fifo|         v54_0|       pointer|
|v54_0_full_n          |   in|    1|     ap_fifo|         v54_0|       pointer|
|v54_0_write           |  out|    1|     ap_fifo|         v54_0|       pointer|
|v54_1_din             |  out|   32|     ap_fifo|         v54_1|       pointer|
|v54_1_num_data_valid  |   in|    8|     ap_fifo|         v54_1|       pointer|
|v54_1_fifo_cap        |   in|    8|     ap_fifo|         v54_1|       pointer|
|v54_1_full_n          |   in|    1|     ap_fifo|         v54_1|       pointer|
|v54_1_write           |  out|    1|     ap_fifo|         v54_1|       pointer|
|v48_0_0_address0      |  out|   12|   ap_memory|       v48_0_0|         array|
|v48_0_0_ce0           |  out|    1|   ap_memory|       v48_0_0|         array|
|v48_0_0_q0            |   in|   32|   ap_memory|       v48_0_0|         array|
|v48_0_1_address0      |  out|   12|   ap_memory|       v48_0_1|         array|
|v48_0_1_ce0           |  out|    1|   ap_memory|       v48_0_1|         array|
|v48_0_1_q0            |   in|   32|   ap_memory|       v48_0_1|         array|
|v48_0_2_address0      |  out|   12|   ap_memory|       v48_0_2|         array|
|v48_0_2_ce0           |  out|    1|   ap_memory|       v48_0_2|         array|
|v48_0_2_q0            |   in|   32|   ap_memory|       v48_0_2|         array|
|v48_0_3_address0      |  out|   12|   ap_memory|       v48_0_3|         array|
|v48_0_3_ce0           |  out|    1|   ap_memory|       v48_0_3|         array|
|v48_0_3_q0            |   in|   32|   ap_memory|       v48_0_3|         array|
|v48_0_4_address0      |  out|   12|   ap_memory|       v48_0_4|         array|
|v48_0_4_ce0           |  out|    1|   ap_memory|       v48_0_4|         array|
|v48_0_4_q0            |   in|   32|   ap_memory|       v48_0_4|         array|
|v48_0_5_address0      |  out|   12|   ap_memory|       v48_0_5|         array|
|v48_0_5_ce0           |  out|    1|   ap_memory|       v48_0_5|         array|
|v48_0_5_q0            |   in|   32|   ap_memory|       v48_0_5|         array|
|v48_0_6_address0      |  out|   12|   ap_memory|       v48_0_6|         array|
|v48_0_6_ce0           |  out|    1|   ap_memory|       v48_0_6|         array|
|v48_0_6_q0            |   in|   32|   ap_memory|       v48_0_6|         array|
|v48_0_7_address0      |  out|   12|   ap_memory|       v48_0_7|         array|
|v48_0_7_ce0           |  out|    1|   ap_memory|       v48_0_7|         array|
|v48_0_7_q0            |   in|   32|   ap_memory|       v48_0_7|         array|
|v48_0_8_address0      |  out|   12|   ap_memory|       v48_0_8|         array|
|v48_0_8_ce0           |  out|    1|   ap_memory|       v48_0_8|         array|
|v48_0_8_q0            |   in|   32|   ap_memory|       v48_0_8|         array|
|v48_0_9_address0      |  out|   12|   ap_memory|       v48_0_9|         array|
|v48_0_9_ce0           |  out|    1|   ap_memory|       v48_0_9|         array|
|v48_0_9_q0            |   in|   32|   ap_memory|       v48_0_9|         array|
|v48_1_0_address0      |  out|   12|   ap_memory|       v48_1_0|         array|
|v48_1_0_ce0           |  out|    1|   ap_memory|       v48_1_0|         array|
|v48_1_0_q0            |   in|   32|   ap_memory|       v48_1_0|         array|
|v48_1_1_address0      |  out|   12|   ap_memory|       v48_1_1|         array|
|v48_1_1_ce0           |  out|    1|   ap_memory|       v48_1_1|         array|
|v48_1_1_q0            |   in|   32|   ap_memory|       v48_1_1|         array|
|v48_1_2_address0      |  out|   12|   ap_memory|       v48_1_2|         array|
|v48_1_2_ce0           |  out|    1|   ap_memory|       v48_1_2|         array|
|v48_1_2_q0            |   in|   32|   ap_memory|       v48_1_2|         array|
|v48_1_3_address0      |  out|   12|   ap_memory|       v48_1_3|         array|
|v48_1_3_ce0           |  out|    1|   ap_memory|       v48_1_3|         array|
|v48_1_3_q0            |   in|   32|   ap_memory|       v48_1_3|         array|
|v48_1_4_address0      |  out|   12|   ap_memory|       v48_1_4|         array|
|v48_1_4_ce0           |  out|    1|   ap_memory|       v48_1_4|         array|
|v48_1_4_q0            |   in|   32|   ap_memory|       v48_1_4|         array|
|v48_1_5_address0      |  out|   12|   ap_memory|       v48_1_5|         array|
|v48_1_5_ce0           |  out|    1|   ap_memory|       v48_1_5|         array|
|v48_1_5_q0            |   in|   32|   ap_memory|       v48_1_5|         array|
|v48_1_6_address0      |  out|   12|   ap_memory|       v48_1_6|         array|
|v48_1_6_ce0           |  out|    1|   ap_memory|       v48_1_6|         array|
|v48_1_6_q0            |   in|   32|   ap_memory|       v48_1_6|         array|
|v48_1_7_address0      |  out|   12|   ap_memory|       v48_1_7|         array|
|v48_1_7_ce0           |  out|    1|   ap_memory|       v48_1_7|         array|
|v48_1_7_q0            |   in|   32|   ap_memory|       v48_1_7|         array|
|v48_1_8_address0      |  out|   12|   ap_memory|       v48_1_8|         array|
|v48_1_8_ce0           |  out|    1|   ap_memory|       v48_1_8|         array|
|v48_1_8_q0            |   in|   32|   ap_memory|       v48_1_8|         array|
|v48_1_9_address0      |  out|   12|   ap_memory|       v48_1_9|         array|
|v48_1_9_ce0           |  out|    1|   ap_memory|       v48_1_9|         array|
|v48_1_9_q0            |   in|   32|   ap_memory|       v48_1_9|         array|
|v50_0_address0        |  out|    5|   ap_memory|         v50_0|         array|
|v50_0_ce0             |  out|    1|   ap_memory|         v50_0|         array|
|v50_0_q0              |   in|   32|   ap_memory|         v50_0|         array|
|v50_1_address0        |  out|    5|   ap_memory|         v50_1|         array|
|v50_1_ce0             |  out|    1|   ap_memory|         v50_1|         array|
|v50_1_q0              |   in|   32|   ap_memory|         v50_1|         array|
|v50_2_address0        |  out|    5|   ap_memory|         v50_2|         array|
|v50_2_ce0             |  out|    1|   ap_memory|         v50_2|         array|
|v50_2_q0              |   in|   32|   ap_memory|         v50_2|         array|
|v50_3_address0        |  out|    5|   ap_memory|         v50_3|         array|
|v50_3_ce0             |  out|    1|   ap_memory|         v50_3|         array|
|v50_3_q0              |   in|   32|   ap_memory|         v50_3|         array|
|v50_4_address0        |  out|    5|   ap_memory|         v50_4|         array|
|v50_4_ce0             |  out|    1|   ap_memory|         v50_4|         array|
|v50_4_q0              |   in|   32|   ap_memory|         v50_4|         array|
|v50_5_address0        |  out|    5|   ap_memory|         v50_5|         array|
|v50_5_ce0             |  out|    1|   ap_memory|         v50_5|         array|
|v50_5_q0              |   in|   32|   ap_memory|         v50_5|         array|
|v50_6_address0        |  out|    5|   ap_memory|         v50_6|         array|
|v50_6_ce0             |  out|    1|   ap_memory|         v50_6|         array|
|v50_6_q0              |   in|   32|   ap_memory|         v50_6|         array|
|v50_7_address0        |  out|    5|   ap_memory|         v50_7|         array|
|v50_7_ce0             |  out|    1|   ap_memory|         v50_7|         array|
|v50_7_q0              |   in|   32|   ap_memory|         v50_7|         array|
|v50_8_address0        |  out|    5|   ap_memory|         v50_8|         array|
|v50_8_ce0             |  out|    1|   ap_memory|         v50_8|         array|
|v50_8_q0              |   in|   32|   ap_memory|         v50_8|         array|
|v50_9_address0        |  out|    5|   ap_memory|         v50_9|         array|
|v50_9_ce0             |  out|    1|   ap_memory|         v50_9|         array|
|v50_9_q0              |   in|   32|   ap_memory|         v50_9|         array|
+----------------------+-----+-----+------------+--------------+--------------+

