

#----------------------------------------------------*

abstract class @midrange_instruction {
  @location mInstructionLocation
}

#----------------------------------------------------*

list @midrange_instructionList {
  @midrange_instruction mInstruction
}

#----------------------------------------------------*

class @midrange_instruction_nobanksel : @midrange_instruction {
}

#----------------------------------------------------*

class @midrange_instruction_banksel : @midrange_instruction {
  @luint mBankIndex
  @bool mWarningOnUselessBanksel
}

#----------------------------------------------------*

class @midrangeInstruction_checkbank : @midrange_instruction {
  @uint mBankIndex
}

#----------------------------------------------------*

class @midrangeInstruction_checknobank : @midrange_instruction {
}

#----------------------------------------------------*

class @midrange_instruction_banksel_register : @midrange_instruction {
  @registerExpression mRegister
  @bool mWarningOnUselessBanksel
}

#----------------------------------------------------*

class @midrange_instruction_savebank : @midrange_instruction {
  @registerExpression mRegister
  @midrange_instructionList mInstructionList
  @location mEndOfSaveBankInstruction
}

#----------------------------------------------------*

class @midrange_instruction_STATIC_REPEAT : @midrange_instruction {
  @immediatExpression mRepeatExpression
  @midrange_instructionList mInstructionList
  @location mEndOfInstruction
}

#----------------------------------------------------*

enum @midrange_instruction_FD_base_code {
  case ADDWF  case ANDWF  case COMF  case DECF  case DECFSZ  case INCF  case INCFSZ  case IORWF  case MOVF  case RLF  case RRF  case SUBWF  case SWAPF  case XORWF
}

getter @midrange_instruction_FD_base_code mnemonic -> @string outResult {
  switch self
    case ADDWF : outResult = "ADDWF"
    case ANDWF : outResult = "ANDWF"
    case COMF : outResult = "COMF"
    case DECF : outResult = "DECF"
    case DECFSZ : outResult = "DECFSZ"
    case INCF : outResult = "INCF"
    case INCFSZ : outResult = "INCFSZ"
    case IORWF : outResult = "IORWF"
    case MOVF : outResult = "MOVF"
    case RLF : outResult = "RLF"
    case RRF : outResult = "RRF"
    case SUBWF : outResult = "SUBWF"
    case SWAPF : outResult = "SWAPF"
    case XORWF : outResult = "XORWF"
  end
}

#----------------------------------------------------*

class @midrange_instruction_FD : @midrange_instruction {
  @midrange_instruction_FD_base_code mInstruction_FD_base_code
  @registerExpression mRegisterExpression
  @bool m_W_isDestination
}

#----------------------------------------------------*

enum @midrange_F_instruction_base_code {
  case CLRF  case MOVWF
}

getter @midrange_F_instruction_base_code mnemonic -> @string outResult {
  switch self
    case CLRF   : outResult = "CLRF"
    case MOVWF  : outResult = "MOVWF"
  end
}

#----------------------------------------------------*

class @midrange_instruction_F : @midrange_instruction {
  @midrange_F_instruction_base_code mFAinstruction
  @registerExpression mRegisterExpression
}

#----------------------------------------------------*

enum @midrange_bit_oriented_op {
  case BCF  case BSF
}

getter @midrange_bit_oriented_op mnemonic -> @string outResult {
  switch self
    case BCF : outResult = "BCF"
    case BSF : outResult = "BSF"
  end
}

#----------------------------------------------------*

class @midrange_instruction_FB : @midrange_instruction {
  @midrange_bit_oriented_op mBitOrientedOp
  @registerExpression mRegisterExpression
  @bitNumberExpression mBitNumber
}

#----------------------------------------------------*

class @midrange_instruction_CALL : @midrange_instruction {
  @lstring mTargetLabel
}

#----------------------------------------------------*

class @midrange_instruction_JSR : @midrange_instruction {
  @lstring mTargetLabel
}

#----------------------------------------------------*

class @midrange_instruction_JUMP : @midrange_instruction {
  @lstring mTargetLabel
}

#----------------------------------------------------*

class @midrange_instruction_GOTO : @midrange_instruction {
  @lstring mTargetLabel
}

#----------------------------------------------------*

class @midrange_instruction_CLRWDT : @midrange_instruction {
}

#----------------------------------------------------*

class @midrange_instruction_CLRW : @midrange_instruction {
}

#----------------------------------------------------*

class @midrange_instruction_NOP : @midrange_instruction {
}

#----------------------------------------------------*

class @midrange_instruction_SLEEP : @midrange_instruction {
}

#----------------------------------------------------*

enum @midrange_literal_instruction_opcode {
  case ADDLW  case ANDLW  case IORLW  case MOVLW  case RETLW  case SUBLW  case XORLW
}

getter @midrange_literal_instruction_opcode mnemonic -> @string outResult {
  switch self
    case ADDLW : outResult = "ADDLW"
    case ANDLW : outResult = "ANDLW"
    case IORLW : outResult = "IORLW"
    case MOVLW : outResult = "MOVLW"
    case RETLW : outResult = "RETLW"
    case SUBLW : outResult = "SUBLW"
    case XORLW : outResult = "XORLW"
  end
}

#----------------------------------------------------*

class @midrange_instruction_literalOperation : @midrange_instruction {
  @midrange_literal_instruction_opcode mLiteralInstruction
  @immediatExpression mImmediatExpression
}

#----------------------------------------------------*

class @midrange_instruction_MNOP : @midrange_instruction {
  @luint mOccurrenceFactor
}

#----------------------------------------------------*

class @midrange_instruction_FOREVER : @midrange_instruction {
  @midrange_instructionList mInstructionList
  @location mEndOfInstructionList
}

#----------------------------------------------------*

abstract class @midrange_instruction_IF_SEMI_COLON : @midrange_instruction {
  @midrange_instruction mInstruction
}

#----------------------------------------------------*

class @midrange_instruction_IF_BitTest : @midrange_instruction_IF_SEMI_COLON {
  @bool mSkipIfSet
  @registerExpression mRegisterExpression
  @bitNumberExpression mBitNumber
}

method @midrange_instruction_IF_BitTest getBaseCode !@uint outBaseCode {
  if mSkipIfSet then
    outBaseCode = 0x1C00 # BTFSS
  else
    outBaseCode = 0x1800 # BTFSC
  end
} 

method @midrange_instruction_IF_BitTest getMnemonic !@string outMnemonic {
  if mSkipIfSet then
    outMnemonic = "BTFSS"
  else
    outMnemonic = "BTFSC"
  end
} 


#----------------------------------------------------*

class @midrange_instruction_IF_IncDec : @midrange_instruction_IF_SEMI_COLON {
  @bool mIncrement
  @registerExpression mRegisterExpression
  @bool m_W_isDestination
}

#----------------------------------------------------*

abstract class @midrange_conditionExpression {
}

#----------------------------------------------------*

class @midrange_incDecRegisterInCondition : @midrange_conditionExpression {
  @registerExpression mRegisterExpression
  @bool mIncrement
  @bool m_W_isDestination
  @bool mBranchIfZero
}

#----------------------------------------------------*

class @midrange_negateCondition : @midrange_conditionExpression {
  @midrange_conditionExpression mCondition
}

#----------------------------------------------------*

class @midrange_andCondition : @midrange_conditionExpression {
  @midrange_conditionExpression mLeftExpression
  @midrange_conditionExpression mRightExpression
}

#----------------------------------------------------*

class @midrange_bitTest_in_structured_if_condition : @midrange_conditionExpression {
  @registerExpression mRegisterExpression
  @bitNumberExpression mBitNumber
#  @bool mBTFSSinstruction
}

#----------------------------------------------------*

class @midrange_instruction_structured_if : @midrange_instruction {
  @midrange_conditionExpression mIfCondition
  @midrange_instructionList mThenInstructionList
  @midrange_instructionList mElseInstructionList
  @location mEndOfElsePartLocation
}

#----------------------------------------------------*

list @midrange_partList {
  @midrange_conditionExpression mCondition
  @midrange_instructionList mInstructionList
  @location mEndOfPartLocation
}

#----------------------------------------------------*

class @midrange_instruction_do_while : @midrange_instruction {
  @midrange_instructionList mRepeatedInstructionList
  @location mEndOfRepeatedInstructionList
  @midrange_partList mWhilePartList
}

#----------------------------------------------------*

list @midrange_interruptDefinitionList {
  @location mInterruptLocation
  @midrange_instructionList mInstructionList
  @lstring mFirstSaveRegister
  @lstring mSecondSaveRegister
  @location mEndOfInterruptLocation
}

#----------------------------------------------------*

list @midrange_routineDefinitionList {
  @lstring mRoutineName
  @luint mPage
  @luint mRequiredBank
  @luint mReturnedBank
  @bool mPreservesBank
  @bool mIsNoReturn
  @midrange_instructionList mInstructionList
  @location mEndOfRoutineLocation
}

#----------------------------------------------------*

struct @midrange_model {
  @lstring mProgramName
  @lstring mDeviceName
  @configDefinitionList mConfigDefinitionList
  @ramDefinitionList mRamDefinitionList
  @lstringlist mUnusedRegisterList
  @midrange_interruptDefinitionList mInterruptDefinitionList
  @constantDefinitionList mConstantDefinitionList
  @midrange_routineDefinitionList mRoutineDefinitionList
  @lstringlist mUnusedRoutineList
  @bool mNeedsComputedGoto2
  @bool mNeedsComputedGoto4
  @location mEndOfProgram
}

#----------------------------------------------------*

