\t (00:29:05) allegro 17.2 P028 Windows SPB 64-bit Edition
\t (00:29:05)     Journal start - Tue Aug 23 10:34:37 2022
\t (00:29:05)         Host=W-E-01301 User=yingchun.shan Pid=2336 CPUs=8
\t (00:29:05) CmdLine= C:\Cadence\SPB_17.2\tools\bin\allegro.exe
\t (00:29:05) 
\d (00:29:05) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/FPC Connector and FFC Cable/6620xx11124/WR-FPC_66200211124.dra
\t (00:29:06) Grids are drawn 1.2800, 1.2800 apart for enhanced viewability.
\i (00:29:06) generaledit 
\i (00:29:07) pick grid 7.8235 1.7284
\t (00:29:07) last pick:  7.8200 1.7300
\i (00:29:08) replay AddStepFile.scr 
\i (00:29:08) version 17.2 
\t (00:29:08) Script version: 17.2
\i (00:29:08) setwindow pcb 
\i (00:29:08) trapsize 414 
\i (00:29:08) generaledit 
\i (00:29:08) step pkg map 
\i (00:29:08) trapsize 828
\i (00:29:14) setwindow form.pkgmap3d
\i (00:29:14) FORM pkgmap3d stplist 66200211122_.stp 
\i (00:29:18) FORM pkgmap3d rotation_x -90 
\i (00:29:22) FORM pkgmap3d offset_y -0.26 
\i (00:29:28) FORM pkgmap3d offset_z  
\w (00:29:28) Illegal value
\i (00:29:30) FORM pkgmap3d stplist 66200211122.stp 
\i (00:29:32) FORM pkgmap3d stplist 66200211122_.stp 
\i (00:29:38) FORM pkgmap3d rotation_x -90 
\i (00:29:42) FORM pkgmap3d offset_y -0.25 
\i (00:29:44) FORM pkgmap3d offset_z 5 
\i (00:29:45) FORM pkgmap3d save_current  
\i (00:29:47) FORM pkgmap3d view_orientation Front 
\i (00:29:51) FORM pkgmap3d view_orientation Bottom 
\i (00:30:05) FORM pkgmap3d view_orientation Left 
\i (00:30:10) FORM pkgmap3d stplist 66200211122.stp 
\i (00:30:18) FORM pkgmap3d done  
\i (00:30:18) setwindow pcb
\i (00:30:18) generaledit 
\i (00:30:19) pick grid 7.2772 4.9236
\t (00:30:19) last pick:  7.2800 4.9200
\i (00:31:58) pick grid -4.9242 6.1156
\t (00:31:58) last pick:  -4.9200 6.1200
\i (00:31:59) replay AddStepFile.scr 
\i (00:31:59) version 17.2 
\t (00:31:59) Script version: 17.2
\i (00:31:59) setwindow pcb 
\i (00:31:59) trapsize 414 
\i (00:31:59) generaledit 
\i (00:31:59) step pkg map 
\i (00:32:00) trapsize 828
\i (00:32:04) setwindow form.pkgmap3d
\i (00:32:04) FORM pkgmap3d done  
\i (00:32:05) setwindow pcb
\i (00:32:05) generaledit 
\i (00:32:08) 3d_viewer 
\i (00:32:08) setwindow pcb3D
\i (00:32:08) trapsize 828
\i (00:32:08) setwindow pcb
\i (00:32:08) generaledit 
\i (00:32:09) setwindow pcb3D
\i (00:32:09) trapsize 828
\i (00:47:53) setwindow pcb
\i (00:47:53) pick grid 2.5920 5.9997
\t (00:47:53) last pick:  2.5900 6.0000
\i (00:47:54) replay AddStepFile.scr 
\i (00:47:54) version 17.2 
\t (00:47:54) Script version: 17.2
\i (00:47:54) setwindow pcb 
\i (00:47:54) trapsize 414 
\i (00:47:54) generaledit 
\i (00:47:54) step pkg map 
\i (00:47:55) trapsize 828
\i (00:48:55) setwindow form.pkgmap3d
\i (00:48:55) FORM pkgmap3d done  
\i (00:48:55) setwindow pcb
\i (00:48:55) generaledit 
\i (00:48:57) 3d_viewer 
\i (00:48:58) setwindow pcb3D
\i (00:48:58) trapsize 828
\i (00:48:58) setwindow pcb
\i (00:48:58) generaledit 
\i (00:48:59) setwindow pcb3D
\i (00:48:59) trapsize 828
\i (00:49:07) setwindow pcb
\i (00:49:07) pick grid 7.5255 3.4336
\t (00:49:07) last pick:  7.5300 3.4300
\i (00:49:08) replay AddStepFile.scr 
\i (00:49:08) version 17.2 
\t (00:49:08) Script version: 17.2
\i (00:49:08) setwindow pcb 
\i (00:49:08) trapsize 414 
\i (00:49:08) generaledit 
\i (00:49:08) step pkg map 
\i (00:49:09) trapsize 828
\i (00:49:12) setwindow form.pkgmap3d
\i (00:49:12) FORM pkgmap3d view_orientation Bottom 
\i (00:49:15) FORM pkgmap3d offset_z 4.96 
\i (00:49:18) FORM pkgmap3d view_orientation Front 
\i (00:49:24) FORM pkgmap3d offset_z 4.95 
\i (00:49:26) FORM pkgmap3d view_orientation Bottom 
\i (00:49:31) FORM pkgmap3d offset_z 4.94 
\i (00:49:34) FORM pkgmap3d offset_z 4.95 
\i (00:49:36) FORM pkgmap3d save_current  
\i (00:49:45) FORM pkgmap3d offset_y -0.25 
\i (00:49:51) FORM pkgmap3d view_orientation Front 
\i (00:49:52) FORM pkgmap3d done  
\i (00:49:53) setwindow pcb
\i (00:49:53) generaledit 
\i (00:49:53) 3d_viewer 
\i (00:49:54) setwindow pcb3D
\i (00:49:54) trapsize 828
\i (00:49:54) setwindow pcb
\i (00:49:54) generaledit 
\i (00:49:55) setwindow pcb3D
\i (00:49:55) trapsize 828
\i (00:50:12) setwindow pcb
\i (00:50:12) pick grid 6.0190 4.1124
\t (00:50:12) last pick:  6.0200 4.1100
\i (00:50:13) replay AddStepFile.scr 
\i (00:50:13) version 17.2 
\t (00:50:13) Script version: 17.2
\i (00:50:13) setwindow pcb 
\i (00:50:13) trapsize 414 
\i (00:50:13) generaledit 
\i (00:50:14) step pkg map 
\i (00:50:14) trapsize 828
\i (00:50:22) setwindow form.pkgmap3d
\i (00:50:22) FORM pkgmap3d offset_y -0.26 
\i (00:50:25) FORM pkgmap3d view_orientation Bottom 
\i (00:50:33) FORM pkgmap3d offset_y -0.25 
\i (00:50:39) FORM pkgmap3d done  
\i (00:50:40) setwindow pcb
\i (00:50:40) generaledit 
\i (00:50:42) open 
\e (00:50:42) Do you want to save the changes you made to WR-FPC_66200211124.dra?
\i (00:50:43) fillin yes 
\t (00:50:43) Symbol 'wr-fpc_66200211124.psm' created.
\i (00:50:46) fillin "WR-FPC_66200211124.dra"
\t (00:50:46) Opening existing design...
\t (00:50:46) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:50:46) Grids are drawn 0.0800, 0.0800 apart for enhanced viewability.
\i (00:50:46) trapsize 809
\i (00:50:46) trapsize 828
\t (00:50:46) Grids are drawn 1.2800, 1.2800 apart for enhanced viewability.
\t (00:50:46) Grids are drawn 0.0800, 0.0800 apart for enhanced viewability.
\i (00:50:46) trapsize 828
\d (00:50:46) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/FPC Connector and FFC Cable/6620xx11124/WR-FPC_66200211124.dra
\t (00:50:47) Grids are drawn 1.2800, 1.2800 apart for enhanced viewability.
\i (00:50:47) generaledit 
\i (00:50:48) pick grid 6.7474 4.5263
\t (00:50:48) last pick:  6.7500 4.5300
\i (00:50:48) replay AddStepFile.scr 
\i (00:50:48) version 17.2 
\t (00:50:48) Script version: 17.2
\i (00:50:48) setwindow pcb 
\i (00:50:48) trapsize 414 
\i (00:50:48) generaledit 
\i (00:50:49) step pkg map 
\i (00:50:49) trapsize 828
\i (00:50:52) setwindow form.pkgmap3d
\i (00:50:52) FORM pkgmap3d done  
\i (00:50:53) setwindow pcb
\i (00:50:53) generaledit 
\i (00:50:54) open 
\e (00:50:54) Do you want to save the changes you made to WR-FPC_66200211124.dra?
\i (00:50:55) fillin yes 
\t (00:50:55) Symbol 'wr-fpc_66200211124.psm' created.
\i (00:50:57) fillin "WR-FPC_66200411124.dra"
\t (00:50:57) Opening existing design...
\t (00:50:57) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:50:57) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:50:57) trapsize 1619
\i (00:50:57) trapsize 1656
\t (00:50:58) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\t (00:50:58) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:50:58) trapsize 1656
\d (00:50:58) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/FPC Connector and FFC Cable/6620xx11124/WR-FPC_66200411124.dra
\t (00:50:58) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\i (00:50:59) generaledit 
\i (00:50:59) pick grid 13.7724 -2.2006
\t (00:50:59) last pick:  13.7700 -2.2000
\i (00:51:00) replay AddStepFile.scr 
\i (00:51:00) version 17.2 
\t (00:51:00) Script version: 17.2
\i (00:51:00) setwindow pcb 
\i (00:51:00) trapsize 414 
\i (00:51:00) generaledit 
\i (00:51:00) step pkg map 
\i (00:51:00) trapsize 1656
\i (00:51:05) setwindow form.pkgmap3d
\i (00:51:05) FORM pkgmap3d offset_z 4.95 
\i (00:51:07) FORM pkgmap3d save_current  
\i (00:51:08) FORM pkgmap3d done  
\i (00:51:08) setwindow pcb
\i (00:51:08) generaledit 
\i (00:51:09) save 
\i (00:51:10) fillin yes 
\t (00:51:10) Symbol 'wr-fpc_66200411124.psm' created.
\i (00:51:11) generaledit 
\i (00:51:12) open 
\i (00:51:15) fillin "WR-FPC_66200611124.dra"
\t (00:51:15) Opening existing design...
\t (00:51:15) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:51:15) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:51:15) trapsize 1619
\i (00:51:15) trapsize 1656
\t (00:51:15) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\t (00:51:15) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:51:15) trapsize 1656
\d (00:51:15) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/FPC Connector and FFC Cable/6620xx11124/WR-FPC_66200611124.dra
\t (00:51:16) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\i (00:51:16) generaledit 
\i (00:51:16) pick grid 1.7945 -5.6211
\t (00:51:16) last pick:  1.7900 -5.6200
\i (00:51:17) replay AddStepFile.scr 
\i (00:51:17) version 17.2 
\t (00:51:17) Script version: 17.2
\i (00:51:17) setwindow pcb 
\i (00:51:17) trapsize 414 
\i (00:51:17) generaledit 
\i (00:51:17) step pkg map 
\i (00:51:18) trapsize 1656
\i (00:51:22) setwindow form.pkgmap3d
\i (00:51:22) FORM pkgmap3d offset_z 4.95 
\i (00:51:24) FORM pkgmap3d save_current  
\i (00:51:26) FORM pkgmap3d view_orientation Bottom 
\i (00:51:30) FORM pkgmap3d offset_y -0.25 
\i (00:51:34) FORM pkgmap3d offset_z 4.96 
\i (00:51:36) FORM pkgmap3d save_current  
\i (00:51:38) FORM pkgmap3d done  
\i (00:51:38) setwindow pcb
\i (00:51:38) generaledit 
\i (00:51:40) open 
\e (00:51:40) Do you want to save the changes you made to WR-FPC_66200611124.dra?
\i (00:51:41) fillin yes 
\t (00:51:41) Symbol 'wr-fpc_66200611124.psm' created.
\i (00:51:44) fillin "WR-FPC_66200211124.dra"
\t (00:51:44) Opening existing design...
\t (00:51:44) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:51:44) Grids are drawn 0.0800, 0.0800 apart for enhanced viewability.
\i (00:51:44) trapsize 809
\i (00:51:44) trapsize 828
\t (00:51:44) Grids are drawn 1.2800, 1.2800 apart for enhanced viewability.
\t (00:51:44) Grids are drawn 0.0800, 0.0800 apart for enhanced viewability.
\i (00:51:44) trapsize 828
\d (00:51:44) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/FPC Connector and FFC Cable/6620xx11124/WR-FPC_66200211124.dra
\t (00:51:45) Grids are drawn 1.2800, 1.2800 apart for enhanced viewability.
\i (00:51:45) generaledit 
\i (00:51:45) pick grid 7.4924 1.8774
\t (00:51:45) last pick:  7.4900 1.8800
\i (00:51:46) replay AddStepFile.scr 
\i (00:51:46) version 17.2 
\t (00:51:46) Script version: 17.2
\i (00:51:46) setwindow pcb 
\i (00:51:46) trapsize 414 
\i (00:51:46) generaledit 
\i (00:51:46) step pkg map 
\i (00:51:47) trapsize 828
\i (00:51:50) setwindow form.pkgmap3d
\i (00:51:50) FORM pkgmap3d done  
\i (00:51:50) setwindow pcb
\i (00:51:50) generaledit 
\i (00:51:51) open 
\e (00:51:52) Do you want to save the changes you made to WR-FPC_66200211124.dra?
\i (00:51:52) fillin yes 
\t (00:51:53) Symbol 'wr-fpc_66200211124.psm' created.
\i (00:51:55) fillin "WR-FPC_66200411124.dra"
\t (00:51:55) Opening existing design...
\t (00:51:55) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:51:55) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:51:55) trapsize 1619
\i (00:51:55) trapsize 1656
\t (00:51:55) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\t (00:51:55) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:51:55) trapsize 1656
\d (00:51:55) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/FPC Connector and FFC Cable/6620xx11124/WR-FPC_66200411124.dra
\t (00:51:56) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\i (00:51:56) generaledit 
\i (00:51:56) pick grid 15.6266 -3.1277
\t (00:51:56) last pick:  15.6300 -3.1300
\i (00:51:57) replay AddStepFile.scr 
\i (00:51:57) version 17.2 
\t (00:51:57) Script version: 17.2
\i (00:51:57) setwindow pcb 
\i (00:51:57) trapsize 414 
\i (00:51:57) generaledit 
\i (00:51:57) step pkg map 
\i (00:51:58) trapsize 1656
\i (00:52:00) setwindow form.pkgmap3d
\i (00:52:00) FORM pkgmap3d done  
\i (00:52:00) setwindow pcb
\i (00:52:00) generaledit 
\i (00:52:02) open 
\e (00:52:02) Do you want to save the changes you made to WR-FPC_66200411124.dra?
\i (00:52:03) fillin yes 
\t (00:52:03) Symbol 'wr-fpc_66200411124.psm' created.
\i (00:52:06) fillin "WR-FPC_66200611124.dra"
\t (00:52:06) Opening existing design...
\t (00:52:06) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:52:06) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:52:06) trapsize 1619
\i (00:52:06) trapsize 1656
\t (00:52:06) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\t (00:52:06) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:52:06) trapsize 1656
\d (00:52:06) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/FPC Connector and FFC Cable/6620xx11124/WR-FPC_66200611124.dra
\t (00:52:07) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\i (00:52:07) generaledit 
\i (00:52:07) pick grid 8.4498 -7.0449
\t (00:52:07) last pick:  8.4500 -7.0400
\i (00:52:08) replay AddStepFile.scr 
\i (00:52:08) version 17.2 
\t (00:52:08) Script version: 17.2
\i (00:52:08) setwindow pcb 
\i (00:52:08) trapsize 414 
\i (00:52:08) generaledit 
\i (00:52:08) step pkg map 
\i (00:52:09) trapsize 1656
\i (00:52:12) setwindow form.pkgmap3d
\i (00:52:12) FORM pkgmap3d done  
\i (00:52:13) setwindow pcb
\i (00:52:13) generaledit 
\i (00:52:16) open 
\e (00:52:16) Do you want to save the changes you made to WR-FPC_66200611124.dra?
\i (00:52:19) fillin yes 
\t (00:52:19) Symbol 'wr-fpc_66200611124.psm' created.
\i (00:52:24) fillin "WR-FPC_66200811124.dra"
\t (00:52:24) Opening existing design...
\t (00:52:24) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:52:24) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:52:24) trapsize 1619
\i (00:52:24) trapsize 1656
\t (00:52:24) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\t (00:52:24) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:52:24) trapsize 1656
\d (00:52:25) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/FPC Connector and FFC Cable/6620xx11124/WR-FPC_66200811124.dra
\t (00:52:25) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\i (00:52:25) generaledit 
\i (00:52:26) pick grid 5.7469 -5.4033
\t (00:52:26) last pick:  5.7500 -5.4000
\i (00:52:26) replay AddStepFile.scr 
\i (00:52:26) version 17.2 
\t (00:52:26) Script version: 17.2
\i (00:52:26) setwindow pcb 
\i (00:52:26) trapsize 414 
\i (00:52:26) generaledit 
\i (00:52:27) step pkg map 
\i (00:52:28) trapsize 1656
\i (00:52:31) setwindow form.pkgmap3d
\i (00:52:31) FORM pkgmap3d offset_z 4.95 
\i (00:52:34) FORM pkgmap3d offset_z 4.96 
\i (00:52:35) FORM pkgmap3d save_current  
\i (00:52:37) FORM pkgmap3d view_orientation Front 
\i (00:52:41) FORM pkgmap3d done  
\i (00:52:42) setwindow pcb
\i (00:52:42) generaledit 
\i (00:52:43) save 
\i (00:52:44) fillin yes 
\t (00:52:45) Symbol 'wr-fpc_66200811124.psm' created.
\i (00:52:45) generaledit 
\i (00:52:45) 3d_viewer 
\i (00:52:46) setwindow pcb3D
\i (00:52:46) trapsize 1656
\i (00:52:46) setwindow pcb
\i (00:52:46) generaledit 
\i (00:52:47) setwindow pcb3D
\i (00:52:47) trapsize 1656
\i (00:52:58) setwindow pcb
\i (00:52:58) open 
\i (00:53:00) fillin "WR-FPC_66200811124.dra"
\t (00:53:00) Opening existing design...
\t (00:53:00) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:53:00) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:53:00) trapsize 1619
\i (00:53:00) trapsize 1656
\t (00:53:01) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\t (00:53:01) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:53:01) trapsize 1656
\d (00:53:01) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/FPC Connector and FFC Cable/6620xx11124/WR-FPC_66200811124.dra
\t (00:53:02) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\i (00:53:02) generaledit 
\i (00:53:02) pick grid 3.9920 -6.8602
\t (00:53:02) last pick:  3.9900 -6.8600
\i (00:53:03) replay AddStepFile.scr 
\i (00:53:03) version 17.2 
\t (00:53:03) Script version: 17.2
\i (00:53:03) setwindow pcb 
\i (00:53:03) trapsize 414 
\i (00:53:03) generaledit 
\i (00:53:03) step pkg map 
\i (00:53:04) trapsize 1656
\i (00:53:07) setwindow form.pkgmap3d
\i (00:53:07) FORM pkgmap3d done  
\i (00:53:07) setwindow pcb
\i (00:53:07) generaledit 
\i (00:53:10) open 
\e (00:53:10) Do you want to save the changes you made to WR-FPC_66200811124.dra?
\i (00:53:12) fillin yes 
\t (00:53:12) Symbol 'wr-fpc_66200811124.psm' created.
\i (00:53:14) fillin "WR-FPC_66201011124.dra"
\t (00:53:14) Opening existing design...
\t (00:53:14) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:53:14) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:53:14) trapsize 1619
\i (00:53:14) trapsize 1656
\t (00:53:15) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\t (00:53:15) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:53:15) trapsize 1656
\d (00:53:15) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/FPC Connector and FFC Cable/6620xx11124/WR-FPC_66201011124.dra
\t (00:53:15) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\i (00:53:15) generaledit 
\i (00:53:16) pick grid -0.9954 -4.9971
\t (00:53:16) last pick:  -1.0000 -5.0000
\i (00:53:17) replay AddStepFile.scr 
\i (00:53:17) version 17.2 
\t (00:53:17) Script version: 17.2
\i (00:53:17) setwindow pcb 
\i (00:53:17) trapsize 414 
\i (00:53:17) generaledit 
\i (00:53:17) step pkg map 
\i (00:53:18) trapsize 1656
\i (00:53:22) setwindow form.pkgmap3d
\i (00:53:22) FORM pkgmap3d offset_z 4.95 
\i (00:53:24) FORM pkgmap3d view_orientation Front Left 
\i (00:53:25) FORM pkgmap3d view_orientation Bottom 
\i (00:53:29) FORM pkgmap3d offset_z 4.96 
\i (00:53:30) FORM pkgmap3d save_current  
\i (00:53:31) FORM pkgmap3d view_orientation Back 
\i (00:53:33) FORM pkgmap3d done  
\i (00:53:33) setwindow pcb
\i (00:53:33) generaledit 
\i (00:53:34) save 
\i (00:53:35) fillin yes 
\t (00:53:35) Symbol 'wr-fpc_66201011124.psm' created.
\i (00:53:36) generaledit 
\i (00:53:36) pick grid 0.6270 6.5587
\t (00:53:36) last pick:  0.6300 6.5600
\t (00:53:39) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:58:59) 3d_viewer 
\i (00:59:00) setwindow pcb3D
\i (00:59:00) trapsize 1656
\i (00:59:00) setwindow pcb
\i (00:59:00) generaledit 
\i (00:59:01) setwindow pcb3D
\i (00:59:01) trapsize 1656
\i (00:59:35) setwindow pcb
\i (00:59:35) open 
\i (00:59:40) fillin "C:\Syc\OrCAD\Library\eiCan\WERI\FPC Connector and FFC Cable\6620xx21024\WR-FPC_66200221024.dra"
\i (00:59:40) cd "C:\Syc\OrCAD\Library\eiCan\WERI\FPC Connector and FFC Cable\6620xx21024"
\t (00:59:40) Opening existing design...
\t (00:59:40) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:59:40) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:59:40) trapsize 1632
\i (00:59:40) trapsize 1669
\t (00:59:41) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\t (00:59:41) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:59:41) trapsize 1669
\t (00:59:41)     Journal end - Tue Aug 23 11:05:12 2022
