0 2018-Dec-28 21:51:55.110501 - [DEBUG] Set-up the command-line parameters
1 2018-Dec-28 21:51:55.110929 - [INFO] Chosen operation mode: 'phasarLLVM'
2 2018-Dec-28 21:51:55.111275 - [INFO] No configuration file is used.
3 2018-Dec-28 21:51:55.111353 - [INFO] Program options have been successfully parsed.
4 2018-Dec-28 21:51:55.111452 - [INFO] Check program options for logical errors.
5 2018-Dec-28 21:51:55.111541 - [INFO] Set-up IR database.
6 2018-Dec-28 21:51:55.117938 - [INFO] Constructed the analysis controller.
7 2018-Dec-28 21:51:55.118057 - [INFO] Found the following IR files for this project: 
8 2018-Dec-28 21:51:55.118118 - [INFO] 	main.ll
9 2018-Dec-28 21:51:55.118177 - [INFO] Check for chosen entry points.
10 2018-Dec-28 21:51:55.118238 - [INFO] link all llvm modules into a single module for WPA ...

11 2018-Dec-28 21:51:55.118296 - [INFO] link all llvm modules into a single module for WPA ended

12 2018-Dec-28 21:51:55.118356 - [INFO] Preprocess module: main.ll
13 2018-Dec-28 21:51:55.118694 - [INFO] Running GeneralStatisticsPass
14 2018-Dec-28 21:51:55.118837 - [INFO] Running ValueAnnotationPass
15 2018-Dec-28 21:51:55.119270 - [INFO] GeneralStatisticsPass summary for module: 'main.ll'

16 2018-Dec-28 21:51:55.119334 - [INFO] Allocated Types    : 1
17 2018-Dec-28 21:51:55.119398 - [INFO] Allocation Sites   : 4
18 2018-Dec-28 21:51:55.119456 - [INFO] Basic Blocks       : 9
19 2018-Dec-28 21:51:55.119513 - [INFO] Calls Sites        : 4
20 2018-Dec-28 21:51:55.119570 - [INFO] Functions          : 3
21 2018-Dec-28 21:51:55.119628 - [INFO] Globals            : 1
22 2018-Dec-28 21:51:55.119685 - [INFO] Global Pointer     : 1
23 2018-Dec-28 21:51:55.119742 - [INFO] Instructions       : 32
24 2018-Dec-28 21:51:55.119799 - [INFO] Memory Intrinsics  : 0
25 2018-Dec-28 21:51:55.119857 - [INFO] Store Instructions : 6
26 2018-Dec-28 21:51:55.119939 - [INFO]  
27 2018-Dec-28 21:51:55.120014 - [INFO]   i32
28 2018-Dec-28 21:51:55.120618 - [DEBUG] Analyzing function: main
29 2018-Dec-28 21:51:55.120925 - [INFO] Reconstruct the class hierarchy.
30 2018-Dec-28 21:51:55.120989 - [INFO] Construct type hierarchy
31 2018-Dec-28 21:51:55.121049 - [DEBUG] Analyse types in module: main.ll
32 2018-Dec-28 21:51:55.121248 - [DEBUG] Reconstruct virtual function table for module: main.ll
33 2018-Dec-28 21:51:55.121317 - [INFO] Reconstruction of class hierarchy completed.
34 2018-Dec-28 21:51:55.121380 - [INFO] Starting CallGraphAnalysisType: OTF
35 2018-Dec-28 21:51:55.121490 - [DEBUG] Walking in function: main
36 2018-Dec-28 21:51:55.121576 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %rc, metadata !17, metadata !18), !dbg !19, !phasar.instruction.id !20, ID: 6
37 2018-Dec-28 21:51:55.121960 - [DEBUG] Found 1 possible target(s)
38 2018-Dec-28 21:51:55.122020 - [DEBUG] Target name: llvm.dbg.declare
39 2018-Dec-28 21:51:55.122106 - [DEBUG] Walking in function: llvm.dbg.declare
40 2018-Dec-28 21:51:55.122169 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
41 2018-Dec-28 21:51:55.122233 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %i, metadata !21, metadata !18), !dbg !23, !phasar.instruction.id !24, ID: 7
42 2018-Dec-28 21:51:55.122553 - [DEBUG] Found 1 possible target(s)
43 2018-Dec-28 21:51:55.122612 - [DEBUG] Target name: llvm.dbg.declare
44 2018-Dec-28 21:51:55.122687 - [DEBUG] Walking in function: llvm.dbg.declare
45 2018-Dec-28 21:51:55.122750 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
46 2018-Dec-28 21:51:55.122813 - [DEBUG] Found static call-site: %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
47 2018-Dec-28 21:51:55.123182 - [DEBUG] Found 1 possible target(s)
48 2018-Dec-28 21:51:55.123268 - [DEBUG] Target name: getenv
49 2018-Dec-28 21:51:55.123356 - [DEBUG] Walking in function: getenv
50 2018-Dec-28 21:51:55.123419 - [DEBUG] Function already visited or only declaration: getenv
51 2018-Dec-28 21:51:55.123483 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
52 2018-Dec-28 21:51:55.123830 - [DEBUG] Found 1 possible target(s)
53 2018-Dec-28 21:51:55.123889 - [DEBUG] Target name: llvm.dbg.declare
54 2018-Dec-28 21:51:55.123964 - [DEBUG] Walking in function: llvm.dbg.declare
55 2018-Dec-28 21:51:55.124026 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
56 2018-Dec-28 21:51:55.124091 - [INFO] Call graph has been constructed
57 2018-Dec-28 21:51:55.124154 - [INFO] Performing analysis: plugin
58 2018-Dec-28 21:51:55.124220 - [DEBUG] Loading shared object library: '/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so'
59 2018-Dec-28 21:51:55.124713 - [INFO] Solving plugin: mono
PhASAR v1218
A LLVM-based static analysis framework

--- Configuration ---
Project ID: myphasarproject
Graph ID: 123456
Module(s): main.ll 
Data-flow analysis: plugin 
WPA: 1
Mem2reg: 0
Print edge recorder: 0
Analysis plugin(s): 
/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so
Output: results.json
All modules loaded
PTG construction ...
PTG construction ended
DONE
init - MonoIntraEnvironmentVariableTracing

  %retval = alloca i32, align 4, !phasar.instruction.id !12
Got operands checking instruction (alloca)

  %rc = alloca i32, align 4, !phasar.instruction.id !13
Got operands checking instruction (alloca)

  %i = alloca i32, align 4, !phasar.instruction.id !14
Got operands checking instruction (alloca)

  %j = alloca i32, align 4, !phasar.instruction.id !15
Got operands checking instruction (alloca)

  store i32 0, i32* %retval, align 4, !phasar.instruction.id !16
Got store instruction

  call void @llvm.dbg.declare(metadata i32* %rc, metadata !17, metadata !18), !dbg !19, !phasar.instruction.id !20
Got call instruction

  call void @llvm.dbg.declare(metadata i32* %i, metadata !21, metadata !18), !dbg !23, !phasar.instruction.id !24
Got call instruction

  store i32 0, i32* %i, align 4, !dbg !23, !phasar.instruction.id !25
Got store instruction

  br label %for.cond, !dbg !26, !phasar.instruction.id !27
Got branch instruction

  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30
Got call instruction
Adding call instruction fact
Adding line: 9

  %tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32
Got operands checking instruction (icmp)
Adding fact
Adding line: 9
Adding line: 9

  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33
Got branch instruction
Adding conditional branch instruction fact
Adding line: 9
Adding line: 9
Adding line: 9

  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33
Got branch instruction
Adding conditional branch instruction fact
Adding line: 9
Adding line: 9
Adding line: 9

  call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 9

  store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 9

  br label %for.cond1, !dbg !40, !phasar.instruction.id !41
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 9

  %0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9

  %cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10

  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10

  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10

  %1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11

  store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11

  br label %for.inc, !dbg !54, !phasar.instruction.id !55
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11

  %2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10

  %inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10

  store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10
Adding line: 10

  br label %for.cond1, !dbg !60, !llvm.loop !61, !phasar.instruction.id !63
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10
Adding line: 10

  br label %for.inc3, !dbg !64, !phasar.instruction.id !65
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10

  %3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9

  %inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 9

  store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 9
Adding line: 9

  br label %for.cond, !dbg !70, !llvm.loop !71, !phasar.instruction.id !73
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 9
Adding line: 9

  %4 = load i32, i32* %rc, align 4, !dbg !74, !phasar.instruction.id !75
Got load instruction
Adding line: 9
Adding line: 9

  %tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32
Got operands checking instruction (icmp)
Adding fact

  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33
Got branch instruction
Adding conditional branch instruction fact

  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33
Got branch instruction
Adding conditional branch instruction fact

  call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38

  %4 = load i32, i32* %rc, align 4, !dbg !74, !phasar.instruction.id !75
Got load instruction

  store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39

  br label %for.cond1, !dbg !40, !phasar.instruction.id !41

  %0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10
Adding line: 10

  %cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10
Adding line: 10

  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10
Adding line: 10

  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10
Adding line: 10

  %1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10
Adding line: 10

  br label %for.inc3, !dbg !64, !phasar.instruction.id !65
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10
Adding line: 10

  store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10
Adding line: 10

  br label %for.inc, !dbg !54, !phasar.instruction.id !55
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10
Adding line: 10

  %2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10
Adding line: 10

  %inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 10
Adding line: 10
Adding line: 10

  store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59

  br label %for.cond1, !dbg !60, !llvm.loop !61, !phasar.instruction.id !63

  %0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44

  %3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10

  %inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9

  store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  br label %for.cond, !dbg !70, !llvm.loop !71, !phasar.instruction.id !73
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  %cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46

  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48

  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48

  %1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51

  br label %for.inc3, !dbg !64, !phasar.instruction.id !65

  store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53

  %3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67

  br label %for.inc, !dbg !54, !phasar.instruction.id !55

  %2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57

  %inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58

  store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59

  %inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68

  store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69

  br label %for.cond, !dbg !70, !llvm.loop !71, !phasar.instruction.id !73

  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30

  %tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  %4 = load i32, i32* %rc, align 4, !dbg !74, !phasar.instruction.id !75
Got load instruction
Adding load instruction fact
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 15
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  br label %for.cond1, !dbg !40, !phasar.instruction.id !41
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  %0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  %cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  %1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  br label %for.inc3, !dbg !64, !phasar.instruction.id !65
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  %3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  br label %for.inc, !dbg !54, !phasar.instruction.id !55
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  %inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  %2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69

  %inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59
Adding line: 11
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 9
Adding line: 10
Adding line: 11
Adding line: 9
Adding line: 10
Adding line: 10
Adding line: 10
Adding line: 9
Adding line: 9

  br label %for.cond1, !dbg !60, !llvm.loop !61, !phasar.instruction.id !63

  call void @llvm.dbg.declare(metadata i32* %rc, metadata !17, metadata !18), !dbg !19, !phasar.instruction.id !20
Got call instruction

  %rc = alloca i32, align 4, !phasar.instruction.id !13
Got operands checking instruction (alloca)

  %i = alloca i32, align 4, !phasar.instruction.id !14
Got operands checking instruction (alloca)

  %retval = alloca i32, align 4, !phasar.instruction.id !12
Got operands checking instruction (alloca)

  store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53

  store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39

  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30

  store i32 0, i32* %i, align 4, !dbg !23, !phasar.instruction.id !25
Got store instruction

  store i32 0, i32* %retval, align 4, !phasar.instruction.id !16
Got store instruction

  call void @llvm.dbg.declare(metadata i32* %i, metadata !21, metadata !18), !dbg !23, !phasar.instruction.id !24
Got call instruction

  br label %for.cond, !dbg !26, !phasar.instruction.id !27
Got branch instruction

  call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38

  %j = alloca i32, align 4, !phasar.instruction.id !15
Got operands checking instruction (alloca)

  %tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32

  %0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44

  %4 = load i32, i32* %rc, align 4, !dbg !74, !phasar.instruction.id !75
Got load instruction
Adding load instruction fact

  br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33

  br label %for.cond1, !dbg !40, !phasar.instruction.id !41

  %cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46

  %1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51

  %3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67

  br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48

  %2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57

  br label %for.inc, !dbg !54, !phasar.instruction.id !55

  %inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58

  store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59

  br label %for.cond1, !dbg !60, !llvm.loop !61, !phasar.instruction.id !63

  br label %for.inc3, !dbg !64, !phasar.instruction.id !65

  %inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68

  store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69

  br label %for.cond, !dbg !70, !llvm.loop !71, !phasar.instruction.id !73

  ret i32 %4, !dbg !76, !phasar.instruction.id !77worklist size: 33
worklist size: 32
worklist size: 31
worklist size: 30
worklist size: 29
worklist size: 28
worklist size: 27
worklist size: 26
worklist size: 25
worklist size: 24
worklist size: 24
worklist size: 25
worklist size: 25
worklist size: 25
worklist size: 25
worklist size: 25
worklist size: 25
worklist size: 25
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 26
worklist size: 25
worklist size: 24
worklist size: 23
worklist size: 22
worklist size: 21
worklist size: 20
worklist size: 19
worklist size: 18
worklist size: 18
worklist size: 19
worklist size: 19
worklist size: 19
worklist size: 19
worklist size: 19
worklist size: 19
worklist size: 19
worklist size: 19
worklist size: 19
worklist size: 18
worklist size: 17
worklist size: 16
worklist size: 16
worklist size: 16
worklist size: 16
worklist size: 16
worklist size: 16
worklist size: 15
worklist size: 14
worklist size: 13
worklist size: 12
worklist size: 11
worklist size: 10
worklist size: 9
worklist size: 8
worklist size: 7
worklist size: 6
worklist size: 5
worklist size: 4
worklist size: 3
worklist size: 2
worklist size: 1
worklist size: 2
worklist size: 2
worklist size: 2
worklist size: 2
worklist size: 1
worklist size: 1
worklist size: 1
worklist size: 1
worklist size: 2
worklist size: 2
worklist size: 2
worklist size: 2
worklist size: 2
worklist size: 2
worklist size: 2
worklist size: 2
worklist size: 2
worklist size: 2
worklist size: 1
worklist size: 1
worklist size: 1
LLVM-Intra-Monotone solver results:
-----------------------------------
Instruction:
call void @llvm.dbg.declare(metadata i32* %rc, metadata !17, metadata !18), !dbg !19, !phasar.instruction.id !20, ID: 6
Facts:
	EMPTY


Instruction:
%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2
Facts:
	EMPTY


Instruction:
%i = alloca i32, align 4, !phasar.instruction.id !14, ID: 3
Facts:
	EMPTY


Instruction:
%retval = alloca i32, align 4, !phasar.instruction.id !12, ID: 1
Facts:
	EMPTY


Instruction:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
store i32 0, i32* %i, align 4, !dbg !23, !phasar.instruction.id !25, ID: 8
Facts:
	EMPTY


Instruction:
store i32 0, i32* %retval, align 4, !phasar.instruction.id !16, ID: 5
Facts:
	EMPTY


Instruction:
call void @llvm.dbg.declare(metadata i32* %i, metadata !21, metadata !18), !dbg !23, !phasar.instruction.id !24, ID: 7
Facts:
	EMPTY


Instruction:
br label %for.cond, !dbg !26, !phasar.instruction.id !27, ID: 9
Facts:
	EMPTY


Instruction:
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
%j = alloca i32, align 4, !phasar.instruction.id !15, ID: 4
Facts:
	EMPTY


Instruction:
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
%4 = load i32, i32* %rc, align 4, !dbg !74, !phasar.instruction.id !75, ID: 31
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
br label %for.cond1, !dbg !40, !phasar.instruction.id !41, ID: 15
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
br i1 %cmp, label %for.body2, label %for.end, !dbg !47, !phasar.instruction.id !48, ID: 18
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
br label %for.inc, !dbg !54, !phasar.instruction.id !55, ID: 21
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
br label %for.cond1, !dbg !60, !llvm.loop !61, !phasar.instruction.id !63, ID: 25
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
br label %for.inc3, !dbg !64, !phasar.instruction.id !65, ID: 26
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
br label %for.cond, !dbg !70, !llvm.loop !71, !phasar.instruction.id !73, ID: 30
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
br i1 %tobool, label %for.body, label %for.end5, !dbg !31, !phasar.instruction.id !33, ID: 12
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
sto60 2018-Dec-28 21:51:55.255583 - [INFO] Write results to file
61 2018-Dec-28 21:51:55.255790 - [INFO] Shutdown llvm and the analysis framework.

re i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


Instruction:
ret i32 %4, !dbg !76, !phasar.instruction.id !77, ID: 32
Facts:
store i32 %1, i32* %rc, align 4, !dbg !52, !phasar.instruction.id !53, ID: 20
store i32 0, i32* %j, align 4, !dbg !37, !phasar.instruction.id !39, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !30, ID: 10
call void @llvm.dbg.declare(metadata i32* %j, metadata !34, metadata !18), !dbg !37, !phasar.instruction.id !38, ID: 13
%tobool = icmp ne i32 %call, 0, !dbg !31, !phasar.instruction.id !32, ID: 11
%0 = load i32, i32* %j, align 4, !dbg !42, !phasar.instruction.id !44, ID: 16
%4 = load i32, i32* %rc, align 4, !dbg !74, !phasar.instruction.id !75, ID: 31
%cmp = icmp slt i32 %0, 10, !dbg !45, !phasar.instruction.id !46, ID: 17
%1 = load i32, i32* %j, align 4, !dbg !49, !phasar.instruction.id !51, ID: 19
%3 = load i32, i32* %i, align 4, !dbg !66, !phasar.instruction.id !67, ID: 27
%2 = load i32, i32* %j, align 4, !dbg !56, !phasar.instruction.id !57, ID: 22
%inc = add nsw i32 %2, 1, !dbg !56, !phasar.instruction.id !58, ID: 23
store i32 %inc, i32* %j, align 4, !dbg !56, !phasar.instruction.id !59, ID: 24
%inc4 = add nsw i32 %3, 1, !dbg !66, !phasar.instruction.id !68, ID: 28
store i32 %inc4, i32* %i, align 4, !dbg !66, !phasar.instruction.id !69, ID: 29


