## Semester project
### Grade: 10/10

In this project we created using VHDL a MIPS like processor fully functional working with pipelines, made with @michalislamp
