<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>swarm-robotic-mining: /home/offworld5/OffWorld/Code/swarm-robotic-mining/dev_ws/src/firmware/bot_common_firmware/Saw/Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">swarm-robotic-mining
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_943746df71106df9554fc943b3a59859.html">OffWorld</a></li><li class="navelem"><a class="el" href="dir_d2d2829a5de0d7a9ae67a9f2fa023844.html">Code</a></li><li class="navelem"><a class="el" href="dir_83a0277b5446e063e59439559cf614ae.html">swarm-robotic-mining</a></li><li class="navelem"><a class="el" href="dir_52f40c02f4896da093d18a84cb3f3356.html">dev_ws</a></li><li class="navelem"><a class="el" href="dir_1c0efcfb463459aa10e977aa8adb6dd3.html">src</a></li><li class="navelem"><a class="el" href="dir_6bf5931204ac15ed2eabe3c519e56d7e.html">firmware</a></li><li class="navelem"><a class="el" href="dir_11b84e13685b025db69e80222a127a4a.html">bot_common_firmware</a></li><li class="navelem"><a class="el" href="dir_ea1c7bf0cc9f59a9480ef29b1411496a.html">Saw</a></li><li class="navelem"><a class="el" href="dir_f187e50eadf9b4d3de7a23355b9a69bb.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_cce9464c0b92398ab2111336f2972e35.html">STM32F3xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_c390338c1377cf7650914352c8080c34.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f3xx_hal_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_saw_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F3xx_HAL_RCC_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F3xx_HAL_RCC_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_saw_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h.html">stm32f3xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Disable Backup domain write protection state change timeout */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE      (100U)       </span><span class="comment">/* 100 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* LSE state change timeout */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE      LSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define CLOCKSWITCH_TIMEOUT_VALUE  (5000U)  </span><span class="comment">/* 5 s    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define HSI_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define LSI_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define PLL_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define RCC_CR_OFFSET             0x00</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define RCC_CFGR_OFFSET           0x04</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define RCC_CIR_OFFSET            0x08</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define RCC_BDCR_OFFSET           0x20</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define RCC_CSR_OFFSET            0x24</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define RCC_CR_OFFSET_BB          (RCC_OFFSET + RCC_CR_OFFSET)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define RCC_CFGR_OFFSET_BB        (RCC_OFFSET + RCC_CFGR_OFFSET)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define RCC_CIR_OFFSET_BB         (RCC_OFFSET + RCC_CIR_OFFSET)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define RCC_BDCR_OFFSET_BB        (RCC_OFFSET + RCC_BDCR_OFFSET)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define RCC_CSR_OFFSET_BB         (RCC_OFFSET + RCC_CSR_OFFSET)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* --- CR Register ---*/</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* Alias word address of HSION bit */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define RCC_HSION_BIT_NUMBER      POSITION_VAL(RCC_CR_HSION)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Alias word address of HSEON bit */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define RCC_HSEON_BIT_NUMBER      POSITION_VAL(RCC_CR_HSEON)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* Alias word address of CSSON bit */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define RCC_CSSON_BIT_NUMBER      POSITION_VAL(RCC_CR_CSSON)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* Alias word address of PLLON bit */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define RCC_PLLON_BIT_NUMBER      POSITION_VAL(RCC_CR_PLLON)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* --- CSR Register ---*/</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* Alias word address of LSION bit */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define RCC_LSION_BIT_NUMBER      POSITION_VAL(RCC_CSR_LSION)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* Alias word address of RMVF bit */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define RCC_RMVF_BIT_NUMBER       POSITION_VAL(RCC_CSR_RMVF)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* --- BDCR Registers ---*/</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* Alias word address of LSEON bit */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define RCC_LSEON_BIT_NUMBER      POSITION_VAL(RCC_BDCR_LSEON)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* Alias word address of LSEON bit */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define RCC_LSEBYP_BIT_NUMBER     POSITION_VAL(RCC_BDCR_LSEBYP)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Alias word address of RTCEN bit */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define RCC_RTCEN_BIT_NUMBER      POSITION_VAL(RCC_BDCR_RTCEN)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* Alias word address of BDRST bit */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define RCC_BDRST_BIT_NUMBER          POSITION_VAL(RCC_BDCR_BDRST)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* CR register byte 2 (Bits[23:16]) base address */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define RCC_CR_BYTE2_ADDRESS          ((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02U))</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* CIR register byte 1 (Bits[15:8]) base address */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define RCC_CIR_BYTE1_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01U))</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* CIR register byte 2 (Bits[23:16]) base address */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define RCC_CIR_BYTE2_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02U))</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* Defines used for Flags */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define CR_REG_INDEX                     ((uint8_t)1U)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define BDCR_REG_INDEX                   ((uint8_t)2U)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define CSR_REG_INDEX                    ((uint8_t)3U)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define CFGR_REG_INDEX                   ((uint8_t)4U)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define RCC_FLAG_MASK                    ((uint8_t)0x1FU)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI) || \</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">                             ((__HSE__) == RCC_HSE_BYPASS))</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">                             ((__LSE__) == RCC_LSE_BYPASS))</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) &lt;= 0x1FU)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || \</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">                             ((__PLL__) == RCC_PLL_ON))</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define IS_RCC_PREDIV(__PREDIV__) (((__PREDIV__) == RCC_PREDIV_DIV1)  || ((__PREDIV__) == RCC_PREDIV_DIV2)   || \</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV3)  || ((__PREDIV__) == RCC_PREDIV_DIV4)   || \</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV5)  || ((__PREDIV__) == RCC_PREDIV_DIV6)   || \</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV7)  || ((__PREDIV__) == RCC_PREDIV_DIV8)   || \</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV9)  || ((__PREDIV__) == RCC_PREDIV_DIV10)  || \</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV11) || ((__PREDIV__) == RCC_PREDIV_DIV12)  || \</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV13) || ((__PREDIV__) == RCC_PREDIV_DIV14)  || \</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">                                  ((__PREDIV__) == RCC_PREDIV_DIV15) || ((__PREDIV__) == RCC_PREDIV_DIV16))</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define IS_RCC_PLL_DIV(__DIV__) (((__DIV__) == RCC_PLL_DIV2) || \</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">                                 ((__DIV__) == RCC_PLL_DIV3) || ((__DIV__) == RCC_PLL_DIV4))</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define IS_RCC_HSE_PREDIV(DIV) (((DIV) == RCC_HSE_PREDIV_DIV1)  || ((DIV) == RCC_HSE_PREDIV_DIV2)  || \</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">                                ((DIV) == RCC_HSE_PREDIV_DIV3)  || ((DIV) == RCC_HSE_PREDIV_DIV4)  || \</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">                                ((DIV) == RCC_HSE_PREDIV_DIV5)  || ((DIV) == RCC_HSE_PREDIV_DIV6)  || \</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">                                ((DIV) == RCC_HSE_PREDIV_DIV7)  || ((DIV) == RCC_HSE_PREDIV_DIV8)  || \</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">                                ((DIV) == RCC_HSE_PREDIV_DIV9)  || ((DIV) == RCC_HSE_PREDIV_DIV10) || \</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">                                ((DIV) == RCC_HSE_PREDIV_DIV11) || ((DIV) == RCC_HSE_PREDIV_DIV12) || \</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">                                ((DIV) == RCC_HSE_PREDIV_DIV13) || ((DIV) == RCC_HSE_PREDIV_DIV14) || \</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">                                ((DIV) == RCC_HSE_PREDIV_DIV15) || ((DIV) == RCC_HSE_PREDIV_DIV16))</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLSRC_HSI_DIV2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL2)  || ((__MUL__) == RCC_PLL_MUL3)   || \</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5)   || \</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7)   || \</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9)   || \</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL10) || ((__MUL__) == RCC_PLL_MUL11)  || \</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL13)  || \</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL14) || ((__MUL__) == RCC_PLL_MUL15)  || \</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL16))</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define IS_RCC_CLOCKTYPE(CLK) ((((CLK) &amp; RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || \</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_HCLK)   == RCC_CLOCKTYPE_HCLK)   || \</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_PCLK1)  == RCC_CLOCKTYPE_PCLK1)  || \</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_PCLK2)  == RCC_CLOCKTYPE_PCLK2))</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) || \</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) || \</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV512))</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV16))</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define IS_RCC_MCO(__MCO__)  ((__MCO__) == RCC_MCO)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) || \</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE)  || \</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI)  || \</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV32))</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR3_USART2SW)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define IS_RCC_USART2CLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_USART2CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">                                             ((__SOURCE__) == RCC_USART2CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">                                             ((__SOURCE__) == RCC_USART2CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">                                             ((__SOURCE__) == RCC_USART2CLKSOURCE_HSI))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART2SW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR3_USART3SW)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define IS_RCC_USART3CLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_USART3CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">                                             ((__SOURCE__) == RCC_USART3CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">                                             ((__SOURCE__) == RCC_USART3CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">                                             ((__SOURCE__) == RCC_USART3CLKSOURCE_HSI))</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART3SW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define IS_RCC_I2C1CLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_I2C1CLKSOURCE_HSI) || \</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">                                           ((__SOURCE__) == RCC_I2C1CLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;{</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  uint32_t PLLState;      </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  uint32_t PLLSource;     </div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  uint32_t PLLMUL;        </div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  uint32_t PREDIV;        </div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;} <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;   </div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;{</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  uint32_t OscillatorType;        </div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  uint32_t HSEState;              </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  uint32_t HSEPredivValue;       </div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLSRC_HSI_DIV2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  uint32_t LSEState;              </div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  uint32_t HSIState;              </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  uint32_t HSICalibrationValue;   </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  uint32_t LSIState;              </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a> PLL;         </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;} <a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160; </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  uint32_t ClockType;             </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  uint32_t SYSCLKSource;          </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  uint32_t AHBCLKDivider;         </div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  uint32_t APB1CLKDivider;        </div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  uint32_t APB2CLKDivider;        </div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;} <a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160; </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSI           RCC_CFGR_PLLSRC_HSI_PREDIV </span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLSRC_HSI_PREDIV */</span><span class="preprocessor"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSI           RCC_CFGR_PLLSRC_HSI_DIV2   </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLSRC_HSI_DIV2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">  357</a></span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSE           RCC_CFGR_PLLSRC_HSE_PREDIV </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE            (0x00000000U)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE             (0x00000001U)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI             (0x00000002U)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE             (0x00000004U)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI             (0x00000008U)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">  378</a></span>&#160;<span class="preprocessor">#define RCC_HSE_OFF                      (0x00000000U)                     </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">  379</a></span>&#160;<span class="preprocessor">#define RCC_HSE_ON                       RCC_CR_HSEON                               </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">  380</a></span>&#160;<span class="preprocessor">#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">  388</a></span>&#160;<span class="preprocessor">#define RCC_LSE_OFF                      (0x00000000U)                       </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">  389</a></span>&#160;<span class="preprocessor">#define RCC_LSE_ON                       RCC_BDCR_LSEON                                </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">  390</a></span>&#160;<span class="preprocessor">#define RCC_LSE_BYPASS                   ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">  399</a></span>&#160;<span class="preprocessor">#define RCC_HSI_OFF                      (0x00000000U)           </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">  400</a></span>&#160;<span class="preprocessor">#define RCC_HSI_ON                       RCC_CR_HSION                     </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT       (0x10U)         </span><span class="comment">/* Default HSI calibration trimming value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160; </div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">  411</a></span>&#160;<span class="preprocessor">#define RCC_LSI_OFF                      (0x00000000U)   </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">  412</a></span>&#160;<span class="preprocessor">#define RCC_LSI_ON                       RCC_CSR_LSION            </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">  421</a></span>&#160;<span class="preprocessor">#define RCC_PLL_NONE                      (0x00000000U)  </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">  422</a></span>&#160;<span class="preprocessor">#define RCC_PLL_OFF                       (0x00000001U)  </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">  423</a></span>&#160;<span class="preprocessor">#define RCC_PLL_ON                        (0x00000002U)  </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">  432</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK             (0x00000001U) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">  433</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_HCLK               (0x00000002U) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">  434</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1              (0x00000004U) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">  435</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK2              (0x00000008U) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">  444</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">  445</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">  446</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">  455</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI      RCC_CFGR_SWS_HSI            </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">  456</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE      RCC_CFGR_SWS_HSE            </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">  457</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK   RCC_CFGR_SWS_PLL            </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">  466</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1   </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">  467</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2   </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">  468</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4   </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">  469</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8   </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">  470</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16  </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">  471</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64  </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">  472</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128 </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">  473</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256 </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">  474</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512 </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">  483</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1  </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">  484</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2  </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">  485</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4  </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">  486</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8  </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">  487</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16 </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">  496</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_NO_CLK          RCC_BDCR_RTCSEL_NOCLOCK                </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">  497</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE             RCC_BDCR_RTCSEL_LSE                  </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">  498</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI             RCC_BDCR_RTCSEL_LSI                  </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga070b819c6eca00d4b89cbf35216c3a92">  499</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV32       RCC_BDCR_RTCSEL_HSE                    </span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL2                     RCC_CFGR_PLLMUL2</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL3                     RCC_CFGR_PLLMUL3</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL4                     RCC_CFGR_PLLMUL4</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL5                     RCC_CFGR_PLLMUL5</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL6                     RCC_CFGR_PLLMUL6</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL7                     RCC_CFGR_PLLMUL7</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL8                     RCC_CFGR_PLLMUL8</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL9                     RCC_CFGR_PLLMUL9</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL10                    RCC_CFGR_PLLMUL10</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL11                    RCC_CFGR_PLLMUL11</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL12                    RCC_CFGR_PLLMUL12</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL13                    RCC_CFGR_PLLMUL13</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL14                    RCC_CFGR_PLLMUL14</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL15                    RCC_CFGR_PLLMUL15</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define RCC_PLL_MUL16                    RCC_CFGR_PLLMUL16</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160; </div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160; </div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV1                  RCC_CFGR2_PREDIV_DIV1</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV2                  RCC_CFGR2_PREDIV_DIV2</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV3                  RCC_CFGR2_PREDIV_DIV3</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV4                  RCC_CFGR2_PREDIV_DIV4</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV5                  RCC_CFGR2_PREDIV_DIV5</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV6                  RCC_CFGR2_PREDIV_DIV6</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV7                  RCC_CFGR2_PREDIV_DIV7</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV8                  RCC_CFGR2_PREDIV_DIV8</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV9                  RCC_CFGR2_PREDIV_DIV9</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV10                 RCC_CFGR2_PREDIV_DIV10</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV11                 RCC_CFGR2_PREDIV_DIV11</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV12                 RCC_CFGR2_PREDIV_DIV12</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV13                 RCC_CFGR2_PREDIV_DIV13</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV14                 RCC_CFGR2_PREDIV_DIV14</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV15                 RCC_CFGR2_PREDIV_DIV15</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define RCC_PREDIV_DIV16                 RCC_CFGR2_PREDIV_DIV16</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160; </div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160; </div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV1              RCC_CFGR2_PREDIV_DIV1</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV2              RCC_CFGR2_PREDIV_DIV2</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV3              RCC_CFGR2_PREDIV_DIV3</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV4              RCC_CFGR2_PREDIV_DIV4</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV5              RCC_CFGR2_PREDIV_DIV5</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV6              RCC_CFGR2_PREDIV_DIV6</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV7              RCC_CFGR2_PREDIV_DIV7</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV8              RCC_CFGR2_PREDIV_DIV8</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV9              RCC_CFGR2_PREDIV_DIV9</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV10             RCC_CFGR2_PREDIV_DIV10</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV11             RCC_CFGR2_PREDIV_DIV11</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV12             RCC_CFGR2_PREDIV_DIV12</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV13             RCC_CFGR2_PREDIV_DIV13</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV14             RCC_CFGR2_PREDIV_DIV14</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV15             RCC_CFGR2_PREDIV_DIV15</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define RCC_HSE_PREDIV_DIV16             RCC_CFGR2_PREDIV_DIV16</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160; </div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLSRC_HSI_DIV2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160; </div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR3_USART2SW)</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define RCC_USART2CLKSOURCE_PCLK1        RCC_CFGR3_USART2SW_PCLK</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define RCC_USART2CLKSOURCE_SYSCLK       RCC_CFGR3_USART2SW_SYSCLK</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define RCC_USART2CLKSOURCE_LSE          RCC_CFGR3_USART2SW_LSE</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define RCC_USART2CLKSOURCE_HSI          RCC_CFGR3_USART2SW_HSI</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160; </div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART2SW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160; </div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR3_USART3SW)</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160; </div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define RCC_USART3CLKSOURCE_PCLK1        RCC_CFGR3_USART3SW_PCLK</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define RCC_USART3CLKSOURCE_SYSCLK       RCC_CFGR3_USART3SW_SYSCLK</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define RCC_USART3CLKSOURCE_LSE          RCC_CFGR3_USART3SW_LSE</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define RCC_USART3CLKSOURCE_HSI          RCC_CFGR3_USART3SW_HSI</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160; </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART3SW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160; </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define RCC_I2C1CLKSOURCE_HSI            RCC_CFGR3_I2C1SW_HSI</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define RCC_I2C1CLKSOURCE_SYSCLK         RCC_CFGR3_I2C1SW_SYSCLK</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define RCC_MCO1                         (0x00000000U)</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">  622</a></span>&#160;<span class="preprocessor">#define RCC_MCO                          RCC_MCO1               </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">  631</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSIRDY                    ((uint8_t)RCC_CIR_LSIRDYF)   </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">  632</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSERDY                    ((uint8_t)RCC_CIR_LSERDYF)   </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">  633</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSIRDY                    ((uint8_t)RCC_CIR_HSIRDYF)   </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">  634</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSERDY                    ((uint8_t)RCC_CIR_HSERDYF)   </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">  635</a></span>&#160;<span class="preprocessor">#define RCC_IT_PLLRDY                    ((uint8_t)RCC_CIR_PLLRDYF)   </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">  636</a></span>&#160;<span class="preprocessor">#define RCC_IT_CSS                       ((uint8_t)RCC_CIR_CSSF)      </span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="comment">/* Flags in the CR register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">  652</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CR_HSIRDY))) </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">  653</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CR_HSERDY))) </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">  654</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CR_PLLRDY))) </span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="comment">/* Flags in the CSR register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">  657</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_LSIRDY)))   </span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#if   defined(RCC_CSR_V18PWRRSTF)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define RCC_FLAG_V18PWRRST               ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_V18PWRRSTF)))</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">  661</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_OBLRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_OBLRSTF)))  </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">  662</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_PINRSTF)))  </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">  663</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_PORRSTF)))  </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">  664</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_SFTRSTF)))  </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">  665</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_IWDGRSTF))) </span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">  666</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_WWDGRSTF))) </span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">  667</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_LPWRRSTF))) </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="comment">/* Flags in the BDCR register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">  670</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)((BDCR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_BDCR_LSERDY))) </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="comment">/* Flags in the CFGR register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_MCOF)</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define RCC_FLAG_MCO                     ((uint8_t)((CFGR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CFGR_MCOF)))   </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160; </div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160; </div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOAEN);\</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOAEN);\</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOBEN);\</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOBEN);\</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOCEN);\</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOCEN);\</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIODEN);\</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIODEN);\</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOFEN);\</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOFEN);\</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN);\</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN);\</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN);\</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN);\</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define __HAL_RCC_TSC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_TSCEN);\</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_TSCEN);\</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160; </div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOAEN))</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOBEN))</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOCEN))</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIODEN))</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOFEN))</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_CRCEN))</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()         (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA1EN))</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM_CLK_DISABLE()         (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_SRAMEN))</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_FLITFEN))</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define __HAL_RCC_TSC_CLK_DISABLE()          (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_TSCEN))</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160; </div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DAC1EN);\</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DAC1EN);\</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160; </div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_WWDGEN))</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART2EN))</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C1EN))</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_PWREN))</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DAC1EN))</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160; </div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM15EN);\</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM15EN);\</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM16EN);\</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM16EN);\</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM17EN);\</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM17EN);\</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160; </div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SYSCFGEN))</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM15EN))</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM16EN))</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM17EN))</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART1EN))</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160; </div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOAEN)) != RESET)</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOBEN)) != RESET)</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOCEN)) != RESET)</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIODEN)) != RESET)</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOFEN)) != RESET)</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()           ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN))   != RESET)</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()          ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN))  != RESET)</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM_IS_CLK_ENABLED()          ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SRAMEN))  != RESET)</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) != RESET)</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define __HAL_RCC_TSC_IS_CLK_ENABLED()           ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_TSCEN))   != RESET)</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160; </div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOAEN)) == RESET)</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOBEN)) == RESET)</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOCEN)) == RESET)</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIODEN)) == RESET)</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOFEN)) == RESET)</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()          ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN))   == RESET)</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_DISABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN))  == RESET)</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM_IS_CLK_DISABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SRAMEN))  == RESET)</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_DISABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) == RESET)</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define __HAL_RCC_TSC_IS_CLK_DISABLED()          ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_TSCEN))   == RESET)</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160; </div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN))   != RESET)</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN))   != RESET)</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN))   != RESET)</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) != RESET)</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET)</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN))   != RESET)</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN))    != RESET)</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC1_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DAC1EN))   != RESET)</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160; </div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN))   == RESET)</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN))   == RESET)</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN))   == RESET)</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) == RESET)</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET)</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN))   == RESET)</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN))    == RESET)</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC1_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DAC1EN))   == RESET)</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160; </div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN))  != RESET)</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM15EN))   != RESET)</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM16EN))   != RESET)</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM17EN))   != RESET)</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN))  != RESET)</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160; </div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN))  == RESET)</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM15EN))   == RESET)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM16EN))   == RESET)</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM17EN))   == RESET)</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN))  == RESET)</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160; </div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB_FORCE_RESET()     (RCC-&gt;AHBRSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()   (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOARST))</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()   (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOBRST))</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_FORCE_RESET()   (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOCRST))</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIODRST))</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()   (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOFRST))</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define __HAL_RCC_TSC_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_TSCRST))</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160; </div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB_RELEASE_RESET()   (RCC-&gt;AHBRSTR = 0x00000000U)</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET() (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOARST))</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET() (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOBRST))</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_RELEASE_RESET() (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOCRST))</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET() (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIODRST))</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET() (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOFRST))</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define __HAL_RCC_TSC_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_TSCRST))</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160; </div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()     (RCC-&gt;APB1RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART2RST))</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C1RST))</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DAC1RST))</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160; </div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC-&gt;APB1RSTR = 0x00000000U)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART2RST))</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C1RST))</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DAC1RST))</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160; </div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()     (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM15RST))</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM16RST))</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM17RST))</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART1RST))</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160; </div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC-&gt;APB2RSTR = 0x00000000U)</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SYSCFGRST))</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM15RST))</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM16RST))</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM17RST))</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART1RST))</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160; </div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42"> 1082</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_ENABLE()  (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160; </div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e"> 1092</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) \</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">          (MODIFY_REG(RCC-&gt;CR, RCC_CR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; POSITION_VAL(RCC_CR_HSITRIM)))</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160; </div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b"> 1108</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_ENABLE()  (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160; </div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181"> 1115</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160; </div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b"> 1147</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)                                     \</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">                    do{                                                     \</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">                      if ((__STATE__) == RCC_HSE_ON)                        \</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_OFF)                  \</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_BYPASS)               \</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                    \</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">                      else                                                  \</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">                    }while(0U)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160; </div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b"> 1195</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__)                                     \</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">                    do{                                                     \</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">                      if ((__STATE__) == RCC_LSE_ON)                        \</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                   \</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_OFF)                  \</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                 \</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                \</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_BYPASS)               \</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                  \</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                   \</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">                      else                                                  \</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                 \</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                \</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">                    }while(0U)</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160; </div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___r_c_c___u_s_a_r_tx___clock___config.html#gad24b5e0af45000967f8fc72f2d1ee8b4"> 1275</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CONFIG(__USART1CLKSOURCE__) \</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_USART1SW, (uint32_t)(__USART1CLKSOURCE__))</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160; </div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___r_c_c___u_s_a_r_tx___clock___config.html#gaf6ff545446befd6af48cd5108e8fbc2e"> 1326</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_USART1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_USART1SW)))</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160; </div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR3_USART2SW)</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160; </div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CONFIG(__USART2CLKSOURCE__) \</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_USART2SW, (uint32_t)(__USART2CLKSOURCE__))</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160; </div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_USART2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_USART2SW)))</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART2SW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160; </div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR3_USART3SW)</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160; </div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CONFIG(__USART3CLKSOURCE__) \</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_USART3SW, (uint32_t)(__USART3CLKSOURCE__))</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160; </div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_USART3_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_USART3SW)))</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR3_USART2SW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160; </div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___r_c_c___i2_cx___clock___config.html#gaa6b4549872ed37d14913c6e0bd91a671"> 1385</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CONFIG(__I2C1CLKSOURCE__) \</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_I2C1SW, (uint32_t)(__I2C1CLKSOURCE__))</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160; </div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___r_c_c___i2_cx___clock___config.html#gab9372aa811e622a602d2b3657790c8e7"> 1393</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_I2C1SW)))</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160; </div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696"> 1408</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160; </div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab"> 1413</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160; </div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160; </div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53"> 1422</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PLLSRC)))</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160; </div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8"> 1440</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160; </div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2"> 1450</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR,RCC_CFGR_SWS)))</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160; </div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_MCOPRE)</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160; </div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160; </div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#if   defined(RCC_CFGR_MCOPRE)</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">                 MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCO | RCC_CFGR_MCOPRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160; </div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e"> 1503</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">                 MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_MCO, (__MCOCLKSOURCE__))</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160; </div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160; </div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4"> 1538</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;                                                   </div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44"> 1547</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL))</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160; </div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f"> 1552</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_ENABLE()          (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160; </div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855"> 1557</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_DISABLE()         (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160; </div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0"> 1563</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE()   (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160; </div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321"> 1567</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160; </div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 1587</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160; </div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 1598</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160; </div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139"> 1610</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160; </div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d"> 1623</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160; </div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 1629</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (*(__IO uint32_t *)RCC_CSR_RMVF_BB = ENABLE)</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160; </div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449"> 1680</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) &gt;&gt; 5U) == CR_REG_INDEX)  ? RCC-&gt;CR   : \</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">                                       (((__FLAG__) &gt;&gt; 5U) == BDCR_REG_INDEX)? RCC-&gt;BDCR : \</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">                                       (((__FLAG__) &gt;&gt; 5U) == CFGR_REG_INDEX)? RCC-&gt;CFGR : \</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">                                                                              RCC-&gt;CSR) &amp; (1U &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160; </div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">/* Include RCC HAL Extension module */</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_saw_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__rcc__ex_8h.html">stm32f3xx_hal_rcc_ex.h</a>&quot;</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160; </div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment">/* Initialization and de-initialization functions  ******************************/</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_DeInit(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<a class="code" href="_bag_scale_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_OscConfig(<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<a class="code" href="_bag_scale_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_ClockConfig(<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t FLatency);</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160; </div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment">/* Peripheral Control functions  ************************************************/</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_EnableCSS(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">/* CSS NMI IRQ handler */</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_NMI_IRQHandler(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_CSSCallback(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_DisableCSS(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;uint32_t          HAL_RCC_GetSysClockFreq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;uint32_t          HAL_RCC_GetHCLKFreq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;uint32_t          HAL_RCC_GetPCLK1Freq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;uint32_t          HAL_RCC_GetPCLK2Freq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_GetOscConfig(<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="keywordtype">void</span>              HAL_RCC_GetClockConfig(<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t *pFLatency);</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160; </div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;}</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160; </div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F3xx_HAL_RCC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160; </div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160; </div></div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:320</div></div>
<div class="ttc" id="a_saw_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h_html"><div class="ttname"><a href="_saw_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h.html">stm32f3xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="a_bag_scale_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="_bag_scale_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_def.h:57</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:288</div></div>
<div class="ttc" id="a_saw_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__rcc__ex_8h_html"><div class="ttname"><a href="_saw_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__rcc__ex_8h.html">stm32f3xx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extension module.</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:267</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
