// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_matrix_multiply_alt2_HH_
#define _dut_matrix_multiply_alt2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_fadd_32ns_32ns_32_5_full_dsp.h"
#include "dut_fmul_32ns_32ns_32_4_max_dsp.h"
#include "dut_mac_muladd_5ns_9ns_8ns_13_1.h"
#include "dut_mac_muladd_10ns_9ns_8ns_18_1.h"
#include "dut_mac_muladd_5ns_11ns_10ns_15_1.h"
#include "dut_matrix_multiply_alt2_sum_mult.h"

namespace ap_rtl {

struct dut_matrix_multiply_alt2 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_in< sc_lv<32> > A_q0;
    sc_out< sc_lv<18> > B_address0;
    sc_out< sc_logic > B_ce0;
    sc_in< sc_lv<32> > B_q0;
    sc_out< sc_lv<12> > C_address0;
    sc_out< sc_logic > C_ce0;
    sc_out< sc_logic > C_we0;
    sc_out< sc_lv<32> > C_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    dut_matrix_multiply_alt2(sc_module_name name);
    SC_HAS_PROCESS(dut_matrix_multiply_alt2);

    ~dut_matrix_multiply_alt2();

    sc_trace_file* mVcdFile;

    dut_matrix_multiply_alt2_sum_mult* sum_mult_U;
    dut_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* dut_fadd_32ns_32ns_32_5_full_dsp_U48;
    dut_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* dut_fmul_32ns_32ns_32_4_max_dsp_U49;
    dut_mac_muladd_5ns_9ns_8ns_13_1<1,1,5,9,8,13>* dut_mac_muladd_5ns_9ns_8ns_13_1_U50;
    dut_mac_muladd_10ns_9ns_8ns_18_1<1,1,10,9,8,18>* dut_mac_muladd_10ns_9ns_8ns_18_1_U51;
    dut_mac_muladd_5ns_11ns_10ns_15_1<1,1,5,11,10,15>* dut_mac_muladd_5ns_11ns_10ns_15_1_U52;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_20;
    sc_signal< sc_lv<22> > indvar_flatten4_reg_123;
    sc_signal< sc_lv<10> > Col_assign_3_reg_134;
    sc_signal< sc_lv<13> > indvar_flatten_reg_145;
    sc_signal< sc_lv<5> > Row_assign_reg_156;
    sc_signal< sc_lv<8> > Col_assign_reg_167;
    sc_signal< sc_lv<1> > exitcond_flatten4_fu_188_p2;
    sc_signal< sc_lv<1> > exitcond_flatten4_reg_392;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_61;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten4_reg_392_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten4_reg_392_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten4_reg_392_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten4_reg_392_pp0_iter4;
    sc_signal< sc_lv<22> > indvar_flatten_next4_fu_194_p2;
    sc_signal< sc_lv<1> > tmp_mid2_fu_232_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_401;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_401_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_401_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_401_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_401_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_401_pp0_iter5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_401_pp0_iter6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_401_pp0_iter7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_401_pp0_iter8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_401_pp0_iter9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_401_pp0_iter10;
    sc_signal< sc_lv<1> > tmp_mid2_29_fu_252_p3;
    sc_signal< sc_lv<1> > tmp_mid2_29_reg_405;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_29_reg_405_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_29_reg_405_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_29_reg_405_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_29_reg_405_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_29_reg_405_pp0_iter5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_29_reg_405_pp0_iter6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_29_reg_405_pp0_iter7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_29_reg_405_pp0_iter8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_29_reg_405_pp0_iter9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_29_reg_405_pp0_iter10;
    sc_signal< sc_lv<10> > tmp_i_i_mid2_v_fu_260_p3;
    sc_signal< sc_lv<10> > tmp_i_i_mid2_v_reg_409;
    sc_signal< sc_lv<8> > Col_assign_mid2_fu_298_p3;
    sc_signal< sc_lv<8> > Col_assign_mid2_reg_416;
    sc_signal< sc_lv<8> > ap_reg_ppstg_Col_assign_mid2_reg_416_pp0_iter1;
    sc_signal< sc_lv<8> > ap_reg_ppstg_Col_assign_mid2_reg_416_pp0_iter2;
    sc_signal< sc_lv<8> > ap_reg_ppstg_Col_assign_mid2_reg_416_pp0_iter3;
    sc_signal< sc_lv<5> > tmp_139_mid2_fu_306_p3;
    sc_signal< sc_lv<5> > tmp_139_mid2_reg_422;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_139_mid2_reg_422_pp0_iter1;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_139_mid2_reg_422_pp0_iter2;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_139_mid2_reg_422_pp0_iter3;
    sc_signal< sc_lv<8> > c_fu_314_p2;
    sc_signal< sc_lv<13> > indvar_flatten_next_fu_326_p3;
    sc_signal< sc_lv<12> > C_addr_reg_459;
    sc_signal< sc_lv<12> > ap_reg_ppstg_C_addr_reg_459_pp0_iter5;
    sc_signal< sc_lv<12> > ap_reg_ppstg_C_addr_reg_459_pp0_iter6;
    sc_signal< sc_lv<12> > ap_reg_ppstg_C_addr_reg_459_pp0_iter7;
    sc_signal< sc_lv<12> > ap_reg_ppstg_C_addr_reg_459_pp0_iter8;
    sc_signal< sc_lv<12> > ap_reg_ppstg_C_addr_reg_459_pp0_iter9;
    sc_signal< sc_lv<12> > ap_reg_ppstg_C_addr_reg_459_pp0_iter10;
    sc_signal< sc_lv<12> > sum_mult_addr_reg_464;
    sc_signal< sc_lv<12> > ap_reg_ppstg_sum_mult_addr_reg_464_pp0_iter5;
    sc_signal< sc_lv<12> > ap_reg_ppstg_sum_mult_addr_reg_464_pp0_iter6;
    sc_signal< sc_lv<12> > ap_reg_ppstg_sum_mult_addr_reg_464_pp0_iter7;
    sc_signal< sc_lv<12> > ap_reg_ppstg_sum_mult_addr_reg_464_pp0_iter8;
    sc_signal< sc_lv<12> > ap_reg_ppstg_sum_mult_addr_reg_464_pp0_iter9;
    sc_signal< sc_lv<12> > ap_reg_ppstg_sum_mult_addr_reg_464_pp0_iter10;
    sc_signal< sc_lv<32> > grp_fu_182_p2;
    sc_signal< sc_lv<32> > mult_reg_470;
    sc_signal< sc_lv<32> > ap_reg_ppstg_mult_reg_470_pp0_iter6;
    sc_signal< sc_lv<32> > ap_reg_ppstg_mult_reg_470_pp0_iter7;
    sc_signal< sc_lv<32> > ap_reg_ppstg_mult_reg_470_pp0_iter8;
    sc_signal< sc_lv<32> > ap_reg_ppstg_mult_reg_470_pp0_iter9;
    sc_signal< sc_lv<32> > ap_reg_ppstg_mult_reg_470_pp0_iter10;
    sc_signal< sc_lv<32> > sum_mult_q0;
    sc_signal< sc_lv<32> > sum_mult_load_reg_476;
    sc_signal< sc_lv<32> > grp_fu_178_p2;
    sc_signal< sc_lv<32> > tmp_139_reg_481;
    sc_signal< sc_lv<12> > sum_mult_address0;
    sc_signal< sc_logic > sum_mult_ce0;
    sc_signal< sc_logic > sum_mult_ce1;
    sc_signal< sc_logic > sum_mult_we1;
    sc_signal< sc_lv<32> > sum_mult_d1;
    sc_signal< sc_lv<10> > Col_assign_3_phi_fu_138_p4;
    sc_signal< sc_lv<5> > Row_assign_phi_fu_160_p4;
    sc_signal< sc_lv<64> > tmp_184_cast_fu_343_p1;
    sc_signal< sc_lv<64> > tmp_186_cast_fu_350_p1;
    sc_signal< sc_lv<64> > tmp_187_cast_fu_360_p1;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_206_p2;
    sc_signal< sc_lv<10> > k_fu_200_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_220_p2;
    sc_signal< sc_lv<1> > tmp2_fu_226_p2;
    sc_signal< sc_lv<1> > tmp_mid1_28_fu_240_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_246_p2;
    sc_signal< sc_lv<1> > exitcond_fu_274_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_268_p2;
    sc_signal< sc_lv<5> > Row_assign_mid_fu_212_p3;
    sc_signal< sc_lv<1> > exitcond_mid_fu_280_p2;
    sc_signal< sc_lv<1> > tmp_165_fu_292_p2;
    sc_signal< sc_lv<5> > r_fu_286_p2;
    sc_signal< sc_lv<13> > indvar_flatten_op_fu_320_p2;
    sc_signal< sc_lv<15> > grp_fu_383_p3;
    sc_signal< sc_lv<18> > grp_fu_374_p3;
    sc_signal< sc_lv<13> > grp_fu_365_p3;
    sc_signal< sc_lv<5> > grp_fu_365_p0;
    sc_signal< sc_lv<9> > grp_fu_365_p1;
    sc_signal< sc_lv<8> > grp_fu_365_p2;
    sc_signal< sc_lv<10> > grp_fu_374_p0;
    sc_signal< sc_lv<9> > grp_fu_374_p1;
    sc_signal< sc_lv<8> > grp_fu_374_p2;
    sc_signal< sc_lv<5> > grp_fu_383_p0;
    sc_signal< sc_lv<11> > grp_fu_383_p1;
    sc_signal< sc_lv<10> > grp_fu_383_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_2;
    sc_signal< bool > ap_sig_402;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_lv<13> > grp_fu_365_p00;
    sc_signal< sc_lv<13> > grp_fu_365_p20;
    sc_signal< sc_lv<18> > grp_fu_374_p00;
    sc_signal< sc_lv<18> > grp_fu_374_p20;
    sc_signal< sc_lv<15> > grp_fu_383_p00;
    sc_signal< sc_lv<15> > grp_fu_383_p20;
    sc_signal< bool > ap_sig_239;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_st14_fsm_2;
    static const bool ap_true;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<22> ap_const_lv22_2FDA00;
    static const sc_lv<22> ap_const_lv22_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<13> ap_const_lv13_FA0;
    static const sc_lv<10> ap_const_lv10_30F;
    static const sc_lv<8> ap_const_lv8_C8;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<13> ap_const_lv13_C8;
    static const sc_lv<18> ap_const_lv18_C8;
    static const sc_lv<15> ap_const_lv15_310;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_B_address0();
    void thread_B_ce0();
    void thread_C_address0();
    void thread_C_ce0();
    void thread_C_d0();
    void thread_C_we0();
    void thread_Col_assign_3_phi_fu_138_p4();
    void thread_Col_assign_mid2_fu_298_p3();
    void thread_Row_assign_mid_fu_212_p3();
    void thread_Row_assign_phi_fu_160_p4();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_20();
    void thread_ap_sig_239();
    void thread_ap_sig_402();
    void thread_ap_sig_61();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_st14_fsm_2();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_c_fu_314_p2();
    void thread_exitcond_flatten4_fu_188_p2();
    void thread_exitcond_flatten_fu_206_p2();
    void thread_exitcond_fu_274_p2();
    void thread_exitcond_mid_fu_280_p2();
    void thread_grp_fu_365_p0();
    void thread_grp_fu_365_p00();
    void thread_grp_fu_365_p1();
    void thread_grp_fu_365_p2();
    void thread_grp_fu_365_p20();
    void thread_grp_fu_374_p0();
    void thread_grp_fu_374_p00();
    void thread_grp_fu_374_p1();
    void thread_grp_fu_374_p2();
    void thread_grp_fu_374_p20();
    void thread_grp_fu_383_p0();
    void thread_grp_fu_383_p00();
    void thread_grp_fu_383_p1();
    void thread_grp_fu_383_p2();
    void thread_grp_fu_383_p20();
    void thread_indvar_flatten_next4_fu_194_p2();
    void thread_indvar_flatten_next_fu_326_p3();
    void thread_indvar_flatten_op_fu_320_p2();
    void thread_k_fu_200_p2();
    void thread_not_exitcond_flatten_fu_268_p2();
    void thread_r_fu_286_p2();
    void thread_sum_mult_address0();
    void thread_sum_mult_ce0();
    void thread_sum_mult_ce1();
    void thread_sum_mult_d1();
    void thread_sum_mult_we1();
    void thread_tmp2_fu_226_p2();
    void thread_tmp_139_mid2_fu_306_p3();
    void thread_tmp_165_fu_292_p2();
    void thread_tmp_184_cast_fu_343_p1();
    void thread_tmp_186_cast_fu_350_p1();
    void thread_tmp_187_cast_fu_360_p1();
    void thread_tmp_1_fu_246_p2();
    void thread_tmp_i_i_mid2_v_fu_260_p3();
    void thread_tmp_mid1_28_fu_240_p2();
    void thread_tmp_mid1_fu_220_p2();
    void thread_tmp_mid2_29_fu_252_p3();
    void thread_tmp_mid2_fu_232_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
