============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 29 2024  12:00:45 pm
  Module:                 alu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: VIOLATED Late External Delay Assertion
Endpoint:   carry_out16 (^) checked with leading edge of 'func_clk'
Beginpoint: cin         (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           1000
- External Delay                  600
= Required Time                   400
- Arrival Time                   2462
= Slack Time                    -2062
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
--------------------------------------------------------------------------------------------------
                Pin             Edge        Cell         Fanout Load Slew Delay  Arrival Required 
                                                                (fF) (ps)  (ps) Time(ps) Time(ps) 
--------------------------------------------------------------------------------------------------
       cin                  (u) ^                             2  2.4    0    +0      400    -1662 
       carry_unit1/g85/in_0     ^                                            +0      400    -1662 
       carry_unit1/g85/z    (u) v     unmapped_nand2          1  1.2    0   +58      458    -1605 
       carry_unit1/g80/in_0     v                                            +0      458    -1605 
       carry_unit1/g80/z    (u) ^     unmapped_nand2          2  2.4    0   +68      526    -1537 
       carry_unit1/g75/in_0     ^                                            +0      526    -1537 
       carry_unit1/g75/z    (u) v     unmapped_nand2          1  1.2    0   +58      583    -1480 
       carry_unit1/g51/in_1     v                                            +0      583    -1480 
       carry_unit1/g51/z    (u) ^     unmapped_complex2       2  2.4    0   +68      651    -1412 
       carry_unit1/g70/in_0     ^                                            +0      651    -1412 
       carry_unit1/g70/z    (u) v     unmapped_complex3       2  2.4    0  +126      776    -1286 
       carry_unit1/g89/in_0     v                                            +0      776    -1286 
       carry_unit1/g89/z    (u) ^     unmapped_complex3       2  2.4    0  +126      902    -1160 
       carry_unit2/g92/in_0     ^                                            +0      902    -1160 
       carry_unit2/g92/z    (u) v     unmapped_nand2          1  1.2    0   +58      960    -1103 
       carry_unit2/g87/in_0     v                                            +0      960    -1103 
       carry_unit2/g87/z    (u) ^     unmapped_nand2          2  2.4    0   +68     1028    -1035 
       carry_unit2/g82/in_0     ^                                            +0     1028    -1035 
       carry_unit2/g82/z    (u) v     unmapped_complex3       2  2.4    0  +126     1153     -910 
       carry_unit2/g72/in_0     v                                            +0     1153     -910 
       carry_unit2/g72/z    (u) ^     unmapped_nor2           1  1.2    0   +58     1210     -852 
       carry_unit2/g67/in_0     ^                                            +0     1210     -852 
       carry_unit2/g67/z    (u) v     unmapped_nor2           2  2.4    0   +68     1278     -784 
       carry_unit2/g61/in_0     v                                            +0     1278     -784 
       carry_unit2/g61/z    (u) ^     unmapped_nor2           1  1.2    0   +58     1336     -726 
       carry_unit2/g56/in_0     ^                                            +0     1336     -726 
       carry_unit2/g56/z    (u) v     unmapped_nor2           1  1.2    0   +58     1394     -669 
       carry_unit2/g51/in_0     v                                            +0     1394     -669 
       carry_unit2/g51/z    (u) ^     unmapped_not            2  2.4    0   +33     1426     -636 
       carry_unit3/g93/in_0     ^                                            +0     1426     -636 
       carry_unit3/g93/z    (u) v     unmapped_nand2          1  1.2    0   +58     1484     -579 
       carry_unit3/g88/in_0     v                                            +0     1484     -579 
       carry_unit3/g88/z    (u) ^     unmapped_nand2          2  2.4    0   +68     1552     -511 
       carry_unit3/g83/in_0     ^                                            +0     1552     -511 
       carry_unit3/g83/z    (u) v     unmapped_nand2          1  1.2    0   +58     1609     -453 
       carry_unit3/g78/in_0     v                                            +0     1609     -453 
       carry_unit3/g78/z    (u) ^     unmapped_nand2          2  2.4    0   +68     1677     -385 
       carry_unit3/g73/in_0     ^                                            +0     1677     -385 
       carry_unit3/g73/z    (u) v     unmapped_complex3       2  2.4    0  +126     1803     -260 
       carry_unit3/g63/in_0     v                                            +0     1803     -260 
       carry_unit3/g63/z    (u) ^     unmapped_nor2           1  1.2    0   +58     1860     -202 
       carry_unit3/g58/in_0     ^                                            +0     1860     -202 
       carry_unit3/g58/z    (u) v     unmapped_nor2           1  1.2    0   +58     1918     -145 
       carry_unit3/g53/in_0     v                                            +0     1918     -145 
       carry_unit3/g53/z    (u) ^     unmapped_not            2  2.4    0   +33     1951     -112 
       carry_unit4/g90/in_0     ^                                            +0     1951     -112 
       carry_unit4/g90/z    (u) v     unmapped_nand2          1  1.2    0   +58     2008      -54 
       carry_unit4/g85/in_0     v                                            +0     2008      -54 
       carry_unit4/g85/z    (u) ^     unmapped_nand2          2  2.4    0   +68     2076       14 
       carry_unit4/g80/in_0     ^                                            +0     2076       14 
       carry_unit4/g80/z    (u) v     unmapped_complex3       2  2.4    0  +126     2202      139 
       carry_unit4/g94/in_0     v                                            +0     2202      139 
       carry_unit4/g94/z    (u) ^     unmapped_complex3       2  2.4    0  +126     2327      265 
       carry_unit4/g61/in_0     ^                                            +0     2327      265 
       carry_unit4/g61/z    (u) v     unmapped_complex3       1  1.2    0  +115     2442      380 
       carry_unit4/g52/in_0     v                                            +0     2442      380 
       carry_unit4/g52/z    (u) ^     unmapped_not            1  0.0    0   +20     2462      400 
       carry_out16          <<< ^                                            +0     2462      400 
--------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
