Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: R_I_CPU_Unit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "R_I_CPU_Unit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "R_I_CPU_Unit"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : R_I_CPU_Unit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\workplace\verilog\E9-R_I_CPU\Translate_Control.v" into library work
Parsing module <TRANSLATE_CONTROL>.
Analyzing Verilog file "D:\workplace\verilog\E9-R_I_CPU\Register_Files.v" into library work
Parsing module <REGISTER_FILES>.
Analyzing Verilog file "D:\workplace\verilog\E9-R_I_CPU\Program_Counter.v" into library work
Parsing module <PROGRAM_COUNTER>.
Analyzing Verilog file "D:\workplace\verilog\E9-R_I_CPU\ipcore_dir\ROM_B.v" into library work
Parsing module <ROM_B>.
Analyzing Verilog file "D:\workplace\verilog\E9-R_I_CPU\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\workplace\verilog\E9-R_I_CPU\Clk_100Hz.v" into library work
Parsing module <CLK_100Hz>.
Analyzing Verilog file "D:\workplace\verilog\E9-R_I_CPU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\workplace\verilog\E9-R_I_CPU\R_I_CPU.v" into library work
Parsing module <R_I_CPU>.
Analyzing Verilog file "D:\workplace\verilog\E9-R_I_CPU\LED_Display.v" into library work
Parsing module <LED_DISPLAY>.
Analyzing Verilog file "D:\workplace\verilog\E9-R_I_CPU\Debounce.v" into library work
Parsing module <DEBOUNCE>.
Analyzing Verilog file "D:\workplace\verilog\E9-R_I_CPU\R_I_CPU_Unit.v" into library work
Parsing module <R_I_CPU_Unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <R_I_CPU_Unit>.

Elaborating module <DEBOUNCE>.

Elaborating module <CLK_100Hz>.
WARNING:HDLCompiler:1016 - "D:\workplace\verilog\E9-R_I_CPU\R_I_CPU.v" Line 79: Port dina is not connected to this instance

Elaborating module <R_I_CPU>.
WARNING:HDLCompiler:1127 - "D:\workplace\verilog\E9-R_I_CPU\R_I_CPU.v" Line 57: Assignment to shamt ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\workplace\verilog\E9-R_I_CPU\R_I_CPU.v" Line 60: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <PROGRAM_COUNTER>.

Elaborating module <ROM_B>.
WARNING:HDLCompiler:1499 - "D:\workplace\verilog\E9-R_I_CPU\ipcore_dir\ROM_B.v" Line 39: Empty module <ROM_B> remains a black box.
WARNING:HDLCompiler:189 - "D:\workplace\verilog\E9-R_I_CPU\R_I_CPU.v" Line 81: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <TRANSLATE_CONTROL>.

Elaborating module <REGISTER_FILES>.

Elaborating module <ALU>.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\workplace\verilog\E9-R_I_CPU\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.
WARNING:HDLCompiler:552 - "D:\workplace\verilog\E9-R_I_CPU\R_I_CPU.v" Line 79: Input port dina[31] is not connected on this instance

Elaborating module <LED_DISPLAY>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <R_I_CPU_Unit>.
    Related source file is "D:\workplace\verilog\E9-R_I_CPU\R_I_CPU_Unit.v".
    Summary:
	no macro.
Unit <R_I_CPU_Unit> synthesized.

Synthesizing Unit <DEBOUNCE>.
    Related source file is "D:\workplace\verilog\E9-R_I_CPU\Debounce.v".
        S0 = 3'b000
        S1 = 3'b001
        S2 = 3'b010
        S3 = 3'b011
        S4 = 3'b100
        S5 = 3'b101
    Found 1-bit register for signal <key_xo>.
    Found 3-bit register for signal <ST>.
    Found 3-bit 7-to-1 multiplexer for signal <ST[2]_GND_2_o_wide_mux_8_OUT> created at line 40.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <ST> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <DEBOUNCE> synthesized.

Synthesizing Unit <CLK_100Hz>.
    Related source file is "D:\workplace\verilog\E9-R_I_CPU\Clk_100Hz.v".
        N = 500000
    Found 1-bit register for signal <Clk_xo>.
    Found 32-bit register for signal <Counter>.
    Found 32-bit adder for signal <Counter[31]_GND_3_o_add_2_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <CLK_100Hz> synthesized.

Synthesizing Unit <R_I_CPU>.
    Related source file is "D:\workplace\verilog\E9-R_I_CPU\R_I_CPU.v".
    Summary:
	inferred   4 Multiplexer(s).
Unit <R_I_CPU> synthesized.

Synthesizing Unit <PROGRAM_COUNTER>.
    Related source file is "D:\workplace\verilog\E9-R_I_CPU\Program_Counter.v".
    Found 32-bit register for signal <douta>.
    Found 32-bit adder for signal <PC_new> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <PROGRAM_COUNTER> synthesized.

Synthesizing Unit <TRANSLATE_CONTROL>.
    Related source file is "D:\workplace\verilog\E9-R_I_CPU\Translate_Control.v".
    Summary:
	no macro.
Unit <TRANSLATE_CONTROL> synthesized.

Synthesizing Unit <REGISTER_FILES>.
    Related source file is "D:\workplace\verilog\E9-R_I_CPU\Register_Files.v".
    Found 1024-bit register for signal <n0045[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <douta> created at line 51.
    Found 32-bit 32-to-1 multiplexer for signal <doutb> created at line 52.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <REGISTER_FILES> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\workplace\verilog\E9-R_I_CPU\ALU.v".
    Found 33-bit subtractor for signal <GND_10_o_GND_10_o_sub_8_OUT> created at line 46.
    Found 33-bit adder for signal <n0031> created at line 45.
    Found 32-bit shifter logical left for signal <dinb[31]_dina[31]_shift_left_10_OUT> created at line 48
    Found 32-bit 8-to-1 multiplexer for signal <douta> created at line 40.
WARNING:Xst:737 - Found 1-bit latch for signal <ofa>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <dina[31]_dinb[31]_LessThan_9_o> created at line 47
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <LED_DISPLAY>.
    Related source file is "D:\workplace\verilog\E9-R_I_CPU\LED_Display.v".
    Found 8-bit 8-to-1 multiplexer for signal <_n0032> created at line 27.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LED_DISPLAY> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 10
 1-bit register                                        : 4
 1024-bit register                                     : 1
 3-bit register                                        : 2
 32-bit register                                       : 3
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 53
 1-bit 2-to-1 multiplexer                              : 10
 3-bit 7-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ROM_B.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Loading core <ROM_B> for timing and area information for instance <Inst_RAM>.
Loading core <RAM_B> for timing and area information for instance <Data_RAM>.

Synthesizing (advanced) Unit <CLK_100Hz>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <CLK_100Hz> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 1066
 Flip-Flops                                            : 1066
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 53
 1-bit 2-to-1 multiplexer                              : 10
 3-bit 7-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <douta_0> has a constant value of 0 in block <PROGRAM_COUNTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <douta_1> has a constant value of 0 in block <PROGRAM_COUNTER>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <PROGRAM_COUNTER> ...

Optimizing unit <R_I_CPU_Unit> ...

Optimizing unit <DEBOUNCE> ...

Optimizing unit <R_I_CPU> ...

Optimizing unit <REGISTER_FILES> ...
WARNING:Xst:1710 - FF/Latch <REG_FILES_31_1023> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1022> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1021> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1020> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1019> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1018> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1017> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1016> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1015> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1014> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1013> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1012> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1011> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1010> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1009> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1008> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1007> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1006> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1005> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1004> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1003> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1002> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1001> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1000> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_999> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_998> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_997> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_996> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_995> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_994> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_993> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_992> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <RIC/P_C/douta_31> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_30> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_29> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_28> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_27> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_26> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_25> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_24> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_23> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_22> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_21> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_20> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_19> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_18> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_17> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_16> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_15> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_14> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_13> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_12> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_11> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_10> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_9> of sequential type is unconnected in block <R_I_CPU_Unit>.
WARNING:Xst:2677 - Node <RIC/P_C/douta_8> of sequential type is unconnected in block <R_I_CPU_Unit>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block R_I_CPU_Unit, actual ratio is 32.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1072
 Flip-Flops                                            : 1072

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : R_I_CPU_Unit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2536
#      GND                         : 3
#      INV                         : 6
#      LUT1                        : 66
#      LUT2                        : 28
#      LUT3                        : 39
#      LUT4                        : 83
#      LUT5                        : 178
#      LUT6                        : 1747
#      MUXCY                       : 149
#      MUXF7                       : 99
#      VCC                         : 3
#      XORCY                       : 135
# FlipFlops/Latches                : 1073
#      FD                          : 10
#      FDCE                        : 992
#      FDP                         : 6
#      FDR                         : 64
#      LD                          : 1
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 6
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1073  out of  18224     5%  
 Number of Slice LUTs:                 2147  out of   9112    23%  
    Number used as Logic:              2147  out of   9112    23%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2149
   Number with an unused Flip Flop:    1076  out of   2149    50%  
   Number with an unused LUT:             2  out of   2149     0%  
   Number of fully used LUT-FF pairs:  1071  out of   2149    49%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------------+------------------------+-------+
clkb                                                                 | BUFGP                  | 67    |
DBRSTA/CK/Clk_xo                                                     | NONE(DBRSTA/ST_2)      | 4     |
DBCLKA/CK/Clk_xo                                                     | NONE(DBCLKA/ST_2)      | 4     |
DBCLKA/key_xo                                                        | BUFG                   | 999   |
RIC/C_A/opa[2]_GND_12_o_Mux_14_o(RIC/C_A/opa[2]_GND_12_o_Mux_14_o1:O)| NONE(*)(RIC/C_A/ofa)   | 1     |
---------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 23.340ns (Maximum Frequency: 42.844MHz)
   Minimum input arrival time before clock: 2.997ns
   Maximum output required time after clock: 17.220ns
   Maximum combinational path delay: 7.665ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkb'
  Clock period: 5.270ns (frequency: 189.741MHz)
  Total number of paths / destination ports: 3172 / 130
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 4)
  Source:            DBRSTA/CK/Counter_1 (FF)
  Destination:       DBRSTA/CK/Clk_xo (FF)
  Source Clock:      clkb rising
  Destination Clock: clkb rising

  Data Path: DBRSTA/CK/Counter_1 to DBRSTA/CK/Clk_xo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  DBRSTA/CK/Counter_1 (DBRSTA/CK/Counter_1)
     LUT6:I0->O            1   0.203   0.808  DBRSTA/CK/Counter[31]_GND_3_o_equal_2_o<31>1 (DBRSTA/CK/Counter[31]_GND_3_o_equal_2_o<31>)
     LUT6:I3->O            1   0.205   0.580  DBRSTA/CK/Counter[31]_GND_3_o_equal_2_o<31>5 (DBRSTA/CK/Counter[31]_GND_3_o_equal_2_o<31>4)
     LUT3:I2->O           33   0.205   1.534  DBRSTA/CK/Counter[31]_GND_3_o_equal_2_o<31>7 (DBRSTA/CK/Counter[31]_GND_3_o_equal_2_o)
     LUT3:I0->O            1   0.205   0.000  DBRSTA/CK/Clk_xo_rstpot (DBRSTA/CK/Clk_xo_rstpot)
     FD:D                      0.102          DBRSTA/CK/Clk_xo
    ----------------------------------------
    Total                      5.270ns (1.367ns logic, 3.903ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DBRSTA/CK/Clk_xo'
  Clock period: 3.063ns (frequency: 326.429MHz)
  Total number of paths / destination ports: 12 / 3
-------------------------------------------------------------------------
Delay:               3.063ns (Levels of Logic = 1)
  Source:            DBRSTA/key_xo (FF)
  Destination:       DBRSTA/key_xo (FF)
  Source Clock:      DBRSTA/CK/Clk_xo rising
  Destination Clock: DBRSTA/CK/Clk_xo rising

  Data Path: DBRSTA/key_xo to DBRSTA/key_xo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             999   0.447   2.311  DBRSTA/key_xo (DBRSTA/key_xo)
     LUT3:I1->O            1   0.203   0.000  DBRSTA/key_xo_rstpot (DBRSTA/key_xo_rstpot)
     FD:D                      0.102          DBRSTA/key_xo
    ----------------------------------------
    Total                      3.063ns (0.752ns logic, 2.311ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DBCLKA/CK/Clk_xo'
  Clock period: 2.552ns (frequency: 391.788MHz)
  Total number of paths / destination ports: 12 / 3
-------------------------------------------------------------------------
Delay:               2.552ns (Levels of Logic = 2)
  Source:            DBCLKA/ST_2 (FF)
  Destination:       DBCLKA/key_xo (FF)
  Source Clock:      DBCLKA/CK/Clk_xo rising
  Destination Clock: DBCLKA/CK/Clk_xo rising

  Data Path: DBCLKA/ST_2 to DBCLKA/key_xo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.788  DBCLKA/ST_2 (DBCLKA/ST_2)
     LUT2:I0->O            1   0.203   0.808  DBCLKA/_n0028_inv1 (DBCLKA/_n0028_inv)
     LUT3:I0->O            1   0.205   0.000  DBCLKA/key_xo_rstpot (DBCLKA/key_xo_rstpot)
     FD:D                      0.102          DBCLKA/key_xo
    ----------------------------------------
    Total                      2.552ns (0.957ns logic, 1.595ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DBCLKA/key_xo'
  Clock period: 23.340ns (frequency: 42.844MHz)
  Total number of paths / destination ports: 9076465 / 2002
-------------------------------------------------------------------------
Delay:               11.670ns (Levels of Logic = 10)
  Source:            RIC/Inst_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       RIC/REG/REG_FILES_31_479 (FF)
  Source Clock:      DBCLKA/key_xo rising
  Destination Clock: DBCLKA/key_xo falling

  Data Path: RIC/Inst_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to RIC/REG/REG_FILES_31_479
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO0  257   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<16>)
     end scope: 'RIC/Inst_RAM:douta<16>'
     LUT6:I4->O            1   0.203   0.827  RIC/REG/Mmux_doutb_879 (RIC/REG/Mmux_doutb_879)
     LUT6:I2->O            1   0.203   0.000  RIC/REG/Mmux_doutb_326 (RIC/REG/Mmux_doutb_326)
     MUXF7:I1->O           4   0.140   0.684  RIC/REG/Mmux_doutb_2_f7_25 (RIC/R_Data_B<4>)
     LUT3:I2->O           10   0.205   1.104  RIC/Mmux_ALU_B271 (RIC/ALU_B<4>)
     LUT6:I2->O            3   0.203   0.898  RIC/C_A/Sh61 (RIC/C_A/Sh6)
     LUT6:I2->O            2   0.203   0.617  RIC/C_A/Sh462 (RIC/C_A/Sh46)
     LUT6:I5->O            2   0.205   0.617  RIC/C_A/Mmux_douta233 (RIC/C_A/Mmux_douta232)
     LUT6:I5->O           17   0.205   1.028  RIC/C_A/Mmux_douta235 (f_data<30>)
     LUT6:I5->O            1   0.205   0.000  RIC/REG/REG_FILES[0][31]_GND_9_o_mux_36_OUT<30>1 (RIC/REG/REG_FILES[0][31]_GND_9_o_mux_36_OUT<30>)
     FDCE:D                    0.102          RIC/REG/REG_FILES_31_30
    ----------------------------------------
    Total                     11.670ns (3.724ns logic, 7.946ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBRSTA/CK/Clk_xo'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.997ns (Levels of Logic = 3)
  Source:            rsta (PAD)
  Destination:       DBRSTA/key_xo (FF)
  Destination Clock: DBRSTA/CK/Clk_xo rising

  Data Path: rsta to DBRSTA/key_xo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.684  rsta_IBUF (rsta_IBUF)
     LUT4:I3->O            1   0.205   0.580  DBRSTA/Mmux_ST[2]_key_xo_Mux_9_o11 (DBRSTA/ST[2]_key_xo_Mux_9_o)
     LUT3:I2->O            1   0.205   0.000  DBRSTA/key_xo_rstpot (DBRSTA/key_xo_rstpot)
     FD:D                      0.102          DBRSTA/key_xo
    ----------------------------------------
    Total                      2.997ns (1.734ns logic, 1.263ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBCLKA/CK/Clk_xo'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.997ns (Levels of Logic = 3)
  Source:            clka (PAD)
  Destination:       DBCLKA/key_xo (FF)
  Destination Clock: DBCLKA/CK/Clk_xo rising

  Data Path: clka to DBCLKA/key_xo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.684  clka_IBUF (clka_IBUF)
     LUT4:I3->O            1   0.205   0.580  DBCLKA/Mmux_ST[2]_key_xo_Mux_9_o11 (DBCLKA/ST[2]_key_xo_Mux_9_o)
     LUT3:I2->O            1   0.205   0.000  DBCLKA/key_xo_rstpot (DBCLKA/key_xo_rstpot)
     FD:D                      0.102          DBCLKA/key_xo
    ----------------------------------------
    Total                      2.997ns (1.734ns logic, 1.263ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DBCLKA/key_xo'
  Total number of paths / destination ports: 579936 / 8
-------------------------------------------------------------------------
Offset:              17.220ns (Levels of Logic = 13)
  Source:            RIC/Inst_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       LED<0> (PAD)
  Source Clock:      DBCLKA/key_xo rising

  Data Path: RIC/Inst_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO0  257   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<16>)
     end scope: 'RIC/Inst_RAM:douta<16>'
     LUT6:I4->O            1   0.203   0.827  RIC/REG/Mmux_doutb_879 (RIC/REG/Mmux_doutb_879)
     LUT6:I2->O            1   0.203   0.000  RIC/REG/Mmux_doutb_326 (RIC/REG/Mmux_doutb_326)
     MUXF7:I1->O           4   0.140   0.684  RIC/REG/Mmux_doutb_2_f7_25 (RIC/R_Data_B<4>)
     LUT3:I2->O           10   0.205   1.104  RIC/Mmux_ALU_B271 (RIC/ALU_B<4>)
     LUT6:I2->O            3   0.203   0.879  RIC/C_A/Sh61 (RIC/C_A/Sh6)
     LUT5:I2->O            2   0.205   0.617  RIC/C_A/Sh421 (RIC/C_A/Sh42)
     LUT6:I5->O            2   0.205   0.617  RIC/C_A/Mmux_douta183 (RIC/C_A/Mmux_douta182)
     LUT6:I5->O           17   0.205   1.372  RIC/C_A/Mmux_douta184 (f_data<26>)
     LUT6:I1->O            1   0.203   0.944  L_D/Mmux_LED11 (L_D/Mmux_LED1)
     LUT6:I0->O            1   0.203   0.827  L_D/Mmux_LED13 (L_D/Mmux_LED12)
     LUT5:I1->O            1   0.203   0.579  L_D/Mmux_LED18 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     17.220ns (6.599ns logic, 10.621ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkb'
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Offset:              7.769ns (Levels of Logic = 5)
  Source:            RIC/Data_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       LED<7> (PAD)
  Source Clock:      clkb rising

  Data Path: RIC/Data_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO7   32   1.850   1.539  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<23>)
     end scope: 'RIC/Data_RAM:douta<23>'
     LUT6:I2->O            1   0.203   0.000  L_D/Mmux__n0032_3 (L_D/Mmux__n0032_3)
     MUXF7:I1->O           1   0.140   0.684  L_D/Mmux__n0032_2_f7 (L_D/_n0032<0>)
     LUT3:I1->O            1   0.203   0.579  L_D/Mmux_LED81 (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      7.769ns (4.967ns logic, 2.802ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RIC/C_A/opa[2]_GND_12_o_Mux_14_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.433ns (Levels of Logic = 2)
  Source:            RIC/C_A/ofa (LATCH)
  Destination:       LED<7> (PAD)
  Source Clock:      RIC/C_A/opa[2]_GND_12_o_Mux_14_o falling

  Data Path: RIC/C_A/ofa to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.580  RIC/C_A/ofa (RIC/C_A/ofa)
     LUT3:I2->O            1   0.205   0.579  L_D/Mmux_LED81 (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      4.433ns (3.274ns logic, 1.159ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 49 / 8
-------------------------------------------------------------------------
Delay:               7.665ns (Levels of Logic = 5)
  Source:            sela<3> (PAD)
  Destination:       LED<0> (PAD)

  Data Path: sela<3> to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.934  sela_3_IBUF (sela_3_IBUF)
     LUT6:I4->O            1   0.203   0.924  L_D/Mmux_LED12 (L_D/Mmux_LED11)
     LUT6:I1->O            1   0.203   0.827  L_D/Mmux_LED13 (L_D/Mmux_LED12)
     LUT5:I1->O            1   0.203   0.579  L_D/Mmux_LED18 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      7.665ns (4.402ns logic, 3.263ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DBCLKA/CK/Clk_xo
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
DBCLKA/CK/Clk_xo|    2.552|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock DBCLKA/key_xo
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
DBCLKA/key_xo   |         |    1.447|   11.670|         |
DBRSTA/CK/Clk_xo|         |         |    3.083|         |
clkb            |         |         |    3.791|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock DBRSTA/CK/Clk_xo
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
DBRSTA/CK/Clk_xo|    3.063|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock RIC/C_A/opa[2]_GND_12_o_Mux_14_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DBCLKA/key_xo  |         |         |    9.125|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DBCLKA/key_xo  |   11.664|    9.105|         |         |
clkb           |    5.270|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.93 secs
 
--> 

Total memory usage is 4560444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    1 (   0 filtered)

