
ERROR:Place:864 - Incompatible IOB's are locked to the same bank 1
   Conflicting IO Standards are:
   IO Standard 1: Name = LVCMOS33, VREF = NR, VCCO = 3.30, TERM = NONE, DIR =
   INPUT, DRIVE_STR = NR
   List of locked IOB's:
   	fpga_0_Buttons_3Bit_GPIO_IO_I_pin<0>
   	fpga_0_Buttons_3Bit_GPIO_IO_I_pin<1>
   	fpga_0_DIP_Switches_4Bit_GPIO_IO_I_pin<0>
   	fpga_0_DIP_Switches_4Bit_GPIO_IO_I_pin<1>
   	fpga_0_DIP_Switches_4Bit_GPIO_IO_I_pin<2>
   	fpga_0_DIP_Switches_4Bit_GPIO_IO_I_pin<3>
   	fpga_0_Rotary_Encoder_GPIO_IO_I_pin<0>
   	fpga_0_Rotary_Encoder_GPIO_IO_I_pin<1>
   	fpga_0_rst_1_sys_rst_pin

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	graphics_ip_0_pixToDisp_pin<0>
   	graphics_ip_0_pixToDisp_pin<1>
   	graphics_ip_0_pixToDisp_pin<2>
   	graphics_ip_0_hsync_pin
   	graphics_ip_0_vsync_pin

   These IO Standards are incompatible due to VCCO mismatch.

Phase 2.7  Design Feasibility Check (Checksum:22f72b73) REAL time: 1 mins 12 secs 

Total REAL time to Placer completion: 1 mins 12 secs 
Total CPU  time to Placer completion: 26 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "Project5_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings :  44
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/Project5_routed] Error 1
Done!