{"vcs1":{"timestamp_begin":1730990103.481867715, "rt":2.93, "ut":0.84, "st":0.29}}
{"vcselab":{"timestamp_begin":1730990106.497516869, "rt":1.58, "ut":0.27, "st":0.15}}
{"link":{"timestamp_begin":1730990108.151950020, "rt":0.31, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730990102.779467944}
{"VCS_COMP_START_TIME": 1730990102.779467944}
{"VCS_COMP_END_TIME": 1730990110.166264568}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332224}}
{"stitch_vcselab": {"peak_mem": 231492}}
