/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 248 160)
	(text "registerfile" (rect 5 0 45 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "RegW" (rect 0 0 28 12)(font "Arial" ))
		(text "RegW" (rect 21 27 49 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "DR[4..0]" (rect 0 0 36 12)(font "Arial" ))
		(text "DR[4..0]" (rect 21 43 57 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "SR1[4..0]" (rect 0 0 38 12)(font "Arial" ))
		(text "SR1[4..0]" (rect 21 59 59 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "SR2[4..0]" (rect 0 0 40 12)(font "Arial" ))
		(text "SR2[4..0]" (rect 21 75 61 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "Reg_In[31..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "Reg_In[31..0]" (rect 21 91 75 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 232 32)
		(output)
		(text "Data_Out1[31..0]" (rect 0 0 66 12)(font "Arial" ))
		(text "Data_Out1[31..0]" (rect 145 27 211 39)(font "Arial" ))
		(line (pt 232 32)(pt 216 32)(line_width 3))
	)
	(port
		(pt 232 48)
		(output)
		(text "Data_Out2[31..0]" (rect 0 0 67 12)(font "Arial" ))
		(text "Data_Out2[31..0]" (rect 144 43 211 55)(font "Arial" ))
		(line (pt 232 48)(pt 216 48)(line_width 3))
	)
	(port
		(pt 232 64)
		(output)
		(text "Reg2Viewer[31..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "Reg2Viewer[31..0]" (rect 137 59 211 71)(font "Arial" ))
		(line (pt 232 64)(pt 216 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 216 128)(line_width 1))
	)
)
