// Seed: 551344844
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always begin : LABEL_0
    begin : LABEL_0
      `define pp_9 0
    end
  end
  assign module_1.id_2 = 0;
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4,
    output wor id_5
);
  wire id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
endmodule
