`timescale 1ns / 1ps

module moore(
    input clk,
    input reset,
    output reg [1:0] state
);

    parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10;
    
    always @(posedge clk or posedge reset) begin
        if (reset)
            state = S0;  // Reset to initial state
        else begin
            case (state)
                S0: state <= S1;
                S1: state <= S2;
                S2: state <= S0;
                default: state <= S0;
            endcase
        end
    end
endmodule
