Release 14.2 par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

MYASUS::  Mon Oct 29 10:45:53 2012

par -w -intstyle ise -ol high -t 1 MYCPU_map.ncd MYCPU.ncd MYCPU.pcf 


Constraints file: MYCPU.pcf.
Loading device for application Rf_Device from file '3s700a.nph' in environment E:\Xilinx\14.2\ISE_DS\ISE\.
   "MYCPU" is an NCD, version 3.2, device xc3s700a, package fg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.42 2012-07-09".



Design Summary Report:

 Number of External IOBs                          73 out of 372    19%

   Number of External Input IOBs                 17

      Number of External Input IBUFs             17
        Number of LOCed External Input IBUFs     17 out of 17    100%


   Number of External Output IOBs                36

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             34
        Number of LOCed External Output IOBs     34 out of 34    100%


   Number of External Bidir IOBs                 20

      Number of External Bidir DIFFMs             2
        Number of LOCed External Bidir DIFFMs     2 out of 2     100%

      Number of External Bidir DIFFSs             2
        Number of LOCed External Bidir DIFFSs     2 out of 2     100%

      Number of External Bidir IOBs              16
        Number of LOCed External Bidir IOBs      16 out of 16    100%


   Number of BUFGMUXs                        4 out of 24     16%
   Number of DCMs                            2 out of 8      25%
   Number of RAMB16BWEs                     14 out of 20     70%
   Number of Slices                       4029 out of 5888   68%
      Number of SLICEMs                    120 out of 2944    4%

   Number of LOCed Slices                   64 out of 4029    1%
      Number of LOCed SLICEMs               42 out of 120    35%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

Starting Router


Phase  1  : 30968 unrouted;      REAL time: 11 secs 

Phase  2  : 28057 unrouted;      REAL time: 12 secs 

Phase  3  : 8908 unrouted;      REAL time: 15 secs 

Phase  4  : 8987 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: MYCPU.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 
WARNING:Route:455 - CLK Net:myRAM/clk_0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:myRAM/top0/data_path0/dqs0_delayed_col1 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:myRAM/top0/data_path0/dqs1_delayed_col1 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         myRAM/clk_0 |  BUFGMUX_X2Y1| No   |  265 |  0.137     |  1.114      |
+---------------------+--------------+------+------+------------+-------------+
|             Clock90 |  BUFGMUX_X1Y0| No   |  199 |  0.162     |  1.137      |
+---------------------+--------------+------+------+------------+-------------+
|               Clock | BUFGMUX_X2Y11| No   | 1811 |  0.213     |  1.190      |
+---------------------+--------------+------+------+------------+-------------+
|myRAM/top0/data_path |              |      |      |            |             |
| 0/dqs0_delayed_col0 |         Local|      |   11 |  0.056     |  1.676      |
+---------------------+--------------+------+------+------------+-------------+
|myRAM/top0/data_path |              |      |      |            |             |
| 0/dqs0_delayed_col1 |         Local|      |   11 |  0.034     |  2.019      |
+---------------------+--------------+------+------+------------+-------------+
|myRAM/top0/data_path |              |      |      |            |             |
| 0/dqs1_delayed_col0 |         Local|      |   11 |  0.093     |  1.695      |
+---------------------+--------------+------+------+------------+-------------+
|myRAM/top0/data_path |              |      |      |            |             |
| 0/dqs1_delayed_col1 |         Local|      |   11 |  0.073     |  2.092      |
+---------------------+--------------+------+------+------------+-------------+
|myRAM/top0/data_path |              |      |      |            |             |
|0/data_read_controll |              |      |      |            |             |
|er0/dqs0_delayed_col |              |      |      |            |             |
|                 1_n |         Local|      |    1 |  0.000     |  0.872      |
+---------------------+--------------+------+------+------------+-------------+
|myRAM/top0/data_path |              |      |      |            |             |
|0/data_read_controll |              |      |      |            |             |
|er0/dqs1_delayed_col |              |      |      |            |             |
|                 1_n |         Local|      |    1 |  0.000     |  0.858      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 16

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/dqs_int_delay_in0" MAXDEL | MAXDELAY    |     0.001ns|     0.699ns|       0|           0
  AY = 0.7 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     0.019ns|     0.341ns|       0|           0
  roller0/dqs_delay1_col0/delay4"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "mydcm/CLKFX_BUF" | SETUP       |     0.062ns|    16.604ns|       0|           0
   derived from  NET "mydcm/CLKIN_IBUFG" PE | HOLD        |     0.905ns|            |       0|           0
  RIOD = 20 ns HIGH 40%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/infrastructure_top0/cal_top0/t | MAXDELAY    |     0.070ns|     0.630ns|       0|           0
  ap_dly0/tap<23>" MAXDELAY = 0.7 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/infrastructure_top0/cal_top0/t | MAXDELAY    |     0.103ns|     0.597ns|       0|           0
  ap_dly0/tap<7>" MAXDELAY = 0.7 ns         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/infrastructure_top0/cal_top0/t | MAXDELAY    |     0.103ns|     0.597ns|       0|           0
  ap_dly0/tap<15>" MAXDELAY = 0.7 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/dqs_int_delay_in1" MAXDEL | MAXDELAY    |     0.155ns|     0.545ns|       0|           0
  AY = 0.7 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     0.174ns|     0.186ns|       0|           0
  roller0/dqs_delay1_col1/delay2"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     0.174ns|     0.186ns|       0|           0
  roller0/dqs_delay0_col0/delay2"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     0.174ns|     0.186ns|       0|           0
  roller0/dqs_delay1_col0/delay2"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     0.195ns|     0.165ns|       0|           0
  roller0/dqs_delay0_col0/delay1"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     0.195ns|     0.165ns|       0|           0
  roller0/dqs_delay1_col0/delay1"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     0.195ns|     0.165ns|       0|           0
  roller0/dqs_delay1_col1/delay1"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     0.195ns|     0.165ns|       0|           0
  roller0/dqs_delay0_col1/delay1"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     0.205ns|     0.155ns|       0|           0
  roller0/dqs_delay0_col1/delay5"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     0.205ns|     0.155ns|       0|           0
  roller0/dqs_delay0_col0/delay5"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "myRAM/infrastruc | SETUP       |     0.237ns|    15.718ns|       0|           0
  ture_top0/clk_dcm0/clk0dcm" derived from  | HOLD        |     0.888ns|            |       0|           0
   PERIOD analysis for net "mydcm/CLKFX_BUF |             |            |            |        |            
  " derived from NET "mydcm/CLKIN_IBUFG" PE |             |            |            |        |            
  RIOD = 20 ns HIGH 40%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     0.239ns|     0.121ns|       0|           0
  roller0/dqs_delay0_col1/delay3"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     0.255ns|     0.105ns|       0|           0
  roller0/dqs_delay1_col1/delay4"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/fifo_00_wr_en" | MAXDELAY    |     0.441ns|     1.559ns|       0|           0
   MAXDELAY = 2 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/fifo_11_wr_en" | MAXDELAY    |     0.508ns|     1.492ns|       0|           0
   MAXDELAY = 2 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/fifo_01_wr_en" | MAXDELAY    |     0.592ns|     1.408ns|       0|           0
   MAXDELAY = 2 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/fifo_10_wr_en" | MAXDELAY    |     0.603ns|     1.397ns|       0|           0
   MAXDELAY = 2 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "myRAM/infrastruc | SETUP       |     0.774ns|    13.569ns|       0|           0
  ture_top0/clk_dcm0/clk90dcm" derived from | HOLD        |     0.689ns|            |       0|           0
    PERIOD analysis for net "mydcm/CLKFX_BU |             |            |            |        |            
  F" derived from NET "mydcm/CLKIN_IBUFG" P |             |            |            |        |            
  ERIOD = 20 ns HIGH 40%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     1.145ns|     1.855ns|       0|           0
  roller0/rst_dqs_div" MAXDELAY = 3 ns      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/dqs_div_rst" MAXDELAY = 3 | MAXDELAY    |     2.067ns|     0.933ns|       0|           0
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/rst_dqs_div_int" MAXDELAY | MAXDELAY    |     2.121ns|     0.879ns|       0|           0
   = 3 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     2.926ns|     0.074ns|       0|           0
  roller0/rst_dqs_div_delayed1/delay5"      |             |            |            |        |            
      MAXDELAY = 3 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     2.954ns|     0.046ns|       0|           0
  roller0/rst_dqs_div_delayed1/delay4"      |             |            |            |        |            
      MAXDELAY = 3 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | MAXDELAY    |     2.956ns|     0.044ns|       0|           0
  roller0/rst_dqs_div_delayed1/delay1"      |             |            |            |        |            
      MAXDELAY = 3 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Clock = PERIOD TIMEGRP "Clock" 16 ns H | MINLOWPULSE |    10.000ns|     6.000ns|       0|           0
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "mydcm/CLKIN_IBUFG" PERIOD = 20 ns HI | MINHIGHPULSE|    12.500ns|     7.500ns|       0|           0
  GH 40%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_myRAM_infrastructure_top0_clk_dcm0_clk | MINLOWPULSE |    12.796ns|     3.204ns|       0|           0
  90dcm = PERIOD TIMEGRP         "myRAM_inf |             |            |            |        |            
  rastructure_top0_clk_dcm0_clk90dcm" TS_Cl |             |            |            |        |            
  ock PHASE 4 ns HIGH         50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_myRAM_infrastructure_top0_clk_dcm0_clk | MINPERIOD   |    13.986ns|     2.014ns|       0|           0
  0dcm = PERIOD TIMEGRP         "myRAM_infr |             |            |            |        |            
  astructure_top0_clk_dcm0_clk0dcm" TS_Cloc |             |            |            |        |            
  k HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | N/A         |         N/A|         N/A|     N/A|         N/A
  roller0/dqs_delay0_col1/delay4"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | N/A         |         N/A|         N/A|     N/A|         N/A
  roller0/dqs_delay1_col0/delay3"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | N/A         |         N/A|         N/A|     N/A|         N/A
  roller0/dqs_delay0_col1/delay2"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | N/A         |         N/A|         N/A|     N/A|         N/A
  roller0/dqs_delay1_col0/delay5"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | N/A         |         N/A|         N/A|     N/A|         N/A
  roller0/dqs_delay0_col0/delay4"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | N/A         |         N/A|         N/A|     N/A|         N/A
  roller0/dqs_delay0_col0/delay3"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | N/A         |         N/A|         N/A|     N/A|         N/A
  roller0/dqs_delay1_col1/delay3"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | N/A         |         N/A|         N/A|     N/A|         N/A
  roller0/rst_dqs_div_delayed1/delay2"      |             |            |            |        |            
      MAXDELAY = 3 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | N/A         |         N/A|         N/A|     N/A|         N/A
  roller0/dqs_delay1_col1/delay5"         M |             |            |            |        |            
  AXDELAY = 0.36 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "myRAM/top0/data_path0/data_read_cont | N/A         |         N/A|         N/A|     N/A|         N/A
  roller0/rst_dqs_div_delayed1/delay3"      |             |            |            |        |            
      MAXDELAY = 3 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "SD_LOOP_OUT" MAXDELAY = 3 ns         | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  NET "SD_LOOP_IN" MAXDELAY = 3 ns          | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for mydcm/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|mydcm/CLKIN_IBUFG              |     20.000ns|      7.500ns|     19.925ns|            0|            0|            0|      1002842|
| mydcm/CLKFX_BUF               |     16.667ns|     16.604ns|     15.718ns|            0|            0|       999869|         2973|
|  myRAM/infrastructure_top0/clk|     16.667ns|     15.718ns|          N/A|            0|            0|         2294|            0|
|  _dcm0/clk0dcm                |             |             |             |             |             |             |             |
|  myRAM/infrastructure_top0/clk|     16.667ns|     13.569ns|          N/A|            0|            0|          679|            0|
|  _dcm0/clk90dcm               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clock                       |     16.000ns|      6.000ns|      3.204ns|            0|            0|            0|            0|
| TS_myRAM_infrastructure_top0_c|     16.000ns|      2.014ns|          N/A|            0|            0|            0|            0|
| lk_dcm0_clk0dcm               |             |             |             |             |             |             |             |
| TS_myRAM_infrastructure_top0_c|     16.000ns|      3.204ns|          N/A|            0|            0|            0|            0|
| lk_dcm0_clk90dcm              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  392 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file MYCPU.ncd



PAR done!
