/* Generated by Yosys 0.38 (git sha1 808ba3ebe, gcc 11.2.1 -fPIC -Os) */

module sudoku_check(clk, rst, num_correct, num_wrong, cycles);
  input clk;
  output [31:0] cycles;
  output [9:0] num_correct;
  output [9:0] num_wrong;
  input rst;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:3.7-3.10" *)
  wire \$auto$rs_design_edit.cc:1146:execute$244594.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:7.15-7.21" *)
  wire [31:0] \$auto$rs_design_edit.cc:1146:execute$244594.cycles ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:5.14-5.25" *)
  wire [9:0] \$auto$rs_design_edit.cc:1146:execute$244594.num_correct ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:6.14-6.23" *)
  wire [9:0] \$auto$rs_design_edit.cc:1146:execute$244594.num_wrong ;
  (* hdlname = "p clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/puz_bank3.v:2.7-2.10|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:24.11-24.91" *)
  (* unused_bits = "0" *)
  wire \$auto$rs_design_edit.cc:1146:execute$244594.p.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:3.11-3.14" *)
  wire \$auto$rs_design_edit.cc:1146:execute$244594.rst ;
  wire \$auto$rs_design_edit.cc:878:execute$244537 ;
  wire \$auto$rs_design_edit.cc:878:execute$244538 ;
  wire \$auto$rs_design_edit.cc:878:execute$244539 ;
  wire \$auto$rs_design_edit.cc:878:execute$244540 ;
  wire \$auto$rs_design_edit.cc:878:execute$244541 ;
  wire \$auto$rs_design_edit.cc:878:execute$244542 ;
  wire \$auto$rs_design_edit.cc:878:execute$244543 ;
  wire \$auto$rs_design_edit.cc:878:execute$244544 ;
  wire \$auto$rs_design_edit.cc:878:execute$244545 ;
  wire \$auto$rs_design_edit.cc:878:execute$244546 ;
  wire \$auto$rs_design_edit.cc:878:execute$244547 ;
  wire \$auto$rs_design_edit.cc:878:execute$244548 ;
  wire \$auto$rs_design_edit.cc:878:execute$244549 ;
  wire \$auto$rs_design_edit.cc:878:execute$244550 ;
  wire \$auto$rs_design_edit.cc:878:execute$244551 ;
  wire \$auto$rs_design_edit.cc:878:execute$244552 ;
  wire \$auto$rs_design_edit.cc:878:execute$244553 ;
  wire \$auto$rs_design_edit.cc:878:execute$244554 ;
  wire \$auto$rs_design_edit.cc:878:execute$244555 ;
  wire \$auto$rs_design_edit.cc:878:execute$244556 ;
  wire \$auto$rs_design_edit.cc:878:execute$244557 ;
  wire \$auto$rs_design_edit.cc:878:execute$244558 ;
  wire \$auto$rs_design_edit.cc:878:execute$244559 ;
  wire \$auto$rs_design_edit.cc:878:execute$244560 ;
  wire \$auto$rs_design_edit.cc:878:execute$244561 ;
  wire \$auto$rs_design_edit.cc:878:execute$244562 ;
  wire \$auto$rs_design_edit.cc:878:execute$244563 ;
  wire \$auto$rs_design_edit.cc:878:execute$244564 ;
  wire \$auto$rs_design_edit.cc:878:execute$244565 ;
  wire \$auto$rs_design_edit.cc:878:execute$244566 ;
  wire \$auto$rs_design_edit.cc:878:execute$244567 ;
  wire \$auto$rs_design_edit.cc:878:execute$244568 ;
  wire \$auto$rs_design_edit.cc:878:execute$244569 ;
  wire \$auto$rs_design_edit.cc:878:execute$244570 ;
  wire \$auto$rs_design_edit.cc:878:execute$244571 ;
  wire \$auto$rs_design_edit.cc:878:execute$244572 ;
  wire \$auto$rs_design_edit.cc:878:execute$244573 ;
  wire \$auto$rs_design_edit.cc:878:execute$244574 ;
  wire \$auto$rs_design_edit.cc:878:execute$244575 ;
  wire \$auto$rs_design_edit.cc:878:execute$244576 ;
  wire \$auto$rs_design_edit.cc:878:execute$244577 ;
  wire \$auto$rs_design_edit.cc:878:execute$244578 ;
  wire \$auto$rs_design_edit.cc:878:execute$244579 ;
  wire \$auto$rs_design_edit.cc:878:execute$244580 ;
  wire \$auto$rs_design_edit.cc:878:execute$244581 ;
  wire \$auto$rs_design_edit.cc:878:execute$244582 ;
  wire \$auto$rs_design_edit.cc:878:execute$244583 ;
  wire \$auto$rs_design_edit.cc:878:execute$244584 ;
  wire \$auto$rs_design_edit.cc:878:execute$244585 ;
  wire \$auto$rs_design_edit.cc:878:execute$244586 ;
  wire \$auto$rs_design_edit.cc:878:execute$244587 ;
  wire \$auto$rs_design_edit.cc:878:execute$244588 ;
  wire \$auto$rs_design_edit.cc:878:execute$244589 ;
  wire \$auto$rs_design_edit.cc:878:execute$244590 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244537 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244538 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244539 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244540 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244541 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244542 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244543 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244544 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244545 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244546 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244547 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244548 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244549 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244550 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244551 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244552 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244553 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244554 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244555 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244556 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244557 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244558 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244559 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244560 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244561 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244562 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244563 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244564 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244565 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244566 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244567 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244568 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244569 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244570 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244571 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244572 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244573 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244574 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244575 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244576 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244577 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244578 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244579 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244580 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244581 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244582 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244583 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244584 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244585 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244586 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244587 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244588 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244589 ;
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244590 ;
  (* unused_bits = "0" *)
  wire \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$rst ;
  (* unused_bits = "0" *)
  wire \$iopadmap$rst ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:3.7-3.10" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:3.7-3.10" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:7.15-7.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:7.15-7.21" *)
  wire [31:0] cycles;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:5.14-5.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:5.14-5.25" *)
  wire [9:0] num_correct;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:6.14-6.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:6.14-6.23" *)
  wire [9:0] num_wrong;
  (* hdlname = "p clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:24.11-24.91|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/puz_bank3.v:2.7-2.10" *)
  (* unused_bits = "0" *)
  wire \p.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:3.11-3.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:3.11-3.14" *)
  wire rst;
  fabric_sudoku_check \$auto$rs_design_edit.cc:1144:execute$244593  (
    .\$auto$rs_design_edit.cc:878:execute$244537 (\$auto$rs_design_edit.cc:878:execute$244537 ),
    .\$auto$rs_design_edit.cc:878:execute$244538 (\$auto$rs_design_edit.cc:878:execute$244538 ),
    .\$auto$rs_design_edit.cc:878:execute$244539 (\$auto$rs_design_edit.cc:878:execute$244539 ),
    .\$auto$rs_design_edit.cc:878:execute$244540 (\$auto$rs_design_edit.cc:878:execute$244540 ),
    .\$auto$rs_design_edit.cc:878:execute$244541 (\$auto$rs_design_edit.cc:878:execute$244541 ),
    .\$auto$rs_design_edit.cc:878:execute$244542 (\$auto$rs_design_edit.cc:878:execute$244542 ),
    .\$auto$rs_design_edit.cc:878:execute$244543 (\$auto$rs_design_edit.cc:878:execute$244543 ),
    .\$auto$rs_design_edit.cc:878:execute$244544 (\$auto$rs_design_edit.cc:878:execute$244544 ),
    .\$auto$rs_design_edit.cc:878:execute$244545 (\$auto$rs_design_edit.cc:878:execute$244545 ),
    .\$auto$rs_design_edit.cc:878:execute$244546 (\$auto$rs_design_edit.cc:878:execute$244546 ),
    .\$auto$rs_design_edit.cc:878:execute$244547 (\$auto$rs_design_edit.cc:878:execute$244547 ),
    .\$auto$rs_design_edit.cc:878:execute$244548 (\$auto$rs_design_edit.cc:878:execute$244548 ),
    .\$auto$rs_design_edit.cc:878:execute$244549 (\$auto$rs_design_edit.cc:878:execute$244549 ),
    .\$auto$rs_design_edit.cc:878:execute$244550 (\$auto$rs_design_edit.cc:878:execute$244550 ),
    .\$auto$rs_design_edit.cc:878:execute$244551 (\$auto$rs_design_edit.cc:878:execute$244551 ),
    .\$auto$rs_design_edit.cc:878:execute$244552 (\$auto$rs_design_edit.cc:878:execute$244552 ),
    .\$auto$rs_design_edit.cc:878:execute$244553 (\$auto$rs_design_edit.cc:878:execute$244553 ),
    .\$auto$rs_design_edit.cc:878:execute$244554 (\$auto$rs_design_edit.cc:878:execute$244554 ),
    .\$auto$rs_design_edit.cc:878:execute$244555 (\$auto$rs_design_edit.cc:878:execute$244555 ),
    .\$auto$rs_design_edit.cc:878:execute$244556 (\$auto$rs_design_edit.cc:878:execute$244556 ),
    .\$auto$rs_design_edit.cc:878:execute$244557 (\$auto$rs_design_edit.cc:878:execute$244557 ),
    .\$auto$rs_design_edit.cc:878:execute$244558 (\$auto$rs_design_edit.cc:878:execute$244558 ),
    .\$auto$rs_design_edit.cc:878:execute$244559 (\$auto$rs_design_edit.cc:878:execute$244559 ),
    .\$auto$rs_design_edit.cc:878:execute$244560 (\$auto$rs_design_edit.cc:878:execute$244560 ),
    .\$auto$rs_design_edit.cc:878:execute$244561 (\$auto$rs_design_edit.cc:878:execute$244561 ),
    .\$auto$rs_design_edit.cc:878:execute$244562 (\$auto$rs_design_edit.cc:878:execute$244562 ),
    .\$auto$rs_design_edit.cc:878:execute$244563 (\$auto$rs_design_edit.cc:878:execute$244563 ),
    .\$auto$rs_design_edit.cc:878:execute$244564 (\$auto$rs_design_edit.cc:878:execute$244564 ),
    .\$auto$rs_design_edit.cc:878:execute$244565 (\$auto$rs_design_edit.cc:878:execute$244565 ),
    .\$auto$rs_design_edit.cc:878:execute$244566 (\$auto$rs_design_edit.cc:878:execute$244566 ),
    .\$auto$rs_design_edit.cc:878:execute$244567 (\$auto$rs_design_edit.cc:878:execute$244567 ),
    .\$auto$rs_design_edit.cc:878:execute$244568 (\$auto$rs_design_edit.cc:878:execute$244568 ),
    .\$auto$rs_design_edit.cc:878:execute$244569 (\$auto$rs_design_edit.cc:878:execute$244569 ),
    .\$auto$rs_design_edit.cc:878:execute$244570 (\$auto$rs_design_edit.cc:878:execute$244570 ),
    .\$auto$rs_design_edit.cc:878:execute$244571 (\$auto$rs_design_edit.cc:878:execute$244571 ),
    .\$auto$rs_design_edit.cc:878:execute$244572 (\$auto$rs_design_edit.cc:878:execute$244572 ),
    .\$auto$rs_design_edit.cc:878:execute$244573 (\$auto$rs_design_edit.cc:878:execute$244573 ),
    .\$auto$rs_design_edit.cc:878:execute$244574 (\$auto$rs_design_edit.cc:878:execute$244574 ),
    .\$auto$rs_design_edit.cc:878:execute$244575 (\$auto$rs_design_edit.cc:878:execute$244575 ),
    .\$auto$rs_design_edit.cc:878:execute$244576 (\$auto$rs_design_edit.cc:878:execute$244576 ),
    .\$auto$rs_design_edit.cc:878:execute$244577 (\$auto$rs_design_edit.cc:878:execute$244577 ),
    .\$auto$rs_design_edit.cc:878:execute$244578 (\$auto$rs_design_edit.cc:878:execute$244578 ),
    .\$auto$rs_design_edit.cc:878:execute$244579 (\$auto$rs_design_edit.cc:878:execute$244579 ),
    .\$auto$rs_design_edit.cc:878:execute$244580 (\$auto$rs_design_edit.cc:878:execute$244580 ),
    .\$auto$rs_design_edit.cc:878:execute$244581 (\$auto$rs_design_edit.cc:878:execute$244581 ),
    .\$auto$rs_design_edit.cc:878:execute$244582 (\$auto$rs_design_edit.cc:878:execute$244582 ),
    .\$auto$rs_design_edit.cc:878:execute$244583 (\$auto$rs_design_edit.cc:878:execute$244583 ),
    .\$auto$rs_design_edit.cc:878:execute$244584 (\$auto$rs_design_edit.cc:878:execute$244584 ),
    .\$auto$rs_design_edit.cc:878:execute$244585 (\$auto$rs_design_edit.cc:878:execute$244585 ),
    .\$auto$rs_design_edit.cc:878:execute$244586 (\$auto$rs_design_edit.cc:878:execute$244586 ),
    .\$auto$rs_design_edit.cc:878:execute$244587 (\$auto$rs_design_edit.cc:878:execute$244587 ),
    .\$auto$rs_design_edit.cc:878:execute$244588 (\$auto$rs_design_edit.cc:878:execute$244588 ),
    .\$auto$rs_design_edit.cc:878:execute$244589 (\$auto$rs_design_edit.cc:878:execute$244589 ),
    .\$auto$rs_design_edit.cc:878:execute$244590 (\$auto$rs_design_edit.cc:878:execute$244590 ),
    .\$iopadmap$rst (\$iopadmap$rst ),
    .\p.clk (\p.clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244537 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$244594.clk ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.p.clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244538 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244539 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244540 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244541 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244542 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244543 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244544 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244545 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244546 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244547 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244548 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244549 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244550 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244551 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244552 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244553 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244554 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244555 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244556 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244557 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244558 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244559 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244560 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244561 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244562 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244563 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244564 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244565 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244566 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244567 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244568 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.cycles_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244569 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.cycles [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_correct  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244570 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_correct [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_correct_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244571 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_correct [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_correct_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244572 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_correct [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_correct_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244573 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_correct [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_correct_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244574 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_correct [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_correct_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244575 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_correct [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_correct_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244576 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_correct [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_correct_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244577 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_correct [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_correct_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244578 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_correct [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_correct_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244579 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_correct [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_wrong  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244580 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_wrong [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_wrong_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244581 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_wrong [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_wrong_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244582 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_wrong [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_wrong_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244583 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_wrong [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_wrong_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244584 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_wrong [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_wrong_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244585 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_wrong [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_wrong_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244586 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_wrong [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_wrong_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244587 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_wrong [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_wrong_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244588 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_wrong [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.num_wrong_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244589 ),
    .O(\$auto$rs_design_edit.cc:1146:execute$244594.num_wrong [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$sudoku_check.rst  (
    .EN(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244590 ),
    .I(\$auto$rs_design_edit.cc:1146:execute$244594.rst ),
    .O(\$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$rst )
  );
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244590  = \$auto$rs_design_edit.cc:878:execute$244590 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244589  = \$auto$rs_design_edit.cc:878:execute$244589 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244588  = \$auto$rs_design_edit.cc:878:execute$244588 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244587  = \$auto$rs_design_edit.cc:878:execute$244587 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244586  = \$auto$rs_design_edit.cc:878:execute$244586 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244585  = \$auto$rs_design_edit.cc:878:execute$244585 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244584  = \$auto$rs_design_edit.cc:878:execute$244584 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244583  = \$auto$rs_design_edit.cc:878:execute$244583 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244582  = \$auto$rs_design_edit.cc:878:execute$244582 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244581  = \$auto$rs_design_edit.cc:878:execute$244581 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244580  = \$auto$rs_design_edit.cc:878:execute$244580 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244579  = \$auto$rs_design_edit.cc:878:execute$244579 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244578  = \$auto$rs_design_edit.cc:878:execute$244578 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244577  = \$auto$rs_design_edit.cc:878:execute$244577 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244576  = \$auto$rs_design_edit.cc:878:execute$244576 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244575  = \$auto$rs_design_edit.cc:878:execute$244575 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244574  = \$auto$rs_design_edit.cc:878:execute$244574 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244573  = \$auto$rs_design_edit.cc:878:execute$244573 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244572  = \$auto$rs_design_edit.cc:878:execute$244572 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244571  = \$auto$rs_design_edit.cc:878:execute$244571 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244570  = \$auto$rs_design_edit.cc:878:execute$244570 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244569  = \$auto$rs_design_edit.cc:878:execute$244569 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244568  = \$auto$rs_design_edit.cc:878:execute$244568 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244567  = \$auto$rs_design_edit.cc:878:execute$244567 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244566  = \$auto$rs_design_edit.cc:878:execute$244566 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244565  = \$auto$rs_design_edit.cc:878:execute$244565 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244564  = \$auto$rs_design_edit.cc:878:execute$244564 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244563  = \$auto$rs_design_edit.cc:878:execute$244563 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244562  = \$auto$rs_design_edit.cc:878:execute$244562 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244561  = \$auto$rs_design_edit.cc:878:execute$244561 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244560  = \$auto$rs_design_edit.cc:878:execute$244560 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244559  = \$auto$rs_design_edit.cc:878:execute$244559 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244558  = \$auto$rs_design_edit.cc:878:execute$244558 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244557  = \$auto$rs_design_edit.cc:878:execute$244557 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244556  = \$auto$rs_design_edit.cc:878:execute$244556 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244555  = \$auto$rs_design_edit.cc:878:execute$244555 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244554  = \$auto$rs_design_edit.cc:878:execute$244554 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244553  = \$auto$rs_design_edit.cc:878:execute$244553 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244552  = \$auto$rs_design_edit.cc:878:execute$244552 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244551  = \$auto$rs_design_edit.cc:878:execute$244551 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244550  = \$auto$rs_design_edit.cc:878:execute$244550 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244549  = \$auto$rs_design_edit.cc:878:execute$244549 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244548  = \$auto$rs_design_edit.cc:878:execute$244548 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244547  = \$auto$rs_design_edit.cc:878:execute$244547 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244546  = \$auto$rs_design_edit.cc:878:execute$244546 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244545  = \$auto$rs_design_edit.cc:878:execute$244545 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244544  = \$auto$rs_design_edit.cc:878:execute$244544 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244543  = \$auto$rs_design_edit.cc:878:execute$244543 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244542  = \$auto$rs_design_edit.cc:878:execute$244542 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244541  = \$auto$rs_design_edit.cc:878:execute$244541 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244540  = \$auto$rs_design_edit.cc:878:execute$244540 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244539  = \$auto$rs_design_edit.cc:878:execute$244539 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244538  = \$auto$rs_design_edit.cc:878:execute$244538 ;
  assign \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$auto$rs_design_edit.cc:878:execute$244537  = \$auto$rs_design_edit.cc:878:execute$244537 ;
  assign \$iopadmap$rst  = \$flatten$auto$rs_design_edit.cc:1146:execute$244594.$iopadmap$rst ;
  assign \$auto$rs_design_edit.cc:1146:execute$244594.clk  = clk;
  assign cycles = \$auto$rs_design_edit.cc:1146:execute$244594.cycles ;
  assign num_correct = \$auto$rs_design_edit.cc:1146:execute$244594.num_correct ;
  assign num_wrong = \$auto$rs_design_edit.cc:1146:execute$244594.num_wrong ;
  assign \p.clk  = \$auto$rs_design_edit.cc:1146:execute$244594.p.clk ;
  assign \$auto$rs_design_edit.cc:1146:execute$244594.rst  = rst;
endmodule
