=====
SETUP
-3.798
6.295
2.496
send_uart_s5
1.904
2.363
UART1/txState_1_s9
3.853
4.478
UART1/txState_0_s5
4.897
5.958
UART1/txState_0_s2
6.295
=====
SETUP
-3.434
5.574
2.140
send_uart_s5
1.904
2.363
UART1/n1553_s17
3.513
4.612
UART1/n1553_s15
4.948
5.574
UART1/txState_2_s2
5.574
=====
SETUP
-2.640
4.780
2.140
read_7_s0
1.904
2.363
UART1/latch_msg_7_s0
4.780
=====
SETUP
-2.322
4.461
2.140
read_3_s0
1.904
2.363
UART1/latch_msg_3_s0
4.461
=====
SETUP
-2.322
4.461
2.140
read_6_s0
1.904
2.363
UART1/latch_msg_6_s0
4.461
=====
SETUP
-2.322
4.461
2.140
read_11_s0
1.904
2.363
UART1/latch_msg_11_s0
4.461
=====
SETUP
-2.322
4.461
2.140
read_14_s0
1.904
2.363
UART1/latch_msg_14_s0
4.461
=====
SETUP
-2.311
4.451
2.140
read_13_s0
1.904
2.363
UART1/latch_msg_13_s0
4.451
=====
SETUP
-2.305
4.445
2.140
read_8_s0
1.904
2.363
UART1/latch_msg_8_s0
4.445
=====
SETUP
-2.207
4.703
2.496
send_uart_s5
1.904
2.363
UART1/latch_msg_3_s0
4.703
=====
SETUP
-2.207
4.703
2.496
send_uart_s5
1.904
2.363
UART1/latch_msg_6_s0
4.703
=====
SETUP
-2.207
4.703
2.496
send_uart_s5
1.904
2.363
UART1/latch_msg_7_s0
4.703
=====
SETUP
-2.157
4.297
2.140
read_15_s0
1.904
2.363
UART1/latch_msg_15_s0
4.297
=====
SETUP
-2.151
4.647
2.496
send_uart_s5
1.904
2.363
UART1/latch_msg_1_s0
4.647
=====
SETUP
-2.151
4.647
2.496
send_uart_s5
1.904
2.363
UART1/latch_msg_9_s0
4.647
=====
SETUP
-2.141
4.280
2.140
read_2_s0
1.904
2.363
UART1/latch_msg_2_s0
4.280
=====
SETUP
-2.058
23.373
21.316
sys_clk_ibuf
18.519
19.503
UART1/read_write_1_s0
19.765
20.224
n76_s2
22.341
23.373
read_write_1_s0
23.373
=====
SETUP
-1.991
4.131
2.140
read_1_s0
1.904
2.363
UART1/latch_msg_1_s0
4.131
=====
SETUP
-1.991
4.131
2.140
read_4_s0
1.904
2.363
UART1/latch_msg_4_s0
4.131
=====
SETUP
-1.991
4.131
2.140
read_10_s0
1.904
2.363
UART1/latch_msg_10_s0
4.131
=====
SETUP
-1.901
23.574
21.672
sys_clk_ibuf
18.519
19.503
UART1/quad_start_s0
19.765
20.224
n72_s1
21.366
21.991
data_in_2_s0
23.574
=====
SETUP
-1.877
23.192
21.316
sys_clk_ibuf
18.519
19.503
UART1/n3783_s0
19.765
20.224
n110_s2
22.160
23.192
data_in_6_s0
23.192
=====
SETUP
-1.826
3.966
2.140
read_5_s0
1.904
2.363
UART1/latch_msg_5_s0
3.966
=====
SETUP
-1.821
3.960
2.140
read_9_s0
1.904
2.363
UART1/latch_msg_9_s0
3.960
=====
SETUP
-1.805
23.121
21.316
sys_clk_ibuf
18.519
19.503
UART1/n3151_s0
19.765
20.224
n99_s2
22.495
23.121
address_1_s0
23.121
=====
HOLD
0.120
20.514
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3800_s0
19.561
19.894
n104_s0
20.142
20.514
data_in_12_s0
20.514
=====
HOLD
0.288
20.681
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3787_s0
19.561
19.894
n114_s0
20.125
20.681
data_in_2_s0
20.681
=====
HOLD
0.318
20.712
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3800_s0
19.561
19.894
n102_s2
20.156
20.712
data_in_14_s0
20.712
=====
HOLD
0.449
20.843
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3165_s0
19.561
19.894
n85_s0
20.471
20.843
address_15_s0
20.843
=====
HOLD
0.455
20.849
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3800_s0
19.561
19.894
n110_s2
20.477
20.849
data_in_6_s0
20.849
=====
HOLD
0.604
20.998
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3780_s0
19.561
19.894
n107_s0
20.442
20.998
data_in_9_s0
20.998
=====
HOLD
0.604
20.998
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3144_s0
19.561
19.894
n92_s0
20.442
20.998
address_8_s0
20.998
=====
HOLD
0.612
21.005
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3165_s0
19.561
19.894
n90_s2
20.449
21.005
address_10_s0
21.005
=====
HOLD
0.627
21.020
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3776_s0
19.561
19.894
n103_s2
20.464
21.020
data_in_13_s0
21.020
=====
HOLD
0.633
21.026
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3800_s0
19.561
19.894
n115_s2
20.470
21.026
data_in_1_s0
21.026
=====
HOLD
0.633
21.027
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3165_s0
19.561
19.894
n87_s0
20.471
21.027
address_13_s0
21.027
=====
HOLD
0.633
21.027
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3165_s0
19.561
19.894
n83_s2
20.471
21.027
address_17_s0
21.027
=====
HOLD
0.638
21.032
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3800_s0
19.561
19.894
n113_s2
20.476
21.032
data_in_3_s0
21.032
=====
HOLD
0.638
21.032
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3800_s0
19.561
19.894
n105_s2
20.476
21.032
data_in_11_s0
21.032
=====
HOLD
0.639
21.033
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3800_s0
19.561
19.894
n101_s2
20.477
21.033
data_in_15_s0
21.033
=====
HOLD
0.684
21.078
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3785_s0
19.561
19.894
n112_s0
20.706
21.078
data_in_4_s0
21.078
=====
HOLD
0.684
21.078
20.394
sys_clk_ibuf
18.519
19.365
UART1/n3140_s0
19.561
19.894
n88_s2
20.706
21.078
address_12_s0
21.078
=====
HOLD
0.708
20.268
19.561
sys_clk_ibuf
18.519
19.365
UART1/rxBitNumber_2_s1
19.561
19.894
UART1/n201_s13
19.896
20.268
UART1/rxBitNumber_2_s1
20.268
=====
HOLD
0.708
2.553
1.845
initialize/timer_0_s1
1.845
2.178
initialize/n43_s3
2.181
2.553
initialize/timer_0_s1
2.553
=====
HOLD
0.709
20.270
19.561
sys_clk_ibuf
18.519
19.365
UART1/txBitNumber_2_s2
19.561
19.894
UART1/n1580_s8
19.898
20.270
UART1/txBitNumber_2_s2
20.270
=====
HOLD
0.709
20.270
19.561
sys_clk_ibuf
18.519
19.365
UART1/rxBitNumber_0_s1
19.561
19.894
UART1/n205_s8
19.898
20.270
UART1/rxBitNumber_0_s1
20.270
=====
HOLD
0.709
20.270
19.561
sys_clk_ibuf
18.519
19.365
UART1/rxCounter_9_s1
19.561
19.894
UART1/n190_s12
19.898
20.270
UART1/rxCounter_9_s1
20.270
=====
HOLD
0.709
20.270
19.561
sys_clk_ibuf
18.519
19.365
UART1/rxCounter_11_s1
19.561
19.894
UART1/n188_s12
19.898
20.270
UART1/rxCounter_11_s1
20.270
=====
HOLD
0.709
2.554
1.845
counter_0_s0
1.845
2.178
n168_s2
2.182
2.554
counter_0_s0
2.554
=====
HOLD
0.709
2.554
1.845
counter_2_s0
1.845
2.178
n166_s1
2.182
2.554
counter_2_s0
2.554
