Drill report for panel.kicad_pcb
Created on Tue Dec  1 08:27:43 2020

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.30mm  0.012"  (24 holes)
    T2  1.00mm  0.039"  (24 holes)

    Total plated holes count 48


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T3  0.50mm  0.020"  (56 holes)

    Total unplated holes count 56
