(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param9 = ((^(((8'hae) == (8'ha9)) ? ((8'h9c) & (8'ha4)) : ((8'ha0) ? (8'hab) : (8'hac)))) ? (|(&(&(8'ha1)))) : {({(8'hab)} >> {(8'ha7)})}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h23):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire3;
  input wire [(2'h2):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire signed [(4'h8):(1'h0)] wire0;
  wire signed [(3'h7):(1'h0)] wire8;
  wire signed [(3'h6):(1'h0)] wire6;
  wire [(4'hb):(1'h0)] wire5;
  wire [(2'h3):(1'h0)] wire4;
  reg signed [(3'h7):(1'h0)] reg7 = (1'h0);
  assign y = {wire8, wire6, wire5, wire4, reg7, (1'h0)};
  assign wire4 = wire1;
  assign wire5 = $signed(wire0);
  assign wire6 = (^~wire2[(1'h1):(1'h0)]);
  always
    @(posedge clk) begin
      reg7 <= (~^$signed(((wire5 ? wire6 : wire5) ? wire1 : (8'h9f))));
    end
  assign wire8 = wire1;
endmodule