\doxysection{em\+\_\+cmu.\+h}
\hypertarget{em__cmu_8h_source}{}\label{em__cmu_8h_source}\index{snake/gecko\_sdk\_4.4.4/platform/emlib/inc/em\_cmu.h@{snake/gecko\_sdk\_4.4.4/platform/emlib/inc/em\_cmu.h}}
\mbox{\hyperlink{em__cmu_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#ifndef\ EM\_CMU\_H}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#define\ EM\_CMU\_H}}
\DoxyCodeLine{00032\ }
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{em__device_8h}{em\_device.h}}"{}}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined(CMU\_PRESENT)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#include\ <stdbool.h>}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{sl__assert_8h}{sl\_assert.h}}"{}}}
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{em__bus_8h}{em\_bus.h}}"{}}}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{em__cmu__compat_8h}{em\_cmu\_compat.h}}"{}}}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{em__gpio_8h}{em\_gpio.h}}"{}}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{sl__common_8h}{sl\_common.h}}"{}}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#include\ "{}sl\_enum.h"{}}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#include\ "{}sl\_status.h"{}}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{sli__em__cmu_8h}{sli\_em\_cmu.h}}"{}}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00046\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00048\ }
\DoxyCodeLine{00049\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ CMU\_CLOCK\_SELECT\_SET(clock,\ sel)\ CMU\_\#\#clock\#\#\_SELECT\_\#\#sel}}
\DoxyCodeLine{00056\ }
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#if\ defined(\_SILICON\_LABS\_32B\_SERIES\_2)}}
\DoxyCodeLine{00058\ }
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#if\ (\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\ >\ 1)}}
\DoxyCodeLine{00062\ \textcolor{comment}{/*\ Enable\ register\ bit\ positions,\ for\ internal\ use.\ */}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ CMU\_EN\_BIT\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ CMU\_EN\_BIT\_MASK\ \ \ \ \ \ \ \ \ \ \ \ 0x1FU}}
\DoxyCodeLine{00065\ }
\DoxyCodeLine{00066\ \textcolor{comment}{/*\ Enable\ register\ ID's\ for\ internal\ use.\ */}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ CMU\_NO\_EN\_REG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ CMU\_CLKEN0\_EN\_REG\ \ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ CMU\_CLKEN1\_EN\_REG\ \ \ \ \ \ \ \ \ \ \ 2}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CLKEN2\_MASK)}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#define\ CMU\_CLKEN2\_EN\_REG\ \ \ \ \ \ \ \ \ \ \ 3}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ CMU\_CRYPTOACCCLKCTRL\_EN\_REG\ 3}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ CMU\_EN\_REG\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ CMU\_EN\_REG\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ 0x3U}}
\DoxyCodeLine{00076\ }
\DoxyCodeLine{00077\ \textcolor{comment}{/*\ Clock\ branch\ ID's\ internal\ use.\ */}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ CMU\_CORE\_BRANCH\ \ \ \ \ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ CMU\_SYSCLK\_BRANCH\ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ CMU\_SYSTICK\_BRANCH\ \ \ \ \ \ \ \ \ 2}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ CMU\_HCLK\_BRANCH\ \ \ \ \ \ \ \ \ \ \ \ 3}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ CMU\_EXPCLK\_BRANCH\ \ \ \ \ \ \ \ \ \ 4}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#define\ CMU\_PCLK\_BRANCH\ \ \ \ \ \ \ \ \ \ \ \ 5}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#define\ CMU\_LSPCLK\_BRANCH\ \ \ \ \ \ \ \ \ \ 6}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ CMU\_TRACECLK\_BRANCH\ \ \ \ \ \ \ \ 7}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#define\ CMU\_EM01GRPACLK\_BRANCH\ \ \ \ \ 8}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_EM01GRPBCLKCTRL\_MASK)}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#define\ CMU\_EM01GRPBCLK\_BRANCH\ \ \ \ \ 9}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#define\ CMU\_EUART0CLK\_BRANCH\ \ \ \ \ \ \ 10}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ CMU\_IADCCLK\_BRANCH\ \ \ \ \ \ \ \ \ 11}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ CMU\_EM23GRPACLK\_BRANCH\ \ \ \ \ 12}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ CMU\_WDOG0CLK\_BRANCH\ \ \ \ \ \ \ \ 13}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#if\ defined(RTCC\_PRESENT)}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ CMU\_RTCCCLK\_BRANCH\ \ \ \ \ \ \ \ \ 14}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#elif\ defined(SYSRTC\_PRESENT)}}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#define\ CMU\_SYSRTCCLK\_BRANCH\ \ \ \ \ \ \ 14}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#define\ CMU\_EM4GRPACLK\_BRANCH\ \ \ \ \ \ 15}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#if\ defined(PDM\_PRESENT)}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#define\ CMU\_PDMREF\_BRANCH\ \ \ \ \ \ \ \ \ \ 16}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ CMU\_DPLLREFCLK\_BRANCH\ \ \ \ \ \ 17}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#if\ WDOG\_COUNT\ >\ 1}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ CMU\_WDOG1CLK\_BRANCH\ \ \ \ \ \ \ \ 18}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#if\ defined(LCD\_PRESENT)}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ CMU\_LCD\_BRANCH\ \ \ \ \ \ \ \ \ \ \ \ \ 19}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#if\ defined(VDAC\_PRESENT)}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#define\ CMU\_VDAC0\_BRANCH\ \ \ \ \ \ \ \ \ \ \ 20}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\#if\ defined(PCNT\_PRESENT)}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#define\ CMU\_PCNT\_BRANCH\ \ \ \ \ \ \ \ \ \ \ \ 21}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#if\ defined(LESENSE\_PRESENT)}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#define\ CMU\_LESENSEHF\_BRANCH\ \ \ \ \ \ \ 22}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#define\ CMU\_LESENSE\_BRANCH\ \ \ \ \ \ \ \ \ 23}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_EM01GRPCCLKCTRL\_MASK)}}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#define\ CMU\_EM01GRPCCLK\_BRANCH\ \ \ \ \ 24}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#if\ defined(VDAC\_PRESENT)\ \&\&\ (VDAC\_COUNT\ >\ 1)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ CMU\_VDAC1\_BRANCH\ \ \ \ \ \ \ \ \ \ \ 25}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ CMU\_CLK\_BRANCH\_POS\ \ \ \ \ \ \ \ \ 7U}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#define\ CMU\_CLK\_BRANCH\_MASK\ \ \ \ \ \ \ \ 0x1FU}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{//\ (\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\ >\ 1)}}
\DoxyCodeLine{00129\ }
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#if\ defined(\_EMU\_CMD\_EM01VSCALE1\_MASK)}}
\DoxyCodeLine{00131\ \textcolor{comment}{/*\ Maximum\ clock\ frequency\ for\ VSCALE\ voltages.\ */}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#define\ CMU\_VSCALEEM01\_LOWPOWER\_VOLTAGE\_CLOCK\_MAX\ \ \ \ \ 40000000UL}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00134\ }
\DoxyCodeLine{00135\ \textcolor{comment}{/*\ Macros\ for\ VSCALE\ for\ use\ with\ the\ @ref\ CMU\_UpdateWaitStates()\ API.}}
\DoxyCodeLine{00136\ \textcolor{comment}{\ *\ NOTE:\ The\ values\ must\ align\ with\ the\ values\ in\ EMU\_VScaleEM01\_TypeDef\ for}}
\DoxyCodeLine{00137\ \textcolor{comment}{\ *\ Series1\ parts\ (highest\ VSCALE\ voltage\ =\ lowest\ numerical\ value).\ */}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ VSCALE\_EM01\_LOW\_POWER\ \ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ VSCALE\_EM01\_HIGH\_PERFORMANCE\ \ \ \ 0}}
\DoxyCodeLine{00140\ }
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#if\ defined(LFRCO\_PRECISION\_MODE)\ \&\&\ (LFRCO\_PRECISION\_MODE\ ==\ 1)}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#define\ PLFRCO\_PRESENT}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00144\ }
\DoxyCodeLine{00147\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{00148\ \textcolor{comment}{\ ********************************\ \ \ ENUMS\ \ \ ************************************}}
\DoxyCodeLine{00149\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{00150\ }
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#if\ defined(\_SILICON\_LABS\_32B\_SERIES\_2)}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ \_CMU\_EM01GRPACLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#define\ CMU\_EM01GRPACLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ \ (\_CMU\_EM01GRPACLKCTRL\_CLKSEL\_DISABLED\ \ <<\ 0)\ \ \ }}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#define\ \_CMU\_EM01GRPBCLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#define\ CMU\_EM01GRPBCLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ \ (\_CMU\_EM01GRPBCLKCTRL\_CLKSEL\_DISABLED\ \ <<\ 0)\ \ \ }}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ \_CMU\_EM23GRPACLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#define\ CMU\_EM23GRPACLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ (\_CMU\_EM23GRPACLKCTRL\_CLKSEL\_DISABLED\ <<\ 0)\ }}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ \_CMU\_EM4GRPACLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ CMU\_EM4GRPACLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ \ (\_CMU\_EM4GRPACLKCTRL\_CLKSEL\_DISABLED\ <<\ 0)\ }}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ \_CMU\_WDOG0CLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#define\ CMU\_WDOG0CLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ (\_CMU\_WDOG0CLKCTRL\_CLKSEL\_DISABLED\ <<\ 0)\ \ \ \ \ }}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ \_CMU\_WDOG1CLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ CMU\_WDOG1CLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ (\_CMU\_WDOG1CLKCTRL\_CLKSEL\_DISABLED\ <<\ 0)\ \ \ \ \ }}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ \_CMU\_EUSART0CLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ CMU\_EUSART0CLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ (\_CMU\_EUSART0CLKCTRL\_CLKSEL\_DISABLED\ <<\ 0)\ \ \ \ }}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ \_CMU\_SYSRTC0CLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ CMU\_SYSRTC0CLKCTRL\_CLKSEL\_DISABLED\ \ \ \ \ \ \ \ \ \ (\_CMU\_SYSRTC0CLKCTRL\_CLKSEL\_DISABLED\ <<\ 0)\ }}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{//\ (\_SILICON\_LABS\_32B\_SERIES\_2)}}
\DoxyCodeLine{00170\ }
\DoxyCodeLine{00172\ \textcolor{keyword}{typedef}\ uint32\_t\ CMU\_ClkDiv\_TypeDef;}
\DoxyCodeLine{00173\ }
\DoxyCodeLine{00175\ SL\_ENUM\_GENERIC(CMU\_HFRCODPLLFreq\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00176\ \ \ cmuHFRCODPLLFreq\_1M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ 1000000U,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00177\ \ \ cmuHFRCODPLLFreq\_2M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ 2000000U,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00178\ \ \ cmuHFRCODPLLFreq\_4M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ 4000000U,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00179\ \ \ cmuHFRCODPLLFreq\_7M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ 7000000U,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00180\ \ \ cmuHFRCODPLLFreq\_13M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 13000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00181\ \ \ cmuHFRCODPLLFreq\_16M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 16000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00182\ \ \ cmuHFRCODPLLFreq\_19M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 19000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00183\ \ \ cmuHFRCODPLLFreq\_26M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 26000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00184\ \ \ cmuHFRCODPLLFreq\_32M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 32000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00185\ \ \ cmuHFRCODPLLFreq\_38M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 38000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00186\ \ \ cmuHFRCODPLLFreq\_48M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 48000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00187\ \ \ cmuHFRCODPLLFreq\_56M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 56000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00188\ \ \ cmuHFRCODPLLFreq\_64M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 64000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00189\ \ \ cmuHFRCODPLLFreq\_80M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 80000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#if\ defined(\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\_5)}}
\DoxyCodeLine{00191\ \ \ cmuHFRCODPLLFreq\_100M0Hz\ \ \ \ \ \ \ \ \ \ =\ 100000000U,\ \ \ \ \ \ \ }
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00193\ \ \ cmuHFRCODPLLFreq\_UserDefined\ \ \ \ \ \ =\ 0,}
\DoxyCodeLine{00194\ \};}
\DoxyCodeLine{00195\ }
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#if\ defined(USBPLL\_PRESENT)}}
\DoxyCodeLine{00198\ SL\_ENUM\_GENERIC(CMU\_HFXORefFreq\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00199\ \ \ cmuHFXORefFreq\_38M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ (1UL\ <<\ \_USBPLL\_CTRL\_DIVR\_SHIFT)}
\DoxyCodeLine{00200\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (24UL\ <<\ \_USBPLL\_CTRL\_DIVX\_SHIFT)}
\DoxyCodeLine{00201\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (19UL\ <<\ \_USBPLL\_CTRL\_DIVN\_SHIFT),\ }
\DoxyCodeLine{00202\ \ \ cmuHFXORefFreq\_38M4Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ (1UL\ <<\ \_USBPLL\_CTRL\_DIVR\_SHIFT)}
\DoxyCodeLine{00203\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (25UL\ <<\ \_USBPLL\_CTRL\_DIVX\_SHIFT)}
\DoxyCodeLine{00204\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (20UL\ <<\ \_USBPLL\_CTRL\_DIVN\_SHIFT),\ }
\DoxyCodeLine{00205\ \ \ cmuHFXORefFreq\_39M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ (1UL\ <<\ \_USBPLL\_CTRL\_DIVR\_SHIFT)}
\DoxyCodeLine{00206\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (16UL\ <<\ \_USBPLL\_CTRL\_DIVX\_SHIFT)}
\DoxyCodeLine{00207\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (13UL\ <<\ \_USBPLL\_CTRL\_DIVN\_SHIFT),\ }
\DoxyCodeLine{00208\ \ \ cmuHFXORefFreq\_40M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ (1UL\ <<\ \_USBPLL\_CTRL\_DIVR\_SHIFT)}
\DoxyCodeLine{00209\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (24UL\ <<\ \_USBPLL\_CTRL\_DIVX\_SHIFT)}
\DoxyCodeLine{00210\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (20UL\ <<\ \_USBPLL\_CTRL\_DIVN\_SHIFT),\ }
\DoxyCodeLine{00211\ \};}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00213\ }
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ CMU\_HFRCODPLL\_MIN\ \ \ \ \ \ \ cmuHFRCODPLLFreq\_1M0Hz}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ CMU\_HFRCODPLL\_MAX\ \ \ \ \ \ \ cmuHFRCODPLLFreq\_80M0Hz}}
\DoxyCodeLine{00218\ }
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#if\ defined(HFRCOEM23\_PRESENT)}}
\DoxyCodeLine{00221\ SL\_ENUM\_GENERIC(CMU\_HFRCOEM23Freq\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00222\ \ \ cmuHFRCOEM23Freq\_1M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ 1000000U,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00223\ \ \ cmuHFRCOEM23Freq\_2M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ 2000000U,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00224\ \ \ cmuHFRCOEM23Freq\_4M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ 4000000U,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00225\ \ \ cmuHFRCOEM23Freq\_13M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 13000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00226\ \ \ cmuHFRCOEM23Freq\_16M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 16000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00227\ \ \ cmuHFRCOEM23Freq\_19M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 19000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00228\ \ \ cmuHFRCOEM23Freq\_26M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 26000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00229\ \ \ cmuHFRCOEM23Freq\_32M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 32000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00230\ \ \ cmuHFRCOEM23Freq\_40M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 40000000U,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00231\ \ \ cmuHFRCOEM23Freq\_UserDefined\ \ \ \ \ \ =\ 0,}
\DoxyCodeLine{00232\ \};}
\DoxyCodeLine{00233\ }
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#define\ CMU\_HFRCOEM23\_MIN\ \ \ \ \ \ \ cmuHFRCOEM23Freq\_1M0Hz}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ CMU\_HFRCOEM23\_MAX\ \ \ \ \ \ \ cmuHFRCOEM23Freq\_40M0Hz}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{//\ defined(HFRCOEM23\_PRESENT)}}
\DoxyCodeLine{00239\ }
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#if\ defined(\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\_1)}}
\DoxyCodeLine{00242\ SL\_ENUM(CMU\_Clock\_TypeDef)\ \{}
\DoxyCodeLine{00243\ \textcolor{comment}{\ \ /*******************/}}
\DoxyCodeLine{00244\ \ \ \textcolor{comment}{/*\ Clock\ branches\ \ */}}
\DoxyCodeLine{00245\ \textcolor{comment}{\ \ /*******************/}}
\DoxyCodeLine{00246\ }
\DoxyCodeLine{00247\ \ \ cmuClock\_SYSCLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00248\ \ \ cmuClock\_HCLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00249\ \ \ cmuClock\_EXPCLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00250\ \ \ cmuClock\_PCLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00251\ \ \ cmuClock\_LSPCLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00252\ \ \ cmuClock\_IADCCLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00253\ \ \ cmuClock\_EM01GRPACLK,\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00254\ \ \ cmuClock\_EM23GRPACLK,\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00255\ \ \ cmuClock\_EM4GRPACLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00256\ \ \ cmuClock\_WDOG0CLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00257\ \ \ cmuClock\_WDOG1CLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00258\ \ \ cmuClock\_DPLLREFCLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00259\ \ \ cmuClock\_TRACECLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00260\ \ \ cmuClock\_RTCCCLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00261\ \ \ cmuClock\_HFRCOEM23,}
\DoxyCodeLine{00262\ }
\DoxyCodeLine{00263\ \textcolor{comment}{\ \ /*********************/}}
\DoxyCodeLine{00264\ \ \ \textcolor{comment}{/*\ Peripheral\ clocks\ */}}
\DoxyCodeLine{00265\ \textcolor{comment}{\ \ /*********************/}}
\DoxyCodeLine{00266\ }
\DoxyCodeLine{00267\ \ \ cmuClock\_CORE,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00268\ \ \ cmuClock\_SYSTICK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00269\ \ \ cmuClock\_ACMP0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00270\ \ \ cmuClock\_ACMP1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00271\ \ \ cmuClock\_BURTC,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00272\ \ \ cmuClock\_GPCRC,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00273\ \ \ cmuClock\_GPIO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00274\ \ \ cmuClock\_I2C0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00275\ \ \ cmuClock\_I2C1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00276\ \ \ cmuClock\_IADC0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00277\ \ \ cmuClock\_LDMA,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00278\ \ \ cmuClock\_LETIMER0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00279\ \ \ cmuClock\_PRS,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00280\ \ \ cmuClock\_RTCC,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00281\ \ \ cmuClock\_TIMER0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00282\ \ \ cmuClock\_TIMER1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00283\ \ \ cmuClock\_TIMER2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00284\ \ \ cmuClock\_TIMER3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00285\ \ \ cmuClock\_USART0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00286\ \ \ cmuClock\_USART1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00287\ \ \ cmuClock\_USART2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00288\ \ \ cmuClock\_WDOG0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00289\ \ \ cmuClock\_WDOG1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00290\ \ \ cmuClock\_PDM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00291\ \};}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{//\ defined(\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\_1)}}
\DoxyCodeLine{00293\ }
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#if\ (\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\ >\ 1)}}
\DoxyCodeLine{00296\ SL\_ENUM\_GENERIC(CMU\_Clock\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00297\ \textcolor{comment}{\ \ /*******************/}}
\DoxyCodeLine{00298\ \ \ \textcolor{comment}{/*\ Clock\ branches\ \ */}}
\DoxyCodeLine{00299\ \textcolor{comment}{\ \ /*******************/}}
\DoxyCodeLine{00300\ }
\DoxyCodeLine{00301\ \ \ cmuClock\_SYSCLK\ =\ (CMU\_SYSCLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00302\ \ \ cmuClock\_SYSTICK\ =\ (CMU\_SYSTICK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00303\ \ \ cmuClock\_HCLK\ =\ (CMU\_HCLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00304\ \ \ cmuClock\_EXPCLK\ =\ (CMU\_EXPCLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00305\ \ \ cmuClock\_PCLK\ =\ (CMU\_PCLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00306\ \ \ cmuClock\_LSPCLK\ =\ (CMU\_LSPCLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00307\ \ \ cmuClock\_TRACECLK\ =\ (CMU\_TRACECLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00308\ \ \ cmuClock\_EM01GRPACLK\ =\ (CMU\_EM01GRPACLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ }
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#if\ defined(PDM\_PRESENT)}}
\DoxyCodeLine{00310\ \ \ cmuClock\_EM01GRPBCLK\ =\ (CMU\_EM01GRPBCLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ }
\DoxyCodeLine{00311\ \#endif}
\DoxyCodeLine{00312\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_EM01GRPCCLKCTRL\_MASK)}
\DoxyCodeLine{00313\ \ \ cmuClock\_EM01GRPCCLK\ =\ (CMU\_EM01GRPCCLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ }
\DoxyCodeLine{00314\ \#endif}
\DoxyCodeLine{00315\ \#\textcolor{keywordflow}{if}\ defined(EUART\_PRESENT)}
\DoxyCodeLine{00316\ \ \ cmuClock\_EUART0CLK\ =\ (CMU\_EUART0CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00317\ \#elif\ defined(EUSART\_PRESENT)}
\DoxyCodeLine{00318\ \ \ cmuClock\_EUSART0CLK\ =\ (CMU\_EUART0CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00319\ \#endif}
\DoxyCodeLine{00320\ \ \ cmuClock\_IADCCLK\ =\ (CMU\_IADCCLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00321\ \ \ cmuClock\_EM23GRPACLK\ =\ (CMU\_EM23GRPACLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ }
\DoxyCodeLine{00322\ \ \ cmuClock\_WDOG0CLK\ =\ (CMU\_WDOG0CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#if\ WDOG\_COUNT\ >\ 1}}
\DoxyCodeLine{00324\ \ \ cmuClock\_WDOG1CLK\ =\ (CMU\_WDOG1CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00325\ \#endif}
\DoxyCodeLine{00326\ \#\textcolor{keywordflow}{if}\ defined(RTCC\_PRESENT)}
\DoxyCodeLine{00327\ \ \ cmuClock\_RTCCCLK\ =\ (CMU\_RTCCCLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00328\ \#elif\ defined(SYSRTC\_PRESENT)}
\DoxyCodeLine{00329\ \ \ cmuClock\_SYSRTCCLK\ =\ (CMU\_SYSRTCCLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00330\ \#endif}
\DoxyCodeLine{00331\ \ \ cmuClock\_EM4GRPACLK\ =\ (CMU\_EM4GRPACLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00332\ \ \ cmuClock\_DPLLREFCLK\ =\ (CMU\_DPLLREFCLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00333\ \#\textcolor{keywordflow}{if}\ defined(CRYPTOACC\_PRESENT)}
\DoxyCodeLine{00334\ \ \ cmuClock\_CRYPTOAES\ =\ (CMU\_CRYPTOACCCLKCTRL\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00335\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CRYPTOACCCLKCTRL\_AESEN\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ }
\DoxyCodeLine{00336\ \ \ cmuClock\_CRYPTOPK\ =\ (CMU\_CRYPTOACCCLKCTRL\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00337\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CRYPTOACCCLKCTRL\_PKEN\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ }
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#if\ defined(LCD\_PRESENT)}}
\DoxyCodeLine{00340\ \ \ cmuClock\_LCDCLK\ =\ (CMU\_LCD\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00341\ \#endif}
\DoxyCodeLine{00342\ \#\textcolor{keywordflow}{if}\ defined(VDAC\_PRESENT)}
\DoxyCodeLine{00343\ \ \ cmuClock\_VDAC0CLK\ =\ (CMU\_VDAC0\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00344\ \#\textcolor{keywordflow}{if}\ (VDAC\_COUNT\ >\ 1)}
\DoxyCodeLine{00345\ \ \ cmuClock\_VDAC1CLK\ =\ (CMU\_VDAC1\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00346\ \#endif}
\DoxyCodeLine{00347\ \#endif}
\DoxyCodeLine{00348\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g990_f1024___part_ga58cf7e8cea5dd9a511b19dccd7d39a61}{PCNT\_PRESENT}})}
\DoxyCodeLine{00349\ \ \ cmuClock\_PCNT0CLK\ =\ (CMU\_PCNT\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00350\ \#endif}
\DoxyCodeLine{00351\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g990_f1024___part_ga661dc7dc25ba2860dcae3fd319704176}{LESENSE\_PRESENT}})}
\DoxyCodeLine{00352\ \ \ cmuClock\_LESENSEHFCLK\ =\ (CMU\_LESENSEHF\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00353\ \ \ cmuClock\_LESENSECLK\ =\ (CMU\_LESENSE\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00355\ }
\DoxyCodeLine{00356\ \ \ cmuClock\_CORE\ =\ (CMU\_CORE\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00357\ \#\textcolor{keywordflow}{if}\ defined(PDM\_PRESENT)}
\DoxyCodeLine{00358\ \ \ cmuClock\_PDMREF\ =\ (CMU\_PDMREF\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00359\ \#endif}
\DoxyCodeLine{00360\ \textcolor{comment}{\ \ /*********************/}}
\DoxyCodeLine{00361\ \ \ \textcolor{comment}{/*\ Peripheral\ clocks\ */}}
\DoxyCodeLine{00362\ \textcolor{comment}{\ \ /*********************/}}
\DoxyCodeLine{00363\ }
\DoxyCodeLine{00364\ \ \ cmuClock\_LDMA\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00365\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_LDMA\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00366\ \ \ cmuClock\_LDMAXBAR\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00367\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_LDMAXBAR\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00368\ \#\textcolor{keywordflow}{if}\ defined(RADIOAES\_PRESENT)}
\DoxyCodeLine{00369\ \ \ cmuClock\_RADIOAES\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00370\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_RADIOAES\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00372\ \ \ cmuClock\_GPCRC\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00373\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_GPCRC\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00374\ \ \ cmuClock\_TIMER0\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00375\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_TIMER0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00376\ \ \ cmuClock\_TIMER1\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00377\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_TIMER1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00378\ \ \ cmuClock\_TIMER2\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00379\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_TIMER2\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00380\ \ \ cmuClock\_TIMER3\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00381\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_TIMER3\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CLKEN2\_TIMER4\_SHIFT)}}
\DoxyCodeLine{00383\ \ \ cmuClock\_TIMER4\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00384\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_TIMER4\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_CLKEN1\_TIMER4\_SHIFT)}}
\DoxyCodeLine{00386\ \ \ cmuClock\_TIMER4\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00387\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_TIMER4\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_CLKEN0\_TIMER4\_SHIFT)}}
\DoxyCodeLine{00389\ \ \ cmuClock\_TIMER4\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00390\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_TIMER4\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CLKEN2\_TIMER5\_SHIFT)}}
\DoxyCodeLine{00393\ \ \ cmuClock\_TIMER5\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00394\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_TIMER5\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_CLKEN1\_TIMER5\_SHIFT)}}
\DoxyCodeLine{00396\ \ \ cmuClock\_TIMER5\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00397\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_TIMER5\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_CLKEN0\_TIMER5\_SHIFT)}}
\DoxyCodeLine{00399\ \ \ cmuClock\_TIMER5\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00400\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_TIMER5\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CLKEN2\_TIMER6\_SHIFT)}}
\DoxyCodeLine{00403\ \ \ cmuClock\_TIMER6\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00404\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_TIMER6\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_CLKEN1\_TIMER6\_SHIFT)}}
\DoxyCodeLine{00406\ \ \ cmuClock\_TIMER6\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00407\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_TIMER6\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_CLKEN0\_TIMER6\_SHIFT)}}
\DoxyCodeLine{00409\ \ \ cmuClock\_TIMER6\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00410\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_TIMER6\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00411\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CLKEN2\_TIMER7\_SHIFT)}}
\DoxyCodeLine{00413\ \ \ cmuClock\_TIMER7\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00414\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_TIMER7\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_CLKEN1\_TIMER7\_SHIFT)}}
\DoxyCodeLine{00416\ \ \ cmuClock\_TIMER7\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00417\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_TIMER7\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_CLKEN0\_TIMER7\_SHIFT)}}
\DoxyCodeLine{00419\ \ \ cmuClock\_TIMER7\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00420\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_TIMER7\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CLKEN2\_TIMER8\_SHIFT)}}
\DoxyCodeLine{00423\ \ \ cmuClock\_TIMER8\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00424\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_TIMER8\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00426\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CLKEN2\_TIMER9\_SHIFT)}}
\DoxyCodeLine{00427\ \ \ cmuClock\_TIMER9\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00428\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_TIMER9\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESENT)\ \&\&\ USART\_COUNT\ >\ 0}}
\DoxyCodeLine{00431\ \ \ cmuClock\_USART0\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00432\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_USART0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESENT)\ \&\&\ USART\_COUNT\ >\ 1}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CLKEN0\_USART1\_SHIFT)}}
\DoxyCodeLine{00436\ \ \ cmuClock\_USART1\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00437\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_USART1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00438\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_CLKEN2\_USART1\_SHIFT)}}
\DoxyCodeLine{00439\ \ \ cmuClock\_USART1\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00440\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_USART1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(USART\_PRESENT)\ \&\&\ USART\_COUNT\ >\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\#if\ defined(USART\_PRESENT)\ \&\&\ USART\_COUNT\ >\ 2}}
\DoxyCodeLine{00444\ \ \ cmuClock\_USART2\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00445\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_USART2\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(USART\_PRESENT)\ \&\&\ USART\_COUNT\ >\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\#if\ defined(IADC\_PRESENT)}}
\DoxyCodeLine{00448\ \ \ cmuClock\_IADC0\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00449\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_IADC0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00451\ \ \ cmuClock\_AMUXCP0\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00452\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_AMUXCP0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\#if\ defined(LETIMER\_PRESENT)}}
\DoxyCodeLine{00454\ \ \ cmuClock\_LETIMER0\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00455\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_LETIMER0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00457\ \ \ cmuClock\_WDOG0\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00458\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_WDOG0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#if\ WDOG\_COUNT\ >\ 1}}
\DoxyCodeLine{00460\ \ \ cmuClock\_WDOG1\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00461\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_WDOG1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\#if\ defined(I2C\_PRESENT)}}
\DoxyCodeLine{00464\ \ \ cmuClock\_I2C0\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00465\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_I2C0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\#if\ I2C\_COUNT\ >\ 1}}
\DoxyCodeLine{00467\ \ \ cmuClock\_I2C1\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00468\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_I2C1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C\_COUNT\ >\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00470\ \textcolor{preprocessor}{\#if\ I2C\_COUNT\ >\ 2}}
\DoxyCodeLine{00471\ \ \ cmuClock\_I2C2\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00472\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_I2C2\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C\_COUNT\ >\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#if\ I2C\_COUNT\ >\ 3}}
\DoxyCodeLine{00475\ \ \ cmuClock\_I2C3\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00476\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_I2C3\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C\_COUNT\ >\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(I2C\_PRESENT)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00479\ \ \ cmuClock\_SYSCFG\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00480\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_SYSCFG\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00481\ \ \ cmuClock\_DPLL0\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00482\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_DPLL0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00483\ \ \ cmuClock\_HFRCO0\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00484\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_HFRCO0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\#if\ defined(HFRCOEM23\_PRESENT)}}
\DoxyCodeLine{00486\ \ \ cmuClock\_HFRCOEM23\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00487\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_HFRCOEM23\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ }
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#if\ defined(HFXO\_PRESENT)}}
\DoxyCodeLine{00490\ \ \ cmuClock\_HFXO\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00491\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_HFXO0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00493\ \ \ cmuClock\_FSRCO\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00494\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_FSRCO\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00495\ \ \ cmuClock\_LFRCO\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00496\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_LFRCO\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00497\ \ \ cmuClock\_LFXO\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00498\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_LFXO\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00499\ \ \ cmuClock\_ULFRCO\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00500\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_ULFRCO\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#if\ defined(EUART\_PRESENT)}}
\DoxyCodeLine{00502\ \ \ cmuClock\_EUART0\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00503\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_EUART0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\#if\ defined(PDM\_PRESENT)}}
\DoxyCodeLine{00506\ \ \ cmuClock\_PDM\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00507\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_PDM\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00509\ \ \ cmuClock\_GPIO\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00510\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_GPIO\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00511\ \ \ cmuClock\_PRS\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_PRS\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00513\ \ \ cmuClock\_BURAM\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00514\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_BURAM\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00515\ \ \ cmuClock\_BURTC\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00516\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_BURTC\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\#if\ defined(RTCC\_PRESENT)}}
\DoxyCodeLine{00518\ \ \ cmuClock\_RTCC\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00519\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_RTCC\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00521\ \ \ cmuClock\_DCDC\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00522\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_DCDC\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\#if\ defined(SYSRTC\_PRESENT)}}
\DoxyCodeLine{00524\ \ \ cmuClock\_SYSRTC\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00525\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_SYSRTC0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\#if\ defined(EUSART\_PRESENT)\ \&\&\ EUSART\_COUNT\ >\ 0}}
\DoxyCodeLine{00528\ \ \ cmuClock\_EUSART0\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00529\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_EUSART0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#if\ defined(EUSART\_PRESENT)\ \&\&\ EUSART\_COUNT\ >\ 1}}
\DoxyCodeLine{00532\ \ \ cmuClock\_EUSART1\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00533\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_EUSART1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#if\ defined(EUSART\_PRESENT)\ \&\&\ EUSART\_COUNT\ >\ 2}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CLKEN1\_EUSART2\_SHIFT)}}
\DoxyCodeLine{00537\ \ \ cmuClock\_EUSART2\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00538\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_EUSART2\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_CLKEN2\_EUSART2\_SHIFT)}}
\DoxyCodeLine{00540\ \ \ cmuClock\_EUSART2\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00541\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_EUSART2\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(EUSART\_PRESENT)\ \&\&\ EUSART\_COUNT\ >\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#if\ defined(EUSART\_PRESENT)\ \&\&\ EUSART\_COUNT\ >\ 3}}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CLKEN1\_EUSART3\_SHIFT)}}
\DoxyCodeLine{00546\ \ \ cmuClock\_EUSART3\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00547\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_EUSART3\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00548\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_CLKEN2\_EUSART3\_SHIFT)}}
\DoxyCodeLine{00549\ \ \ cmuClock\_EUSART3\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00550\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_EUSART3\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00551\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00552\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(EUSART\_PRESENT)\ \&\&\ EUSART\_COUNT\ >\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00553\ \textcolor{preprocessor}{\#if\ defined(EUSART\_PRESENT)\ \&\&\ EUSART\_COUNT\ >\ 4}}
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CLKEN1\_EUSART4\_SHIFT)}}
\DoxyCodeLine{00555\ \ \ cmuClock\_EUSART4\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00556\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_EUSART4\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_CLKEN2\_EUSART4\_SHIFT)}}
\DoxyCodeLine{00558\ \ \ cmuClock\_EUSART4\ =\ (CMU\_CLKEN2\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00559\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN2\_EUSART4\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00560\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00561\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(EUSART\_PRESENT)\ \&\&\ EUSART\_COUNT\ >\ 4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00562\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CLKEN1\_IFADCDEBUG\_SHIFT)}}
\DoxyCodeLine{00563\ \ \ cmuClock\_IFADCDEBUG\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00564\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_IFADCDEBUG\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ }
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\#if\ defined(CRYPTOACC\_PRESENT)}}
\DoxyCodeLine{00567\ \ \ cmuClock\_CRYPTOACC\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00568\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_CRYPTOACC\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ }
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00570\ \textcolor{preprocessor}{\#if\ defined(SEMAILBOX\_PRESENT)}}
\DoxyCodeLine{00571\ \ \ cmuClock\_SEMAILBOX\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00572\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_SEMAILBOXHOST\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ }
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00574\ \ \ cmuClock\_SMU\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00575\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_SMU\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00576\ \textcolor{preprocessor}{\#if\ defined(ICACHE\_PRESENT)}}
\DoxyCodeLine{00577\ \ \ cmuClock\_ICACHE\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00578\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_ICACHE0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\#if\ defined(LESENSE\_PRESENT)}}
\DoxyCodeLine{00581\ \ \ cmuClock\_LESENSE\ =\ (CMU\_CLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00582\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN0\_LESENSE\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#if\ defined(ACMP\_PRESENT)}}
\DoxyCodeLine{00585\ \ \ cmuClock\_ACMP0\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00586\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_ACMP0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#if\ ACMP\_COUNT\ >\ 1}}
\DoxyCodeLine{00588\ \ \ cmuClock\_ACMP1\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00589\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_ACMP1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#if\ defined(VDAC\_PRESENT)}}
\DoxyCodeLine{00593\ \ \ cmuClock\_VDAC0\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00594\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_VDAC0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\#if\ (VDAC\_COUNT\ >\ 1)}}
\DoxyCodeLine{00596\ \ \ cmuClock\_VDAC1\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00597\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_VDAC1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\#if\ defined(PCNT\_PRESENT)}}
\DoxyCodeLine{00601\ \ \ cmuClock\_PCNT0\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00602\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_PCNT0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#if\ defined(DMEM\_PRESENT)}}
\DoxyCodeLine{00605\ \ \ cmuClock\_DMEM\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00606\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_DMEM\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00607\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00608\ \textcolor{preprocessor}{\#if\ defined(KEYSCAN\_PRESENT)}}
\DoxyCodeLine{00609\ \ \ cmuClock\_KEYSCAN\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00610\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_KEYSCAN\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#if\ defined(LCD\_PRESENT)}}
\DoxyCodeLine{00613\ \ \ cmuClock\_LCD\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00614\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_LCD\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\#if\ defined(MVP\_PRESENT)}}
\DoxyCodeLine{00617\ \ \ cmuClock\_MVP\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00618\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_MVP\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00620\ \ \ cmuClock\_MSC\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00621\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_MSC\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#if\ defined(USB\_PRESENT)}}
\DoxyCodeLine{00623\ \ \ cmuClock\_USB\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00624\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_USB\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#if\ defined(ETAMPDET\_PRESENT)}}
\DoxyCodeLine{00627\ \ \ cmuClock\_ETAMPDET\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00628\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_ETAMPDET\_SHIFT\ <<\ CMU\_EN\_BIT\_POS),\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\#if\ defined(RFFPLL\_PRESENT)}}
\DoxyCodeLine{00631\ \ \ cmuClock\_RFFPLL\ =\ (CMU\_CLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{00632\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CLKEN1\_RFFPLL0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00634\ \};}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{//\ (\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\ >\ 1)}}
\DoxyCodeLine{00636\ }
\DoxyCodeLine{00638\ SL\_ENUM(CMU\_Osc\_TypeDef)\ \{}
\DoxyCodeLine{00639\ \ \ cmuOsc\_LFXO,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00640\ \ \ cmuOsc\_LFRCO,\ \ \ \ \ \ \ }
\DoxyCodeLine{00641\ \ \ cmuOsc\_FSRCO,\ \ \ \ \ \ \ }
\DoxyCodeLine{00642\ \ \ cmuOsc\_HFXO,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00643\ \ \ cmuOsc\_HFRCODPLL,\ \ \ }
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#if\ defined(HFRCOEM23\_PRESENT)}}
\DoxyCodeLine{00645\ \ \ cmuOsc\_HFRCOEM23,\ \ \ }
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00647\ \ \ cmuOsc\_ULFRCO,\ \ \ \ \ \ }
\DoxyCodeLine{00648\ \};}
\DoxyCodeLine{00649\ }
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#if\ \ defined(\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\_1)}}
\DoxyCodeLine{00652\ SL\_ENUM\_GENERIC(CMU\_Select\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00653\ \ \ cmuSelect\_Error,\ \ \ \ \ \ \ }
\DoxyCodeLine{00654\ \ \ cmuSelect\_Disabled,\ \ \ \ }
\DoxyCodeLine{00655\ \ \ cmuSelect\_FSRCO,\ \ \ \ \ \ \ }
\DoxyCodeLine{00656\ \ \ cmuSelect\_HFXO,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00657\ \ \ cmuSelect\_HFRCODPLL,\ \ \ }
\DoxyCodeLine{00658\ \ \ cmuSelect\_HFRCOEM23,\ \ \ }
\DoxyCodeLine{00659\ \ \ cmuSelect\_CLKIN0,\ \ \ \ \ \ }
\DoxyCodeLine{00660\ \ \ cmuSelect\_LFXO,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00661\ \ \ cmuSelect\_LFRCO,\ \ \ \ \ \ \ }
\DoxyCodeLine{00662\ \ \ cmuSelect\_ULFRCO,\ \ \ \ \ \ }
\DoxyCodeLine{00663\ \ \ cmuSelect\_PCLK,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00664\ \ \ cmuSelect\_HCLK,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00665\ \ \ cmuSelect\_HCLKDIV1024,\ }
\DoxyCodeLine{00666\ \ \ cmuSelect\_EM01GRPACLK,\ }
\DoxyCodeLine{00667\ \ \ cmuSelect\_EM23GRPACLK,\ }
\DoxyCodeLine{00668\ \ \ cmuSelect\_EXPCLK,\ \ \ \ \ \ }
\DoxyCodeLine{00669\ \ \ cmuSelect\_PRS\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00670\ \};}
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{//\ defined(\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\_1)}}
\DoxyCodeLine{00672\ }
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\#if\ (\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\ >\ 1)}}
\DoxyCodeLine{00675\ SL\_ENUM\_GENERIC(CMU\_Select\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00676\ \ \ cmuSelect\_Error,\ \ \ \ \ \ \ }
\DoxyCodeLine{00677\ \ \ cmuSelect\_Disabled,\ \ \ \ }
\DoxyCodeLine{00678\ \ \ cmuSelect\_FSRCO,\ \ \ \ \ \ \ }
\DoxyCodeLine{00679\ \ \ cmuSelect\_HFXO,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00680\ \ \ cmuSelect\_HFXORT,\ \ \ \ \ \ }
\DoxyCodeLine{00681\ \ \ cmuSelect\_HFRCODPLL,\ \ \ }
\DoxyCodeLine{00682\ \ \ cmuSelect\_HFRCODPLLRT,\ }
\DoxyCodeLine{00683\ \textcolor{preprocessor}{\#if\ defined(HFRCOEM23\_PRESENT)}}
\DoxyCodeLine{00684\ \ \ cmuSelect\_HFRCOEM23,\ \ \ }
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00686\ \ \ cmuSelect\_CLKIN0,\ \ \ \ \ \ }
\DoxyCodeLine{00687\ \ \ cmuSelect\_LFXO,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00688\ \ \ cmuSelect\_LFRCO,\ \ \ \ \ \ \ }
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#if\ defined(PLFRCO\_PRESENT)}}
\DoxyCodeLine{00690\ \ \ cmuSelect\_PLFRCO,\ \ \ \ \ \ }
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00692\ \ \ cmuSelect\_ULFRCO,\ \ \ \ \ \ }
\DoxyCodeLine{00693\ \ \ cmuSelect\_HCLK,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00694\ \ \ cmuSelect\_SYSCLK,\ \ \ \ \ \ }
\DoxyCodeLine{00695\ \ \ cmuSelect\_HCLKDIV1024,\ }
\DoxyCodeLine{00696\ \ \ cmuSelect\_EM01GRPACLK,\ }
\DoxyCodeLine{00697\ \ \ cmuSelect\_EM23GRPACLK,\ }
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_EM01GRPCCLKCTRL\_MASK)}}
\DoxyCodeLine{00699\ \ \ cmuSelect\_EM01GRPCCLK,\ }
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00701\ \ \ cmuSelect\_EXPCLK,\ \ \ \ \ \ }
\DoxyCodeLine{00702\ \ \ cmuSelect\_PRS,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#if\ defined(PCNT\_PRESENT)}}
\DoxyCodeLine{00704\ \ \ cmuSelect\_PCNTEXTCLK,\ \ }
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00706\ \ \ cmuSelect\_TEMPOSC,\ \ \ \ \ }
\DoxyCodeLine{00707\ \ \ cmuSelect\_PFMOSC,\ \ \ \ \ \ }
\DoxyCodeLine{00708\ \ \ cmuSelect\_BIASOSC,\ \ \ \ \ }
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#if\ defined(USBPLL\_PRESENT)}}
\DoxyCodeLine{00710\ \ \ cmuSelect\_USBPLL0,\ \ \ \ \ }
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#if\ defined(RFFPLL\_PRESENT)}}
\DoxyCodeLine{00713\ \ \ cmuSelect\_RFFPLLSYS\ \ \ \ }
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00715\ \};}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{//\ (\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\ >\ 1)}}
\DoxyCodeLine{00717\ }
\DoxyCodeLine{00719\ SL\_ENUM(CMU\_DPLLEdgeSel\_TypeDef)\ \{}
\DoxyCodeLine{00720\ \ \ cmuDPLLEdgeSel\_Fall\ =\ 0,\ \ \ \ }
\DoxyCodeLine{00721\ \ \ cmuDPLLEdgeSel\_Rise\ =\ 1\ \ \ \ \ }
\DoxyCodeLine{00722\ \};}
\DoxyCodeLine{00723\ }
\DoxyCodeLine{00725\ SL\_ENUM\_GENERIC(CMU\_DPLLLockMode\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00726\ \ \ cmuDPLLLockMode\_Freq\ \ =\ \_DPLL\_CFG\_MODE\_FLL,\ \ \ }
\DoxyCodeLine{00727\ \ \ cmuDPLLLockMode\_Phase\ =\ \_DPLL\_CFG\_MODE\_PLL\ \ \ \ }
\DoxyCodeLine{00728\ \};}
\DoxyCodeLine{00729\ }
\DoxyCodeLine{00731\ SL\_ENUM\_GENERIC(CMU\_LfxoOscMode\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00732\ \ \ cmuLfxoOscMode\_Crystal\ \ \ \ \ \ \ =\ \_LFXO\_CFG\_MODE\_XTAL,\ \ \ \ \ \ }
\DoxyCodeLine{00733\ \ \ cmuLfxoOscMode\_AcCoupledSine\ =\ \_LFXO\_CFG\_MODE\_BUFEXTCLK,\ }
\DoxyCodeLine{00734\ \ \ cmuLfxoOscMode\_External\ \ \ \ \ \ =\ \_LFXO\_CFG\_MODE\_DIGEXTCLK,\ }
\DoxyCodeLine{00735\ \};}
\DoxyCodeLine{00736\ }
\DoxyCodeLine{00738\ SL\_ENUM\_GENERIC(CMU\_LfxoStartupDelay\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00739\ \ \ cmuLfxoStartupDelay\_2Cycles\ \ \ =\ \_LFXO\_CFG\_TIMEOUT\_CYCLES2,\ \ \ }
\DoxyCodeLine{00740\ \ \ cmuLfxoStartupDelay\_256Cycles\ =\ \_LFXO\_CFG\_TIMEOUT\_CYCLES256,\ }
\DoxyCodeLine{00741\ \ \ cmuLfxoStartupDelay\_1KCycles\ \ =\ \_LFXO\_CFG\_TIMEOUT\_CYCLES1K,\ \ }
\DoxyCodeLine{00742\ \ \ cmuLfxoStartupDelay\_2KCycles\ \ =\ \_LFXO\_CFG\_TIMEOUT\_CYCLES2K,\ \ }
\DoxyCodeLine{00743\ \ \ cmuLfxoStartupDelay\_4KCycles\ \ =\ \_LFXO\_CFG\_TIMEOUT\_CYCLES4K,\ \ }
\DoxyCodeLine{00744\ \ \ cmuLfxoStartupDelay\_8KCycles\ \ =\ \_LFXO\_CFG\_TIMEOUT\_CYCLES8K,\ \ }
\DoxyCodeLine{00745\ \ \ cmuLfxoStartupDelay\_16KCycles\ =\ \_LFXO\_CFG\_TIMEOUT\_CYCLES16K,\ }
\DoxyCodeLine{00746\ \ \ cmuLfxoStartupDelay\_32KCycles\ =\ \_LFXO\_CFG\_TIMEOUT\_CYCLES32K,\ }
\DoxyCodeLine{00747\ \};}
\DoxyCodeLine{00748\ }
\DoxyCodeLine{00750\ SL\_ENUM\_GENERIC(CMU\_HfxoOscMode\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00751\ \ \ cmuHfxoOscMode\_Crystal\ \ \ \ \ \ \ \ \ \ \ =\ \_HFXO\_CFG\_MODE\_XTAL,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00752\ \ \ cmuHfxoOscMode\_ExternalSine\ \ \ \ \ \ =\ \_HFXO\_CFG\_MODE\_EXTCLK,\ \ \ \ \ \ }
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\#if\ defined(\_HFXO\_CFG\_MODE\_EXTCLKPKDET)}}
\DoxyCodeLine{00754\ \ \ cmuHfxoOscMode\_ExternalSinePkDet\ =\ \_HFXO\_CFG\_MODE\_EXTCLKPKDET,\ }
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00756\ \};}
\DoxyCodeLine{00757\ }
\DoxyCodeLine{00759\ SL\_ENUM\_GENERIC(CMU\_HfxoCbLsbTimeout\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00760\ \ \ cmuHfxoCbLsbTimeout\_8us\ \ \ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T8US,\ \ \ \ }
\DoxyCodeLine{00761\ \ \ cmuHfxoCbLsbTimeout\_20us\ \ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T20US,\ \ \ }
\DoxyCodeLine{00762\ \ \ cmuHfxoCbLsbTimeout\_41us\ \ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T41US,\ \ \ }
\DoxyCodeLine{00763\ \ \ cmuHfxoCbLsbTimeout\_62us\ \ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T62US,\ \ \ }
\DoxyCodeLine{00764\ \ \ cmuHfxoCbLsbTimeout\_83us\ \ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T83US,\ \ \ }
\DoxyCodeLine{00765\ \ \ cmuHfxoCbLsbTimeout\_104us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T104US,\ \ }
\DoxyCodeLine{00766\ \ \ cmuHfxoCbLsbTimeout\_125us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T125US,\ \ }
\DoxyCodeLine{00767\ \ \ cmuHfxoCbLsbTimeout\_166us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T166US,\ \ }
\DoxyCodeLine{00768\ \ \ cmuHfxoCbLsbTimeout\_208us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T208US,\ \ }
\DoxyCodeLine{00769\ \ \ cmuHfxoCbLsbTimeout\_250us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T250US,\ \ }
\DoxyCodeLine{00770\ \ \ cmuHfxoCbLsbTimeout\_333us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T333US,\ \ }
\DoxyCodeLine{00771\ \ \ cmuHfxoCbLsbTimeout\_416us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T416US,\ \ }
\DoxyCodeLine{00772\ \ \ cmuHfxoCbLsbTimeout\_833us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T833US,\ \ }
\DoxyCodeLine{00773\ \ \ cmuHfxoCbLsbTimeout\_1250us\ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T1250US,\ }
\DoxyCodeLine{00774\ \ \ cmuHfxoCbLsbTimeout\_2083us\ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T2083US,\ }
\DoxyCodeLine{00775\ \ \ cmuHfxoCbLsbTimeout\_3750us\ =\ \_HFXO\_XTALCFG\_TIMEOUTCBLSB\_T3750US,\ }
\DoxyCodeLine{00776\ \};}
\DoxyCodeLine{00777\ }
\DoxyCodeLine{00779\ SL\_ENUM\_GENERIC(CMU\_HfxoSteadyStateTimeout\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00780\ \ \ cmuHfxoSteadyStateTimeout\_16us\ \ \ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T16US,\ \ \ }
\DoxyCodeLine{00781\ \ \ cmuHfxoSteadyStateTimeout\_41us\ \ \ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T41US,\ \ \ }
\DoxyCodeLine{00782\ \ \ cmuHfxoSteadyStateTimeout\_83us\ \ \ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T83US,\ \ \ }
\DoxyCodeLine{00783\ \ \ cmuHfxoSteadyStateTimeout\_125us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T125US,\ \ }
\DoxyCodeLine{00784\ \ \ cmuHfxoSteadyStateTimeout\_166us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T166US,\ \ }
\DoxyCodeLine{00785\ \ \ cmuHfxoSteadyStateTimeout\_208us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T208US,\ \ }
\DoxyCodeLine{00786\ \ \ cmuHfxoSteadyStateTimeout\_250us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T250US,\ \ }
\DoxyCodeLine{00787\ \ \ cmuHfxoSteadyStateTimeout\_333us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T333US,\ \ }
\DoxyCodeLine{00788\ \ \ cmuHfxoSteadyStateTimeout\_416us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T416US,\ \ }
\DoxyCodeLine{00789\ \ \ cmuHfxoSteadyStateTimeout\_500us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T500US,\ \ }
\DoxyCodeLine{00790\ \ \ cmuHfxoSteadyStateTimeout\_666us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T666US,\ \ }
\DoxyCodeLine{00791\ \ \ cmuHfxoSteadyStateTimeout\_833us\ \ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T833US,\ \ }
\DoxyCodeLine{00792\ \ \ cmuHfxoSteadyStateTimeout\_1666us\ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T1666US,\ }
\DoxyCodeLine{00793\ \ \ cmuHfxoSteadyStateTimeout\_2500us\ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T2500US,\ }
\DoxyCodeLine{00794\ \ \ cmuHfxoSteadyStateTimeout\_4166us\ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T4166US,\ }
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\#if\ defined(\_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T7500US)}}
\DoxyCodeLine{00796\ \ \ cmuHfxoSteadyStateTimeout\_7500us\ =\ \_HFXO\_XTALCFG\_TIMEOUTSTEADY\_T7500US,\ }
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00798\ \};}
\DoxyCodeLine{00799\ }
\DoxyCodeLine{00801\ SL\_ENUM\_GENERIC(CMU\_HfxoCoreDegen\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00802\ \ \ cmuHfxoCoreDegen\_None\ =\ \_HFXO\_XTALCTRL\_COREDGENANA\_NONE,\ \ \ \ }
\DoxyCodeLine{00803\ \ \ cmuHfxoCoreDegen\_33\ \ \ =\ \_HFXO\_XTALCTRL\_COREDGENANA\_DGEN33,\ \ }
\DoxyCodeLine{00804\ \ \ cmuHfxoCoreDegen\_50\ \ \ =\ \_HFXO\_XTALCTRL\_COREDGENANA\_DGEN50,\ \ }
\DoxyCodeLine{00805\ \ \ cmuHfxoCoreDegen\_100\ \ =\ \_HFXO\_XTALCTRL\_COREDGENANA\_DGEN100,\ }
\DoxyCodeLine{00806\ \};}
\DoxyCodeLine{00807\ }
\DoxyCodeLine{00809\ SL\_ENUM\_GENERIC(CMU\_HfxoCtuneFixCap\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{00810\ \ \ cmuHfxoCtuneFixCap\_None\ =\ \_HFXO\_XTALCTRL\_CTUNEFIXANA\_NONE,\ \ }
\DoxyCodeLine{00811\ \ \ cmuHfxoCtuneFixCap\_Xi\ \ \ =\ \_HFXO\_XTALCTRL\_CTUNEFIXANA\_XI,\ \ \ \ }
\DoxyCodeLine{00812\ \ \ cmuHfxoCtuneFixCap\_Xo\ \ \ =\ \_HFXO\_XTALCTRL\_CTUNEFIXANA\_XO,\ \ \ \ }
\DoxyCodeLine{00813\ \ \ cmuHfxoCtuneFixCap\_Both\ =\ \_HFXO\_XTALCTRL\_CTUNEFIXANA\_BOTH,\ \ }
\DoxyCodeLine{00814\ \};}
\DoxyCodeLine{00815\ }
\DoxyCodeLine{00817\ SL\_ENUM(CMU\_Precision\_TypeDef)\ \{}
\DoxyCodeLine{00818\ \ \ cmuPrecisionDefault,\ }
\DoxyCodeLine{00819\ \ \ cmuPrecisionHigh,\ \ \ \ }
\DoxyCodeLine{00820\ \};}
\DoxyCodeLine{00821\ }
\DoxyCodeLine{00822\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{00823\ \textcolor{comment}{\ *******************************\ \ \ STRUCTS\ \ \ ***********************************}}
\DoxyCodeLine{00824\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{00825\ }
\DoxyCodeLine{00829\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00830\ \ \ uint8\_t\ \ \ gain;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00831\ \ \ uint8\_t\ \ \ capTune;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00832\ \ \ CMU\_LfxoStartupDelay\_TypeDef\ timeout;\ }
\DoxyCodeLine{00833\ \ \ CMU\_LfxoOscMode\_TypeDef\ mode;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00834\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ highAmplitudeEn;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00835\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ agcEn;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00836\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ failDetEM4WUEn;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00837\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ failDetEn;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00838\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ disOnDemand;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00839\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ forceEn;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00840\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ regLock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00841\ \}\ CMU\_LFXOInit\_TypeDef;}
\DoxyCodeLine{00842\ }
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\#define\ CMU\_LFXOINIT\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\ \ \ \ 1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\ \ \ \ 38,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\ \ \ \ cmuLfxoStartupDelay\_4KCycles,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\ \ \ \ cmuLfxoOscMode\_Crystal,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ highAmplitudeEn\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ agcEn\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ failDetEM4WUEn\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ failDetEn\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ DisOndemand\ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ForceEn\ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Lock\ registers\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00858\ }
\DoxyCodeLine{00860\ \textcolor{preprocessor}{\#define\ CMU\_LFXOINIT\_EXTERNAL\_CLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00861\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00862\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00863\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00864\ \textcolor{preprocessor}{\ \ \ \ cmuLfxoStartupDelay\_2Cycles,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\ \ \ \ cmuLfxoOscMode\_External,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ highAmplitudeEn\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ agcEn\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ failDetEM4WUEn\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ failDetEn\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ DisOndemand\ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00871\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ForceEn\ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00872\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Lock\ registers\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00873\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00874\ }
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\#define\ CMU\_LFXOINIT\_EXTERNAL\_SINE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\ \ \ \ cmuLfxoStartupDelay\_2Cycles,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\ \ \ \ cmuLfxoOscMode\_AcCoupledSine,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ highAmplitudeEn\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ agcEn\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00884\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ failDetEM4WUEn\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ failDetEn\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ DisOndemand\ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ForceEn\ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Lock\ registers\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00890\ }
\DoxyCodeLine{00894\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00895\ \ \ CMU\_HfxoCbLsbTimeout\_TypeDef\ \ \ \ \ \ \ \ timeoutCbLsb;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00896\ \ \ CMU\_HfxoSteadyStateTimeout\_TypeDef\ \ timeoutSteadyFirstLock;\ \ }
\DoxyCodeLine{00897\ \ \ CMU\_HfxoSteadyStateTimeout\_TypeDef\ \ timeoutSteady;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00898\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ctuneXoStartup;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00899\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ctuneXiStartup;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00900\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ coreBiasStartup;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00901\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ imCoreBiasStartup;\ \ \ \ \ \ \ }
\DoxyCodeLine{00902\ \ \ CMU\_HfxoCoreDegen\_TypeDef\ \ \ \ \ \ \ \ \ \ \ coreDegenAna;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00903\ \ \ CMU\_HfxoCtuneFixCap\_TypeDef\ \ \ \ \ \ \ \ \ ctuneFixAna;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00904\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ctuneXoAna;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00905\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ctuneXiAna;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00906\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ coreBiasAna;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00907\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ enXiDcBiasAna;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00908\ \ \ CMU\_HfxoOscMode\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00909\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ forceXo2GndAna;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00910\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ forceXi2GndAna;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00911\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ disOnDemand;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00912\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ forceEn;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#if\ defined(HFXO\_CTRL\_EM23ONDEMAND)}}
\DoxyCodeLine{00914\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ em23OnDemand;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00916\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ regLock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00917\ \}\ CMU\_HFXOInit\_TypeDef;}
\DoxyCodeLine{00918\ }
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\#if\ defined(HFXO\_CTRL\_EM23ONDEMAND)}}
\DoxyCodeLine{00920\ }
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#if\ defined(\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\_3)\ \(\backslash\)}}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\ \ ||\ defined(\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\_8)}}
\DoxyCodeLine{00923\ \textcolor{comment}{//\ See\ [PM-\/2871]\ for\ details.}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_CTUNEFIXANA\_DEFAULT\ cmuHfxoCtuneFixCap\_Xo}}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\#elif\ (defined(\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\_4)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\ \ ||\ defined(\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\_6))\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\ \ \&\&\ defined(\_SILICON\_LABS\_EFR32\_2G4HZ\_HP\_PA\_PRESENT)\ \(\backslash\)}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\ \ \&\&\ (\_SILICON\_LABS\_EFR32\_2G4HZ\_HP\_PA\_MAX\_OUTPUT\_DBM\ ==\ 20)}}
\DoxyCodeLine{00930\ \textcolor{comment}{//\ See\ [PM-\/5131]\ for\ details.}}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_CTUNEFIXANA\_DEFAULT\ cmuHfxoCtuneFixCap\_Xo}}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#elif\ defined(\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\_5)}}
\DoxyCodeLine{00937\ \textcolor{comment}{//\ See\ [PM-\/5638]\ for\ details.}}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_CTUNEFIXANA\_DEFAULT\ cmuHfxoCtuneFixCap\_Xo}}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_CTUNEFIXANA\_DEFAULT\ cmuHfxoCtuneFixCap\_Both}}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00948\ }
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCbLsbTimeout\_416us,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoSteadyStateTimeout\_833us,\ \ }\textcolor{comment}{/*\ First\ lock\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoSteadyStateTimeout\_83us,\ \ \ }\textcolor{comment}{/*\ Subsequent\ locks\ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXoStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXiStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\ \ \ \ 32U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ coreBiasStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00958\ \textcolor{preprocessor}{\ \ \ \ 32U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ imCoreBiasStartup\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCoreDegen\_None,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\ \ \ \ CMU\_HFXOINIT\_CTUNEFIXANA\_DEFAULT,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\ \ \ \ \_HFXO\_XTALCTRL\_CTUNEXOANA\_DEFAULT,\ }\textcolor{comment}{/*\ ctuneXoAna\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\ \ \ \ \_HFXO\_XTALCTRL\_CTUNEXIANA\_DEFAULT,\ }\textcolor{comment}{/*\ ctuneXiAna\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\ \ \ \ 60U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ coreBiasAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ enXiDcBiasAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoOscMode\_Crystal,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00966\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ forceXo2GndAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ forceXi2GndAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ DisOndemand\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ForceEn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ em23OnDemand\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Lock\ registers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00973\ }
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_EXTERNAL\_SINE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\ \ \ \ (CMU\_HfxoCbLsbTimeout\_TypeDef)0,\ \ \ \ \ \ \ }\textcolor{comment}{/*\ timeoutCbLsb\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\ \ \ \ (CMU\_HfxoSteadyStateTimeout\_TypeDef)0,\ }\textcolor{comment}{/*\ timeoutSteady,\ first\ lock\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\ \ \ \ (CMU\_HfxoSteadyStateTimeout\_TypeDef)0,\ }\textcolor{comment}{/*\ timeoutSteady,\ subseq.\ locks\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXoStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXiStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ coreBiasStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ imCoreBiasStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCoreDegen\_None,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCtuneFixCap\_None,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXoAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXiAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ coreBiasAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\ \ \ \ false,\ }\textcolor{comment}{/*\ enXiDcBiasAna,\ false=DC\ true=AC\ coupling\ of\ signal\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoOscMode\_ExternalSine,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ forceXo2GndAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ forceXi2GndAna\ (Never\ enable\ in\ sine\ mode)\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ DisOndemand\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ForceEn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ em23OnDemand\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Lock\ registers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00998\ }
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_EXTERNAL\_SINEPKDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\ \ \ \ (CMU\_HfxoCbLsbTimeout\_TypeDef)0,\ \ \ \ \ \ \ }\textcolor{comment}{/*\ timeoutCbLsb\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\ \ \ \ (CMU\_HfxoSteadyStateTimeout\_TypeDef)0,\ }\textcolor{comment}{/*\ timeoutSteady,\ first\ lock\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\ \ \ \ (CMU\_HfxoSteadyStateTimeout\_TypeDef)0,\ }\textcolor{comment}{/*\ timeoutSteady,\ subseq.\ locks\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXoStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXiStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ coreBiasStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ imCoreBiasStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCoreDegen\_None,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCtuneFixCap\_None,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXoAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXiAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ coreBiasAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\ \ \ \ false,\ }\textcolor{comment}{/*\ enXiDcBiasAna,\ false=DC\ true=AC\ coupling\ of\ signal\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoOscMode\_ExternalSinePkDet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ forceXo2GndAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ forceXi2GndAna\ (Never\ enable\ in\ sine\ mode)\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ DisOndemand\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ForceEn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ em23OnDemand\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Lock\ registers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCbLsbTimeout\_416us,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoSteadyStateTimeout\_833us,\ \ }\textcolor{comment}{/*\ First\ lock\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoSteadyStateTimeout\_83us,\ \ \ }\textcolor{comment}{/*\ Subsequent\ locks\ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXoStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXiStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\ \ \ \ 32U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ coreBiasStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\ \ \ \ 32U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ imCoreBiasStartup\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCoreDegen\_None,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCtuneFixCap\_Both,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\ \ \ \ \_HFXO\_XTALCTRL\_CTUNEXOANA\_DEFAULT,\ }\textcolor{comment}{/*\ ctuneXoAna\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\ \ \ \ \_HFXO\_XTALCTRL\_CTUNEXIANA\_DEFAULT,\ }\textcolor{comment}{/*\ ctuneXiAna\ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\ \ \ \ 60U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ coreBiasAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ enXiDcBiasAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoOscMode\_Crystal,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ forceXo2GndAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ forceXi2GndAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ DisOndemand\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01044\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ForceEn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Lock\ registers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01047\ }
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_EXTERNAL\_SINE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\ \ \ \ (CMU\_HfxoCbLsbTimeout\_TypeDef)0,\ \ \ \ \ \ \ }\textcolor{comment}{/*\ timeoutCbLsb\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\ \ \ \ (CMU\_HfxoSteadyStateTimeout\_TypeDef)0,\ }\textcolor{comment}{/*\ timeoutSteady,\ first\ lock\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\ \ \ \ (CMU\_HfxoSteadyStateTimeout\_TypeDef)0,\ }\textcolor{comment}{/*\ timeoutSteady,\ subseq.\ locks\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXoStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXiStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ coreBiasStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ imCoreBiasStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01058\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCoreDegen\_None,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCtuneFixCap\_None,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXoAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXiAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ coreBiasAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\ \ \ \ false,\ }\textcolor{comment}{/*\ enXiDcBiasAna,\ false=DC\ true=AC\ coupling\ of\ signal\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoOscMode\_ExternalSine,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ forceXo2GndAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ forceXi2GndAna\ (Never\ enable\ in\ sine\ mode)\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ DisOndemand\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01068\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ForceEn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01069\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Lock\ registers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01070\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01071\ }
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_EXTERNAL\_SINEPKDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\ \ \ \ (CMU\_HfxoCbLsbTimeout\_TypeDef)0,\ \ \ \ \ \ \ }\textcolor{comment}{/*\ timeoutCbLsb\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\ \ \ \ (CMU\_HfxoSteadyStateTimeout\_TypeDef)0,\ }\textcolor{comment}{/*\ timeoutSteady,\ first\ lock\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\ \ \ \ (CMU\_HfxoSteadyStateTimeout\_TypeDef)0,\ }\textcolor{comment}{/*\ timeoutSteady,\ subseq.\ locks\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXoStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXiStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ coreBiasStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ imCoreBiasStartup\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCoreDegen\_None,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoCtuneFixCap\_None,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXoAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ctuneXiAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\ \ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ coreBiasAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\ \ \ \ false,\ }\textcolor{comment}{/*\ enXiDcBiasAna,\ false=DC\ true=AC\ coupling\ of\ signal\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\ \ \ \ cmuHfxoOscMode\_ExternalSinePkDet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ forceXo2GndAna\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ forceXi2GndAna\ (Never\ enable\ in\ sine\ mode)\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01091\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ DisOndemand\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ForceEn\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Lock\ registers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01095\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01096\ }
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#if\ defined(\_HFXO\_BUFOUTCTRL\_MASK)}}
\DoxyCodeLine{01098\ }
\DoxyCodeLine{01100\ SL\_ENUM\_GENERIC(CMU\_BufoutTimeoutStartup\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{01101\ \ \ startupTimeout42Us\ \ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T42US,\ \ }
\DoxyCodeLine{01102\ \ \ startupTimeout83Us\ \ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T83US,\ \ }
\DoxyCodeLine{01103\ \ \ startupTimeout108Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T108US,\ }
\DoxyCodeLine{01104\ \ \ startupTimeout133Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T133US,\ }
\DoxyCodeLine{01105\ \ \ startupTimeout158Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T158US,\ }
\DoxyCodeLine{01106\ \ \ startupTimeout183Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T183US,\ }
\DoxyCodeLine{01107\ \ \ startupTimeout208Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T208US,\ }
\DoxyCodeLine{01108\ \ \ startupTimeout233Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T233US,\ }
\DoxyCodeLine{01109\ \ \ startupTimeout258Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T258US,\ }
\DoxyCodeLine{01110\ \ \ startupTimeout283Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T283US,\ }
\DoxyCodeLine{01111\ \ \ startupTimeout333Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T333US,\ }
\DoxyCodeLine{01112\ \ \ startupTimeout375Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T375US,\ }
\DoxyCodeLine{01113\ \ \ startupTimeout417Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T417US,\ }
\DoxyCodeLine{01114\ \ \ startupTimeout458Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T458US,\ }
\DoxyCodeLine{01115\ \ \ startupTimeout500Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T500US,\ }
\DoxyCodeLine{01116\ \ \ startupTimeout667Us\ =\ \_HFXO\_BUFOUTCTRL\_TIMEOUTSTARTUP\_T667US,\ }
\DoxyCodeLine{01117\ \};}
\DoxyCodeLine{01118\ }
\DoxyCodeLine{01120\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{01121\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ minimalStartupDelay;\ \ }
\DoxyCodeLine{01122\ \ \ CMU\_BufoutTimeoutStartup\_TypeDef\ \ \ \ timeoutStartup;\ \ \ \ \ \ \ }
\DoxyCodeLine{01123\ \}\ CMU\_BUFOUTLeaderInit\_TypeDef;}
\DoxyCodeLine{01124\ }
\DoxyCodeLine{01126\ \textcolor{preprocessor}{\#define\ CMU\_HFXO\_CRYSTAL\_INIT\_LEADER\_DEFAULT\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01127\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ minimalStartupDelay\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01129\ \textcolor{preprocessor}{\ \ \ \ startupTimeout208Us,\ \ }\textcolor{comment}{/*\ timeoutStartup\ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01130\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01131\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01132\ }
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\#if\ defined(\_HFXO\_CTRL\_PRSSTATUSSEL0\_MASK)}}
\DoxyCodeLine{01135\ SL\_ENUM(CMU\_PRS\_Status\_Output\_Select\_TypeDef)\ \{}
\DoxyCodeLine{01136\ \ \ PRS\_Status\_select\_0,\ \ }
\DoxyCodeLine{01137\ \ \ PRS\_Status\_select\_1\ \ \ }
\DoxyCodeLine{01138\ \};}
\DoxyCodeLine{01139\ }
\DoxyCodeLine{01141\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{01142\ \ \ CMU\_PRS\_Status\_Output\_Select\_TypeDef\ prsStatusSelectOutput;\ }
\DoxyCodeLine{01143\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ em23OnDemand;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01144\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ regLock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01145\ \}\ CMU\_CrystalSharingFollowerInit\_TypeDef;}
\DoxyCodeLine{01146\ }
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\#define\ CMU\_HFXO\_CRYSTAL\_INIT\_Follower\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\ \ \ \ PRS\_Status\_select\_0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ prsStatusSelectOutput\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ em23OnDemand\ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ regLock\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01155\ }
\DoxyCodeLine{01158\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{01159\ \ \ uint32\_t\ \ frequency;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01160\ \ \ uint16\_t\ \ n;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01161\ \ \ uint16\_t\ \ m;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01162\ \ \ CMU\_Select\_TypeDef\ \ \ \ \ \ \ \ refClk;\ \ \ \ \ }
\DoxyCodeLine{01163\ \ \ CMU\_DPLLEdgeSel\_TypeDef\ \ \ edgeSel;\ \ \ \ }
\DoxyCodeLine{01164\ \ \ CMU\_DPLLLockMode\_TypeDef\ \ lockMode;\ \ \ }
\DoxyCodeLine{01165\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ autoRecover;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01166\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ ditherEn;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01167\ \}\ CMU\_DPLLInit\_TypeDef;}
\DoxyCodeLine{01168\ }
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\#define\ CMU\_DPLL\_LFXO\_TO\_40MHZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\ \ \ \ 39998805,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Target\ frequency.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\ \ \ \ 3661,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Factor\ N.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\ \ \ \ 2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Factor\ M.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\ \ \ \ cmuSelect\_LFXO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ LFXO\ as\ reference\ clock.\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\ \ \ \ cmuDPLLEdgeSel\_Fall,\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ falling\ edge\ of\ ref\ clock.\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\ \ \ \ cmuDPLLLockMode\_Freq,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ frequency\ lock\ mode.\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ automatic\ lock\ recovery.\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01182\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Don't\ enable\ dither\ function.\ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01184\ }
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#define\ CMU\_DPLL\_HFXO\_TO\_76\_8MHZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\ \ \ \ 76800000,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Target\ frequency.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\ \ \ \ 3839,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Factor\ N.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\ \ \ \ 1919,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Factor\ M.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\ \ \ \ cmuSelect\_HFXO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ HFXO\ as\ reference\ clock.\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\ \ \ \ cmuDPLLEdgeSel\_Fall,\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ falling\ edge\ of\ ref\ clock.\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01196\ \textcolor{preprocessor}{\ \ \ \ cmuDPLLLockMode\_Freq,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ frequency\ lock\ mode.\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ automatic\ lock\ recovery.\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Don't\ enable\ dither\ function.\ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01200\ }
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\#define\ CMU\_DPLL\_HFXO\_TO\_80MHZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01206\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01207\ \textcolor{preprocessor}{\ \ \ \ 80000000,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Target\ frequency.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01208\ \textcolor{preprocessor}{\ \ \ \ (4000\ -\/\ 1),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Factor\ N.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\ \ \ \ (1920\ -\/\ 1),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Factor\ M.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01210\ \textcolor{preprocessor}{\ \ \ \ cmuSelect\_HFXO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ HFXO\ as\ reference\ clock.\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\ \ \ \ cmuDPLLEdgeSel\_Fall,\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ falling\ edge\ of\ ref\ clock.\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01212\ \textcolor{preprocessor}{\ \ \ \ cmuDPLLLockMode\_Freq,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ frequency\ lock\ mode.\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ automatic\ lock\ recovery.\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01214\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Don't\ enable\ dither\ function.\ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01216\ }
\DoxyCodeLine{01222\ \textcolor{preprocessor}{\#define\ CMU\_DPLLINIT\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01224\ \textcolor{preprocessor}{\ \ \ \ 80000000,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Target\ frequency.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\ \ \ \ (4000\ -\/\ 1),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Factor\ N.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\ \ \ \ (1920\ -\/\ 1),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Factor\ M.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\ \ \ \ cmuSelect\_HFXO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ HFXO\ as\ reference\ clock.\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\ \ \ \ cmuDPLLEdgeSel\_Fall,\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ falling\ edge\ of\ ref\ clock.\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\ \ \ \ cmuDPLLLockMode\_Freq,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ frequency\ lock\ mode.\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ automatic\ lock\ recovery.\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01231\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Don't\ enable\ dither\ function.\ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01232\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01233\ }
\DoxyCodeLine{01234\ \textcolor{preprocessor}{\#if\ defined(USBPLL\_PRESENT)}}
\DoxyCodeLine{01236\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{01237\ \ \ CMU\_HFXORefFreq\_TypeDef\ hfxoRefFreq;\ \ \ \ }
\DoxyCodeLine{01238\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ shuntRegEn;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01239\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ disOnDemand;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01240\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ forceEn;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01241\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ regLock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01242\ \}\ CMU\_USBPLL\_Init\_TypeDef;}
\DoxyCodeLine{01243\ }
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\#define\ CMU\_USBPLL\_REFFREQ\_38MHZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01250\ \textcolor{preprocessor}{\ \ \ \ cmuHFXORefFreq\_38M0Hz,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Reference\ frequency.\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ shunt\ regulator.\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01252\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ PLL\ always\ on.\ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01253\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Force\ enable.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01254\ \textcolor{preprocessor}{\ \ \ \ true\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ register\ lock.\ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01256\ }
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\#define\ CMU\_USBPLL\_REFFREQ\_38\_4MHZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\ \ \ \ cmuHFXORefFreq\_38M4Hz,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Reference\ frequency.\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ shunt\ regulator.\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ PLL\ always\ on.\ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Force\ enable.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\ \ \ \ true\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ register\ lock.\ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01269\ }
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#define\ CMU\_USBPLL\_REFFREQ\_39MHZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\ \ \ \ cmuHFXORefFreq\_39M0Hz,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Reference\ frequency.\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ shunt\ regulator.\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ PLL\ always\ on.\ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Force\ enable.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\ \ \ \ true\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ register\ lock.\ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01282\ }
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\#define\ CMU\_USBPLL\_REFFREQ\_40MHZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01288\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\ \ \ \ cmuHFXORefFreq\_40M0Hz,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Reference\ frequency.\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01290\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ shunt\ regulator.\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01291\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ PLL\ always\ on.\ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01292\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Force\ enable.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\ \ \ \ true\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ register\ lock.\ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01294\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01295\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01296\ }
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#if\ defined(RFFPLL\_PRESENT)}}
\DoxyCodeLine{01307\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{01308\ \ \ uint32\_t\ \ \ \ \ \ frequency;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01309\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ disOnDemand;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01310\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ forceEn;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01311\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ regLock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01312\ \ \ uint8\_t\ \ \ \ \ \ \ dividerY;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01313\ \ \ uint8\_t\ \ \ \ \ \ \ dividerX;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01314\ \ \ uint8\_t\ \ \ \ \ \ \ dividerN;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01315\ \}\ CMU\_RFFPLL\_Init\_TypeDef;}
\DoxyCodeLine{01316\ }
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ CMU\_RFFPLL\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\ \ \ \ 100000000UL,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Host\ target\ frequency.\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ on-\/demand\ requests.\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Force\ enable.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ register\ lock.\ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\ \ \ \ \_RFFPLL\_RFFPLLCTRL1\_DIVY\_DEFAULT,\ \ }\textcolor{comment}{/*\ Divider\ Y\ for\ digital.\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\ \ \ \ \_RFFPLL\_RFFPLLCTRL1\_DIVX\_DEFAULT,\ \ }\textcolor{comment}{/*\ Divider\ X\ for\ Radio.\ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\ \ \ \ \_RFFPLL\_RFFPLLCTRL1\_DIVN\_DEFAULT\ \ \ }\textcolor{comment}{/*\ Feedback\ divider\ N.\ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01328\ }
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\#define\ CMU\_RFFPLL\_97\_5\_MHZ\_REF\_FREQ\_39\_MHZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\ \ \ \ 97500000UL,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Host\ target\ frequency.\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01333\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ on-\/demand\ requests.\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Force\ enable.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ register\ lock.\ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\ \ \ \ 20U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Divider\ Y\ for\ digital.\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\ \ \ \ 6U,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Divider\ X\ for\ Radio.\ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\ \ \ \ 100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Feedback\ divider\ N.\ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01341\ }
\DoxyCodeLine{01342\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{01343\ \textcolor{comment}{\ *****************************\ \ \ PROTOTYPES\ \ \ **********************************}}
\DoxyCodeLine{01344\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{01345\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_Calibrate(uint32\_t\ cycles,}
\DoxyCodeLine{01346\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_Select\_TypeDef\ reference);}
\DoxyCodeLine{01347\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_CalibrateConfig(uint32\_t\ downCycles,}
\DoxyCodeLine{01348\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_Select\_TypeDef\ downSel,}
\DoxyCodeLine{01349\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_Select\_TypeDef\ upSel);}
\DoxyCodeLine{01350\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_CalibrateCountGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01351\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClkOutPinConfig(uint32\_t\ \ \ \ \ \ \ \ \ \ \ clkno,}
\DoxyCodeLine{01352\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_Select\_TypeDef\ sel,}
\DoxyCodeLine{01353\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClkDiv\_TypeDef\ clkdiv,}
\DoxyCodeLine{01354\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_Port\_TypeDef\ \ port,}
\DoxyCodeLine{01355\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ pin);}
\DoxyCodeLine{01356\ CMU\_ClkDiv\_TypeDef\ \ \ \ \ \ \ \ \ CMU\_ClockDivGet(CMU\_Clock\_TypeDef\ clock);}
\DoxyCodeLine{01357\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClockDivSet(CMU\_Clock\_TypeDef\ clock,}
\DoxyCodeLine{01358\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClkDiv\_TypeDef\ div);}
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\#if\ (\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\ >\ 1)}}
\DoxyCodeLine{01360\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClockEnable(CMU\_Clock\_TypeDef\ clock,\ \textcolor{keywordtype}{bool}\ enable);}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01362\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClockFreqGet(CMU\_Clock\_TypeDef\ clock);}
\DoxyCodeLine{01363\ CMU\_Select\_TypeDef\ \ \ \ \ \ \ \ \ CMU\_ClockSelectGet(CMU\_Clock\_TypeDef\ clock);}
\DoxyCodeLine{01364\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClockSelectSet(CMU\_Clock\_TypeDef\ clock,}
\DoxyCodeLine{01365\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_Select\_TypeDef\ ref);}
\DoxyCodeLine{01366\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_LF\_ClockPrecisionGet(CMU\_Clock\_TypeDef\ clock);}
\DoxyCodeLine{01367\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HF\_ClockPrecisionGet(CMU\_Clock\_TypeDef\ clock);}
\DoxyCodeLine{01368\ CMU\_HFRCODPLLFreq\_TypeDef\ \ CMU\_HFRCODPLLBandGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01369\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFRCODPLLBandSet(CMU\_HFRCODPLLFreq\_TypeDef\ freq);}
\DoxyCodeLine{01370\ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_DPLLLock(\textcolor{keyword}{const}\ CMU\_DPLLInit\_TypeDef\ *init);}
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\#if\ defined(USBPLL\_PRESENT)}}
\DoxyCodeLine{01372\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_USBPLLInit(\textcolor{keyword}{const}\ CMU\_USBPLL\_Init\_TypeDef\ *pllInit);}
\DoxyCodeLine{01373\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ CMU\_WaitUSBPLLLock(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01375\ \textcolor{preprocessor}{\#if\ defined(RFFPLL\_PRESENT)}}
\DoxyCodeLine{01376\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_RFFPLLInit(\textcolor{keyword}{const}\ CMU\_RFFPLL\_Init\_TypeDef\ *pllInit);}
\DoxyCodeLine{01377\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ CMU\_WaitRFFPLLLock(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01379\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOInit(\textcolor{keyword}{const}\ CMU\_HFXOInit\_TypeDef\ *hfxoInit);}
\DoxyCodeLine{01380\ \textcolor{preprocessor}{\#if\ defined(HFXO0\_BUFOUT)}}
\DoxyCodeLine{01381\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOStartCrystalSharingLeader(\textcolor{keyword}{const}\ CMU\_BUFOUTLeaderInit\_TypeDef\ *bufoutInit,}
\DoxyCodeLine{01382\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_Port\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ port,}
\DoxyCodeLine{01383\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pin);}
\DoxyCodeLine{01384\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#if\ defined(\_HFXO\_CTRL\_PRSSTATUSSEL0\_MASK)}}
\DoxyCodeLine{01386\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOCrystalSharingFollowerInit(CMU\_PRS\_Status\_Output\_Select\_TypeDef\ \ prsStatusSelectOutput,}
\DoxyCodeLine{01387\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ prsAsyncCh,}
\DoxyCodeLine{01388\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_Port\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ port,}
\DoxyCodeLine{01389\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pin);}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01391\ sl\_status\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOCTuneSet(uint32\_t\ ctune);}
\DoxyCodeLine{01392\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOCTuneGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01393\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOCTuneDeltaSet(int32\_t\ delta);}
\DoxyCodeLine{01394\ int32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOCTuneDeltaGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01395\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOCoreBiasCurrentCalibrate(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01396\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_LFXOInit(\textcolor{keyword}{const}\ CMU\_LFXOInit\_TypeDef\ *lfxoInit);}
\DoxyCodeLine{01397\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_LFXOPrecisionSet(uint16\_t\ precision);}
\DoxyCodeLine{01398\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_LFXOPrecisionGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01399\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOPrecisionSet(uint16\_t\ precision);}
\DoxyCodeLine{01400\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOPrecisionGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\#if\ defined(PLFRCO\_PRESENT)}}
\DoxyCodeLine{01402\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_LFRCOSetPrecision(CMU\_Precision\_TypeDef\ precision);}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01404\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_OscillatorTuningGet(CMU\_Osc\_TypeDef\ osc);}
\DoxyCodeLine{01405\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_OscillatorTuningSet(CMU\_Osc\_TypeDef\ osc,}
\DoxyCodeLine{01406\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ val);}
\DoxyCodeLine{01407\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_UpdateWaitStates(uint32\_t\ freq,\ \textcolor{keywordtype}{int}\ vscale);}
\DoxyCodeLine{01408\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_PCNTClockExternalSet(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ instance,\ \textcolor{keywordtype}{bool}\ external);}
\DoxyCodeLine{01409\ }
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#if\ defined(HFRCOEM23\_PRESENT)}}
\DoxyCodeLine{01411\ CMU\_HFRCOEM23Freq\_TypeDef\ \ CMU\_HFRCOEM23BandGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01412\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFRCOEM23BandSet(CMU\_HFRCOEM23Freq\_TypeDef\ freq);}
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01414\ }
\DoxyCodeLine{01415\ \textcolor{preprocessor}{\#if\ defined(\_SILICON\_LABS\_32B\_SERIES\_2\_CONFIG\_1)}}
\DoxyCodeLine{01416\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01430\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_ClockEnable(CMU\_Clock\_TypeDef\ clock,\ \textcolor{keywordtype}{bool}\ enable)}
\DoxyCodeLine{01431\ \{}
\DoxyCodeLine{01432\ \ \ (void)clock;}
\DoxyCodeLine{01433\ \ \ (void)enable;}
\DoxyCodeLine{01434\ \}}
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01436\ }
\DoxyCodeLine{01437\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01444\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_CalibrateCont(\textcolor{keywordtype}{bool}\ enable)}
\DoxyCodeLine{01445\ \{}
\DoxyCodeLine{01446\ \ \ \mbox{\hyperlink{group__bus_gaf8574f14855448ecae32c5a9dd0c7164}{BUS\_RegBitWrite}}(\&\mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>CALCTRL,\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac0bc4666b9878768e7763a7cf1d084fd}{\_CMU\_CALCTRL\_CONT\_SHIFT}},\ (uint32\_t)enable);}
\DoxyCodeLine{01447\ \}}
\DoxyCodeLine{01448\ }
\DoxyCodeLine{01449\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01456\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_CalibrateStart(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01457\ \{}
\DoxyCodeLine{01458\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>CALCMD\ =\ CMU\_CALCMD\_CALSTART;}
\DoxyCodeLine{01459\ \}}
\DoxyCodeLine{01460\ }
\DoxyCodeLine{01461\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01465\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_CalibrateStop(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01466\ \{}
\DoxyCodeLine{01467\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>CALCMD\ =\ CMU\_CALCMD\_CALSTOP;}
\DoxyCodeLine{01468\ \}}
\DoxyCodeLine{01469\ }
\DoxyCodeLine{01470\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01476\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_DPLLUnlock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01477\ \{}
\DoxyCodeLine{01478\ \ \ DPLL0-\/>EN\_CLR\ =\ DPLL\_EN\_EN;}
\DoxyCodeLine{01479\ \textcolor{preprocessor}{\#if\ defined(DPLL\_EN\_DISABLING)}}
\DoxyCodeLine{01480\ \ \ \textcolor{keywordflow}{while}\ ((DPLL0-\/>EN\ \&\ DPLL\_EN\_DISABLING)\ !=\ 0U)\ \{}
\DoxyCodeLine{01481\ \ \ \}}
\DoxyCodeLine{01482\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01483\ \}}
\DoxyCodeLine{01484\ }
\DoxyCodeLine{01485\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01492\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_IntClear(uint32\_t\ flags)}
\DoxyCodeLine{01493\ \{}
\DoxyCodeLine{01494\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IF\_CLR\ =\ flags;}
\DoxyCodeLine{01495\ \}}
\DoxyCodeLine{01496\ }
\DoxyCodeLine{01497\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01504\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_IntDisable(uint32\_t\ flags)}
\DoxyCodeLine{01505\ \{}
\DoxyCodeLine{01506\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IEN\_CLR\ =\ flags;}
\DoxyCodeLine{01507\ \}}
\DoxyCodeLine{01508\ }
\DoxyCodeLine{01509\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01521\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_IntEnable(uint32\_t\ flags)}
\DoxyCodeLine{01522\ \{}
\DoxyCodeLine{01523\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IEN\_SET\ =\ flags;}
\DoxyCodeLine{01524\ \}}
\DoxyCodeLine{01525\ }
\DoxyCodeLine{01526\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01533\ \_\_STATIC\_INLINE\ uint32\_t\ CMU\_IntGet(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01534\ \{}
\DoxyCodeLine{01535\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IF;}
\DoxyCodeLine{01536\ \}}
\DoxyCodeLine{01537\ }
\DoxyCodeLine{01538\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01554\ \_\_STATIC\_INLINE\ uint32\_t\ CMU\_IntGetEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01555\ \{}
\DoxyCodeLine{01556\ \ \ uint32\_t\ ien;}
\DoxyCodeLine{01557\ }
\DoxyCodeLine{01558\ \ \ ien\ =\ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IEN;}
\DoxyCodeLine{01559\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IF\ \&\ ien;}
\DoxyCodeLine{01560\ \}}
\DoxyCodeLine{01561\ }
\DoxyCodeLine{01562\ \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{01569\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_IntSet(uint32\_t\ flags)}
\DoxyCodeLine{01570\ \{}
\DoxyCodeLine{01571\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IF\_SET\ =\ flags;}
\DoxyCodeLine{01572\ \}}
\DoxyCodeLine{01573\ }
\DoxyCodeLine{01574\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01587\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_Lock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01588\ \{}
\DoxyCodeLine{01589\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>LOCK\ =\ \string~CMU\_LOCK\_LOCKKEY\_UNLOCK;}
\DoxyCodeLine{01590\ \}}
\DoxyCodeLine{01591\ }
\DoxyCodeLine{01592\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01612\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_OscillatorEnable(CMU\_Osc\_TypeDef\ osc,}
\DoxyCodeLine{01613\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ enable,}
\DoxyCodeLine{01614\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ wait)}
\DoxyCodeLine{01615\ \{}
\DoxyCodeLine{01616\ \ \ (void)osc;}
\DoxyCodeLine{01617\ \ \ (void)enable;}
\DoxyCodeLine{01618\ \ \ (void)wait;}
\DoxyCodeLine{01619\ \}}
\DoxyCodeLine{01620\ }
\DoxyCodeLine{01621\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01625\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_Unlock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01626\ \{}
\DoxyCodeLine{01627\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>LOCK\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b37d8e757fb13756d7f7c1770427ea1}{CMU\_LOCK\_LOCKKEY\_UNLOCK}};}
\DoxyCodeLine{01628\ \}}
\DoxyCodeLine{01629\ }
\DoxyCodeLine{01630\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01639\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_WdogLock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01640\ \{}
\DoxyCodeLine{01641\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>WDOGLOCK\ =\ \string~CMU\_WDOGLOCK\_LOCKKEY\_UNLOCK;}
\DoxyCodeLine{01642\ \}}
\DoxyCodeLine{01643\ }
\DoxyCodeLine{01644\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01648\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_WdogUnlock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01649\ \{}
\DoxyCodeLine{01650\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>WDOGLOCK\ =\ CMU\_WDOGLOCK\_LOCKKEY\_UNLOCK;}
\DoxyCodeLine{01651\ \}}
\DoxyCodeLine{01652\ }
\DoxyCodeLine{01653\ \textcolor{preprocessor}{\#if\ defined(USBPLL\_PRESENT)}}
\DoxyCodeLine{01654\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01658\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_WaitUSBPLLLock()}
\DoxyCodeLine{01659\ \{}
\DoxyCodeLine{01660\ \ \ \textcolor{keywordflow}{while}\ ((USBPLL0-\/>STATUS\ \&\ (USBPLL\_STATUS\_PLLRDY\ |\ USBPLL\_STATUS\_PLLLOCK))}
\DoxyCodeLine{01661\ \ \ \ \ \ \ \ \ \ !=\ (USBPLL\_STATUS\_PLLRDY\ |\ USBPLL\_STATUS\_PLLLOCK))\ \{}
\DoxyCodeLine{01662\ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ USB\ PLL\ lock\ and\ ready\ */}}
\DoxyCodeLine{01663\ \ \ \}}
\DoxyCodeLine{01664\ \}}
\DoxyCodeLine{01665\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01666\ }
\DoxyCodeLine{01667\ \textcolor{preprocessor}{\#if\ defined(RFFPLL\_PRESENT)}}
\DoxyCodeLine{01668\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01672\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_WaitRFFPLLLock()}
\DoxyCodeLine{01673\ \{}
\DoxyCodeLine{01674\ \ \ \textcolor{keywordflow}{while}\ ((RFFPLL0-\/>STATUS\ \&\ (RFFPLL\_STATUS\_RFFPLLRADIORDY\ |\ RFFPLL\_STATUS\_RFFPLLSYSRDY))}
\DoxyCodeLine{01675\ \ \ \ \ \ \ \ \ \ !=\ (RFFPLL\_STATUS\_RFFPLLRADIORDY\ |\ RFFPLL\_STATUS\_RFFPLLSYSRDY))\ \{}
\DoxyCodeLine{01676\ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ RFF\ PLL\ lock\ and\ ready.\ */}}
\DoxyCodeLine{01677\ \ \ \}}
\DoxyCodeLine{01678\ \}}
\DoxyCodeLine{01679\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01680\ }
\DoxyCodeLine{01681\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{//\ defined(\_SILICON\_LABS\_32B\_SERIES\_2)}}
\DoxyCodeLine{01682\ }
\DoxyCodeLine{01685\ \textcolor{comment}{/*\ Select\ register\ IDs\ for\ internal\ use.\ */}}
\DoxyCodeLine{01686\ \textcolor{preprocessor}{\#define\ CMU\_NOSEL\_REG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{01687\ \textcolor{preprocessor}{\#define\ CMU\_HFCLKSEL\_REG\ \ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{01688\ \textcolor{preprocessor}{\#define\ CMU\_LFACLKSEL\_REG\ \ \ \ \ \ \ \ \ \ 2}}
\DoxyCodeLine{01689\ \textcolor{preprocessor}{\#define\ CMU\_LFBCLKSEL\_REG\ \ \ \ \ \ \ \ \ \ 3}}
\DoxyCodeLine{01690\ \textcolor{preprocessor}{\#define\ CMU\_LFCCLKSEL\_REG\ \ \ \ \ \ \ \ \ \ 4}}
\DoxyCodeLine{01691\ \textcolor{preprocessor}{\#define\ CMU\_LFECLKSEL\_REG\ \ \ \ \ \ \ \ \ \ 5}}
\DoxyCodeLine{01692\ \textcolor{preprocessor}{\#define\ CMU\_DBGCLKSEL\_REG\ \ \ \ \ \ \ \ \ \ 6}}
\DoxyCodeLine{01693\ \textcolor{preprocessor}{\#define\ CMU\_USBCCLKSEL\_REG\ \ \ \ \ \ \ \ \ 7}}
\DoxyCodeLine{01694\ \textcolor{preprocessor}{\#define\ CMU\_ADC0ASYNCSEL\_REG\ \ \ \ \ \ \ 8}}
\DoxyCodeLine{01695\ \textcolor{preprocessor}{\#define\ CMU\_ADC1ASYNCSEL\_REG\ \ \ \ \ \ \ 9}}
\DoxyCodeLine{01696\ \textcolor{preprocessor}{\#define\ CMU\_SDIOREFSEL\_REG\ \ \ \ \ \ \ \ 10}}
\DoxyCodeLine{01697\ \textcolor{preprocessor}{\#define\ CMU\_QSPI0REFSEL\_REG\ \ \ \ \ \ \ 11}}
\DoxyCodeLine{01698\ \textcolor{preprocessor}{\#define\ CMU\_USBRCLKSEL\_REG\ \ \ \ \ \ \ \ 12}}
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\#define\ CMU\_PDMREFSEL\_REG\ \ \ \ \ \ \ \ \ 13}}
\DoxyCodeLine{01700\ }
\DoxyCodeLine{01701\ \textcolor{preprocessor}{\#define\ CMU\_SEL\_REG\_POS\ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{01702\ \textcolor{preprocessor}{\#define\ CMU\_SEL\_REG\_MASK\ \ \ \ \ \ \ \ \ \ \ 0xfU}}
\DoxyCodeLine{01703\ }
\DoxyCodeLine{01704\ \textcolor{comment}{/*\ Divisor/prescaler\ register\ IDs\ for\ internal\ use.\ */}}
\DoxyCodeLine{01705\ \textcolor{preprocessor}{\#define\ CMU\_NODIV\_REG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{01706\ \textcolor{preprocessor}{\#define\ CMU\_NOPRESC\_REG\ \ \ \ \ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{01707\ \textcolor{preprocessor}{\#define\ CMU\_HFPRESC\_REG\ \ \ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{01708\ \textcolor{preprocessor}{\#define\ CMU\_HFCLKDIV\_REG\ \ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\#define\ CMU\_HFEXPPRESC\_REG\ \ \ \ \ \ \ \ \ 2}}
\DoxyCodeLine{01710\ \textcolor{preprocessor}{\#define\ CMU\_HFCLKLEPRESC\_REG\ \ \ \ \ \ \ 3}}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#define\ CMU\_HFPERPRESC\_REG\ \ \ \ \ \ \ \ \ 4}}
\DoxyCodeLine{01712\ \textcolor{preprocessor}{\#define\ CMU\_HFPERCLKDIV\_REG\ \ \ \ \ \ \ \ 4}}
\DoxyCodeLine{01713\ \textcolor{preprocessor}{\#define\ CMU\_HFPERPRESCB\_REG\ \ \ \ \ \ \ \ 5}}
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\#define\ CMU\_HFPERPRESCC\_REG\ \ \ \ \ \ \ \ 6}}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\#define\ CMU\_HFCOREPRESC\_REG\ \ \ \ \ \ \ \ 7}}
\DoxyCodeLine{01716\ \textcolor{preprocessor}{\#define\ CMU\_HFCORECLKDIV\_REG\ \ \ \ \ \ \ 7}}
\DoxyCodeLine{01717\ \textcolor{preprocessor}{\#define\ CMU\_LFAPRESC0\_REG\ \ \ \ \ \ \ \ \ \ 8}}
\DoxyCodeLine{01718\ \textcolor{preprocessor}{\#define\ CMU\_LFBPRESC0\_REG\ \ \ \ \ \ \ \ \ \ 9}}
\DoxyCodeLine{01719\ \textcolor{preprocessor}{\#define\ CMU\_LFEPRESC0\_REG\ \ \ \ \ \ \ \ \ 10}}
\DoxyCodeLine{01720\ \textcolor{preprocessor}{\#define\ CMU\_ADCASYNCDIV\_REG\ \ \ \ \ \ \ 11}}
\DoxyCodeLine{01721\ \textcolor{preprocessor}{\#define\ CMU\_HFBUSPRESC\_REG\ \ \ \ \ \ \ \ 12}}
\DoxyCodeLine{01722\ \textcolor{preprocessor}{\#define\ CMU\_HFCORECLKLEDIV\_REG\ \ \ \ 13}}
\DoxyCodeLine{01723\ }
\DoxyCodeLine{01724\ \textcolor{preprocessor}{\#define\ CMU\_PRESC\_REG\_POS\ \ \ \ \ \ \ \ \ \ 4U}}
\DoxyCodeLine{01725\ \textcolor{preprocessor}{\#define\ CMU\_DIV\_REG\_POS\ \ \ \ \ \ \ \ \ \ \ \ CMU\_PRESC\_REG\_POS}}
\DoxyCodeLine{01726\ \textcolor{preprocessor}{\#define\ CMU\_PRESC\_REG\_MASK\ \ \ \ \ \ \ \ \ 0xfU}}
\DoxyCodeLine{01727\ \textcolor{preprocessor}{\#define\ CMU\_DIV\_REG\_MASK\ \ \ \ \ \ \ \ \ \ \ CMU\_PRESC\_REG\_MASK}}
\DoxyCodeLine{01728\ }
\DoxyCodeLine{01729\ \textcolor{comment}{/*\ Enable\ register\ IDs\ for\ internal\ use.\ */}}
\DoxyCodeLine{01730\ \textcolor{preprocessor}{\#define\ CMU\_NO\_EN\_REG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{01731\ \textcolor{preprocessor}{\#define\ CMU\_CTRL\_EN\_REG\ \ \ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{01732\ \textcolor{preprocessor}{\#define\ CMU\_HFPERCLKDIV\_EN\_REG\ \ \ \ \ 1}}
\DoxyCodeLine{01733\ \textcolor{preprocessor}{\#define\ CMU\_HFPERCLKEN0\_EN\_REG\ \ \ \ \ 2}}
\DoxyCodeLine{01734\ \textcolor{preprocessor}{\#define\ CMU\_HFCORECLKEN0\_EN\_REG\ \ \ \ 3}}
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\#define\ CMU\_PDMREF\_EN\_REG\ \ \ \ \ \ \ \ \ \ 4}}
\DoxyCodeLine{01736\ \textcolor{preprocessor}{\#define\ CMU\_HFBUSCLKEN0\_EN\_REG\ \ \ \ \ 5}}
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\#define\ CMU\_LFACLKEN0\_EN\_REG\ \ \ \ \ \ \ 6}}
\DoxyCodeLine{01738\ \textcolor{preprocessor}{\#define\ CMU\_LFBCLKEN0\_EN\_REG\ \ \ \ \ \ \ 7}}
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\#define\ CMU\_LFCCLKEN0\_EN\_REG\ \ \ \ \ \ \ 8}}
\DoxyCodeLine{01740\ \textcolor{preprocessor}{\#define\ CMU\_LFECLKEN0\_EN\_REG\ \ \ \ \ \ \ 9}}
\DoxyCodeLine{01741\ \textcolor{preprocessor}{\#define\ CMU\_PCNT\_EN\_REG\ \ \ \ \ \ \ \ \ \ \ \ 10}}
\DoxyCodeLine{01742\ \textcolor{preprocessor}{\#define\ CMU\_SDIOREF\_EN\_REG\ \ \ \ \ \ \ \ \ 11}}
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\#define\ CMU\_QSPI0REF\_EN\_REG\ \ \ \ \ \ \ \ 12}}
\DoxyCodeLine{01744\ \textcolor{preprocessor}{\#define\ CMU\_QSPI1REF\_EN\_REG\ \ \ \ \ \ \ \ 13}}
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\#define\ CMU\_HFPERCLKEN1\_EN\_REG\ \ \ \ \ 14}}
\DoxyCodeLine{01746\ \textcolor{preprocessor}{\#define\ CMU\_USBRCLK\_EN\_REG\ \ \ \ \ \ \ \ \ 15}}
\DoxyCodeLine{01747\ }
\DoxyCodeLine{01748\ \textcolor{preprocessor}{\#define\ CMU\_EN\_REG\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ 8U}}
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\#define\ CMU\_EN\_REG\_MASK\ \ \ \ \ \ \ \ \ \ \ \ 0xfU}}
\DoxyCodeLine{01750\ }
\DoxyCodeLine{01751\ \textcolor{comment}{/*\ Enable\ register\ bit\ positions,\ for\ internal\ use.\ */}}
\DoxyCodeLine{01752\ \textcolor{preprocessor}{\#define\ CMU\_EN\_BIT\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ 12U}}
\DoxyCodeLine{01753\ \textcolor{preprocessor}{\#define\ CMU\_EN\_BIT\_MASK\ \ \ \ \ \ \ \ \ \ \ \ 0x1fU}}
\DoxyCodeLine{01754\ }
\DoxyCodeLine{01755\ \textcolor{comment}{/*\ Clock\ branch\ bitfield\ positions,\ for\ internal\ use.\ */}}
\DoxyCodeLine{01756\ \textcolor{preprocessor}{\#define\ CMU\_HF\_CLK\_BRANCH\ \ \ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\#define\ CMU\_HFCORE\_CLK\_BRANCH\ \ \ \ \ \ 1}}
\DoxyCodeLine{01758\ \textcolor{preprocessor}{\#define\ CMU\_HFPER\_CLK\_BRANCH\ \ \ \ \ \ \ 2}}
\DoxyCodeLine{01759\ \textcolor{preprocessor}{\#define\ CMU\_HFPERB\_CLK\_BRANCH\ \ \ \ \ \ 3}}
\DoxyCodeLine{01760\ \textcolor{preprocessor}{\#define\ CMU\_HFPERC\_CLK\_BRANCH\ \ \ \ \ \ 4}}
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\#define\ CMU\_HFBUS\_CLK\_BRANCH\ \ \ \ \ \ \ 5}}
\DoxyCodeLine{01762\ \textcolor{preprocessor}{\#define\ CMU\_HFEXP\_CLK\_BRANCH\ \ \ \ \ \ \ 6}}
\DoxyCodeLine{01763\ \textcolor{preprocessor}{\#define\ CMU\_DBG\_CLK\_BRANCH\ \ \ \ \ \ \ \ \ 7}}
\DoxyCodeLine{01764\ \textcolor{preprocessor}{\#define\ CMU\_AUX\_CLK\_BRANCH\ \ \ \ \ \ \ \ \ 8}}
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\#define\ CMU\_RTC\_CLK\_BRANCH\ \ \ \ \ \ \ \ \ 9}}
\DoxyCodeLine{01766\ \textcolor{preprocessor}{\#define\ CMU\_RTCC\_CLK\_BRANCH\ \ \ \ \ \ \ \ 10}}
\DoxyCodeLine{01767\ \textcolor{preprocessor}{\#define\ CMU\_LETIMER0\_CLK\_BRANCH\ \ \ \ 11}}
\DoxyCodeLine{01768\ \textcolor{preprocessor}{\#define\ CMU\_LETIMER1\_CLK\_BRANCH\ \ \ \ 12}}
\DoxyCodeLine{01769\ \textcolor{preprocessor}{\#define\ CMU\_LEUART0\_CLK\_BRANCH\ \ \ \ \ 13}}
\DoxyCodeLine{01770\ \textcolor{preprocessor}{\#define\ CMU\_LEUART1\_CLK\_BRANCH\ \ \ \ \ 14}}
\DoxyCodeLine{01771\ \textcolor{preprocessor}{\#define\ CMU\_LFA\_CLK\_BRANCH\ \ \ \ \ \ \ \ \ 15}}
\DoxyCodeLine{01772\ \textcolor{preprocessor}{\#define\ CMU\_LFB\_CLK\_BRANCH\ \ \ \ \ \ \ \ \ 16}}
\DoxyCodeLine{01773\ \textcolor{preprocessor}{\#define\ CMU\_LFC\_CLK\_BRANCH\ \ \ \ \ \ \ \ \ 17}}
\DoxyCodeLine{01774\ \textcolor{preprocessor}{\#define\ CMU\_LFE\_CLK\_BRANCH\ \ \ \ \ \ \ \ \ 18}}
\DoxyCodeLine{01775\ \textcolor{preprocessor}{\#define\ CMU\_USBC\_CLK\_BRANCH\ \ \ \ \ \ \ \ 19}}
\DoxyCodeLine{01776\ \textcolor{preprocessor}{\#define\ CMU\_USBLE\_CLK\_BRANCH\ \ \ \ \ \ \ 20}}
\DoxyCodeLine{01777\ \textcolor{preprocessor}{\#define\ CMU\_LCDPRE\_CLK\_BRANCH\ \ \ \ \ \ 21}}
\DoxyCodeLine{01778\ \textcolor{preprocessor}{\#define\ CMU\_LCD\_CLK\_BRANCH\ \ \ \ \ \ \ \ \ 22}}
\DoxyCodeLine{01779\ \textcolor{preprocessor}{\#define\ CMU\_LESENSE\_CLK\_BRANCH\ \ \ \ \ 23}}
\DoxyCodeLine{01780\ \textcolor{preprocessor}{\#define\ CMU\_CSEN\_LF\_CLK\_BRANCH\ \ \ \ \ 24}}
\DoxyCodeLine{01781\ \textcolor{preprocessor}{\#define\ CMU\_ADC0ASYNC\_CLK\_BRANCH\ \ \ 25}}
\DoxyCodeLine{01782\ \textcolor{preprocessor}{\#define\ CMU\_ADC1ASYNC\_CLK\_BRANCH\ \ \ 26}}
\DoxyCodeLine{01783\ \textcolor{preprocessor}{\#define\ CMU\_SDIOREF\_CLK\_BRANCH\ \ \ \ \ 27}}
\DoxyCodeLine{01784\ \textcolor{preprocessor}{\#define\ CMU\_QSPI0REF\_CLK\_BRANCH\ \ \ \ 28}}
\DoxyCodeLine{01785\ \textcolor{preprocessor}{\#define\ CMU\_USBR\_CLK\_BRANCH\ \ \ \ \ \ \ \ 29}}
\DoxyCodeLine{01786\ \textcolor{preprocessor}{\#define\ CMU\_PDMREF\_CLK\_BRANCH\ \ \ \ \ \ 30}}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\#define\ CMU\_HFLE\_CLK\_BRANCH\ \ \ \ \ \ \ \ 31}}
\DoxyCodeLine{01788\ }
\DoxyCodeLine{01789\ \textcolor{preprocessor}{\#define\ CMU\_CLK\_BRANCH\_POS\ \ \ \ \ \ \ \ \ 17U}}
\DoxyCodeLine{01790\ \textcolor{preprocessor}{\#define\ CMU\_CLK\_BRANCH\_MASK\ \ \ \ \ \ \ \ 0x1fU}}
\DoxyCodeLine{01791\ }
\DoxyCodeLine{01792\ \textcolor{preprocessor}{\#if\ defined(\_EMU\_CMD\_EM01VSCALE0\_MASK)}}
\DoxyCodeLine{01793\ \textcolor{comment}{/*\ Maximum\ clock\ frequency\ for\ VSCALE\ voltages.\ */}}
\DoxyCodeLine{01794\ \textcolor{preprocessor}{\#define\ CMU\_VSCALEEM01\_LOWPOWER\_VOLTAGE\_CLOCK\_MAX\ \ \ \ \ 20000000UL}}
\DoxyCodeLine{01795\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01796\ }
\DoxyCodeLine{01797\ \textcolor{comment}{/*\ Macros\ for\ VSCALE\ for\ use\ with\ the\ CMU\_UpdateWaitStates(freq,\ vscale)\ API.}}
\DoxyCodeLine{01798\ \textcolor{comment}{\ *\ NOTE:\ The\ values\ must\ align\ with\ the\ values\ in\ EMU\_VScaleEM01\_TypeDef\ for}}
\DoxyCodeLine{01799\ \textcolor{comment}{\ *\ Series1\ parts\ (highest\ VSCALE\ voltage\ =\ lowest\ numerical\ value).\ */}}
\DoxyCodeLine{01800\ \textcolor{preprocessor}{\#define\ VSCALE\_EM01\_LOW\_POWER\ \ \ \ \ \ \ \ \ \ \ 2}}
\DoxyCodeLine{01801\ \textcolor{preprocessor}{\#define\ VSCALE\_EM01\_HIGH\_PERFORMANCE\ \ \ \ 0}}
\DoxyCodeLine{01802\ }
\DoxyCodeLine{01803\ \textcolor{preprocessor}{\#if\ defined(USB\_PRESENT)\ \&\&\ defined(\_CMU\_HFCORECLKEN0\_USBC\_MASK)}}
\DoxyCodeLine{01804\ \textcolor{preprocessor}{\#define\ USBC\_CLOCK\_PRESENT}}
\DoxyCodeLine{01805\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01806\ \textcolor{preprocessor}{\#if\ defined(USB\_PRESENT)\ \&\&\ defined(\_CMU\_USBCTRL\_MASK)}}
\DoxyCodeLine{01807\ \textcolor{preprocessor}{\#define\ USBR\_CLOCK\_PRESENT}}
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01809\ \textcolor{preprocessor}{\#if\ defined(CMU\_OSCENCMD\_PLFRCOEN)}}
\DoxyCodeLine{01810\ \textcolor{preprocessor}{\#define\ PLFRCO\_PRESENT}}
\DoxyCodeLine{01811\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01812\ }
\DoxyCodeLine{01815\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{01816\ \textcolor{comment}{\ ********************************\ \ \ ENUMS\ \ \ ************************************}}
\DoxyCodeLine{01817\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{01818\ }
\DoxyCodeLine{01820\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_1\ \ \ \ \ 1\ \ \ \ \ }}
\DoxyCodeLine{01821\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_2\ \ \ \ \ 2\ \ \ \ \ }}
\DoxyCodeLine{01822\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_4\ \ \ \ \ 4\ \ \ \ \ }}
\DoxyCodeLine{01823\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_8\ \ \ \ \ 8\ \ \ \ \ }}
\DoxyCodeLine{01824\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_16\ \ \ \ 16\ \ \ \ }}
\DoxyCodeLine{01825\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_32\ \ \ \ 32\ \ \ \ }}
\DoxyCodeLine{01826\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_64\ \ \ \ 64\ \ \ \ }}
\DoxyCodeLine{01827\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_128\ \ \ 128\ \ \ }}
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_256\ \ \ 256\ \ \ }}
\DoxyCodeLine{01829\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_512\ \ \ 512\ \ \ }}
\DoxyCodeLine{01830\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_1024\ \ 1024\ \ }}
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_2048\ \ 2048\ \ }}
\DoxyCodeLine{01832\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_4096\ \ 4096\ \ }}
\DoxyCodeLine{01833\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_8192\ \ 8192\ \ }}
\DoxyCodeLine{01834\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_16384\ 16384\ }}
\DoxyCodeLine{01835\ \textcolor{preprocessor}{\#define\ cmuClkDiv\_32768\ 32768\ }}
\DoxyCodeLine{01838\ \textcolor{keyword}{typedef}\ uint32\_t\ CMU\_ClkDiv\_TypeDef;}
\DoxyCodeLine{01839\ }
\DoxyCodeLine{01840\ \textcolor{preprocessor}{\#if\ defined(\_SILICON\_LABS\_32B\_SERIES\_1)}}
\DoxyCodeLine{01842\ \textcolor{keyword}{typedef}\ uint32\_t\ CMU\_ClkPresc\_TypeDef;}
\DoxyCodeLine{01843\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01844\ }
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_HFRCOCTRL\_BAND\_MASK)}}
\DoxyCodeLine{01847\ SL\_ENUM\_GENERIC(CMU\_HFRCOBand\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{01848\ \ \ cmuHFRCOBand\_1MHz\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga968957aee531048484d700623a081581}{\_CMU\_HFRCOCTRL\_BAND\_1MHZ}},\ \ \ \ \ \ }
\DoxyCodeLine{01849\ \ \ cmuHFRCOBand\_7MHz\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga642754a86750985212bcdff8dfd479ba}{\_CMU\_HFRCOCTRL\_BAND\_7MHZ}},\ \ \ \ \ \ }
\DoxyCodeLine{01850\ \ \ cmuHFRCOBand\_11MHz\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a8f238c378a633cd176c88deda1cfcf}{\_CMU\_HFRCOCTRL\_BAND\_11MHZ}},\ \ \ \ \ }
\DoxyCodeLine{01851\ \ \ cmuHFRCOBand\_14MHz\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga68b27b3675939926d3b1f48a10fbab8f}{\_CMU\_HFRCOCTRL\_BAND\_14MHZ}},\ \ \ \ \ }
\DoxyCodeLine{01852\ \ \ cmuHFRCOBand\_21MHz\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d5b65895ad5dde88bf1c4f8441f21f7}{\_CMU\_HFRCOCTRL\_BAND\_21MHZ}},\ \ \ \ \ }
\DoxyCodeLine{01853\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFRCOCTRL\_BAND\_28MHZ)}}
\DoxyCodeLine{01854\ \ \ cmuHFRCOBand\_28MHz\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga68305970142d91e40f95e70def6d9ce8}{\_CMU\_HFRCOCTRL\_BAND\_28MHZ}},\ \ \ \ \ }
\DoxyCodeLine{01855\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01856\ \};}
\DoxyCodeLine{01857\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_CMU\_HFRCOCTRL\_BAND\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01858\ }
\DoxyCodeLine{01859\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_AUXHFRCOCTRL\_BAND\_MASK)}}
\DoxyCodeLine{01861\ SL\_ENUM\_GENERIC(CMU\_AUXHFRCOBand\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{01862\ \ \ cmuAUXHFRCOBand\_1MHz\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac859bf39abd8e9344b6ad5917eae7e8d}{\_CMU\_AUXHFRCOCTRL\_BAND\_1MHZ}},\ \ }
\DoxyCodeLine{01863\ \ \ cmuAUXHFRCOBand\_7MHz\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f119a20d5026ab9d3ad5f416763742c}{\_CMU\_AUXHFRCOCTRL\_BAND\_7MHZ}},\ \ }
\DoxyCodeLine{01864\ \ \ cmuAUXHFRCOBand\_11MHz\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac577b52eb704f4c09ae876861fb00283}{\_CMU\_AUXHFRCOCTRL\_BAND\_11MHZ}},\ }
\DoxyCodeLine{01865\ \ \ cmuAUXHFRCOBand\_14MHz\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ebda8a2cc459f0cb80700ef1ca2814f}{\_CMU\_AUXHFRCOCTRL\_BAND\_14MHZ}},\ }
\DoxyCodeLine{01866\ \ \ cmuAUXHFRCOBand\_21MHz\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa5a301beb894aa00fe598c45713c61f2}{\_CMU\_AUXHFRCOCTRL\_BAND\_21MHZ}},\ }
\DoxyCodeLine{01867\ \textcolor{preprocessor}{\#if\ defined(CMU\_AUXHFRCOCTRL\_BAND\_28MHZ)}}
\DoxyCodeLine{01868\ \ \ cmuAUXHFRCOBand\_28MHz\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab8a0b6dce2264d4db8ca47e47e5baff1}{\_CMU\_AUXHFRCOCTRL\_BAND\_28MHZ}},\ }
\DoxyCodeLine{01869\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01870\ \};}
\DoxyCodeLine{01871\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01872\ }
\DoxyCodeLine{01873\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_USHFRCOCONF\_BAND\_MASK)}}
\DoxyCodeLine{01875\ SL\_ENUM\_GENERIC(CMU\_USHFRCOBand\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{01877\ \ \ cmuUSHFRCOBand\_24MHz\ =\ \_CMU\_USHFRCOCONF\_BAND\_24MHZ,}
\DoxyCodeLine{01879\ \ \ cmuUSHFRCOBand\_48MHz\ =\ \_CMU\_USHFRCOCONF\_BAND\_48MHZ,}
\DoxyCodeLine{01880\ \};}
\DoxyCodeLine{01881\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01882\ }
\DoxyCodeLine{01883\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_USHFRCOCTRL\_FREQRANGE\_MASK)}}
\DoxyCodeLine{01885\ SL\_ENUM\_GENERIC(CMU\_USHFRCOFreq\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{01886\ \ \ cmuUSHFRCOFreq\_16M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 16000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01887\ \ \ cmuUSHFRCOFreq\_32M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 32000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01888\ \ \ cmuUSHFRCOFreq\_48M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 48000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01889\ \ \ cmuUSHFRCOFreq\_50M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 50000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01890\ \ \ cmuUSHFRCOFreq\_UserDefined\ \ \ \ \ \ =\ 0,}
\DoxyCodeLine{01891\ \};}
\DoxyCodeLine{01893\ \textcolor{preprocessor}{\#define\ CMU\_USHFRCO\_MIN\ \ \ \ \ \ \ \ \ \ \ cmuUSHFRCOFreq\_16M0Hz}}
\DoxyCodeLine{01895\ \textcolor{preprocessor}{\#define\ CMU\_USHFRCO\_MAX\ \ \ \ \ \ \ \ \ \ \ cmuUSHFRCOFreq\_50M0Hz}}
\DoxyCodeLine{01896\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01897\ }
\DoxyCodeLine{01898\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_HFRCOCTRL\_FREQRANGE\_MASK)}}
\DoxyCodeLine{01900\ SL\_ENUM\_GENERIC(CMU\_HFRCOFreq\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{01901\ \ \ cmuHFRCOFreq\_1M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ 1000000U,\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01902\ \ \ cmuHFRCOFreq\_2M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ 2000000U,\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01903\ \ \ cmuHFRCOFreq\_4M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ 4000000U,\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01904\ \ \ cmuHFRCOFreq\_7M0Hz\ \ \ \ \ \ \ \ \ \ \ \ =\ 7000000U,\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01905\ \ \ cmuHFRCOFreq\_13M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 13000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01906\ \ \ cmuHFRCOFreq\_16M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 16000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01907\ \ \ cmuHFRCOFreq\_19M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 19000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01908\ \ \ cmuHFRCOFreq\_26M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 26000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01909\ \ \ cmuHFRCOFreq\_32M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 32000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01910\ \ \ cmuHFRCOFreq\_38M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 38000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\#if\ defined(\_DEVINFO\_HFRCOCAL13\_MASK)}}
\DoxyCodeLine{01912\ \ \ cmuHFRCOFreq\_48M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 48000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01913\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01914\ \textcolor{preprocessor}{\#if\ defined(\_DEVINFO\_HFRCOCAL14\_MASK)}}
\DoxyCodeLine{01915\ \ \ cmuHFRCOFreq\_56M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 56000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01917\ \textcolor{preprocessor}{\#if\ defined(\_DEVINFO\_HFRCOCAL15\_MASK)}}
\DoxyCodeLine{01918\ \ \ cmuHFRCOFreq\_64M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 64000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01919\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01920\ \textcolor{preprocessor}{\#if\ defined(\_DEVINFO\_HFRCOCAL16\_MASK)}}
\DoxyCodeLine{01921\ \ \ cmuHFRCOFreq\_72M0Hz\ \ \ \ \ \ \ \ \ \ \ =\ 72000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01923\ \ \ cmuHFRCOFreq\_UserDefined\ \ \ \ \ \ =\ 0,}
\DoxyCodeLine{01924\ \};}
\DoxyCodeLine{01925\ }
\DoxyCodeLine{01927\ \textcolor{preprocessor}{\#define\ CMU\_HFRCO\_MIN\ \ \ \ \ \ \ \ \ \ \ cmuHFRCOFreq\_1M0Hz}}
\DoxyCodeLine{01928\ \textcolor{preprocessor}{\#if\ defined(\_DEVINFO\_HFRCOCAL16\_MASK)}}
\DoxyCodeLine{01930\ \textcolor{preprocessor}{\#define\ CMU\_HFRCO\_MAX\ \ \ \ \ \ \ \ \ \ \ cmuHFRCOFreq\_72M0Hz}}
\DoxyCodeLine{01931\ \textcolor{preprocessor}{\#elif\ defined(\_DEVINFO\_HFRCOCAL15\_MASK)}}
\DoxyCodeLine{01933\ \textcolor{preprocessor}{\#define\ CMU\_HFRCO\_MAX\ \ \ \ \ \ \ \ \ \ \ cmuHFRCOFreq\_64M0Hz}}
\DoxyCodeLine{01934\ \textcolor{preprocessor}{\#elif\ defined(\_DEVINFO\_HFRCOCAL14\_MASK)}}
\DoxyCodeLine{01936\ \textcolor{preprocessor}{\#define\ CMU\_HFRCO\_MAX\ \ \ \ \ \ \ \ \ \ \ cmuHFRCOFreq\_56M0Hz}}
\DoxyCodeLine{01937\ \textcolor{preprocessor}{\#elif\ defined(\_DEVINFO\_HFRCOCAL13\_MASK)}}
\DoxyCodeLine{01939\ \textcolor{preprocessor}{\#define\ CMU\_HFRCO\_MAX\ \ \ \ \ \ \ \ \ \ \ cmuHFRCOFreq\_48M0Hz}}
\DoxyCodeLine{01940\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\#define\ CMU\_HFRCO\_MAX\ \ \ \ \ \ \ \ \ \ \ cmuHFRCOFreq\_38M0Hz}}
\DoxyCodeLine{01943\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01944\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01945\ }
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_AUXHFRCOCTRL\_FREQRANGE\_MASK)}}
\DoxyCodeLine{01948\ SL\_ENUM\_GENERIC(CMU\_AUXHFRCOFreq\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{01949\ \ \ cmuAUXHFRCOFreq\_1M0Hz\ \ \ \ \ \ \ \ \ =\ 1000000U,\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01950\ \ \ cmuAUXHFRCOFreq\_2M0Hz\ \ \ \ \ \ \ \ \ =\ 2000000U,\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01951\ \ \ cmuAUXHFRCOFreq\_4M0Hz\ \ \ \ \ \ \ \ \ =\ 4000000U,\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01952\ \ \ cmuAUXHFRCOFreq\_7M0Hz\ \ \ \ \ \ \ \ \ =\ 7000000U,\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01953\ \ \ cmuAUXHFRCOFreq\_13M0Hz\ \ \ \ \ \ \ \ =\ 13000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01954\ \ \ cmuAUXHFRCOFreq\_16M0Hz\ \ \ \ \ \ \ \ =\ 16000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01955\ \ \ cmuAUXHFRCOFreq\_19M0Hz\ \ \ \ \ \ \ \ =\ 19000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01956\ \ \ cmuAUXHFRCOFreq\_26M0Hz\ \ \ \ \ \ \ \ =\ 26000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01957\ \ \ cmuAUXHFRCOFreq\_32M0Hz\ \ \ \ \ \ \ \ =\ 32000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01958\ \ \ cmuAUXHFRCOFreq\_38M0Hz\ \ \ \ \ \ \ \ =\ 38000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01959\ \textcolor{preprocessor}{\#if\ defined(\_DEVINFO\_AUXHFRCOCAL13\_MASK)}}
\DoxyCodeLine{01960\ \ \ cmuAUXHFRCOFreq\_48M0Hz\ \ \ \ \ \ \ \ =\ 48000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01961\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01962\ \textcolor{preprocessor}{\#if\ defined(\_DEVINFO\_AUXHFRCOCAL14\_MASK)}}
\DoxyCodeLine{01963\ \ \ cmuAUXHFRCOFreq\_50M0Hz\ \ \ \ \ \ \ \ =\ 50000000U,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{01964\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01965\ \ \ cmuAUXHFRCOFreq\_UserDefined\ \ \ =\ 0,}
\DoxyCodeLine{01966\ \};}
\DoxyCodeLine{01968\ \textcolor{preprocessor}{\#define\ CMU\_AUXHFRCO\_MIN\ \ \ \ \ \ \ \ cmuAUXHFRCOFreq\_1M0Hz}}
\DoxyCodeLine{01969\ \textcolor{preprocessor}{\#if\ defined(\_DEVINFO\_AUXHFRCOCAL14\_MASK)}}
\DoxyCodeLine{01971\ \textcolor{preprocessor}{\#define\ CMU\_AUXHFRCO\_MAX\ \ \ \ \ \ \ \ cmuAUXHFRCOFreq\_50M0Hz}}
\DoxyCodeLine{01972\ \textcolor{preprocessor}{\#elif\ defined(\_DEVINFO\_AUXHFRCOCAL13\_MASK)}}
\DoxyCodeLine{01974\ \textcolor{preprocessor}{\#define\ CMU\_AUXHFRCO\_MAX\ \ \ \ \ \ \ \ cmuAUXHFRCOFreq\_48M0Hz}}
\DoxyCodeLine{01975\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01977\ \textcolor{preprocessor}{\#define\ CMU\_AUXHFRCO\_MAX\ \ \ \ \ \ \ \ cmuAUXHFRCOFreq\_38M0Hz}}
\DoxyCodeLine{01978\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01979\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01980\ }
\DoxyCodeLine{01982\ SL\_ENUM\_GENERIC(CMU\_Clock\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{01983\ \textcolor{comment}{\ \ /*******************/}}
\DoxyCodeLine{01984\ \ \ \textcolor{comment}{/*\ HF\ clock\ branch\ */}}
\DoxyCodeLine{01985\ \textcolor{comment}{\ \ /*******************/}}
\DoxyCodeLine{01986\ }
\DoxyCodeLine{01988\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CTRL\_HFCLKDIV\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01989\ \textcolor{preprocessor}{\ \ ||\ defined(\_CMU\_HFPRESC\_MASK)}}
\DoxyCodeLine{01990\ \ \ cmuClock\_HF\ =\ (CMU\_HFCLKDIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{01991\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCLKSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{01992\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{01993\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{01994\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HF\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{01995\ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{01996\ \ \ cmuClock\_HF\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{01997\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCLKSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{01998\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{01999\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02000\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HF\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02001\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02002\ }
\DoxyCodeLine{02004\ \ \ cmuClock\_DBG\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02005\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_DBGCLKSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02006\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02007\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02008\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_DBG\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02009\ }
\DoxyCodeLine{02011\ \ \ cmuClock\_AUX\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02012\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02013\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02014\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02015\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_AUX\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02016\ }
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_HFEXPPRESC\_MASK)}}
\DoxyCodeLine{02018\ \textcolor{comment}{\ \ /**********************/}}
\DoxyCodeLine{02019\ \ \ \textcolor{comment}{/*\ HF\ export\ sub-\/branch\ */}}
\DoxyCodeLine{02020\ \textcolor{comment}{\ \ /**********************/}}
\DoxyCodeLine{02021\ }
\DoxyCodeLine{02023\ \ \ cmuClock\_EXPORT\ =\ (CMU\_HFEXPPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02024\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02025\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02026\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02027\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFEXP\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02028\ \#endif}
\DoxyCodeLine{02029\ }
\DoxyCodeLine{02030\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_HFBUSCLKEN0\_MASK)}
\DoxyCodeLine{02031\ \textcolor{comment}{/**********************************/}}
\DoxyCodeLine{02032\ \textcolor{comment}{/*\ HF\ bus\ clock\ sub-\/branch\ */}}
\DoxyCodeLine{02033\ \textcolor{comment}{/**********************************/}}
\DoxyCodeLine{02034\ }
\DoxyCodeLine{02036\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_HFBUSPRESC\_MASK)}}
\DoxyCodeLine{02037\ \ \ cmuClock\_BUS\ =\ (CMU\_HFBUSPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02038\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02039\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02040\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02041\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUS\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02042\ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{02043\ \ \ cmuClock\_BUS\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02044\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02045\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02046\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02047\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUS\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02048\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02049\ }
\DoxyCodeLine{02050\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFBUSCLKEN0\_CRYPTO)}}
\DoxyCodeLine{02052\ \ \ cmuClock\_CRYPTO\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02053\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02054\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02055\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_CRYPTO\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02056\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUS\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02057\ \#endif}
\DoxyCodeLine{02058\ }
\DoxyCodeLine{02059\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFBUSCLKEN0\_CRYPTO0)}
\DoxyCodeLine{02061\ \ \ cmuClock\_CRYPTO0\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02062\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02063\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02064\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_CRYPTO0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02065\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUS\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02066\ \#endif}
\DoxyCodeLine{02067\ }
\DoxyCodeLine{02068\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFBUSCLKEN0\_CRYPTO1)}
\DoxyCodeLine{02070\ \ \ cmuClock\_CRYPTO1\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02071\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02072\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02073\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_CRYPTO1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02074\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUS\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02075\ \#endif}
\DoxyCodeLine{02076\ }
\DoxyCodeLine{02077\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFBUSCLKEN0\_LDMA)}
\DoxyCodeLine{02079\ \ \ cmuClock\_LDMA\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02080\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02081\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02082\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_LDMA\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02083\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HF\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02084\ \#endif}
\DoxyCodeLine{02085\ }
\DoxyCodeLine{02086\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFBUSCLKEN0\_QSPI0)}
\DoxyCodeLine{02088\ \ \ cmuClock\_QSPI0\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02089\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02090\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02091\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_QSPI0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02092\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUS\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02093\ \#endif}
\DoxyCodeLine{02094\ }
\DoxyCodeLine{02095\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFBUSCLKEN0\_GPCRC)}
\DoxyCodeLine{02097\ \ \ cmuClock\_GPCRC\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02098\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02099\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02100\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_GPCRC\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02101\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUS\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02102\ \#endif}
\DoxyCodeLine{02103\ }
\DoxyCodeLine{02104\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFBUSCLKEN0\_GPIO)}
\DoxyCodeLine{02106\ \ \ cmuClock\_GPIO\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02107\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02108\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02109\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_GPIO\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02110\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUS\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02111\ \#endif}
\DoxyCodeLine{02112\ }
\DoxyCodeLine{02114\ \ \ cmuClock\_HFLE\ =\ (CMU\_HFCLKLEPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02115\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02116\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02117\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_LE\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02118\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFLE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02119\ }
\DoxyCodeLine{02120\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFBUSCLKEN0\_PRS)}}
\DoxyCodeLine{02122\ \ \ cmuClock\_PRS\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02123\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02124\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02125\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_PRS\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02126\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HF\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02127\ \#endif}
\DoxyCodeLine{02128\ \#endif}
\DoxyCodeLine{02129\ }
\DoxyCodeLine{02130\ \textcolor{comment}{\ \ /**********************************/}}
\DoxyCodeLine{02131\ \ \ \textcolor{comment}{/*\ HF\ peripheral\ clock\ sub-\/branch\ */}}
\DoxyCodeLine{02132\ \textcolor{comment}{\ \ /**********************************/}}
\DoxyCodeLine{02133\ }
\DoxyCodeLine{02135\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_HFPRESC\_MASK)}
\DoxyCodeLine{02136\ \ \ cmuClock\_HFPER\ =\ (CMU\_HFPERPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02137\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02138\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_CTRL\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02139\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CTRL\_HFPERCLKEN\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02140\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02141\ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{02142\ \ \ cmuClock\_HFPER\ =\ (CMU\_HFPERCLKDIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02143\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02144\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKDIV\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02145\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga13989dbf4c8546fb39ff00e2746c0a63}{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02146\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02147\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02148\ }
\DoxyCodeLine{02149\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_HFPERPRESCB\_MASK)}}
\DoxyCodeLine{02151\ \ \ cmuClock\_HFPERB\ =\ (CMU\_HFPERPRESCB\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02152\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02153\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_CTRL\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02154\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CTRL\_HFPERCLKEN\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02155\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERB\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02156\ \#endif}
\DoxyCodeLine{02157\ }
\DoxyCodeLine{02158\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_HFPERPRESCC\_MASK)}
\DoxyCodeLine{02160\ \ \ cmuClock\_HFPERC\ =\ (CMU\_HFPERPRESCC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02161\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02162\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_CTRL\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02163\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_CTRL\_HFPERCLKEN\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02164\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02165\ \#endif}
\DoxyCodeLine{02166\ }
\DoxyCodeLine{02167\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_PDM)}
\DoxyCodeLine{02169\ \ \ cmuClock\_PDM\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02170\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02171\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02172\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_PDM\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02173\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02174\ \#endif}
\DoxyCodeLine{02175\ }
\DoxyCodeLine{02176\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5290d8724c2a391c6645a973d45b1b35}{CMU\_HFPERCLKEN0\_USART0}})}
\DoxyCodeLine{02178\ \ \ cmuClock\_USART0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02179\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02180\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02181\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae54e788c8f3b834a7a5f2acc5c37186f}{\_CMU\_HFPERCLKEN0\_USART0\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02182\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02183\ \#endif}
\DoxyCodeLine{02184\ }
\DoxyCodeLine{02185\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_USARTRF0)}
\DoxyCodeLine{02187\ \ \ cmuClock\_USARTRF0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02188\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02189\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02190\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_USARTRF0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02191\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02192\ \#endif}
\DoxyCodeLine{02193\ }
\DoxyCodeLine{02194\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_USARTRF1)}
\DoxyCodeLine{02196\ \ \ cmuClock\_USARTRF1\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02197\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02198\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02199\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_USARTRF1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02200\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02201\ \#endif}
\DoxyCodeLine{02202\ }
\DoxyCodeLine{02203\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8e2e53561f51dc5610e90fe83729ad4}{CMU\_HFPERCLKEN0\_USART1}})}
\DoxyCodeLine{02205\ \ \ cmuClock\_USART1\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02206\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02207\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02208\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d4898e40f13db0c52c6e98e247a0e5a}{\_CMU\_HFPERCLKEN0\_USART1\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02209\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02210\ \#endif}
\DoxyCodeLine{02211\ }
\DoxyCodeLine{02212\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac731e959644c4f2b65f35e726fba7c57}{CMU\_HFPERCLKEN0\_USART2}})}
\DoxyCodeLine{02214\ \ \ cmuClock\_USART2\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02215\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02216\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02217\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae0f2f40bbcc7882b8f3effa5b00bfc69}{\_CMU\_HFPERCLKEN0\_USART2\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02218\ \textcolor{preprocessor}{\ \ \#if\ defined(\_CMU\_HFPERPRESCB\_MASK)}}
\DoxyCodeLine{02219\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERB\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02220\ \ \ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{02221\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02222\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{02223\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02224\ }
\DoxyCodeLine{02225\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFPERCLKEN0\_USART3)}}
\DoxyCodeLine{02227\ \ \ cmuClock\_USART3\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02228\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02229\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02230\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_USART3\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02231\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02232\ \#endif}
\DoxyCodeLine{02233\ }
\DoxyCodeLine{02234\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_USART4)}
\DoxyCodeLine{02236\ \ \ cmuClock\_USART4\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02237\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02238\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02239\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_USART4\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02240\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02241\ \#endif}
\DoxyCodeLine{02242\ }
\DoxyCodeLine{02243\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_USART5)}
\DoxyCodeLine{02245\ \ \ cmuClock\_USART5\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02246\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02247\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02248\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_USART5\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02249\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02250\ \#endif}
\DoxyCodeLine{02251\ }
\DoxyCodeLine{02252\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafc7f1cdd6f81f337694b8b193922c9d6}{CMU\_HFPERCLKEN0\_UART0}})}
\DoxyCodeLine{02254\ \ \ cmuClock\_UART0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02255\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02257\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa992aa15adca917bc330acc481c832a7}{\_CMU\_HFPERCLKEN0\_UART0\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02258\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02259\ \#elif\ defined(\_CMU\_HFPERCLKEN1\_UART0\_MASK)}
\DoxyCodeLine{02261\ \ \ cmuClock\_UART0\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02262\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02263\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02264\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN1\_UART0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02265\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02266\ \#endif}
\DoxyCodeLine{02267\ }
\DoxyCodeLine{02268\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9148507d5681fbd03a5158cad115b82}{CMU\_HFPERCLKEN0\_UART1}})}
\DoxyCodeLine{02270\ \ \ cmuClock\_UART1\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02271\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02272\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02273\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8d8e75746cfc087cc2b2d6df44926890}{\_CMU\_HFPERCLKEN0\_UART1\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02274\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02275\ \#elif\ defined(\_CMU\_HFPERCLKEN1\_UART1\_MASK)}
\DoxyCodeLine{02277\ \ \ cmuClock\_UART1\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02278\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02279\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02280\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN1\_UART1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02281\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02282\ \#endif}
\DoxyCodeLine{02283\ }
\DoxyCodeLine{02284\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabcb883e95e330dc94d1f3ababc9d8936}{CMU\_HFPERCLKEN0\_TIMER0}})}
\DoxyCodeLine{02286\ \ \ cmuClock\_TIMER0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02287\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02288\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02289\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga49d57635e89505e2f9d812015392f000}{\_CMU\_HFPERCLKEN0\_TIMER0\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02290\ \textcolor{preprocessor}{\ \ \#if\ defined(\_CMU\_HFPERPRESCB\_MASK)}}
\DoxyCodeLine{02291\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERB\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02292\ \ \ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{02293\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02294\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{02295\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02296\ }
\DoxyCodeLine{02297\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFPERCLKEN0\_TIMER1)}}
\DoxyCodeLine{02299\ \ \ cmuClock\_TIMER1\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02300\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02301\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02302\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae926a865706cd34c30824f783865596d}{\_CMU\_HFPERCLKEN0\_TIMER1\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02303\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02304\ \#endif}
\DoxyCodeLine{02305\ }
\DoxyCodeLine{02306\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad64f1035646f9163931bbfa1b49f244f}{CMU\_HFPERCLKEN0\_TIMER2}})}
\DoxyCodeLine{02308\ \ \ cmuClock\_TIMER2\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02309\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02310\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02311\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6ace7447338425b365113001ba02476}{\_CMU\_HFPERCLKEN0\_TIMER2\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02312\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02313\ \#endif}
\DoxyCodeLine{02314\ }
\DoxyCodeLine{02315\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2293cb9d9aba8ba115512dd669fbaae7}{CMU\_HFPERCLKEN0\_TIMER3}})}
\DoxyCodeLine{02317\ \ \ cmuClock\_TIMER3\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02318\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02319\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02320\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac6e4a81f94efdf97b59d743340c7987e}{\_CMU\_HFPERCLKEN0\_TIMER3\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02321\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02322\ \#endif}
\DoxyCodeLine{02323\ }
\DoxyCodeLine{02324\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_TIMER4)}
\DoxyCodeLine{02326\ \ \ cmuClock\_TIMER4\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02327\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02328\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02329\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_TIMER4\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02330\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02331\ \#endif}
\DoxyCodeLine{02332\ }
\DoxyCodeLine{02333\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_TIMER5)}
\DoxyCodeLine{02335\ \ \ cmuClock\_TIMER5\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02336\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02337\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02338\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_TIMER5\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02339\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02340\ \#endif}
\DoxyCodeLine{02341\ }
\DoxyCodeLine{02342\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_TIMER6)}
\DoxyCodeLine{02344\ \ \ cmuClock\_TIMER6\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02345\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02346\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02347\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_TIMER6\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02348\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02349\ \#endif}
\DoxyCodeLine{02350\ }
\DoxyCodeLine{02351\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_WTIMER0)}
\DoxyCodeLine{02353\ \ \ cmuClock\_WTIMER0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02354\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02355\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02356\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_WTIMER0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02357\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02358\ \#elif\ defined(CMU\_HFPERCLKEN1\_WTIMER0)}
\DoxyCodeLine{02360\ \ \ cmuClock\_WTIMER0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02361\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02362\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02363\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN1\_WTIMER0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02364\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02365\ \#endif}
\DoxyCodeLine{02366\ }
\DoxyCodeLine{02367\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_WTIMER1)}
\DoxyCodeLine{02369\ \ \ cmuClock\_WTIMER1\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02370\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02371\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02372\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_WTIMER1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02373\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02374\ \#elif\ defined(CMU\_HFPERCLKEN1\_WTIMER1)}
\DoxyCodeLine{02376\ \ \ cmuClock\_WTIMER1\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02377\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02378\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02379\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN1\_WTIMER1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02380\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02381\ \#endif}
\DoxyCodeLine{02382\ }
\DoxyCodeLine{02383\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN1\_WTIMER2)}
\DoxyCodeLine{02385\ \ \ cmuClock\_WTIMER2\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02386\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02387\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02388\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN1\_WTIMER2\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02389\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02390\ \#endif}
\DoxyCodeLine{02391\ }
\DoxyCodeLine{02392\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN1\_WTIMER3)}
\DoxyCodeLine{02394\ \ \ cmuClock\_WTIMER3\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02395\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02396\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02397\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN1\_WTIMER3\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02398\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02399\ \#endif}
\DoxyCodeLine{02400\ }
\DoxyCodeLine{02401\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_CRYOTIMER)}
\DoxyCodeLine{02403\ \ \ cmuClock\_CRYOTIMER\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02404\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02405\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02406\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_CRYOTIMER\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02407\ \textcolor{preprocessor}{\ \ \#if\ defined(\_CMU\_HFPERPRESCC\_MASK)}}
\DoxyCodeLine{02408\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02409\ \ \ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{02410\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02411\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{02412\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02413\ }
\DoxyCodeLine{02414\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFPERCLKEN0\_ACMP0)}}
\DoxyCodeLine{02416\ \ \ cmuClock\_ACMP0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02417\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02418\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02419\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf977a81260185ce4ef6347c595a6679c}{\_CMU\_HFPERCLKEN0\_ACMP0\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02420\ \textcolor{preprocessor}{\ \ \#if\ defined(\_CMU\_HFPERPRESCC\_MASK)}}
\DoxyCodeLine{02421\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02422\ \ \ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{02423\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02424\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{02425\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02426\ }
\DoxyCodeLine{02427\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFPERCLKEN0\_ACMP1)}}
\DoxyCodeLine{02429\ \ \ cmuClock\_ACMP1\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02430\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02431\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02432\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf1ace5616971d5c4701b980e9eca9651}{\_CMU\_HFPERCLKEN0\_ACMP1\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02433\ \textcolor{preprocessor}{\ \ \#if\ defined(\_CMU\_HFPERPRESCC\_MASK)}}
\DoxyCodeLine{02434\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02435\ \ \ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{02436\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02437\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{02438\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02439\ }
\DoxyCodeLine{02440\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFPERCLKEN0\_ACMP2)}}
\DoxyCodeLine{02442\ \ \ cmuClock\_ACMP2\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02443\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02444\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02445\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_ACMP2\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02446\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02447\ \#endif}
\DoxyCodeLine{02448\ }
\DoxyCodeLine{02449\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_ACMP3)}
\DoxyCodeLine{02451\ \ \ cmuClock\_ACMP3\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02452\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02453\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02454\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_ACMP3\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02455\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02456\ \#endif}
\DoxyCodeLine{02457\ }
\DoxyCodeLine{02458\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bb2981e7c0b2814d9c7f4799bf4461e}{CMU\_HFPERCLKEN0\_PRS}})}
\DoxyCodeLine{02460\ \ \ cmuClock\_PRS\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02461\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02462\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02463\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga78b6e2872d597e5c7bf73d4d344c3d6a}{\_CMU\_HFPERCLKEN0\_PRS\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02464\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02465\ \#endif}
\DoxyCodeLine{02466\ }
\DoxyCodeLine{02467\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ae5e827cb6bd4799cd9b515cd756ec3}{CMU\_HFPERCLKEN0\_DAC0}})}
\DoxyCodeLine{02469\ \ \ cmuClock\_DAC0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02470\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02471\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02472\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga387c456ce3cad6e37e803179bf753c53}{\_CMU\_HFPERCLKEN0\_DAC0\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02473\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02474\ \#endif}
\DoxyCodeLine{02475\ }
\DoxyCodeLine{02476\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_VDAC0)}
\DoxyCodeLine{02478\ \ \ cmuClock\_VDAC0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02479\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02480\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02481\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_VDAC0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02482\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02483\ \#elif\ defined(CMU\_HFPERCLKEN1\_VDAC0)}
\DoxyCodeLine{02485\ \ \ cmuClock\_VDAC0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02486\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02487\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02488\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN1\_VDAC0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02489\ \textcolor{preprocessor}{\ \ \#if\ defined(\_CMU\_HFPERPRESCC\_MASK)}}
\DoxyCodeLine{02490\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02491\ \ \ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{02492\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02493\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{02494\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02495\ }
\DoxyCodeLine{02496\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFPERCLKEN0\_IDAC0)}}
\DoxyCodeLine{02498\ \ \ cmuClock\_IDAC0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02499\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02500\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02501\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_IDAC0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02502\ \textcolor{preprocessor}{\ \ \#if\ defined(\_CMU\_HFPERPRESCC\_MASK)}}
\DoxyCodeLine{02503\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02504\ \ \ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{02505\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02506\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{02507\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02508\ }
\DoxyCodeLine{02509\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFPERCLKEN0\_GPIO)}}
\DoxyCodeLine{02511\ \ \ cmuClock\_GPIO\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02513\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02514\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2281b178b41457f5d633b2e3fe246cb}{\_CMU\_HFPERCLKEN0\_GPIO\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02515\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02516\ \#endif}
\DoxyCodeLine{02517\ }
\DoxyCodeLine{02518\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa0791be4b90472b30b2839bad7dd8e46}{CMU\_HFPERCLKEN0\_VCMP}})}
\DoxyCodeLine{02520\ \ \ cmuClock\_VCMP\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02521\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02522\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02523\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6191a11f0c60925f507c75833817da5b}{\_CMU\_HFPERCLKEN0\_VCMP\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02524\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02525\ \#endif}
\DoxyCodeLine{02526\ }
\DoxyCodeLine{02527\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5295e1f1c1454fa811a06007336d2f5b}{CMU\_HFPERCLKEN0\_ADC0}})}
\DoxyCodeLine{02529\ \ \ cmuClock\_ADC0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02530\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02531\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02532\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c46cd51812fe4167857bf95b1cf9f93}{\_CMU\_HFPERCLKEN0\_ADC0\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02533\ \textcolor{preprocessor}{\ \ \#if\ defined(\_CMU\_HFPERPRESCC\_MASK)}}
\DoxyCodeLine{02534\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02535\ \ \ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{02536\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02537\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{02538\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02539\ }
\DoxyCodeLine{02540\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFPERCLKEN0\_ADC1)}}
\DoxyCodeLine{02542\ \ \ cmuClock\_ADC1\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02543\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02544\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02545\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_ADC1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02546\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02547\ \#endif}
\DoxyCodeLine{02548\ }
\DoxyCodeLine{02549\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga841bd70a53b46c6993cd7d56b13b3aec}{CMU\_HFPERCLKEN0\_I2C0}})}
\DoxyCodeLine{02551\ \ \ cmuClock\_I2C0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02552\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02553\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02554\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga498f4701d55d5403a9baefcb1d6a666d}{\_CMU\_HFPERCLKEN0\_I2C0\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02555\ \textcolor{preprocessor}{\ \ \#if\ defined(\_CMU\_HFPERPRESCC\_MASK)}}
\DoxyCodeLine{02556\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02557\ \ \ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{02558\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02559\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{02560\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02561\ }
\DoxyCodeLine{02562\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFPERCLKEN0\_I2C1)}}
\DoxyCodeLine{02564\ \ \ cmuClock\_I2C1\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02565\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02566\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02567\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2a53f83ef5d16791474904d6b75e89ac}{\_CMU\_HFPERCLKEN0\_I2C1\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02568\ \textcolor{preprocessor}{\ \ \#if\ defined(\_CMU\_HFPERPRESCC\_MASK)}}
\DoxyCodeLine{02569\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02570\ \ \ \#\textcolor{keywordflow}{else}}
\DoxyCodeLine{02571\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02572\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{02573\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02574\ }
\DoxyCodeLine{02575\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFPERCLKEN0\_I2C2)}}
\DoxyCodeLine{02577\ \ \ cmuClock\_I2C2\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02578\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02579\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02580\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_I2C2\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02581\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02582\ \#endif}
\DoxyCodeLine{02583\ }
\DoxyCodeLine{02584\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_CSEN)}
\DoxyCodeLine{02586\ \ \ cmuClock\_CSEN\_HF\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02587\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02588\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02589\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_CSEN\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02590\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02591\ \#elif\ defined(CMU\_HFPERCLKEN1\_CSEN)}
\DoxyCodeLine{02593\ \ \ cmuClock\_CSEN\_HF\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02594\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02595\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02596\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN1\_CSEN\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02597\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02598\ \#endif}
\DoxyCodeLine{02599\ }
\DoxyCodeLine{02600\ \#\textcolor{keywordflow}{if}\ defined(CMU\_HFPERCLKEN0\_TRNG0)}
\DoxyCodeLine{02602\ \ \ cmuClock\_TRNG0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02603\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02604\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02605\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN0\_TRNG0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02606\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02607\ \#endif}
\DoxyCodeLine{02608\ }
\DoxyCodeLine{02609\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_HFPERCLKEN1\_CAN0\_MASK)}
\DoxyCodeLine{02611\ \ \ cmuClock\_CAN0\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02612\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02613\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02614\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN1\_CAN0\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02615\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02616\ \#endif}
\DoxyCodeLine{02617\ }
\DoxyCodeLine{02618\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_HFPERCLKEN1\_CAN1\_MASK)}
\DoxyCodeLine{02620\ \ \ cmuClock\_CAN1\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02621\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02622\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPERCLKEN1\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02623\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFPERCLKEN1\_CAN1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02624\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFPER\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02625\ \#endif}
\DoxyCodeLine{02626\ }
\DoxyCodeLine{02627\ \textcolor{comment}{\ \ /**********************/}}
\DoxyCodeLine{02628\ \ \ \textcolor{comment}{/*\ HF\ core\ sub-\/branch\ */}}
\DoxyCodeLine{02629\ \textcolor{comment}{\ \ /**********************/}}
\DoxyCodeLine{02630\ }
\DoxyCodeLine{02632\ \ \ cmuClock\_CORE\ =\ (CMU\_HFCORECLKDIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02633\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02634\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02635\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02636\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02637\ }
\DoxyCodeLine{02638\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFCORECLKEN0\_AES)}}
\DoxyCodeLine{02640\ \ \ cmuClock\_AES\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02641\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02642\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORECLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02643\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga44275f8e1a4184b1519c917f10f64a06}{\_CMU\_HFCORECLKEN0\_AES\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02644\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02645\ \#endif}
\DoxyCodeLine{02646\ }
\DoxyCodeLine{02647\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga24c93f45c5d9228f56eb5b01c083d97d}{CMU\_HFCORECLKEN0\_DMA}})}
\DoxyCodeLine{02649\ \ \ cmuClock\_DMA\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02650\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02651\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORECLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02652\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabf401f17ad6d1c62d0801f18ade113ed}{\_CMU\_HFCORECLKEN0\_DMA\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02653\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02654\ \#endif}
\DoxyCodeLine{02655\ }
\DoxyCodeLine{02656\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7628a8194e8dc987141c6017be0a7a7b}{CMU\_HFCORECLKEN0\_LE}})}
\DoxyCodeLine{02658\ \ \ cmuClock\_HFLE\ =\ (CMU\_HFCORECLKLEDIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02659\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02660\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORECLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02661\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8d979d9f67af8c7db77bf43ed6708af9}{\_CMU\_HFCORECLKEN0\_LE\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02662\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFLE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02663\ \#endif}
\DoxyCodeLine{02664\ }
\DoxyCodeLine{02665\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaccd0c9e3725bfabc3045da30763e60a2}{CMU\_HFCORECLKEN0\_EBI}})}
\DoxyCodeLine{02667\ \ \ cmuClock\_EBI\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02668\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02669\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORECLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02670\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac5a8206370d7cd6c948b99350860f543}{\_CMU\_HFCORECLKEN0\_EBI\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02671\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02672\ \#elif\ defined(\_CMU\_HFBUSCLKEN0\_EBI\_MASK)}
\DoxyCodeLine{02674\ \ \ cmuClock\_EBI\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02675\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02676\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02677\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_EBI\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02678\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02679\ \#endif}
\DoxyCodeLine{02680\ }
\DoxyCodeLine{02681\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_HFBUSCLKEN0\_ETH\_MASK)}
\DoxyCodeLine{02683\ \ \ cmuClock\_ETH\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02684\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02685\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02686\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_ETH\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02687\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02688\ \#endif}
\DoxyCodeLine{02689\ }
\DoxyCodeLine{02690\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_HFBUSCLKEN0\_SDIO\_MASK)}
\DoxyCodeLine{02692\ \ \ cmuClock\_SDIO\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02693\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02694\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02695\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_SDIO\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02696\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02697\ \#endif}
\DoxyCodeLine{02698\ }
\DoxyCodeLine{02699\ \#\textcolor{keywordflow}{if}\ defined(USBC\_CLOCK\_PRESENT)}
\DoxyCodeLine{02701\ \ \ cmuClock\_USBC\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02702\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_USBCCLKSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02703\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORECLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02704\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga059b30038bbe91d88f8ae4aeae2328b0}{\_CMU\_HFCORECLKEN0\_USBC\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02705\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_USBC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02706\ \#endif}
\DoxyCodeLine{02707\ \#\textcolor{keywordflow}{if}\ defined\ (USBR\_CLOCK\_PRESENT)}
\DoxyCodeLine{02709\ \ \ cmuClock\_USBR\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02710\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_USBRCLKSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02711\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_USBRCLK\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02712\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_USBCTRL\_USBCLKEN\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02713\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_USBR\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02714\ \#endif}
\DoxyCodeLine{02715\ }
\DoxyCodeLine{02716\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4734bcc381ac0f16635454dd90452b7a}{CMU\_HFCORECLKEN0\_USB}})}
\DoxyCodeLine{02718\ \ \ cmuClock\_USB\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02719\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02720\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORECLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02721\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga02ef7f6b3d27241b8885e7e0e2a7d819}{\_CMU\_HFCORECLKEN0\_USB\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02722\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02723\ \#elif\ defined(CMU\_HFBUSCLKEN0\_USB)}
\DoxyCodeLine{02725\ \ \ cmuClock\_USB\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02726\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02727\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFBUSCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02728\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_HFBUSCLKEN0\_USB\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02729\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_HFCORE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02730\ \#endif}
\DoxyCodeLine{02731\ }
\DoxyCodeLine{02732\ \textcolor{comment}{\ \ /***************/}}
\DoxyCodeLine{02733\ \ \ \textcolor{comment}{/*\ LF\ A\ branch\ */}}
\DoxyCodeLine{02734\ \textcolor{comment}{\ \ /***************/}}
\DoxyCodeLine{02735\ }
\DoxyCodeLine{02737\ \ \ cmuClock\_LFA\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02738\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFACLKSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02739\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02740\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02741\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFA\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02742\ }
\DoxyCodeLine{02743\ \textcolor{preprocessor}{\#if\ defined(CMU\_LFACLKEN0\_RTC)}}
\DoxyCodeLine{02745\ \ \ cmuClock\_RTC\ =\ (CMU\_LFAPRESC0\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02746\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02747\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFACLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02748\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab247708889eeae611c20687c6b19172f}{\_CMU\_LFACLKEN0\_RTC\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02749\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_RTC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02750\ \#endif}
\DoxyCodeLine{02751\ }
\DoxyCodeLine{02752\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab4103328ece11b77bfae3e264762b502}{CMU\_LFACLKEN0\_LETIMER0}})}
\DoxyCodeLine{02754\ \ \ cmuClock\_LETIMER0\ =\ (CMU\_LFAPRESC0\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02755\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02756\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFACLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02757\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga29a7b4b110d4b79eafc3291763b6e80d}{\_CMU\_LFACLKEN0\_LETIMER0\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02758\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LETIMER0\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02759\ \#endif}
\DoxyCodeLine{02760\ }
\DoxyCodeLine{02761\ \#\textcolor{keywordflow}{if}\ defined(CMU\_LFACLKEN0\_LETIMER1)}
\DoxyCodeLine{02763\ \ \ cmuClock\_LETIMER1\ =\ (CMU\_LFAPRESC0\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02764\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02765\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFACLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02766\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_LFACLKEN0\_LETIMER1\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02767\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LETIMER1\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02768\ \#endif}
\DoxyCodeLine{02769\ }
\DoxyCodeLine{02770\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga29fb9912cfbcb2fe183868c28cbfd539}{CMU\_LFACLKEN0\_LCD}})}
\DoxyCodeLine{02772\ \ \ cmuClock\_LCDpre\ =\ (CMU\_LFAPRESC0\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02773\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02774\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02775\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02776\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LCDPRE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02777\ }
\DoxyCodeLine{02780\ \ \ cmuClock\_LCD\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02781\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02782\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFACLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02783\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab9fc483d1743a89cdf9ea0e38f50a5c8}{\_CMU\_LFACLKEN0\_LCD\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02784\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LCD\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02785\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02786\ }
\DoxyCodeLine{02787\ \textcolor{preprocessor}{\#if\ defined(CMU\_PCNTCTRL\_PCNT0CLKEN)}}
\DoxyCodeLine{02789\ \ \ cmuClock\_PCNT0\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02790\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02791\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_PCNT\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02792\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5394211095dd0a150c236789d4daa99d}{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02793\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFA\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02794\ \#endif}
\DoxyCodeLine{02795\ }
\DoxyCodeLine{02796\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2ea10f21768a87a5038b3babc9b270a9}{CMU\_PCNTCTRL\_PCNT1CLKEN}})}
\DoxyCodeLine{02798\ \ \ cmuClock\_PCNT1\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02799\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02800\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_PCNT\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02801\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b16174bb527e5d1e488c3ca4b767ea5}{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02802\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFA\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02803\ \#endif}
\DoxyCodeLine{02804\ }
\DoxyCodeLine{02805\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8a42ce3e4fb4d3ff586a6a436f365902}{CMU\_PCNTCTRL\_PCNT2CLKEN}})}
\DoxyCodeLine{02807\ \ \ cmuClock\_PCNT2\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02808\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02809\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_PCNT\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02810\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d62a41377206bdb7888d3c6d8f0d0b2}{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02811\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFA\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02812\ \#endif}
\DoxyCodeLine{02813\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5eef36420027a6b9de673fc3fbbcc58e}{CMU\_LFACLKEN0\_LESENSE}})}
\DoxyCodeLine{02815\ \ \ cmuClock\_LESENSE\ =\ (CMU\_LFAPRESC0\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02816\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02817\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFACLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02818\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4a7706d001f224dcc580d41265240d23}{\_CMU\_LFACLKEN0\_LESENSE\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02819\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LESENSE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02820\ \#endif}
\DoxyCodeLine{02821\ }
\DoxyCodeLine{02822\ \textcolor{comment}{\ \ /***************/}}
\DoxyCodeLine{02823\ \ \ \textcolor{comment}{/*\ LF\ B\ branch\ */}}
\DoxyCodeLine{02824\ \textcolor{comment}{\ \ /***************/}}
\DoxyCodeLine{02825\ }
\DoxyCodeLine{02827\ \ \ cmuClock\_LFB\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02828\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFBCLKSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02829\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02830\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02831\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFB\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02832\ }
\DoxyCodeLine{02833\ \textcolor{preprocessor}{\#if\ defined(CMU\_LFBCLKEN0\_LEUART0)}}
\DoxyCodeLine{02835\ \ \ cmuClock\_LEUART0\ =\ (CMU\_LFBPRESC0\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02836\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02837\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFBCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02838\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf030fb4fbe9ebfd3b882b9525096c520}{\_CMU\_LFBCLKEN0\_LEUART0\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02839\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LEUART0\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02840\ \#endif}
\DoxyCodeLine{02841\ }
\DoxyCodeLine{02842\ \#\textcolor{keywordflow}{if}\ defined(CMU\_LFBCLKEN0\_CSEN)}
\DoxyCodeLine{02844\ \ \ cmuClock\_CSEN\_LF\ =\ (CMU\_LFBPRESC0\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02845\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02846\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFBCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02847\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_LFBCLKEN0\_CSEN\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02848\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_CSEN\_LF\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02849\ \#endif}
\DoxyCodeLine{02850\ }
\DoxyCodeLine{02851\ \#\textcolor{keywordflow}{if}\ defined(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga94c9522f122161f86cdc5c52f6dffe32}{CMU\_LFBCLKEN0\_LEUART1}})}
\DoxyCodeLine{02853\ \ \ cmuClock\_LEUART1\ =\ (CMU\_LFBPRESC0\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02854\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02855\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFBCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02856\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga449a2e5b0515074d3511bf6b92291877}{\_CMU\_LFBCLKEN0\_LEUART1\_SHIFT}}\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02857\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LEUART1\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02858\ \#endif}
\DoxyCodeLine{02859\ }
\DoxyCodeLine{02860\ \#\textcolor{keywordflow}{if}\ defined(CMU\_LFBCLKEN0\_SYSTICK)}
\DoxyCodeLine{02862\ \ \ cmuClock\_SYSTICK\ =\ (CMU\_LFBPRESC0\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02863\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02864\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFBCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02865\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_LFBCLKEN0\_SYSTICK\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02866\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LEUART0\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02867\ \#endif}
\DoxyCodeLine{02868\ }
\DoxyCodeLine{02869\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_LFCCLKEN0\_MASK)}
\DoxyCodeLine{02870\ \textcolor{comment}{\ \ /***************/}}
\DoxyCodeLine{02871\ \ \ \textcolor{comment}{/*\ LF\ C\ branch\ */}}
\DoxyCodeLine{02872\ \textcolor{comment}{\ \ /***************/}}
\DoxyCodeLine{02873\ }
\DoxyCodeLine{02875\ \ \ cmuClock\_LFC\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02876\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFCCLKSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02877\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02878\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02879\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02880\ }
\DoxyCodeLine{02881\ \#\textcolor{keywordflow}{if}\ defined(CMU\_LFCCLKEN0\_USBLE)}
\DoxyCodeLine{02883\ \ \ cmuClock\_USBLE\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02884\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFCCLKSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02885\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFCCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02886\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_LFCCLKEN0\_USBLE\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02887\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_USBLE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02888\ \#elif\ defined(CMU\_LFCCLKEN0\_USB)}
\DoxyCodeLine{02890\ \ \ cmuClock\_USBLE\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02891\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFCCLKSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02892\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFCCLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02893\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_LFCCLKEN0\_USB\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02894\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_USBLE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02895\ \#endif}
\DoxyCodeLine{02896\ \#endif}
\DoxyCodeLine{02897\ }
\DoxyCodeLine{02898\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_LFECLKEN0\_MASK)}
\DoxyCodeLine{02899\ \textcolor{comment}{\ \ /***************/}}
\DoxyCodeLine{02900\ \ \ \textcolor{comment}{/*\ LF\ E\ branch\ */}}
\DoxyCodeLine{02901\ \textcolor{comment}{\ \ /***************/}}
\DoxyCodeLine{02902\ }
\DoxyCodeLine{02904\ \ \ cmuClock\_LFE\ =\ (CMU\_NOPRESC\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02905\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFECLKSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02906\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02907\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02908\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFE\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02909\ }
\DoxyCodeLine{02911\ \#\textcolor{keywordflow}{if}\ defined\ (CMU\_LFECLKEN0\_RTCC)}
\DoxyCodeLine{02912\ \ \ cmuClock\_RTCC\ =\ (CMU\_LFEPRESC0\_REG\ <<\ CMU\_PRESC\_REG\_POS)}
\DoxyCodeLine{02913\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NOSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02914\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_LFECLKEN0\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02915\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_LFECLKEN0\_RTCC\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02916\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_RTCC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02917\ \#endif}
\DoxyCodeLine{02918\ \#endif}
\DoxyCodeLine{02919\ }
\DoxyCodeLine{02920\ \textcolor{comment}{\ \ /**********************************/}}
\DoxyCodeLine{02921\ \ \ \textcolor{comment}{/*\ Asynchronous\ peripheral\ clocks\ */}}
\DoxyCodeLine{02922\ \textcolor{comment}{\ \ /**********************************/}}
\DoxyCodeLine{02923\ }
\DoxyCodeLine{02924\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_ADCCTRL\_ADC0CLKSEL\_MASK)}
\DoxyCodeLine{02926\ \ \ cmuClock\_ADC0ASYNC\ =\ (CMU\_ADCASYNCDIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02927\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_ADC0ASYNCSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02928\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02929\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02930\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_ADC0ASYNC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02931\ \#endif}
\DoxyCodeLine{02932\ }
\DoxyCodeLine{02933\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_ADCCTRL\_ADC1CLKSEL\_MASK)}
\DoxyCodeLine{02935\ \ \ cmuClock\_ADC1ASYNC\ =\ (CMU\_ADCASYNCDIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02936\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_ADC1ASYNCSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02937\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_NO\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02938\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (0\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02939\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_ADC1ASYNC\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02940\ \#endif}
\DoxyCodeLine{02941\ }
\DoxyCodeLine{02942\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_SDIOCTRL\_SDIOCLKDIS\_MASK)}
\DoxyCodeLine{02944\ \ \ cmuClock\_SDIOREF\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02945\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_SDIOREFSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02946\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_SDIOREF\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02947\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_SDIOCTRL\_SDIOCLKDIS\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02948\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_SDIOREF\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02949\ \#endif}
\DoxyCodeLine{02950\ }
\DoxyCodeLine{02951\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_QSPICTRL\_QSPI0CLKDIS\_MASK)}
\DoxyCodeLine{02953\ \ \ cmuClock\_QSPI0REF\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02954\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_QSPI0REFSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02955\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_QSPI0REF\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02956\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_QSPICTRL\_QSPI0CLKDIS\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02957\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_QSPI0REF\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02958\ \#endif}
\DoxyCodeLine{02959\ }
\DoxyCodeLine{02960\ \#\textcolor{keywordflow}{if}\ defined(\_CMU\_PDMCTRL\_PDMCLKEN\_MASK)}
\DoxyCodeLine{02962\ \ \ cmuClock\_PDMREF\ =\ (CMU\_NODIV\_REG\ <<\ CMU\_DIV\_REG\_POS)}
\DoxyCodeLine{02963\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_PDMREFSEL\_REG\ <<\ CMU\_SEL\_REG\_POS)}
\DoxyCodeLine{02964\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_PDMREF\_EN\_REG\ <<\ CMU\_EN\_REG\_POS)}
\DoxyCodeLine{02965\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_CMU\_PDMCTRL\_PDMCLKEN\_SHIFT\ <<\ CMU\_EN\_BIT\_POS)}
\DoxyCodeLine{02966\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (CMU\_PDMREF\_CLK\_BRANCH\ <<\ CMU\_CLK\_BRANCH\_POS),}
\DoxyCodeLine{02967\ \#endif}
\DoxyCodeLine{02968\ \};}
\DoxyCodeLine{02969\ }
\DoxyCodeLine{02971\ \textcolor{comment}{/*\ Deprecated\ CMU\_Clock\_TypeDef\ member\ */}}
\DoxyCodeLine{02972\ \textcolor{preprocessor}{\#define\ cmuClock\_CORELE\ cmuClock\_HFLE}}
\DoxyCodeLine{02976\ SL\_ENUM(CMU\_Osc\_TypeDef)\ \{}
\DoxyCodeLine{02977\ \ \ cmuOsc\_LFXO,\ \ \ \ \ }
\DoxyCodeLine{02978\ \ \ cmuOsc\_LFRCO,\ \ \ \ }
\DoxyCodeLine{02979\ \ \ cmuOsc\_HFXO,\ \ \ \ \ }
\DoxyCodeLine{02980\ \ \ cmuOsc\_HFRCO,\ \ \ \ }
\DoxyCodeLine{02981\ \ \ cmuOsc\_AUXHFRCO,\ }
\DoxyCodeLine{02982\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_STATUS\_USHFRCOENS\_MASK)}}
\DoxyCodeLine{02983\ \ \ cmuOsc\_USHFRCO,\ \ }
\DoxyCodeLine{02984\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02985\ \textcolor{preprocessor}{\#if\ defined(CMU\_LFCLKSEL\_LFAE\_ULFRCO)\ ||\ defined(CMU\_LFACLKSEL\_LFA\_ULFRCO)}}
\DoxyCodeLine{02986\ \ \ cmuOsc\_ULFRCO,\ \ \ }
\DoxyCodeLine{02987\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02988\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFCLKSTATUS\_SELECTED\_CLKIN0)}}
\DoxyCodeLine{02989\ \ \ cmuOsc\_CLKIN0,\ \ \ }
\DoxyCodeLine{02990\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02991\ \textcolor{preprocessor}{\#if\ defined(PLFRCO\_PRESENT)}}
\DoxyCodeLine{02992\ \ \ cmuOsc\_PLFRCO,\ \ \ }
\DoxyCodeLine{02993\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02994\ \};}
\DoxyCodeLine{02995\ }
\DoxyCodeLine{02997\ SL\_ENUM(CMU\_OscMode\_TypeDef)\ \{}
\DoxyCodeLine{02998\ \ \ cmuOscMode\_Crystal,\ \ \ }
\DoxyCodeLine{02999\ \ \ cmuOscMode\_AcCoupled,\ }
\DoxyCodeLine{03000\ \ \ cmuOscMode\_External,\ \ }
\DoxyCodeLine{03001\ \};}
\DoxyCodeLine{03002\ }
\DoxyCodeLine{03004\ SL\_ENUM(CMU\_Select\_TypeDef)\ \{}
\DoxyCodeLine{03005\ \ \ cmuSelect\_Error,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03006\ \ \ cmuSelect\_Disabled,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03007\ \ \ cmuSelect\_LFXO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03008\ \ \ cmuSelect\_LFRCO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03009\ \ \ cmuSelect\_HFXO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03010\ \ \ cmuSelect\_HFRCO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03011\ \ \ cmuSelect\_HFCLKLE,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03012\ \ \ cmuSelect\_AUXHFRCO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03013\ \ \ cmuSelect\_HFSRCCLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03014\ \ \ cmuSelect\_HFCLK,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03016\ \textcolor{preprocessor}{\#if\ defined(CMU\_STATUS\_USHFRCOENS)}}
\DoxyCodeLine{03017\ \ \ cmuSelect\_USHFRCO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03018\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03019\ \textcolor{preprocessor}{\#if\ defined(CMU\_CMD\_HFCLKSEL\_USHFRCODIV2)}}
\DoxyCodeLine{03020\ \ \ cmuSelect\_USHFRCODIV2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03021\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03022\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFXOCTRL\_HFXOX2EN)}}
\DoxyCodeLine{03023\ \ \ cmuSelect\_HFXOX2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03025\ \textcolor{preprocessor}{\#if\ defined(CMU\_LFCLKSEL\_LFAE\_ULFRCO)\ ||\ defined(CMU\_LFACLKSEL\_LFA\_ULFRCO)}}
\DoxyCodeLine{03026\ \ \ cmuSelect\_ULFRCO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03027\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03028\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFCLKSTATUS\_SELECTED\_HFRCODIV2)}}
\DoxyCodeLine{03029\ \ \ cmuSelect\_HFRCODIV2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03030\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03031\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFCLKSTATUS\_SELECTED\_CLKIN0)}}
\DoxyCodeLine{03032\ \ \ cmuSelect\_CLKIN0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03033\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03034\ \textcolor{preprocessor}{\#if\ defined(PLFRCO\_PRESENT)}}
\DoxyCodeLine{03035\ \ \ cmuSelect\_PLFRCO,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03036\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03037\ \};}
\DoxyCodeLine{03038\ }
\DoxyCodeLine{03039\ \textcolor{preprocessor}{\#if\ defined(CMU\_HFCORECLKEN0\_LE)}}
\DoxyCodeLine{03041\ \textcolor{comment}{/*\ Deprecated\ CMU\_Select\_TypeDef\ member\ */}}
\DoxyCodeLine{03042\ \textcolor{preprocessor}{\#define\ cmuSelect\_CORELEDIV2\ \ \ \ cmuSelect\_HFCLKLE}}
\DoxyCodeLine{03044\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03045\ }
\DoxyCodeLine{03046\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_HFXOCTRL\_PEAKDETSHUNTOPTMODE\_MASK)\ ||\ defined(\_CMU\_HFXOCTRL\_PEAKDETMODE\_MASK)}}
\DoxyCodeLine{03048\ SL\_ENUM\_GENERIC(CMU\_HFXOTuningMode\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{03049\ \ \ cmuHFXOTuningMode\_Auto\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0,}
\DoxyCodeLine{03050\ \ \ cmuHFXOTuningMode\_PeakDetectCommand\ \ =\ CMU\_CMD\_HFXOPEAKDETSTART,\ \ \ }
\DoxyCodeLine{03051\ \textcolor{preprocessor}{\#if\ defined(CMU\_CMD\_HFXOSHUNTOPTSTART)}}
\DoxyCodeLine{03052\ \ \ cmuHFXOTuningMode\_ShuntCommand\ \ \ \ \ \ \ =\ CMU\_CMD\_HFXOSHUNTOPTSTART,\ \ }
\DoxyCodeLine{03053\ \ \ cmuHFXOTuningMode\_PeakShuntCommand\ \ \ =\ CMU\_CMD\_HFXOPEAKDETSTART\ \ \ \ }
\DoxyCodeLine{03054\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ CMU\_CMD\_HFXOSHUNTOPTSTART,}
\DoxyCodeLine{03055\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03056\ \};}
\DoxyCodeLine{03057\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03058\ }
\DoxyCodeLine{03059\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CTRL\_LFXOBOOST\_MASK)}}
\DoxyCodeLine{03061\ SL\_ENUM(CMU\_LFXOBoost\_TypeDef)\ \{}
\DoxyCodeLine{03062\ \ \ cmuLfxoBoost70\ \ \ \ \ \ \ \ \ =\ 0x0,}
\DoxyCodeLine{03063\ \ \ cmuLfxoBoost100\ \ \ \ \ \ \ \ =\ 0x2,}
\DoxyCodeLine{03064\ \textcolor{preprocessor}{\#if\ defined(\_EMU\_AUXCTRL\_REDLFXOBOOST\_MASK)}}
\DoxyCodeLine{03065\ \ \ cmuLfxoBoost70Reduced\ \ =\ 0x1,}
\DoxyCodeLine{03066\ \ \ cmuLfxoBoost100Reduced\ =\ 0x3,}
\DoxyCodeLine{03067\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03068\ \};}
\DoxyCodeLine{03069\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03070\ }
\DoxyCodeLine{03071\ \textcolor{preprocessor}{\#if\ defined(CMU\_OSCENCMD\_DPLLEN)}}
\DoxyCodeLine{03073\ SL\_ENUM\_GENERIC(CMU\_DPLLClkSel\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{03074\ \ \ cmuDPLLClkSel\_Hfxo\ \ \ =\ \_CMU\_DPLLCTRL\_REFSEL\_HFXO,\ \ \ }
\DoxyCodeLine{03075\ \ \ cmuDPLLClkSel\_Lfxo\ \ \ =\ \_CMU\_DPLLCTRL\_REFSEL\_LFXO,\ \ \ }
\DoxyCodeLine{03076\ \ \ cmuDPLLClkSel\_Clkin0\ =\ \_CMU\_DPLLCTRL\_REFSEL\_CLKIN0\ \ }
\DoxyCodeLine{03077\ \};}
\DoxyCodeLine{03078\ }
\DoxyCodeLine{03080\ SL\_ENUM\_GENERIC(CMU\_DPLLEdgeSel\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{03081\ \ \ cmuDPLLEdgeSel\_Fall\ =\ \_CMU\_DPLLCTRL\_EDGESEL\_FALL,\ \ \ }
\DoxyCodeLine{03082\ \ \ cmuDPLLEdgeSel\_Rise\ =\ \_CMU\_DPLLCTRL\_EDGESEL\_RISE\ \ \ \ }
\DoxyCodeLine{03083\ \};}
\DoxyCodeLine{03084\ }
\DoxyCodeLine{03086\ SL\_ENUM\_GENERIC(CMU\_DPLLLockMode\_TypeDef,\ uint32\_t)\ \{}
\DoxyCodeLine{03087\ \ \ cmuDPLLLockMode\_Freq\ \ =\ \_CMU\_DPLLCTRL\_MODE\_FREQLL,\ \ }
\DoxyCodeLine{03088\ \ \ cmuDPLLLockMode\_Phase\ =\ \_CMU\_DPLLCTRL\_MODE\_PHASELL\ \ }
\DoxyCodeLine{03089\ \};}
\DoxyCodeLine{03090\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{//\ CMU\_OSCENCMD\_DPLLEN}}
\DoxyCodeLine{03091\ }
\DoxyCodeLine{03092\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{03093\ \textcolor{comment}{\ *******************************\ \ \ STRUCTS\ \ \ ***********************************}}
\DoxyCodeLine{03094\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{03095\ }
\DoxyCodeLine{03099\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{03100\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_LFXOCTRL\_MASK)}}
\DoxyCodeLine{03101\ \ \ uint8\_t\ ctune;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03102\ \ \ uint8\_t\ gain;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03103\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03104\ \ \ CMU\_LFXOBoost\_TypeDef\ boost;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03105\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03106\ \ \ uint8\_t\ timeout;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03107\ \ \ CMU\_OscMode\_TypeDef\ mode;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03108\ \}\ CMU\_LFXOInit\_TypeDef;}
\DoxyCodeLine{03109\ }
\DoxyCodeLine{03110\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_LFXOCTRL\_MASK)}}
\DoxyCodeLine{03112\ \textcolor{preprocessor}{\#define\ CMU\_LFXOINIT\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03113\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03114\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_LFXOCTRL\_TUNING\_DEFAULT,\ \ \ }\textcolor{comment}{/*\ Default\ CTUNE\ value,\ 0\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03115\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_LFXOCTRL\_GAIN\_DEFAULT,\ \ \ \ \ }\textcolor{comment}{/*\ Default\ gain,\ 2\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03116\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_LFXOCTRL\_TIMEOUT\_DEFAULT,\ \ }\textcolor{comment}{/*\ Default\ start-\/up\ delay,\ 32\ K\ cycles\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03117\ \textcolor{preprocessor}{\ \ \ \ cmuOscMode\_Crystal,\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Crystal\ oscillator\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03118\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{03120\ \textcolor{preprocessor}{\#define\ CMU\_LFXOINIT\_EXTERNAL\_CLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03121\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03122\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CTUNE\ value\ needed\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03123\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ LFXO\ startup\ gain\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03124\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_LFXOCTRL\_TIMEOUT\_2CYCLES,\ \ }\textcolor{comment}{/*\ Minimal\ lfxo\ start-\/up\ delay,\ 2\ cycles\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03125\ \textcolor{preprocessor}{\ \ \ \ cmuOscMode\_External,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ External\ digital\ clock\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03126\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{03127\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03129\ \textcolor{preprocessor}{\#define\ CMU\_LFXOINIT\_DEFAULT\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03130\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03131\ \textcolor{preprocessor}{\ \ \ \ cmuLfxoBoost70,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03132\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT,\ \(\backslash\)}}
\DoxyCodeLine{03133\ \textcolor{preprocessor}{\ \ \ \ cmuOscMode\_Crystal,\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03134\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{03136\ \textcolor{preprocessor}{\#define\ CMU\_LFXOINIT\_EXTERNAL\_CLOCK\ \(\backslash\)}}
\DoxyCodeLine{03137\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03138\ \textcolor{preprocessor}{\ \ \ \ cmuLfxoBoost70,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03139\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES,\ \ \(\backslash\)}}
\DoxyCodeLine{03140\ \textcolor{preprocessor}{\ \ \ \ cmuOscMode\_External,\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03141\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{03142\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03143\ }
\DoxyCodeLine{03147\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{03148\ \textcolor{preprocessor}{\#if\ defined(\_SILICON\_LABS\_32B\_SERIES\_1)\ \&\&\ (\_SILICON\_LABS\_GECKO\_INTERNAL\_SDID\ >=\ 100)}}
\DoxyCodeLine{03149\ \ \ uint16\_t\ ctuneStartup;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03150\ \ \ uint16\_t\ ctuneSteadyState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03151\ \ \ uint16\_t\ xoCoreBiasTrimStartup;\ \ \ \ \ \ \ }
\DoxyCodeLine{03152\ \ \ uint16\_t\ xoCoreBiasTrimSteadyState;\ \ \ }
\DoxyCodeLine{03153\ \ \ uint8\_t\ timeoutPeakDetect;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03154\ \ \ uint8\_t\ timeoutSteady;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03155\ \ \ uint8\_t\ timeoutStartup;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03156\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_HFXOCTRL\_MASK)}}
\DoxyCodeLine{03157\ \ \ \textcolor{keywordtype}{bool}\ lowPowerMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03158\ \ \ \textcolor{keywordtype}{bool}\ autoStartEm01;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03159\ \ \ \textcolor{keywordtype}{bool}\ autoSelEm01;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03160\ \ \ \textcolor{keywordtype}{bool}\ autoStartSelOnRacWakeup;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03161\ \ \ uint16\_t\ ctuneStartup;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03162\ \ \ uint16\_t\ ctuneSteadyState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03163\ \ \ uint8\_t\ regIshSteadyState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03164\ \ \ uint8\_t\ xoCoreBiasTrimStartup;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{03165\ \ \ uint8\_t\ xoCoreBiasTrimSteadyState;\ \ \ \ }
\DoxyCodeLine{03166\ \ \ uint8\_t\ thresholdPeakDetect;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03167\ \ \ uint8\_t\ timeoutShuntOptimization;\ \ \ \ \ }
\DoxyCodeLine{03168\ \ \ uint8\_t\ timeoutPeakDetect;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03169\ \ \ uint8\_t\ timeoutSteady;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03170\ \ \ uint8\_t\ timeoutStartup;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03171\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03172\ \ \ uint8\_t\ boost;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03173\ \ \ uint8\_t\ timeout;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03174\ \ \ \textcolor{keywordtype}{bool}\ glitchDetector;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03175\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03176\ \ \ CMU\_OscMode\_TypeDef\ mode;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03177\ \}\ CMU\_HFXOInit\_TypeDef;}
\DoxyCodeLine{03178\ }
\DoxyCodeLine{03179\ \textcolor{preprocessor}{\#if\ defined(\_SILICON\_LABS\_32B\_SERIES\_1)\ \&\&\ (\_SILICON\_LABS\_GECKO\_INTERNAL\_SDID\ >=\ 100)}}
\DoxyCodeLine{03181\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03182\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03183\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOSTARTUPCTRL\_CTUNE\_DEFAULT,\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03184\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOSTEADYSTATECTRL\_CTUNE\_DEFAULT,\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03185\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOSTARTUPCTRL\_IBTRIMXOCORE\_DEFAULT,\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03186\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOSTEADYSTATECTRL\_IBTRIMXOCORE\_DEFAULT,\ \(\backslash\)}}
\DoxyCodeLine{03187\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOTIMEOUTCTRL\_PEAKDETTIMEOUT\_DEFAULT,\ \ \ \(\backslash\)}}
\DoxyCodeLine{03188\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOTIMEOUTCTRL\_STEADYTIMEOUT\_DEFAULT,\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03189\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOTIMEOUTCTRL\_STARTUPTIMEOUT\_DEFAULT,\ \ \ \(\backslash\)}}
\DoxyCodeLine{03190\ \textcolor{preprocessor}{\ \ \ \ cmuOscMode\_Crystal,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03191\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{03193\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_EXTERNAL\_CLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03194\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03195\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOSTARTUPCTRL\_CTUNE\_DEFAULT,\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03196\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOSTEADYSTATECTRL\_CTUNE\_DEFAULT,\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03197\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOSTARTUPCTRL\_IBTRIMXOCORE\_DEFAULT,\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03198\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOSTEADYSTATECTRL\_IBTRIMXOCORE\_DEFAULT,\ \(\backslash\)}}
\DoxyCodeLine{03199\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOTIMEOUTCTRL\_PEAKDETTIMEOUT\_DEFAULT,\ \ \ \(\backslash\)}}
\DoxyCodeLine{03200\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOTIMEOUTCTRL\_STEADYTIMEOUT\_DEFAULT,\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03201\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOTIMEOUTCTRL\_STARTUPTIMEOUT\_DEFAULT,\ \ \ \(\backslash\)}}
\DoxyCodeLine{03202\ \textcolor{preprocessor}{\ \ \ \ cmuOscMode\_External,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03203\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{03204\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_HFXOCTRL\_MASK)}}
\DoxyCodeLine{03209\ \textcolor{preprocessor}{\#if\ defined(\_EFR\_DEVICE)}}
\DoxyCodeLine{03210\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03211\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03212\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ }\textcolor{comment}{/*\ Low-\/noise\ mode\ for\ EFR32\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03213\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ }\textcolor{comment}{/*\ @deprecated\ no\ longer\ in\ use\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03214\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ }\textcolor{comment}{/*\ @deprecated\ no\ longer\ in\ use\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03215\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ }\textcolor{comment}{/*\ @deprecated\ no\ longer\ in\ use\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03216\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOSTARTUPCTRL\_CTUNE\_DEFAULT,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03217\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOSTEADYSTATECTRL\_CTUNE\_DEFAULT,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03218\ \textcolor{preprocessor}{\ \ \ \ 0xA,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Default\ Shunt\ steady-\/state\ current\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03219\ \textcolor{preprocessor}{\ \ \ \ 0x20,\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Matching\ errata\ fix\ in\ @ref\ CHIP\_Init()\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03220\ \textcolor{preprocessor}{\ \ \ \ 0x7,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Recommended\ steady-\/state\ XO\ core\ bias\ current\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03221\ \textcolor{preprocessor}{\ \ \ \ 0x6,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Recommended\ peak\ detection\ threshold\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03222\ \textcolor{preprocessor}{\ \ \ \ 0x2,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Recommended\ shunt\ optimization\ timeout\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03223\ \textcolor{preprocessor}{\ \ \ \ 0xA,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Recommended\ peak\ detection\ timeout\ \ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03224\ \textcolor{preprocessor}{\ \ \ \ 0x4,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Recommended\ steady\ timeout\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03225\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOTIMEOUTCTRL\_STARTUPTIMEOUT\_DEFAULT,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03226\ \textcolor{preprocessor}{\ \ \ \ cmuOscMode\_Crystal,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03227\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{03228\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ EFM32\ device\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03229\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03230\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03231\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Low-\/power\ mode\ for\ EFM32\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03232\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ }\textcolor{comment}{/*\ @deprecated\ no\ longer\ in\ use\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03233\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ }\textcolor{comment}{/*\ @deprecated\ no\ longer\ in\ use\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03234\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ }\textcolor{comment}{/*\ @deprecated\ no\ longer\ in\ use\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03235\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOSTARTUPCTRL\_CTUNE\_DEFAULT,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03236\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOSTEADYSTATECTRL\_CTUNE\_DEFAULT,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03237\ \textcolor{preprocessor}{\ \ \ \ 0xA,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Default\ shunt\ steady-\/state\ current\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03238\ \textcolor{preprocessor}{\ \ \ \ 0x20,\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Matching\ errata\ fix\ in\ @ref\ CHIP\_Init()\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03239\ \textcolor{preprocessor}{\ \ \ \ 0x7,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Recommended\ steady-\/state\ osc\ core\ bias\ current\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03240\ \textcolor{preprocessor}{\ \ \ \ 0x6,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Recommended\ peak\ detection\ threshold\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03241\ \textcolor{preprocessor}{\ \ \ \ 0x2,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Recommended\ shunt\ optimization\ timeout\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03242\ \textcolor{preprocessor}{\ \ \ \ 0xA,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Recommended\ peak\ detection\ timeout\ \ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03243\ \textcolor{preprocessor}{\ \ \ \ 0x4,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Recommended\ steady\ timeout\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03244\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOTIMEOUTCTRL\_STARTUPTIMEOUT\_DEFAULT,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03245\ \textcolor{preprocessor}{\ \ \ \ cmuOscMode\_Crystal,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03246\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{03247\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_EFR\_DEVICE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03249\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_EXTERNAL\_CLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03250\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03251\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Low-\/power\ mode\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03252\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ }\textcolor{comment}{/*\ @deprecated\ no\ longer\ in\ use\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03253\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ }\textcolor{comment}{/*\ @deprecated\ no\ longer\ in\ use\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03254\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ }\textcolor{comment}{/*\ @deprecated\ no\ longer\ in\ use\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03255\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Startup\ CTUNE=0\ recommended\ for\ external\ clock\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03256\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Steady\ \ CTUNE=0\ recommended\ for\ external\ clock\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03257\ \textcolor{preprocessor}{\ \ \ \ 0xA,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Default\ shunt\ steady-\/state\ current\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03258\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Startup\ IBTRIMXOCORE=0\ recommended\ for\ external\ clock\ */}\textcolor{preprocessor}{\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03259\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Steady\ \ IBTRIMXOCORE=0\ recommended\ for\ external\ clock\ */}\textcolor{preprocessor}{\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03260\ \textcolor{preprocessor}{\ \ \ \ 0x6,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Recommended\ peak\ detection\ threshold\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03261\ \textcolor{preprocessor}{\ \ \ \ 0x2,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Recommended\ shunt\ optimization\ timeout\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03262\ \textcolor{preprocessor}{\ \ \ \ 0x0,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Peak-\/detect\ not\ recommended\ for\ external\ clock\ usage\ */}\textcolor{preprocessor}{\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03263\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOTIMEOUTCTRL\_STEADYTIMEOUT\_2CYCLES,\ }\textcolor{comment}{/*\ Minimal\ steady\ timeout\ */}\textcolor{preprocessor}{\ \ \ \(\backslash\)}}
\DoxyCodeLine{03264\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_HFXOTIMEOUTCTRL\_STARTUPTIMEOUT\_2CYCLES,\ }\textcolor{comment}{/*\ Minimal\ startup\ timeout\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03265\ \textcolor{preprocessor}{\ \ \ \ cmuOscMode\_External,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03266\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{03267\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ \_CMU\_HFXOCTRL\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03271\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03272\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03273\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_CTRL\_HFXOBOOST\_DEFAULT,\ }\textcolor{comment}{/*\ 100\%\ HFXO\ boost\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03274\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT,\ }\textcolor{comment}{/*\ 16\ K\ startup\ delay\ */}\textcolor{preprocessor}{\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03275\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ glitch\ detector\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03276\ \textcolor{preprocessor}{\ \ \ \ cmuOscMode\_Crystal,\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Crystal\ oscillator\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03277\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{03279\ \textcolor{preprocessor}{\#define\ CMU\_HFXOINIT\_EXTERNAL\_CLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03280\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03281\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Minimal\ HFXO\ boost,\ 50\%\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03282\ \textcolor{preprocessor}{\ \ \ \ \_CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES,\ }\textcolor{comment}{/*\ Minimal\ startup\ delay,\ 8\ cycles\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03283\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ glitch\ detector\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03284\ \textcolor{preprocessor}{\ \ \ \ cmuOscMode\_External,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ External\ digital\ clock\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03285\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{03286\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_CMU\_HFXOCTRL\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03287\ }
\DoxyCodeLine{03288\ \textcolor{preprocessor}{\#if\ defined(CMU\_OSCENCMD\_DPLLEN)}}
\DoxyCodeLine{03291\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{03292\ \ \ uint32\_t\ \ frequency;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03293\ \ \ uint16\_t\ \ n;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03294\ \ \ uint16\_t\ \ m;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03295\ \ \ uint8\_t\ \ \ ssInterval;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03296\ \ \ uint8\_t\ \ \ ssAmplitude;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03297\ \ \ CMU\_DPLLClkSel\_TypeDef\ \ \ \ refClk;\ \ \ \ \ }
\DoxyCodeLine{03298\ \ \ CMU\_DPLLEdgeSel\_TypeDef\ \ \ edgeSel;\ \ \ \ }
\DoxyCodeLine{03299\ \ \ CMU\_DPLLLockMode\_TypeDef\ \ lockMode;\ \ \ }
\DoxyCodeLine{03300\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ autoRecover;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{03301\ \}\ CMU\_DPLLInit\_TypeDef;}
\DoxyCodeLine{03302\ }
\DoxyCodeLine{03307\ \textcolor{preprocessor}{\#define\ CMU\_DPLL\_LFXO\_TO\_40MHZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03308\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03309\ \textcolor{preprocessor}{\ \ \ \ 39998805,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Target\ frequency.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03310\ \textcolor{preprocessor}{\ \ \ \ 3661,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Factor\ N.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03311\ \textcolor{preprocessor}{\ \ \ \ 2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Factor\ M.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03312\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ spread\ spectrum\ clocking.\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03313\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ spread\ spectrum\ clocking.\ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03314\ \textcolor{preprocessor}{\ \ \ \ cmuDPLLClkSel\_Lfxo,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ LFXO\ as\ reference\ clock.\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03315\ \textcolor{preprocessor}{\ \ \ \ cmuDPLLEdgeSel\_Fall,\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ falling\ edge\ of\ ref\ clock.\ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03316\ \textcolor{preprocessor}{\ \ \ \ cmuDPLLLockMode\_Freq,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ frequency\ lock\ mode.\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03317\ \textcolor{preprocessor}{\ \ \ \ true\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ automatic\ lock\ recovery.\ \ \ \ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{03318\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{03319\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{//\ CMU\_OSCENCMD\_DPLLEN}}
\DoxyCodeLine{03320\ }
\DoxyCodeLine{03321\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{03322\ \textcolor{comment}{\ *****************************\ \ \ PROTOTYPES\ \ \ **********************************}}
\DoxyCodeLine{03323\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{03324\ }
\DoxyCodeLine{03325\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_AUXHFRCOCTRL\_BAND\_MASK)}}
\DoxyCodeLine{03326\ CMU\_AUXHFRCOBand\_TypeDef\ \ CMU\_AUXHFRCOBandGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03327\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_AUXHFRCOBandSet(CMU\_AUXHFRCOBand\_TypeDef\ band);}
\DoxyCodeLine{03328\ }
\DoxyCodeLine{03329\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_AUXHFRCOCTRL\_FREQRANGE\_MASK)}}
\DoxyCodeLine{03330\ CMU\_AUXHFRCOFreq\_TypeDef\ \ CMU\_AUXHFRCOBandGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03331\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_AUXHFRCOBandSet(CMU\_AUXHFRCOFreq\_TypeDef\ setFreq);}
\DoxyCodeLine{03332\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03333\ }
\DoxyCodeLine{03334\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_Calibrate(uint32\_t\ HFCycles,\ CMU\_Osc\_TypeDef\ reference);}
\DoxyCodeLine{03335\ }
\DoxyCodeLine{03336\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_CALCTRL\_UPSEL\_MASK)\ \&\&\ defined(\_CMU\_CALCTRL\_DOWNSEL\_MASK)}}
\DoxyCodeLine{03337\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_CalibrateConfig(uint32\_t\ downCycles,\ CMU\_Osc\_TypeDef\ downSel,}
\DoxyCodeLine{03338\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_Osc\_TypeDef\ upSel);}
\DoxyCodeLine{03339\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03340\ }
\DoxyCodeLine{03341\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_CalibrateCountGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03342\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClockEnable(CMU\_Clock\_TypeDef\ clock,\ \textcolor{keywordtype}{bool}\ enable);}
\DoxyCodeLine{03343\ CMU\_ClkDiv\_TypeDef\ \ \ \ CMU\_ClockDivGet(CMU\_Clock\_TypeDef\ clock);}
\DoxyCodeLine{03344\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClockDivSet(CMU\_Clock\_TypeDef\ clock,\ CMU\_ClkDiv\_TypeDef\ div);}
\DoxyCodeLine{03345\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClockFreqGet(CMU\_Clock\_TypeDef\ clock);}
\DoxyCodeLine{03346\ }
\DoxyCodeLine{03347\ \textcolor{preprocessor}{\#if\ defined(\_SILICON\_LABS\_32B\_SERIES\_1)}}
\DoxyCodeLine{03348\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClockPrescSet(CMU\_Clock\_TypeDef\ clock,\ CMU\_ClkPresc\_TypeDef\ presc);}
\DoxyCodeLine{03349\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClockPrescGet(CMU\_Clock\_TypeDef\ clock);}
\DoxyCodeLine{03350\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03351\ }
\DoxyCodeLine{03352\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_ClockSelectSet(CMU\_Clock\_TypeDef\ clock,\ CMU\_Select\_TypeDef\ ref);}
\DoxyCodeLine{03353\ CMU\_Select\_TypeDef\ \ \ \ CMU\_ClockSelectGet(CMU\_Clock\_TypeDef\ clock);}
\DoxyCodeLine{03354\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_LF\_ClockPrecisionGet(CMU\_Clock\_TypeDef\ clock);}
\DoxyCodeLine{03355\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HF\_ClockPrecisionGet(CMU\_Clock\_TypeDef\ clock);}
\DoxyCodeLine{03356\ }
\DoxyCodeLine{03357\ \textcolor{preprocessor}{\#if\ defined(CMU\_OSCENCMD\_DPLLEN)}}
\DoxyCodeLine{03358\ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_DPLLLock(\textcolor{keyword}{const}\ CMU\_DPLLInit\_TypeDef\ *init);}
\DoxyCodeLine{03359\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03360\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_FreezeEnable(\textcolor{keywordtype}{bool}\ enable);}
\DoxyCodeLine{03361\ }
\DoxyCodeLine{03362\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_HFRCOCTRL\_BAND\_MASK)}}
\DoxyCodeLine{03363\ CMU\_HFRCOBand\_TypeDef\ CMU\_HFRCOBandGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03364\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFRCOBandSet(CMU\_HFRCOBand\_TypeDef\ band);}
\DoxyCodeLine{03365\ }
\DoxyCodeLine{03366\ \textcolor{preprocessor}{\#elif\ defined(\_CMU\_HFRCOCTRL\_FREQRANGE\_MASK)}}
\DoxyCodeLine{03367\ CMU\_HFRCOFreq\_TypeDef\ CMU\_HFRCOBandGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03368\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFRCOBandSet(CMU\_HFRCOFreq\_TypeDef\ setFreq);}
\DoxyCodeLine{03369\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03370\ }
\DoxyCodeLine{03371\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_HFRCOCTRL\_SUDELAY\_MASK)}}
\DoxyCodeLine{03372\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFRCOStartupDelayGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03373\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFRCOStartupDelaySet(uint32\_t\ delay);}
\DoxyCodeLine{03374\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03375\ }
\DoxyCodeLine{03376\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_USHFRCOCTRL\_FREQRANGE\_MASK)}}
\DoxyCodeLine{03377\ CMU\_USHFRCOFreq\_TypeDef\ CMU\_USHFRCOBandGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03378\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_USHFRCOBandSet(CMU\_USHFRCOFreq\_TypeDef\ setFreq);}
\DoxyCodeLine{03379\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_USHFRCOFreqGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03380\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03381\ }
\DoxyCodeLine{03382\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_HFXOCTRL\_AUTOSTARTEM0EM1\_MASK)}}
\DoxyCodeLine{03383\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOAutostartEnable(uint32\_t\ userSel,}
\DoxyCodeLine{03384\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ enEM0EM1Start,}
\DoxyCodeLine{03385\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ enEM0EM1StartSel);}
\DoxyCodeLine{03386\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03387\ }
\DoxyCodeLine{03388\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOInit(\textcolor{keyword}{const}\ CMU\_HFXOInit\_TypeDef\ *hfxoInit);}
\DoxyCodeLine{03389\ }
\DoxyCodeLine{03390\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_LCDClkFDIVGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03391\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_LCDClkFDIVSet(uint32\_t\ div);}
\DoxyCodeLine{03392\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_LFXOInit(\textcolor{keyword}{const}\ CMU\_LFXOInit\_TypeDef\ *lfxoInit);}
\DoxyCodeLine{03393\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_LFXOPrecisionSet(uint16\_t\ precision);}
\DoxyCodeLine{03394\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_LFXOPrecisionGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03395\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOPrecisionSet(uint16\_t\ precision);}
\DoxyCodeLine{03396\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOPrecisionGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03397\ }
\DoxyCodeLine{03398\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_OscillatorEnable(CMU\_Osc\_TypeDef\ osc,\ \textcolor{keywordtype}{bool}\ enable,\ \textcolor{keywordtype}{bool}\ wait);}
\DoxyCodeLine{03399\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_OscillatorTuningGet(CMU\_Osc\_TypeDef\ osc);}
\DoxyCodeLine{03400\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_OscillatorTuningSet(CMU\_Osc\_TypeDef\ osc,\ uint32\_t\ val);}
\DoxyCodeLine{03401\ }
\DoxyCodeLine{03402\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_HFXOCTRL\_PEAKDETSHUNTOPTMODE\_MASK)\ ||\ defined(\_CMU\_HFXOCTRL\_PEAKDETMODE\_MASK)}}
\DoxyCodeLine{03403\ \textcolor{keywordtype}{bool}\ CMU\_OscillatorTuningWait(CMU\_Osc\_TypeDef\ osc,\ CMU\_HFXOTuningMode\_TypeDef\ mode);}
\DoxyCodeLine{03404\ \textcolor{keywordtype}{bool}\ CMU\_OscillatorTuningOptimize(CMU\_Osc\_TypeDef\ osc,}
\DoxyCodeLine{03405\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_HFXOTuningMode\_TypeDef\ mode,}
\DoxyCodeLine{03406\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ wait);}
\DoxyCodeLine{03407\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03408\ }
\DoxyCodeLine{03409\ \textcolor{preprocessor}{\#if\ (\_SILICON\_LABS\_32B\_SERIES\ <\ 2)}}
\DoxyCodeLine{03410\ \textcolor{keywordtype}{void}\ CMU\_PCNTClockExternalSet(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ instance,\ \textcolor{keywordtype}{bool}\ external);}
\DoxyCodeLine{03411\ \textcolor{keywordtype}{bool}\ CMU\_PCNTClockExternalGet(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ instance);}
\DoxyCodeLine{03412\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03413\ }
\DoxyCodeLine{03414\ \textcolor{preprocessor}{\#if\ defined(\_CMU\_USHFRCOCONF\_BAND\_MASK)}}
\DoxyCodeLine{03415\ CMU\_USHFRCOBand\_TypeDef\ \ \ CMU\_USHFRCOBandGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03416\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_USHFRCOBandSet(CMU\_USHFRCOBand\_TypeDef\ band);}
\DoxyCodeLine{03417\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_USHFRCOFreqGet(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03418\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03419\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CMU\_UpdateWaitStates(uint32\_t\ freq,\ \textcolor{keywordtype}{int}\ vscale);}
\DoxyCodeLine{03420\ }
\DoxyCodeLine{03421\ \textcolor{preprocessor}{\#if\ defined(CMU\_CALCTRL\_CONT)}}
\DoxyCodeLine{03422\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03429\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_CalibrateCont(\textcolor{keywordtype}{bool}\ enable)}
\DoxyCodeLine{03430\ \{}
\DoxyCodeLine{03431\ \ \ \mbox{\hyperlink{group__bus_gaf8574f14855448ecae32c5a9dd0c7164}{BUS\_RegBitWrite}}(\&\mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>CALCTRL,\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac0bc4666b9878768e7763a7cf1d084fd}{\_CMU\_CALCTRL\_CONT\_SHIFT}},\ (uint32\_t)enable);}
\DoxyCodeLine{03432\ \}}
\DoxyCodeLine{03433\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03434\ }
\DoxyCodeLine{03435\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03442\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_CalibrateStart(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03443\ \{}
\DoxyCodeLine{03444\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>CMD\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae1a40206958a8f599f88bfc343a8392c}{CMU\_CMD\_CALSTART}};}
\DoxyCodeLine{03445\ \}}
\DoxyCodeLine{03446\ }
\DoxyCodeLine{03447\ \textcolor{preprocessor}{\#if\ defined(CMU\_CMD\_CALSTOP)}}
\DoxyCodeLine{03448\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03452\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_CalibrateStop(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03453\ \{}
\DoxyCodeLine{03454\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>CMD\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga123f19587e1033b872c11857661e0e55}{CMU\_CMD\_CALSTOP}};}
\DoxyCodeLine{03455\ \}}
\DoxyCodeLine{03456\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03457\ }
\DoxyCodeLine{03458\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03470\ \_\_STATIC\_INLINE\ uint32\_t\ CMU\_DivToLog2(CMU\_ClkDiv\_TypeDef\ div)}
\DoxyCodeLine{03471\ \{}
\DoxyCodeLine{03472\ \ \ uint32\_t\ log2;}
\DoxyCodeLine{03473\ }
\DoxyCodeLine{03474\ \ \ \textcolor{comment}{/*\ Fixed\ 2\string^n\ prescalers\ take\ argument\ of\ 32768\ or\ less.\ */}}
\DoxyCodeLine{03475\ \ \ \mbox{\hyperlink{sl__assert_8h_a4c13f77871c72eef527f492ed16e38b4}{EFM\_ASSERT}}((div\ >\ 0U)\ \&\&\ (div\ <=\ 32768U));}
\DoxyCodeLine{03476\ }
\DoxyCodeLine{03477\ \ \ \textcolor{comment}{/*\ Count\ leading\ zeroes\ and\ "{}reverse"{}\ result\ */}}
\DoxyCodeLine{03478\ \ \ log2\ =\ 31UL\ -\/\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaf32ee2525f946bce31504904f3ef8243}{\_\_CLZ}}(div);}
\DoxyCodeLine{03479\ }
\DoxyCodeLine{03480\ \ \ \textcolor{keywordflow}{return}\ log2;}
\DoxyCodeLine{03481\ \}}
\DoxyCodeLine{03482\ }
\DoxyCodeLine{03483\ \textcolor{preprocessor}{\#if\ defined(CMU\_OSCENCMD\_DPLLEN)}}
\DoxyCodeLine{03484\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03490\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_DPLLUnlock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03491\ \{}
\DoxyCodeLine{03492\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>OSCENCMD\ \ =\ CMU\_OSCENCMD\_DPLLDIS;}
\DoxyCodeLine{03493\ \}}
\DoxyCodeLine{03494\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03495\ }
\DoxyCodeLine{03496\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03503\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_IntClear(uint32\_t\ flags)}
\DoxyCodeLine{03504\ \{}
\DoxyCodeLine{03505\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IFC\ =\ flags;}
\DoxyCodeLine{03506\ \}}
\DoxyCodeLine{03507\ }
\DoxyCodeLine{03508\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03515\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_IntDisable(uint32\_t\ flags)}
\DoxyCodeLine{03516\ \{}
\DoxyCodeLine{03517\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IEN\ \&=\ \string~flags;}
\DoxyCodeLine{03518\ \}}
\DoxyCodeLine{03519\ }
\DoxyCodeLine{03520\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03532\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_IntEnable(uint32\_t\ flags)}
\DoxyCodeLine{03533\ \{}
\DoxyCodeLine{03534\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IEN\ |=\ flags;}
\DoxyCodeLine{03535\ \}}
\DoxyCodeLine{03536\ }
\DoxyCodeLine{03537\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03544\ \_\_STATIC\_INLINE\ uint32\_t\ CMU\_IntGet(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03545\ \{}
\DoxyCodeLine{03546\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IF;}
\DoxyCodeLine{03547\ \}}
\DoxyCodeLine{03548\ }
\DoxyCodeLine{03549\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03565\ \_\_STATIC\_INLINE\ uint32\_t\ CMU\_IntGetEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03566\ \{}
\DoxyCodeLine{03567\ \ \ uint32\_t\ ien;}
\DoxyCodeLine{03568\ }
\DoxyCodeLine{03569\ \ \ ien\ =\ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IEN;}
\DoxyCodeLine{03570\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IF\ \&\ ien;}
\DoxyCodeLine{03571\ \}}
\DoxyCodeLine{03572\ }
\DoxyCodeLine{03573\ \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{03580\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_IntSet(uint32\_t\ flags)}
\DoxyCodeLine{03581\ \{}
\DoxyCodeLine{03582\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>IFS\ =\ flags;}
\DoxyCodeLine{03583\ \}}
\DoxyCodeLine{03584\ }
\DoxyCodeLine{03585\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03598\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_Lock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03599\ \{}
\DoxyCodeLine{03600\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>LOCK\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9ced2788efc7feb68827004e1456d60a}{CMU\_LOCK\_LOCKKEY\_LOCK}};}
\DoxyCodeLine{03601\ \}}
\DoxyCodeLine{03602\ }
\DoxyCodeLine{03603\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03607\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ CMU\_Unlock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03608\ \{}
\DoxyCodeLine{03609\ \ \ \mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0ed1d26edfd19bbb92da3601b9804750}{CMU}}-\/>LOCK\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b37d8e757fb13756d7f7c1770427ea1}{CMU\_LOCK\_LOCKKEY\_UNLOCK}};}
\DoxyCodeLine{03610\ \}}
\DoxyCodeLine{03611\ }
\DoxyCodeLine{03612\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{//\ defined(\_SILICON\_LABS\_32B\_SERIES\_2)}}
\DoxyCodeLine{03613\ }
\DoxyCodeLine{03614\ \textcolor{preprocessor}{\#if\ !defined(\_SILICON\_LABS\_32B\_SERIES\_0)}}
\DoxyCodeLine{03615\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{03629\ \_\_STATIC\_INLINE\ uint32\_t\ CMU\_PrescToLog2(uint32\_t\ presc)}
\DoxyCodeLine{03630\ \{}
\DoxyCodeLine{03631\ \ \ uint32\_t\ log2;}
\DoxyCodeLine{03632\ }
\DoxyCodeLine{03633\ \ \ \textcolor{comment}{/*\ Integer\ prescalers\ take\ argument\ less\ than\ 32768.\ */}}
\DoxyCodeLine{03634\ \ \ \mbox{\hyperlink{sl__assert_8h_a4c13f77871c72eef527f492ed16e38b4}{EFM\_ASSERT}}(presc\ <\ 32768U);}
\DoxyCodeLine{03635\ }
\DoxyCodeLine{03636\ \ \ \textcolor{comment}{/*\ Count\ leading\ zeroes\ and\ "{}reverse"{}\ result.\ Consider\ divider\ value\ to\ get}}
\DoxyCodeLine{03637\ \textcolor{comment}{\ \ \ *\ exponent\ n\ from\ 2\string^n,\ so\ ('presc'\ +1).\ */}}
\DoxyCodeLine{03638\ \ \ log2\ =\ 31UL\ -\/\ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaf32ee2525f946bce31504904f3ef8243}{\_\_CLZ}}(presc\ +\ (uint32\_t)\ 1);}
\DoxyCodeLine{03639\ }
\DoxyCodeLine{03640\ \ \ \textcolor{comment}{/*\ Check\ that\ prescaler\ is\ a\ 2\string^n\ number.\ */}}
\DoxyCodeLine{03641\ \ \ \mbox{\hyperlink{sl__assert_8h_a4c13f77871c72eef527f492ed16e38b4}{EFM\_ASSERT}}(presc\ ==\ (\mbox{\hyperlink{group__common_gac8901696e7918f464da8f761abe3069a}{SL\_Log2ToDiv}}(log2)\ -\/\ 1U));}
\DoxyCodeLine{03642\ }
\DoxyCodeLine{03643\ \ \ \textcolor{keywordflow}{return}\ log2;}
\DoxyCodeLine{03644\ \}}
\DoxyCodeLine{03645\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{//\ !defined(\_SILICON\_LABS\_32B\_SERIES\_0)}}
\DoxyCodeLine{03646\ }
\DoxyCodeLine{03649\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{03650\ \}}
\DoxyCodeLine{03651\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03652\ }
\DoxyCodeLine{03653\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(CMU\_PRESENT)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03654\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ EM\_CMU\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
