# //  ModelSim SE-64 10.7b Jun  8 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {Full_Adder_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.Full_Adder 
# Start time: 19:01:15 on Sep 05,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.full_adder(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do C:/Users/ecelab/Lab1/Lab1.sim/sim_1/behav/modelsim/Full_Adder_simulate.do
# End time: 19:02:44 on Sep 05,2018, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.Full_Adder 
# Start time: 19:02:44 on Sep 05,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.full_adder(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
resart
# invalid command name "resart"
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
force A 0 @1ns
force B 0 @1ns
force Cin 0 @1ns
force A 0 @20ns
force B 0 @20ns
force Cin 1 @20ns
force A 0 @ 40ns
force B 1 @ 40ns
force Cin 0 @ 40ns
force A 0 @ 60ns
force B 1 @ 60ns
force Cin 1 @ 60ns
force A 1 @ 80ns
force B 0 @ 80ns
force Cin 0 @ 80ns
do C:/Users/ecelab/Desktop/lab1.do.txt
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Error (suppressible): (vsim-4008) Object 'Cin0' not found.
# Error in macro C:\Users\ecelab\Desktop\lab1.do.txt line 10
# ** Error (suppressible): (vsim-4008) Object 'Cin0' not found.
# 
#     while executing
# "force Cin0 @ 40ns"
do C:/Users/ecelab/Desktop/lab1.do.txt
# ** Note: (vsim-8009) Loading existing optimized design _opt
do C:/Users/ecelab/Desktop/lab1.do.txt
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Causality operation skipped due to absence of debug database file
