// Seed: 1483446938
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1 = id_3;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wire id_4,
    output wor id_5,
    input wire id_6,
    output tri0 id_7,
    input supply0 id_8
);
  wire id_10;
  module_0(
      id_10, id_10
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_5 :
  assert property (@(negedge 1) 1)
  else begin
    id_1 <= id_2;
    $display(id_5);
  end
  module_0(
      id_4, id_4
  );
  always @(posedge 'b0 or posedge 1) begin
    id_1 = 1;
    id_3 <= 1;
  end
  wire id_7;
  wire id_8;
endmodule
