Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date         : Sun Nov 29 22:11:15 2015
| Host         : eecs-digital-24 running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_control_sets -verbose -file labkit_control_sets_placed.rpt
| Design       : labkit
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    23 |
| Minimum Number of register sites lost to control set restrictions |    65 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           57 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             135 |           51 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             102 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------+--------------------------------------+------------------+----------------+
|     Clock Signal     |                   Enable Signal                   |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------------------------+--------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                                                   |                                      |                1 |              2 |
|  JB_IBUF_BUFG[6]     | configure/SCCB1/n_2_FSM_state[3]_i_1              |                                      |                3 |              4 |
|  JB_IBUF_BUFG[6]     | vga1/n_2_vcount[8]_i_1                            | vga1/n_2_vcount[9]_i_1               |                2 |              4 |
|  JB_IBUF_BUFG[6]     | configure/SCCB1/n_2_byte_index[3]_i_1             |                                      |                1 |              4 |
|  JB_IBUF_BUFG[6]     | configure/SCCB1/n_2_FSM_return_state[3]_i_1       |                                      |                3 |              4 |
|  JB_IBUF_BUFG[6]     | vga1/n_2_vcount[8]_i_1                            |                                      |                5 |              6 |
|  JB_IBUF_BUFG[6]     | configure/rom1/O5                                 | configure/config_1/n_2_timer[17]_i_1 |                2 |              7 |
|  n_0_705_BUFG        |                                                   |                                      |                2 |              7 |
|  JB_IBUF_BUFG[6]     | configure/SCCB1/n_2_tx_byte[7]_i_1                |                                      |                2 |              8 |
|  n_0_705_BUFG        | camera_read_1/out0[7]                             |                                      |                6 |              8 |
|  n_0_705_BUFG        | camera_read_1/n_2_pixel_data[15]_i_1              |                                      |                1 |              8 |
|  JB_IBUF_BUFG[6]     | configure/SCCB1/n_2_timer[8]_i_1                  |                                      |                4 |              9 |
|  n_0_705_BUFG        | camera_read_1/camera_memory_we                    | camera_read_1/SR[0]                  |                3 |             10 |
|  JB_IBUF_BUFG[6]     | configure/SCCB1/n_2_latched_data[7]_i_1           |                                      |                4 |             16 |
|  JB_IBUF_BUFG[6]     | configure/rom1/E[0]                               |                                      |                5 |             16 |
|  JB_IBUF_BUFG[6]     | configure/config_1/n_2_SCCB_interface_data[7]_i_1 |                                      |                5 |             16 |
|  n_0_705_BUFG        | camera_read_1/camera_memory_we                    |                                      |                8 |             16 |
|  JB_IBUF_BUFG[6]     | vga1/E[0]                                         | vga1/SR[0]                           |                5 |             17 |
|  n_0_705_BUFG        | camera_read_1/O1                                  | camera_read_1/O5                     |                5 |             17 |
|  JB_IBUF_BUFG[6]     | vga1/O2                                           |                                      |                4 |             20 |
|  JB_IBUF_BUFG[6]     | configure/SCCB1/n_2_timer[8]_i_1                  | configure/SCCB1/n_2_timer[31]_i_1__0 |                7 |             23 |
|  JB_IBUF_BUFG[6]     | configure/rom1/O5                                 | configure/config_1/n_2_timer[31]_i_1 |                8 |             24 |
|  JB_IBUF_BUFG[6]     |                                                   |                                      |               57 |            113 |
+----------------------+---------------------------------------------------+--------------------------------------+------------------+----------------+


