// Seed: 997967383
module module_0 (
    input wor id_0,
    input tri1 id_1#(
        .id_5(1),
        .id_6(1),
        .id_7(1),
        .id_8(1)
    ),
    output supply0 id_2,
    output tri1 id_3
);
  wire id_9;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output tri0  id_3,
    input  wand  id_4,
    output tri0  id_5
);
  assign id_5 = 1;
  uwire id_7 = 1;
  logic [7:0] id_8;
  always id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_0
  );
  wire id_9;
endmodule
