// Seed: 4174237254
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd90,
    parameter id_9  = 32'd83
) (
    output wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wire id_3,
    input tri id_4,
    output uwire id_5,
    input wor id_6,
    output supply0 id_7,
    input supply0 id_8,
    input supply0 _id_9,
    input wor _id_10
);
  logic [1 : id_10  ==  id_9  * ""] id_12 = -1'b0;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
