# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab-exmem_fir/vip/RAM128.v" \
"../../../../../lab-exmem_fir/vip/RAM256.v" \
"../../../../../lab-exmem_fir/rtl/soc/VexRiscv_MinDebug.v" \
"../../../../../lab-exmem_fir/rtl/soc/VexRiscv_MinDebugCache.v" \
"../../../../../lab-exmem_fir/rtl/user/bram.v" \
"../../../../../lab-exmem_fir/rtl/soc/chip_io.v" \
"../../../../../lab-exmem_fir/rtl/user/fir.v" \
"../../../../../lab-exmem_fir/rtl/soc/gpio_control_block.v" \
"../../../../../lab-exmem_fir/rtl/soc/gpio_defaults_block.v" \
"../../../../../lab-exmem_fir/rtl/soc/housekeeping.v" \
"../../../../../lab-exmem_fir/rtl/soc/housekeeping_spi.v" \
"../../../../../lab-exmem_fir/rtl/soc/mgmt_core.v" \
"../../../../../lab-exmem_fir/rtl/soc/mgmt_core_wrapper.v" \
"../../../../../lab-exmem_fir/rtl/soc/mprj_io.v" \
"../../../../../lab-exmem_fir/rtl/user/user_proj_example.gcd.v" \
"../../../../../lab-exmem_fir/rtl/user/user_project_wrapper.v" \
"../../../../../lab-exmem_fir/rtl/user/wb2axi.v" \
"../../../../../lab-exmem_fir/rtl/soc/caravel.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
