{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568702852662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568702852666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 12:17:32 2019 " "Processing started: Tue Sep 17 12:17:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568702852666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568702852666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off E2_Full_Adder -c E2_Full_Adder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off E2_Full_Adder -c E2_Full_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568702852668 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "E2_Full_Adder_7_1200mv_85c_slow.vo /home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/ simulation " "Generated file E2_Full_Adder_7_1200mv_85c_slow.vo in folder \"/home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1568702852973 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "E2_Full_Adder_7_1200mv_0c_slow.vo /home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/ simulation " "Generated file E2_Full_Adder_7_1200mv_0c_slow.vo in folder \"/home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1568702852988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "E2_Full_Adder_min_1200mv_0c_fast.vo /home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/ simulation " "Generated file E2_Full_Adder_min_1200mv_0c_fast.vo in folder \"/home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1568702853003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "E2_Full_Adder.vo /home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/ simulation " "Generated file E2_Full_Adder.vo in folder \"/home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1568702853018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "E2_Full_Adder_7_1200mv_85c_v_slow.sdo /home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/ simulation " "Generated file E2_Full_Adder_7_1200mv_85c_v_slow.sdo in folder \"/home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1568702853035 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "E2_Full_Adder_7_1200mv_0c_v_slow.sdo /home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/ simulation " "Generated file E2_Full_Adder_7_1200mv_0c_v_slow.sdo in folder \"/home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1568702853049 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "E2_Full_Adder_min_1200mv_0c_v_fast.sdo /home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/ simulation " "Generated file E2_Full_Adder_min_1200mv_0c_v_fast.sdo in folder \"/home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1568702853064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "E2_Full_Adder_v.sdo /home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/ simulation " "Generated file E2_Full_Adder_v.sdo in folder \"/home/18BIS0043/Desktop/Verilog Experiments/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1568702853079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568702853120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 12:17:33 2019 " "Processing ended: Tue Sep 17 12:17:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568702853120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568702853120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568702853120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568702853120 ""}
