<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="WARNING" prefix="[HLS 200-1998]" key="HLS 200-1998" tag="" content="cannot find relative file path &apos;../../host&apos; in directory(s): /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/solution /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 2.32 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.43 seconds; current allocated memory: 659.203 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../kernel/kernel_cholesky_0.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;info&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/../../../L2/include/hw/MatrixDecomposition/potrf.hpp:170:39)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;rows&apos; (/home/yxh/fpga-amd2025/solver/L1/include/./hw/qrf.hpp:70:38)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;cols&apos; (/home/yxh/fpga-amd2025/solver/L1/include/./hw/qrf.hpp:70:54)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;x&apos; (/home/yxh/fpga-amd2025/solver/L1/include/./hw/qrf.hpp:70:62)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;x&apos; (/home/yxh/fpga-amd2025/solver/L1/include/./hw/qrf.hpp:76:78)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;x&apos; (/home/yxh/fpga-amd2025/solver/L1/include/./hw/qrf.hpp:87:76)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;extra_pass&apos; (/home/yxh/fpga-amd2025/solver/L1/include/./hw/qrf.hpp:306:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 12.59 seconds. CPU system time: 0.74 seconds. Elapsed time: 13.32 seconds; current allocated memory: 667.578 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 14,894 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,698 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,972 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,124 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,068 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,041 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,041 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,043 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,066 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,074 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,063 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,056 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,117 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,087 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,080 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,060 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; xf::solver::cholesky_real_part&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; into &apos;void xf::solver::cholesky_diag_recip&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;, ap_fixed&lt;33, 17, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;, ap_fixed&lt;33, 17, (ap_q_mode)4, (ap_o_mode)0, 0&gt;&amp;)&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:309:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;int xf::solver::cholesky_sqrt_op&lt;17, 2, (ap_q_mode)4, (ap_o_mode)0, 0, ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;17, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void xf::solver::cholesky_diag_recip&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;, ap_fixed&lt;33, 17, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;, ap_fixed&lt;33, 17, (ap_q_mode)4, (ap_o_mode)0, 0&gt;&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484:7)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.276.282.292)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83:18)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; hls::x_conj&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex(ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;, ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;) (.24)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=(ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:75:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::imag(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;) (.252.259)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; hls::x_conj&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:343:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex(ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;, ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;) (.24)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.276.302)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.276.302)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.273.279)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::real(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator-()&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:258:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::imag(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;) (.252)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator-()&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:258:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::imag(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;) (.252.259)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; hls::x_conj&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.539)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:343:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; hls::x_conj&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.539)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; hls::x_conj&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:351:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::x_complex(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;, ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator*=(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:96:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator*=(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator*(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:119:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex(ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;, ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;) (.24)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.276.282.292)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.276.282.292)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.537)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex(ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;, ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::real(ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;)&apos; into &apos;void xf::solver::cholesky_prod_sum_mult&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;33, 17, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;, ap_fixed&lt;33, 17, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp;)&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:324:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::imag()&apos; into &apos;void xf::solver::cholesky_prod_sum_mult&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;33, 17, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;, ap_fixed&lt;33, 17, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp;)&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:324:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::imag(ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;)&apos; into &apos;void xf::solver::cholesky_prod_sum_mult&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;33, 17, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;, ap_fixed&lt;33, 17, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp;)&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:324:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::imag()&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;) (.356.376.382)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;, ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;) (.356.376.382)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;) (.356.376.382)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::imag(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;) (.186.195)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; hls::x_conj&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;) (.183.192)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:343:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; hls::x_conj&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;) (.183.192)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; hls::x_conj&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:351:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::imag() (.143)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator*=(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:96:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;, ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator*=(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:96:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::x_complex(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;, ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;) (.177.326.346)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;) (.177.326.346)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator=&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::x_complex(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;, ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;) (.177.204)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;) (.177.204)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator=&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;) (.174.201)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::x_complex(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;, ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator=(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:75:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex(ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;, ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;) (.24)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.276.282.292.538)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.276.282.292.538)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator-=(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator-(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:244:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::imag()&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;17, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;17, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex(ap_fixed&lt;17, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;, ap_fixed&lt;17, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;17, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;17, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; into &apos;hls::x_complex&lt;ap_fixed&lt;17, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;17, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=(ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; hls::x_conj&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.273.279)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator-()&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; hls::x_conj&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator*(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;) (.537)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator+=(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator*(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator+=&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator=&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator=&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;) (.174.201)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;::operator=(ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator-(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;17, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&amp; hls::x_complex&lt;ap_fixed&lt;17, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator=&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;(hls::x_complex&lt;ap_fixed&lt;32, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::real(ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::imag(ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; const&amp;)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::sqrtf(float)&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::real() const&apos; into &apos;int xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;int xf::solver::choleskyTop&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;(hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; const (*) [3], hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; (*) [3])&apos; into &apos;int xf::solver::cholesky&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt; &gt;(hls::stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, 0&gt;&amp;, hls::stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, 0&gt;&amp;)&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:697:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;int xf::solver::cholesky&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt; &gt;(hls::stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, 0&gt;&amp;, hls::stream&lt;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, 0&gt;&amp;)&apos; into &apos;kernel_cholesky_0&apos; (../kernel/kernel_cholesky_0.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;matrixLStrm&apos; with compact=bit mode in 32-bits (../kernel/kernel_cholesky_0.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;matrixAStrm&apos; with compact=bit mode in 32-bits (../kernel/kernel_cholesky_0.cpp:24:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-437]" key="HLS 214-437" tag="" content="Automatically disabling loop flattening for loop &apos;col_loop&apos;. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;L_internal.re&apos; completely based on array size. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;L_internal.im&apos; completely based on array size. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;diag_internal&apos; completely based on array size. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:447:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;L_internal.im&apos; due to pipeline pragma (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;L_internal.re&apos; due to pipeline pragma (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;diag_internal&apos; due to pipeline pragma (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:447:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;L_internal.re&apos;: Complete partitioning on dimension 1. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;L_internal.im&apos;: Complete partitioning on dimension 1. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;diag_internal&apos;: Complete partitioning on dimension 1. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:447:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.39 seconds; current allocated memory: 670.738 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 670.738 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 673.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;xf::solver::cholesky_prod_sum_mult&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;33, 17, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&apos; into &apos;xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;hls::x_conj&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&apos; into &apos;xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) automatically." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 677.859 MB." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_402" tag="" content="Updating loop upper bound from 2 to 1 for loop &apos;sum_loop&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:482:9) in function &apos;xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;xf::solver::cholesky_prod_sum_mult&lt;ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;33, 17, (ap_q_mode)4, (ap_o_mode)0, 0&gt;, ap_fixed&lt;34, 2, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&apos; into &apos;xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;hls::x_conj&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;&apos; into &apos;xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)0, 0&gt; &gt;::operator*=&apos; into &apos;xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;&apos; (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121-&gt;/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:449:38) to (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:310:9) in function &apos;xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;&apos;... converting 34 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;xf::solver::choleskyAlt&lt;false, 3, xf::solver::choleskyTraits&lt;false, 3, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt;, hls::x_complex&lt;ap_fixed&lt;16, 1, (ap_q_mode)4, (ap_o_mode)3, 0&gt; &gt; &gt;&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:13:9)...3 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 703.176 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;read_matrix_rows&apos;(/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702:5) and &apos;read_matrix_cols&apos;(/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704:9) in function &apos;kernel_cholesky_0&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;write_matrix_rows&apos;(/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713:5) and &apos;write_matrix_cols&apos;(/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715:9) in function &apos;kernel_cholesky_0&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;read_matrix_rows&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702:5) in function &apos;kernel_cholesky_0&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;write_matrix_rows&apos; (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713:5) in function &apos;kernel_cholesky_0&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 736.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;kernel_cholesky_0&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;choleskyAlt&lt;false,3,choleskyTraits,x_complex,x_complex&lt;ap_fixed &gt;&gt;_Pipeline_sum_&apos; to &apos;choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;choleskyAlt&lt;false,3,choleskyTraits,x_complex,x_complex&lt;ap_fixed &gt;&gt;&apos; to &apos;choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;read_matrix_rows_read_matrix_cols&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;read_matrix_rows_read_matrix_cols&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 737.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 737.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;sum_loop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop &apos;sum_loop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 737.934 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 737.934 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 744.531 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 744.531 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;write_matrix_rows_write_matrix_cols&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;write_matrix_rows_write_matrix_cols&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 744.531 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 744.531 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;kernel_cholesky_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 744.531 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 744.531 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols&apos; pipeline &apos;read_matrix_rows_read_matrix_cols&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 744.531 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s&apos; pipeline &apos;sum_loop&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_16s_32_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_16_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 746.316 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;bitselect_1ns_54ns_32s_1_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ctlz_17_17_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fpext_32ns_64_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsqrt_32ns_32ns_32_16_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_16s_16s_32_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_2s_2s_2_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_2s_2s_3_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_34s_33s_67_3_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sdiv_34ns_17s_34_38_seq_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_1_1_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_34_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 753.660 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols&apos; pipeline &apos;write_matrix_rows_write_matrix_cols&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 767.754 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;kernel_cholesky_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;kernel_cholesky_0/matrixAStrm&apos; to &apos;ap_fifo&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;kernel_cholesky_0/matrixLStrm&apos; to &apos;ap_fifo&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;kernel_cholesky_0&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;kernel_cholesky_0&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;kernel_cholesky_0_A_re_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;kernel_cholesky_0_L_re_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 767.754 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 768.465 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 777.980 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for kernel_cholesky_0." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for kernel_cholesky_0." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 159.22 MHz" resolution=""/>
</Messages>
