#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ef0f1a29c0 .scope module, "SignalGenerator_tb" "SignalGenerator_tb" 2 4;
 .timescale -9 -9;
v000001ef0f1a2ce0_0 .var "clk", 0 0;
S_000001ef0f1a2b50 .scope module, "uut" "SignalGenerator" 2 8, 3 1 0, S_000001ef0f1a29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v000001ef0f118a60_0 .net "clk", 0 0, v000001ef0f1a2ce0_0;  1 drivers
    .scope S_000001ef0f1a29c0;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "SignalGenerator_tb.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ef0f1a29c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0f1a2ce0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001ef0f1a29c0;
T_1 ;
    %delay 50, 0;
    %load/vec4 v000001ef0f1a2ce0_0;
    %inv;
    %store/vec4 v000001ef0f1a2ce0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "main_tb.v";
    "./main.v";
