{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 15:52:42 2024 " "Info: Processing started: Tue Oct 22 15:52:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a_in\[1\] z_out 12.115 ns Longest " "Info: Longest tpd from source pin \"a_in\[1\]\" to destination pin \"z_out\" is 12.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns a_in\[1\] 1 PIN PIN_K16 13 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K16; Fanout = 13; PIN Node = 'a_in\[1\]'" {  } { { "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_in[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/DOCUMENTOS/ENGENHARIA DE COMPUTA«√O PUC/8 SEMESTRE/Sistemas Reconfigur·veis/TP1 AMANDA VEIGA DE MOURA 737475/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.744 ns) + CELL(0.545 ns) 6.069 ns Add1~6 2 COMB LCCOMB_X34_Y16_N18 2 " "Info: 2: + IC(4.744 ns) + CELL(0.545 ns) = 6.069 ns; Loc. = LCCOMB_X34_Y16_N18; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.289 ns" { a_in[1] Add1~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.104 ns Add1~10 3 COMB LCCOMB_X34_Y16_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.104 ns; Loc. = LCCOMB_X34_Y16_N20; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.229 ns Add1~13 4 COMB LCCOMB_X34_Y16_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 6.229 ns; Loc. = LCCOMB_X34_Y16_N22; Fanout = 1; COMB Node = 'Add1~13'" {  } { { "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~10 Add1~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.378 ns) 7.286 ns Mux13~4 5 COMB LCCOMB_X34_Y18_N18 1 " "Info: 5: + IC(0.679 ns) + CELL(0.378 ns) = 7.286 ns; Loc. = LCCOMB_X34_Y18_N18; Fanout = 1; COMB Node = 'Mux13~4'" {  } { { "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { Add1~13 Mux13~4 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/DOCUMENTOS/ENGENHARIA DE COMPUTA«√O PUC/8 SEMESTRE/Sistemas Reconfigur·veis/TP1 AMANDA VEIGA DE MOURA 737475/ALU/ALU.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.272 ns) 8.100 ns Mux13~1 6 COMB LCCOMB_X33_Y18_N24 2 " "Info: 6: + IC(0.542 ns) + CELL(0.272 ns) = 8.100 ns; Loc. = LCCOMB_X33_Y18_N24; Fanout = 2; COMB Node = 'Mux13~1'" {  } { { "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Mux13~4 Mux13~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/DOCUMENTOS/ENGENHARIA DE COMPUTA«√O PUC/8 SEMESTRE/Sistemas Reconfigur·veis/TP1 AMANDA VEIGA DE MOURA 737475/ALU/ALU.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.357 ns) 9.042 ns Equal0~1 7 COMB LCCOMB_X34_Y17_N12 1 " "Info: 7: + IC(0.585 ns) + CELL(0.357 ns) = 9.042 ns; Loc. = LCCOMB_X34_Y17_N12; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { Mux13~1 Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(1.952 ns) 12.115 ns z_out 8 PIN PIN_F8 0 " "Info: 8: + IC(1.121 ns) + CELL(1.952 ns) = 12.115 ns; Loc. = PIN_F8; Fanout = 0; PIN Node = 'z_out'" {  } { { "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.073 ns" { Equal0~1 z_out } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/DOCUMENTOS/ENGENHARIA DE COMPUTA«√O PUC/8 SEMESTRE/Sistemas Reconfigur·veis/TP1 AMANDA VEIGA DE MOURA 737475/ALU/ALU.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.444 ns ( 36.68 % ) " "Info: Total cell delay = 4.444 ns ( 36.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.671 ns ( 63.32 % ) " "Info: Total interconnect delay = 7.671 ns ( 63.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.115 ns" { a_in[1] Add1~6 Add1~10 Add1~13 Mux13~4 Mux13~1 Equal0~1 z_out } "NODE_NAME" } } { "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/documentos/engenharia de computa«√o puc/8 semestre/sistemas reconfigur·veis/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.115 ns" { a_in[1] {} a_in[1]~combout {} Add1~6 {} Add1~10 {} Add1~13 {} Mux13~4 {} Mux13~1 {} Equal0~1 {} z_out {} } { 0.000ns 0.000ns 4.744ns 0.000ns 0.000ns 0.679ns 0.542ns 0.585ns 1.121ns } { 0.000ns 0.780ns 0.545ns 0.035ns 0.125ns 0.378ns 0.272ns 0.357ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 15:52:42 2024 " "Info: Processing ended: Tue Oct 22 15:52:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
