// Seed: 2303481964
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wor id_3,
    output tri1 id_4,
    input supply0 id_5
);
  assign id_0 = id_5;
  wire id_7;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    input tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    output uwire id_7,
    input wire id_8,
    output tri1 id_9,
    input uwire id_10
);
  wire id_12, id_13;
  wire id_14;
  module_0(
      id_7, id_10, id_6, id_3, id_9, id_8
  );
endmodule
