# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do alurun.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:35 on Oct 27,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# ** Error: (vlog-13069) ./alustim.sv(91): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./alustim.sv(95): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./alustim.sv(102): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./alustim.sv(108): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./alustim.sv(112): near ")": syntax error, unexpected ')'.
# End time: 16:04:35 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./alurun.do line 8
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alustim.sv""
do alurun.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:22 on Oct 27,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# ** Error: (vlog-13069) ./alustim.sv(91): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./alustim.sv(108): near ")": syntax error, unexpected ')'.
# End time: 16:05:22 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./alurun.do line 8
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alustim.sv""
do alurun.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:58 on Oct 27,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# ** Error: (vlog-13069) ./alustim.sv(91): near ")": syntax error, unexpected ')'.
# ** Error: (vlog-13069) ./alustim.sv(108): near ")": syntax error, unexpected ')'.
# End time: 16:05:59 on Oct 27,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./alurun.do line 8
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alustim.sv""
do alurun.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:25 on Oct 27,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:08:25 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:25 on Oct 27,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module ALUmini
# 
# Top level modules:
# 	ALUmini
# End time: 16:08:25 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:25 on Oct 27,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:08:25 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:25 on Oct 27,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:08:25 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:25 on Oct 27,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:08:26 on Oct 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:26 on Oct 27,2022
# vlog -reportprogress 300 ./mux64x8_1.sv 
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# 
# Top level modules:
# 	mux64x8_1_testbench
# End time: 16:08:26 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:26 on Oct 27,2022
# vlog -reportprogress 300 ./mux64x4_1.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# 
# Top level modules:
# 	mux64x4_1_testbench
# End time: 16:08:26 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:26 on Oct 27,2022
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 16:08:26 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:26 on Oct 27,2022
# vlog -reportprogress 300 ./mux64x2_1_2scomp.sv 
# -- Compiling module mux64x2_1_2scomp
# -- Compiling module mux64x2_1_testbench
# 
# Top level modules:
# 	mux64x2_1_2scomp
# 	mux64x2_1_testbench
# End time: 16:08:26 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:26 on Oct 27,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 16:08:26 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:26 on Oct 27,2022
# vlog -reportprogress 300 ./adder64_bit.sv 
# -- Compiling module adder64_bit
# -- Compiling module adder64_bit_testbench
# 
# Top level modules:
# 	adder64_bit_testbench
# End time: 16:08:26 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:26 on Oct 27,2022
# vlog -reportprogress 300 ./zeroCheck.sv 
# -- Compiling module zeroCheck
# -- Compiling module zeroCheck_tb
# 
# Top level modules:
# 	zeroCheck_tb
# End time: 16:08:26 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:27 on Oct 27,2022
# vlog -reportprogress 300 ./and_64_bit.sv 
# -- Compiling module and_64_bit
# -- Compiling module and_64_bit_testbench
# 
# Top level modules:
# 	and_64_bit_testbench
# End time: 16:08:27 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:27 on Oct 27,2022
# vlog -reportprogress 300 ./or_64_bit.sv 
# -- Compiling module or_64_bit
# -- Compiling module or_64_bit_testbench
# 
# Top level modules:
# 	or_64_bit_testbench
# End time: 16:08:27 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:27 on Oct 27,2022
# vlog -reportprogress 300 ./xor_64_bit.sv 
# -- Compiling module xor_64_bit
# -- Compiling module xor_64_bit_testbench
# 
# Top level modules:
# 	xor_64_bit_testbench
# End time: 16:08:27 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:08:27 on Oct 27,2022
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.mux64x2_1_2scomp
# Loading work.adder64_bit
# Loading work.and_64_bit
# Loading work.or_64_bit
# Loading work.xor_64_bit
# Loading work.zeroCheck
# Loading work.mux64x8_1
# Loading work.mux64x4_1
# Loading work.mux64x2_1
# Loading work.mux2_1
# Loading work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: spbhi  Hostname: KEYSMASH  ProcessID: 25516
#           Attempting to use alternate WLF file "./wlftnhf1h2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnhf1h2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 500000.00 ns testing addition, normal
# 600000.00 ns testing addition, overflow
# ** Error: Assertion error.
#    Time: 700 us  Scope: alustim File: ./alustim.sv Line: 60
# 700000.00 ns testing addition, carry out high
# ** Error: Assertion error.
#    Time: 800 us  Scope: alustim File: ./alustim.sv Line: 66
# 800000.00 ns testing subtraction, zero
# 900000.00 ns testing subtraction, normal
# 1000000.00 ns testing subtraction, negative
# 1100000.00 ns testing AND operations
# ** Error: Assertion error.
#    Time: 1200 us  Scope: alustim File: ./alustim.sv Line: 91
# 1300000.00 ns testing OR operations
# ** Error: Assertion error.
#    Time: 1400 us  Scope: alustim File: ./alustim.sv Line: 102
# 1400000.00 ns testing XOR operations
do alurun.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Oct 27,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:15:24 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Oct 27,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module ALUmini
# 
# Top level modules:
# 	ALUmini
# End time: 16:15:24 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Oct 27,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:15:24 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Oct 27,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:15:24 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Oct 27,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:15:24 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:24 on Oct 27,2022
# vlog -reportprogress 300 ./mux64x8_1.sv 
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# 
# Top level modules:
# 	mux64x8_1_testbench
# End time: 16:15:24 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Oct 27,2022
# vlog -reportprogress 300 ./mux64x4_1.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# 
# Top level modules:
# 	mux64x4_1_testbench
# End time: 16:15:25 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Oct 27,2022
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 16:15:25 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Oct 27,2022
# vlog -reportprogress 300 ./mux64x2_1_2scomp.sv 
# -- Compiling module mux64x2_1_2scomp
# -- Compiling module mux64x2_1_testbench
# 
# Top level modules:
# 	mux64x2_1_2scomp
# 	mux64x2_1_testbench
# End time: 16:15:25 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Oct 27,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 16:15:25 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Oct 27,2022
# vlog -reportprogress 300 ./adder64_bit.sv 
# -- Compiling module adder64_bit
# -- Compiling module adder64_bit_testbench
# 
# Top level modules:
# 	adder64_bit_testbench
# End time: 16:15:25 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Oct 27,2022
# vlog -reportprogress 300 ./zeroCheck.sv 
# -- Compiling module zeroCheck
# -- Compiling module zeroCheck_tb
# 
# Top level modules:
# 	zeroCheck_tb
# End time: 16:15:25 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Oct 27,2022
# vlog -reportprogress 300 ./and_64_bit.sv 
# -- Compiling module and_64_bit
# -- Compiling module and_64_bit_testbench
# 
# Top level modules:
# 	and_64_bit_testbench
# End time: 16:15:25 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Oct 27,2022
# vlog -reportprogress 300 ./or_64_bit.sv 
# -- Compiling module or_64_bit
# -- Compiling module or_64_bit_testbench
# 
# Top level modules:
# 	or_64_bit_testbench
# End time: 16:15:26 on Oct 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:26 on Oct 27,2022
# vlog -reportprogress 300 ./xor_64_bit.sv 
# -- Compiling module xor_64_bit
# -- Compiling module xor_64_bit_testbench
# 
# Top level modules:
# 	xor_64_bit_testbench
# End time: 16:15:26 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:15:29 on Oct 27,2022, Elapsed time: 0:07:02
# Errors: 4, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:15:29 on Oct 27,2022
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.mux64x2_1_2scomp
# Loading work.adder64_bit
# Loading work.and_64_bit
# Loading work.or_64_bit
# Loading work.xor_64_bit
# Loading work.zeroCheck
# Loading work.mux64x8_1
# Loading work.mux64x4_1
# Loading work.mux64x2_1
# Loading work.mux2_1
# Loading work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: spbhi  Hostname: KEYSMASH  ProcessID: 25516
#           Attempting to use alternate WLF file "./wlft4c3j71".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4c3j71
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 500000.00 ns testing addition, normal
# 600000.00 ns testing addition, overflow
# ** Error: Assertion error.
#    Time: 700 us  Scope: alustim File: ./alustim.sv Line: 60
# 700000.00 ns testing addition
# 800000.00 ns testing subtraction, zero
# 900000.00 ns testing subtraction, normal
# 1000000.00 ns testing subtraction, negative
# 1100000.00 ns testing AND operations
# ** Error: Assertion error.
#    Time: 1200 us  Scope: alustim File: ./alustim.sv Line: 91
# 1300000.00 ns testing OR operations
# 1400000.00 ns testing XOR operations
do alurun.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:46 on Oct 27,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:17:46 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:46 on Oct 27,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module ALUmini
# 
# Top level modules:
# 	ALUmini
# End time: 16:17:47 on Oct 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:47 on Oct 27,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:17:47 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:47 on Oct 27,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:17:47 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:47 on Oct 27,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:17:47 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:47 on Oct 27,2022
# vlog -reportprogress 300 ./mux64x8_1.sv 
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# 
# Top level modules:
# 	mux64x8_1_testbench
# End time: 16:17:47 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:47 on Oct 27,2022
# vlog -reportprogress 300 ./mux64x4_1.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# 
# Top level modules:
# 	mux64x4_1_testbench
# End time: 16:17:47 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:47 on Oct 27,2022
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 16:17:47 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:47 on Oct 27,2022
# vlog -reportprogress 300 ./mux64x2_1_2scomp.sv 
# -- Compiling module mux64x2_1_2scomp
# -- Compiling module mux64x2_1_testbench
# 
# Top level modules:
# 	mux64x2_1_2scomp
# 	mux64x2_1_testbench
# End time: 16:17:47 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:47 on Oct 27,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 16:17:48 on Oct 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:48 on Oct 27,2022
# vlog -reportprogress 300 ./adder64_bit.sv 
# -- Compiling module adder64_bit
# -- Compiling module adder64_bit_testbench
# 
# Top level modules:
# 	adder64_bit_testbench
# End time: 16:17:48 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:48 on Oct 27,2022
# vlog -reportprogress 300 ./zeroCheck.sv 
# -- Compiling module zeroCheck
# -- Compiling module zeroCheck_tb
# 
# Top level modules:
# 	zeroCheck_tb
# End time: 16:17:48 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:48 on Oct 27,2022
# vlog -reportprogress 300 ./and_64_bit.sv 
# -- Compiling module and_64_bit
# -- Compiling module and_64_bit_testbench
# 
# Top level modules:
# 	and_64_bit_testbench
# End time: 16:17:48 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:48 on Oct 27,2022
# vlog -reportprogress 300 ./or_64_bit.sv 
# -- Compiling module or_64_bit
# -- Compiling module or_64_bit_testbench
# 
# Top level modules:
# 	or_64_bit_testbench
# End time: 16:17:48 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:48 on Oct 27,2022
# vlog -reportprogress 300 ./xor_64_bit.sv 
# -- Compiling module xor_64_bit
# -- Compiling module xor_64_bit_testbench
# 
# Top level modules:
# 	xor_64_bit_testbench
# End time: 16:17:48 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:17:52 on Oct 27,2022, Elapsed time: 0:02:23
# Errors: 2, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:17:52 on Oct 27,2022
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.mux64x2_1_2scomp
# Loading work.adder64_bit
# Loading work.and_64_bit
# Loading work.or_64_bit
# Loading work.xor_64_bit
# Loading work.zeroCheck
# Loading work.mux64x8_1
# Loading work.mux64x4_1
# Loading work.mux64x2_1
# Loading work.mux2_1
# Loading work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: spbhi  Hostname: KEYSMASH  ProcessID: 25516
#           Attempting to use alternate WLF file "./wlftazrrxc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftazrrxc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 500000.00 ns testing addition, normal
# 600000.00 ns testing addition, overflow
# 700000.00 ns testing addition
# 800000.00 ns testing subtraction, zero
# 900000.00 ns testing subtraction, normal
# 1000000.00 ns testing subtraction, negative
# 1100000.00 ns testing AND operations
# 1300000.00 ns testing OR operations
# 1400000.00 ns testing XOR operations
# End time: 16:18:21 on Oct 27,2022, Elapsed time: 0:00:29
# Errors: 0, Warnings: 3
