Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4_sdx (win64) Build 1806307 Thu Mar  9 15:24:31 MST 2017
| Date         : Thu Aug 27 16:34:17 2020
| Host         : LAPTOP-7SLKK6BV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              87 |           29 |
| No           | No                    | Yes                    |              28 |           13 |
| No           | Yes                   | No                     |              42 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                  Enable Signal                  |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                 | design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_i_1_n_0 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                 | design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1_n_0          |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VGA_TIMING_0/inst/ver_cnt[0]_i_1_n_0 | design_1_i/VGA_TIMING_0/inst/po_vga_r[7]_i_2_n_0                                              |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                 | design_1_i/VGA_TIMING_0/inst/po_vga_r[7]_i_2_n_0                                              |               12 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                 | design_1_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/SR[0]                        |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                 |                                                                                               |               29 |             87 |
+-------------------------------------+-------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 10     |                     1 |
| 12     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


