module clk_div #(
    parameter COUNT = 12_500_000  // for 0.25s at 50 MHz
)(
    input clk,
    input rst,
    output reg tick
);
    reg [23:0] counter;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            counter <= 0;
            tick <= 0;
        end else if (counter == COUNT) begin
            counter <= 0;
            tick <= 1;
        end else begin
            counter <= counter + 1;
            tick <= 0;
        end
    end
endmodule
