$comment
	File created using the following command:
		vcd file arbiter.msim.vcd -direction
$end
$date
	Wed Oct 02 12:55:19 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module arbiter_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 1 " REQ0 $end
$var reg 1 # REQ1 $end
$var reg 1 $ Reset $end
$var wire 1 % GNT0out $end
$var wire 1 & GNT1out $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + Clock~dataout $end
$var wire 1 , Reset~dataout $end
$var wire 1 - REQ1~dataout $end
$var wire 1 . inst10~dataout $end
$var wire 1 / REQ0~dataout $end
$var wire 1 0 inst11~dataout $end
$var wire 1 1 inst1~dataout $end
$var wire 1 2 inst~dataout $end
$var wire 1 3 inst6~2_dataout $end
$var wire 1 4 inst8~9_dataout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
x'
0(
1)
x*
0+
0,
0-
0.
0/
00
01
02
03
04
$end
#20000
1$
1,
0'
#25000
1!
1+
1'
#50000
0!
0+
0'
#75000
1!
1+
1'
#100000
1"
0!
1/
0+
0'
#125000
1!
1+
1'
10
13
1%
#150000
0!
0+
0'
#175000
1!
1+
1'
11
#200000
1#
0"
0!
1-
0/
0+
0'
#225000
1!
1+
1'
00
1.
03
0%
#250000
0!
0+
0'
#275000
1!
1+
1'
01
14
1&
#300000
1"
0!
1/
0+
0'
#325000
1!
1+
1'
12
10
#350000
0!
0+
0'
#375000
1!
1+
1'
#400000
0#
0"
0!
0-
0/
0+
0'
#425000
1!
1+
1'
00
0.
04
0&
#450000
0!
0+
0'
#475000
1!
1+
1'
02
#500000
1"
0!
1/
0+
0'
#525000
1!
1+
1'
10
13
1%
#550000
0!
0+
0'
#575000
1!
1+
1'
11
#600000
1#
0"
0!
1-
0/
0+
0'
#625000
1!
1+
1'
00
1.
03
0%
#650000
0!
0+
0'
#675000
1!
1+
1'
01
14
1&
#700000
1"
0!
1/
0+
0'
#725000
1!
1+
1'
12
10
#750000
0!
0+
0'
#775000
1!
1+
1'
#800000
0#
0"
0!
0-
0/
0+
0'
#825000
1!
1+
1'
00
0.
04
0&
#850000
0!
0+
0'
#875000
1!
1+
1'
02
#900000
1"
0!
1/
0+
0'
#925000
1!
1+
1'
10
13
1%
#950000
0!
0+
0'
#975000
1!
1+
1'
11
#1000000
