// Seed: 2583386450
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2
);
  always_latch @(posedge 1 or id_2 == 1) id_0 = (id_1 == 1'd0);
  wire id_4, id_5 = 1;
endmodule
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    output wand id_3,
    input wire id_4,
    output wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri module_1,
    output wor id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    input tri id_14,
    input tri id_15,
    input supply1 id_16,
    output wire id_17
);
  wire id_19;
  module_0(
      id_3, id_16, id_0
  );
endmodule
