{
    "margin_by": 4,
    "origin": 4,
    "mode": 4,
    "aspect": 4,
    "density": 1,
    "margin": 4,
    "make_path_groups": 2,
    "post_multicut_via_effort": 9,
    "litho_driven": 4,
    "si_driven": 4,
    "timing_driven": 4,
    "via_opt": 4,
    "wire_opt": 9,
    "hold": 4,
    "detail_wire_length_opt": 6,
    "global_clock_gate_aware": 6,
    "global_clock_power_driven_effort": 6,
    "global_cong_effort": 4,
    "global_place_io_pins": 4,
    "global_soft_guide_strength": 4,
    "global_timing_effort": 2,
    "global_uniform_density": 2,
    "interconnect_mode": 1,
    "drc_first": 0,
    "drc_max_cap_first": 0,
    "drc_max_fanout_first": 0,
    "drc_max_trans_first": 0,
    "fix_min_drcs": 5,
    "auto_partition": 5,
    "auto_ungroup": 7,
    "bank_based_multibit_inferencing": 9,
    "boundary_optimize_constant_hpins": 4,
    "boundary_optimize_equal_opposite_hpins": 4,
    "boundary_optimize_feedthrough_hpins": 4,
    "boundary_optimize_invert_hpins": 4,
    "boundary_optimize_invert_hpins_rename_nets": 4,
    "cb_preserve_ports_nets": 7,
    "comb_seq_merge_message_threshold": 4,
    "control_logic_optimization": 4,
    "delete_flops_on_preserved_net": 5,
    "delete_hier_insts_on_preserved_net": 7,
    "delete_unloaded_insts": 4,
    "delete_unloaded_seqs": 0,
    "dont_use_qbar_seq_pins": 4,
    "dp_analytical_opt": 1,
    "dp_csa": 4,
    "dp_rewriting": 4,
    "dp_speculation": 4,
    "dp_ungroup_during_syn_map": 7,
    "driver_for_unloaded_hier_pins": 4,
    "exact_match_seq_async_ctrls": 2,
    "exact_match_seq_sync_ctrls": 5,
    "force_merge_combos_into_multibit_cells": 9,
    "force_merge_seqs_into_multibit_cells": 9,
    "hdl_append_generic_ports": 8,
    "hdl_auto_async_set_reset": 2,
    "hdl_auto_sync_set_reset": 2,
    "hdl_bidirectional_assign": 7,
    "hdl_bidirectional_wand_wor_assign": 4,
    "hdl_case_mux_threshold": 4,
    "hdl_delete_transparent_latch": 5,
    "hdl_enable_proc_name": 4,
    "hdl_index_mux_threshold": 4,
    "hdl_max_map_to_mux_control_width": 4,
    "hdl_parameterize_module_name": 7,
    "hdl_preserve_async_sr_priority_logic": 2,
    "hdl_preserve_dangling_output_nets": 4,
    "hdl_preserve_sync_ctrl_logic": 5,
    "hdl_preserve_sync_set_reset": 5,
    "hdl_preserve_unused_flop": 5,
    "hdl_preserve_unused_latch": 7,
    "hdl_preserve_unused_registers": 5,
    "iopt_allow_tiecell_with_inversion": 7,
    "iopt_enable_floating_output_check": 4,
    "iopt_force_constant_removal": 2,
    "iopt_lp_power_analysis_effort": 6,
    "iopt_remap_avoided_cells": 9,
    "iopt_sequential_duplication": 6,
    "iopt_sequential_resynthesis": 7,
    "iopt_sequential_resynthesis_min_effort": 7,
    "iopt_ultra_optimization": 1,
    "lbr_respect_async_controls_priority": 5,
    "map_drc_first": 7,
    "map_latch_allow_async_decomp": 2,
    "map_prefer_non_inverted_clock_line": 9,
    "map_respect_rtl_clk_phase": 8,
    "map_to_master_slave_lssd": 5,
    "map_to_multiple_output_gates": 7,
    "merge_combinational_hier_instances": 4,
    "multibit_allow_async_phase_map": 8,
    "multibit_allow_unused_bits": 9,
    "multibit_auto_exclude_registers_with_exceptions": 9,
    "multibit_cells_from_different_busses": 9,
    "multibit_mapping_effort_level": 9,
    "multibit_predefined_allow_unused_bits": 9,
    "multibit_preserve_inferred_instances": 3,
    "multibit_preserved_net_check": 7,
    "multibit_seqs_instance_naming_style": 8,
    "optimize_constant_0_flops": 7,
    "optimize_constant_1_flops": 7,
    "optimize_constant_feedback_seqs": 8,
    "optimize_constant_latches": 2,
    "optimize_merge_flops": 7,
    "optimize_merge_latches": 5,
    "optimize_net_area": 1,
    "optimize_seq_x_to": 7,
    "partition_based_synthesis": 4,
    "propagate_constant_from_timing_model": 7,
    "remove_assigns": 4,
    "retime_async_reset": 7,
    "retime_effort_level": 7,
    "retime_move_mux_loop_with_reg": 8,
    "retime_optimize_reset": 7,
    "syn_generic_effort": 6,
    "syn_map_effort": 6,
    "syn_opt_effort": 6,
    "tns_opto": 4,
    "use_compatibility_based_grouping": 9,
    "use_max_cap_lut": 7,
    "use_multibit_cells": 9,
    "use_multibit_combo_cells": 7,
    "use_multibit_seq_and_tristate_cells": 4,
    "use_nextstate_type_only_to_assign_sync_ctrls": 7,
    "use_scan_seqs_for_non_dft": 7,
    "use_tiehilo_for_const": 4,
    "ultra_global_mapping": 1,
    "multibit_adaptive_costing": 9
}