verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ip/design_1_generic_accel_0_1/drivers/generic_accel_v1_0/src" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "/opt/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ip/design_1_generic_accel_0_1/drivers/generic_accel_v1_0/src" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog" --include "../../../../generic_accel.gen/sources_1/bd/design_1/ip/design_1_generic_accel_0_1/drivers/generic_accel_v1_0/src" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_compute.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_compute_Pipeline_VITIS_LOOP_877_1.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_control_s_axi.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_data_m_axi.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_fcmp_32ns_32ns_1_2_no_dsp_0.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_flow_control_loop_pipe_sequential_init.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_fu_addmul_axis.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_hls_deadlock_idx0_monitor.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_hls_deadlock_idx1_monitor.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_hls_deadlock_idx2_monitor.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_hptosp_16ns_32_1_no_dsp_0.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_mux_21_16_1_1.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_mux_144_32_1_1.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_mux_275_16_1_1.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_pgml_V_RAM_AUTO_1R1W.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_recv_data_burst.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_recv_data_burst_Pipeline_VITIS_LOOP_39_1.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_recv_pgm.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_reg_file_RAM_T2P_BRAM_1R1W.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_regslice_both.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_send_data_burst.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_send_data_burst_Pipeline_VITIS_LOOP_83_1.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_sptohp_32ns_16_2_no_dsp_0.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel_uitofp_32ns_32_4_no_dsp_0.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/verilog/generic_accel.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/ip/generic_accel_fcmp_32ns_32ns_1_2_no_dsp_0_ip.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/ip/generic_accel_hptosp_16ns_32_1_no_dsp_0_ip.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/ip/generic_accel_sptohp_32ns_16_2_no_dsp_0_ip.v" \
"../../../../generic_accel.gen/sources_1/bd/design_1/ipshared/0eef/hdl/ip/generic_accel_uitofp_32ns_32_4_no_dsp_0_ip.v" \
"../../../bd/design_1/ip/design_1_generic_accel_0_1/sim/design_1_generic_accel_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
