

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_RD_LOOP3'
================================================================
* Date:           Thu Dec 29 14:56:40 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_185  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_RD_LOOP3  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       57|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      136|    -|
|Register             |        -|     -|    49177|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    49177|      193|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        5|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln172_fu_245_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln173_fu_256_p2                |         +|   0|  0|  14|           7|           7|
    |i_33_fu_231_p2                     |         +|   0|  0|  10|           3|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln170_fu_225_p2               |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  57|          26|          25|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+------+-----------+
    |                Name               | LUT| Input Size| Bits | Total Bits|
    +-----------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                          |  14|          3|     1|          3|
    |ap_done_int                        |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_32              |   9|          2|     3|          6|
    |ap_sig_allocacmp_this_p3_3_load_1  |   9|          2|  8192|      16384|
    |ap_sig_allocacmp_this_p4_3_load_1  |   9|          2|  8192|      16384|
    |i_fu_76                            |   9|          2|     3|          6|
    |this_p1_3_fu_92                    |   9|          2|  8192|      16384|
    |this_p2_1_fu_88                    |   9|          2|  8192|      16384|
    |this_p3_3_fu_84                    |   9|          2|  8192|      16384|
    |this_p4_3_fu_80                    |   9|          2|  8192|      16384|
    |this_pMem_address0                 |  14|          3|     8|         24|
    |this_pMem_we0                      |   9|          2|  1024|       2048|
    +-----------------------------------+----+-----------+------+-----------+
    |Total                              | 136|         30| 50194|     100397|
    +-----------------------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------------+------+----+------+-----------+
    |                 Name                 |  FF  | LUT| Bits | Const Bits|
    +--------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                             |     2|   0|     2|          0|
    |ap_done_reg                           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1               |     1|   0|     1|          0|
    |i_fu_76                               |     3|   0|     3|          0|
    |icmp_ln170_reg_359                    |     1|   0|     1|          0|
    |this_p1_3_fu_92                       |  8192|   0|  8192|          0|
    |this_p2_1_fu_88                       |  8192|   0|  8192|          0|
    |this_p3_3_fu_84                       |  8192|   0|  8192|          0|
    |this_p3_ret9_reg_374                  |  8192|   0|  8192|          0|
    |this_p4_3_fu_80                       |  8192|   0|  8192|          0|
    |this_p4_ret9_reg_380                  |  8192|   0|  8192|          0|
    |this_pMem_addr_reg_363                |     8|   0|     8|          0|
    |this_pMem_addr_reg_363_pp0_iter1_reg  |     8|   0|     8|          0|
    +--------------------------------------+------+----+------+-----------+
    |Total                                 | 49177|   0| 49177|          0|
    +--------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+---------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |          Source Object          |    C Type    |
+--------------------------------+-----+------+------------+---------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|grp_dpu_unit_fu_2995_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|grp_dpu_unit_fu_2995_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|grp_dpu_unit_fu_2995_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|grp_dpu_unit_fu_2995_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|grp_dpu_unit_fu_2995_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|grp_dpu_unit_fu_2995_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|grp_dpu_unit_fu_2995_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|grp_dpu_unit_fu_2995_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_RD_LOOP3|  return value|
|this_p1_2_reload                |   in|  8192|     ap_none|                 this_p1_2_reload|        scalar|
|this_pMem_load_2                |   in|  8192|     ap_none|                 this_pMem_load_2|        scalar|
|this_p3_2_reload                |   in|  8192|     ap_none|                 this_p3_2_reload|        scalar|
|this_p4_2_reload                |   in|  8192|     ap_none|                 this_p4_2_reload|        scalar|
|itr_cast                        |   in|     3|     ap_none|                         itr_cast|        scalar|
|this_pMem_address0              |  out|     8|   ap_memory|                        this_pMem|         array|
|this_pMem_ce0                   |  out|     1|   ap_memory|                        this_pMem|         array|
|this_pMem_we0                   |  out|  1024|   ap_memory|                        this_pMem|         array|
|this_pMem_d0                    |  out|  8192|   ap_memory|                        this_pMem|         array|
|this_pMem_q0                    |   in|  8192|   ap_memory|                        this_pMem|         array|
|this_pMem_address1              |  out|     8|   ap_memory|                        this_pMem|         array|
|this_pMem_ce1                   |  out|     1|   ap_memory|                        this_pMem|         array|
|this_pMem_q1                    |   in|  8192|   ap_memory|                        this_pMem|         array|
|addr1                           |   in|     8|     ap_none|                            addr1|        scalar|
|this_p1_3_out                   |  out|  8192|      ap_vld|                    this_p1_3_out|       pointer|
|this_p1_3_out_ap_vld            |  out|     1|      ap_vld|                    this_p1_3_out|       pointer|
|this_p2_1_out                   |  out|  8192|      ap_vld|                    this_p2_1_out|       pointer|
|this_p2_1_out_ap_vld            |  out|     1|      ap_vld|                    this_p2_1_out|       pointer|
|this_p3_3_out                   |  out|  8192|      ap_vld|                    this_p3_3_out|       pointer|
|this_p3_3_out_ap_vld            |  out|     1|      ap_vld|                    this_p3_3_out|       pointer|
|this_p4_3_out                   |  out|  8192|      ap_vld|                    this_p4_3_out|       pointer|
|this_p4_3_out_ap_vld            |  out|     1|      ap_vld|                    this_p4_3_out|       pointer|
+--------------------------------+-----+------+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_p4_3 = alloca i32 1"   --->   Operation 8 'alloca' 'this_p4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p3_3 = alloca i32 1"   --->   Operation 9 'alloca' 'this_p3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_p2_1 = alloca i32 1"   --->   Operation 10 'alloca' 'this_p2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_p1_3 = alloca i32 1"   --->   Operation 11 'alloca' 'this_p1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 14 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 15 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%this_p4_2_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p4_2_reload"   --->   Operation 16 'read' 'this_p4_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%this_p3_2_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p3_2_reload"   --->   Operation 17 'read' 'this_p3_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%this_pMem_load_2_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_pMem_load_2"   --->   Operation 18 'read' 'this_pMem_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%this_p1_2_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_p1_2_reload"   --->   Operation 19 'read' 'this_p1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p1_2_reload_read, i8192 %this_p1_3"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_pMem_load_2_read, i8192 %this_p2_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p3_2_reload_read, i8192 %this_p3_3"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_p4_2_reload_read, i8192 %this_p4_3"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i412"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_32 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:170]   --->   Operation 26 'load' 'i_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.56ns)   --->   "%icmp_ln170 = icmp_eq  i3 %i_32, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:170]   --->   Operation 28 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%i_33 = add i3 %i_32, i3 1" [HLS_Final_vitis_src/dpu.cpp:170]   --->   Operation 30 'add' 'i_33' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %icmp_ln170, void %for.body.i412.split, void %if.end462.loopexit13.exitStub" [HLS_Final_vitis_src/dpu.cpp:170]   --->   Operation 31 'br' 'br_ln170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i3 %i_32" [HLS_Final_vitis_src/dpu.cpp:172]   --->   Operation 32 'zext' 'zext_ln172' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln172_1 = zext i3 %i_32" [HLS_Final_vitis_src/dpu.cpp:172]   --->   Operation 33 'zext' 'zext_ln172_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.87ns)   --->   "%add_ln172 = add i8 %zext_ln172, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:172]   --->   Operation 34 'add' 'add_ln172' <Predicate = (!icmp_ln170)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%idxprom_i310 = zext i8 %add_ln172" [HLS_Final_vitis_src/dpu.cpp:172]   --->   Operation 35 'zext' 'idxprom_i310' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i310" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 36 'getelementptr' 'this_pMem_addr' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 37 'load' 'this_pMem_load' <Predicate = (!icmp_ln170)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%add_ln173 = add i7 %zext_ln172_1, i7 76" [HLS_Final_vitis_src/dpu.cpp:173]   --->   Operation 38 'add' 'add_ln173' <Predicate = (!icmp_ln170)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%idxprom_i353 = zext i7 %add_ln173" [HLS_Final_vitis_src/dpu.cpp:173]   --->   Operation 39 'zext' 'idxprom_i353' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%this_pMem_addr_1 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i353" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 40 'getelementptr' 'this_pMem_addr_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.29ns)   --->   "%this_pMem_load_1 = load i8 %this_pMem_addr_1" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 41 'load' 'this_pMem_load_1' <Predicate = (!icmp_ln170)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln170 = store i3 %i_33, i3 %i" [HLS_Final_vitis_src/dpu.cpp:170]   --->   Operation 42 'store' 'store_ln170' <Predicate = (!icmp_ln170)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%this_p4_3_load_1 = load i8192 %this_p4_3" [HLS_Final_vitis_src/dpu.cpp:174]   --->   Operation 43 'load' 'this_p4_3_load_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%this_p3_3_load_1 = load i8192 %this_p3_3" [HLS_Final_vitis_src/dpu.cpp:174]   --->   Operation 44 'load' 'this_p3_3_load_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 45 'load' 'this_pMem_load' <Predicate = (!icmp_ln170)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 46 [1/2] (1.29ns)   --->   "%this_pMem_load_1 = load i8 %this_pMem_addr_1" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 46 'load' 'this_pMem_load_1' <Predicate = (!icmp_ln170)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 47 [2/2] (5.82ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_1, i8192 %this_p3_3_load_1, i8192 %this_p4_3_load_1, i8 1" [HLS_Final_vitis_src/dpu.cpp:174]   --->   Operation 47 'call' 'call_ret' <Predicate = (!icmp_ln170)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln170 = store i8192 %this_pMem_load, i8192 %this_p1_3" [HLS_Final_vitis_src/dpu.cpp:170]   --->   Operation 48 'store' 'store_ln170' <Predicate = (!icmp_ln170)> <Delay = 0.46>
ST_2 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln170 = store i8192 %this_pMem_load_1, i8192 %this_p2_1" [HLS_Final_vitis_src/dpu.cpp:170]   --->   Operation 49 'store' 'store_ln170' <Predicate = (!icmp_ln170)> <Delay = 0.46>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%this_p4_3_load = load i8192 %this_p4_3"   --->   Operation 58 'load' 'this_p4_3_load' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%this_p3_3_load = load i8192 %this_p3_3"   --->   Operation 59 'load' 'this_p3_3_load' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%this_p2_1_load = load i8192 %this_p2_1"   --->   Operation 60 'load' 'this_p2_1_load' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%this_p1_3_load = load i8192 %this_p1_3"   --->   Operation 61 'load' 'this_p1_3_load' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_3_out, i8192 %this_p1_3_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p2_1_out, i8192 %this_p2_1_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_3_out, i8192 %this_p3_3_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_3_out, i8192 %this_p4_3_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln170)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 50 [1/2] (6.91ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_1, i8192 %this_p3_3_load_1, i8192 %this_p4_3_load_1, i8 1" [HLS_Final_vitis_src/dpu.cpp:174]   --->   Operation 50 'call' 'call_ret' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%this_p3_ret9 = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:174]   --->   Operation 51 'extractvalue' 'this_p3_ret9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%this_p4_ret9 = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:174]   --->   Operation 52 'extractvalue' 'this_p4_ret9' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [HLS_Final_vitis_src/dpu.cpp:170]   --->   Operation 53 'specloopname' 'specloopname_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr, i8192 %this_p3_ret9, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 54 'store' 'store_ln82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln170 = store i8192 %this_p3_ret9, i8192 %this_p3_3" [HLS_Final_vitis_src/dpu.cpp:170]   --->   Operation 55 'store' 'store_ln170' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln170 = store i8192 %this_p4_ret9, i8192 %this_p4_3" [HLS_Final_vitis_src/dpu.cpp:170]   --->   Operation 56 'store' 'store_ln170' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln170 = br void %for.body.i412" [HLS_Final_vitis_src/dpu.cpp:170]   --->   Operation 57 'br' 'br_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_p1_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p3_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p4_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p1_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p3_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p4_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 01000]
this_p4_3                  (alloca                ) [ 01111]
this_p3_3                  (alloca                ) [ 01111]
this_p2_1                  (alloca                ) [ 01100]
this_p1_3                  (alloca                ) [ 01100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
specmemcore_ln0            (specmemcore           ) [ 00000]
addr1_read                 (read                  ) [ 00000]
itr_cast_read              (read                  ) [ 00000]
this_p4_2_reload_read      (read                  ) [ 00000]
this_p3_2_reload_read      (read                  ) [ 00000]
this_pMem_load_2_read      (read                  ) [ 00000]
this_p1_2_reload_read      (read                  ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
br_ln0                     (br                    ) [ 00000]
i_32                       (load                  ) [ 00000]
specpipeline_ln0           (specpipeline          ) [ 00000]
icmp_ln170                 (icmp                  ) [ 01100]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000]
i_33                       (add                   ) [ 00000]
br_ln170                   (br                    ) [ 00000]
zext_ln172                 (zext                  ) [ 00000]
zext_ln172_1               (zext                  ) [ 00000]
add_ln172                  (add                   ) [ 00000]
idxprom_i310               (zext                  ) [ 00000]
this_pMem_addr             (getelementptr         ) [ 01111]
add_ln173                  (add                   ) [ 00000]
idxprom_i353               (zext                  ) [ 00000]
this_pMem_addr_1           (getelementptr         ) [ 00100]
store_ln170                (store                 ) [ 00000]
this_p4_3_load_1           (load                  ) [ 00000]
this_p3_3_load_1           (load                  ) [ 00000]
this_pMem_load             (load                  ) [ 00000]
this_pMem_load_1           (load                  ) [ 00000]
store_ln170                (store                 ) [ 00000]
store_ln170                (store                 ) [ 00000]
call_ret                   (call                  ) [ 00000]
this_p3_ret9               (extractvalue          ) [ 00101]
this_p4_ret9               (extractvalue          ) [ 00101]
specloopname_ln170         (specloopname          ) [ 00000]
store_ln82                 (store                 ) [ 00000]
store_ln170                (store                 ) [ 00000]
store_ln170                (store                 ) [ 00000]
br_ln170                   (br                    ) [ 00000]
this_p4_3_load             (load                  ) [ 00000]
this_p3_3_load             (load                  ) [ 00000]
this_p2_1_load             (load                  ) [ 00000]
this_p1_3_load             (load                  ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
ret_ln0                    (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_p1_2_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_2_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_pMem_load_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem_load_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_p3_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_p4_2_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_2_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="itr_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_pMem">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="addr1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_p1_3_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_3_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_p2_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p2_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_p3_3_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_3_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="this_p4_3_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_3_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="this_p4_3_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p4_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="this_p3_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p3_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="this_p2_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p2_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="this_p1_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p1_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="addr1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="itr_cast_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="this_p4_2_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8192" slack="0"/>
<pin id="110" dir="0" index="1" bw="8192" slack="0"/>
<pin id="111" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p4_2_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="this_p3_2_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8192" slack="0"/>
<pin id="116" dir="0" index="1" bw="8192" slack="0"/>
<pin id="117" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p3_2_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="this_pMem_load_2_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8192" slack="0"/>
<pin id="122" dir="0" index="1" bw="8192" slack="0"/>
<pin id="123" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_pMem_load_2_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="this_p1_2_reload_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8192" slack="0"/>
<pin id="128" dir="0" index="1" bw="8192" slack="0"/>
<pin id="129" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p1_2_reload_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="8192" slack="0"/>
<pin id="135" dir="0" index="2" bw="8192" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln0_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="8192" slack="0"/>
<pin id="142" dir="0" index="2" bw="8192" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="8192" slack="0"/>
<pin id="149" dir="0" index="2" bw="8192" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln0_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="8192" slack="0"/>
<pin id="156" dir="0" index="2" bw="8192" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="this_pMem_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8192" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="8192" slack="1"/>
<pin id="170" dir="0" index="2" bw="0" slack="0"/>
<pin id="172" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="173" dir="0" index="5" bw="8192" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="8192" slack="0"/>
<pin id="175" dir="1" index="7" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_pMem_load/1 this_pMem_load_1/1 store_ln82/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="this_pMem_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8192" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_dpu_unit_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16384" slack="0"/>
<pin id="187" dir="0" index="1" bw="8192" slack="0"/>
<pin id="188" dir="0" index="2" bw="8192" slack="0"/>
<pin id="189" dir="0" index="3" bw="8192" slack="0"/>
<pin id="190" dir="0" index="4" bw="8192" slack="0"/>
<pin id="191" dir="0" index="5" bw="1" slack="0"/>
<pin id="192" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8192" slack="0"/>
<pin id="199" dir="0" index="1" bw="8192" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8192" slack="0"/>
<pin id="204" dir="0" index="1" bw="8192" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8192" slack="0"/>
<pin id="209" dir="0" index="1" bw="8192" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8192" slack="0"/>
<pin id="214" dir="0" index="1" bw="8192" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_32_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_32/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln170_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_33_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_33/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln172_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln172_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln172_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="idxprom_i310_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i310/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln173_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="idxprom_i353_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i353/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln170_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="this_p4_3_load_1_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8192" slack="1"/>
<pin id="274" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_3_load_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="this_p3_3_load_1_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8192" slack="1"/>
<pin id="278" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_3_load_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln170_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8192" slack="0"/>
<pin id="282" dir="0" index="1" bw="8192" slack="1"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln170_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8192" slack="0"/>
<pin id="287" dir="0" index="1" bw="8192" slack="1"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="this_p3_ret9_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16384" slack="0"/>
<pin id="292" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p3_ret9/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="this_p4_ret9_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16384" slack="0"/>
<pin id="296" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p4_ret9/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln170_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8192" slack="1"/>
<pin id="300" dir="0" index="1" bw="8192" slack="3"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln170_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8192" slack="1"/>
<pin id="304" dir="0" index="1" bw="8192" slack="3"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="this_p4_3_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8192" slack="1"/>
<pin id="308" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_3_load/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="this_p3_3_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8192" slack="1"/>
<pin id="312" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_3_load/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="this_p2_1_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8192" slack="1"/>
<pin id="316" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p2_1_load/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="this_p1_3_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8192" slack="1"/>
<pin id="320" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p1_3_load/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="i_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="329" class="1005" name="this_p4_3_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8192" slack="0"/>
<pin id="331" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p4_3 "/>
</bind>
</comp>

<comp id="337" class="1005" name="this_p3_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8192" slack="0"/>
<pin id="339" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p3_3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="this_p2_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8192" slack="0"/>
<pin id="347" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p2_1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="this_p1_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8192" slack="0"/>
<pin id="354" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p1_3 "/>
</bind>
</comp>

<comp id="359" class="1005" name="icmp_ln170_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln170 "/>
</bind>
</comp>

<comp id="363" class="1005" name="this_pMem_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="this_pMem_addr_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="1"/>
<pin id="371" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="this_p3_ret9_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8192" slack="1"/>
<pin id="376" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p3_ret9 "/>
</bind>
</comp>

<comp id="380" class="1005" name="this_p4_ret9_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8192" slack="1"/>
<pin id="382" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p4_ret9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="74" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="74" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="176"><net_src comp="160" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="193"><net_src comp="62" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="167" pin="7"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="167" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="185" pin=5"/></net>

<net id="201"><net_src comp="126" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="120" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="114" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="108" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="102" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="222" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="222" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="237" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="96" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="260"><net_src comp="241" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="271"><net_src comp="231" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="185" pin=4"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="185" pin=3"/></net>

<net id="284"><net_src comp="167" pin="7"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="167" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="185" pin="6"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="185" pin="6"/><net_sink comp="294" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="325"><net_src comp="76" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="332"><net_src comp="80" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="340"><net_src comp="84" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="344"><net_src comp="337" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="348"><net_src comp="88" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="355"><net_src comp="92" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="362"><net_src comp="225" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="160" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="372"><net_src comp="177" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="377"><net_src comp="290" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="383"><net_src comp="294" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="302" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_pMem | {4 }
	Port: this_p1_3_out | {2 }
	Port: this_p2_1_out | {2 }
	Port: this_p3_3_out | {2 }
	Port: this_p4_3_out | {2 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_RD_LOOP3 : this_p1_2_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP3 : this_pMem_load_2 | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP3 : this_p3_2_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP3 : this_p4_2_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP3 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP3 : this_pMem | {1 2 }
	Port: dpu_func_Pipeline_FUNC_RD_LOOP3 : addr1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_32 : 1
		icmp_ln170 : 2
		i_33 : 2
		br_ln170 : 3
		zext_ln172 : 2
		zext_ln172_1 : 2
		add_ln172 : 3
		idxprom_i310 : 4
		this_pMem_addr : 5
		this_pMem_load : 6
		add_ln173 : 3
		idxprom_i353 : 4
		this_pMem_addr_1 : 5
		this_pMem_load_1 : 6
		store_ln170 : 3
	State 2
		call_ret : 1
		store_ln170 : 1
		store_ln170 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		this_p3_ret9 : 1
		this_p4_ret9 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   call   |        grp_dpu_unit_fu_185        |   768   |  57349  |  118398 |
|----------|-----------------------------------|---------|---------|---------|
|          |            i_33_fu_231            |    0    |    0    |    10   |
|    add   |          add_ln172_fu_245         |    0    |    0    |    15   |
|          |          add_ln173_fu_256         |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln170_fu_225         |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|          |       addr1_read_read_fu_96       |    0    |    0    |    0    |
|          |     itr_cast_read_read_fu_102     |    0    |    0    |    0    |
|   read   | this_p4_2_reload_read_read_fu_108 |    0    |    0    |    0    |
|          | this_p3_2_reload_read_read_fu_114 |    0    |    0    |    0    |
|          | this_pMem_load_2_read_read_fu_120 |    0    |    0    |    0    |
|          | this_p1_2_reload_read_read_fu_126 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       write_ln0_write_fu_132      |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_139      |    0    |    0    |    0    |
|          |       write_ln0_write_fu_146      |    0    |    0    |    0    |
|          |       write_ln0_write_fu_153      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln172_fu_237         |    0    |    0    |    0    |
|   zext   |        zext_ln172_1_fu_241        |    0    |    0    |    0    |
|          |        idxprom_i310_fu_251        |    0    |    0    |    0    |
|          |        idxprom_i353_fu_262        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|extractvalue|        this_p3_ret9_fu_290        |    0    |    0    |    0    |
|          |        this_p4_ret9_fu_294        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |   768   |  57349  |  118445 |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_322       |    3   |
|   icmp_ln170_reg_359   |    1   |
|    this_p1_3_reg_352   |  8192  |
|    this_p2_1_reg_345   |  8192  |
|    this_p3_3_reg_337   |  8192  |
|  this_p3_ret9_reg_374  |  8192  |
|    this_p4_3_reg_329   |  8192  |
|  this_p4_ret9_reg_380  |  8192  |
|this_pMem_addr_1_reg_369|    8   |
| this_pMem_addr_reg_363 |    8   |
+------------------------+--------+
|          Total         |  49172 |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_167 |  p0  |   3  |   8  |   24   ||    14   |
| grp_access_fu_167 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   || 0.962143||    23   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    -   |  57349 | 118445 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   23   |
|  Register |    -   |    -   |  49172 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106521 | 118468 |
+-----------+--------+--------+--------+--------+
