/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] _00_;
  reg [17:0] _01_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_49z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_26z = ~(celloutsig_0_14z[13] & celloutsig_0_9z[3]);
  assign celloutsig_0_13z = ~(in_data[41] | celloutsig_0_8z[5]);
  assign celloutsig_0_30z = ~(celloutsig_0_15z[1] | celloutsig_0_29z);
  assign celloutsig_0_39z = ~celloutsig_0_32z[2];
  assign celloutsig_0_50z = ~celloutsig_0_21z[12];
  assign celloutsig_1_8z = ~celloutsig_1_7z[3];
  assign celloutsig_1_13z = ~celloutsig_1_0z;
  assign celloutsig_0_16z = ~celloutsig_0_15z[2];
  assign celloutsig_0_23z = ~celloutsig_0_12z[0];
  assign celloutsig_1_0z = in_data[120] | ~(in_data[176]);
  assign celloutsig_1_12z = celloutsig_1_6z | celloutsig_1_4z;
  assign celloutsig_0_49z = { celloutsig_0_40z, celloutsig_0_32z, celloutsig_0_24z } + { celloutsig_0_22z, celloutsig_0_35z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_39z };
  assign celloutsig_0_11z = in_data[12:10] + celloutsig_0_9z[7:5];
  assign celloutsig_0_21z = { celloutsig_0_14z[14:3], celloutsig_0_19z } + { celloutsig_0_5z[16:11], _00_[3:1], celloutsig_0_0z, _00_[3:1] };
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 18'h00000;
    else _01_ <= { in_data[134:119], celloutsig_1_0z, celloutsig_1_1z };
  reg [2:0] _17_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _17_ <= 3'h0;
    else _17_ <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign _00_[3:1] = _17_;
  assign celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_13z } / { 1'h1, celloutsig_0_5z[16:1], in_data[0] };
  assign celloutsig_0_24z = celloutsig_0_10z[15:10] === celloutsig_0_14z[14:9];
  assign celloutsig_0_3z = in_data[63:60] > in_data[51:48];
  assign celloutsig_0_34z = { celloutsig_0_21z[9:4], celloutsig_0_31z } <= celloutsig_0_8z[14:8];
  assign celloutsig_0_40z = { in_data[40:35], celloutsig_0_21z, celloutsig_0_35z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_39z, celloutsig_0_35z, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_39z } <= { celloutsig_0_8z[14:5], celloutsig_0_0z, celloutsig_0_39z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_32z };
  assign celloutsig_1_19z = in_data[136:131] <= { in_data[114:113], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_1z = in_data[18:13] <= in_data[38:33];
  assign celloutsig_0_19z = { celloutsig_0_10z[16:15], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_17z } <= celloutsig_0_10z[12:2];
  assign celloutsig_0_22z = celloutsig_0_17z <= { celloutsig_0_14z[3], celloutsig_0_11z };
  assign celloutsig_0_28z = { in_data[93:89], celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_13z } <= { celloutsig_0_4z[6:1], celloutsig_0_9z };
  assign celloutsig_0_31z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_26z } <= { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } && in_data[125:122];
  assign celloutsig_0_6z = celloutsig_0_1z & ~(celloutsig_0_3z);
  assign celloutsig_0_35z = celloutsig_0_33z[3:1] % { 1'h1, celloutsig_0_21z[8:7] };
  assign celloutsig_0_4z = in_data[50:42] % { 1'h1, in_data[56:53], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_4z[3], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, _00_[3:1], celloutsig_0_3z, _00_[3:1] } % { 1'h1, in_data[17:1], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[82:77] != in_data[70:65];
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_4z } | { _01_[6:2], celloutsig_1_13z };
  assign celloutsig_0_10z = { _00_[2:1], celloutsig_0_8z } | in_data[76:60];
  assign celloutsig_0_17z = { celloutsig_0_6z, _00_[3:1] } | { _00_[3:1], celloutsig_0_6z };
  assign celloutsig_1_4z = & { celloutsig_1_3z[7:4], celloutsig_1_0z };
  assign celloutsig_0_7z = & { _00_[3:1], celloutsig_0_5z[18:13] };
  assign celloutsig_1_9z = ^ { celloutsig_1_3z[3:1], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_29z = ^ celloutsig_0_8z[6:0];
  assign celloutsig_0_8z = { celloutsig_0_5z[15:5], _00_[3:1], celloutsig_0_0z } >> { celloutsig_0_4z[8:3], celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_5z[15:10], celloutsig_0_7z, celloutsig_0_7z } >> in_data[66:59];
  assign celloutsig_1_7z = in_data[117:112] <<< celloutsig_1_3z[7:2];
  assign celloutsig_0_12z = celloutsig_0_9z[5:3] <<< celloutsig_0_11z;
  assign celloutsig_0_25z = { celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_24z } <<< { celloutsig_0_17z[2], celloutsig_0_16z, celloutsig_0_24z };
  assign celloutsig_0_15z = { in_data[23:21], celloutsig_0_7z } >>> celloutsig_0_4z[6:3];
  assign celloutsig_0_32z = celloutsig_0_14z[13:7] >>> { celloutsig_0_9z[7:2], celloutsig_0_23z };
  assign celloutsig_0_33z = { celloutsig_0_21z[12:8], _00_[3:1], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_30z } >>> { celloutsig_0_17z[3], celloutsig_0_17z, _00_[3:1], celloutsig_0_25z };
  assign celloutsig_1_3z = in_data[174:167] ^ _01_[9:2];
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_4z) | (celloutsig_1_3z[7] & celloutsig_1_1z));
  assign { _00_[17:4], _00_[0] } = { celloutsig_0_5z[14:1], celloutsig_0_19z };
  assign { out_data[133:128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
