
---------- Begin Simulation Statistics ----------
final_tick                               2214769458222                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 608042                       # Simulator instruction rate (inst/s)
host_mem_usage                               10944868                       # Number of bytes of host memory used
host_op_rate                                  1196593                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1690.33                       # Real time elapsed on the host
host_tick_rate                             1310262417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    2022631284                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.214769                       # Number of seconds simulated
sim_ticks                                2214769458222                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.969450                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.030550                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203184172                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              6207195.936421                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              196976976.063579                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        249709410                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1969833563                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  297990742                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      5161907                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   78251653                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       460150                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1233692502                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                      2068591                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6650959334                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6650959334                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1289430024                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          720644158                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    207751123                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses               9011719                       # Number of float alu accesses
system.cpu1.num_fp_insts                      9011719                       # number of float instructions
system.cpu1.num_fp_register_reads             6127987                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            4306441                       # number of times the floating registers were written
system.cpu1.num_func_calls                   28851307                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1946828424                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1946828424                       # number of integer instructions
system.cpu1.num_int_register_reads         3837912980                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1625116369                       # number of times the integer registers were written
system.cpu1.num_load_insts                  297871570                       # Number of load instructions
system.cpu1.num_mem_refs                    376070346                       # number of memory refs
system.cpu1.num_store_insts                  78198776                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             19997388      1.02%      1.02% # Class of executed instruction
system.cpu1.op_class::IntAlu               1567554031     79.58%     80.59% # Class of executed instruction
system.cpu1.op_class::IntMult                 1760109      0.09%     80.68% # Class of executed instruction
system.cpu1.op_class::IntDiv                  3630669      0.18%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 126744      0.01%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::SimdAdd                    6516      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  279800      0.01%     80.89% # Class of executed instruction
system.cpu1.op_class::SimdCmp                     234      0.00%     80.89% # Class of executed instruction
system.cpu1.op_class::SimdCvt                    2856      0.00%     80.89% # Class of executed instruction
system.cpu1.op_class::SimdMisc                 403958      0.02%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdShift                    23      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                606      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult               276      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 2      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::MemRead               294446371     14.95%     95.86% # Class of executed instruction
system.cpu1.op_class::MemWrite               73501414      3.73%     99.59% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            3425199      0.17%     99.76% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           4697362      0.24%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1969833563                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  231                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       308239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        878970                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    107947752                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1028                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    215896463                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1028                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             362361                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16153                       # Transaction distribution
system.membus.trans_dist::CleanEvict           292086                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208370                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208370                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        362361                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1449701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1449701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1449701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     37560576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     37560576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37560576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            570731                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  570731    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              570731                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1422457984                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3053391890                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38483145                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38483145                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38483145                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38483145                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 85708.563474                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 85708.563474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 85708.563474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 85708.563474                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38184111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38184111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38184111                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38184111                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 85042.563474                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 85042.563474                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 85042.563474                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 85042.563474                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38483145                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38483145                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 85708.563474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 85708.563474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38184111                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38184111                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 85042.563474                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 85042.563474                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.459969                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.459969                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.836836                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.836836                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30842389737                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30842389737                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30842389737                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30842389737                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88648.954739                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88648.954739                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88648.954739                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88648.954739                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          514                       # number of writebacks
system.cpu0.dcache.writebacks::total              514                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30610677681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30610677681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30610677681                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30610677681                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87982.954739                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87982.954739                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87982.954739                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87982.954739                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30830681790                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30830681790                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88680.555111                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88680.555111                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30599140230                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30599140230                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88014.555111                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88014.555111                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11707947                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11707947                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45734.167969                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45734.167969                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11537451                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11537451                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45068.167969                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45068.167969                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1225990358                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1225990358                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1225990358                       # number of overall hits
system.cpu1.icache.overall_hits::total     1225990358                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      7702144                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       7702144                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      7702144                       # number of overall misses
system.cpu1.icache.overall_misses::total      7702144                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  85381317216                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  85381317216                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  85381317216                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  85381317216                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1233692502                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1233692502                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1233692502                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1233692502                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006243                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006243                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006243                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006243                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11085.396120                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11085.396120                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11085.396120                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11085.396120                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      7701632                       # number of writebacks
system.cpu1.icache.writebacks::total          7701632                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      7702144                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      7702144                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      7702144                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      7702144                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  80251689312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  80251689312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  80251689312                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  80251689312                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006243                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006243                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006243                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006243                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 10419.396120                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10419.396120                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 10419.396120                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10419.396120                       # average overall mshr miss latency
system.cpu1.icache.replacements               7701632                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1225990358                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1225990358                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      7702144                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      7702144                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  85381317216                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  85381317216                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1233692502                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1233692502                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006243                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006243                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11085.396120                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11085.396120                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      7702144                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      7702144                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  80251689312                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  80251689312                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006243                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006243                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 10419.396120                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10419.396120                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.986675                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1233692502                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          7702144                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           160.175206                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.986675                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       9877242160                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      9877242160                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    276344193                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       276344193                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    276344193                       # number of overall hits
system.cpu1.dcache.overall_hits::total      276344193                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     99898202                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      99898202                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     99898202                       # number of overall misses
system.cpu1.dcache.overall_misses::total     99898202                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1128948962292                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1128948962292                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1128948962292                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1128948962292                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    376242395                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    376242395                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    376242395                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    376242395                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.265516                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.265516                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.265516                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.265516                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11300.993809                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11300.993809                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11300.993809                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11300.993809                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     65762059                       # number of writebacks
system.cpu1.dcache.writebacks::total         65762059                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     99898202                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     99898202                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     99898202                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     99898202                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1062416759760                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1062416759760                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1062416759760                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1062416759760                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.265516                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.265516                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.265516                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.265516                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10634.993809                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10634.993809                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10634.993809                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10634.993809                       # average overall mshr miss latency
system.cpu1.dcache.replacements              99898194                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    212923353                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      212923353                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     85067389                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     85067389                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 942159026205                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 942159026205                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    297990742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    297990742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.285470                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.285470                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11075.443096                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11075.443096                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     85067389                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     85067389                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 885504145131                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 885504145131                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.285470                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.285470                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10409.443096                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10409.443096                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     63420840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      63420840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     14830813                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     14830813                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 186789936087                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 186789936087                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     78251653                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     78251653                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.189527                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.189527                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12594.719931                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12594.719931                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     14830813                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     14830813                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 176912614629                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 176912614629                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.189527                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.189527                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 11928.719931                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11928.719931                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          376242395                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99898202                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.766258                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3109837362                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3109837362                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 440                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             7694086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            99683454                       # number of demand (read+write) hits
system.l2.demand_hits::total                107377980                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                440                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            7694086                       # number of overall hits
system.l2.overall_hits::.cpu1.data           99683454                       # number of overall hits
system.l2.overall_hits::total               107377980                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8058                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            214748                       # number of demand (read+write) misses
system.l2.demand_misses::total                 570731                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347476                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8058                       # number of overall misses
system.l2.overall_misses::.cpu1.data           214748                       # number of overall misses
system.l2.overall_misses::total                570731                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37724238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30251551500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    682537779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  18317450547                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49289264064                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37724238                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30251551500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    682537779                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  18317450547                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49289264064                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         7702144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        99898202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            107948711                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        7702144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       99898202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           107948711                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.002150                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005287                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.002150                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005287                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84018.347439                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87060.837295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84703.124721                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85297.420917                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86361.638082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84018.347439                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87060.837295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84703.124721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85297.420917                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86361.638082                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16153                       # number of writebacks
system.l2.writebacks::total                     16153                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       214748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            570731                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       214748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           570731                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34661628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27879674657                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    627527169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  16851608655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45393472109                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34661628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27879674657                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    627527169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  16851608655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45393472109                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.002150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005287                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.002150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005287                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77197.389755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80234.820986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77876.293001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78471.551097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79535.669359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77197.389755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80234.820986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77876.293001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78471.551097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79535.669359                       # average overall mshr miss latency
system.l2.replacements                         309267                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     65762573                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         65762573                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     65762573                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     65762573                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7701650                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7701650                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      7701650                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7701650                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         14622566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              14622699                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         208247                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208370                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9999657                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  17813266569                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17823266226                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     14830813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14831069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.480469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.014042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81298.024390                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85539.126945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85536.623439                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       208247                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9159530                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  16391794475                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16400954005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.480469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.014042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74467.723577                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78713.232243                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78710.726136                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst       7694086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            7694086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8058                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37724238                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    682537779                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    720262017                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      7702144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7702593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84018.347439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84703.124721                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84666.982132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8058                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34661628                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    627527169                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    662188797                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001104                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77197.389755                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77876.293001                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77840.460444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     85060888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          85061195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         6501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          353854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30241551843                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    504183978                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30745735821                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     85067389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      85415049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87062.877945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 77554.834333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86888.196321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         6501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       353854                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27870515127                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    459814180                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  28330329307                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004143                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80236.863154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70729.761575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80062.198836                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259384.798305                       # Cycle average of tags in use
system.l2.tags.total_refs                   215896463                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    571411                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    377.830429                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     452.747323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       99.161304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    151845.716043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     1215.380762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    105771.792872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.579245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.403487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989474                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          584                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       261499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3454914819                       # Number of tag accesses
system.l2.tags.data_accesses               3454914819                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22238464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        515712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      13743872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36526784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       515712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        544448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1033792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1033792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         214748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              570731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16153                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16153                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            12975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         10040984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           232851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          6205554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16492364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        12975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       232851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           245826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         466772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               466772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         466772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           12975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        10040984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          232851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         6205554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16959136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    212957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.247983699752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          896                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          896                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1722845                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15194                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      570731                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16153                       # Number of write requests accepted
system.mem_ctrls.readBursts                    570731                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1791                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            17798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            17803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            17777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            17789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            17781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            17787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            17798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            17785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            17750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            17738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            17770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            17774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            17788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            17785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            17782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            17794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              504                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12584908667                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1895708080                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22536807147                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22119.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39611.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                570731                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  559000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       585029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       585029    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       585029                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     634.631696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    349.016144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6376.922322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095          895     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::188416-192511            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           896                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.956473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.953891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.293890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               19      2.12%      2.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.22%      2.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              874     97.54%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           896                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36412160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  114624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1029696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36526784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1033792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        16.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     16.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2214759457566                       # Total gap between requests
system.mem_ctrls.avgGap                    3773760.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22238464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       515712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     13629248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1029696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12974.713866186796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 10040983.686786465347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 232851.323683147435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 6153799.868154880591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 464922.430719553144                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       214748                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16153                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16600296                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13986169740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    303518419                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   8230518692                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 121080836960912                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36971.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40250.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37666.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38326.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 7495873024.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         456072258.095453                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         805142947.945242                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        780352989.898426                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       18806394.432000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     192254545494.589844                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     49587726156.200371                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     688667600214.826294                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       932570246463.851685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        421.068768                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2102055970765                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  99561350000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13152137457                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         456207923.807462                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         805382450.106048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        780193901.559230                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       19148457.552000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     192254545494.589844                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     49585963317.617844                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     688668817199.838379                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       932570258752.937866                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        421.068773                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2102063071555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  99561350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13145036667                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2214769458222                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          93117642                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     65778726                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7701650                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        34776643                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14831069                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14831069                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7702593                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     85415049                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     23105920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    299694598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             323845174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22299520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    985841664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  10602256704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11610427776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          309267                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1033792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        108257978                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003082                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              108256950    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1028      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          108257978                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       120820694697                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       99798304130                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        7694442188                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349313408                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
