# README

This is a Digital Logic course project of Year 2, Glasgow College, UESTC. Basic designed an FPGA-based RISC Processor using Verilog HDL in Quartus and ran performance tests.