#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x286f3c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x283d320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x2844a90 .functor NOT 1, L_0x289b2f0, C4<0>, C4<0>, C4<0>;
L_0x289b0d0 .functor XOR 2, L_0x289af70, L_0x289b030, C4<00>, C4<00>;
L_0x289b1e0 .functor XOR 2, L_0x289b0d0, L_0x289b140, C4<00>, C4<00>;
v0x2897900_0 .net *"_ivl_10", 1 0, L_0x289b140;  1 drivers
v0x2897a00_0 .net *"_ivl_12", 1 0, L_0x289b1e0;  1 drivers
v0x2897ae0_0 .net *"_ivl_2", 1 0, L_0x289aed0;  1 drivers
v0x2897ba0_0 .net *"_ivl_4", 1 0, L_0x289af70;  1 drivers
v0x2897c80_0 .net *"_ivl_6", 1 0, L_0x289b030;  1 drivers
v0x2897db0_0 .net *"_ivl_8", 1 0, L_0x289b0d0;  1 drivers
v0x2897e90_0 .net "a", 0 0, v0x2895760_0;  1 drivers
v0x2897f30_0 .net "b", 0 0, v0x2895800_0;  1 drivers
v0x2897fd0_0 .net "c", 0 0, v0x28958a0_0;  1 drivers
v0x2898070_0 .var "clk", 0 0;
v0x2898110_0 .net "d", 0 0, v0x28959e0_0;  1 drivers
v0x28981b0_0 .net "out_pos_dut", 0 0, L_0x289ad40;  1 drivers
v0x2898250_0 .net "out_pos_ref", 0 0, L_0x2899890;  1 drivers
v0x28982f0_0 .net "out_sop_dut", 0 0, L_0x289a100;  1 drivers
v0x2898390_0 .net "out_sop_ref", 0 0, L_0x28708d0;  1 drivers
v0x2898430_0 .var/2u "stats1", 223 0;
v0x28984d0_0 .var/2u "strobe", 0 0;
v0x2898680_0 .net "tb_match", 0 0, L_0x289b2f0;  1 drivers
v0x2898750_0 .net "tb_mismatch", 0 0, L_0x2844a90;  1 drivers
v0x28987f0_0 .net "wavedrom_enable", 0 0, v0x2895cb0_0;  1 drivers
v0x28988c0_0 .net "wavedrom_title", 511 0, v0x2895d50_0;  1 drivers
L_0x289aed0 .concat [ 1 1 0 0], L_0x2899890, L_0x28708d0;
L_0x289af70 .concat [ 1 1 0 0], L_0x2899890, L_0x28708d0;
L_0x289b030 .concat [ 1 1 0 0], L_0x289ad40, L_0x289a100;
L_0x289b140 .concat [ 1 1 0 0], L_0x2899890, L_0x28708d0;
L_0x289b2f0 .cmp/eeq 2, L_0x289aed0, L_0x289b1e0;
S_0x28417c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x283d320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2844e70 .functor AND 1, v0x28958a0_0, v0x28959e0_0, C4<1>, C4<1>;
L_0x2845250 .functor NOT 1, v0x2895760_0, C4<0>, C4<0>, C4<0>;
L_0x2845630 .functor NOT 1, v0x2895800_0, C4<0>, C4<0>, C4<0>;
L_0x28458b0 .functor AND 1, L_0x2845250, L_0x2845630, C4<1>, C4<1>;
L_0x285cb30 .functor AND 1, L_0x28458b0, v0x28958a0_0, C4<1>, C4<1>;
L_0x28708d0 .functor OR 1, L_0x2844e70, L_0x285cb30, C4<0>, C4<0>;
L_0x2898d10 .functor NOT 1, v0x2895800_0, C4<0>, C4<0>, C4<0>;
L_0x2898d80 .functor OR 1, L_0x2898d10, v0x28959e0_0, C4<0>, C4<0>;
L_0x2898e90 .functor AND 1, v0x28958a0_0, L_0x2898d80, C4<1>, C4<1>;
L_0x2898f50 .functor NOT 1, v0x2895760_0, C4<0>, C4<0>, C4<0>;
L_0x2899020 .functor OR 1, L_0x2898f50, v0x2895800_0, C4<0>, C4<0>;
L_0x2899090 .functor AND 1, L_0x2898e90, L_0x2899020, C4<1>, C4<1>;
L_0x2899210 .functor NOT 1, v0x2895800_0, C4<0>, C4<0>, C4<0>;
L_0x2899280 .functor OR 1, L_0x2899210, v0x28959e0_0, C4<0>, C4<0>;
L_0x28991a0 .functor AND 1, v0x28958a0_0, L_0x2899280, C4<1>, C4<1>;
L_0x2899410 .functor NOT 1, v0x2895760_0, C4<0>, C4<0>, C4<0>;
L_0x2899510 .functor OR 1, L_0x2899410, v0x28959e0_0, C4<0>, C4<0>;
L_0x28995d0 .functor AND 1, L_0x28991a0, L_0x2899510, C4<1>, C4<1>;
L_0x2899780 .functor XNOR 1, L_0x2899090, L_0x28995d0, C4<0>, C4<0>;
v0x28443c0_0 .net *"_ivl_0", 0 0, L_0x2844e70;  1 drivers
v0x28447c0_0 .net *"_ivl_12", 0 0, L_0x2898d10;  1 drivers
v0x2844ba0_0 .net *"_ivl_14", 0 0, L_0x2898d80;  1 drivers
v0x2844f80_0 .net *"_ivl_16", 0 0, L_0x2898e90;  1 drivers
v0x2845360_0 .net *"_ivl_18", 0 0, L_0x2898f50;  1 drivers
v0x2845740_0 .net *"_ivl_2", 0 0, L_0x2845250;  1 drivers
v0x28459c0_0 .net *"_ivl_20", 0 0, L_0x2899020;  1 drivers
v0x2893cd0_0 .net *"_ivl_24", 0 0, L_0x2899210;  1 drivers
v0x2893db0_0 .net *"_ivl_26", 0 0, L_0x2899280;  1 drivers
v0x2893e90_0 .net *"_ivl_28", 0 0, L_0x28991a0;  1 drivers
v0x2893f70_0 .net *"_ivl_30", 0 0, L_0x2899410;  1 drivers
v0x2894050_0 .net *"_ivl_32", 0 0, L_0x2899510;  1 drivers
v0x2894130_0 .net *"_ivl_36", 0 0, L_0x2899780;  1 drivers
L_0x7fa5c40f6018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28941f0_0 .net *"_ivl_38", 0 0, L_0x7fa5c40f6018;  1 drivers
v0x28942d0_0 .net *"_ivl_4", 0 0, L_0x2845630;  1 drivers
v0x28943b0_0 .net *"_ivl_6", 0 0, L_0x28458b0;  1 drivers
v0x2894490_0 .net *"_ivl_8", 0 0, L_0x285cb30;  1 drivers
v0x2894570_0 .net "a", 0 0, v0x2895760_0;  alias, 1 drivers
v0x2894630_0 .net "b", 0 0, v0x2895800_0;  alias, 1 drivers
v0x28946f0_0 .net "c", 0 0, v0x28958a0_0;  alias, 1 drivers
v0x28947b0_0 .net "d", 0 0, v0x28959e0_0;  alias, 1 drivers
v0x2894870_0 .net "out_pos", 0 0, L_0x2899890;  alias, 1 drivers
v0x2894930_0 .net "out_sop", 0 0, L_0x28708d0;  alias, 1 drivers
v0x28949f0_0 .net "pos0", 0 0, L_0x2899090;  1 drivers
v0x2894ab0_0 .net "pos1", 0 0, L_0x28995d0;  1 drivers
L_0x2899890 .functor MUXZ 1, L_0x7fa5c40f6018, L_0x2899090, L_0x2899780, C4<>;
S_0x2894c30 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x283d320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2895760_0 .var "a", 0 0;
v0x2895800_0 .var "b", 0 0;
v0x28958a0_0 .var "c", 0 0;
v0x2895940_0 .net "clk", 0 0, v0x2898070_0;  1 drivers
v0x28959e0_0 .var "d", 0 0;
v0x2895ad0_0 .var/2u "fail", 0 0;
v0x2895b70_0 .var/2u "fail1", 0 0;
v0x2895c10_0 .net "tb_match", 0 0, L_0x289b2f0;  alias, 1 drivers
v0x2895cb0_0 .var "wavedrom_enable", 0 0;
v0x2895d50_0 .var "wavedrom_title", 511 0;
E_0x28503f0/0 .event negedge, v0x2895940_0;
E_0x28503f0/1 .event posedge, v0x2895940_0;
E_0x28503f0 .event/or E_0x28503f0/0, E_0x28503f0/1;
S_0x2894f60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2894c30;
 .timescale -12 -12;
v0x28951a0_0 .var/2s "i", 31 0;
E_0x2850290 .event posedge, v0x2895940_0;
S_0x28952a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2894c30;
 .timescale -12 -12;
v0x28954a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2895580 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2894c30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2895f30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x283d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2899a40 .functor AND 1, v0x28958a0_0, v0x28959e0_0, C4<1>, C4<1>;
L_0x2899cf0 .functor NOT 1, v0x2895760_0, C4<0>, C4<0>, C4<0>;
L_0x2899d80 .functor NOT 1, v0x2895800_0, C4<0>, C4<0>, C4<0>;
L_0x2899f00 .functor AND 1, L_0x2899cf0, L_0x2899d80, C4<1>, C4<1>;
L_0x289a040 .functor AND 1, L_0x2899f00, v0x28958a0_0, C4<1>, C4<1>;
L_0x289a100 .functor OR 1, L_0x2899a40, L_0x289a040, C4<0>, C4<0>;
L_0x289a2a0 .functor NOT 1, v0x2895800_0, C4<0>, C4<0>, C4<0>;
L_0x289a310 .functor OR 1, L_0x289a2a0, v0x28959e0_0, C4<0>, C4<0>;
L_0x289a420 .functor AND 1, v0x28958a0_0, L_0x289a310, C4<1>, C4<1>;
L_0x289a4e0 .functor NOT 1, v0x2895760_0, C4<0>, C4<0>, C4<0>;
L_0x289a6c0 .functor NOT 1, v0x2895800_0, C4<0>, C4<0>, C4<0>;
L_0x289a730 .functor OR 1, L_0x289a4e0, L_0x289a6c0, C4<0>, C4<0>;
L_0x289a860 .functor AND 1, L_0x289a420, L_0x289a730, C4<1>, C4<1>;
L_0x289a970 .functor NOT 1, v0x2895760_0, C4<0>, C4<0>, C4<0>;
L_0x289a7f0 .functor OR 1, L_0x289a970, v0x28959e0_0, C4<0>, C4<0>;
L_0x289aab0 .functor AND 1, v0x28958a0_0, L_0x289a7f0, C4<1>, C4<1>;
v0x28960f0_0 .net *"_ivl_12", 0 0, L_0x289a2a0;  1 drivers
v0x28961d0_0 .net *"_ivl_14", 0 0, L_0x289a310;  1 drivers
v0x28962b0_0 .net *"_ivl_16", 0 0, L_0x289a420;  1 drivers
v0x28963a0_0 .net *"_ivl_18", 0 0, L_0x289a4e0;  1 drivers
v0x2896480_0 .net *"_ivl_2", 0 0, L_0x2899cf0;  1 drivers
v0x28965b0_0 .net *"_ivl_20", 0 0, L_0x289a6c0;  1 drivers
v0x2896690_0 .net *"_ivl_22", 0 0, L_0x289a730;  1 drivers
v0x2896770_0 .net *"_ivl_26", 0 0, L_0x289a970;  1 drivers
v0x2896850_0 .net *"_ivl_28", 0 0, L_0x289a7f0;  1 drivers
v0x28969c0_0 .net *"_ivl_32", 0 0, L_0x289ac00;  1 drivers
L_0x7fa5c40f6060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2896a80_0 .net *"_ivl_34", 0 0, L_0x7fa5c40f6060;  1 drivers
v0x2896b60_0 .net *"_ivl_4", 0 0, L_0x2899d80;  1 drivers
v0x2896c40_0 .net *"_ivl_6", 0 0, L_0x2899f00;  1 drivers
v0x2896d20_0 .net "a", 0 0, v0x2895760_0;  alias, 1 drivers
v0x2896dc0_0 .net "b", 0 0, v0x2895800_0;  alias, 1 drivers
v0x2896eb0_0 .net "c", 0 0, v0x28958a0_0;  alias, 1 drivers
v0x2896fa0_0 .net "d", 0 0, v0x28959e0_0;  alias, 1 drivers
v0x28971a0_0 .net "out_pos", 0 0, L_0x289ad40;  alias, 1 drivers
v0x2897260_0 .net "out_sop", 0 0, L_0x289a100;  alias, 1 drivers
v0x2897320_0 .net "pos0", 0 0, L_0x289a860;  1 drivers
v0x28973e0_0 .net "pos1", 0 0, L_0x289aab0;  1 drivers
v0x28974a0_0 .net "sop_temp1", 0 0, L_0x2899a40;  1 drivers
v0x2897560_0 .net "sop_temp2", 0 0, L_0x289a040;  1 drivers
L_0x289ac00 .cmp/eeq 1, L_0x289a860, L_0x289aab0;
L_0x289ad40 .functor MUXZ 1, L_0x7fa5c40f6060, L_0x289a860, L_0x289ac00, C4<>;
S_0x28976e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x283d320;
 .timescale -12 -12;
E_0x28399f0 .event anyedge, v0x28984d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28984d0_0;
    %nor/r;
    %assign/vec4 v0x28984d0_0, 0;
    %wait E_0x28399f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2894c30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2895ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2895b70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2894c30;
T_4 ;
    %wait E_0x28503f0;
    %load/vec4 v0x2895c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2895ad0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2894c30;
T_5 ;
    %wait E_0x2850290;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %wait E_0x2850290;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %wait E_0x2850290;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %wait E_0x2850290;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %wait E_0x2850290;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %wait E_0x2850290;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %wait E_0x2850290;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %wait E_0x2850290;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %wait E_0x2850290;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %wait E_0x2850290;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %wait E_0x2850290;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %wait E_0x2850290;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %wait E_0x2850290;
    %load/vec4 v0x2895ad0_0;
    %store/vec4 v0x2895b70_0, 0, 1;
    %fork t_1, S_0x2894f60;
    %jmp t_0;
    .scope S_0x2894f60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28951a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28951a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2850290;
    %load/vec4 v0x28951a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28951a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28951a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2894c30;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28503f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28959e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28958a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2895800_0, 0;
    %assign/vec4 v0x2895760_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2895ad0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2895b70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x283d320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2898070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28984d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x283d320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2898070_0;
    %inv;
    %store/vec4 v0x2898070_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x283d320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2895940_0, v0x2898750_0, v0x2897e90_0, v0x2897f30_0, v0x2897fd0_0, v0x2898110_0, v0x2898390_0, v0x28982f0_0, v0x2898250_0, v0x28981b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x283d320;
T_9 ;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2898430_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x283d320;
T_10 ;
    %wait E_0x28503f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2898430_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2898430_0, 4, 32;
    %load/vec4 v0x2898680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2898430_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2898430_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2898430_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2898390_0;
    %load/vec4 v0x2898390_0;
    %load/vec4 v0x28982f0_0;
    %xor;
    %load/vec4 v0x2898390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2898430_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2898430_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2898250_0;
    %load/vec4 v0x2898250_0;
    %load/vec4 v0x28981b0_0;
    %xor;
    %load/vec4 v0x2898250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2898430_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2898430_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2898430_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response41/top_module.sv";
