INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/CPU_A/CPU_A.sim/sim_1/synth/timing/CPU_A_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU_A_top
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module ROM_blk_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module ROM_wrapper
INFO: [VRFC 10-311] analyzing module ROM_xlconstant_0_0
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ROM_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ROM_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ROM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module ROM_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ROM_blk_mem_gen_0_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-311] analyzing module ROM_blk_mem_gen_0_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/CPU_A/CPU_A.srcs/sim_1/new/CPU_A_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_A_top_tb
