# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"cMutexMerge3_1b_tb_time_synth.v" \
"../../../../../MMU_240607.srcs/sources_1/new/cMutexMerge3_1b_tb.v" \

# Do not sort compile order
nosort
