// Seed: 1053486429
module module_0 ();
  tri1 id_1;
  assign id_1 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_10;
  ;
endmodule
module module_2 (
    input tri1 id_0,
    input supply0 id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4
    , id_8,
    output tri0 id_5,
    input tri id_6
);
  assign id_2 = $signed(83);
  ;
  module_0 modCall_1 ();
endmodule
