library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.ALL;
  
entity Clock_Divider is
    port ( clk_in, reset: in std_logic;
           clock_out: out std_logic);
end Clock_Divider;
  
architecture bhv of Clock_Divider is
  
signal count: integer:=0;
signal tmp : std_logic:='0';
  
begin
  
    process(clk_in)
    begin
        if rising_edge(clk_in) then
            count <= count + 1;
            if (count = 208334) then        
                tmp <= NOT tmp;
                count <= 0;
            end if;
        end if;
       end process;
        
       clock_out <= tmp;
  
end bhv;
