HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CL169 ||@W:Pruning register state[1:0] ||top.srr(43);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/43||data_rate.v(27);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\hdl\data_rate.v'/linenumber/27
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tag_test.||top.srr(68);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/68||phaser_modulator.v(30);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\hdl\phaser_modulator.v'/linenumber/30
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to tag_test assign 1, register removed by optimization||top.srr(69);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/69||phaser_modulator.v(30);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\hdl\phaser_modulator.v'/linenumber/30
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit phase_signal_output[3] to a constant 0||top.srr(70);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/70||phaser_modulator.v(30);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\hdl\phaser_modulator.v'/linenumber/30
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of phase_signal_output[3:0] ||top.srr(71);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/71||phaser_modulator.v(30);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\hdl\phaser_modulator.v'/linenumber/30
Implementation;Synthesis|| CL168 ||@W:Pruning instance trigger_signal_gen_0 -- not in use ...||top.srr(89);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/89||top.v(326);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\component\work\top\top.v'/linenumber/326
Implementation;Synthesis|| CL168 ||@W:Pruning instance data_dqpsk_generator_0 -- not in use ...||top.srr(91);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/91||top.v(188);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\component\work\top\top.v'/linenumber/188
Implementation;Synthesis|| MT530 ||@W:Found inferred clock two_mhz_clock|clock_out_inferred_clock which controls 40 sequential elements including clock_divider_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(150);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/150||clock_divider.v(26);liberoaction://cross_probe/hdl/file/'z:\fpga_vision\fs_backscatter\hdl\clock_divider.v'/linenumber/26
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ten_mhz_clock|clock_out_inferred_clock which controls 17 sequential elements including modulator_0.clock_counter[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(151);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/151||modulator.v(26);liberoaction://cross_probe/hdl/file/'z:\fpga_vision\fs_backscatter\hdl\modulator.v'/linenumber/26
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_divider|clock_out_inferred_clock which controls 4 sequential elements including dqpsk_modulator_0.state_1[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(152);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/152||dqpsk_modulator.v(25);liberoaction://cross_probe/hdl/file/'z:\fpga_vision\fs_backscatter\hdl\dqpsk_modulator.v'/linenumber/25
Implementation;Synthesis|| MT530 ||@W:Found inferred clock pll_core|GLA_inferred_clock which controls 39 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(153);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/153||main_clock.v(26);liberoaction://cross_probe/hdl/file/'z:\fpga_vision\fs_backscatter\hdl\main_clock.v'/linenumber/26
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance sigen_trigger_0.trigger_output,  because it is equivalent to instance sigen_trigger_0.trigger_flag||top.srr(189);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/189||sigen_trigger.v(27);liberoaction://cross_probe/hdl/file/'z:\fpga_vision\fs_backscatter\hdl\sigen_trigger.v'/linenumber/27
Implementation;Synthesis|| MT420 ||@W:Found inferred clock two_mhz_clock|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:two_mhz_clock_0.clock_out"||top.srr(289);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/289||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ten_mhz_clock|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:ten_mhz_clock_0.clock_out"||top.srr(291);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/291||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock pll_core|GLA_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_core_0.GLA"||top.srr(293);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/293||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_divider|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:clock_divider_0.clock_out"||top.srr(295);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/295||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||top.srr(312);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/312||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||top.srr(314);liberoaction://cross_probe/hdl/file/'Z:\fpga_vision\fs_backscatter\synthesis\top.srr'/linenumber/314||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 16 Warning(s)||top.srr;liberoaction://open_report/file/top.srr||(null);(null)
Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 2 Error(s) , 6 Warning(s) , 1 Info(s)||top_compile_log.rpt;liberoaction://open_report/file/top_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||top_placeroute_log.rpt;liberoaction://open_report/file/top_placeroute_log.rpt||(null);(null)
Implementation;Generate BitStream;RootName:top
Implementation;Generate BitStream||(null)||Please refer to the log file for details about 1 Info(s)||top_prgdata_log.rpt;liberoaction://open_report/file/top_prgdata_log.rpt||(null);(null)
