-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

-- DATE "07/11/2019 11:05:23"

-- 
-- Device: Altera EP2C70F896C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	RISC_UNI IS
    PORT (
	pc2 : OUT std_logic_vector(31 DOWNTO 0);
	instr2 : OUT std_logic_vector(31 DOWNTO 0);
	clock : IN std_logic
	);
END RISC_UNI;

-- Design Ports Information
-- pc2[0]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[1]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[2]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[3]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[4]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[5]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[7]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[8]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[9]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[10]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[11]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[12]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[13]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[14]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[15]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[16]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[17]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[18]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[19]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[20]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[21]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[22]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[23]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[24]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[25]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[26]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[27]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[28]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[29]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[30]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc2[31]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[0]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[1]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[2]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[4]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[5]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[6]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[7]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[8]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[9]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[10]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[11]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[12]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[13]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[14]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[15]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[16]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[17]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[18]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[19]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[20]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[21]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[22]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[23]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[24]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[25]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[26]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[27]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[28]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[29]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[30]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instr2[31]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clock	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF RISC_UNI IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_pc2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_instr2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_clock : std_logic;
SIGNAL \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ula_cnt|Mux15~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ula|Add0~2_combout\ : std_logic;
SIGNAL \ula|Add1~6_combout\ : std_logic;
SIGNAL \ula|Add0~6_combout\ : std_logic;
SIGNAL \pcBranch[5]~10_combout\ : std_logic;
SIGNAL \pcBranch[6]~12_combout\ : std_logic;
SIGNAL \pcBranch[16]~32_combout\ : std_logic;
SIGNAL \ula|Add1~34_combout\ : std_logic;
SIGNAL \ula|Add0~34_combout\ : std_logic;
SIGNAL \pcBranch[17]~34_combout\ : std_logic;
SIGNAL \ula|Add1~44_combout\ : std_logic;
SIGNAL \ula|Add1~61\ : std_logic;
SIGNAL \ula|Add0~61\ : std_logic;
SIGNAL \ula|Add1~62_combout\ : std_logic;
SIGNAL \ula|Add0~62_combout\ : std_logic;
SIGNAL \pcOld[3]~2_combout\ : std_logic;
SIGNAL \pcOld[4]~4_combout\ : std_logic;
SIGNAL \pcOld[6]~8_combout\ : std_logic;
SIGNAL \pcOld[9]~14_combout\ : std_logic;
SIGNAL \pcOld[12]~20_combout\ : std_logic;
SIGNAL \pcOld[14]~24_combout\ : std_logic;
SIGNAL \pcOld[15]~26_combout\ : std_logic;
SIGNAL \pcOld[16]~28_combout\ : std_logic;
SIGNAL \pcOld[17]~30_combout\ : std_logic;
SIGNAL \pcOld[18]~32_combout\ : std_logic;
SIGNAL \pcOld[19]~34_combout\ : std_logic;
SIGNAL \pcOld[20]~36_combout\ : std_logic;
SIGNAL \pcOld[21]~38_combout\ : std_logic;
SIGNAL \pcOld[23]~42_combout\ : std_logic;
SIGNAL \pcOld[24]~44_combout\ : std_logic;
SIGNAL \pcOld[26]~48_combout\ : std_logic;
SIGNAL \pcOld[29]~54_combout\ : std_logic;
SIGNAL \contr|Mux0~0_combout\ : std_logic;
SIGNAL \branchCond[0]~0_combout\ : std_logic;
SIGNAL \breg|XREGS[18][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][9]~regout\ : std_logic;
SIGNAL \breg|Mux22~4_combout\ : std_logic;
SIGNAL \breg|XREGS[28][9]~regout\ : std_logic;
SIGNAL \breg|Mux22~5_combout\ : std_logic;
SIGNAL \breg|XREGS[23][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[31][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][10]~regout\ : std_logic;
SIGNAL \breg|Mux21~0_combout\ : std_logic;
SIGNAL \breg|XREGS[11][10]~regout\ : std_logic;
SIGNAL \breg|Mux21~1_combout\ : std_logic;
SIGNAL \breg|XREGS[27][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][10]~regout\ : std_logic;
SIGNAL \breg|Mux53~0_combout\ : std_logic;
SIGNAL \breg|Mux53~1_combout\ : std_logic;
SIGNAL \breg|Mux54~4_combout\ : std_logic;
SIGNAL \breg|Mux54~5_combout\ : std_logic;
SIGNAL \breg|Mux54~6_combout\ : std_logic;
SIGNAL \breg|Mux54~7_combout\ : std_logic;
SIGNAL \breg|Mux54~8_combout\ : std_logic;
SIGNAL \breg|Mux54~9_combout\ : std_logic;
SIGNAL \breg|Mux54~10_combout\ : std_logic;
SIGNAL \breg|Mux54~11_combout\ : std_logic;
SIGNAL \breg|Mux54~12_combout\ : std_logic;
SIGNAL \breg|Mux54~13_combout\ : std_logic;
SIGNAL \breg|Mux54~21_combout\ : std_logic;
SIGNAL \ula|Equal1~0_combout\ : std_logic;
SIGNAL \breg|XREGS[9][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][2]~regout\ : std_logic;
SIGNAL \breg|Mux61~0_combout\ : std_logic;
SIGNAL \breg|XREGS[11][2]~regout\ : std_logic;
SIGNAL \breg|Mux61~1_combout\ : std_logic;
SIGNAL \breg|XREGS[25][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[3][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][1]~regout\ : std_logic;
SIGNAL \breg|Mux62~21_combout\ : std_logic;
SIGNAL \breg|XREGS[13][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][1]~regout\ : std_logic;
SIGNAL \breg|Mux62~23_combout\ : std_logic;
SIGNAL \breg|XREGS[15][1]~regout\ : std_logic;
SIGNAL \breg|Mux62~24_combout\ : std_logic;
SIGNAL \breg|Mux30~2_combout\ : std_logic;
SIGNAL \breg|Mux30~3_combout\ : std_logic;
SIGNAL \breg|Mux30~4_combout\ : std_logic;
SIGNAL \breg|Mux30~5_combout\ : std_logic;
SIGNAL \breg|Mux30~6_combout\ : std_logic;
SIGNAL \breg|Mux30~10_combout\ : std_logic;
SIGNAL \breg|Mux30~11_combout\ : std_logic;
SIGNAL \breg|Mux30~17_combout\ : std_logic;
SIGNAL \breg|Mux30~18_combout\ : std_logic;
SIGNAL \breg|Mux29~0_combout\ : std_logic;
SIGNAL \breg|Mux29~1_combout\ : std_logic;
SIGNAL \breg|Mux29~2_combout\ : std_logic;
SIGNAL \breg|Mux29~3_combout\ : std_logic;
SIGNAL \ula|Equal1~1_combout\ : std_logic;
SIGNAL \breg|XREGS[9][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][4]~regout\ : std_logic;
SIGNAL \breg|Mux59~2_combout\ : std_logic;
SIGNAL \breg|XREGS[25][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][4]~regout\ : std_logic;
SIGNAL \breg|Mux59~12_combout\ : std_logic;
SIGNAL \breg|Mux59~13_combout\ : std_logic;
SIGNAL \breg|Mux59~14_combout\ : std_logic;
SIGNAL \breg|Mux59~15_combout\ : std_logic;
SIGNAL \breg|Mux59~17_combout\ : std_logic;
SIGNAL \breg|Mux59~18_combout\ : std_logic;
SIGNAL \breg|XREGS[17][3]~regout\ : std_logic;
SIGNAL \breg|Mux60~4_combout\ : std_logic;
SIGNAL \breg|XREGS[29][3]~regout\ : std_logic;
SIGNAL \breg|Mux60~5_combout\ : std_logic;
SIGNAL \breg|XREGS[19][3]~regout\ : std_logic;
SIGNAL \breg|Mux60~11_combout\ : std_logic;
SIGNAL \breg|XREGS[2][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][3]~regout\ : std_logic;
SIGNAL \breg|Mux60~21_combout\ : std_logic;
SIGNAL \breg|XREGS[13][3]~regout\ : std_logic;
SIGNAL \ula|Equal1~2_combout\ : std_logic;
SIGNAL \breg|XREGS[11][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][12]~regout\ : std_logic;
SIGNAL \breg|Mux19~2_combout\ : std_logic;
SIGNAL \breg|XREGS[29][12]~regout\ : std_logic;
SIGNAL \breg|Mux19~3_combout\ : std_logic;
SIGNAL \breg|XREGS[22][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][12]~regout\ : std_logic;
SIGNAL \breg|Mux19~17_combout\ : std_logic;
SIGNAL \breg|Mux19~18_combout\ : std_logic;
SIGNAL \breg|XREGS[26][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][11]~regout\ : std_logic;
SIGNAL \breg|Mux20~2_combout\ : std_logic;
SIGNAL \breg|XREGS[16][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][11]~regout\ : std_logic;
SIGNAL \breg|Mux20~7_combout\ : std_logic;
SIGNAL \breg|Mux20~8_combout\ : std_logic;
SIGNAL \breg|XREGS[10][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][11]~regout\ : std_logic;
SIGNAL \breg|Mux52~10_combout\ : std_logic;
SIGNAL \breg|Mux52~11_combout\ : std_logic;
SIGNAL \gerador_imm|Mux6~0_combout\ : std_logic;
SIGNAL \breg|Mux51~9_combout\ : std_logic;
SIGNAL \breg|Mux51~10_combout\ : std_logic;
SIGNAL \ula|Equal1~3_combout\ : std_logic;
SIGNAL \breg|XREGS[26][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[3][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][13]~regout\ : std_logic;
SIGNAL \breg|Mux18~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][13]~regout\ : std_logic;
SIGNAL \breg|Mux18~18_combout\ : std_logic;
SIGNAL \breg|XREGS[9][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[31][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][14]~regout\ : std_logic;
SIGNAL \breg|Mux49~0_combout\ : std_logic;
SIGNAL \breg|Mux49~1_combout\ : std_logic;
SIGNAL \breg|Mux49~9_combout\ : std_logic;
SIGNAL \breg|Mux49~10_combout\ : std_logic;
SIGNAL \breg|Mux50~2_combout\ : std_logic;
SIGNAL \breg|Mux50~3_combout\ : std_logic;
SIGNAL \breg|Mux50~7_combout\ : std_logic;
SIGNAL \breg|Mux50~8_combout\ : std_logic;
SIGNAL \breg|Mux50~17_combout\ : std_logic;
SIGNAL \breg|Mux50~18_combout\ : std_logic;
SIGNAL \ula|Equal1~4_combout\ : std_logic;
SIGNAL \ula|Equal1~5_combout\ : std_logic;
SIGNAL \breg|XREGS[8][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][16]~regout\ : std_logic;
SIGNAL \breg|Mux15~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][16]~regout\ : std_logic;
SIGNAL \breg|Mux15~18_combout\ : std_logic;
SIGNAL \breg|XREGS[26][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][15]~regout\ : std_logic;
SIGNAL \breg|Mux16~10_combout\ : std_logic;
SIGNAL \breg|Mux16~11_combout\ : std_logic;
SIGNAL \breg|Mux48~4_combout\ : std_logic;
SIGNAL \breg|Mux47~17_combout\ : std_logic;
SIGNAL \breg|Mux47~18_combout\ : std_logic;
SIGNAL \ula|Equal1~6_combout\ : std_logic;
SIGNAL \breg|XREGS[20][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][18]~regout\ : std_logic;
SIGNAL \breg|Mux13~9_combout\ : std_logic;
SIGNAL \breg|Mux13~10_combout\ : std_logic;
SIGNAL \breg|XREGS[1][18]~regout\ : std_logic;
SIGNAL \breg|Mux45~0_combout\ : std_logic;
SIGNAL \breg|Mux45~1_combout\ : std_logic;
SIGNAL \breg|Mux46~2_combout\ : std_logic;
SIGNAL \breg|Mux46~3_combout\ : std_logic;
SIGNAL \breg|Mux46~4_combout\ : std_logic;
SIGNAL \breg|Mux46~5_combout\ : std_logic;
SIGNAL \breg|Mux46~6_combout\ : std_logic;
SIGNAL \ula|Equal1~7_combout\ : std_logic;
SIGNAL \breg|XREGS[8][20]~regout\ : std_logic;
SIGNAL \breg|Mux11~0_combout\ : std_logic;
SIGNAL \breg|XREGS[11][20]~regout\ : std_logic;
SIGNAL \breg|Mux11~1_combout\ : std_logic;
SIGNAL \breg|XREGS[22][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][20]~regout\ : std_logic;
SIGNAL \breg|Mux11~9_combout\ : std_logic;
SIGNAL \breg|Mux11~10_combout\ : std_logic;
SIGNAL \breg|XREGS[7][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[31][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][19]~regout\ : std_logic;
SIGNAL \breg|Mux44~0_combout\ : std_logic;
SIGNAL \breg|Mux44~1_combout\ : std_logic;
SIGNAL \breg|Mux44~2_combout\ : std_logic;
SIGNAL \breg|Mux44~3_combout\ : std_logic;
SIGNAL \breg|Mux44~4_combout\ : std_logic;
SIGNAL \breg|Mux44~5_combout\ : std_logic;
SIGNAL \breg|Mux44~6_combout\ : std_logic;
SIGNAL \breg|Mux44~7_combout\ : std_logic;
SIGNAL \breg|Mux44~8_combout\ : std_logic;
SIGNAL \breg|Mux44~9_combout\ : std_logic;
SIGNAL \gerador_imm|Selector10~0_combout\ : std_logic;
SIGNAL \ula|Equal1~8_combout\ : std_logic;
SIGNAL \breg|XREGS[18][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][21]~regout\ : std_logic;
SIGNAL \breg|Mux10~4_combout\ : std_logic;
SIGNAL \breg|Mux10~5_combout\ : std_logic;
SIGNAL \breg|XREGS[27][21]~regout\ : std_logic;
SIGNAL \breg|Mux10~7_combout\ : std_logic;
SIGNAL \breg|Mux10~8_combout\ : std_logic;
SIGNAL \breg|XREGS[9][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][21]~regout\ : std_logic;
SIGNAL \breg|Mux10~10_combout\ : std_logic;
SIGNAL \breg|XREGS[11][21]~regout\ : std_logic;
SIGNAL \breg|Mux10~11_combout\ : std_logic;
SIGNAL \breg|XREGS[6][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][22]~regout\ : std_logic;
SIGNAL \breg|Mux9~9_combout\ : std_logic;
SIGNAL \breg|XREGS[31][22]~regout\ : std_logic;
SIGNAL \breg|Mux9~10_combout\ : std_logic;
SIGNAL \breg|XREGS[3][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][22]~regout\ : std_logic;
SIGNAL \breg|Mux9~12_combout\ : std_logic;
SIGNAL \breg|Mux9~13_combout\ : std_logic;
SIGNAL \breg|Mux9~14_combout\ : std_logic;
SIGNAL \breg|Mux9~15_combout\ : std_logic;
SIGNAL \breg|XREGS[13][22]~regout\ : std_logic;
SIGNAL \breg|Mux9~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][22]~regout\ : std_logic;
SIGNAL \breg|Mux9~18_combout\ : std_logic;
SIGNAL \gerador_imm|Selector8~0_combout\ : std_logic;
SIGNAL \breg|Mux41~0_combout\ : std_logic;
SIGNAL \breg|Mux41~1_combout\ : std_logic;
SIGNAL \breg|Mux41~2_combout\ : std_logic;
SIGNAL \breg|Mux41~3_combout\ : std_logic;
SIGNAL \breg|Mux41~4_combout\ : std_logic;
SIGNAL \breg|Mux41~5_combout\ : std_logic;
SIGNAL \breg|Mux41~6_combout\ : std_logic;
SIGNAL \breg|Mux41~7_combout\ : std_logic;
SIGNAL \breg|Mux41~8_combout\ : std_logic;
SIGNAL \breg|Mux41~9_combout\ : std_logic;
SIGNAL \breg|Mux41~10_combout\ : std_logic;
SIGNAL \breg|Mux41~11_combout\ : std_logic;
SIGNAL \breg|Mux42~10_combout\ : std_logic;
SIGNAL \breg|Mux42~11_combout\ : std_logic;
SIGNAL \breg|Mux42~12_combout\ : std_logic;
SIGNAL \breg|Mux42~13_combout\ : std_logic;
SIGNAL \breg|Mux42~17_combout\ : std_logic;
SIGNAL \breg|Mux42~18_combout\ : std_logic;
SIGNAL \ula|Equal1~9_combout\ : std_logic;
SIGNAL \ula|Equal1~10_combout\ : std_logic;
SIGNAL \breg|XREGS[10][24]~regout\ : std_logic;
SIGNAL \breg|Mux7~0_combout\ : std_logic;
SIGNAL \breg|Mux7~1_combout\ : std_logic;
SIGNAL \breg|XREGS[18][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][23]~regout\ : std_logic;
SIGNAL \breg|Mux8~2_combout\ : std_logic;
SIGNAL \breg|Mux8~3_combout\ : std_logic;
SIGNAL \breg|XREGS[20][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[31][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][23]~regout\ : std_logic;
SIGNAL \breg|Mux8~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][23]~regout\ : std_logic;
SIGNAL \breg|Mux8~18_combout\ : std_logic;
SIGNAL \breg|Mux40~10_combout\ : std_logic;
SIGNAL \breg|Mux40~11_combout\ : std_logic;
SIGNAL \breg|Mux40~17_combout\ : std_logic;
SIGNAL \breg|Mux40~18_combout\ : std_logic;
SIGNAL \breg|Mux39~2_combout\ : std_logic;
SIGNAL \breg|Mux39~3_combout\ : std_logic;
SIGNAL \ula|Equal1~11_combout\ : std_logic;
SIGNAL \breg|XREGS[29][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[15][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][26]~regout\ : std_logic;
SIGNAL \breg|Mux5~0_combout\ : std_logic;
SIGNAL \breg|Mux5~1_combout\ : std_logic;
SIGNAL \breg|XREGS[16][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][26]~regout\ : std_logic;
SIGNAL \breg|Mux38~4_combout\ : std_logic;
SIGNAL \breg|Mux38~17_combout\ : std_logic;
SIGNAL \breg|Mux38~18_combout\ : std_logic;
SIGNAL \ula|Equal1~12_combout\ : std_logic;
SIGNAL \breg|XREGS[9][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][28]~regout\ : std_logic;
SIGNAL \breg|Mux3~2_combout\ : std_logic;
SIGNAL \breg|XREGS[29][28]~regout\ : std_logic;
SIGNAL \breg|Mux3~3_combout\ : std_logic;
SIGNAL \breg|XREGS[30][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][28]~regout\ : std_logic;
SIGNAL \breg|Mux3~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][28]~regout\ : std_logic;
SIGNAL \breg|Mux3~18_combout\ : std_logic;
SIGNAL \breg|XREGS[18][27]~regout\ : std_logic;
SIGNAL \breg|Mux4~0_combout\ : std_logic;
SIGNAL \breg|XREGS[19][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[31][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][27]~regout\ : std_logic;
SIGNAL \breg|Mux4~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][27]~regout\ : std_logic;
SIGNAL \breg|Mux4~18_combout\ : std_logic;
SIGNAL \breg|Mux36~17_combout\ : std_logic;
SIGNAL \breg|Mux36~18_combout\ : std_logic;
SIGNAL \gerador_imm|Selector2~0_combout\ : std_logic;
SIGNAL \breg|Mux35~0_combout\ : std_logic;
SIGNAL \breg|Mux35~1_combout\ : std_logic;
SIGNAL \ula|Equal1~13_combout\ : std_logic;
SIGNAL \breg|XREGS[8][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][30]~regout\ : std_logic;
SIGNAL \breg|Mux1~2_combout\ : std_logic;
SIGNAL \breg|Mux1~3_combout\ : std_logic;
SIGNAL \breg|XREGS[18][30]~regout\ : std_logic;
SIGNAL \breg|Mux1~4_combout\ : std_logic;
SIGNAL \breg|XREGS[30][30]~regout\ : std_logic;
SIGNAL \breg|Mux1~5_combout\ : std_logic;
SIGNAL \breg|XREGS[24][30]~regout\ : std_logic;
SIGNAL \breg|Mux1~6_combout\ : std_logic;
SIGNAL \breg|XREGS[28][30]~regout\ : std_logic;
SIGNAL \breg|Mux1~7_combout\ : std_logic;
SIGNAL \breg|Mux1~8_combout\ : std_logic;
SIGNAL \breg|XREGS[23][30]~regout\ : std_logic;
SIGNAL \breg|Mux1~9_combout\ : std_logic;
SIGNAL \breg|Mux1~10_combout\ : std_logic;
SIGNAL \breg|Mux1~11_combout\ : std_logic;
SIGNAL \breg|XREGS[12][30]~regout\ : std_logic;
SIGNAL \breg|Mux1~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][30]~regout\ : std_logic;
SIGNAL \breg|Mux1~18_combout\ : std_logic;
SIGNAL \breg|XREGS[22][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][29]~regout\ : std_logic;
SIGNAL \breg|Mux2~4_combout\ : std_logic;
SIGNAL \breg|XREGS[28][29]~regout\ : std_logic;
SIGNAL \breg|Mux2~5_combout\ : std_logic;
SIGNAL \breg|XREGS[27][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][29]~regout\ : std_logic;
SIGNAL \breg|Mux2~12_combout\ : std_logic;
SIGNAL \breg|Mux34~7_combout\ : std_logic;
SIGNAL \breg|Mux34~8_combout\ : std_logic;
SIGNAL \breg|Mux34~10_combout\ : std_logic;
SIGNAL \breg|Mux34~11_combout\ : std_logic;
SIGNAL \breg|Mux34~12_combout\ : std_logic;
SIGNAL \breg|Mux34~13_combout\ : std_logic;
SIGNAL \breg|Mux34~14_combout\ : std_logic;
SIGNAL \breg|Mux34~15_combout\ : std_logic;
SIGNAL \breg|Mux34~16_combout\ : std_logic;
SIGNAL \breg|Mux33~0_combout\ : std_logic;
SIGNAL \breg|Mux33~1_combout\ : std_logic;
SIGNAL \breg|Mux33~12_combout\ : std_logic;
SIGNAL \ula|Equal1~14_combout\ : std_logic;
SIGNAL \ula|Equal1~15_combout\ : std_logic;
SIGNAL \breg|XREGS[8][0]~regout\ : std_logic;
SIGNAL \breg|Mux63~0_combout\ : std_logic;
SIGNAL \breg|XREGS[11][0]~regout\ : std_logic;
SIGNAL \breg|Mux63~1_combout\ : std_logic;
SIGNAL \breg|XREGS[25][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][5]~regout\ : std_logic;
SIGNAL \breg|Mux26~0_combout\ : std_logic;
SIGNAL \breg|Mux26~1_combout\ : std_logic;
SIGNAL \breg|XREGS[29][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[3][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][5]~regout\ : std_logic;
SIGNAL \breg|Mux26~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][5]~regout\ : std_logic;
SIGNAL \breg|Mux26~18_combout\ : std_logic;
SIGNAL \breg|Mux58~13_combout\ : std_logic;
SIGNAL \breg|Mux58~26_combout\ : std_logic;
SIGNAL \breg|Mux31~9_combout\ : std_logic;
SIGNAL \breg|Mux31~10_combout\ : std_logic;
SIGNAL \breg|Mux31~17_combout\ : std_logic;
SIGNAL \breg|Mux31~18_combout\ : std_logic;
SIGNAL \ula|Equal1~16_combout\ : std_logic;
SIGNAL \breg|XREGS[26][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[3][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][6]~regout\ : std_logic;
SIGNAL \breg|Mux25~2_combout\ : std_logic;
SIGNAL \breg|XREGS[29][6]~regout\ : std_logic;
SIGNAL \breg|Mux25~3_combout\ : std_logic;
SIGNAL \breg|XREGS[26][6]~regout\ : std_logic;
SIGNAL \breg|Mux25~4_combout\ : std_logic;
SIGNAL \breg|Mux25~5_combout\ : std_logic;
SIGNAL \breg|XREGS[20][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][6]~regout\ : std_logic;
SIGNAL \breg|Mux25~6_combout\ : std_logic;
SIGNAL \breg|Mux25~7_combout\ : std_logic;
SIGNAL \breg|Mux25~8_combout\ : std_logic;
SIGNAL \breg|XREGS[23][6]~regout\ : std_logic;
SIGNAL \breg|Mux25~9_combout\ : std_logic;
SIGNAL \breg|Mux25~10_combout\ : std_logic;
SIGNAL \breg|Mux25~11_combout\ : std_logic;
SIGNAL \breg|XREGS[1][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][6]~regout\ : std_logic;
SIGNAL \breg|Mux25~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][6]~regout\ : std_logic;
SIGNAL \breg|Mux25~18_combout\ : std_logic;
SIGNAL \breg|Mux57~0_combout\ : std_logic;
SIGNAL \breg|Mux57~1_combout\ : std_logic;
SIGNAL \breg|Mux32~7_combout\ : std_logic;
SIGNAL \breg|Mux32~8_combout\ : std_logic;
SIGNAL \breg|Mux32~12_combout\ : std_logic;
SIGNAL \breg|Mux32~13_combout\ : std_logic;
SIGNAL \ula|Equal1~17_combout\ : std_logic;
SIGNAL \breg|XREGS[26][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][7]~regout\ : std_logic;
SIGNAL \breg|Mux24~12_combout\ : std_logic;
SIGNAL \breg|Mux24~13_combout\ : std_logic;
SIGNAL \breg|XREGS[5][7]~regout\ : std_logic;
SIGNAL \breg|Mux24~17_combout\ : std_logic;
SIGNAL \breg|XREGS[14][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][7]~regout\ : std_logic;
SIGNAL \breg|Mux24~22_combout\ : std_logic;
SIGNAL \breg|XREGS[15][7]~regout\ : std_logic;
SIGNAL \breg|Mux24~23_combout\ : std_logic;
SIGNAL \breg|XREGS[8][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][8]~regout\ : std_logic;
SIGNAL \breg|Mux23~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][8]~regout\ : std_logic;
SIGNAL \breg|Mux23~18_combout\ : std_logic;
SIGNAL \breg|Mux55~2_combout\ : std_logic;
SIGNAL \breg|Mux55~3_combout\ : std_logic;
SIGNAL \breg|Mux55~4_combout\ : std_logic;
SIGNAL \breg|Mux55~5_combout\ : std_logic;
SIGNAL \breg|Mux55~17_combout\ : std_logic;
SIGNAL \breg|Mux55~18_combout\ : std_logic;
SIGNAL \breg|Mux56~15_combout\ : std_logic;
SIGNAL \breg|Mux56~21_combout\ : std_logic;
SIGNAL \breg|Mux56~23_combout\ : std_logic;
SIGNAL \breg|Mux56~24_combout\ : std_logic;
SIGNAL \ula|Equal1~18_combout\ : std_logic;
SIGNAL \ula|Equal1~19_combout\ : std_logic;
SIGNAL \ula|Equal1~20_combout\ : std_logic;
SIGNAL \ula|Selector31~0_combout\ : std_logic;
SIGNAL \ula|Selector31~1_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~10_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~25_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~39_combout\ : std_logic;
SIGNAL \ula|Selector30~1_combout\ : std_logic;
SIGNAL \ula|Selector30~6_combout\ : std_logic;
SIGNAL \ula|Selector30~10_combout\ : std_logic;
SIGNAL \ula|Selector29~3_combout\ : std_logic;
SIGNAL \ula|Selector29~5_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~36_combout\ : std_logic;
SIGNAL \ula|Selector28~3_combout\ : std_logic;
SIGNAL \ula|Selector28~4_combout\ : std_logic;
SIGNAL \ula|Selector28~5_combout\ : std_logic;
SIGNAL \ula|Selector28~6_combout\ : std_logic;
SIGNAL \ula|Selector27~1_combout\ : std_logic;
SIGNAL \ula|Selector27~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~59_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~60_combout\ : std_logic;
SIGNAL \ula|Selector26~7_combout\ : std_logic;
SIGNAL \ula|Selector25~2_combout\ : std_logic;
SIGNAL \ula|Selector24~0_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~44_combout\ : std_logic;
SIGNAL \ula|Selector23~2_combout\ : std_logic;
SIGNAL \ula|Selector23~3_combout\ : std_logic;
SIGNAL \ula|Selector23~5_combout\ : std_logic;
SIGNAL \ula|Selector22~0_combout\ : std_logic;
SIGNAL \ula|Selector20~3_combout\ : std_logic;
SIGNAL \ula|Selector20~7_combout\ : std_logic;
SIGNAL \ula|Selector20~9_combout\ : std_logic;
SIGNAL \ula|Selector11~0_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \ula|Selector18~5_combout\ : std_logic;
SIGNAL \ula|Selector17~14_combout\ : std_logic;
SIGNAL \ula|Selector15~0_combout\ : std_logic;
SIGNAL \ula|Selector14~3_combout\ : std_logic;
SIGNAL \ula|Selector14~8_combout\ : std_logic;
SIGNAL \ula|Selector14~9_combout\ : std_logic;
SIGNAL \ula|Selector13~4_combout\ : std_logic;
SIGNAL \ula|Selector12~3_combout\ : std_logic;
SIGNAL \ula|Selector10~3_combout\ : std_logic;
SIGNAL \ula|Selector9~1_combout\ : std_logic;
SIGNAL \ula|Selector9~2_combout\ : std_logic;
SIGNAL \ula|Selector8~2_combout\ : std_logic;
SIGNAL \ula|Selector8~3_combout\ : std_logic;
SIGNAL \ula|Selector8~5_combout\ : std_logic;
SIGNAL \ula|Selector7~0_combout\ : std_logic;
SIGNAL \ula|Selector6~2_combout\ : std_logic;
SIGNAL \ula|Selector2~8_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \ula|Selector1~2_combout\ : std_logic;
SIGNAL \ula|Selector1~3_combout\ : std_logic;
SIGNAL \ula|Selector1~5_combout\ : std_logic;
SIGNAL \ula|Selector0~2_combout\ : std_logic;
SIGNAL \ula|Selector0~4_combout\ : std_logic;
SIGNAL \ula|Selector0~5_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \ula_cnt|Mux13~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux13~1_combout\ : std_logic;
SIGNAL \ula_cnt|Mux12~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux12~1_combout\ : std_logic;
SIGNAL \breg|Decoder0~41_combout\ : std_logic;
SIGNAL \breg|Decoder0~43_combout\ : std_logic;
SIGNAL \ula_cnt|Mux16~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux17~0_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SEQ_OP~combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SNE_OP~combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SGE_OP~combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SLTU_OP~combout\ : std_logic;
SIGNAL \breg|XREGS[31][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[17][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[22][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[18][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[22][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[22][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[17][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[22][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[22][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[22][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[24][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][8]~feeder_combout\ : std_logic;
SIGNAL \clock~combout\ : std_logic;
SIGNAL \clock~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \PC[2]~30_combout\ : std_logic;
SIGNAL \pcBranch[0]~1\ : std_logic;
SIGNAL \pcBranch[1]~2_combout\ : std_logic;
SIGNAL \PC[2]~31\ : std_logic;
SIGNAL \PC[3]~32_combout\ : std_logic;
SIGNAL \pcBranch[2]~5\ : std_logic;
SIGNAL \pcBranch[3]~6_combout\ : std_logic;
SIGNAL \pcOld[2]~0_combout\ : std_logic;
SIGNAL \PC[3]~33\ : std_logic;
SIGNAL \PC[4]~34_combout\ : std_logic;
SIGNAL \PC[4]~35\ : std_logic;
SIGNAL \PC[5]~36_combout\ : std_logic;
SIGNAL \breg|Mux58~4_combout\ : std_logic;
SIGNAL \PC[5]~37\ : std_logic;
SIGNAL \PC[6]~38_combout\ : std_logic;
SIGNAL \PC[6]~39\ : std_logic;
SIGNAL \PC[7]~40_combout\ : std_logic;
SIGNAL \PC[7]~41\ : std_logic;
SIGNAL \PC[8]~42_combout\ : std_logic;
SIGNAL \PC[8]~43\ : std_logic;
SIGNAL \PC[9]~44_combout\ : std_logic;
SIGNAL \gerador_imm|Mux5~1_combout\ : std_logic;
SIGNAL \gerador_imm|Mux5~2_combout\ : std_logic;
SIGNAL \gerador_imm|Mux4~0_combout\ : std_logic;
SIGNAL \gerador_imm|imm32~0_combout\ : std_logic;
SIGNAL \gerador_imm|Mux2~0_combout\ : std_logic;
SIGNAL \gerador_imm|Mux2~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector0~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector21~0_combout\ : std_logic;
SIGNAL \pcBranch[7]~15\ : std_logic;
SIGNAL \pcBranch[8]~17\ : std_logic;
SIGNAL \pcBranch[9]~18_combout\ : std_logic;
SIGNAL \contr|Mux9~0_combout\ : std_logic;
SIGNAL \contr|Mux9~1_combout\ : std_logic;
SIGNAL \ula_cnt|Equal0~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux15~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux15~1_combout\ : std_logic;
SIGNAL \ula_cnt|Equal0~1_combout\ : std_logic;
SIGNAL \ula_cnt|Mux21~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux15~2_combout\ : std_logic;
SIGNAL \ula_cnt|Mux15~2clkctrl_outclk\ : std_logic;
SIGNAL \gerador_imm|Mux1~1_combout\ : std_logic;
SIGNAL \ula_cnt|Mux24~0_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.AND_OP~combout\ : std_logic;
SIGNAL \ula_cnt|Mux27~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux27~1_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.ADD_OP~combout\ : std_logic;
SIGNAL \breg|Mux24~0_combout\ : std_logic;
SIGNAL \contr|Mux4~0_combout\ : std_logic;
SIGNAL \contr|Mux4~1_combout\ : std_logic;
SIGNAL \contr|Mux5~2_combout\ : std_logic;
SIGNAL \contr|Mux5~3_combout\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \breg|XREGS[31][1]~feeder_combout\ : std_logic;
SIGNAL \gerador_imm|Mux5~0_combout\ : std_logic;
SIGNAL \contr|Mux10~0_combout\ : std_logic;
SIGNAL \contr|Mux10~1_combout\ : std_logic;
SIGNAL \breg|Decoder0~36_combout\ : std_logic;
SIGNAL \breg|Decoder0~40_combout\ : std_logic;
SIGNAL \breg|XREGS[31][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][1]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~37_combout\ : std_logic;
SIGNAL \breg|XREGS[27][1]~regout\ : std_logic;
SIGNAL \breg|Decoder0~38_combout\ : std_logic;
SIGNAL \breg|XREGS[23][1]~regout\ : std_logic;
SIGNAL \breg|Mux30~7_combout\ : std_logic;
SIGNAL \breg|Mux30~8_combout\ : std_logic;
SIGNAL \breg|Decoder0~20_combout\ : std_logic;
SIGNAL \breg|Decoder0~24_combout\ : std_logic;
SIGNAL \breg|XREGS[30][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][1]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~22_combout\ : std_logic;
SIGNAL \breg|XREGS[22][1]~regout\ : std_logic;
SIGNAL \breg|Mux30~0_combout\ : std_logic;
SIGNAL \breg|Mux30~1_combout\ : std_logic;
SIGNAL \breg|Mux30~9_combout\ : std_logic;
SIGNAL \breg|Decoder0~52_combout\ : std_logic;
SIGNAL \breg|XREGS[2][1]~regout\ : std_logic;
SIGNAL \breg|Mux24~2_combout\ : std_logic;
SIGNAL \breg|Mux24~4_combout\ : std_logic;
SIGNAL \breg|Decoder0~45_combout\ : std_logic;
SIGNAL \breg|Decoder0~25_combout\ : std_logic;
SIGNAL \breg|Decoder0~46_combout\ : std_logic;
SIGNAL \breg|XREGS[1][1]~regout\ : std_logic;
SIGNAL \breg|Decoder0~56_combout\ : std_logic;
SIGNAL \breg|XREGS[7][1]~regout\ : std_logic;
SIGNAL \breg|Decoder0~54_combout\ : std_logic;
SIGNAL \breg|XREGS[6][1]~regout\ : std_logic;
SIGNAL \breg|Decoder0~48_combout\ : std_logic;
SIGNAL \breg|Decoder0~55_combout\ : std_logic;
SIGNAL \breg|XREGS[4][1]~regout\ : std_logic;
SIGNAL \breg|Mux30~12_combout\ : std_logic;
SIGNAL \breg|Mux30~13_combout\ : std_logic;
SIGNAL \breg|Mux30~14_combout\ : std_logic;
SIGNAL \breg|Mux30~15_combout\ : std_logic;
SIGNAL \breg|Mux30~16_combout\ : std_logic;
SIGNAL \breg|Mux30~19_combout\ : std_logic;
SIGNAL \gerador_imm|WideOr4~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector30~0_combout\ : std_logic;
SIGNAL \pcOld[2]~1\ : std_logic;
SIGNAL \pcOld[3]~3\ : std_logic;
SIGNAL \pcOld[4]~5\ : std_logic;
SIGNAL \pcOld[5]~7\ : std_logic;
SIGNAL \pcOld[6]~9\ : std_logic;
SIGNAL \pcOld[7]~10_combout\ : std_logic;
SIGNAL \gerador_imm|Selector23~0_combout\ : std_logic;
SIGNAL \pcOld[5]~6_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \breg|Decoder0~31_combout\ : std_logic;
SIGNAL \breg|Decoder0~35_combout\ : std_logic;
SIGNAL \breg|XREGS[28][5]~regout\ : std_logic;
SIGNAL \breg|Decoder0~32_combout\ : std_logic;
SIGNAL \breg|XREGS[20][5]~regout\ : std_logic;
SIGNAL \breg|Decoder0~34_combout\ : std_logic;
SIGNAL \breg|XREGS[16][5]~regout\ : std_logic;
SIGNAL \breg|Mux26~4_combout\ : std_logic;
SIGNAL \breg|Mux26~5_combout\ : std_logic;
SIGNAL \breg|XREGS[21][5]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~26_combout\ : std_logic;
SIGNAL \breg|Decoder0~27_combout\ : std_logic;
SIGNAL \breg|XREGS[21][5]~regout\ : std_logic;
SIGNAL \breg|Decoder0~29_combout\ : std_logic;
SIGNAL \breg|XREGS[17][5]~regout\ : std_logic;
SIGNAL \breg|Mux26~2_combout\ : std_logic;
SIGNAL \breg|Mux26~3_combout\ : std_logic;
SIGNAL \breg|Mux26~6_combout\ : std_logic;
SIGNAL \breg|XREGS[31][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][5]~regout\ : std_logic;
SIGNAL \breg|Decoder0~39_combout\ : std_logic;
SIGNAL \breg|XREGS[19][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][5]~regout\ : std_logic;
SIGNAL \breg|Mux26~7_combout\ : std_logic;
SIGNAL \breg|Mux26~8_combout\ : std_logic;
SIGNAL \breg|Mux26~9_combout\ : std_logic;
SIGNAL \breg|Decoder0~42_combout\ : std_logic;
SIGNAL \breg|XREGS[9][5]~regout\ : std_logic;
SIGNAL \breg|Decoder0~44_combout\ : std_logic;
SIGNAL \breg|XREGS[8][5]~regout\ : std_logic;
SIGNAL \breg|Mux26~10_combout\ : std_logic;
SIGNAL \breg|Mux26~11_combout\ : std_logic;
SIGNAL \breg|XREGS[2][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][5]~regout\ : std_logic;
SIGNAL \breg|Mux24~3_combout\ : std_logic;
SIGNAL \breg|XREGS[7][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][5]~regout\ : std_logic;
SIGNAL \breg|Mux26~12_combout\ : std_logic;
SIGNAL \breg|Mux26~13_combout\ : std_logic;
SIGNAL \breg|Mux26~14_combout\ : std_logic;
SIGNAL \breg|Mux26~15_combout\ : std_logic;
SIGNAL \breg|Mux26~16_combout\ : std_logic;
SIGNAL \breg|Mux26~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \breg|Decoder0~50_combout\ : std_logic;
SIGNAL \breg|XREGS[10][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][0]~regout\ : std_logic;
SIGNAL \breg|Mux31~0_combout\ : std_logic;
SIGNAL \breg|Mux31~1_combout\ : std_logic;
SIGNAL \breg|XREGS[2][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][0]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~47_combout\ : std_logic;
SIGNAL \breg|XREGS[5][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][0]~regout\ : std_logic;
SIGNAL \breg|Mux31~12_combout\ : std_logic;
SIGNAL \breg|Mux31~13_combout\ : std_logic;
SIGNAL \breg|Mux31~14_combout\ : std_logic;
SIGNAL \breg|Mux31~15_combout\ : std_logic;
SIGNAL \breg|Decoder0~23_combout\ : std_logic;
SIGNAL \breg|XREGS[18][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][0]~regout\ : std_logic;
SIGNAL \breg|Mux31~4_combout\ : std_logic;
SIGNAL \breg|XREGS[30][0]~regout\ : std_logic;
SIGNAL \breg|Mux31~5_combout\ : std_logic;
SIGNAL \breg|XREGS[20][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][0]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~33_combout\ : std_logic;
SIGNAL \breg|XREGS[24][0]~regout\ : std_logic;
SIGNAL \breg|Mux31~6_combout\ : std_logic;
SIGNAL \breg|Mux31~7_combout\ : std_logic;
SIGNAL \breg|Mux31~8_combout\ : std_logic;
SIGNAL \breg|XREGS[21][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[17][0]~regout\ : std_logic;
SIGNAL \breg|Mux31~2_combout\ : std_logic;
SIGNAL \breg|Mux31~3_combout\ : std_logic;
SIGNAL \breg|Mux31~11_combout\ : std_logic;
SIGNAL \breg|Mux31~16_combout\ : std_logic;
SIGNAL \breg|Mux31~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \ula_cnt|Mux22~0_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.XOR_OP~combout\ : std_logic;
SIGNAL \ula_cnt|Mux23~0_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.OR_OP~combout\ : std_logic;
SIGNAL \ula|Selector24~4_combout\ : std_logic;
SIGNAL \ula|Selector24~3_combout\ : std_logic;
SIGNAL \ula_cnt|Mux25~0_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SUB_OP~combout\ : std_logic;
SIGNAL \breg|XREGS[1][7]~regout\ : std_logic;
SIGNAL \breg|Mux58~8_combout\ : std_logic;
SIGNAL \breg|Mux58~7_combout\ : std_logic;
SIGNAL \breg|Mux56~14_combout\ : std_logic;
SIGNAL \breg|XREGS[11][7]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~51_combout\ : std_logic;
SIGNAL \breg|XREGS[11][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][7]~regout\ : std_logic;
SIGNAL \breg|Mux56~19_combout\ : std_logic;
SIGNAL \breg|Mux56~20_combout\ : std_logic;
SIGNAL \breg|Mux56~26_combout\ : std_logic;
SIGNAL \breg|XREGS[3][7]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~53_combout\ : std_logic;
SIGNAL \breg|XREGS[3][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][7]~regout\ : std_logic;
SIGNAL \breg|Mux56~16_combout\ : std_logic;
SIGNAL \breg|Mux56~17_combout\ : std_logic;
SIGNAL \breg|Mux56~18_combout\ : std_logic;
SIGNAL \breg|Mux56~22_combout\ : std_logic;
SIGNAL \breg|XREGS[31][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][7]~regout\ : std_logic;
SIGNAL \breg|Mux56~11_combout\ : std_logic;
SIGNAL \breg|Mux56~12_combout\ : std_logic;
SIGNAL \breg|XREGS[21][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][7]~regout\ : std_logic;
SIGNAL \breg|Decoder0~28_combout\ : std_logic;
SIGNAL \breg|XREGS[25][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][7]~regout\ : std_logic;
SIGNAL \breg|Mux56~4_combout\ : std_logic;
SIGNAL \breg|Mux56~5_combout\ : std_logic;
SIGNAL \breg|XREGS[28][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][7]~regout\ : std_logic;
SIGNAL \breg|Mux56~8_combout\ : std_logic;
SIGNAL \breg|Mux56~9_combout\ : std_logic;
SIGNAL \breg|XREGS[30][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][7]~regout\ : std_logic;
SIGNAL \breg|Mux56~6_combout\ : std_logic;
SIGNAL \breg|Mux56~7_combout\ : std_logic;
SIGNAL \breg|Mux56~10_combout\ : std_logic;
SIGNAL \breg|Mux56~13_combout\ : std_logic;
SIGNAL \breg|Mux56~25_combout\ : std_logic;
SIGNAL \ulaB[7]~31_combout\ : std_logic;
SIGNAL \breg|XREGS[13][5]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~49_combout\ : std_logic;
SIGNAL \breg|XREGS[13][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][5]~regout\ : std_logic;
SIGNAL \breg|Decoder0~58_combout\ : std_logic;
SIGNAL \breg|XREGS[12][5]~regout\ : std_logic;
SIGNAL \breg|Mux58~28_combout\ : std_logic;
SIGNAL \breg|Mux58~29_combout\ : std_logic;
SIGNAL \breg|XREGS[25][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][5]~regout\ : std_logic;
SIGNAL \breg|Mux58~9_combout\ : std_logic;
SIGNAL \breg|Mux58~10_combout\ : std_logic;
SIGNAL \breg|Mux58~16_combout\ : std_logic;
SIGNAL \breg|Mux58~17_combout\ : std_logic;
SIGNAL \breg|Mux58~14_combout\ : std_logic;
SIGNAL \breg|XREGS[30][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][5]~regout\ : std_logic;
SIGNAL \breg|Mux58~11_combout\ : std_logic;
SIGNAL \breg|Mux58~12_combout\ : std_logic;
SIGNAL \breg|Mux58~15_combout\ : std_logic;
SIGNAL \breg|Mux58~18_combout\ : std_logic;
SIGNAL \breg|XREGS[6][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][5]~regout\ : std_logic;
SIGNAL \breg|Mux58~20_combout\ : std_logic;
SIGNAL \breg|Mux58~21_combout\ : std_logic;
SIGNAL \breg|Mux58~22_combout\ : std_logic;
SIGNAL \breg|Mux58~6_combout\ : std_logic;
SIGNAL \breg|Mux58~23_combout\ : std_logic;
SIGNAL \breg|Mux58~19_combout\ : std_logic;
SIGNAL \breg|XREGS[10][5]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][5]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][5]~regout\ : std_logic;
SIGNAL \breg|Mux58~24_combout\ : std_logic;
SIGNAL \breg|Mux58~25_combout\ : std_logic;
SIGNAL \breg|Mux58~31_combout\ : std_logic;
SIGNAL \breg|Mux58~27_combout\ : std_logic;
SIGNAL \breg|Mux58~30_combout\ : std_logic;
SIGNAL \ulaB[5]~27_combout\ : std_logic;
SIGNAL \gerador_imm|Mux6~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector11~2_combout\ : std_logic;
SIGNAL \gerador_imm|Selector11~3_combout\ : std_logic;
SIGNAL \ula_cnt|Mux20~0_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SRL_OP~combout\ : std_logic;
SIGNAL \gerador_imm|WideOr4~combout\ : std_logic;
SIGNAL \gerador_imm|Selector27~0_combout\ : std_logic;
SIGNAL \PC[9]~45\ : std_logic;
SIGNAL \PC[10]~46_combout\ : std_logic;
SIGNAL \gerador_imm|Selector20~0_combout\ : std_logic;
SIGNAL \pcBranch[9]~19\ : std_logic;
SIGNAL \pcBranch[10]~20_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \ula_cnt|Mux19~0_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SRA_OP~combout\ : std_logic;
SIGNAL \ula|Selector17~3_combout\ : std_logic;
SIGNAL \pcOld[7]~11\ : std_logic;
SIGNAL \pcOld[8]~13\ : std_logic;
SIGNAL \pcOld[9]~15\ : std_logic;
SIGNAL \pcOld[10]~17\ : std_logic;
SIGNAL \pcOld[11]~18_combout\ : std_logic;
SIGNAL \ula|Selector31~11_combout\ : std_logic;
SIGNAL \ulaB[3]~5_combout\ : std_logic;
SIGNAL \PC[10]~47\ : std_logic;
SIGNAL \PC[11]~48_combout\ : std_logic;
SIGNAL \PC[11]~feeder_combout\ : std_logic;
SIGNAL \pcBranch[10]~21\ : std_logic;
SIGNAL \pcBranch[11]~22_combout\ : std_logic;
SIGNAL \breg|XREGS[12][3]~regout\ : std_logic;
SIGNAL \breg|Mux28~17_combout\ : std_logic;
SIGNAL \breg|XREGS[14][3]~regout\ : std_logic;
SIGNAL \breg|Mux28~18_combout\ : std_logic;
SIGNAL \breg|XREGS[11][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][3]~regout\ : std_logic;
SIGNAL \breg|Mux28~10_combout\ : std_logic;
SIGNAL \breg|Mux28~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][3]~regout\ : std_logic;
SIGNAL \breg|Mux28~12_combout\ : std_logic;
SIGNAL \breg|Mux28~13_combout\ : std_logic;
SIGNAL \breg|Mux28~14_combout\ : std_logic;
SIGNAL \breg|Mux28~15_combout\ : std_logic;
SIGNAL \breg|Mux28~16_combout\ : std_logic;
SIGNAL \breg|XREGS[27][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[31][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][3]~regout\ : std_logic;
SIGNAL \breg|Mux28~7_combout\ : std_logic;
SIGNAL \breg|Mux28~8_combout\ : std_logic;
SIGNAL \breg|XREGS[21][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][3]~regout\ : std_logic;
SIGNAL \breg|Mux28~2_combout\ : std_logic;
SIGNAL \breg|Mux28~3_combout\ : std_logic;
SIGNAL \breg|XREGS[28][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][3]~regout\ : std_logic;
SIGNAL \breg|Mux28~4_combout\ : std_logic;
SIGNAL \breg|Mux28~5_combout\ : std_logic;
SIGNAL \breg|Mux28~6_combout\ : std_logic;
SIGNAL \breg|XREGS[30][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][3]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][3]~regout\ : std_logic;
SIGNAL \breg|Mux28~0_combout\ : std_logic;
SIGNAL \breg|Mux28~1_combout\ : std_logic;
SIGNAL \breg|Mux28~9_combout\ : std_logic;
SIGNAL \breg|Mux28~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~5_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~26_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~29_combout\ : std_logic;
SIGNAL \breg|XREGS[10][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][12]~regout\ : std_logic;
SIGNAL \breg|Mux19~0_combout\ : std_logic;
SIGNAL \breg|Mux19~1_combout\ : std_logic;
SIGNAL \breg|XREGS[28][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][12]~regout\ : std_logic;
SIGNAL \breg|Mux19~6_combout\ : std_logic;
SIGNAL \breg|Mux19~7_combout\ : std_logic;
SIGNAL \breg|XREGS[26][12]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~21_combout\ : std_logic;
SIGNAL \breg|XREGS[26][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][12]~regout\ : std_logic;
SIGNAL \breg|Mux19~4_combout\ : std_logic;
SIGNAL \breg|Mux19~5_combout\ : std_logic;
SIGNAL \breg|Mux19~8_combout\ : std_logic;
SIGNAL \breg|XREGS[27][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[31][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][12]~regout\ : std_logic;
SIGNAL \breg|Mux19~9_combout\ : std_logic;
SIGNAL \breg|Mux19~10_combout\ : std_logic;
SIGNAL \breg|Mux19~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][12]~regout\ : std_logic;
SIGNAL \breg|Mux19~12_combout\ : std_logic;
SIGNAL \breg|Mux19~13_combout\ : std_logic;
SIGNAL \breg|Mux19~14_combout\ : std_logic;
SIGNAL \breg|Mux19~15_combout\ : std_logic;
SIGNAL \breg|Mux19~16_combout\ : std_logic;
SIGNAL \breg|Mux19~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~31_combout\ : std_logic;
SIGNAL \breg|XREGS[9][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][13]~regout\ : std_logic;
SIGNAL \breg|Mux18~10_combout\ : std_logic;
SIGNAL \breg|Mux18~11_combout\ : std_logic;
SIGNAL \breg|XREGS[2][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][13]~regout\ : std_logic;
SIGNAL \breg|Mux18~12_combout\ : std_logic;
SIGNAL \breg|Mux18~13_combout\ : std_logic;
SIGNAL \breg|Mux18~14_combout\ : std_logic;
SIGNAL \breg|Mux18~15_combout\ : std_logic;
SIGNAL \breg|Mux18~16_combout\ : std_logic;
SIGNAL \breg|XREGS[20][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][13]~regout\ : std_logic;
SIGNAL \breg|Mux18~4_combout\ : std_logic;
SIGNAL \breg|Mux18~5_combout\ : std_logic;
SIGNAL \breg|XREGS[29][13]~feeder_combout\ : std_logic;
SIGNAL \breg|Decoder0~30_combout\ : std_logic;
SIGNAL \breg|XREGS[29][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][13]~regout\ : std_logic;
SIGNAL \breg|Mux18~2_combout\ : std_logic;
SIGNAL \breg|Mux18~3_combout\ : std_logic;
SIGNAL \breg|Mux18~6_combout\ : std_logic;
SIGNAL \breg|XREGS[30][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[18][13]~regout\ : std_logic;
SIGNAL \breg|Mux18~0_combout\ : std_logic;
SIGNAL \breg|Mux18~1_combout\ : std_logic;
SIGNAL \breg|XREGS[31][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][13]~regout\ : std_logic;
SIGNAL \breg|Mux18~7_combout\ : std_logic;
SIGNAL \breg|Mux18~8_combout\ : std_logic;
SIGNAL \breg|Mux18~9_combout\ : std_logic;
SIGNAL \breg|Mux18~19_combout\ : std_logic;
SIGNAL \gerador_imm|Selector15~2_combout\ : std_logic;
SIGNAL \gerador_imm|Mux0~0_combout\ : std_logic;
SIGNAL \gerador_imm|imm32[31]~1_combout\ : std_logic;
SIGNAL \gerador_imm|imm32[31]~2_combout\ : std_logic;
SIGNAL \PC[12]~51\ : std_logic;
SIGNAL \PC[13]~53\ : std_logic;
SIGNAL \PC[14]~54_combout\ : std_logic;
SIGNAL \PC[13]~52_combout\ : std_logic;
SIGNAL \gerador_imm|Selector18~2_combout\ : std_logic;
SIGNAL \pcBranch[11]~23\ : std_logic;
SIGNAL \pcBranch[12]~25\ : std_logic;
SIGNAL \pcBranch[13]~26_combout\ : std_logic;
SIGNAL \ula|Selector2~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector17~2_combout\ : std_logic;
SIGNAL \ulaB[13]~9_combout\ : std_logic;
SIGNAL \ula|Selector18~6_combout\ : std_logic;
SIGNAL \ulaB[12]~7_combout\ : std_logic;
SIGNAL \breg|Decoder0~59_combout\ : std_logic;
SIGNAL \breg|XREGS[15][11]~regout\ : std_logic;
SIGNAL \breg|Mux20~17_combout\ : std_logic;
SIGNAL \breg|Mux20~18_combout\ : std_logic;
SIGNAL \breg|XREGS[20][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][11]~regout\ : std_logic;
SIGNAL \breg|Mux20~4_combout\ : std_logic;
SIGNAL \breg|Mux20~5_combout\ : std_logic;
SIGNAL \breg|XREGS[21][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][11]~regout\ : std_logic;
SIGNAL \breg|Mux20~3_combout\ : std_logic;
SIGNAL \breg|Mux20~6_combout\ : std_logic;
SIGNAL \breg|XREGS[30][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][11]~regout\ : std_logic;
SIGNAL \breg|Mux20~0_combout\ : std_logic;
SIGNAL \breg|Mux20~1_combout\ : std_logic;
SIGNAL \breg|Mux20~9_combout\ : std_logic;
SIGNAL \breg|XREGS[9][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][11]~regout\ : std_logic;
SIGNAL \breg|Mux20~10_combout\ : std_logic;
SIGNAL \breg|Mux20~11_combout\ : std_logic;
SIGNAL \breg|XREGS[2][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[3][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][11]~regout\ : std_logic;
SIGNAL \breg|Mux20~12_combout\ : std_logic;
SIGNAL \breg|Mux20~13_combout\ : std_logic;
SIGNAL \breg|Mux20~14_combout\ : std_logic;
SIGNAL \breg|Mux20~15_combout\ : std_logic;
SIGNAL \breg|Mux20~16_combout\ : std_logic;
SIGNAL \breg|Mux20~19_combout\ : std_logic;
SIGNAL \ulaB[10]~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector7~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector7~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector5~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector5~1_combout\ : std_logic;
SIGNAL \PC[24]~74_combout\ : std_logic;
SIGNAL \ula|Selector2~2_combout\ : std_logic;
SIGNAL \gerador_imm|Selector6~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector6~1_combout\ : std_logic;
SIGNAL \ulaB[24]~19_combout\ : std_logic;
SIGNAL \ula|Selector7~1_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \breg|XREGS[15][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][14]~regout\ : std_logic;
SIGNAL \breg|Mux49~17_combout\ : std_logic;
SIGNAL \breg|Mux49~18_combout\ : std_logic;
SIGNAL \breg|XREGS[2][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][14]~regout\ : std_logic;
SIGNAL \breg|Mux49~12_combout\ : std_logic;
SIGNAL \breg|Mux49~13_combout\ : std_logic;
SIGNAL \breg|Mux49~14_combout\ : std_logic;
SIGNAL \breg|Mux49~15_combout\ : std_logic;
SIGNAL \breg|XREGS[30][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][14]~regout\ : std_logic;
SIGNAL \breg|Mux49~2_combout\ : std_logic;
SIGNAL \breg|Mux49~3_combout\ : std_logic;
SIGNAL \breg|XREGS[28][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][14]~regout\ : std_logic;
SIGNAL \breg|Mux49~6_combout\ : std_logic;
SIGNAL \breg|Mux49~7_combout\ : std_logic;
SIGNAL \breg|XREGS[29][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][14]~regout\ : std_logic;
SIGNAL \breg|Mux49~4_combout\ : std_logic;
SIGNAL \breg|Mux49~5_combout\ : std_logic;
SIGNAL \breg|Mux49~8_combout\ : std_logic;
SIGNAL \breg|Mux49~11_combout\ : std_logic;
SIGNAL \breg|Mux49~16_combout\ : std_logic;
SIGNAL \breg|Mux49~19_combout\ : std_logic;
SIGNAL \breg|XREGS[13][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[15][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][15]~regout\ : std_logic;
SIGNAL \breg|Mux48~17_combout\ : std_logic;
SIGNAL \breg|Mux48~18_combout\ : std_logic;
SIGNAL \breg|XREGS[2][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[3][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][15]~regout\ : std_logic;
SIGNAL \breg|Mux48~12_combout\ : std_logic;
SIGNAL \breg|Mux48~13_combout\ : std_logic;
SIGNAL \breg|Mux48~14_combout\ : std_logic;
SIGNAL \breg|Mux48~15_combout\ : std_logic;
SIGNAL \breg|XREGS[11][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][15]~regout\ : std_logic;
SIGNAL \breg|Mux48~10_combout\ : std_logic;
SIGNAL \breg|Mux48~11_combout\ : std_logic;
SIGNAL \breg|Mux48~16_combout\ : std_logic;
SIGNAL \breg|XREGS[31][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][15]~regout\ : std_logic;
SIGNAL \breg|Mux48~7_combout\ : std_logic;
SIGNAL \breg|Mux48~8_combout\ : std_logic;
SIGNAL \breg|XREGS[21][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][15]~regout\ : std_logic;
SIGNAL \breg|Mux48~0_combout\ : std_logic;
SIGNAL \breg|Mux48~1_combout\ : std_logic;
SIGNAL \breg|XREGS[20][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][15]~regout\ : std_logic;
SIGNAL \breg|Mux48~5_combout\ : std_logic;
SIGNAL \breg|XREGS[18][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[18][15]~regout\ : std_logic;
SIGNAL \breg|Mux48~2_combout\ : std_logic;
SIGNAL \breg|Mux48~3_combout\ : std_logic;
SIGNAL \breg|Mux48~6_combout\ : std_logic;
SIGNAL \breg|Mux48~9_combout\ : std_logic;
SIGNAL \breg|Mux48~19_combout\ : std_logic;
SIGNAL \breg|XREGS[9][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][16]~regout\ : std_logic;
SIGNAL \breg|Mux47~0_combout\ : std_logic;
SIGNAL \breg|Mux47~1_combout\ : std_logic;
SIGNAL \breg|XREGS[22][16]~regout\ : std_logic;
SIGNAL \breg|Mux47~2_combout\ : std_logic;
SIGNAL \breg|XREGS[30][16]~regout\ : std_logic;
SIGNAL \breg|Mux47~3_combout\ : std_logic;
SIGNAL \breg|XREGS[31][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][16]~regout\ : std_logic;
SIGNAL \breg|Mux47~9_combout\ : std_logic;
SIGNAL \breg|Mux47~10_combout\ : std_logic;
SIGNAL \breg|XREGS[28][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][16]~regout\ : std_logic;
SIGNAL \breg|Mux47~6_combout\ : std_logic;
SIGNAL \breg|Mux47~7_combout\ : std_logic;
SIGNAL \breg|XREGS[29][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][16]~regout\ : std_logic;
SIGNAL \breg|Mux47~4_combout\ : std_logic;
SIGNAL \breg|Mux47~5_combout\ : std_logic;
SIGNAL \breg|Mux47~8_combout\ : std_logic;
SIGNAL \breg|Mux47~11_combout\ : std_logic;
SIGNAL \breg|XREGS[2][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][16]~regout\ : std_logic;
SIGNAL \breg|Mux47~12_combout\ : std_logic;
SIGNAL \breg|Mux47~13_combout\ : std_logic;
SIGNAL \breg|Mux47~14_combout\ : std_logic;
SIGNAL \breg|Mux47~15_combout\ : std_logic;
SIGNAL \breg|Mux47~16_combout\ : std_logic;
SIGNAL \breg|Mux47~19_combout\ : std_logic;
SIGNAL \gerador_imm|Selector13~2_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~13_combout\ : std_logic;
SIGNAL \ula|Selector2~3_combout\ : std_logic;
SIGNAL \ula|Selector14~2_combout\ : std_logic;
SIGNAL \ula|Selector0~0_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~44_combout\ : std_logic;
SIGNAL \ula|Selector14~0_combout\ : std_logic;
SIGNAL \ula|Selector14~1_combout\ : std_logic;
SIGNAL \contr|Mux7~0_combout\ : std_logic;
SIGNAL \contr|Mux7~1_combout\ : std_logic;
SIGNAL \ulaB[17]~13_combout\ : std_logic;
SIGNAL \ula|Selector14~7_combout\ : std_logic;
SIGNAL \gerador_imm|Selector9~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector9~1_combout\ : std_logic;
SIGNAL \breg|XREGS[15][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][20]~regout\ : std_logic;
SIGNAL \breg|Mux43~17_combout\ : std_logic;
SIGNAL \breg|Mux43~18_combout\ : std_logic;
SIGNAL \breg|XREGS[3][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][20]~regout\ : std_logic;
SIGNAL \breg|Mux43~12_combout\ : std_logic;
SIGNAL \breg|Mux43~13_combout\ : std_logic;
SIGNAL \breg|Mux43~14_combout\ : std_logic;
SIGNAL \breg|Mux43~15_combout\ : std_logic;
SIGNAL \breg|XREGS[31][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][20]~regout\ : std_logic;
SIGNAL \breg|Mux43~9_combout\ : std_logic;
SIGNAL \breg|Mux43~10_combout\ : std_logic;
SIGNAL \breg|XREGS[26][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[18][20]~regout\ : std_logic;
SIGNAL \breg|Mux43~2_combout\ : std_logic;
SIGNAL \breg|Mux43~3_combout\ : std_logic;
SIGNAL \breg|XREGS[21][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][20]~regout\ : std_logic;
SIGNAL \breg|Mux43~4_combout\ : std_logic;
SIGNAL \breg|Mux43~5_combout\ : std_logic;
SIGNAL \breg|XREGS[16][20]~regout\ : std_logic;
SIGNAL \breg|Mux43~6_combout\ : std_logic;
SIGNAL \breg|Mux43~7_combout\ : std_logic;
SIGNAL \breg|Mux43~8_combout\ : std_logic;
SIGNAL \breg|Mux43~11_combout\ : std_logic;
SIGNAL \breg|Mux43~16_combout\ : std_logic;
SIGNAL \breg|XREGS[10][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][20]~regout\ : std_logic;
SIGNAL \breg|Mux43~0_combout\ : std_logic;
SIGNAL \breg|XREGS[9][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][20]~regout\ : std_logic;
SIGNAL \breg|Mux43~1_combout\ : std_logic;
SIGNAL \breg|Mux43~19_combout\ : std_logic;
SIGNAL \breg|XREGS[3][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][21]~regout\ : std_logic;
SIGNAL \breg|Mux42~14_combout\ : std_logic;
SIGNAL \breg|Mux42~15_combout\ : std_logic;
SIGNAL \breg|Mux42~16_combout\ : std_logic;
SIGNAL \breg|XREGS[31][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][21]~regout\ : std_logic;
SIGNAL \breg|Mux42~7_combout\ : std_logic;
SIGNAL \breg|Mux42~8_combout\ : std_logic;
SIGNAL \breg|XREGS[25][21]~regout\ : std_logic;
SIGNAL \breg|Mux42~0_combout\ : std_logic;
SIGNAL \breg|Mux42~1_combout\ : std_logic;
SIGNAL \breg|XREGS[30][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[22][21]~regout\ : std_logic;
SIGNAL \breg|Mux42~2_combout\ : std_logic;
SIGNAL \breg|Mux42~3_combout\ : std_logic;
SIGNAL \breg|XREGS[28][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][21]~regout\ : std_logic;
SIGNAL \breg|Mux42~4_combout\ : std_logic;
SIGNAL \breg|Mux42~5_combout\ : std_logic;
SIGNAL \breg|Mux42~6_combout\ : std_logic;
SIGNAL \breg|Mux42~9_combout\ : std_logic;
SIGNAL \breg|Mux42~19_combout\ : std_logic;
SIGNAL \breg|XREGS[14][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][22]~regout\ : std_logic;
SIGNAL \breg|Mux41~17_combout\ : std_logic;
SIGNAL \breg|Mux41~18_combout\ : std_logic;
SIGNAL \breg|XREGS[2][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][22]~regout\ : std_logic;
SIGNAL \breg|Mux41~12_combout\ : std_logic;
SIGNAL \breg|Mux41~13_combout\ : std_logic;
SIGNAL \breg|Mux41~14_combout\ : std_logic;
SIGNAL \breg|Mux41~15_combout\ : std_logic;
SIGNAL \breg|Mux41~16_combout\ : std_logic;
SIGNAL \breg|Mux41~19_combout\ : std_logic;
SIGNAL \breg|XREGS[15][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][19]~regout\ : std_logic;
SIGNAL \breg|Mux12~17_combout\ : std_logic;
SIGNAL \breg|Mux12~18_combout\ : std_logic;
SIGNAL \breg|XREGS[27][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][19]~regout\ : std_logic;
SIGNAL \breg|Mux12~7_combout\ : std_logic;
SIGNAL \breg|Mux12~8_combout\ : std_logic;
SIGNAL \breg|XREGS[26][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[18][19]~regout\ : std_logic;
SIGNAL \breg|Mux12~0_combout\ : std_logic;
SIGNAL \breg|Mux12~1_combout\ : std_logic;
SIGNAL \breg|XREGS[21][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][19]~regout\ : std_logic;
SIGNAL \breg|Mux12~2_combout\ : std_logic;
SIGNAL \breg|Mux12~3_combout\ : std_logic;
SIGNAL \breg|XREGS[20][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][19]~regout\ : std_logic;
SIGNAL \breg|Mux12~4_combout\ : std_logic;
SIGNAL \breg|Mux12~5_combout\ : std_logic;
SIGNAL \breg|Mux12~6_combout\ : std_logic;
SIGNAL \breg|Mux12~9_combout\ : std_logic;
SIGNAL \breg|XREGS[11][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][19]~regout\ : std_logic;
SIGNAL \breg|Mux12~10_combout\ : std_logic;
SIGNAL \breg|Mux12~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][19]~regout\ : std_logic;
SIGNAL \breg|Mux12~12_combout\ : std_logic;
SIGNAL \breg|XREGS[6][19]~regout\ : std_logic;
SIGNAL \breg|Mux12~13_combout\ : std_logic;
SIGNAL \breg|Mux12~14_combout\ : std_logic;
SIGNAL \breg|Mux12~15_combout\ : std_logic;
SIGNAL \breg|Mux12~16_combout\ : std_logic;
SIGNAL \breg|Mux12~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~27_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~28_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~49_combout\ : std_logic;
SIGNAL \ula|Selector13~1_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \breg|XREGS[12][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][9]~regout\ : std_logic;
SIGNAL \breg|Mux22~17_combout\ : std_logic;
SIGNAL \breg|Mux22~18_combout\ : std_logic;
SIGNAL \breg|XREGS[26][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[22][9]~regout\ : std_logic;
SIGNAL \breg|Mux22~0_combout\ : std_logic;
SIGNAL \breg|Mux22~1_combout\ : std_logic;
SIGNAL \breg|XREGS[21][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][9]~regout\ : std_logic;
SIGNAL \breg|Mux22~2_combout\ : std_logic;
SIGNAL \breg|Mux22~3_combout\ : std_logic;
SIGNAL \breg|Mux22~6_combout\ : std_logic;
SIGNAL \breg|XREGS[27][9]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][9]~regout\ : std_logic;
SIGNAL \breg|Mux22~7_combout\ : std_logic;
SIGNAL \breg|Mux22~8_combout\ : std_logic;
SIGNAL \breg|Mux22~9_combout\ : std_logic;
SIGNAL \breg|XREGS[9][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][9]~regout\ : std_logic;
SIGNAL \breg|Mux22~10_combout\ : std_logic;
SIGNAL \breg|Mux22~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][9]~regout\ : std_logic;
SIGNAL \breg|Mux22~12_combout\ : std_logic;
SIGNAL \breg|Mux22~13_combout\ : std_logic;
SIGNAL \breg|Mux22~14_combout\ : std_logic;
SIGNAL \breg|Mux22~15_combout\ : std_logic;
SIGNAL \breg|Mux22~16_combout\ : std_logic;
SIGNAL \breg|Mux22~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \breg|XREGS[13][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][10]~regout\ : std_logic;
SIGNAL \breg|Mux21~17_combout\ : std_logic;
SIGNAL \breg|Mux21~18_combout\ : std_logic;
SIGNAL \breg|XREGS[1][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][10]~regout\ : std_logic;
SIGNAL \breg|Mux21~12_combout\ : std_logic;
SIGNAL \breg|Mux21~13_combout\ : std_logic;
SIGNAL \breg|Mux21~14_combout\ : std_logic;
SIGNAL \breg|Mux21~15_combout\ : std_logic;
SIGNAL \breg|XREGS[31][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][10]~regout\ : std_logic;
SIGNAL \breg|Mux21~9_combout\ : std_logic;
SIGNAL \breg|Mux21~10_combout\ : std_logic;
SIGNAL \breg|XREGS[29][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][10]~regout\ : std_logic;
SIGNAL \breg|Mux21~2_combout\ : std_logic;
SIGNAL \breg|Mux21~3_combout\ : std_logic;
SIGNAL \breg|XREGS[28][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[20][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][10]~regout\ : std_logic;
SIGNAL \breg|Mux21~6_combout\ : std_logic;
SIGNAL \breg|Mux21~7_combout\ : std_logic;
SIGNAL \breg|XREGS[26][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][10]~regout\ : std_logic;
SIGNAL \breg|Mux21~4_combout\ : std_logic;
SIGNAL \breg|Mux21~5_combout\ : std_logic;
SIGNAL \breg|Mux21~8_combout\ : std_logic;
SIGNAL \breg|Mux21~11_combout\ : std_logic;
SIGNAL \breg|Mux21~16_combout\ : std_logic;
SIGNAL \breg|Mux21~19_combout\ : std_logic;
SIGNAL \breg|XREGS[10][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][8]~regout\ : std_logic;
SIGNAL \breg|Mux23~0_combout\ : std_logic;
SIGNAL \breg|Mux23~1_combout\ : std_logic;
SIGNAL \breg|XREGS[21][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][8]~regout\ : std_logic;
SIGNAL \breg|Mux23~2_combout\ : std_logic;
SIGNAL \breg|Mux23~3_combout\ : std_logic;
SIGNAL \breg|XREGS[20][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][8]~regout\ : std_logic;
SIGNAL \breg|Mux23~6_combout\ : std_logic;
SIGNAL \breg|Mux23~7_combout\ : std_logic;
SIGNAL \breg|XREGS[30][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][8]~regout\ : std_logic;
SIGNAL \breg|Mux23~4_combout\ : std_logic;
SIGNAL \breg|Mux23~5_combout\ : std_logic;
SIGNAL \breg|Mux23~8_combout\ : std_logic;
SIGNAL \breg|XREGS[27][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][8]~regout\ : std_logic;
SIGNAL \breg|Mux23~9_combout\ : std_logic;
SIGNAL \breg|Mux23~10_combout\ : std_logic;
SIGNAL \breg|Mux23~11_combout\ : std_logic;
SIGNAL \breg|XREGS[2][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][8]~regout\ : std_logic;
SIGNAL \breg|Mux23~12_combout\ : std_logic;
SIGNAL \breg|Mux23~13_combout\ : std_logic;
SIGNAL \breg|Mux23~14_combout\ : std_logic;
SIGNAL \breg|Mux23~15_combout\ : std_logic;
SIGNAL \breg|Mux23~16_combout\ : std_logic;
SIGNAL \breg|Mux23~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \ula|Selector13~7_combout\ : std_logic;
SIGNAL \ula_cnt|Mux21~1_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SLL_OP~combout\ : std_logic;
SIGNAL \ula|Selector8~1_combout\ : std_logic;
SIGNAL \breg|XREGS[11][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][18]~regout\ : std_logic;
SIGNAL \breg|Mux13~0_combout\ : std_logic;
SIGNAL \breg|Mux13~1_combout\ : std_logic;
SIGNAL \breg|XREGS[13][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][18]~regout\ : std_logic;
SIGNAL \breg|Mux13~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][18]~regout\ : std_logic;
SIGNAL \breg|Mux13~18_combout\ : std_logic;
SIGNAL \breg|XREGS[21][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][18]~regout\ : std_logic;
SIGNAL \breg|Mux13~2_combout\ : std_logic;
SIGNAL \breg|Mux13~3_combout\ : std_logic;
SIGNAL \breg|XREGS[28][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[24][18]~regout\ : std_logic;
SIGNAL \breg|Mux13~6_combout\ : std_logic;
SIGNAL \breg|Mux13~7_combout\ : std_logic;
SIGNAL \breg|XREGS[30][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][18]~regout\ : std_logic;
SIGNAL \breg|Mux13~4_combout\ : std_logic;
SIGNAL \breg|Mux13~5_combout\ : std_logic;
SIGNAL \breg|Mux13~8_combout\ : std_logic;
SIGNAL \breg|Mux13~11_combout\ : std_logic;
SIGNAL \breg|XREGS[2][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][18]~regout\ : std_logic;
SIGNAL \breg|Mux13~12_combout\ : std_logic;
SIGNAL \breg|Mux13~13_combout\ : std_logic;
SIGNAL \breg|Mux13~14_combout\ : std_logic;
SIGNAL \breg|Mux13~15_combout\ : std_logic;
SIGNAL \breg|Mux13~16_combout\ : std_logic;
SIGNAL \breg|Mux13~19_combout\ : std_logic;
SIGNAL \gerador_imm|Selector12~2_combout\ : std_logic;
SIGNAL \ulaB[18]~12_combout\ : std_logic;
SIGNAL \breg|XREGS[12][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][17]~regout\ : std_logic;
SIGNAL \breg|Mux14~17_combout\ : std_logic;
SIGNAL \breg|XREGS[14][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][17]~regout\ : std_logic;
SIGNAL \breg|Mux14~18_combout\ : std_logic;
SIGNAL \breg|XREGS[27][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[31][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][17]~regout\ : std_logic;
SIGNAL \breg|Mux14~7_combout\ : std_logic;
SIGNAL \breg|Mux14~8_combout\ : std_logic;
SIGNAL \breg|XREGS[26][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][17]~regout\ : std_logic;
SIGNAL \breg|Mux14~0_combout\ : std_logic;
SIGNAL \breg|Mux14~1_combout\ : std_logic;
SIGNAL \breg|XREGS[21][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[17][17]~regout\ : std_logic;
SIGNAL \breg|Mux14~2_combout\ : std_logic;
SIGNAL \breg|Mux14~3_combout\ : std_logic;
SIGNAL \breg|XREGS[28][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[24][17]~regout\ : std_logic;
SIGNAL \breg|Mux14~4_combout\ : std_logic;
SIGNAL \breg|Mux14~5_combout\ : std_logic;
SIGNAL \breg|Mux14~6_combout\ : std_logic;
SIGNAL \breg|Mux14~9_combout\ : std_logic;
SIGNAL \breg|XREGS[11][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][17]~regout\ : std_logic;
SIGNAL \breg|Mux14~10_combout\ : std_logic;
SIGNAL \breg|Mux14~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][17]~regout\ : std_logic;
SIGNAL \breg|Mux14~12_combout\ : std_logic;
SIGNAL \breg|Mux14~13_combout\ : std_logic;
SIGNAL \breg|Mux14~14_combout\ : std_logic;
SIGNAL \breg|Mux14~15_combout\ : std_logic;
SIGNAL \breg|Mux14~16_combout\ : std_logic;
SIGNAL \breg|Mux14~19_combout\ : std_logic;
SIGNAL \ulaB[16]~11_combout\ : std_logic;
SIGNAL \ulaB[15]~10_combout\ : std_logic;
SIGNAL \ula|Add1~15\ : std_logic;
SIGNAL \ula|Add1~17\ : std_logic;
SIGNAL \ula|Add1~19\ : std_logic;
SIGNAL \ula|Add1~21\ : std_logic;
SIGNAL \ula|Add1~23\ : std_logic;
SIGNAL \ula|Add1~25\ : std_logic;
SIGNAL \ula|Add1~27\ : std_logic;
SIGNAL \ula|Add1~29\ : std_logic;
SIGNAL \ula|Add1~31\ : std_logic;
SIGNAL \ula|Add1~33\ : std_logic;
SIGNAL \ula|Add1~35\ : std_logic;
SIGNAL \ula|Add1~36_combout\ : std_logic;
SIGNAL \ula|Add0~27\ : std_logic;
SIGNAL \ula|Add0~29\ : std_logic;
SIGNAL \ula|Add0~31\ : std_logic;
SIGNAL \ula|Add0~33\ : std_logic;
SIGNAL \ula|Add0~35\ : std_logic;
SIGNAL \ula|Add0~36_combout\ : std_logic;
SIGNAL \ula|Selector13~5_combout\ : std_logic;
SIGNAL \ula|Selector13~6_combout\ : std_logic;
SIGNAL \ula|Selector13~8_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \PC[28]~82_combout\ : std_logic;
SIGNAL \PC[28]~feeder_combout\ : std_logic;
SIGNAL \gerador_imm|Selector3~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector3~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector4~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector4~1_combout\ : std_logic;
SIGNAL \PC[25]~76_combout\ : std_logic;
SIGNAL \PC[23]~72_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \ula|Selector8~0_combout\ : std_logic;
SIGNAL \breg|XREGS[28][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][23]~regout\ : std_logic;
SIGNAL \breg|Mux8~4_combout\ : std_logic;
SIGNAL \breg|Mux8~5_combout\ : std_logic;
SIGNAL \breg|Mux8~6_combout\ : std_logic;
SIGNAL \breg|XREGS[27][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][23]~regout\ : std_logic;
SIGNAL \breg|Mux8~7_combout\ : std_logic;
SIGNAL \breg|Mux8~8_combout\ : std_logic;
SIGNAL \breg|XREGS[30][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][23]~regout\ : std_logic;
SIGNAL \breg|Mux8~0_combout\ : std_logic;
SIGNAL \breg|Mux8~1_combout\ : std_logic;
SIGNAL \breg|Mux8~9_combout\ : std_logic;
SIGNAL \breg|XREGS[8][23]~regout\ : std_logic;
SIGNAL \breg|Mux8~10_combout\ : std_logic;
SIGNAL \breg|XREGS[11][23]~regout\ : std_logic;
SIGNAL \breg|Mux8~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][23]~regout\ : std_logic;
SIGNAL \breg|Mux8~12_combout\ : std_logic;
SIGNAL \breg|Mux8~13_combout\ : std_logic;
SIGNAL \breg|Mux8~14_combout\ : std_logic;
SIGNAL \breg|Mux8~15_combout\ : std_logic;
SIGNAL \breg|Mux8~16_combout\ : std_logic;
SIGNAL \breg|Mux8~19_combout\ : std_logic;
SIGNAL \gerador_imm|Selector8~1_combout\ : std_logic;
SIGNAL \ulaB[22]~16_combout\ : std_logic;
SIGNAL \ulaB[20]~15_combout\ : std_logic;
SIGNAL \ula|Add0~37\ : std_logic;
SIGNAL \ula|Add0~39\ : std_logic;
SIGNAL \ula|Add0~41\ : std_logic;
SIGNAL \ula|Add0~43\ : std_logic;
SIGNAL \ula|Add0~45\ : std_logic;
SIGNAL \ula|Add0~46_combout\ : std_logic;
SIGNAL \ulaB[23]~18_combout\ : std_logic;
SIGNAL \ula|Add1~37\ : std_logic;
SIGNAL \ula|Add1~39\ : std_logic;
SIGNAL \ula|Add1~41\ : std_logic;
SIGNAL \ula|Add1~43\ : std_logic;
SIGNAL \ula|Add1~45\ : std_logic;
SIGNAL \ula|Add1~46_combout\ : std_logic;
SIGNAL \ula|Selector8~6_combout\ : std_logic;
SIGNAL \ula|Selector8~7_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \ula|Selector8~4_combout\ : std_logic;
SIGNAL \ula|Selector8~8_combout\ : std_logic;
SIGNAL \ula|Selector8~9_combout\ : std_logic;
SIGNAL \PC[22]~70_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \ula|Selector10~0_combout\ : std_logic;
SIGNAL \ula|Selector2~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~45_combout\ : std_logic;
SIGNAL \gerador_imm|Selector1~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector1~1_combout\ : std_logic;
SIGNAL \pcOld[25]~47\ : std_logic;
SIGNAL \pcOld[26]~49\ : std_logic;
SIGNAL \pcOld[27]~50_combout\ : std_logic;
SIGNAL \breg|XREGS[12][29]~regout\ : std_logic;
SIGNAL \breg|Mux34~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][29]~regout\ : std_logic;
SIGNAL \breg|Mux34~18_combout\ : std_logic;
SIGNAL \breg|XREGS[24][29]~regout\ : std_logic;
SIGNAL \breg|Mux34~4_combout\ : std_logic;
SIGNAL \breg|XREGS[20][29]~regout\ : std_logic;
SIGNAL \breg|Mux34~5_combout\ : std_logic;
SIGNAL \breg|XREGS[30][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[26][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][29]~regout\ : std_logic;
SIGNAL \breg|Mux34~2_combout\ : std_logic;
SIGNAL \breg|Mux34~3_combout\ : std_logic;
SIGNAL \breg|Mux34~6_combout\ : std_logic;
SIGNAL \breg|XREGS[21][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[29][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][29]~regout\ : std_logic;
SIGNAL \breg|Mux34~0_combout\ : std_logic;
SIGNAL \breg|Mux34~1_combout\ : std_logic;
SIGNAL \breg|Mux34~9_combout\ : std_logic;
SIGNAL \breg|Mux34~19_combout\ : std_logic;
SIGNAL \breg|XREGS[14][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][30]~regout\ : std_logic;
SIGNAL \breg|Mux33~17_combout\ : std_logic;
SIGNAL \breg|Mux33~18_combout\ : std_logic;
SIGNAL \breg|XREGS[22][30]~regout\ : std_logic;
SIGNAL \breg|Mux33~2_combout\ : std_logic;
SIGNAL \breg|XREGS[26][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][30]~regout\ : std_logic;
SIGNAL \breg|Mux33~3_combout\ : std_logic;
SIGNAL \breg|XREGS[29][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][30]~regout\ : std_logic;
SIGNAL \breg|Mux33~4_combout\ : std_logic;
SIGNAL \breg|Mux33~5_combout\ : std_logic;
SIGNAL \breg|XREGS[20][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][30]~regout\ : std_logic;
SIGNAL \breg|Mux33~6_combout\ : std_logic;
SIGNAL \breg|Mux33~7_combout\ : std_logic;
SIGNAL \breg|Mux33~8_combout\ : std_logic;
SIGNAL \breg|XREGS[31][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][30]~regout\ : std_logic;
SIGNAL \breg|Mux33~9_combout\ : std_logic;
SIGNAL \breg|Mux33~10_combout\ : std_logic;
SIGNAL \breg|Mux33~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][30]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][30]~regout\ : std_logic;
SIGNAL \breg|Mux33~13_combout\ : std_logic;
SIGNAL \breg|Mux33~14_combout\ : std_logic;
SIGNAL \breg|Mux33~15_combout\ : std_logic;
SIGNAL \breg|Mux33~16_combout\ : std_logic;
SIGNAL \breg|Mux33~19_combout\ : std_logic;
SIGNAL \breg|XREGS[2][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][31]~regout\ : std_logic;
SIGNAL \breg|Mux32~14_combout\ : std_logic;
SIGNAL \breg|Mux32~15_combout\ : std_logic;
SIGNAL \breg|XREGS[9][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][31]~regout\ : std_logic;
SIGNAL \breg|Mux32~10_combout\ : std_logic;
SIGNAL \breg|XREGS[11][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][31]~regout\ : std_logic;
SIGNAL \breg|Mux32~11_combout\ : std_logic;
SIGNAL \breg|Mux32~16_combout\ : std_logic;
SIGNAL \breg|XREGS[15][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][31]~regout\ : std_logic;
SIGNAL \breg|Mux32~17_combout\ : std_logic;
SIGNAL \breg|Mux32~18_combout\ : std_logic;
SIGNAL \breg|XREGS[30][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[22][31]~regout\ : std_logic;
SIGNAL \breg|Mux32~2_combout\ : std_logic;
SIGNAL \breg|Mux32~3_combout\ : std_logic;
SIGNAL \breg|XREGS[28][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[16][31]~regout\ : std_logic;
SIGNAL \breg|Mux32~4_combout\ : std_logic;
SIGNAL \breg|Mux32~5_combout\ : std_logic;
SIGNAL \breg|Mux32~6_combout\ : std_logic;
SIGNAL \breg|XREGS[29][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][31]~regout\ : std_logic;
SIGNAL \breg|Mux32~0_combout\ : std_logic;
SIGNAL \breg|Mux32~1_combout\ : std_logic;
SIGNAL \breg|Mux32~9_combout\ : std_logic;
SIGNAL \breg|Mux32~19_combout\ : std_logic;
SIGNAL \pcOld[27]~51\ : std_logic;
SIGNAL \pcOld[28]~52_combout\ : std_logic;
SIGNAL \gerador_imm|Selector2~1_combout\ : std_logic;
SIGNAL \breg|XREGS[14][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][25]~regout\ : std_logic;
SIGNAL \breg|Mux6~17_combout\ : std_logic;
SIGNAL \breg|Mux6~18_combout\ : std_logic;
SIGNAL \breg|XREGS[30][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][25]~regout\ : std_logic;
SIGNAL \breg|Mux6~0_combout\ : std_logic;
SIGNAL \breg|Mux6~1_combout\ : std_logic;
SIGNAL \breg|XREGS[23][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][25]~regout\ : std_logic;
SIGNAL \breg|Mux6~7_combout\ : std_logic;
SIGNAL \breg|XREGS[31][25]~regout\ : std_logic;
SIGNAL \breg|Mux6~8_combout\ : std_logic;
SIGNAL \breg|XREGS[21][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][25]~regout\ : std_logic;
SIGNAL \breg|Mux6~2_combout\ : std_logic;
SIGNAL \breg|Mux6~3_combout\ : std_logic;
SIGNAL \breg|XREGS[28][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][25]~regout\ : std_logic;
SIGNAL \breg|Mux6~4_combout\ : std_logic;
SIGNAL \breg|Mux6~5_combout\ : std_logic;
SIGNAL \breg|Mux6~6_combout\ : std_logic;
SIGNAL \breg|Mux6~9_combout\ : std_logic;
SIGNAL \breg|XREGS[11][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][25]~regout\ : std_logic;
SIGNAL \breg|Mux6~10_combout\ : std_logic;
SIGNAL \breg|Mux6~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][25]~regout\ : std_logic;
SIGNAL \breg|Mux6~12_combout\ : std_logic;
SIGNAL \breg|Mux6~13_combout\ : std_logic;
SIGNAL \breg|Mux6~14_combout\ : std_logic;
SIGNAL \breg|Mux6~15_combout\ : std_logic;
SIGNAL \breg|Mux6~16_combout\ : std_logic;
SIGNAL \breg|Mux6~19_combout\ : std_logic;
SIGNAL \breg|XREGS[12][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][26]~regout\ : std_logic;
SIGNAL \breg|Mux5~17_combout\ : std_logic;
SIGNAL \breg|Mux5~18_combout\ : std_logic;
SIGNAL \breg|XREGS[29][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][26]~regout\ : std_logic;
SIGNAL \breg|Mux5~2_combout\ : std_logic;
SIGNAL \breg|Mux5~3_combout\ : std_logic;
SIGNAL \breg|XREGS[31][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][26]~regout\ : std_logic;
SIGNAL \breg|Mux5~9_combout\ : std_logic;
SIGNAL \breg|Mux5~10_combout\ : std_logic;
SIGNAL \breg|XREGS[20][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][26]~regout\ : std_logic;
SIGNAL \breg|Mux5~6_combout\ : std_logic;
SIGNAL \breg|Mux5~7_combout\ : std_logic;
SIGNAL \breg|XREGS[26][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][26]~regout\ : std_logic;
SIGNAL \breg|Mux5~4_combout\ : std_logic;
SIGNAL \breg|Mux5~5_combout\ : std_logic;
SIGNAL \breg|Mux5~8_combout\ : std_logic;
SIGNAL \breg|Mux5~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][26]~regout\ : std_logic;
SIGNAL \breg|Mux5~12_combout\ : std_logic;
SIGNAL \breg|Mux5~13_combout\ : std_logic;
SIGNAL \breg|Mux5~14_combout\ : std_logic;
SIGNAL \breg|Mux5~15_combout\ : std_logic;
SIGNAL \breg|Mux5~16_combout\ : std_logic;
SIGNAL \breg|Mux5~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \breg|XREGS[10][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][28]~regout\ : std_logic;
SIGNAL \breg|Mux3~0_combout\ : std_logic;
SIGNAL \breg|Mux3~1_combout\ : std_logic;
SIGNAL \breg|XREGS[3][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][28]~regout\ : std_logic;
SIGNAL \breg|Mux3~12_combout\ : std_logic;
SIGNAL \breg|Mux3~13_combout\ : std_logic;
SIGNAL \breg|Mux3~14_combout\ : std_logic;
SIGNAL \breg|Mux3~15_combout\ : std_logic;
SIGNAL \breg|XREGS[26][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[18][28]~regout\ : std_logic;
SIGNAL \breg|Mux3~4_combout\ : std_logic;
SIGNAL \breg|Mux3~5_combout\ : std_logic;
SIGNAL \breg|XREGS[24][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][28]~regout\ : std_logic;
SIGNAL \breg|Mux3~6_combout\ : std_logic;
SIGNAL \breg|XREGS[28][28]~regout\ : std_logic;
SIGNAL \breg|Mux3~7_combout\ : std_logic;
SIGNAL \breg|Mux3~8_combout\ : std_logic;
SIGNAL \breg|XREGS[31][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][28]~regout\ : std_logic;
SIGNAL \breg|Mux3~9_combout\ : std_logic;
SIGNAL \breg|Mux3~10_combout\ : std_logic;
SIGNAL \breg|Mux3~11_combout\ : std_logic;
SIGNAL \breg|Mux3~16_combout\ : std_logic;
SIGNAL \breg|Mux3~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \ula|Selector2~0_combout\ : std_logic;
SIGNAL \breg|XREGS[26][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][24]~regout\ : std_logic;
SIGNAL \breg|Mux7~4_combout\ : std_logic;
SIGNAL \breg|Mux7~5_combout\ : std_logic;
SIGNAL \breg|XREGS[20][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][24]~regout\ : std_logic;
SIGNAL \breg|Mux7~6_combout\ : std_logic;
SIGNAL \breg|Mux7~7_combout\ : std_logic;
SIGNAL \breg|Mux7~8_combout\ : std_logic;
SIGNAL \breg|XREGS[21][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][24]~regout\ : std_logic;
SIGNAL \breg|Mux7~2_combout\ : std_logic;
SIGNAL \breg|XREGS[29][24]~regout\ : std_logic;
SIGNAL \breg|Mux7~3_combout\ : std_logic;
SIGNAL \breg|XREGS[31][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][24]~regout\ : std_logic;
SIGNAL \breg|Mux7~9_combout\ : std_logic;
SIGNAL \breg|Mux7~10_combout\ : std_logic;
SIGNAL \breg|Mux7~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][24]~regout\ : std_logic;
SIGNAL \breg|Mux7~12_combout\ : std_logic;
SIGNAL \breg|Mux7~13_combout\ : std_logic;
SIGNAL \breg|Mux7~14_combout\ : std_logic;
SIGNAL \breg|Mux7~15_combout\ : std_logic;
SIGNAL \breg|Mux7~16_combout\ : std_logic;
SIGNAL \breg|XREGS[15][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][24]~regout\ : std_logic;
SIGNAL \breg|Mux7~17_combout\ : std_logic;
SIGNAL \breg|Mux7~18_combout\ : std_logic;
SIGNAL \breg|Mux7~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \ula|Selector3~0_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \ula|Selector3~1_combout\ : std_logic;
SIGNAL \ula|Selector3~2_combout\ : std_logic;
SIGNAL \ulaB[28]~23_combout\ : std_logic;
SIGNAL \ula|Selector3~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~67_combout\ : std_logic;
SIGNAL \ula|Selector19~1_combout\ : std_logic;
SIGNAL \ula|Selector3~3_combout\ : std_logic;
SIGNAL \ulaB[27]~22_combout\ : std_logic;
SIGNAL \ulaB[25]~21_combout\ : std_logic;
SIGNAL \ula|Add0~47\ : std_logic;
SIGNAL \ula|Add0~49\ : std_logic;
SIGNAL \ula|Add0~51\ : std_logic;
SIGNAL \ula|Add0~53\ : std_logic;
SIGNAL \ula|Add0~55\ : std_logic;
SIGNAL \ula|Add0~56_combout\ : std_logic;
SIGNAL \breg|XREGS[26][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[30][27]~regout\ : std_logic;
SIGNAL \breg|Mux4~1_combout\ : std_logic;
SIGNAL \breg|XREGS[27][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][27]~regout\ : std_logic;
SIGNAL \breg|Mux4~7_combout\ : std_logic;
SIGNAL \breg|Mux4~8_combout\ : std_logic;
SIGNAL \breg|XREGS[28][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][27]~regout\ : std_logic;
SIGNAL \breg|Mux4~4_combout\ : std_logic;
SIGNAL \breg|XREGS[20][27]~regout\ : std_logic;
SIGNAL \breg|Mux4~5_combout\ : std_logic;
SIGNAL \breg|XREGS[29][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][27]~regout\ : std_logic;
SIGNAL \breg|Mux4~2_combout\ : std_logic;
SIGNAL \breg|Mux4~3_combout\ : std_logic;
SIGNAL \breg|Mux4~6_combout\ : std_logic;
SIGNAL \breg|Mux4~9_combout\ : std_logic;
SIGNAL \breg|XREGS[9][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][27]~regout\ : std_logic;
SIGNAL \breg|Mux4~10_combout\ : std_logic;
SIGNAL \breg|Mux4~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][27]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][27]~regout\ : std_logic;
SIGNAL \breg|Mux4~12_combout\ : std_logic;
SIGNAL \breg|Mux4~13_combout\ : std_logic;
SIGNAL \breg|Mux4~14_combout\ : std_logic;
SIGNAL \breg|Mux4~15_combout\ : std_logic;
SIGNAL \breg|Mux4~16_combout\ : std_logic;
SIGNAL \breg|Mux4~19_combout\ : std_logic;
SIGNAL \ula|Add1~47\ : std_logic;
SIGNAL \ula|Add1~49\ : std_logic;
SIGNAL \ula|Add1~51\ : std_logic;
SIGNAL \ula|Add1~53\ : std_logic;
SIGNAL \ula|Add1~55\ : std_logic;
SIGNAL \ula|Add1~56_combout\ : std_logic;
SIGNAL \ula|Selector3~5_combout\ : std_logic;
SIGNAL \ula|Selector3~6_combout\ : std_logic;
SIGNAL \ula|Selector3~7_combout\ : std_logic;
SIGNAL \ula|Selector3~8_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \breg|XREGS[14][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][28]~regout\ : std_logic;
SIGNAL \breg|Mux35~17_combout\ : std_logic;
SIGNAL \breg|Mux35~18_combout\ : std_logic;
SIGNAL \breg|Mux35~2_combout\ : std_logic;
SIGNAL \breg|Mux35~3_combout\ : std_logic;
SIGNAL \breg|XREGS[21][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[17][28]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][28]~regout\ : std_logic;
SIGNAL \breg|Mux35~4_combout\ : std_logic;
SIGNAL \breg|Mux35~5_combout\ : std_logic;
SIGNAL \breg|XREGS[20][28]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][28]~regout\ : std_logic;
SIGNAL \breg|Mux35~6_combout\ : std_logic;
SIGNAL \breg|Mux35~7_combout\ : std_logic;
SIGNAL \breg|Mux35~8_combout\ : std_logic;
SIGNAL \breg|XREGS[27][28]~regout\ : std_logic;
SIGNAL \breg|Mux35~9_combout\ : std_logic;
SIGNAL \breg|Mux35~10_combout\ : std_logic;
SIGNAL \breg|Mux35~11_combout\ : std_logic;
SIGNAL \breg|XREGS[2][28]~regout\ : std_logic;
SIGNAL \breg|Mux35~12_combout\ : std_logic;
SIGNAL \breg|Mux35~13_combout\ : std_logic;
SIGNAL \breg|Mux35~14_combout\ : std_logic;
SIGNAL \breg|Mux35~15_combout\ : std_logic;
SIGNAL \breg|Mux35~16_combout\ : std_logic;
SIGNAL \breg|Mux35~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~34_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~35_combout\ : std_logic;
SIGNAL \ula|Selector4~4_combout\ : std_logic;
SIGNAL \ula|Selector4~6_combout\ : std_logic;
SIGNAL \ula|Selector4~7_combout\ : std_logic;
SIGNAL \ula|Selector4~5_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \ula|Selector4~10_combout\ : std_logic;
SIGNAL \ula|Selector4~11_combout\ : std_logic;
SIGNAL \ula|Add1~54_combout\ : std_logic;
SIGNAL \ula|Add0~54_combout\ : std_logic;
SIGNAL \ula|Selector4~8_combout\ : std_logic;
SIGNAL \ula|Selector4~9_combout\ : std_logic;
SIGNAL \ula|Selector4~12_combout\ : std_logic;
SIGNAL \ula|Selector4~13_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \breg|XREGS[11][27]~regout\ : std_logic;
SIGNAL \breg|Mux36~10_combout\ : std_logic;
SIGNAL \breg|Mux36~11_combout\ : std_logic;
SIGNAL \breg|XREGS[2][27]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][27]~regout\ : std_logic;
SIGNAL \breg|Mux36~12_combout\ : std_logic;
SIGNAL \breg|Mux36~13_combout\ : std_logic;
SIGNAL \breg|Mux36~14_combout\ : std_logic;
SIGNAL \breg|Mux36~15_combout\ : std_logic;
SIGNAL \breg|Mux36~16_combout\ : std_logic;
SIGNAL \breg|Mux36~0_combout\ : std_logic;
SIGNAL \breg|Mux36~1_combout\ : std_logic;
SIGNAL \breg|XREGS[16][27]~regout\ : std_logic;
SIGNAL \breg|Mux36~4_combout\ : std_logic;
SIGNAL \breg|Mux36~5_combout\ : std_logic;
SIGNAL \breg|XREGS[22][27]~regout\ : std_logic;
SIGNAL \breg|Mux36~2_combout\ : std_logic;
SIGNAL \breg|Mux36~3_combout\ : std_logic;
SIGNAL \breg|Mux36~6_combout\ : std_logic;
SIGNAL \breg|Mux36~7_combout\ : std_logic;
SIGNAL \breg|Mux36~8_combout\ : std_logic;
SIGNAL \breg|Mux36~9_combout\ : std_logic;
SIGNAL \breg|Mux36~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~50_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~29_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~16_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~30_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~51_combout\ : std_logic;
SIGNAL \ula|Selector5~0_combout\ : std_logic;
SIGNAL \ula|Selector5~1_combout\ : std_logic;
SIGNAL \ula|Selector5~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \ula|Selector4~14_combout\ : std_logic;
SIGNAL \ula|Selector5~5_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \ula|Selector5~6_combout\ : std_logic;
SIGNAL \ula|Add1~52_combout\ : std_logic;
SIGNAL \ula|Add0~52_combout\ : std_logic;
SIGNAL \ula|Selector5~3_combout\ : std_logic;
SIGNAL \ula|Selector5~4_combout\ : std_logic;
SIGNAL \ula|Selector5~7_combout\ : std_logic;
SIGNAL \ula|Selector5~8_combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \breg|XREGS[15][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][26]~regout\ : std_logic;
SIGNAL \breg|Mux37~17_combout\ : std_logic;
SIGNAL \breg|Mux37~18_combout\ : std_logic;
SIGNAL \breg|XREGS[11][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][26]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][26]~regout\ : std_logic;
SIGNAL \breg|Mux37~0_combout\ : std_logic;
SIGNAL \breg|Mux37~1_combout\ : std_logic;
SIGNAL \breg|XREGS[2][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][26]~regout\ : std_logic;
SIGNAL \breg|Mux37~12_combout\ : std_logic;
SIGNAL \breg|Mux37~13_combout\ : std_logic;
SIGNAL \breg|Mux37~14_combout\ : std_logic;
SIGNAL \breg|Mux37~15_combout\ : std_logic;
SIGNAL \breg|XREGS[27][26]~regout\ : std_logic;
SIGNAL \breg|Mux37~9_combout\ : std_logic;
SIGNAL \breg|Mux37~10_combout\ : std_logic;
SIGNAL \breg|XREGS[30][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][26]~regout\ : std_logic;
SIGNAL \breg|Mux37~2_combout\ : std_logic;
SIGNAL \breg|Mux37~3_combout\ : std_logic;
SIGNAL \breg|XREGS[21][26]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][26]~regout\ : std_logic;
SIGNAL \breg|Mux37~4_combout\ : std_logic;
SIGNAL \breg|Mux37~5_combout\ : std_logic;
SIGNAL \breg|Mux37~6_combout\ : std_logic;
SIGNAL \breg|Mux37~7_combout\ : std_logic;
SIGNAL \breg|Mux37~8_combout\ : std_logic;
SIGNAL \breg|Mux37~11_combout\ : std_logic;
SIGNAL \breg|Mux37~16_combout\ : std_logic;
SIGNAL \breg|Mux37~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \ula|Selector2~5_combout\ : std_logic;
SIGNAL \ula|Selector2~6_combout\ : std_logic;
SIGNAL \ula|Selector2~7_combout\ : std_logic;
SIGNAL \ula|Selector18~3_combout\ : std_logic;
SIGNAL \ula|Selector2~9_combout\ : std_logic;
SIGNAL \ulaB[29]~24_combout\ : std_logic;
SIGNAL \ula|Selector2~10_combout\ : std_logic;
SIGNAL \ula|Add0~57\ : std_logic;
SIGNAL \ula|Add0~58_combout\ : std_logic;
SIGNAL \ula|Add1~57\ : std_logic;
SIGNAL \ula|Add1~58_combout\ : std_logic;
SIGNAL \ula|Selector2~11_combout\ : std_logic;
SIGNAL \ula|Selector2~12_combout\ : std_logic;
SIGNAL \ula|Selector2~13_combout\ : std_logic;
SIGNAL \ula|Selector2~14_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \breg|XREGS[14][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][29]~regout\ : std_logic;
SIGNAL \breg|Mux2~17_combout\ : std_logic;
SIGNAL \breg|Mux2~18_combout\ : std_logic;
SIGNAL \breg|Mux2~0_combout\ : std_logic;
SIGNAL \breg|Mux2~1_combout\ : std_logic;
SIGNAL \breg|XREGS[23][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][29]~regout\ : std_logic;
SIGNAL \breg|Mux2~7_combout\ : std_logic;
SIGNAL \breg|XREGS[31][29]~regout\ : std_logic;
SIGNAL \breg|Mux2~8_combout\ : std_logic;
SIGNAL \breg|Mux2~2_combout\ : std_logic;
SIGNAL \breg|Mux2~3_combout\ : std_logic;
SIGNAL \breg|Mux2~6_combout\ : std_logic;
SIGNAL \breg|Mux2~9_combout\ : std_logic;
SIGNAL \breg|XREGS[9][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][29]~regout\ : std_logic;
SIGNAL \breg|Mux2~10_combout\ : std_logic;
SIGNAL \breg|Mux2~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][29]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][29]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][29]~regout\ : std_logic;
SIGNAL \breg|Mux2~13_combout\ : std_logic;
SIGNAL \breg|Mux2~14_combout\ : std_logic;
SIGNAL \breg|Mux2~15_combout\ : std_logic;
SIGNAL \breg|Mux2~16_combout\ : std_logic;
SIGNAL \breg|Mux2~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~14_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~15_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~45_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~40_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~41_combout\ : std_logic;
SIGNAL \ula|Selector10~1_combout\ : std_logic;
SIGNAL \ula|Selector10~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \ulaB[21]~17_combout\ : std_logic;
SIGNAL \ula|Add1~42_combout\ : std_logic;
SIGNAL \ula|Add0~42_combout\ : std_logic;
SIGNAL \ula|Selector10~4_combout\ : std_logic;
SIGNAL \ula|Selector10~5_combout\ : std_logic;
SIGNAL \ula|Selector10~6_combout\ : std_logic;
SIGNAL \ula|Selector10~7_combout\ : std_logic;
SIGNAL \PC[20]~66_combout\ : std_logic;
SIGNAL \breg|XREGS[8][4]~regout\ : std_logic;
SIGNAL \breg|Mux27~0_combout\ : std_logic;
SIGNAL \breg|Mux27~1_combout\ : std_logic;
SIGNAL \breg|XREGS[31][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][4]~regout\ : std_logic;
SIGNAL \breg|Mux27~9_combout\ : std_logic;
SIGNAL \breg|Mux27~10_combout\ : std_logic;
SIGNAL \breg|XREGS[21][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][4]~regout\ : std_logic;
SIGNAL \breg|Mux27~2_combout\ : std_logic;
SIGNAL \breg|Mux27~3_combout\ : std_logic;
SIGNAL \breg|XREGS[20][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[24][4]~regout\ : std_logic;
SIGNAL \breg|Mux27~6_combout\ : std_logic;
SIGNAL \breg|Mux27~7_combout\ : std_logic;
SIGNAL \breg|XREGS[26][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][4]~regout\ : std_logic;
SIGNAL \breg|Mux27~4_combout\ : std_logic;
SIGNAL \breg|Mux27~5_combout\ : std_logic;
SIGNAL \breg|Mux27~8_combout\ : std_logic;
SIGNAL \breg|Mux27~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][4]~regout\ : std_logic;
SIGNAL \breg|Mux27~12_combout\ : std_logic;
SIGNAL \breg|Mux27~13_combout\ : std_logic;
SIGNAL \breg|Mux27~14_combout\ : std_logic;
SIGNAL \breg|Mux27~15_combout\ : std_logic;
SIGNAL \breg|Mux27~16_combout\ : std_logic;
SIGNAL \breg|XREGS[14][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][4]~regout\ : std_logic;
SIGNAL \breg|Mux27~17_combout\ : std_logic;
SIGNAL \breg|XREGS[15][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][4]~regout\ : std_logic;
SIGNAL \breg|Mux27~18_combout\ : std_logic;
SIGNAL \breg|Mux27~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \ula|Selector15~6_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \ula|Selector15~5_combout\ : std_logic;
SIGNAL \ula|Selector15~7_combout\ : std_logic;
SIGNAL \ula|Add0~32_combout\ : std_logic;
SIGNAL \ula|Add1~32_combout\ : std_logic;
SIGNAL \ula|Selector15~1_combout\ : std_logic;
SIGNAL \ula|Selector15~2_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~20_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~21_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~23_combout\ : std_logic;
SIGNAL \ula|Selector23~0_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~12_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~13_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~15_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~14_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~16_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~17_combout\ : std_logic;
SIGNAL \ula|Selector17~1_combout\ : std_logic;
SIGNAL \ula|Selector15~3_combout\ : std_logic;
SIGNAL \ula|Selector15~4_combout\ : std_logic;
SIGNAL \ula|Selector15~8_combout\ : std_logic;
SIGNAL \pcJalr[11]~21\ : std_logic;
SIGNAL \pcJalr[12]~23\ : std_logic;
SIGNAL \pcJalr[13]~25\ : std_logic;
SIGNAL \pcJalr[14]~27\ : std_logic;
SIGNAL \pcJalr[15]~29\ : std_logic;
SIGNAL \pcJalr[16]~31\ : std_logic;
SIGNAL \pcJalr[17]~33\ : std_logic;
SIGNAL \pcJalr[18]~35\ : std_logic;
SIGNAL \pcJalr[19]~37\ : std_logic;
SIGNAL \pcJalr[20]~38_combout\ : std_logic;
SIGNAL \gerador_imm|Selector10~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector14~2_combout\ : std_logic;
SIGNAL \pcBranch[14]~29\ : std_logic;
SIGNAL \pcBranch[15]~31\ : std_logic;
SIGNAL \pcBranch[16]~33\ : std_logic;
SIGNAL \pcBranch[17]~35\ : std_logic;
SIGNAL \pcBranch[18]~37\ : std_logic;
SIGNAL \pcBranch[19]~39\ : std_logic;
SIGNAL \pcBranch[20]~40_combout\ : std_logic;
SIGNAL \Add2~20_combout\ : std_logic;
SIGNAL \branchCond[0]~1_combout\ : std_logic;
SIGNAL \pcJalr[20]~39\ : std_logic;
SIGNAL \pcJalr[21]~41\ : std_logic;
SIGNAL \pcJalr[22]~42_combout\ : std_logic;
SIGNAL \pcBranch[20]~41\ : std_logic;
SIGNAL \pcBranch[21]~43\ : std_logic;
SIGNAL \pcBranch[22]~44_combout\ : std_logic;
SIGNAL \Add2~22_combout\ : std_logic;
SIGNAL \pcJalr[22]~43\ : std_logic;
SIGNAL \pcJalr[23]~44_combout\ : std_logic;
SIGNAL \pcBranch[22]~45\ : std_logic;
SIGNAL \pcBranch[23]~46_combout\ : std_logic;
SIGNAL \Add2~23_combout\ : std_logic;
SIGNAL \pcBranch[23]~47\ : std_logic;
SIGNAL \pcBranch[24]~49\ : std_logic;
SIGNAL \pcBranch[25]~50_combout\ : std_logic;
SIGNAL \ula|Selector6~1_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \ula|Selector6~5_combout\ : std_logic;
SIGNAL \ula|Selector6~6_combout\ : std_logic;
SIGNAL \ula|Add1~50_combout\ : std_logic;
SIGNAL \ula|Add0~50_combout\ : std_logic;
SIGNAL \ula|Selector6~3_combout\ : std_logic;
SIGNAL \ula|Selector6~4_combout\ : std_logic;
SIGNAL \ula|Selector6~7_combout\ : std_logic;
SIGNAL \ula|Selector6~8_combout\ : std_logic;
SIGNAL \pcJalr[23]~45\ : std_logic;
SIGNAL \pcJalr[24]~47\ : std_logic;
SIGNAL \pcJalr[25]~48_combout\ : std_logic;
SIGNAL \Add2~25_combout\ : std_logic;
SIGNAL \pcBranch[25]~51\ : std_logic;
SIGNAL \pcBranch[26]~53\ : std_logic;
SIGNAL \pcBranch[27]~55\ : std_logic;
SIGNAL \pcBranch[28]~56_combout\ : std_logic;
SIGNAL \pcJalr[25]~49\ : std_logic;
SIGNAL \pcJalr[26]~51\ : std_logic;
SIGNAL \pcJalr[27]~53\ : std_logic;
SIGNAL \pcJalr[28]~54_combout\ : std_logic;
SIGNAL \Add2~28_combout\ : std_logic;
SIGNAL \pcOld[28]~53\ : std_logic;
SIGNAL \pcOld[29]~55\ : std_logic;
SIGNAL \pcOld[30]~56_combout\ : std_logic;
SIGNAL \gerador_imm|Selector0~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector0~2_combout\ : std_logic;
SIGNAL \ula|Selector1~0_combout\ : std_logic;
SIGNAL \ula|Selector9~0_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \ula|Selector1~1_combout\ : std_logic;
SIGNAL \ula|Selector16~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \ulaB[30]~25_combout\ : std_logic;
SIGNAL \ula|Add0~59\ : std_logic;
SIGNAL \ula|Add0~60_combout\ : std_logic;
SIGNAL \ula|Add1~59\ : std_logic;
SIGNAL \ula|Add1~60_combout\ : std_logic;
SIGNAL \ula|Selector1~4_combout\ : std_logic;
SIGNAL \ula|Selector1~6_combout\ : std_logic;
SIGNAL \ula|Selector1~7_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \breg|XREGS[10][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][30]~regout\ : std_logic;
SIGNAL \breg|Mux1~0_combout\ : std_logic;
SIGNAL \breg|Mux1~1_combout\ : std_logic;
SIGNAL \breg|XREGS[5][30]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][30]~regout\ : std_logic;
SIGNAL \breg|Mux1~12_combout\ : std_logic;
SIGNAL \breg|Mux1~13_combout\ : std_logic;
SIGNAL \breg|Mux1~14_combout\ : std_logic;
SIGNAL \breg|Mux1~15_combout\ : std_logic;
SIGNAL \breg|Mux1~16_combout\ : std_logic;
SIGNAL \breg|Mux1~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~31_combout\ : std_logic;
SIGNAL \ula|Selector13~0_combout\ : std_logic;
SIGNAL \ula|Selector13~2_combout\ : std_logic;
SIGNAL \ula|Selector13~3_combout\ : std_logic;
SIGNAL \ula|Selector13~9_combout\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux13~1_combout\ : std_logic;
SIGNAL \breg|XREGS[29][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][18]~regout\ : std_logic;
SIGNAL \breg|Mux45~4_combout\ : std_logic;
SIGNAL \breg|Mux45~5_combout\ : std_logic;
SIGNAL \breg|XREGS[16][18]~regout\ : std_logic;
SIGNAL \breg|Mux45~6_combout\ : std_logic;
SIGNAL \breg|Mux45~7_combout\ : std_logic;
SIGNAL \breg|Mux45~8_combout\ : std_logic;
SIGNAL \breg|Mux45~2_combout\ : std_logic;
SIGNAL \breg|XREGS[26][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][18]~regout\ : std_logic;
SIGNAL \breg|Mux45~3_combout\ : std_logic;
SIGNAL \breg|XREGS[31][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[31][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][18]~regout\ : std_logic;
SIGNAL \breg|Mux45~9_combout\ : std_logic;
SIGNAL \breg|Mux45~10_combout\ : std_logic;
SIGNAL \breg|Mux45~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][18]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][18]~regout\ : std_logic;
SIGNAL \breg|Mux45~12_combout\ : std_logic;
SIGNAL \breg|Mux45~13_combout\ : std_logic;
SIGNAL \breg|Mux45~14_combout\ : std_logic;
SIGNAL \breg|Mux45~15_combout\ : std_logic;
SIGNAL \breg|Mux45~16_combout\ : std_logic;
SIGNAL \breg|XREGS[14][18]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][18]~regout\ : std_logic;
SIGNAL \breg|Mux45~17_combout\ : std_logic;
SIGNAL \breg|Mux45~18_combout\ : std_logic;
SIGNAL \breg|Mux45~19_combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \breg|XREGS[21][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[21][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[17][21]~regout\ : std_logic;
SIGNAL \breg|Mux10~2_combout\ : std_logic;
SIGNAL \breg|Mux10~3_combout\ : std_logic;
SIGNAL \breg|Mux10~6_combout\ : std_logic;
SIGNAL \breg|XREGS[26][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][21]~regout\ : std_logic;
SIGNAL \breg|Mux10~0_combout\ : std_logic;
SIGNAL \breg|Mux10~1_combout\ : std_logic;
SIGNAL \breg|Mux10~9_combout\ : std_logic;
SIGNAL \breg|XREGS[14][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[14][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[15][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][21]~regout\ : std_logic;
SIGNAL \breg|Mux10~17_combout\ : std_logic;
SIGNAL \breg|Mux10~18_combout\ : std_logic;
SIGNAL \breg|XREGS[2][21]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][21]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][21]~regout\ : std_logic;
SIGNAL \breg|Mux10~12_combout\ : std_logic;
SIGNAL \breg|Mux10~13_combout\ : std_logic;
SIGNAL \breg|Mux10~14_combout\ : std_logic;
SIGNAL \breg|Mux10~15_combout\ : std_logic;
SIGNAL \breg|Mux10~16_combout\ : std_logic;
SIGNAL \breg|Mux10~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~18_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~41_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~43_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~17_combout\ : std_logic;
SIGNAL \ula|Selector14~6_combout\ : std_logic;
SIGNAL \ula|Selector14~4_combout\ : std_logic;
SIGNAL \ula|Selector14~10_combout\ : std_logic;
SIGNAL \ula|Selector14~11_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \Mux14~1_combout\ : std_logic;
SIGNAL \breg|XREGS[29][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][17]~regout\ : std_logic;
SIGNAL \breg|Mux46~0_combout\ : std_logic;
SIGNAL \breg|Mux46~1_combout\ : std_logic;
SIGNAL \breg|XREGS[19][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][17]~regout\ : std_logic;
SIGNAL \breg|Mux46~7_combout\ : std_logic;
SIGNAL \breg|Mux46~8_combout\ : std_logic;
SIGNAL \breg|Mux46~9_combout\ : std_logic;
SIGNAL \breg|XREGS[15][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][17]~regout\ : std_logic;
SIGNAL \breg|Mux46~17_combout\ : std_logic;
SIGNAL \breg|Mux46~18_combout\ : std_logic;
SIGNAL \breg|XREGS[10][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][17]~regout\ : std_logic;
SIGNAL \breg|Mux46~10_combout\ : std_logic;
SIGNAL \breg|Mux46~11_combout\ : std_logic;
SIGNAL \breg|XREGS[6][17]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][17]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][17]~regout\ : std_logic;
SIGNAL \breg|Mux46~12_combout\ : std_logic;
SIGNAL \breg|Mux46~13_combout\ : std_logic;
SIGNAL \breg|Mux46~14_combout\ : std_logic;
SIGNAL \breg|Mux46~15_combout\ : std_logic;
SIGNAL \breg|Mux46~16_combout\ : std_logic;
SIGNAL \breg|Mux46~19_combout\ : std_logic;
SIGNAL \gerador_imm|Selector16~2_combout\ : std_logic;
SIGNAL \ula|Selector29~9_combout\ : std_logic;
SIGNAL \ula|Selector17~13_combout\ : std_logic;
SIGNAL \ulaB[14]~8_combout\ : std_logic;
SIGNAL \ula|Selector17~9_combout\ : std_logic;
SIGNAL \ula|Add1~28_combout\ : std_logic;
SIGNAL \ula|Add0~28_combout\ : std_logic;
SIGNAL \ula|Selector17~10_combout\ : std_logic;
SIGNAL \ula|Selector17~11_combout\ : std_logic;
SIGNAL \ula|Selector17~8_combout\ : std_logic;
SIGNAL \ula|Selector17~12_combout\ : std_logic;
SIGNAL \ula|Selector17~5_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~7_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~21_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~22_combout\ : std_logic;
SIGNAL \ula|Selector17~6_combout\ : std_logic;
SIGNAL \ula|Selector17~7_combout\ : std_logic;
SIGNAL \ula|Selector17~15_combout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux17~1_combout\ : std_logic;
SIGNAL \breg|XREGS[11][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][14]~regout\ : std_logic;
SIGNAL \breg|Mux17~0_combout\ : std_logic;
SIGNAL \breg|Mux17~1_combout\ : std_logic;
SIGNAL \breg|Mux17~17_combout\ : std_logic;
SIGNAL \breg|Mux17~18_combout\ : std_logic;
SIGNAL \breg|XREGS[3][14]~regout\ : std_logic;
SIGNAL \breg|Mux17~12_combout\ : std_logic;
SIGNAL \breg|Mux17~13_combout\ : std_logic;
SIGNAL \breg|Mux17~14_combout\ : std_logic;
SIGNAL \breg|Mux17~15_combout\ : std_logic;
SIGNAL \breg|XREGS[25][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][14]~regout\ : std_logic;
SIGNAL \breg|Mux17~2_combout\ : std_logic;
SIGNAL \breg|Mux17~3_combout\ : std_logic;
SIGNAL \breg|XREGS[24][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[24][14]~regout\ : std_logic;
SIGNAL \breg|Mux17~6_combout\ : std_logic;
SIGNAL \breg|Mux17~7_combout\ : std_logic;
SIGNAL \breg|XREGS[26][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[18][14]~regout\ : std_logic;
SIGNAL \breg|Mux17~4_combout\ : std_logic;
SIGNAL \breg|Mux17~5_combout\ : std_logic;
SIGNAL \breg|Mux17~8_combout\ : std_logic;
SIGNAL \breg|XREGS[27][14]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[27][14]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][14]~regout\ : std_logic;
SIGNAL \breg|Mux17~9_combout\ : std_logic;
SIGNAL \breg|Mux17~10_combout\ : std_logic;
SIGNAL \breg|Mux17~11_combout\ : std_logic;
SIGNAL \breg|Mux17~16_combout\ : std_logic;
SIGNAL \breg|Mux17~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \ula|Selector7~4_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \ula|Selector7~5_combout\ : std_logic;
SIGNAL \ula|Add0~48_combout\ : std_logic;
SIGNAL \ula|Add1~48_combout\ : std_logic;
SIGNAL \ula|Selector7~2_combout\ : std_logic;
SIGNAL \ula|Selector7~3_combout\ : std_logic;
SIGNAL \ula|Selector7~6_combout\ : std_logic;
SIGNAL \ula|Selector7~7_combout\ : std_logic;
SIGNAL \pcJalr[24]~46_combout\ : std_logic;
SIGNAL \pcBranch[24]~48_combout\ : std_logic;
SIGNAL \Add2~24_combout\ : std_logic;
SIGNAL \pcOld[13]~23\ : std_logic;
SIGNAL \pcOld[14]~25\ : std_logic;
SIGNAL \pcOld[15]~27\ : std_logic;
SIGNAL \pcOld[16]~29\ : std_logic;
SIGNAL \pcOld[17]~31\ : std_logic;
SIGNAL \pcOld[18]~33\ : std_logic;
SIGNAL \pcOld[19]~35\ : std_logic;
SIGNAL \pcOld[20]~37\ : std_logic;
SIGNAL \pcOld[21]~39\ : std_logic;
SIGNAL \pcOld[22]~41\ : std_logic;
SIGNAL \pcOld[23]~43\ : std_logic;
SIGNAL \pcOld[24]~45\ : std_logic;
SIGNAL \pcOld[25]~46_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \Mux6~1_combout\ : std_logic;
SIGNAL \breg|XREGS[10][25]~regout\ : std_logic;
SIGNAL \breg|Mux38~10_combout\ : std_logic;
SIGNAL \breg|Mux38~11_combout\ : std_logic;
SIGNAL \breg|XREGS[2][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][25]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][25]~regout\ : std_logic;
SIGNAL \breg|Mux38~12_combout\ : std_logic;
SIGNAL \breg|Mux38~13_combout\ : std_logic;
SIGNAL \breg|Mux38~14_combout\ : std_logic;
SIGNAL \breg|Mux38~15_combout\ : std_logic;
SIGNAL \breg|Mux38~16_combout\ : std_logic;
SIGNAL \breg|XREGS[25][25]~regout\ : std_logic;
SIGNAL \breg|Mux38~0_combout\ : std_logic;
SIGNAL \breg|Mux38~1_combout\ : std_logic;
SIGNAL \breg|XREGS[26][25]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][25]~regout\ : std_logic;
SIGNAL \breg|Mux38~2_combout\ : std_logic;
SIGNAL \breg|Mux38~3_combout\ : std_logic;
SIGNAL \breg|XREGS[20][25]~regout\ : std_logic;
SIGNAL \breg|Mux38~5_combout\ : std_logic;
SIGNAL \breg|Mux38~6_combout\ : std_logic;
SIGNAL \breg|XREGS[19][25]~regout\ : std_logic;
SIGNAL \breg|Mux38~7_combout\ : std_logic;
SIGNAL \breg|Mux38~8_combout\ : std_logic;
SIGNAL \breg|Mux38~9_combout\ : std_logic;
SIGNAL \breg|Mux38~19_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mux7~1_combout\ : std_logic;
SIGNAL \breg|XREGS[11][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][24]~regout\ : std_logic;
SIGNAL \breg|Mux39~0_combout\ : std_logic;
SIGNAL \breg|Mux39~1_combout\ : std_logic;
SIGNAL \breg|XREGS[14][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][24]~regout\ : std_logic;
SIGNAL \breg|Mux39~17_combout\ : std_logic;
SIGNAL \breg|Mux39~18_combout\ : std_logic;
SIGNAL \breg|XREGS[2][24]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][24]~regout\ : std_logic;
SIGNAL \breg|Mux39~12_combout\ : std_logic;
SIGNAL \breg|Mux39~13_combout\ : std_logic;
SIGNAL \breg|Mux39~14_combout\ : std_logic;
SIGNAL \breg|Mux39~15_combout\ : std_logic;
SIGNAL \breg|Mux39~6_combout\ : std_logic;
SIGNAL \breg|Mux39~7_combout\ : std_logic;
SIGNAL \breg|XREGS[17][24]~regout\ : std_logic;
SIGNAL \breg|Mux39~4_combout\ : std_logic;
SIGNAL \breg|Mux39~5_combout\ : std_logic;
SIGNAL \breg|Mux39~8_combout\ : std_logic;
SIGNAL \breg|XREGS[27][24]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][24]~regout\ : std_logic;
SIGNAL \breg|Mux39~9_combout\ : std_logic;
SIGNAL \breg|Mux39~10_combout\ : std_logic;
SIGNAL \breg|Mux39~11_combout\ : std_logic;
SIGNAL \breg|Mux39~16_combout\ : std_logic;
SIGNAL \breg|Mux39~19_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \breg|XREGS[23][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][23]~regout\ : std_logic;
SIGNAL \breg|Mux40~7_combout\ : std_logic;
SIGNAL \breg|Mux40~8_combout\ : std_logic;
SIGNAL \breg|XREGS[29][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[17][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][23]~regout\ : std_logic;
SIGNAL \breg|Mux40~0_combout\ : std_logic;
SIGNAL \breg|Mux40~1_combout\ : std_logic;
SIGNAL \breg|Mux40~2_combout\ : std_logic;
SIGNAL \breg|Mux40~3_combout\ : std_logic;
SIGNAL \breg|XREGS[24][23]~regout\ : std_logic;
SIGNAL \breg|Mux40~4_combout\ : std_logic;
SIGNAL \breg|Mux40~5_combout\ : std_logic;
SIGNAL \breg|Mux40~6_combout\ : std_logic;
SIGNAL \breg|Mux40~9_combout\ : std_logic;
SIGNAL \breg|XREGS[2][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][23]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][23]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][23]~regout\ : std_logic;
SIGNAL \breg|Mux40~12_combout\ : std_logic;
SIGNAL \breg|Mux40~13_combout\ : std_logic;
SIGNAL \breg|Mux40~14_combout\ : std_logic;
SIGNAL \breg|Mux40~15_combout\ : std_logic;
SIGNAL \breg|Mux40~16_combout\ : std_logic;
SIGNAL \breg|Mux40~19_combout\ : std_logic;
SIGNAL \gerador_imm|Selector24~0_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \breg|XREGS[14][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[13][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[13][6]~regout\ : std_logic;
SIGNAL \breg|Mux57~17_combout\ : std_logic;
SIGNAL \breg|Mux57~18_combout\ : std_logic;
SIGNAL \breg|XREGS[3][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[4][6]~regout\ : std_logic;
SIGNAL \breg|Mux57~12_combout\ : std_logic;
SIGNAL \breg|Mux57~13_combout\ : std_logic;
SIGNAL \breg|Mux57~14_combout\ : std_logic;
SIGNAL \breg|Mux57~15_combout\ : std_logic;
SIGNAL \breg|XREGS[31][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[27][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][6]~regout\ : std_logic;
SIGNAL \breg|Mux57~9_combout\ : std_logic;
SIGNAL \breg|Mux57~10_combout\ : std_logic;
SIGNAL \breg|XREGS[22][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][6]~regout\ : std_logic;
SIGNAL \breg|Mux57~2_combout\ : std_logic;
SIGNAL \breg|XREGS[30][6]~regout\ : std_logic;
SIGNAL \breg|Mux57~3_combout\ : std_logic;
SIGNAL \breg|XREGS[21][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[17][6]~regout\ : std_logic;
SIGNAL \breg|Mux57~4_combout\ : std_logic;
SIGNAL \breg|Mux57~5_combout\ : std_logic;
SIGNAL \breg|XREGS[28][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][6]~regout\ : std_logic;
SIGNAL \breg|Mux57~6_combout\ : std_logic;
SIGNAL \breg|Mux57~7_combout\ : std_logic;
SIGNAL \breg|Mux57~8_combout\ : std_logic;
SIGNAL \breg|Mux57~11_combout\ : std_logic;
SIGNAL \breg|Mux57~16_combout\ : std_logic;
SIGNAL \breg|Mux57~19_combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \pcOld[8]~12_combout\ : std_logic;
SIGNAL \Mux23~1_combout\ : std_logic;
SIGNAL \breg|XREGS[11][8]~regout\ : std_logic;
SIGNAL \breg|Mux55~0_combout\ : std_logic;
SIGNAL \breg|Mux55~1_combout\ : std_logic;
SIGNAL \breg|XREGS[3][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][8]~regout\ : std_logic;
SIGNAL \breg|Mux55~12_combout\ : std_logic;
SIGNAL \breg|Mux55~13_combout\ : std_logic;
SIGNAL \breg|Mux55~14_combout\ : std_logic;
SIGNAL \breg|Mux55~15_combout\ : std_logic;
SIGNAL \breg|XREGS[31][8]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][8]~regout\ : std_logic;
SIGNAL \breg|Mux55~9_combout\ : std_logic;
SIGNAL \breg|Mux55~10_combout\ : std_logic;
SIGNAL \breg|XREGS[28][8]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[28][8]~regout\ : std_logic;
SIGNAL \breg|Mux55~6_combout\ : std_logic;
SIGNAL \breg|Mux55~7_combout\ : std_logic;
SIGNAL \breg|Mux55~8_combout\ : std_logic;
SIGNAL \breg|Mux55~11_combout\ : std_logic;
SIGNAL \breg|Mux55~16_combout\ : std_logic;
SIGNAL \breg|Mux55~19_combout\ : std_logic;
SIGNAL \ulaB[8]~30_combout\ : std_logic;
SIGNAL \ulaB[6]~28_combout\ : std_logic;
SIGNAL \ula|Add0~5\ : std_logic;
SIGNAL \ula|Add0~7\ : std_logic;
SIGNAL \ula|Add0~9\ : std_logic;
SIGNAL \ula|Add0~11\ : std_logic;
SIGNAL \ula|Add0~13\ : std_logic;
SIGNAL \ula|Add0~15\ : std_logic;
SIGNAL \ula|Add0~17\ : std_logic;
SIGNAL \ula|Add0~19\ : std_logic;
SIGNAL \ula|Add0~21\ : std_logic;
SIGNAL \ula|Add0~23\ : std_logic;
SIGNAL \ula|Add0~25\ : std_logic;
SIGNAL \ula|Add0~26_combout\ : std_logic;
SIGNAL \ula|Add1~26_combout\ : std_logic;
SIGNAL \ula|Selector18~7_combout\ : std_logic;
SIGNAL \ula|Selector18~8_combout\ : std_logic;
SIGNAL \ula|Selector18~9_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \ula|Selector18~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~38_combout\ : std_logic;
SIGNAL \ula|Selector18~0_combout\ : std_logic;
SIGNAL \ula|Selector18~1_combout\ : std_logic;
SIGNAL \ula|Selector18~2_combout\ : std_logic;
SIGNAL \ula|Selector18~10_combout\ : std_logic;
SIGNAL \pcJalr[13]~24_combout\ : std_logic;
SIGNAL \Add2~13_combout\ : std_logic;
SIGNAL \pcBranch[13]~27\ : std_logic;
SIGNAL \pcBranch[14]~28_combout\ : std_logic;
SIGNAL \pcJalr[14]~26_combout\ : std_logic;
SIGNAL \Add2~14_combout\ : std_logic;
SIGNAL \PC[14]~55\ : std_logic;
SIGNAL \PC[15]~56_combout\ : std_logic;
SIGNAL \pcBranch[15]~30_combout\ : std_logic;
SIGNAL \pcJalr[15]~28_combout\ : std_logic;
SIGNAL \Add2~15_combout\ : std_logic;
SIGNAL \PC[15]~57\ : std_logic;
SIGNAL \PC[16]~58_combout\ : std_logic;
SIGNAL \pcJalr[16]~30_combout\ : std_logic;
SIGNAL \Add2~16_combout\ : std_logic;
SIGNAL \PC[16]~59\ : std_logic;
SIGNAL \PC[17]~60_combout\ : std_logic;
SIGNAL \pcJalr[17]~32_combout\ : std_logic;
SIGNAL \Add2~17_combout\ : std_logic;
SIGNAL \PC[17]~61\ : std_logic;
SIGNAL \PC[18]~62_combout\ : std_logic;
SIGNAL \PC[18]~feeder_combout\ : std_logic;
SIGNAL \pcBranch[18]~36_combout\ : std_logic;
SIGNAL \pcJalr[18]~34_combout\ : std_logic;
SIGNAL \Add2~18_combout\ : std_logic;
SIGNAL \PC[18]~63\ : std_logic;
SIGNAL \PC[19]~64_combout\ : std_logic;
SIGNAL \pcBranch[19]~38_combout\ : std_logic;
SIGNAL \pcJalr[19]~36_combout\ : std_logic;
SIGNAL \Add2~19_combout\ : std_logic;
SIGNAL \PC[19]~65\ : std_logic;
SIGNAL \PC[20]~67\ : std_logic;
SIGNAL \PC[21]~68_combout\ : std_logic;
SIGNAL \pcBranch[21]~42_combout\ : std_logic;
SIGNAL \pcJalr[21]~40_combout\ : std_logic;
SIGNAL \Add2~21_combout\ : std_logic;
SIGNAL \PC[21]~69\ : std_logic;
SIGNAL \PC[22]~71\ : std_logic;
SIGNAL \PC[23]~73\ : std_logic;
SIGNAL \PC[24]~75\ : std_logic;
SIGNAL \PC[25]~77\ : std_logic;
SIGNAL \PC[26]~78_combout\ : std_logic;
SIGNAL \pcBranch[26]~52_combout\ : std_logic;
SIGNAL \pcJalr[26]~50_combout\ : std_logic;
SIGNAL \Add2~26_combout\ : std_logic;
SIGNAL \PC[26]~79\ : std_logic;
SIGNAL \PC[27]~81\ : std_logic;
SIGNAL \PC[28]~83\ : std_logic;
SIGNAL \PC[29]~85\ : std_logic;
SIGNAL \PC[30]~86_combout\ : std_logic;
SIGNAL \pcBranch[28]~57\ : std_logic;
SIGNAL \pcBranch[29]~59\ : std_logic;
SIGNAL \pcBranch[30]~60_combout\ : std_logic;
SIGNAL \pcJalr[28]~55\ : std_logic;
SIGNAL \pcJalr[29]~57\ : std_logic;
SIGNAL \pcJalr[30]~58_combout\ : std_logic;
SIGNAL \Add2~30_combout\ : std_logic;
SIGNAL \PC[30]~87\ : std_logic;
SIGNAL \PC[31]~88_combout\ : std_logic;
SIGNAL \pcBranch[30]~61\ : std_logic;
SIGNAL \pcBranch[31]~62_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \ulaB[31]~29_combout\ : std_logic;
SIGNAL \ula|Selector0~1_combout\ : std_logic;
SIGNAL \ula|Selector0~3_combout\ : std_logic;
SIGNAL \ula|Selector0~6_combout\ : std_logic;
SIGNAL \pcJalr[30]~59\ : std_logic;
SIGNAL \pcJalr[31]~60_combout\ : std_logic;
SIGNAL \Add2~31_combout\ : std_logic;
SIGNAL \pcOld[30]~57\ : std_logic;
SIGNAL \pcOld[31]~58_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \breg|XREGS[18][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[18][31]~regout\ : std_logic;
SIGNAL \breg|Mux0~0_combout\ : std_logic;
SIGNAL \breg|Mux0~1_combout\ : std_logic;
SIGNAL \breg|Mux0~4_combout\ : std_logic;
SIGNAL \breg|Mux0~5_combout\ : std_logic;
SIGNAL \breg|XREGS[17][31]~regout\ : std_logic;
SIGNAL \breg|Mux0~2_combout\ : std_logic;
SIGNAL \breg|Mux0~3_combout\ : std_logic;
SIGNAL \breg|Mux0~6_combout\ : std_logic;
SIGNAL \breg|XREGS[31][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][31]~regout\ : std_logic;
SIGNAL \breg|Mux0~7_combout\ : std_logic;
SIGNAL \breg|Mux0~8_combout\ : std_logic;
SIGNAL \breg|Mux0~9_combout\ : std_logic;
SIGNAL \breg|XREGS[12][31]~regout\ : std_logic;
SIGNAL \breg|Mux0~17_combout\ : std_logic;
SIGNAL \breg|Mux0~18_combout\ : std_logic;
SIGNAL \breg|XREGS[6][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][31]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][31]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][31]~regout\ : std_logic;
SIGNAL \breg|Mux0~12_combout\ : std_logic;
SIGNAL \breg|Mux0~13_combout\ : std_logic;
SIGNAL \breg|Mux0~14_combout\ : std_logic;
SIGNAL \breg|Mux0~15_combout\ : std_logic;
SIGNAL \breg|XREGS[10][31]~regout\ : std_logic;
SIGNAL \breg|Mux0~10_combout\ : std_logic;
SIGNAL \breg|Mux0~11_combout\ : std_logic;
SIGNAL \breg|Mux0~16_combout\ : std_logic;
SIGNAL \breg|Mux0~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~33_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~25_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~32_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~65_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~66_combout\ : std_logic;
SIGNAL \ula|Selector16~3_combout\ : std_logic;
SIGNAL \ula|Selector16~10_combout\ : std_logic;
SIGNAL \ula|Selector16~4_combout\ : std_logic;
SIGNAL \ula|Add1~30_combout\ : std_logic;
SIGNAL \ula|Add0~30_combout\ : std_logic;
SIGNAL \ula|Selector16~5_combout\ : std_logic;
SIGNAL \ula|Selector16~6_combout\ : std_logic;
SIGNAL \ula|Selector16~7_combout\ : std_logic;
SIGNAL \ula|Selector16~8_combout\ : std_logic;
SIGNAL \ula|Selector16~9_combout\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Mux16~1_combout\ : std_logic;
SIGNAL \breg|XREGS[30][15]~regout\ : std_logic;
SIGNAL \breg|Mux16~0_combout\ : std_logic;
SIGNAL \breg|Mux16~1_combout\ : std_logic;
SIGNAL \breg|Mux16~2_combout\ : std_logic;
SIGNAL \breg|Mux16~3_combout\ : std_logic;
SIGNAL \breg|XREGS[24][15]~regout\ : std_logic;
SIGNAL \breg|Mux16~4_combout\ : std_logic;
SIGNAL \breg|Mux16~5_combout\ : std_logic;
SIGNAL \breg|Mux16~6_combout\ : std_logic;
SIGNAL \breg|XREGS[19][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][15]~regout\ : std_logic;
SIGNAL \breg|Mux16~7_combout\ : std_logic;
SIGNAL \breg|Mux16~8_combout\ : std_logic;
SIGNAL \breg|Mux16~9_combout\ : std_logic;
SIGNAL \breg|XREGS[1][15]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][15]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][15]~regout\ : std_logic;
SIGNAL \breg|Mux16~12_combout\ : std_logic;
SIGNAL \breg|Mux16~13_combout\ : std_logic;
SIGNAL \breg|Mux16~14_combout\ : std_logic;
SIGNAL \breg|Mux16~15_combout\ : std_logic;
SIGNAL \breg|Mux16~16_combout\ : std_logic;
SIGNAL \breg|XREGS[12][15]~regout\ : std_logic;
SIGNAL \breg|Mux16~17_combout\ : std_logic;
SIGNAL \breg|Mux16~18_combout\ : std_logic;
SIGNAL \breg|Mux16~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~30_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~32_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~34_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~33_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~35_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~36_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~37_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~24_combout\ : std_logic;
SIGNAL \ula|Selector31~6_combout\ : std_logic;
SIGNAL \ula|Selector31~7_combout\ : std_logic;
SIGNAL \ula|Selector31~9_combout\ : std_logic;
SIGNAL \ula|Add0~0_combout\ : std_logic;
SIGNAL \ula|Selector31~4_combout\ : std_logic;
SIGNAL \ula|Selector17~0_combout\ : std_logic;
SIGNAL \ulaB[26]~20_combout\ : std_logic;
SIGNAL \gerador_imm|Mux3~0_combout\ : std_logic;
SIGNAL \gerador_imm|Mux4~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector19~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector19~1_combout\ : std_logic;
SIGNAL \ulaB[11]~6_combout\ : std_logic;
SIGNAL \ula|LessThan1~1_cout\ : std_logic;
SIGNAL \ula|LessThan1~3_cout\ : std_logic;
SIGNAL \ula|LessThan1~5_cout\ : std_logic;
SIGNAL \ula|LessThan1~7_cout\ : std_logic;
SIGNAL \ula|LessThan1~9_cout\ : std_logic;
SIGNAL \ula|LessThan1~11_cout\ : std_logic;
SIGNAL \ula|LessThan1~13_cout\ : std_logic;
SIGNAL \ula|LessThan1~15_cout\ : std_logic;
SIGNAL \ula|LessThan1~17_cout\ : std_logic;
SIGNAL \ula|LessThan1~19_cout\ : std_logic;
SIGNAL \ula|LessThan1~21_cout\ : std_logic;
SIGNAL \ula|LessThan1~23_cout\ : std_logic;
SIGNAL \ula|LessThan1~25_cout\ : std_logic;
SIGNAL \ula|LessThan1~27_cout\ : std_logic;
SIGNAL \ula|LessThan1~29_cout\ : std_logic;
SIGNAL \ula|LessThan1~31_cout\ : std_logic;
SIGNAL \ula|LessThan1~33_cout\ : std_logic;
SIGNAL \ula|LessThan1~35_cout\ : std_logic;
SIGNAL \ula|LessThan1~37_cout\ : std_logic;
SIGNAL \ula|LessThan1~39_cout\ : std_logic;
SIGNAL \ula|LessThan1~41_cout\ : std_logic;
SIGNAL \ula|LessThan1~43_cout\ : std_logic;
SIGNAL \ula|LessThan1~45_cout\ : std_logic;
SIGNAL \ula|LessThan1~47_cout\ : std_logic;
SIGNAL \ula|LessThan1~49_cout\ : std_logic;
SIGNAL \ula|LessThan1~51_cout\ : std_logic;
SIGNAL \ula|LessThan1~53_cout\ : std_logic;
SIGNAL \ula|LessThan1~55_cout\ : std_logic;
SIGNAL \ula|LessThan1~57_cout\ : std_logic;
SIGNAL \ula|LessThan1~59_cout\ : std_logic;
SIGNAL \ula|LessThan1~61_cout\ : std_logic;
SIGNAL \ula|LessThan1~62_combout\ : std_logic;
SIGNAL \ula|Selector31~5_combout\ : std_logic;
SIGNAL \ula_cnt|Mux18~0_combout\ : std_logic;
SIGNAL \ula_cnt|Mux18~1_combout\ : std_logic;
SIGNAL \ula_cnt|opcode.SLT_OP~combout\ : std_logic;
SIGNAL \ula|LessThan2~1_cout\ : std_logic;
SIGNAL \ula|LessThan2~3_cout\ : std_logic;
SIGNAL \ula|LessThan2~5_cout\ : std_logic;
SIGNAL \ula|LessThan2~7_cout\ : std_logic;
SIGNAL \ula|LessThan2~9_cout\ : std_logic;
SIGNAL \ula|LessThan2~11_cout\ : std_logic;
SIGNAL \ula|LessThan2~13_cout\ : std_logic;
SIGNAL \ula|LessThan2~15_cout\ : std_logic;
SIGNAL \ula|LessThan2~17_cout\ : std_logic;
SIGNAL \ula|LessThan2~19_cout\ : std_logic;
SIGNAL \ula|LessThan2~21_cout\ : std_logic;
SIGNAL \ula|LessThan2~23_cout\ : std_logic;
SIGNAL \ula|LessThan2~25_cout\ : std_logic;
SIGNAL \ula|LessThan2~27_cout\ : std_logic;
SIGNAL \ula|LessThan2~29_cout\ : std_logic;
SIGNAL \ula|LessThan2~31_cout\ : std_logic;
SIGNAL \ula|LessThan2~33_cout\ : std_logic;
SIGNAL \ula|LessThan2~35_cout\ : std_logic;
SIGNAL \ula|LessThan2~37_cout\ : std_logic;
SIGNAL \ula|LessThan2~39_cout\ : std_logic;
SIGNAL \ula|LessThan2~41_cout\ : std_logic;
SIGNAL \ula|LessThan2~43_cout\ : std_logic;
SIGNAL \ula|LessThan2~45_cout\ : std_logic;
SIGNAL \ula|LessThan2~47_cout\ : std_logic;
SIGNAL \ula|LessThan2~49_cout\ : std_logic;
SIGNAL \ula|LessThan2~51_cout\ : std_logic;
SIGNAL \ula|LessThan2~53_cout\ : std_logic;
SIGNAL \ula|LessThan2~55_cout\ : std_logic;
SIGNAL \ula|LessThan2~57_cout\ : std_logic;
SIGNAL \ula|LessThan2~59_cout\ : std_logic;
SIGNAL \ula|LessThan2~61_cout\ : std_logic;
SIGNAL \ula|LessThan2~62_combout\ : std_logic;
SIGNAL \ula|Add1~0_combout\ : std_logic;
SIGNAL \ula|Selector31~2_combout\ : std_logic;
SIGNAL \ula|Selector31~3_combout\ : std_logic;
SIGNAL \ula|Selector31~10_combout\ : std_logic;
SIGNAL \Add3~1_cout\ : std_logic;
SIGNAL \pcJalr[1]~1\ : std_logic;
SIGNAL \pcJalr[2]~3\ : std_logic;
SIGNAL \pcJalr[3]~5\ : std_logic;
SIGNAL \pcJalr[4]~7\ : std_logic;
SIGNAL \pcJalr[5]~9\ : std_logic;
SIGNAL \pcJalr[6]~11\ : std_logic;
SIGNAL \pcJalr[7]~13\ : std_logic;
SIGNAL \pcJalr[8]~15\ : std_logic;
SIGNAL \pcJalr[9]~17\ : std_logic;
SIGNAL \pcJalr[10]~19\ : std_logic;
SIGNAL \pcJalr[11]~20_combout\ : std_logic;
SIGNAL \Add2~11_combout\ : std_logic;
SIGNAL \PC[11]~49\ : std_logic;
SIGNAL \PC[12]~50_combout\ : std_logic;
SIGNAL \pcBranch[12]~24_combout\ : std_logic;
SIGNAL \pcJalr[12]~22_combout\ : std_logic;
SIGNAL \Add2~12_combout\ : std_logic;
SIGNAL \pcOld[11]~19\ : std_logic;
SIGNAL \pcOld[12]~21\ : std_logic;
SIGNAL \pcOld[13]~22_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux18~1_combout\ : std_logic;
SIGNAL \breg|XREGS[10][13]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[11][13]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][13]~regout\ : std_logic;
SIGNAL \breg|Mux50~10_combout\ : std_logic;
SIGNAL \breg|Mux50~11_combout\ : std_logic;
SIGNAL \breg|XREGS[4][13]~regout\ : std_logic;
SIGNAL \breg|Mux50~12_combout\ : std_logic;
SIGNAL \breg|Mux50~13_combout\ : std_logic;
SIGNAL \breg|Mux50~14_combout\ : std_logic;
SIGNAL \breg|Mux50~15_combout\ : std_logic;
SIGNAL \breg|Mux50~16_combout\ : std_logic;
SIGNAL \breg|XREGS[28][13]~regout\ : std_logic;
SIGNAL \breg|Mux50~4_combout\ : std_logic;
SIGNAL \breg|Mux50~5_combout\ : std_logic;
SIGNAL \breg|Mux50~6_combout\ : std_logic;
SIGNAL \breg|XREGS[17][13]~regout\ : std_logic;
SIGNAL \breg|Mux50~0_combout\ : std_logic;
SIGNAL \breg|Mux50~1_combout\ : std_logic;
SIGNAL \breg|Mux50~9_combout\ : std_logic;
SIGNAL \breg|Mux50~19_combout\ : std_logic;
SIGNAL \ula|Selector19~8_combout\ : std_logic;
SIGNAL \ula|Selector17~4_combout\ : std_logic;
SIGNAL \ula|Selector19~0_combout\ : std_logic;
SIGNAL \ula|Selector19~3_combout\ : std_logic;
SIGNAL \ula|Add1~24_combout\ : std_logic;
SIGNAL \ula|Add0~24_combout\ : std_logic;
SIGNAL \ula|Selector19~4_combout\ : std_logic;
SIGNAL \ula|Selector19~5_combout\ : std_logic;
SIGNAL \ula|Selector19~6_combout\ : std_logic;
SIGNAL \ula|Selector17~2_combout\ : std_logic;
SIGNAL \ula|Selector19~2_combout\ : std_logic;
SIGNAL \ula|Selector19~7_combout\ : std_logic;
SIGNAL \ula|Selector19~9_combout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux19~1_combout\ : std_logic;
SIGNAL \breg|XREGS[14][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[15][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][12]~regout\ : std_logic;
SIGNAL \breg|Mux51~17_combout\ : std_logic;
SIGNAL \breg|Mux51~18_combout\ : std_logic;
SIGNAL \breg|XREGS[9][12]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][12]~regout\ : std_logic;
SIGNAL \breg|Mux51~0_combout\ : std_logic;
SIGNAL \breg|Mux51~1_combout\ : std_logic;
SIGNAL \breg|XREGS[2][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][12]~regout\ : std_logic;
SIGNAL \breg|Mux51~12_combout\ : std_logic;
SIGNAL \breg|Mux51~13_combout\ : std_logic;
SIGNAL \breg|Mux51~14_combout\ : std_logic;
SIGNAL \breg|Mux51~15_combout\ : std_logic;
SIGNAL \breg|Mux51~2_combout\ : std_logic;
SIGNAL \breg|Mux51~3_combout\ : std_logic;
SIGNAL \breg|XREGS[21][12]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][12]~regout\ : std_logic;
SIGNAL \breg|Mux51~4_combout\ : std_logic;
SIGNAL \breg|Mux51~5_combout\ : std_logic;
SIGNAL \breg|XREGS[20][12]~regout\ : std_logic;
SIGNAL \breg|Mux51~6_combout\ : std_logic;
SIGNAL \breg|Mux51~7_combout\ : std_logic;
SIGNAL \breg|Mux51~8_combout\ : std_logic;
SIGNAL \breg|Mux51~11_combout\ : std_logic;
SIGNAL \breg|Mux51~16_combout\ : std_logic;
SIGNAL \breg|Mux51~19_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux15~1_combout\ : std_logic;
SIGNAL \breg|XREGS[3][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][16]~regout\ : std_logic;
SIGNAL \breg|Mux15~12_combout\ : std_logic;
SIGNAL \breg|Mux15~13_combout\ : std_logic;
SIGNAL \breg|Mux15~14_combout\ : std_logic;
SIGNAL \breg|Mux15~15_combout\ : std_logic;
SIGNAL \breg|XREGS[21][16]~regout\ : std_logic;
SIGNAL \breg|Mux15~2_combout\ : std_logic;
SIGNAL \breg|Mux15~3_combout\ : std_logic;
SIGNAL \breg|XREGS[26][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][16]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][16]~regout\ : std_logic;
SIGNAL \breg|Mux15~4_combout\ : std_logic;
SIGNAL \breg|Mux15~5_combout\ : std_logic;
SIGNAL \breg|Mux15~6_combout\ : std_logic;
SIGNAL \breg|Mux15~7_combout\ : std_logic;
SIGNAL \breg|Mux15~8_combout\ : std_logic;
SIGNAL \breg|Mux15~9_combout\ : std_logic;
SIGNAL \breg|Mux15~10_combout\ : std_logic;
SIGNAL \breg|Mux15~11_combout\ : std_logic;
SIGNAL \breg|Mux15~16_combout\ : std_logic;
SIGNAL \breg|XREGS[11][16]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][16]~regout\ : std_logic;
SIGNAL \breg|Mux15~0_combout\ : std_logic;
SIGNAL \breg|Mux15~1_combout\ : std_logic;
SIGNAL \breg|Mux15~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~22_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~37_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~23_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~38_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~55_combout\ : std_logic;
SIGNAL \ula|Selector20~0_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~39_combout\ : std_logic;
SIGNAL \ula|Selector20~2_combout\ : std_logic;
SIGNAL \ula|Add1~22_combout\ : std_logic;
SIGNAL \ula|Add0~22_combout\ : std_logic;
SIGNAL \ula|Selector20~4_combout\ : std_logic;
SIGNAL \ula|Selector20~5_combout\ : std_logic;
SIGNAL \ula|Selector20~6_combout\ : std_logic;
SIGNAL \ula|Selector20~1_combout\ : std_logic;
SIGNAL \ula|Selector20~8_combout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Mux20~1_combout\ : std_logic;
SIGNAL \breg|XREGS[13][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[14][11]~regout\ : std_logic;
SIGNAL \breg|Mux52~17_combout\ : std_logic;
SIGNAL \breg|Mux52~18_combout\ : std_logic;
SIGNAL \breg|Mux52~4_combout\ : std_logic;
SIGNAL \breg|Mux52~5_combout\ : std_logic;
SIGNAL \breg|Mux52~2_combout\ : std_logic;
SIGNAL \breg|Mux52~3_combout\ : std_logic;
SIGNAL \breg|Mux52~6_combout\ : std_logic;
SIGNAL \breg|XREGS[17][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][11]~regout\ : std_logic;
SIGNAL \breg|Mux52~0_combout\ : std_logic;
SIGNAL \breg|Mux52~1_combout\ : std_logic;
SIGNAL \breg|XREGS[31][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][11]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[23][11]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][11]~regout\ : std_logic;
SIGNAL \breg|Mux52~7_combout\ : std_logic;
SIGNAL \breg|Mux52~8_combout\ : std_logic;
SIGNAL \breg|Mux52~9_combout\ : std_logic;
SIGNAL \breg|XREGS[4][11]~regout\ : std_logic;
SIGNAL \breg|Mux52~12_combout\ : std_logic;
SIGNAL \breg|Mux52~13_combout\ : std_logic;
SIGNAL \breg|Mux52~14_combout\ : std_logic;
SIGNAL \breg|Mux52~15_combout\ : std_logic;
SIGNAL \breg|Mux52~16_combout\ : std_logic;
SIGNAL \breg|Mux52~19_combout\ : std_logic;
SIGNAL \pcOld[22]~40_combout\ : std_logic;
SIGNAL \ula|Selector9~3_combout\ : std_logic;
SIGNAL \ula|Selector9~4_combout\ : std_logic;
SIGNAL \ula|Add0~44_combout\ : std_logic;
SIGNAL \ula|Selector9~5_combout\ : std_logic;
SIGNAL \ula|Selector9~6_combout\ : std_logic;
SIGNAL \ula|Selector9~7_combout\ : std_logic;
SIGNAL \ula|Selector9~8_combout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \breg|XREGS[11][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[11][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[8][22]~regout\ : std_logic;
SIGNAL \breg|Mux9~0_combout\ : std_logic;
SIGNAL \breg|Mux9~1_combout\ : std_logic;
SIGNAL \breg|XREGS[20][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][22]~regout\ : std_logic;
SIGNAL \breg|Mux9~6_combout\ : std_logic;
SIGNAL \breg|Mux9~7_combout\ : std_logic;
SIGNAL \breg|XREGS[26][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][22]~regout\ : std_logic;
SIGNAL \breg|Mux9~4_combout\ : std_logic;
SIGNAL \breg|Mux9~5_combout\ : std_logic;
SIGNAL \breg|Mux9~8_combout\ : std_logic;
SIGNAL \breg|XREGS[29][22]~regout\ : std_logic;
SIGNAL \breg|XREGS[25][22]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[25][22]~regout\ : std_logic;
SIGNAL \breg|Mux9~2_combout\ : std_logic;
SIGNAL \breg|Mux9~3_combout\ : std_logic;
SIGNAL \breg|Mux9~11_combout\ : std_logic;
SIGNAL \breg|Mux9~16_combout\ : std_logic;
SIGNAL \breg|Mux9~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~11_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~26_combout\ : std_logic;
SIGNAL \ula|Selector21~0_combout\ : std_logic;
SIGNAL \ula|Selector21~1_combout\ : std_logic;
SIGNAL \ula|Selector21~6_combout\ : std_logic;
SIGNAL \ula|Add1~20_combout\ : std_logic;
SIGNAL \ula|Add0~20_combout\ : std_logic;
SIGNAL \ula|Selector21~4_combout\ : std_logic;
SIGNAL \ula|Selector21~2_combout\ : std_logic;
SIGNAL \ula|Selector21~3_combout\ : std_logic;
SIGNAL \ula|Selector21~5_combout\ : std_logic;
SIGNAL \ula|Selector21~7_combout\ : std_logic;
SIGNAL \ula|Selector21~8_combout\ : std_logic;
SIGNAL \pcJalr[10]~18_combout\ : std_logic;
SIGNAL \Add2~10_combout\ : std_logic;
SIGNAL \pcOld[10]~16_combout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \breg|XREGS[3][10]~regout\ : std_logic;
SIGNAL \breg|Mux53~12_combout\ : std_logic;
SIGNAL \breg|Mux53~13_combout\ : std_logic;
SIGNAL \breg|Mux53~14_combout\ : std_logic;
SIGNAL \breg|Mux53~15_combout\ : std_logic;
SIGNAL \breg|XREGS[30][10]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[30][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][10]~regout\ : std_logic;
SIGNAL \breg|Mux53~2_combout\ : std_logic;
SIGNAL \breg|Mux53~3_combout\ : std_logic;
SIGNAL \breg|XREGS[23][10]~regout\ : std_logic;
SIGNAL \breg|Mux53~9_combout\ : std_logic;
SIGNAL \breg|Mux53~10_combout\ : std_logic;
SIGNAL \breg|Mux53~6_combout\ : std_logic;
SIGNAL \breg|Mux53~7_combout\ : std_logic;
SIGNAL \breg|XREGS[21][10]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][10]~regout\ : std_logic;
SIGNAL \breg|Mux53~4_combout\ : std_logic;
SIGNAL \breg|Mux53~5_combout\ : std_logic;
SIGNAL \breg|Mux53~8_combout\ : std_logic;
SIGNAL \breg|Mux53~11_combout\ : std_logic;
SIGNAL \breg|Mux53~16_combout\ : std_logic;
SIGNAL \breg|XREGS[15][10]~regout\ : std_logic;
SIGNAL \breg|Mux53~17_combout\ : std_logic;
SIGNAL \breg|Mux53~18_combout\ : std_logic;
SIGNAL \breg|Mux53~19_combout\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \breg|XREGS[15][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][3]~regout\ : std_logic;
SIGNAL \breg|Mux60~23_combout\ : std_logic;
SIGNAL \breg|Mux60~24_combout\ : std_logic;
SIGNAL \breg|Mux60~12_combout\ : std_logic;
SIGNAL \breg|XREGS[26][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][3]~regout\ : std_logic;
SIGNAL \breg|Mux60~6_combout\ : std_logic;
SIGNAL \breg|Mux60~7_combout\ : std_logic;
SIGNAL \breg|XREGS[20][3]~regout\ : std_logic;
SIGNAL \breg|Mux60~8_combout\ : std_logic;
SIGNAL \breg|Mux60~9_combout\ : std_logic;
SIGNAL \breg|Mux60~10_combout\ : std_logic;
SIGNAL \breg|Mux60~13_combout\ : std_logic;
SIGNAL \breg|XREGS[1][3]~regout\ : std_logic;
SIGNAL \breg|Mux60~14_combout\ : std_logic;
SIGNAL \breg|XREGS[5][3]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[5][3]~regout\ : std_logic;
SIGNAL \breg|Mux60~15_combout\ : std_logic;
SIGNAL \breg|Mux60~16_combout\ : std_logic;
SIGNAL \breg|Mux60~17_combout\ : std_logic;
SIGNAL \breg|Mux60~18_combout\ : std_logic;
SIGNAL \breg|XREGS[9][3]~regout\ : std_logic;
SIGNAL \breg|Mux60~19_combout\ : std_logic;
SIGNAL \breg|Mux60~20_combout\ : std_logic;
SIGNAL \breg|Mux60~26_combout\ : std_logic;
SIGNAL \breg|Mux60~22_combout\ : std_logic;
SIGNAL \breg|Mux60~25_combout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Mux22~1_combout\ : std_logic;
SIGNAL \breg|XREGS[15][9]~regout\ : std_logic;
SIGNAL \breg|Mux54~23_combout\ : std_logic;
SIGNAL \breg|Mux54~24_combout\ : std_logic;
SIGNAL \breg|Mux54~14_combout\ : std_logic;
SIGNAL \breg|XREGS[11][9]~regout\ : std_logic;
SIGNAL \breg|Mux54~19_combout\ : std_logic;
SIGNAL \breg|Mux54~20_combout\ : std_logic;
SIGNAL \breg|Mux54~26_combout\ : std_logic;
SIGNAL \breg|XREGS[2][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[6][9]~regout\ : std_logic;
SIGNAL \breg|XREGS[5][9]~regout\ : std_logic;
SIGNAL \breg|Mux54~15_combout\ : std_logic;
SIGNAL \breg|Mux54~16_combout\ : std_logic;
SIGNAL \breg|Mux54~17_combout\ : std_logic;
SIGNAL \breg|Mux54~18_combout\ : std_logic;
SIGNAL \breg|Mux54~22_combout\ : std_logic;
SIGNAL \breg|Mux54~25_combout\ : std_logic;
SIGNAL \ulaB[9]~1_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~5_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~6_combout\ : std_logic;
SIGNAL \ula|Selector14~5_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~53_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~52_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~54_combout\ : std_logic;
SIGNAL \ula|Selector12~1_combout\ : std_logic;
SIGNAL \ula|Selector12~2_combout\ : std_logic;
SIGNAL \ula|Selector12~6_combout\ : std_logic;
SIGNAL \ula|Add1~38_combout\ : std_logic;
SIGNAL \ula|Add0~38_combout\ : std_logic;
SIGNAL \ula|Selector12~4_combout\ : std_logic;
SIGNAL \ula|Selector12~5_combout\ : std_logic;
SIGNAL \ula|Selector12~7_combout\ : std_logic;
SIGNAL \ula|Selector12~8_combout\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Mux12~1_combout\ : std_logic;
SIGNAL \breg|XREGS[12][19]~regout\ : std_logic;
SIGNAL \breg|Mux44~17_combout\ : std_logic;
SIGNAL \breg|Mux44~18_combout\ : std_logic;
SIGNAL \breg|XREGS[1][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[1][19]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][19]~regout\ : std_logic;
SIGNAL \breg|Mux44~12_combout\ : std_logic;
SIGNAL \breg|Mux44~13_combout\ : std_logic;
SIGNAL \breg|Mux44~14_combout\ : std_logic;
SIGNAL \breg|XREGS[2][19]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[2][19]~regout\ : std_logic;
SIGNAL \breg|Mux44~15_combout\ : std_logic;
SIGNAL \breg|Mux44~10_combout\ : std_logic;
SIGNAL \breg|Mux44~11_combout\ : std_logic;
SIGNAL \breg|Mux44~16_combout\ : std_logic;
SIGNAL \breg|Mux44~19_combout\ : std_logic;
SIGNAL \ulaB[19]~14_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~8_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~9_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~7_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~11_combout\ : std_logic;
SIGNAL \ula|Selector29~2_combout\ : std_logic;
SIGNAL \ula|Selector23~6_combout\ : std_logic;
SIGNAL \ula|Add0~16_combout\ : std_logic;
SIGNAL \ula|Add1~16_combout\ : std_logic;
SIGNAL \ula|Selector23~4_combout\ : std_logic;
SIGNAL \ula|Selector23~7_combout\ : std_logic;
SIGNAL \ula|Selector23~8_combout\ : std_logic;
SIGNAL \ula|Selector23~1_combout\ : std_logic;
SIGNAL \ula|Selector23~9_combout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \Mux27~1_combout\ : std_logic;
SIGNAL \breg|XREGS[11][4]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][4]~regout\ : std_logic;
SIGNAL \breg|Mux59~0_combout\ : std_logic;
SIGNAL \breg|Mux59~1_combout\ : std_logic;
SIGNAL \breg|XREGS[19][4]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[19][4]~regout\ : std_logic;
SIGNAL \breg|Mux59~9_combout\ : std_logic;
SIGNAL \breg|Mux59~10_combout\ : std_logic;
SIGNAL \breg|XREGS[30][4]~regout\ : std_logic;
SIGNAL \breg|Mux59~3_combout\ : std_logic;
SIGNAL \breg|Mux59~4_combout\ : std_logic;
SIGNAL \breg|Mux59~5_combout\ : std_logic;
SIGNAL \breg|XREGS[16][4]~regout\ : std_logic;
SIGNAL \breg|Mux59~6_combout\ : std_logic;
SIGNAL \breg|Mux59~7_combout\ : std_logic;
SIGNAL \breg|Mux59~8_combout\ : std_logic;
SIGNAL \breg|Mux59~11_combout\ : std_logic;
SIGNAL \breg|Mux59~16_combout\ : std_logic;
SIGNAL \breg|Mux59~19_combout\ : std_logic;
SIGNAL \ulaB[4]~4_combout\ : std_logic;
SIGNAL \ula|Add1~1\ : std_logic;
SIGNAL \ula|Add1~3\ : std_logic;
SIGNAL \ula|Add1~5\ : std_logic;
SIGNAL \ula|Add1~7\ : std_logic;
SIGNAL \ula|Add1~9\ : std_logic;
SIGNAL \ula|Add1~11\ : std_logic;
SIGNAL \ula|Add1~13\ : std_logic;
SIGNAL \ula|Add1~14_combout\ : std_logic;
SIGNAL \ula|Add0~14_combout\ : std_logic;
SIGNAL \ula|Selector24~2_combout\ : std_logic;
SIGNAL \ula|Selector24~5_combout\ : std_logic;
SIGNAL \ula|Selector27~9_combout\ : std_logic;
SIGNAL \ula|Selector24~6_combout\ : std_logic;
SIGNAL \ula|Selector24~1_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~64_combout\ : std_logic;
SIGNAL \ula|Selector24~7_combout\ : std_logic;
SIGNAL \ula|Selector24~8_combout\ : std_logic;
SIGNAL \ula|Selector24~9_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Mux24~1_combout\ : std_logic;
SIGNAL \breg|XREGS[9][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[10][7]~regout\ : std_logic;
SIGNAL \breg|Mux24~15_combout\ : std_logic;
SIGNAL \breg|Mux24~16_combout\ : std_logic;
SIGNAL \breg|XREGS[7][7]~regout\ : std_logic;
SIGNAL \breg|Mux24~18_combout\ : std_logic;
SIGNAL \breg|Mux24~19_combout\ : std_logic;
SIGNAL \breg|Mux24~20_combout\ : std_logic;
SIGNAL \breg|Mux24~21_combout\ : std_logic;
SIGNAL \breg|XREGS[22][7]~regout\ : std_logic;
SIGNAL \breg|Mux24~5_combout\ : std_logic;
SIGNAL \breg|Mux24~6_combout\ : std_logic;
SIGNAL \breg|XREGS[20][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][7]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][7]~regout\ : std_logic;
SIGNAL \breg|Mux24~9_combout\ : std_logic;
SIGNAL \breg|Mux24~10_combout\ : std_logic;
SIGNAL \breg|XREGS[29][7]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][7]~regout\ : std_logic;
SIGNAL \breg|Mux24~7_combout\ : std_logic;
SIGNAL \breg|Mux24~8_combout\ : std_logic;
SIGNAL \breg|Mux24~11_combout\ : std_logic;
SIGNAL \breg|Mux24~14_combout\ : std_logic;
SIGNAL \breg|Mux24~24_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~27_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~6_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~28_combout\ : std_logic;
SIGNAL \ula|Selector27~0_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \ula|Selector27~3_combout\ : std_logic;
SIGNAL \ula|Add0~8_combout\ : std_logic;
SIGNAL \ula|Add1~8_combout\ : std_logic;
SIGNAL \ula|Selector27~4_combout\ : std_logic;
SIGNAL \ula|Selector27~5_combout\ : std_logic;
SIGNAL \ula|Selector27~6_combout\ : std_logic;
SIGNAL \ula|Selector27~7_combout\ : std_logic;
SIGNAL \ula|Selector27~8_combout\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \breg|XREGS[15][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[15][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[12][0]~regout\ : std_logic;
SIGNAL \breg|Mux63~17_combout\ : std_logic;
SIGNAL \breg|Mux63~18_combout\ : std_logic;
SIGNAL \breg|XREGS[31][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][0]~regout\ : std_logic;
SIGNAL \breg|Mux63~9_combout\ : std_logic;
SIGNAL \breg|Mux63~10_combout\ : std_logic;
SIGNAL \breg|XREGS[26][0]~regout\ : std_logic;
SIGNAL \breg|Mux63~2_combout\ : std_logic;
SIGNAL \breg|Mux63~3_combout\ : std_logic;
SIGNAL \breg|Mux63~4_combout\ : std_logic;
SIGNAL \breg|Mux63~5_combout\ : std_logic;
SIGNAL \breg|XREGS[28][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][0]~regout\ : std_logic;
SIGNAL \breg|Mux63~6_combout\ : std_logic;
SIGNAL \breg|Mux63~7_combout\ : std_logic;
SIGNAL \breg|Mux63~8_combout\ : std_logic;
SIGNAL \breg|Mux63~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][0]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[7][0]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][0]~regout\ : std_logic;
SIGNAL \breg|Mux63~12_combout\ : std_logic;
SIGNAL \breg|Mux63~13_combout\ : std_logic;
SIGNAL \breg|Mux63~14_combout\ : std_logic;
SIGNAL \breg|Mux63~15_combout\ : std_logic;
SIGNAL \breg|Mux63~16_combout\ : std_logic;
SIGNAL \breg|Mux63~19_combout\ : std_logic;
SIGNAL \ulaB[0]~26_combout\ : std_logic;
SIGNAL \ula|Add0~1\ : std_logic;
SIGNAL \ula|Add0~3\ : std_logic;
SIGNAL \ula|Add0~4_combout\ : std_logic;
SIGNAL \ula|Add1~4_combout\ : std_logic;
SIGNAL \ula|Selector29~6_combout\ : std_logic;
SIGNAL \ula|Selector29~7_combout\ : std_logic;
SIGNAL \ula|Selector29~8_combout\ : std_logic;
SIGNAL \ula|Selector29~10_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~18_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~20_combout\ : std_logic;
SIGNAL \ula|Selector29~0_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~9_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~24_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~48_combout\ : std_logic;
SIGNAL \ula|Selector29~1_combout\ : std_logic;
SIGNAL \ula|Selector29~4_combout\ : std_logic;
SIGNAL \ula|Selector29~11_combout\ : std_logic;
SIGNAL \ula|Selector11~2_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~56_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~57_combout\ : std_logic;
SIGNAL \ula|Selector11~1_combout\ : std_logic;
SIGNAL \ula|Selector11~3_combout\ : std_logic;
SIGNAL \ula|Selector11~4_combout\ : std_logic;
SIGNAL \ula|Add0~40_combout\ : std_logic;
SIGNAL \ula|Add1~40_combout\ : std_logic;
SIGNAL \ula|Selector11~5_combout\ : std_logic;
SIGNAL \ula|Selector11~6_combout\ : std_logic;
SIGNAL \ula|Selector11~7_combout\ : std_logic;
SIGNAL \ula|Selector11~8_combout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \Mux11~1_combout\ : std_logic;
SIGNAL \breg|XREGS[28][20]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][20]~regout\ : std_logic;
SIGNAL \breg|Mux11~6_combout\ : std_logic;
SIGNAL \breg|Mux11~7_combout\ : std_logic;
SIGNAL \breg|Mux11~4_combout\ : std_logic;
SIGNAL \breg|Mux11~5_combout\ : std_logic;
SIGNAL \breg|Mux11~8_combout\ : std_logic;
SIGNAL \breg|XREGS[29][20]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][20]~regout\ : std_logic;
SIGNAL \breg|Mux11~2_combout\ : std_logic;
SIGNAL \breg|Mux11~3_combout\ : std_logic;
SIGNAL \breg|Mux11~11_combout\ : std_logic;
SIGNAL \breg|XREGS[5][20]~regout\ : std_logic;
SIGNAL \breg|Mux11~12_combout\ : std_logic;
SIGNAL \breg|Mux11~13_combout\ : std_logic;
SIGNAL \breg|Mux11~14_combout\ : std_logic;
SIGNAL \breg|Mux11~15_combout\ : std_logic;
SIGNAL \breg|Mux11~16_combout\ : std_logic;
SIGNAL \breg|XREGS[14][20]~regout\ : std_logic;
SIGNAL \breg|Mux11~17_combout\ : std_logic;
SIGNAL \breg|Mux11~18_combout\ : std_logic;
SIGNAL \breg|Mux11~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~12_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~42_combout\ : std_logic;
SIGNAL \ula|Selector22~1_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~63_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~46_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~47_combout\ : std_logic;
SIGNAL \ula|Selector6~0_combout\ : std_logic;
SIGNAL \ula|Selector22~5_combout\ : std_logic;
SIGNAL \ula|Selector22~7_combout\ : std_logic;
SIGNAL \ula|Add1~18_combout\ : std_logic;
SIGNAL \ula|Add0~18_combout\ : std_logic;
SIGNAL \ula|Selector22~2_combout\ : std_logic;
SIGNAL \ula|Selector22~3_combout\ : std_logic;
SIGNAL \ula|Selector22~8_combout\ : std_logic;
SIGNAL \ula|Selector22~4_combout\ : std_logic;
SIGNAL \ula|Selector22~6_combout\ : std_logic;
SIGNAL \pcJalr[9]~16_combout\ : std_logic;
SIGNAL \Add2~9_combout\ : std_logic;
SIGNAL \gerador_imm|Mux1~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector25~1_combout\ : std_logic;
SIGNAL \gerador_imm|Selector22~0_combout\ : std_logic;
SIGNAL \pcBranch[8]~16_combout\ : std_logic;
SIGNAL \pcJalr[8]~14_combout\ : std_logic;
SIGNAL \Add2~8_combout\ : std_logic;
SIGNAL \gerador_imm|Selector25~0_combout\ : std_logic;
SIGNAL \gerador_imm|Selector25~2_combout\ : std_logic;
SIGNAL \pcBranch[3]~7\ : std_logic;
SIGNAL \pcBranch[4]~9\ : std_logic;
SIGNAL \pcBranch[5]~11\ : std_logic;
SIGNAL \pcBranch[6]~13\ : std_logic;
SIGNAL \pcBranch[7]~14_combout\ : std_logic;
SIGNAL \pcJalr[7]~12_combout\ : std_logic;
SIGNAL \Add2~7_combout\ : std_logic;
SIGNAL \breg|Mux24~1_combout\ : std_logic;
SIGNAL \breg|XREGS[10][6]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[10][6]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][6]~regout\ : std_logic;
SIGNAL \breg|Mux25~0_combout\ : std_logic;
SIGNAL \breg|Mux25~1_combout\ : std_logic;
SIGNAL \breg|XREGS[5][6]~regout\ : std_logic;
SIGNAL \breg|Mux25~12_combout\ : std_logic;
SIGNAL \breg|Mux25~13_combout\ : std_logic;
SIGNAL \breg|Mux25~14_combout\ : std_logic;
SIGNAL \breg|Mux25~15_combout\ : std_logic;
SIGNAL \breg|Mux25~16_combout\ : std_logic;
SIGNAL \breg|Mux25~19_combout\ : std_logic;
SIGNAL \ula|Selector25~1_combout\ : std_logic;
SIGNAL \ula|Add0~12_combout\ : std_logic;
SIGNAL \ula|Add1~12_combout\ : std_logic;
SIGNAL \ula|Selector25~0_combout\ : std_logic;
SIGNAL \ula|Selector25~3_combout\ : std_logic;
SIGNAL \ula|Selector25~8_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~61_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~62_combout\ : std_logic;
SIGNAL \ula|Selector25~9_combout\ : std_logic;
SIGNAL \ula|Selector25~4_combout\ : std_logic;
SIGNAL \ula|Selector25~5_combout\ : std_logic;
SIGNAL \ula|Selector25~6_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~42_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~43_combout\ : std_logic;
SIGNAL \ula|Selector25~7_combout\ : std_logic;
SIGNAL \ula|Selector25~10_combout\ : std_logic;
SIGNAL \pcJalr[6]~10_combout\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \breg|Decoder0~57_combout\ : std_logic;
SIGNAL \breg|XREGS[14][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[12][2]~regout\ : std_logic;
SIGNAL \breg|Mux61~17_combout\ : std_logic;
SIGNAL \breg|Mux61~18_combout\ : std_logic;
SIGNAL \breg|XREGS[18][2]~regout\ : std_logic;
SIGNAL \breg|Mux61~2_combout\ : std_logic;
SIGNAL \breg|XREGS[30][2]~regout\ : std_logic;
SIGNAL \breg|Mux61~3_combout\ : std_logic;
SIGNAL \breg|XREGS[31][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[19][2]~regout\ : std_logic;
SIGNAL \breg|Mux61~9_combout\ : std_logic;
SIGNAL \breg|Mux61~10_combout\ : std_logic;
SIGNAL \breg|XREGS[29][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[29][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][2]~regout\ : std_logic;
SIGNAL \breg|Mux61~4_combout\ : std_logic;
SIGNAL \breg|Mux61~5_combout\ : std_logic;
SIGNAL \breg|XREGS[20][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][2]~regout\ : std_logic;
SIGNAL \breg|Mux61~6_combout\ : std_logic;
SIGNAL \breg|Mux61~7_combout\ : std_logic;
SIGNAL \breg|Mux61~8_combout\ : std_logic;
SIGNAL \breg|Mux61~11_combout\ : std_logic;
SIGNAL \breg|XREGS[3][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[3][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[2][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[1][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[7][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[4][2]~regout\ : std_logic;
SIGNAL \breg|Mux61~12_combout\ : std_logic;
SIGNAL \breg|Mux61~13_combout\ : std_logic;
SIGNAL \breg|Mux61~14_combout\ : std_logic;
SIGNAL \breg|Mux61~15_combout\ : std_logic;
SIGNAL \breg|Mux61~16_combout\ : std_logic;
SIGNAL \breg|Mux61~19_combout\ : std_logic;
SIGNAL \gerador_imm|Selector28~0_combout\ : std_logic;
SIGNAL \ulaB[2]~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \ula|Selector26~4_combout\ : std_logic;
SIGNAL \ula|Selector26~3_combout\ : std_logic;
SIGNAL \ula|Add1~10_combout\ : std_logic;
SIGNAL \ula|Add0~10_combout\ : std_logic;
SIGNAL \ula|Selector26~2_combout\ : std_logic;
SIGNAL \ula|Selector26~5_combout\ : std_logic;
SIGNAL \ula|Selector26~6_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~8_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~40_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~58_combout\ : std_logic;
SIGNAL \ula|Selector26~0_combout\ : std_logic;
SIGNAL \ula|Selector26~1_combout\ : std_logic;
SIGNAL \ula|Selector26~8_combout\ : std_logic;
SIGNAL \pcJalr[5]~8_combout\ : std_logic;
SIGNAL \Add2~5_combout\ : std_logic;
SIGNAL \gerador_imm|Selector26~0_combout\ : std_logic;
SIGNAL \pcBranch[4]~8_combout\ : std_logic;
SIGNAL \pcJalr[4]~6_combout\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \breg|Mux58~5_combout\ : std_logic;
SIGNAL \breg|Mux62~14_combout\ : std_logic;
SIGNAL \breg|XREGS[5][1]~regout\ : std_logic;
SIGNAL \breg|Mux62~15_combout\ : std_logic;
SIGNAL \breg|Mux62~16_combout\ : std_logic;
SIGNAL \breg|Mux62~17_combout\ : std_logic;
SIGNAL \breg|Mux62~18_combout\ : std_logic;
SIGNAL \breg|XREGS[10][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[9][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[9][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[8][1]~regout\ : std_logic;
SIGNAL \breg|Mux62~19_combout\ : std_logic;
SIGNAL \breg|Mux62~20_combout\ : std_logic;
SIGNAL \breg|Mux62~26_combout\ : std_logic;
SIGNAL \breg|Mux62~22_combout\ : std_logic;
SIGNAL \breg|XREGS[29][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[21][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[17][1]~regout\ : std_logic;
SIGNAL \breg|Mux62~4_combout\ : std_logic;
SIGNAL \breg|Mux62~5_combout\ : std_logic;
SIGNAL \breg|XREGS[19][1]~regout\ : std_logic;
SIGNAL \breg|Mux62~11_combout\ : std_logic;
SIGNAL \breg|Mux62~12_combout\ : std_logic;
SIGNAL \breg|XREGS[20][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[20][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[28][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[24][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[24][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[16][1]~regout\ : std_logic;
SIGNAL \breg|Mux62~8_combout\ : std_logic;
SIGNAL \breg|Mux62~9_combout\ : std_logic;
SIGNAL \breg|XREGS[26][1]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][1]~regout\ : std_logic;
SIGNAL \breg|XREGS[18][1]~regout\ : std_logic;
SIGNAL \breg|Mux62~6_combout\ : std_logic;
SIGNAL \breg|Mux62~7_combout\ : std_logic;
SIGNAL \breg|Mux62~10_combout\ : std_logic;
SIGNAL \breg|Mux62~13_combout\ : std_logic;
SIGNAL \breg|Mux62~25_combout\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \breg|XREGS[15][2]~regout\ : std_logic;
SIGNAL \breg|Mux29~17_combout\ : std_logic;
SIGNAL \breg|Mux29~18_combout\ : std_logic;
SIGNAL \breg|Mux29~6_combout\ : std_logic;
SIGNAL \breg|Mux29~7_combout\ : std_logic;
SIGNAL \breg|XREGS[26][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[26][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[22][2]~regout\ : std_logic;
SIGNAL \breg|Mux29~4_combout\ : std_logic;
SIGNAL \breg|Mux29~5_combout\ : std_logic;
SIGNAL \breg|Mux29~8_combout\ : std_logic;
SIGNAL \breg|XREGS[27][2]~regout\ : std_logic;
SIGNAL \breg|XREGS[23][2]~regout\ : std_logic;
SIGNAL \breg|Mux29~9_combout\ : std_logic;
SIGNAL \breg|Mux29~10_combout\ : std_logic;
SIGNAL \breg|Mux29~11_combout\ : std_logic;
SIGNAL \breg|XREGS[6][2]~feeder_combout\ : std_logic;
SIGNAL \breg|XREGS[6][2]~regout\ : std_logic;
SIGNAL \breg|Mux29~12_combout\ : std_logic;
SIGNAL \breg|Mux29~13_combout\ : std_logic;
SIGNAL \breg|Mux29~14_combout\ : std_logic;
SIGNAL \breg|Mux29~15_combout\ : std_logic;
SIGNAL \breg|Mux29~16_combout\ : std_logic;
SIGNAL \breg|Mux29~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \ula|Selector28~7_combout\ : std_logic;
SIGNAL \ula|Selector12~0_combout\ : std_logic;
SIGNAL \ula|Selector28~8_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~10_combout\ : std_logic;
SIGNAL \ula|Selector28~0_combout\ : std_logic;
SIGNAL \ula|Selector28~1_combout\ : std_logic;
SIGNAL \ula|Selector28~2_combout\ : std_logic;
SIGNAL \ula|Selector28~9_combout\ : std_logic;
SIGNAL \pcJalr[3]~4_combout\ : std_logic;
SIGNAL \Add2~3_combout\ : std_logic;
SIGNAL \gerador_imm|Selector29~0_combout\ : std_logic;
SIGNAL \ulaB[1]~3_combout\ : std_logic;
SIGNAL \ula|Selector30~7_combout\ : std_logic;
SIGNAL \ula|Add1~2_combout\ : std_logic;
SIGNAL \ula|Selector30~8_combout\ : std_logic;
SIGNAL \ula|Selector30~9_combout\ : std_logic;
SIGNAL \ula|Selector31~8_combout\ : std_logic;
SIGNAL \ula|Selector30~2_combout\ : std_logic;
SIGNAL \ula|Selector30~3_combout\ : std_logic;
SIGNAL \ula|Selector30~0_combout\ : std_logic;
SIGNAL \ula|Selector30~4_combout\ : std_logic;
SIGNAL \ula|Selector30~5_combout\ : std_logic;
SIGNAL \ula|Selector30~11_combout\ : std_logic;
SIGNAL \ula|Selector30~12_combout\ : std_logic;
SIGNAL \ula|Selector30~13_combout\ : std_logic;
SIGNAL \pcJalr[1]~0_combout\ : std_logic;
SIGNAL \Add2~1_combout\ : std_logic;
SIGNAL \pcBranch[1]~3\ : std_logic;
SIGNAL \pcBranch[2]~4_combout\ : std_logic;
SIGNAL \pcJalr[2]~2_combout\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \contr|Mux2~2_combout\ : std_logic;
SIGNAL \pcBranch[0]~0_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \PC[27]~80_combout\ : std_logic;
SIGNAL \pcBranch[27]~54_combout\ : std_logic;
SIGNAL \pcJalr[27]~52_combout\ : std_logic;
SIGNAL \Add2~27_combout\ : std_logic;
SIGNAL \PC[29]~84_combout\ : std_logic;
SIGNAL \pcBranch[29]~58_combout\ : std_logic;
SIGNAL \pcJalr[29]~56_combout\ : std_logic;
SIGNAL \Add2~29_combout\ : std_logic;
SIGNAL pcAux : std_logic_vector(31 DOWNTO 0);
SIGNAL PC : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem_i|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem_d|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_clock~clkctrl_outclk\ : std_logic;

BEGIN

pc2 <= ww_pc2;
instr2 <= ww_instr2;
ww_clock <= clock;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (PC(9) & PC(8) & PC(7) & PC(6) & PC(5) & PC(4) & PC(3) & PC(2));

\mem_i|altsyncram_component|auto_generated|q_a\(0) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\mem_i|altsyncram_component|auto_generated|q_a\(1) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\mem_i|altsyncram_component|auto_generated|q_a\(2) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\mem_i|altsyncram_component|auto_generated|q_a\(3) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\mem_i|altsyncram_component|auto_generated|q_a\(4) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\mem_i|altsyncram_component|auto_generated|q_a\(5) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\mem_i|altsyncram_component|auto_generated|q_a\(6) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\mem_i|altsyncram_component|auto_generated|q_a\(12) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\mem_i|altsyncram_component|auto_generated|q_a\(13) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\mem_i|altsyncram_component|auto_generated|q_a\(14) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\mem_i|altsyncram_component|auto_generated|q_a\(25) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\mem_i|altsyncram_component|auto_generated|q_a\(26) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\mem_i|altsyncram_component|auto_generated|q_a\(27) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\mem_i|altsyncram_component|auto_generated|q_a\(28) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\mem_i|altsyncram_component|auto_generated|q_a\(29) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\mem_i|altsyncram_component|auto_generated|q_a\(30) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\mem_i|altsyncram_component|auto_generated|q_a\(31) <= \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (PC(9) & PC(8) & PC(7) & PC(6) & PC(5) & PC(4) & PC(3) & PC(2));

\mem_i|altsyncram_component|auto_generated|q_a\(7) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\mem_i|altsyncram_component|auto_generated|q_a\(8) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);
\mem_i|altsyncram_component|auto_generated|q_a\(9) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(2);
\mem_i|altsyncram_component|auto_generated|q_a\(10) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(3);
\mem_i|altsyncram_component|auto_generated|q_a\(11) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(4);
\mem_i|altsyncram_component|auto_generated|q_a\(15) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(5);
\mem_i|altsyncram_component|auto_generated|q_a\(16) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(6);
\mem_i|altsyncram_component|auto_generated|q_a\(17) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(7);
\mem_i|altsyncram_component|auto_generated|q_a\(18) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(8);
\mem_i|altsyncram_component|auto_generated|q_a\(19) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(9);
\mem_i|altsyncram_component|auto_generated|q_a\(20) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(10);
\mem_i|altsyncram_component|auto_generated|q_a\(21) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(11);
\mem_i|altsyncram_component|auto_generated|q_a\(22) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(12);
\mem_i|altsyncram_component|auto_generated|q_a\(23) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(13);
\mem_i|altsyncram_component|auto_generated|q_a\(24) <= \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(14);

\mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\breg|Mux41~19_combout\ & \breg|Mux42~19_combout\ & \breg|Mux43~19_combout\ & \breg|Mux44~19_combout\ & \breg|Mux45~19_combout\ & \breg|Mux46~19_combout\ & 
\breg|Mux47~19_combout\ & \breg|Mux48~19_combout\ & \breg|Mux49~19_combout\ & \breg|Mux50~19_combout\ & \breg|Mux51~19_combout\ & \breg|Mux52~19_combout\ & \breg|Mux53~19_combout\ & \breg|Mux54~25_combout\ & \breg|Mux59~19_combout\ & 
\breg|Mux60~25_combout\ & \breg|Mux61~19_combout\ & \breg|Mux62~25_combout\);

\mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\ula|Selector22~6_combout\ & \ula|Selector23~9_combout\ & \ula|Selector24~9_combout\ & \ula|Selector25~10_combout\ & \ula|Selector26~8_combout\ & \ula|Selector27~8_combout\ & 
\ula|Selector28~9_combout\ & \ula|Selector29~11_combout\);

\mem_d|altsyncram_component|auto_generated|q_a\(1) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\mem_d|altsyncram_component|auto_generated|q_a\(2) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);
\mem_d|altsyncram_component|auto_generated|q_a\(3) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(2);
\mem_d|altsyncram_component|auto_generated|q_a\(4) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(3);
\mem_d|altsyncram_component|auto_generated|q_a\(9) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(4);
\mem_d|altsyncram_component|auto_generated|q_a\(10) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(5);
\mem_d|altsyncram_component|auto_generated|q_a\(11) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(6);
\mem_d|altsyncram_component|auto_generated|q_a\(12) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(7);
\mem_d|altsyncram_component|auto_generated|q_a\(13) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(8);
\mem_d|altsyncram_component|auto_generated|q_a\(14) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(9);
\mem_d|altsyncram_component|auto_generated|q_a\(15) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(10);
\mem_d|altsyncram_component|auto_generated|q_a\(16) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(11);
\mem_d|altsyncram_component|auto_generated|q_a\(17) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(12);
\mem_d|altsyncram_component|auto_generated|q_a\(18) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(13);
\mem_d|altsyncram_component|auto_generated|q_a\(19) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(14);
\mem_d|altsyncram_component|auto_generated|q_a\(20) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(15);
\mem_d|altsyncram_component|auto_generated|q_a\(21) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(16);
\mem_d|altsyncram_component|auto_generated|q_a\(22) <= \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(17);

\mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\breg|Mux32~19_combout\ & \breg|Mux33~19_combout\ & \breg|Mux34~19_combout\ & \breg|Mux35~19_combout\ & \breg|Mux36~19_combout\ & \breg|Mux37~19_combout\ & 
\breg|Mux38~19_combout\ & \breg|Mux39~19_combout\ & \breg|Mux40~19_combout\ & \breg|Mux55~19_combout\ & \breg|Mux56~25_combout\ & \breg|Mux57~19_combout\ & \breg|Mux58~30_combout\ & \breg|Mux63~19_combout\);

\mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ula|Selector22~6_combout\ & \ula|Selector23~9_combout\ & \ula|Selector24~9_combout\ & \ula|Selector25~10_combout\ & \ula|Selector26~8_combout\ & \ula|Selector27~8_combout\ & 
\ula|Selector28~9_combout\ & \ula|Selector29~11_combout\);

\mem_d|altsyncram_component|auto_generated|q_a\(0) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\mem_d|altsyncram_component|auto_generated|q_a\(5) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\mem_d|altsyncram_component|auto_generated|q_a\(6) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\mem_d|altsyncram_component|auto_generated|q_a\(7) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\mem_d|altsyncram_component|auto_generated|q_a\(8) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\mem_d|altsyncram_component|auto_generated|q_a\(23) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\mem_d|altsyncram_component|auto_generated|q_a\(24) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\mem_d|altsyncram_component|auto_generated|q_a\(25) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\mem_d|altsyncram_component|auto_generated|q_a\(26) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\mem_d|altsyncram_component|auto_generated|q_a\(27) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\mem_d|altsyncram_component|auto_generated|q_a\(28) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\mem_d|altsyncram_component|auto_generated|q_a\(29) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\mem_d|altsyncram_component|auto_generated|q_a\(30) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\mem_d|altsyncram_component|auto_generated|q_a\(31) <= \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\clock~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock~combout\);

\ula_cnt|Mux15~2clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \ula_cnt|Mux15~2_combout\);
\ALT_INV_clock~clkctrl_outclk\ <= NOT \clock~clkctrl_outclk\;

-- Location: LCCOMB_X60_Y34_N2
\ula|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~2_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux30~19_combout\ & (\ula|Add0~1\ & VCC)) # (!\breg|Mux30~19_combout\ & (!\ula|Add0~1\)))) # (!\ulaB[1]~3_combout\ & ((\breg|Mux30~19_combout\ & (!\ula|Add0~1\)) # (!\breg|Mux30~19_combout\ & 
-- ((\ula|Add0~1\) # (GND)))))
-- \ula|Add0~3\ = CARRY((\ulaB[1]~3_combout\ & (!\breg|Mux30~19_combout\ & !\ula|Add0~1\)) # (!\ulaB[1]~3_combout\ & ((!\ula|Add0~1\) # (!\breg|Mux30~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datab => \breg|Mux30~19_combout\,
	datad => VCC,
	cin => \ula|Add0~1\,
	combout => \ula|Add0~2_combout\,
	cout => \ula|Add0~3\);

-- Location: LCCOMB_X59_Y34_N6
\ula|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~6_combout\ = (\breg|Mux28~19_combout\ & ((\ulaB[3]~5_combout\ & (!\ula|Add1~5\)) # (!\ulaB[3]~5_combout\ & (\ula|Add1~5\ & VCC)))) # (!\breg|Mux28~19_combout\ & ((\ulaB[3]~5_combout\ & ((\ula|Add1~5\) # (GND))) # (!\ulaB[3]~5_combout\ & 
-- (!\ula|Add1~5\))))
-- \ula|Add1~7\ = CARRY((\breg|Mux28~19_combout\ & (\ulaB[3]~5_combout\ & !\ula|Add1~5\)) # (!\breg|Mux28~19_combout\ & ((\ulaB[3]~5_combout\) # (!\ula|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux28~19_combout\,
	datab => \ulaB[3]~5_combout\,
	datad => VCC,
	cin => \ula|Add1~5\,
	combout => \ula|Add1~6_combout\,
	cout => \ula|Add1~7\);

-- Location: LCCOMB_X60_Y34_N6
\ula|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~6_combout\ = (\ulaB[3]~5_combout\ & ((\breg|Mux28~19_combout\ & (\ula|Add0~5\ & VCC)) # (!\breg|Mux28~19_combout\ & (!\ula|Add0~5\)))) # (!\ulaB[3]~5_combout\ & ((\breg|Mux28~19_combout\ & (!\ula|Add0~5\)) # (!\breg|Mux28~19_combout\ & 
-- ((\ula|Add0~5\) # (GND)))))
-- \ula|Add0~7\ = CARRY((\ulaB[3]~5_combout\ & (!\breg|Mux28~19_combout\ & !\ula|Add0~5\)) # (!\ulaB[3]~5_combout\ & ((!\ula|Add0~5\) # (!\breg|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \breg|Mux28~19_combout\,
	datad => VCC,
	cin => \ula|Add0~5\,
	combout => \ula|Add0~6_combout\,
	cout => \ula|Add0~7\);

-- Location: LCCOMB_X49_Y38_N10
\pcBranch[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[5]~10_combout\ = (PC(5) & ((\gerador_imm|Selector25~2_combout\ & (\pcBranch[4]~9\ & VCC)) # (!\gerador_imm|Selector25~2_combout\ & (!\pcBranch[4]~9\)))) # (!PC(5) & ((\gerador_imm|Selector25~2_combout\ & (!\pcBranch[4]~9\)) # 
-- (!\gerador_imm|Selector25~2_combout\ & ((\pcBranch[4]~9\) # (GND)))))
-- \pcBranch[5]~11\ = CARRY((PC(5) & (!\gerador_imm|Selector25~2_combout\ & !\pcBranch[4]~9\)) # (!PC(5) & ((!\pcBranch[4]~9\) # (!\gerador_imm|Selector25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(5),
	datab => \gerador_imm|Selector25~2_combout\,
	datad => VCC,
	cin => \pcBranch[4]~9\,
	combout => \pcBranch[5]~10_combout\,
	cout => \pcBranch[5]~11\);

-- Location: LCCOMB_X49_Y38_N12
\pcBranch[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[6]~12_combout\ = ((\gerador_imm|Selector24~0_combout\ $ (PC(6) $ (!\pcBranch[5]~11\)))) # (GND)
-- \pcBranch[6]~13\ = CARRY((\gerador_imm|Selector24~0_combout\ & ((PC(6)) # (!\pcBranch[5]~11\))) # (!\gerador_imm|Selector24~0_combout\ & (PC(6) & !\pcBranch[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector24~0_combout\,
	datab => PC(6),
	datad => VCC,
	cin => \pcBranch[5]~11\,
	combout => \pcBranch[6]~12_combout\,
	cout => \pcBranch[6]~13\);

-- Location: LCCOMB_X49_Y37_N0
\pcBranch[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[16]~32_combout\ = ((PC(16) $ (\gerador_imm|Selector14~2_combout\ $ (!\pcBranch[15]~31\)))) # (GND)
-- \pcBranch[16]~33\ = CARRY((PC(16) & ((\gerador_imm|Selector14~2_combout\) # (!\pcBranch[15]~31\))) # (!PC(16) & (\gerador_imm|Selector14~2_combout\ & !\pcBranch[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(16),
	datab => \gerador_imm|Selector14~2_combout\,
	datad => VCC,
	cin => \pcBranch[15]~31\,
	combout => \pcBranch[16]~32_combout\,
	cout => \pcBranch[16]~33\);

-- Location: LCCOMB_X59_Y33_N2
\ula|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~34_combout\ = (\ulaB[17]~13_combout\ & ((\breg|Mux14~19_combout\ & (!\ula|Add1~33\)) # (!\breg|Mux14~19_combout\ & ((\ula|Add1~33\) # (GND))))) # (!\ulaB[17]~13_combout\ & ((\breg|Mux14~19_combout\ & (\ula|Add1~33\ & VCC)) # 
-- (!\breg|Mux14~19_combout\ & (!\ula|Add1~33\))))
-- \ula|Add1~35\ = CARRY((\ulaB[17]~13_combout\ & ((!\ula|Add1~33\) # (!\breg|Mux14~19_combout\))) # (!\ulaB[17]~13_combout\ & (!\breg|Mux14~19_combout\ & !\ula|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[17]~13_combout\,
	datab => \breg|Mux14~19_combout\,
	datad => VCC,
	cin => \ula|Add1~33\,
	combout => \ula|Add1~34_combout\,
	cout => \ula|Add1~35\);

-- Location: LCCOMB_X60_Y33_N2
\ula|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~34_combout\ = (\ulaB[17]~13_combout\ & ((\breg|Mux14~19_combout\ & (\ula|Add0~33\ & VCC)) # (!\breg|Mux14~19_combout\ & (!\ula|Add0~33\)))) # (!\ulaB[17]~13_combout\ & ((\breg|Mux14~19_combout\ & (!\ula|Add0~33\)) # (!\breg|Mux14~19_combout\ & 
-- ((\ula|Add0~33\) # (GND)))))
-- \ula|Add0~35\ = CARRY((\ulaB[17]~13_combout\ & (!\breg|Mux14~19_combout\ & !\ula|Add0~33\)) # (!\ulaB[17]~13_combout\ & ((!\ula|Add0~33\) # (!\breg|Mux14~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[17]~13_combout\,
	datab => \breg|Mux14~19_combout\,
	datad => VCC,
	cin => \ula|Add0~33\,
	combout => \ula|Add0~34_combout\,
	cout => \ula|Add0~35\);

-- Location: LCCOMB_X49_Y37_N2
\pcBranch[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[17]~34_combout\ = (\gerador_imm|Selector13~2_combout\ & ((PC(17) & (\pcBranch[16]~33\ & VCC)) # (!PC(17) & (!\pcBranch[16]~33\)))) # (!\gerador_imm|Selector13~2_combout\ & ((PC(17) & (!\pcBranch[16]~33\)) # (!PC(17) & ((\pcBranch[16]~33\) # 
-- (GND)))))
-- \pcBranch[17]~35\ = CARRY((\gerador_imm|Selector13~2_combout\ & (!PC(17) & !\pcBranch[16]~33\)) # (!\gerador_imm|Selector13~2_combout\ & ((!\pcBranch[16]~33\) # (!PC(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector13~2_combout\,
	datab => PC(17),
	datad => VCC,
	cin => \pcBranch[16]~33\,
	combout => \pcBranch[17]~34_combout\,
	cout => \pcBranch[17]~35\);

-- Location: LCCOMB_X59_Y33_N12
\ula|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~44_combout\ = ((\ulaB[22]~16_combout\ $ (\breg|Mux9~19_combout\ $ (\ula|Add1~43\)))) # (GND)
-- \ula|Add1~45\ = CARRY((\ulaB[22]~16_combout\ & (\breg|Mux9~19_combout\ & !\ula|Add1~43\)) # (!\ulaB[22]~16_combout\ & ((\breg|Mux9~19_combout\) # (!\ula|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[22]~16_combout\,
	datab => \breg|Mux9~19_combout\,
	datad => VCC,
	cin => \ula|Add1~43\,
	combout => \ula|Add1~44_combout\,
	cout => \ula|Add1~45\);

-- Location: LCCOMB_X59_Y33_N28
\ula|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~60_combout\ = ((\breg|Mux1~19_combout\ $ (\ulaB[30]~25_combout\ $ (\ula|Add1~59\)))) # (GND)
-- \ula|Add1~61\ = CARRY((\breg|Mux1~19_combout\ & ((!\ula|Add1~59\) # (!\ulaB[30]~25_combout\))) # (!\breg|Mux1~19_combout\ & (!\ulaB[30]~25_combout\ & !\ula|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux1~19_combout\,
	datab => \ulaB[30]~25_combout\,
	datad => VCC,
	cin => \ula|Add1~59\,
	combout => \ula|Add1~60_combout\,
	cout => \ula|Add1~61\);

-- Location: LCCOMB_X60_Y33_N28
\ula|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~60_combout\ = ((\breg|Mux1~19_combout\ $ (\ulaB[30]~25_combout\ $ (!\ula|Add0~59\)))) # (GND)
-- \ula|Add0~61\ = CARRY((\breg|Mux1~19_combout\ & ((\ulaB[30]~25_combout\) # (!\ula|Add0~59\))) # (!\breg|Mux1~19_combout\ & (\ulaB[30]~25_combout\ & !\ula|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux1~19_combout\,
	datab => \ulaB[30]~25_combout\,
	datad => VCC,
	cin => \ula|Add0~59\,
	combout => \ula|Add0~60_combout\,
	cout => \ula|Add0~61\);

-- Location: LCCOMB_X59_Y33_N30
\ula|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~62_combout\ = \breg|Mux0~19_combout\ $ (\ula|Add1~61\ $ (!\ulaB[31]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux0~19_combout\,
	datad => \ulaB[31]~29_combout\,
	cin => \ula|Add1~61\,
	combout => \ula|Add1~62_combout\);

-- Location: LCCOMB_X60_Y33_N30
\ula|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~62_combout\ = \breg|Mux0~19_combout\ $ (\ulaB[31]~29_combout\ $ (\ula|Add0~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux0~19_combout\,
	datab => \ulaB[31]~29_combout\,
	cin => \ula|Add0~61\,
	combout => \ula|Add0~62_combout\);

-- Location: LCCOMB_X53_Y40_N4
\pcOld[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[3]~2_combout\ = (pcAux(3) & (!\pcOld[2]~1\)) # (!pcAux(3) & ((\pcOld[2]~1\) # (GND)))
-- \pcOld[3]~3\ = CARRY((!\pcOld[2]~1\) # (!pcAux(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(3),
	datad => VCC,
	cin => \pcOld[2]~1\,
	combout => \pcOld[3]~2_combout\,
	cout => \pcOld[3]~3\);

-- Location: LCCOMB_X53_Y40_N6
\pcOld[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[4]~4_combout\ = (pcAux(4) & (\pcOld[3]~3\ $ (GND))) # (!pcAux(4) & (!\pcOld[3]~3\ & VCC))
-- \pcOld[4]~5\ = CARRY((pcAux(4) & !\pcOld[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => pcAux(4),
	datad => VCC,
	cin => \pcOld[3]~3\,
	combout => \pcOld[4]~4_combout\,
	cout => \pcOld[4]~5\);

-- Location: LCCOMB_X53_Y40_N10
\pcOld[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[6]~8_combout\ = (pcAux(6) & (\pcOld[5]~7\ $ (GND))) # (!pcAux(6) & (!\pcOld[5]~7\ & VCC))
-- \pcOld[6]~9\ = CARRY((pcAux(6) & !\pcOld[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => pcAux(6),
	datad => VCC,
	cin => \pcOld[5]~7\,
	combout => \pcOld[6]~8_combout\,
	cout => \pcOld[6]~9\);

-- Location: LCCOMB_X53_Y40_N16
\pcOld[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[9]~14_combout\ = (pcAux(9) & (!\pcOld[8]~13\)) # (!pcAux(9) & ((\pcOld[8]~13\) # (GND)))
-- \pcOld[9]~15\ = CARRY((!\pcOld[8]~13\) # (!pcAux(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => pcAux(9),
	datad => VCC,
	cin => \pcOld[8]~13\,
	combout => \pcOld[9]~14_combout\,
	cout => \pcOld[9]~15\);

-- Location: M4K_X55_Y37
\mem_d|altsyncram_component|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011A23",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEM_DATA.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \gerador_imm|Mux3~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem_d|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y40_N22
\pcOld[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[12]~20_combout\ = (pcAux(12) & (\pcOld[11]~19\ $ (GND))) # (!pcAux(12) & (!\pcOld[11]~19\ & VCC))
-- \pcOld[12]~21\ = CARRY((pcAux(12) & !\pcOld[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(12),
	datad => VCC,
	cin => \pcOld[11]~19\,
	combout => \pcOld[12]~20_combout\,
	cout => \pcOld[12]~21\);

-- Location: LCCOMB_X53_Y40_N26
\pcOld[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[14]~24_combout\ = (pcAux(14) & (\pcOld[13]~23\ $ (GND))) # (!pcAux(14) & (!\pcOld[13]~23\ & VCC))
-- \pcOld[14]~25\ = CARRY((pcAux(14) & !\pcOld[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(14),
	datad => VCC,
	cin => \pcOld[13]~23\,
	combout => \pcOld[14]~24_combout\,
	cout => \pcOld[14]~25\);

-- Location: LCCOMB_X53_Y40_N28
\pcOld[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[15]~26_combout\ = (pcAux(15) & (!\pcOld[14]~25\)) # (!pcAux(15) & ((\pcOld[14]~25\) # (GND)))
-- \pcOld[15]~27\ = CARRY((!\pcOld[14]~25\) # (!pcAux(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(15),
	datad => VCC,
	cin => \pcOld[14]~25\,
	combout => \pcOld[15]~26_combout\,
	cout => \pcOld[15]~27\);

-- Location: LCCOMB_X53_Y40_N30
\pcOld[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[16]~28_combout\ = (pcAux(16) & (\pcOld[15]~27\ $ (GND))) # (!pcAux(16) & (!\pcOld[15]~27\ & VCC))
-- \pcOld[16]~29\ = CARRY((pcAux(16) & !\pcOld[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(16),
	datad => VCC,
	cin => \pcOld[15]~27\,
	combout => \pcOld[16]~28_combout\,
	cout => \pcOld[16]~29\);

-- Location: LCCOMB_X53_Y39_N0
\pcOld[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[17]~30_combout\ = (pcAux(17) & (!\pcOld[16]~29\)) # (!pcAux(17) & ((\pcOld[16]~29\) # (GND)))
-- \pcOld[17]~31\ = CARRY((!\pcOld[16]~29\) # (!pcAux(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(17),
	datad => VCC,
	cin => \pcOld[16]~29\,
	combout => \pcOld[17]~30_combout\,
	cout => \pcOld[17]~31\);

-- Location: LCCOMB_X53_Y39_N2
\pcOld[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[18]~32_combout\ = (pcAux(18) & (\pcOld[17]~31\ $ (GND))) # (!pcAux(18) & (!\pcOld[17]~31\ & VCC))
-- \pcOld[18]~33\ = CARRY((pcAux(18) & !\pcOld[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(18),
	datad => VCC,
	cin => \pcOld[17]~31\,
	combout => \pcOld[18]~32_combout\,
	cout => \pcOld[18]~33\);

-- Location: LCCOMB_X53_Y39_N4
\pcOld[19]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[19]~34_combout\ = (pcAux(19) & (!\pcOld[18]~33\)) # (!pcAux(19) & ((\pcOld[18]~33\) # (GND)))
-- \pcOld[19]~35\ = CARRY((!\pcOld[18]~33\) # (!pcAux(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(19),
	datad => VCC,
	cin => \pcOld[18]~33\,
	combout => \pcOld[19]~34_combout\,
	cout => \pcOld[19]~35\);

-- Location: LCCOMB_X53_Y39_N6
\pcOld[20]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[20]~36_combout\ = (pcAux(20) & (\pcOld[19]~35\ $ (GND))) # (!pcAux(20) & (!\pcOld[19]~35\ & VCC))
-- \pcOld[20]~37\ = CARRY((pcAux(20) & !\pcOld[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => pcAux(20),
	datad => VCC,
	cin => \pcOld[19]~35\,
	combout => \pcOld[20]~36_combout\,
	cout => \pcOld[20]~37\);

-- Location: LCCOMB_X53_Y39_N8
\pcOld[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[21]~38_combout\ = (pcAux(21) & (!\pcOld[20]~37\)) # (!pcAux(21) & ((\pcOld[20]~37\) # (GND)))
-- \pcOld[21]~39\ = CARRY((!\pcOld[20]~37\) # (!pcAux(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(21),
	datad => VCC,
	cin => \pcOld[20]~37\,
	combout => \pcOld[21]~38_combout\,
	cout => \pcOld[21]~39\);

-- Location: LCCOMB_X53_Y39_N12
\pcOld[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[23]~42_combout\ = (pcAux(23) & (!\pcOld[22]~41\)) # (!pcAux(23) & ((\pcOld[22]~41\) # (GND)))
-- \pcOld[23]~43\ = CARRY((!\pcOld[22]~41\) # (!pcAux(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => pcAux(23),
	datad => VCC,
	cin => \pcOld[22]~41\,
	combout => \pcOld[23]~42_combout\,
	cout => \pcOld[23]~43\);

-- Location: LCCOMB_X53_Y39_N14
\pcOld[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[24]~44_combout\ = (pcAux(24) & (\pcOld[23]~43\ $ (GND))) # (!pcAux(24) & (!\pcOld[23]~43\ & VCC))
-- \pcOld[24]~45\ = CARRY((pcAux(24) & !\pcOld[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(24),
	datad => VCC,
	cin => \pcOld[23]~43\,
	combout => \pcOld[24]~44_combout\,
	cout => \pcOld[24]~45\);

-- Location: LCCOMB_X53_Y39_N18
\pcOld[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[26]~48_combout\ = (pcAux(26) & (\pcOld[25]~47\ $ (GND))) # (!pcAux(26) & (!\pcOld[25]~47\ & VCC))
-- \pcOld[26]~49\ = CARRY((pcAux(26) & !\pcOld[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(26),
	datad => VCC,
	cin => \pcOld[25]~47\,
	combout => \pcOld[26]~48_combout\,
	cout => \pcOld[26]~49\);

-- Location: LCCOMB_X53_Y39_N24
\pcOld[29]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[29]~54_combout\ = (pcAux(29) & (!\pcOld[28]~53\)) # (!pcAux(29) & ((\pcOld[28]~53\) # (GND)))
-- \pcOld[29]~55\ = CARRY((!\pcOld[28]~53\) # (!pcAux(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => pcAux(29),
	datad => VCC,
	cin => \pcOld[28]~53\,
	combout => \pcOld[29]~54_combout\,
	cout => \pcOld[29]~55\);

-- Location: M4K_X55_Y38
\mem_d|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000057",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEM_DATA.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \gerador_imm|Mux3~0_combout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem_d|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y32_N24
\contr|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux0~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(0) & (\mem_i|altsyncram_component|auto_generated|q_a\(1) & ((\mem_i|altsyncram_component|auto_generated|q_a\(2)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	combout => \contr|Mux0~0_combout\);

-- Location: LCCOMB_X54_Y32_N30
\branchCond[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \branchCond[0]~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & (\mem_i|altsyncram_component|auto_generated|q_a\(6) & (\contr|Mux0~0_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datac => \contr|Mux0~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	combout => \branchCond[0]~0_combout\);

-- Location: LCFF_X51_Y28_N27
\breg|XREGS[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][9]~regout\);

-- Location: LCFF_X50_Y28_N29
\breg|XREGS[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][9]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][9]~regout\);

-- Location: LCFF_X51_Y32_N15
\breg|XREGS[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][9]~regout\);

-- Location: LCFF_X51_Y34_N25
\breg|XREGS[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][9]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][9]~regout\);

-- Location: LCFF_X60_Y32_N13
\breg|XREGS[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][9]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][9]~regout\);

-- Location: LCFF_X58_Y32_N5
\breg|XREGS[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][9]~regout\);

-- Location: LCFF_X53_Y30_N17
\breg|XREGS[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][9]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][9]~regout\);

-- Location: LCCOMB_X62_Y32_N12
\breg|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[24][9]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[16][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][9]~regout\,
	datab => \breg|XREGS[16][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux22~4_combout\);

-- Location: LCFF_X53_Y30_N31
\breg|XREGS[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][9]~feeder_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][9]~regout\);

-- Location: LCCOMB_X62_Y32_N10
\breg|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux22~4_combout\ & ((\breg|XREGS[28][9]~regout\))) # (!\breg|Mux22~4_combout\ & (\breg|XREGS[20][9]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][9]~regout\,
	datab => \breg|XREGS[28][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux22~4_combout\,
	combout => \breg|Mux22~5_combout\);

-- Location: LCFF_X58_Y26_N13
\breg|XREGS[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][9]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][9]~regout\);

-- Location: LCFF_X52_Y26_N19
\breg|XREGS[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][9]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][9]~regout\);

-- Location: LCFF_X51_Y34_N15
\breg|XREGS[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][9]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][9]~regout\);

-- Location: LCFF_X59_Y38_N17
\breg|XREGS[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux22~1_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][9]~regout\);

-- Location: LCFF_X53_Y34_N7
\breg|XREGS[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][10]~regout\);

-- Location: LCFF_X52_Y28_N25
\breg|XREGS[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][10]~regout\);

-- Location: LCFF_X54_Y29_N31
\breg|XREGS[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][10]~regout\);

-- Location: LCCOMB_X53_Y26_N24
\breg|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[9][10]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][10]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][10]~regout\,
	datab => \breg|XREGS[9][10]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux21~0_combout\);

-- Location: LCFF_X57_Y25_N13
\breg|XREGS[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][10]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][10]~regout\);

-- Location: LCCOMB_X53_Y26_N6
\breg|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~1_combout\ = (\breg|Mux21~0_combout\ & (((\breg|XREGS[11][10]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux21~0_combout\ & (\breg|XREGS[10][10]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][10]~regout\,
	datab => \breg|XREGS[11][10]~regout\,
	datac => \breg|Mux21~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux21~1_combout\);

-- Location: LCFF_X50_Y33_N15
\breg|XREGS[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][10]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][10]~regout\);

-- Location: LCFF_X52_Y30_N17
\breg|XREGS[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][10]~regout\);

-- Location: LCFF_X54_Y29_N29
\breg|XREGS[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][10]~regout\);

-- Location: LCCOMB_X54_Y29_N30
\breg|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[10][10]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[8][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[10][10]~regout\,
	datac => \breg|XREGS[8][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux53~0_combout\);

-- Location: LCCOMB_X54_Y29_N10
\breg|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~1_combout\ = (\breg|Mux53~0_combout\ & ((\breg|XREGS[11][10]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux53~0_combout\ & (((\breg|XREGS[9][10]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][10]~regout\,
	datab => \breg|Mux53~0_combout\,
	datac => \breg|XREGS[9][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux53~1_combout\);

-- Location: LCCOMB_X51_Y32_N28
\breg|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][9]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[25][9]~regout\,
	datac => \breg|XREGS[17][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux54~4_combout\);

-- Location: LCCOMB_X51_Y32_N2
\breg|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux54~4_combout\ & (\breg|XREGS[29][9]~regout\)) # (!\breg|Mux54~4_combout\ & ((\breg|XREGS[21][9]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][9]~regout\,
	datad => \breg|Mux54~4_combout\,
	combout => \breg|Mux54~5_combout\);

-- Location: LCCOMB_X51_Y28_N26
\breg|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][9]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[22][9]~regout\,
	datac => \breg|XREGS[18][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux54~6_combout\);

-- Location: LCCOMB_X51_Y28_N4
\breg|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~7_combout\ = (\breg|Mux54~6_combout\ & (((\breg|XREGS[30][9]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux54~6_combout\ & (\breg|XREGS[26][9]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][9]~regout\,
	datab => \breg|Mux54~6_combout\,
	datac => \breg|XREGS[30][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux54~7_combout\);

-- Location: LCCOMB_X53_Y30_N8
\breg|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][9]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][9]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux54~8_combout\);

-- Location: LCCOMB_X53_Y30_N26
\breg|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~9_combout\ = (\breg|Mux54~8_combout\ & (((\breg|XREGS[28][9]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux54~8_combout\ & (\breg|XREGS[20][9]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][9]~regout\,
	datab => \breg|XREGS[28][9]~regout\,
	datac => \breg|Mux54~8_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux54~9_combout\);

-- Location: LCCOMB_X53_Y30_N12
\breg|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|Mux54~7_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|Mux54~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Mux54~9_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux54~7_combout\,
	combout => \breg|Mux54~10_combout\);

-- Location: LCCOMB_X52_Y26_N8
\breg|Mux54~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][9]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][9]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux54~11_combout\);

-- Location: LCCOMB_X52_Y26_N20
\breg|Mux54~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~12_combout\ = (\breg|Mux54~11_combout\ & (((\breg|XREGS[31][9]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux54~11_combout\ & (\breg|XREGS[27][9]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][9]~regout\,
	datab => \breg|XREGS[31][9]~regout\,
	datac => \breg|Mux54~11_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux54~12_combout\);

-- Location: LCCOMB_X53_Y30_N6
\breg|Mux54~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~13_combout\ = (\breg|Mux54~10_combout\ & (((\breg|Mux54~12_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20)))) # (!\breg|Mux54~10_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux54~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux54~10_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux54~12_combout\,
	datad => \breg|Mux54~5_combout\,
	combout => \breg|Mux54~13_combout\);

-- Location: LCCOMB_X52_Y33_N22
\breg|Mux54~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~21_combout\ = (\breg|Mux58~4_combout\) # ((\breg|Mux54~14_combout\ & ((\breg|XREGS[3][9]~regout\) # (!\breg|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[3][9]~regout\,
	datac => \breg|Mux54~14_combout\,
	datad => \breg|Mux58~4_combout\,
	combout => \breg|Mux54~21_combout\);

-- Location: LCCOMB_X60_Y35_N2
\ula|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~0_combout\ = (\ulaB[10]~0_combout\ & (\breg|Mux21~19_combout\ & (\breg|Mux22~19_combout\ $ (!\ulaB[9]~1_combout\)))) # (!\ulaB[10]~0_combout\ & (!\breg|Mux21~19_combout\ & (\breg|Mux22~19_combout\ $ (!\ulaB[9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[10]~0_combout\,
	datab => \breg|Mux21~19_combout\,
	datac => \breg|Mux22~19_combout\,
	datad => \ulaB[9]~1_combout\,
	combout => \ula|Equal1~0_combout\);

-- Location: LCFF_X49_Y32_N17
\breg|XREGS[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][2]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][2]~regout\);

-- Location: LCFF_X49_Y27_N25
\breg|XREGS[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][2]~regout\);

-- Location: LCFF_X53_Y27_N9
\breg|XREGS[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][2]~feeder_combout\,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][2]~regout\);

-- Location: LCCOMB_X49_Y32_N18
\breg|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # (\breg|XREGS[10][2]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][2]~regout\ 
-- & (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[8][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[10][2]~regout\,
	combout => \breg|Mux61~0_combout\);

-- Location: LCFF_X49_Y30_N5
\breg|XREGS[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][2]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][2]~regout\);

-- Location: LCCOMB_X49_Y32_N24
\breg|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux61~0_combout\ & (\breg|XREGS[11][2]~regout\)) # (!\breg|Mux61~0_combout\ & ((\breg|XREGS[9][2]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[11][2]~regout\,
	datac => \breg|XREGS[9][2]~regout\,
	datad => \breg|Mux61~0_combout\,
	combout => \breg|Mux61~1_combout\);

-- Location: LCFF_X50_Y31_N25
\breg|XREGS[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][2]~regout\);

-- Location: LCFF_X61_Y30_N11
\breg|XREGS[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][2]~regout\);

-- Location: LCFF_X53_Y27_N11
\breg|XREGS[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][2]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][2]~regout\);

-- Location: LCFF_X49_Y29_N1
\breg|XREGS[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][2]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][2]~regout\);

-- Location: LCFF_X58_Y30_N17
\breg|XREGS[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][1]~regout\);

-- Location: LCFF_X52_Y30_N3
\breg|XREGS[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][1]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][1]~regout\);

-- Location: LCFF_X52_Y27_N11
\breg|XREGS[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][1]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][1]~regout\);

-- Location: LCCOMB_X52_Y32_N10
\breg|Mux62~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~21_combout\ = (\breg|Mux58~4_combout\) # ((\breg|Mux62~14_combout\ & ((\breg|XREGS[3][1]~regout\) # (!\breg|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[3][1]~regout\,
	datac => \breg|Mux58~4_combout\,
	datad => \breg|Mux62~14_combout\,
	combout => \breg|Mux62~21_combout\);

-- Location: LCFF_X48_Y29_N5
\breg|XREGS[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][1]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][1]~regout\);

-- Location: LCFF_X48_Y29_N11
\breg|XREGS[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][1]~feeder_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][1]~regout\);

-- Location: LCFF_X59_Y28_N19
\breg|XREGS[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][1]~regout\);

-- Location: LCCOMB_X59_Y28_N18
\breg|Mux62~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~23_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[14][1]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[12][1]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[14][1]~regout\,
	datac => \breg|XREGS[12][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux62~23_combout\);

-- Location: LCFF_X59_Y28_N21
\breg|XREGS[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][1]~regout\);

-- Location: LCCOMB_X59_Y28_N20
\breg|Mux62~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~24_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux62~23_combout\ & ((\breg|XREGS[15][1]~regout\))) # (!\breg|Mux62~23_combout\ & (\breg|XREGS[13][1]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux62~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[15][1]~regout\,
	datad => \breg|Mux62~23_combout\,
	combout => \breg|Mux62~24_combout\);

-- Location: LCCOMB_X58_Y30_N16
\breg|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][1]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[25][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux30~2_combout\);

-- Location: LCCOMB_X51_Y34_N12
\breg|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux30~2_combout\ & ((\breg|XREGS[29][1]~regout\))) # (!\breg|Mux30~2_combout\ & (\breg|XREGS[21][1]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][1]~regout\,
	datab => \breg|XREGS[29][1]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux30~2_combout\,
	combout => \breg|Mux30~3_combout\);

-- Location: LCCOMB_X61_Y30_N20
\breg|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][1]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][1]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[24][1]~regout\,
	datac => \breg|XREGS[16][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux30~4_combout\);

-- Location: LCCOMB_X61_Y30_N14
\breg|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~5_combout\ = (\breg|Mux30~4_combout\ & ((\breg|XREGS[28][1]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|Mux30~4_combout\ & (((\breg|XREGS[20][1]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][1]~regout\,
	datab => \breg|XREGS[20][1]~regout\,
	datac => \breg|Mux30~4_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux30~5_combout\);

-- Location: LCCOMB_X51_Y34_N10
\breg|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux30~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(16) & \breg|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux30~3_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux30~5_combout\,
	combout => \breg|Mux30~6_combout\);

-- Location: LCCOMB_X51_Y27_N16
\breg|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[10][1]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[8][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][1]~regout\,
	datab => \breg|XREGS[8][1]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux30~10_combout\);

-- Location: LCCOMB_X51_Y27_N26
\breg|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~11_combout\ = (\breg|Mux30~10_combout\ & (((\breg|XREGS[11][1]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|Mux30~10_combout\ & (\breg|XREGS[9][1]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][1]~regout\,
	datab => \breg|XREGS[11][1]~regout\,
	datac => \breg|Mux30~10_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux30~11_combout\);

-- Location: LCCOMB_X49_Y28_N4
\breg|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[13][1]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[12][1]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[13][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux30~17_combout\);

-- Location: LCCOMB_X49_Y28_N22
\breg|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~18_combout\ = (\breg|Mux30~17_combout\ & ((\breg|XREGS[15][1]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux30~17_combout\ & (((\breg|XREGS[14][1]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][1]~regout\,
	datab => \breg|XREGS[14][1]~regout\,
	datac => \breg|Mux30~17_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux30~18_combout\);

-- Location: LCCOMB_X48_Y34_N0
\breg|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[9][2]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[8][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][2]~regout\,
	datab => \breg|XREGS[8][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux29~0_combout\);

-- Location: LCCOMB_X48_Y34_N2
\breg|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux29~0_combout\ & (\breg|XREGS[11][2]~regout\)) # (!\breg|Mux29~0_combout\ & ((\breg|XREGS[10][2]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][2]~regout\,
	datab => \breg|XREGS[10][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux29~0_combout\,
	combout => \breg|Mux29~1_combout\);

-- Location: LCCOMB_X50_Y31_N14
\breg|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][2]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][2]~regout\,
	datab => \breg|XREGS[17][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux29~2_combout\);

-- Location: LCCOMB_X51_Y31_N20
\breg|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux29~2_combout\ & (\breg|XREGS[29][2]~regout\)) # (!\breg|Mux29~2_combout\ & ((\breg|XREGS[21][2]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[29][2]~regout\,
	datac => \breg|XREGS[21][2]~regout\,
	datad => \breg|Mux29~2_combout\,
	combout => \breg|Mux29~3_combout\);

-- Location: LCCOMB_X51_Y34_N20
\ula|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~1_combout\ = (\breg|Mux29~19_combout\ & (\ulaB[2]~2_combout\ & (\breg|Mux30~19_combout\ $ (!\ulaB[1]~3_combout\)))) # (!\breg|Mux29~19_combout\ & (!\ulaB[2]~2_combout\ & (\breg|Mux30~19_combout\ $ (!\ulaB[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux29~19_combout\,
	datab => \breg|Mux30~19_combout\,
	datac => \ulaB[2]~2_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|Equal1~1_combout\);

-- Location: LCFF_X49_Y32_N13
\breg|XREGS[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][4]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][4]~regout\);

-- Location: LCFF_X50_Y28_N21
\breg|XREGS[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][4]~regout\);

-- Location: LCCOMB_X50_Y28_N20
\breg|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][4]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[18][4]~regout\,
	datac => \breg|XREGS[22][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux59~2_combout\);

-- Location: LCFF_X58_Y30_N13
\breg|XREGS[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][4]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][4]~regout\);

-- Location: LCFF_X62_Y31_N25
\breg|XREGS[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][4]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][4]~regout\);

-- Location: LCFF_X54_Y31_N11
\breg|XREGS[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][4]~feeder_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][4]~regout\);

-- Location: LCFF_X50_Y33_N19
\breg|XREGS[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][4]~regout\);

-- Location: LCFF_X50_Y32_N11
\breg|XREGS[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][4]~regout\);

-- Location: LCFF_X50_Y32_N21
\breg|XREGS[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][4]~regout\);

-- Location: LCFF_X50_Y30_N13
\breg|XREGS[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][4]~regout\);

-- Location: LCFF_X47_Y30_N21
\breg|XREGS[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][4]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][4]~regout\);

-- Location: LCCOMB_X50_Y30_N22
\breg|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][4]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[5][4]~regout\,
	datac => \breg|XREGS[4][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux59~12_combout\);

-- Location: LCCOMB_X50_Y30_N12
\breg|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux59~12_combout\ & (\breg|XREGS[7][4]~regout\)) # (!\breg|Mux59~12_combout\ & ((\breg|XREGS[6][4]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux59~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[7][4]~regout\,
	datac => \breg|XREGS[6][4]~regout\,
	datad => \breg|Mux59~12_combout\,
	combout => \breg|Mux59~13_combout\);

-- Location: LCCOMB_X50_Y32_N20
\breg|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux59~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][4]~regout\)))) # (!\breg|Mux58~7_combout\ & (\breg|Mux58~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|Mux58~8_combout\,
	datac => \breg|XREGS[1][4]~regout\,
	datad => \breg|Mux59~13_combout\,
	combout => \breg|Mux59~14_combout\);

-- Location: LCCOMB_X50_Y32_N30
\breg|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux59~14_combout\ & (\breg|XREGS[3][4]~regout\)) # (!\breg|Mux59~14_combout\ & ((\breg|XREGS[2][4]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][4]~regout\,
	datab => \breg|XREGS[2][4]~regout\,
	datac => \breg|Mux58~6_combout\,
	datad => \breg|Mux59~14_combout\,
	combout => \breg|Mux59~15_combout\);

-- Location: LCCOMB_X47_Y32_N16
\breg|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|XREGS[13][4]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[12][4]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][4]~regout\,
	datab => \breg|XREGS[13][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux59~17_combout\);

-- Location: LCCOMB_X47_Y32_N30
\breg|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~18_combout\ = (\breg|Mux59~17_combout\ & (((\breg|XREGS[15][4]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|Mux59~17_combout\ & (\breg|XREGS[14][4]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][4]~regout\,
	datab => \breg|XREGS[15][4]~regout\,
	datac => \breg|Mux59~17_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux59~18_combout\);

-- Location: LCFF_X62_Y34_N9
\breg|XREGS[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][3]~feeder_combout\,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][3]~regout\);

-- Location: LCCOMB_X54_Y30_N10
\breg|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][3]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][3]~regout\,
	datab => \breg|XREGS[17][3]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux60~4_combout\);

-- Location: LCFF_X52_Y35_N31
\breg|XREGS[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][3]~regout\);

-- Location: LCCOMB_X52_Y34_N6
\breg|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~5_combout\ = (\breg|Mux60~4_combout\ & ((\breg|XREGS[29][3]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux60~4_combout\ & (((\breg|XREGS[21][3]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][3]~regout\,
	datab => \breg|XREGS[21][3]~regout\,
	datac => \breg|Mux60~4_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux60~5_combout\);

-- Location: LCFF_X52_Y26_N13
\breg|XREGS[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][3]~regout\);

-- Location: LCCOMB_X52_Y26_N12
\breg|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][3]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[19][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux60~11_combout\);

-- Location: LCFF_X51_Y33_N25
\breg|XREGS[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][3]~regout\);

-- Location: LCFF_X51_Y33_N7
\breg|XREGS[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][3]~regout\);

-- Location: LCFF_X58_Y35_N21
\breg|XREGS[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux28~1_combout\,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][3]~regout\);

-- Location: LCCOMB_X52_Y33_N30
\breg|Mux60~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~21_combout\ = (\breg|Mux58~4_combout\) # ((\breg|Mux60~14_combout\ & ((\breg|XREGS[3][3]~regout\) # (!\breg|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][3]~regout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux58~6_combout\,
	datad => \breg|Mux60~14_combout\,
	combout => \breg|Mux60~21_combout\);

-- Location: LCFF_X48_Y32_N23
\breg|XREGS[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][3]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][3]~regout\);

-- Location: LCCOMB_X57_Y32_N24
\ula|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~2_combout\ = (\breg|Mux27~19_combout\ & (\ulaB[4]~4_combout\ & (\breg|Mux28~19_combout\ $ (!\ulaB[3]~5_combout\)))) # (!\breg|Mux27~19_combout\ & (!\ulaB[4]~4_combout\ & (\breg|Mux28~19_combout\ $ (!\ulaB[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux27~19_combout\,
	datab => \breg|Mux28~19_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ulaB[4]~4_combout\,
	combout => \ula|Equal1~2_combout\);

-- Location: LCFF_X52_Y27_N7
\breg|XREGS[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][12]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][12]~regout\);

-- Location: LCFF_X54_Y34_N31
\breg|XREGS[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][12]~regout\);

-- Location: LCCOMB_X54_Y34_N20
\breg|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[25][12]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[17][12]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[17][12]~regout\,
	datac => \breg|XREGS[25][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux19~2_combout\);

-- Location: LCFF_X50_Y34_N9
\breg|XREGS[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][12]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][12]~regout\);

-- Location: LCCOMB_X50_Y34_N26
\breg|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux19~2_combout\ & (\breg|XREGS[29][12]~regout\)) # (!\breg|Mux19~2_combout\ & ((\breg|XREGS[21][12]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][12]~regout\,
	datab => \breg|XREGS[21][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux19~2_combout\,
	combout => \breg|Mux19~3_combout\);

-- Location: LCFF_X62_Y30_N3
\breg|XREGS[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[22][12]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][12]~regout\);

-- Location: LCFF_X63_Y30_N11
\breg|XREGS[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][12]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][12]~regout\);

-- Location: LCFF_X53_Y26_N23
\breg|XREGS[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][12]~regout\);

-- Location: LCFF_X51_Y25_N13
\breg|XREGS[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][12]~regout\);

-- Location: LCFF_X60_Y33_N7
\breg|XREGS[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][12]~regout\);

-- Location: LCCOMB_X49_Y34_N28
\breg|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[14][12]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[12][12]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[12][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux19~17_combout\);

-- Location: LCCOMB_X49_Y34_N6
\breg|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux19~17_combout\ & ((\breg|XREGS[15][12]~regout\))) # (!\breg|Mux19~17_combout\ & (\breg|XREGS[13][12]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[15][12]~regout\,
	datad => \breg|Mux19~17_combout\,
	combout => \breg|Mux19~18_combout\);

-- Location: LCFF_X51_Y28_N7
\breg|XREGS[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][11]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][11]~regout\);

-- Location: LCFF_X51_Y28_N17
\breg|XREGS[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[18][11]~feeder_combout\,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][11]~regout\);

-- Location: LCCOMB_X59_Y26_N4
\breg|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][11]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[25][11]~regout\,
	datac => \breg|XREGS[17][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux20~2_combout\);

-- Location: LCFF_X49_Y34_N3
\breg|XREGS[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][11]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][11]~regout\);

-- Location: LCFF_X49_Y34_N1
\breg|XREGS[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][11]~feeder_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][11]~regout\);

-- Location: LCFF_X50_Y33_N7
\breg|XREGS[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][11]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][11]~regout\);

-- Location: LCCOMB_X58_Y26_N18
\breg|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[23][11]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[23][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux20~7_combout\);

-- Location: LCCOMB_X58_Y26_N4
\breg|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux20~7_combout\ & (\breg|XREGS[31][11]~regout\)) # (!\breg|Mux20~7_combout\ & ((\breg|XREGS[27][11]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][11]~regout\,
	datab => \breg|XREGS[27][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux20~7_combout\,
	combout => \breg|Mux20~8_combout\);

-- Location: LCFF_X60_Y27_N9
\breg|XREGS[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][11]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][11]~regout\);

-- Location: LCFF_X47_Y32_N9
\breg|XREGS[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][11]~regout\);

-- Location: LCFF_X48_Y31_N21
\breg|XREGS[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][11]~feeder_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][11]~regout\);

-- Location: LCCOMB_X50_Y34_N28
\breg|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][11]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][11]~regout\,
	datab => \breg|XREGS[8][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux52~10_combout\);

-- Location: LCCOMB_X50_Y34_N30
\breg|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux52~10_combout\ & (\breg|XREGS[11][11]~regout\)) # (!\breg|Mux52~10_combout\ & ((\breg|XREGS[10][11]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][11]~regout\,
	datab => \breg|XREGS[10][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux52~10_combout\,
	combout => \breg|Mux52~11_combout\);

-- Location: LCCOMB_X54_Y32_N12
\gerador_imm|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux6~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(4) & (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & (\mem_i|altsyncram_component|auto_generated|q_a\(1) & \mem_i|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	combout => \gerador_imm|Mux6~0_combout\);

-- Location: LCCOMB_X51_Y25_N12
\breg|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[23][12]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[19][12]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[23][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux51~9_combout\);

-- Location: LCCOMB_X51_Y26_N4
\breg|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~10_combout\ = (\breg|Mux51~9_combout\ & ((\breg|XREGS[31][12]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux51~9_combout\ & (((\breg|XREGS[27][12]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][12]~regout\,
	datab => \breg|XREGS[27][12]~regout\,
	datac => \breg|Mux51~9_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux51~10_combout\);

-- Location: LCCOMB_X57_Y32_N16
\ula|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~3_combout\ = (\breg|Mux20~19_combout\ & (\ulaB[11]~6_combout\ & (\breg|Mux19~19_combout\ $ (!\ulaB[12]~7_combout\)))) # (!\breg|Mux20~19_combout\ & (!\ulaB[11]~6_combout\ & (\breg|Mux19~19_combout\ $ (!\ulaB[12]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux20~19_combout\,
	datab => \breg|Mux19~19_combout\,
	datac => \ulaB[12]~7_combout\,
	datad => \ulaB[11]~6_combout\,
	combout => \ula|Equal1~3_combout\);

-- Location: LCFF_X61_Y35_N25
\breg|XREGS[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][13]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][13]~regout\);

-- Location: LCFF_X62_Y27_N25
\breg|XREGS[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[22][13]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][13]~regout\);

-- Location: LCFF_X61_Y27_N11
\breg|XREGS[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][13]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][13]~regout\);

-- Location: LCFF_X54_Y26_N11
\breg|XREGS[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][13]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][13]~regout\);

-- Location: LCFF_X58_Y26_N27
\breg|XREGS[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][13]~regout\);

-- Location: LCFF_X61_Y27_N25
\breg|XREGS[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][13]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][13]~regout\);

-- Location: LCFF_X59_Y25_N17
\breg|XREGS[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][13]~regout\);

-- Location: LCFF_X58_Y28_N1
\breg|XREGS[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][13]~regout\);

-- Location: LCFF_X48_Y29_N29
\breg|XREGS[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][13]~feeder_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][13]~regout\);

-- Location: LCFF_X48_Y29_N31
\breg|XREGS[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][13]~regout\);

-- Location: LCFF_X59_Y35_N31
\breg|XREGS[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][13]~regout\);

-- Location: LCCOMB_X48_Y29_N30
\breg|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[13][13]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[12][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[13][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux18~17_combout\);

-- Location: LCFF_X57_Y34_N5
\breg|XREGS[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][13]~regout\);

-- Location: LCCOMB_X48_Y29_N12
\breg|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux18~17_combout\ & ((\breg|XREGS[15][13]~regout\))) # (!\breg|Mux18~17_combout\ & (\breg|XREGS[14][13]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][13]~regout\,
	datab => \breg|XREGS[15][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux18~17_combout\,
	combout => \breg|Mux18~18_combout\);

-- Location: LCFF_X49_Y32_N31
\breg|XREGS[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][14]~regout\);

-- Location: LCFF_X49_Y31_N31
\breg|XREGS[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][14]~regout\);

-- Location: LCFF_X61_Y38_N9
\breg|XREGS[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][14]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][14]~regout\);

-- Location: LCFF_X50_Y27_N3
\breg|XREGS[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][14]~regout\);

-- Location: LCFF_X53_Y25_N5
\breg|XREGS[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][14]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][14]~regout\);

-- Location: LCFF_X47_Y28_N7
\breg|XREGS[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][14]~feeder_combout\,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][14]~regout\);

-- Location: LCFF_X60_Y33_N29
\breg|XREGS[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][14]~regout\);

-- Location: LCCOMB_X51_Y27_N14
\breg|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[10][14]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[8][14]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][14]~regout\,
	datab => \breg|XREGS[8][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux49~0_combout\);

-- Location: LCCOMB_X56_Y27_N24
\breg|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux49~0_combout\ & (\breg|XREGS[11][14]~regout\)) # (!\breg|Mux49~0_combout\ & ((\breg|XREGS[9][14]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[9][14]~regout\,
	datad => \breg|Mux49~0_combout\,
	combout => \breg|Mux49~1_combout\);

-- Location: LCCOMB_X50_Y27_N2
\breg|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][14]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[23][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux49~9_combout\);

-- Location: LCCOMB_X50_Y27_N4
\breg|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux49~9_combout\ & (\breg|XREGS[31][14]~regout\)) # (!\breg|Mux49~9_combout\ & ((\breg|XREGS[27][14]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux49~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][14]~regout\,
	datab => \breg|XREGS[27][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux49~9_combout\,
	combout => \breg|Mux49~10_combout\);

-- Location: LCCOMB_X62_Y27_N4
\breg|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][13]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][13]~regout\,
	datab => \breg|XREGS[18][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux50~2_combout\);

-- Location: LCCOMB_X58_Y27_N22
\breg|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~3_combout\ = (\breg|Mux50~2_combout\ & ((\breg|XREGS[30][13]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux50~2_combout\ & (((\breg|XREGS[26][13]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][13]~regout\,
	datab => \breg|XREGS[26][13]~regout\,
	datac => \breg|Mux50~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux50~3_combout\);

-- Location: LCCOMB_X58_Y24_N2
\breg|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][13]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][13]~regout\,
	datab => \breg|XREGS[23][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux50~7_combout\);

-- Location: LCCOMB_X58_Y24_N16
\breg|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux50~7_combout\ & (\breg|XREGS[31][13]~regout\)) # (!\breg|Mux50~7_combout\ & ((\breg|XREGS[27][13]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][13]~regout\,
	datab => \breg|XREGS[27][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux50~7_combout\,
	combout => \breg|Mux50~8_combout\);

-- Location: LCCOMB_X58_Y28_N18
\breg|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[14][13]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[12][13]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][13]~regout\,
	datab => \breg|XREGS[12][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux50~17_combout\);

-- Location: LCCOMB_X58_Y28_N16
\breg|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux50~17_combout\ & (\breg|XREGS[15][13]~regout\)) # (!\breg|Mux50~17_combout\ & ((\breg|XREGS[13][13]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[15][13]~regout\,
	datac => \breg|XREGS[13][13]~regout\,
	datad => \breg|Mux50~17_combout\,
	combout => \breg|Mux50~18_combout\);

-- Location: LCCOMB_X57_Y32_N18
\ula|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~4_combout\ = (\ulaB[13]~9_combout\ & (\breg|Mux18~19_combout\ & (\breg|Mux17~19_combout\ $ (!\ulaB[14]~8_combout\)))) # (!\ulaB[13]~9_combout\ & (!\breg|Mux18~19_combout\ & (\breg|Mux17~19_combout\ $ (!\ulaB[14]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[13]~9_combout\,
	datab => \breg|Mux17~19_combout\,
	datac => \breg|Mux18~19_combout\,
	datad => \ulaB[14]~8_combout\,
	combout => \ula|Equal1~4_combout\);

-- Location: LCCOMB_X57_Y32_N20
\ula|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~5_combout\ = (\ula|Equal1~2_combout\ & (\ula|Equal1~4_combout\ & (\ula|Equal1~3_combout\ & \ula|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Equal1~2_combout\,
	datab => \ula|Equal1~4_combout\,
	datac => \ula|Equal1~3_combout\,
	datad => \ula|Equal1~1_combout\,
	combout => \ula|Equal1~5_combout\);

-- Location: LCFF_X54_Y29_N21
\breg|XREGS[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][16]~regout\);

-- Location: LCFF_X60_Y31_N17
\breg|XREGS[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][16]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][16]~regout\);

-- Location: LCFF_X53_Y27_N31
\breg|XREGS[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][16]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][16]~regout\);

-- Location: LCFF_X62_Y28_N29
\breg|XREGS[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][16]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][16]~regout\);

-- Location: LCFF_X57_Y31_N25
\breg|XREGS[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux15~1_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][16]~regout\);

-- Location: LCFF_X58_Y33_N15
\breg|XREGS[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][16]~regout\);

-- Location: LCCOMB_X65_Y32_N20
\breg|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[14][16]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[12][16]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[12][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux15~17_combout\);

-- Location: LCFF_X58_Y33_N5
\breg|XREGS[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][16]~regout\);

-- Location: LCCOMB_X65_Y32_N10
\breg|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~18_combout\ = (\breg|Mux15~17_combout\ & (((\breg|XREGS[15][16]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|Mux15~17_combout\ & (\breg|XREGS[13][16]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][16]~regout\,
	datab => \breg|XREGS[15][16]~regout\,
	datac => \breg|Mux15~17_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux15~18_combout\);

-- Location: LCFF_X63_Y31_N19
\breg|XREGS[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][15]~regout\);

-- Location: LCFF_X62_Y30_N13
\breg|XREGS[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[22][15]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][15]~regout\);

-- Location: LCFF_X58_Y25_N21
\breg|XREGS[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][15]~feeder_combout\,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][15]~regout\);

-- Location: LCFF_X62_Y31_N17
\breg|XREGS[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][15]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][15]~regout\);

-- Location: LCFF_X61_Y32_N13
\breg|XREGS[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][15]~regout\);

-- Location: LCFF_X49_Y32_N21
\breg|XREGS[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][15]~regout\);

-- Location: LCFF_X60_Y25_N23
\breg|XREGS[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][15]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][15]~regout\);

-- Location: LCCOMB_X49_Y27_N12
\breg|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[10][15]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[8][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][15]~regout\,
	datab => \breg|XREGS[8][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux16~10_combout\);

-- Location: LCCOMB_X49_Y27_N18
\breg|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux16~10_combout\ & ((\breg|XREGS[11][15]~regout\))) # (!\breg|Mux16~10_combout\ & (\breg|XREGS[9][15]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][15]~regout\,
	datab => \breg|XREGS[11][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux16~10_combout\,
	combout => \breg|Mux16~11_combout\);

-- Location: LCCOMB_X61_Y32_N12
\breg|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][15]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][15]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux48~4_combout\);

-- Location: LCCOMB_X63_Y29_N8
\breg|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|XREGS[13][16]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[12][16]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][16]~regout\,
	datab => \breg|XREGS[13][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux47~17_combout\);

-- Location: LCCOMB_X56_Y29_N8
\breg|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~18_combout\ = (\breg|Mux47~17_combout\ & ((\breg|XREGS[15][16]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|Mux47~17_combout\ & (((\breg|XREGS[14][16]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][16]~regout\,
	datab => \breg|XREGS[14][16]~regout\,
	datac => \breg|Mux47~17_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux47~18_combout\);

-- Location: LCCOMB_X58_Y33_N20
\ula|Equal1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~6_combout\ = (\breg|Mux15~19_combout\ & (\ulaB[16]~11_combout\ & (\breg|Mux16~19_combout\ $ (!\ulaB[15]~10_combout\)))) # (!\breg|Mux15~19_combout\ & (!\ulaB[16]~11_combout\ & (\breg|Mux16~19_combout\ $ (!\ulaB[15]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux15~19_combout\,
	datab => \breg|Mux16~19_combout\,
	datac => \ulaB[15]~10_combout\,
	datad => \ulaB[16]~11_combout\,
	combout => \ula|Equal1~6_combout\);

-- Location: LCFF_X61_Y29_N25
\breg|XREGS[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][17]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][17]~regout\);

-- Location: LCFF_X61_Y29_N7
\breg|XREGS[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][17]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][17]~regout\);

-- Location: LCFF_X62_Y34_N13
\breg|XREGS[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][17]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][17]~regout\);

-- Location: LCFF_X52_Y27_N23
\breg|XREGS[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][18]~regout\);

-- Location: LCFF_X53_Y27_N5
\breg|XREGS[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][18]~regout\);

-- Location: LCFF_X61_Y29_N13
\breg|XREGS[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][18]~regout\);

-- Location: LCCOMB_X60_Y27_N16
\breg|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][18]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][18]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][18]~regout\,
	datab => \breg|XREGS[23][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux13~9_combout\);

-- Location: LCCOMB_X60_Y27_N30
\breg|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~10_combout\ = (\breg|Mux13~9_combout\ & (((\breg|XREGS[31][18]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux13~9_combout\ & (\breg|XREGS[27][18]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][18]~regout\,
	datab => \breg|XREGS[31][18]~regout\,
	datac => \breg|Mux13~9_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux13~10_combout\);

-- Location: LCFF_X60_Y29_N15
\breg|XREGS[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][18]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][18]~regout\);

-- Location: LCCOMB_X52_Y27_N22
\breg|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[10][18]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[10][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux45~0_combout\);

-- Location: LCCOMB_X52_Y27_N24
\breg|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux45~0_combout\ & ((\breg|XREGS[11][18]~regout\))) # (!\breg|Mux45~0_combout\ & (\breg|XREGS[9][18]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[11][18]~regout\,
	datad => \breg|Mux45~0_combout\,
	combout => \breg|Mux45~1_combout\);

-- Location: LCCOMB_X62_Y30_N4
\breg|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][17]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[22][17]~regout\,
	datac => \breg|XREGS[18][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux46~2_combout\);

-- Location: LCCOMB_X63_Y33_N12
\breg|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux46~2_combout\ & ((\breg|XREGS[30][17]~regout\))) # (!\breg|Mux46~2_combout\ & (\breg|XREGS[26][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][17]~regout\,
	datab => \breg|XREGS[30][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux46~2_combout\,
	combout => \breg|Mux46~3_combout\);

-- Location: LCCOMB_X61_Y29_N18
\breg|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[24][17]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[16][17]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[24][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux46~4_combout\);

-- Location: LCCOMB_X61_Y29_N8
\breg|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux46~4_combout\ & ((\breg|XREGS[28][17]~regout\))) # (!\breg|Mux46~4_combout\ & (\breg|XREGS[20][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[28][17]~regout\,
	datad => \breg|Mux46~4_combout\,
	combout => \breg|Mux46~5_combout\);

-- Location: LCCOMB_X62_Y33_N24
\breg|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # ((\breg|Mux46~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux46~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux46~3_combout\,
	datad => \breg|Mux46~5_combout\,
	combout => \breg|Mux46~6_combout\);

-- Location: LCCOMB_X58_Y33_N18
\ula|Equal1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~7_combout\ = (\breg|Mux14~19_combout\ & (\ulaB[17]~13_combout\ & (\ulaB[18]~12_combout\ $ (!\breg|Mux13~19_combout\)))) # (!\breg|Mux14~19_combout\ & (!\ulaB[17]~13_combout\ & (\ulaB[18]~12_combout\ $ (!\breg|Mux13~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux14~19_combout\,
	datab => \ulaB[18]~12_combout\,
	datac => \ulaB[17]~13_combout\,
	datad => \breg|Mux13~19_combout\,
	combout => \ula|Equal1~7_combout\);

-- Location: LCFF_X59_Y33_N25
\breg|XREGS[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][20]~regout\);

-- Location: LCCOMB_X62_Y32_N18
\breg|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][20]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[9][20]~regout\,
	combout => \breg|Mux11~0_combout\);

-- Location: LCFF_X47_Y32_N7
\breg|XREGS[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][20]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][20]~regout\);

-- Location: LCCOMB_X61_Y29_N10
\breg|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux11~0_combout\ & ((\breg|XREGS[11][20]~regout\))) # (!\breg|Mux11~0_combout\ & (\breg|XREGS[10][20]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[10][20]~regout\,
	datac => \breg|XREGS[11][20]~regout\,
	datad => \breg|Mux11~0_combout\,
	combout => \breg|Mux11~1_combout\);

-- Location: LCFF_X62_Y30_N21
\breg|XREGS[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[22][20]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][20]~regout\);

-- Location: LCFF_X63_Y33_N7
\breg|XREGS[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][20]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][20]~regout\);

-- Location: LCFF_X58_Y27_N5
\breg|XREGS[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][20]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][20]~regout\);

-- Location: LCFF_X54_Y25_N15
\breg|XREGS[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][20]~regout\);

-- Location: LCCOMB_X54_Y25_N14
\breg|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][20]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][20]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[19][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux11~9_combout\);

-- Location: LCCOMB_X54_Y25_N28
\breg|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~10_combout\ = (\breg|Mux11~9_combout\ & (((\breg|XREGS[31][20]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux11~9_combout\ & (\breg|XREGS[27][20]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][20]~regout\,
	datab => \breg|XREGS[31][20]~regout\,
	datac => \breg|Mux11~9_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux11~10_combout\);

-- Location: LCFF_X51_Y29_N11
\breg|XREGS[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][20]~regout\);

-- Location: LCFF_X61_Y31_N29
\breg|XREGS[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[22][19]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][19]~regout\);

-- Location: LCFF_X63_Y33_N9
\breg|XREGS[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][19]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][19]~regout\);

-- Location: LCFF_X63_Y29_N25
\breg|XREGS[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][19]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][19]~regout\);

-- Location: LCFF_X61_Y26_N11
\breg|XREGS[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][19]~feeder_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][19]~regout\);

-- Location: LCFF_X56_Y25_N27
\breg|XREGS[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][19]~feeder_combout\,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][19]~regout\);

-- Location: LCFF_X57_Y25_N1
\breg|XREGS[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][19]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][19]~regout\);

-- Location: LCFF_X47_Y29_N13
\breg|XREGS[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][19]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][19]~regout\);

-- Location: LCFF_X49_Y36_N25
\breg|XREGS[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][19]~regout\);

-- Location: LCFF_X51_Y29_N13
\breg|XREGS[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][19]~feeder_combout\,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][19]~regout\);

-- Location: LCFF_X59_Y34_N29
\breg|XREGS[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][19]~regout\);

-- Location: LCCOMB_X63_Y29_N22
\breg|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[25][19]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[17][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][19]~regout\,
	datab => \breg|XREGS[25][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux44~0_combout\);

-- Location: LCCOMB_X63_Y29_N16
\breg|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux44~0_combout\ & ((\breg|XREGS[29][19]~regout\))) # (!\breg|Mux44~0_combout\ & (\breg|XREGS[21][19]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[21][19]~regout\,
	datac => \breg|XREGS[29][19]~regout\,
	datad => \breg|Mux44~0_combout\,
	combout => \breg|Mux44~1_combout\);

-- Location: LCCOMB_X63_Y30_N30
\breg|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][19]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][19]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][19]~regout\,
	datab => \breg|XREGS[18][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux44~2_combout\);

-- Location: LCCOMB_X63_Y29_N10
\breg|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~3_combout\ = (\breg|Mux44~2_combout\ & ((\breg|XREGS[30][19]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux44~2_combout\ & (((\breg|XREGS[26][19]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][19]~regout\,
	datab => \breg|XREGS[26][19]~regout\,
	datac => \breg|Mux44~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux44~3_combout\);

-- Location: LCCOMB_X63_Y29_N12
\breg|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[24][19]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][19]~regout\,
	datab => \breg|XREGS[24][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux44~4_combout\);

-- Location: LCCOMB_X63_Y29_N2
\breg|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux44~4_combout\ & (\breg|XREGS[28][19]~regout\)) # (!\breg|Mux44~4_combout\ & ((\breg|XREGS[20][19]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][19]~regout\,
	datab => \breg|XREGS[20][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux44~4_combout\,
	combout => \breg|Mux44~5_combout\);

-- Location: LCCOMB_X63_Y29_N20
\breg|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux44~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(20) & \breg|Mux44~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux44~3_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux44~5_combout\,
	combout => \breg|Mux44~6_combout\);

-- Location: LCCOMB_X56_Y25_N0
\breg|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][19]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[19][19]~regout\,
	datac => \breg|XREGS[23][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux44~7_combout\);

-- Location: LCCOMB_X56_Y25_N2
\breg|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux44~7_combout\ & ((\breg|XREGS[31][19]~regout\))) # (!\breg|Mux44~7_combout\ & (\breg|XREGS[27][19]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][19]~regout\,
	datab => \breg|XREGS[31][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux44~7_combout\,
	combout => \breg|Mux44~8_combout\);

-- Location: LCCOMB_X63_Y29_N18
\breg|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux44~6_combout\ & ((\breg|Mux44~8_combout\))) # (!\breg|Mux44~6_combout\ & (\breg|Mux44~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux44~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux44~6_combout\,
	datad => \breg|Mux44~8_combout\,
	combout => \breg|Mux44~9_combout\);

-- Location: LCCOMB_X58_Y29_N18
\gerador_imm|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector10~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & \gerador_imm|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector10~0_combout\);

-- Location: LCCOMB_X58_Y33_N16
\ula|Equal1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~8_combout\ = (\ulaB[19]~14_combout\ & (\breg|Mux12~19_combout\ & (\ulaB[20]~15_combout\ $ (!\breg|Mux11~19_combout\)))) # (!\ulaB[19]~14_combout\ & (!\breg|Mux12~19_combout\ & (\ulaB[20]~15_combout\ $ (!\breg|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[19]~14_combout\,
	datab => \ulaB[20]~15_combout\,
	datac => \breg|Mux12~19_combout\,
	datad => \breg|Mux11~19_combout\,
	combout => \ula|Equal1~8_combout\);

-- Location: LCFF_X61_Y31_N11
\breg|XREGS[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][21]~regout\);

-- Location: LCFF_X62_Y31_N5
\breg|XREGS[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][21]~regout\);

-- Location: LCFF_X56_Y36_N27
\breg|XREGS[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][21]~regout\);

-- Location: LCCOMB_X60_Y31_N28
\breg|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][21]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[16][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[24][21]~regout\,
	combout => \breg|Mux10~4_combout\);

-- Location: LCCOMB_X60_Y31_N6
\breg|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux10~4_combout\ & (\breg|XREGS[28][21]~regout\)) # (!\breg|Mux10~4_combout\ & ((\breg|XREGS[20][21]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[28][21]~regout\,
	datac => \breg|XREGS[20][21]~regout\,
	datad => \breg|Mux10~4_combout\,
	combout => \breg|Mux10~5_combout\);

-- Location: LCFF_X54_Y25_N7
\breg|XREGS[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][21]~regout\);

-- Location: LCCOMB_X57_Y27_N16
\breg|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][21]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][21]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][21]~regout\,
	datab => \breg|XREGS[23][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux10~7_combout\);

-- Location: LCCOMB_X57_Y27_N24
\breg|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux10~7_combout\ & (\breg|XREGS[31][21]~regout\)) # (!\breg|Mux10~7_combout\ & ((\breg|XREGS[27][21]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[31][21]~regout\,
	datac => \breg|Mux10~7_combout\,
	datad => \breg|XREGS[27][21]~regout\,
	combout => \breg|Mux10~8_combout\);

-- Location: LCFF_X60_Y31_N21
\breg|XREGS[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][21]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][21]~regout\);

-- Location: LCFF_X52_Y25_N23
\breg|XREGS[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][21]~regout\);

-- Location: LCFF_X49_Y30_N19
\breg|XREGS[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][21]~regout\);

-- Location: LCCOMB_X60_Y31_N22
\breg|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[10][21]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[8][21]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][21]~regout\,
	datab => \breg|XREGS[8][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux10~10_combout\);

-- Location: LCFF_X49_Y30_N25
\breg|XREGS[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][21]~regout\);

-- Location: LCCOMB_X60_Y31_N12
\breg|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux10~10_combout\ & (\breg|XREGS[11][21]~regout\)) # (!\breg|Mux10~10_combout\ & ((\breg|XREGS[9][21]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][21]~regout\,
	datab => \breg|XREGS[9][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux10~10_combout\,
	combout => \breg|Mux10~11_combout\);

-- Location: LCFF_X59_Y27_N13
\breg|XREGS[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][21]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][21]~regout\);

-- Location: LCFF_X57_Y39_N21
\breg|XREGS[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux9~1_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][22]~regout\);

-- Location: LCFF_X48_Y30_N29
\breg|XREGS[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][22]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][22]~regout\);

-- Location: LCFF_X59_Y26_N21
\breg|XREGS[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][22]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][22]~regout\);

-- Location: LCFF_X59_Y26_N19
\breg|XREGS[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][22]~regout\);

-- Location: LCFF_X62_Y35_N25
\breg|XREGS[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][22]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][22]~regout\);

-- Location: LCFF_X54_Y37_N17
\breg|XREGS[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][22]~regout\);

-- Location: LCFF_X54_Y37_N23
\breg|XREGS[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][22]~regout\);

-- Location: LCFF_X54_Y25_N31
\breg|XREGS[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][22]~regout\);

-- Location: LCFF_X58_Y25_N27
\breg|XREGS[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][22]~regout\);

-- Location: LCFF_X54_Y25_N5
\breg|XREGS[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][22]~regout\);

-- Location: LCCOMB_X58_Y25_N26
\breg|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][22]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][22]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[19][22]~regout\,
	datac => \breg|XREGS[23][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux9~9_combout\);

-- Location: LCFF_X53_Y25_N1
\breg|XREGS[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][22]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][22]~regout\);

-- Location: LCCOMB_X54_Y25_N30
\breg|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux9~9_combout\ & (\breg|XREGS[31][22]~regout\)) # (!\breg|Mux9~9_combout\ & ((\breg|XREGS[27][22]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[27][22]~regout\,
	datad => \breg|Mux9~9_combout\,
	combout => \breg|Mux9~10_combout\);

-- Location: LCFF_X54_Y27_N25
\breg|XREGS[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][22]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][22]~regout\);

-- Location: LCFF_X53_Y29_N17
\breg|XREGS[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][22]~regout\);

-- Location: LCFF_X50_Y30_N27
\breg|XREGS[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][22]~regout\);

-- Location: LCCOMB_X50_Y30_N26
\breg|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][22]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[6][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux9~12_combout\);

-- Location: LCCOMB_X51_Y29_N20
\breg|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux9~12_combout\ & (\breg|XREGS[7][22]~regout\)) # (!\breg|Mux9~12_combout\ & ((\breg|XREGS[5][22]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[7][22]~regout\,
	datac => \breg|XREGS[5][22]~regout\,
	datad => \breg|Mux9~12_combout\,
	combout => \breg|Mux9~13_combout\);

-- Location: LCCOMB_X53_Y29_N6
\breg|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux9~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][22]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][22]~regout\,
	datab => \breg|Mux24~3_combout\,
	datac => \breg|Mux9~13_combout\,
	datad => \breg|Mux24~4_combout\,
	combout => \breg|Mux9~14_combout\);

-- Location: LCCOMB_X53_Y29_N30
\breg|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux9~14_combout\ & (\breg|XREGS[3][22]~regout\)) # (!\breg|Mux9~14_combout\ & ((\breg|XREGS[2][22]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][22]~regout\,
	datab => \breg|Mux24~2_combout\,
	datac => \breg|XREGS[2][22]~regout\,
	datad => \breg|Mux9~14_combout\,
	combout => \breg|Mux9~15_combout\);

-- Location: LCFF_X62_Y28_N17
\breg|XREGS[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][22]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][22]~regout\);

-- Location: LCCOMB_X62_Y28_N6
\breg|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[14][22]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[12][22]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[14][22]~regout\,
	combout => \breg|Mux9~17_combout\);

-- Location: LCFF_X62_Y28_N21
\breg|XREGS[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][22]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][22]~regout\);

-- Location: LCCOMB_X62_Y28_N26
\breg|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux9~17_combout\ & ((\breg|XREGS[15][22]~regout\))) # (!\breg|Mux9~17_combout\ & (\breg|XREGS[13][22]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[15][22]~regout\,
	datad => \breg|Mux9~17_combout\,
	combout => \breg|Mux9~18_combout\);

-- Location: LCCOMB_X54_Y34_N24
\gerador_imm|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector8~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & \gerador_imm|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector8~0_combout\);

-- Location: LCCOMB_X54_Y29_N4
\breg|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[10][22]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[8][22]~regout\,
	datac => \breg|XREGS[10][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux41~0_combout\);

-- Location: LCCOMB_X54_Y29_N18
\breg|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~1_combout\ = (\breg|Mux41~0_combout\ & (((\breg|XREGS[11][22]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux41~0_combout\ & (\breg|XREGS[9][22]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][22]~regout\,
	datab => \breg|XREGS[11][22]~regout\,
	datac => \breg|Mux41~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux41~1_combout\);

-- Location: LCCOMB_X62_Y30_N28
\breg|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][22]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[22][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux41~2_combout\);

-- Location: LCCOMB_X63_Y29_N28
\breg|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux41~2_combout\ & (\breg|XREGS[30][22]~regout\)) # (!\breg|Mux41~2_combout\ & ((\breg|XREGS[26][22]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[26][22]~regout\,
	datad => \breg|Mux41~2_combout\,
	combout => \breg|Mux41~3_combout\);

-- Location: LCCOMB_X59_Y26_N18
\breg|Mux41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][22]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][22]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[25][22]~regout\,
	datac => \breg|XREGS[17][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux41~4_combout\);

-- Location: LCCOMB_X59_Y26_N8
\breg|Mux41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux41~4_combout\ & ((\breg|XREGS[29][22]~regout\))) # (!\breg|Mux41~4_combout\ & (\breg|XREGS[21][22]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][22]~regout\,
	datab => \breg|XREGS[29][22]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux41~4_combout\,
	combout => \breg|Mux41~5_combout\);

-- Location: LCCOMB_X54_Y37_N12
\breg|Mux41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[24][22]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][22]~regout\,
	datab => \breg|XREGS[24][22]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux41~6_combout\);

-- Location: LCCOMB_X54_Y37_N22
\breg|Mux41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux41~6_combout\ & ((\breg|XREGS[28][22]~regout\))) # (!\breg|Mux41~6_combout\ & (\breg|XREGS[20][22]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[28][22]~regout\,
	datad => \breg|Mux41~6_combout\,
	combout => \breg|Mux41~7_combout\);

-- Location: LCCOMB_X58_Y29_N12
\breg|Mux41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|Mux41~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux41~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux41~5_combout\,
	datad => \breg|Mux41~7_combout\,
	combout => \breg|Mux41~8_combout\);

-- Location: LCCOMB_X54_Y25_N4
\breg|Mux41~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][22]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[23][22]~regout\,
	datac => \breg|XREGS[19][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux41~9_combout\);

-- Location: LCCOMB_X54_Y25_N26
\breg|Mux41~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~10_combout\ = (\breg|Mux41~9_combout\ & ((\breg|XREGS[31][22]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux41~9_combout\ & (((\breg|XREGS[27][22]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][22]~regout\,
	datab => \breg|XREGS[27][22]~regout\,
	datac => \breg|Mux41~9_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux41~10_combout\);

-- Location: LCCOMB_X58_Y29_N6
\breg|Mux41~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux41~8_combout\ & ((\breg|Mux41~10_combout\))) # (!\breg|Mux41~8_combout\ & (\breg|Mux41~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux41~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux41~3_combout\,
	datac => \breg|Mux41~10_combout\,
	datad => \breg|Mux41~8_combout\,
	combout => \breg|Mux41~11_combout\);

-- Location: LCCOMB_X49_Y30_N18
\breg|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][21]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[9][21]~regout\,
	datac => \breg|XREGS[8][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux42~10_combout\);

-- Location: LCCOMB_X49_Y30_N24
\breg|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~11_combout\ = (\breg|Mux42~10_combout\ & (((\breg|XREGS[11][21]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|Mux42~10_combout\ & (\breg|XREGS[10][21]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][21]~regout\,
	datab => \breg|Mux42~10_combout\,
	datac => \breg|XREGS[11][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux42~11_combout\);

-- Location: LCCOMB_X54_Y33_N0
\breg|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[6][21]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[4][21]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[6][21]~regout\,
	datac => \breg|XREGS[4][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux42~12_combout\);

-- Location: LCCOMB_X54_Y33_N28
\breg|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux42~12_combout\ & (\breg|XREGS[7][21]~regout\)) # (!\breg|Mux42~12_combout\ & ((\breg|XREGS[5][21]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][21]~regout\,
	datab => \breg|XREGS[5][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux42~12_combout\,
	combout => \breg|Mux42~13_combout\);

-- Location: LCCOMB_X63_Y33_N4
\breg|Mux42~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # (\breg|XREGS[14][21]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[12][21]~regout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[12][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[14][21]~regout\,
	combout => \breg|Mux42~17_combout\);

-- Location: LCCOMB_X63_Y33_N10
\breg|Mux42~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~18_combout\ = (\breg|Mux42~17_combout\ & (((\breg|XREGS[15][21]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux42~17_combout\ & (\breg|XREGS[13][21]~regout\ & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][21]~regout\,
	datab => \breg|Mux42~17_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|XREGS[15][21]~regout\,
	combout => \breg|Mux42~18_combout\);

-- Location: LCCOMB_X58_Y33_N8
\ula|Equal1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~9_combout\ = (\ulaB[22]~16_combout\ & (\breg|Mux9~19_combout\ & (\ulaB[21]~17_combout\ $ (!\breg|Mux10~19_combout\)))) # (!\ulaB[22]~16_combout\ & (!\breg|Mux9~19_combout\ & (\ulaB[21]~17_combout\ $ (!\breg|Mux10~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[22]~16_combout\,
	datab => \ulaB[21]~17_combout\,
	datac => \breg|Mux9~19_combout\,
	datad => \breg|Mux10~19_combout\,
	combout => \ula|Equal1~9_combout\);

-- Location: LCCOMB_X58_Y33_N6
\ula|Equal1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~10_combout\ = (\ula|Equal1~8_combout\ & (\ula|Equal1~9_combout\ & (\ula|Equal1~6_combout\ & \ula|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Equal1~8_combout\,
	datab => \ula|Equal1~9_combout\,
	datac => \ula|Equal1~6_combout\,
	datad => \ula|Equal1~7_combout\,
	combout => \ula|Equal1~10_combout\);

-- Location: LCFF_X54_Y27_N3
\breg|XREGS[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][24]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][24]~regout\);

-- Location: LCCOMB_X48_Y30_N2
\breg|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][24]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[8][24]~regout\,
	datac => \breg|XREGS[9][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux7~0_combout\);

-- Location: LCCOMB_X49_Y30_N28
\breg|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux7~0_combout\ & ((\breg|XREGS[11][24]~regout\))) # (!\breg|Mux7~0_combout\ & (\breg|XREGS[10][24]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[11][24]~regout\,
	datad => \breg|Mux7~0_combout\,
	combout => \breg|Mux7~1_combout\);

-- Location: LCFF_X61_Y31_N27
\breg|XREGS[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][24]~regout\);

-- Location: LCFF_X63_Y33_N17
\breg|XREGS[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][24]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][24]~regout\);

-- Location: LCFF_X61_Y28_N27
\breg|XREGS[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][24]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][24]~regout\);

-- Location: LCFF_X60_Y26_N27
\breg|XREGS[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][24]~regout\);

-- Location: LCFF_X51_Y36_N23
\breg|XREGS[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][23]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][23]~regout\);

-- Location: LCFF_X50_Y28_N31
\breg|XREGS[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[22][23]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][23]~regout\);

-- Location: LCFF_X63_Y31_N27
\breg|XREGS[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][23]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][23]~regout\);

-- Location: LCCOMB_X60_Y26_N8
\breg|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][23]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[25][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux8~2_combout\);

-- Location: LCCOMB_X61_Y28_N24
\breg|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux8~2_combout\ & ((\breg|XREGS[29][23]~regout\))) # (!\breg|Mux8~2_combout\ & (\breg|XREGS[21][23]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][23]~regout\,
	datab => \breg|XREGS[29][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux8~2_combout\,
	combout => \breg|Mux8~3_combout\);

-- Location: LCFF_X61_Y28_N7
\breg|XREGS[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][23]~regout\);

-- Location: LCFF_X51_Y25_N23
\breg|XREGS[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][23]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][23]~regout\);

-- Location: LCFF_X49_Y32_N9
\breg|XREGS[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][23]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][23]~regout\);

-- Location: LCFF_X52_Y27_N3
\breg|XREGS[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][23]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][23]~regout\);

-- Location: LCFF_X57_Y31_N31
\breg|XREGS[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][23]~feeder_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][23]~regout\);

-- Location: LCFF_X51_Y36_N17
\breg|XREGS[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][23]~regout\);

-- Location: LCFF_X48_Y31_N27
\breg|XREGS[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][23]~feeder_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][23]~regout\);

-- Location: LCCOMB_X57_Y31_N0
\breg|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[13][23]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|XREGS[12][23]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[12][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux8~17_combout\);

-- Location: LCFF_X57_Y31_N19
\breg|XREGS[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][23]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][23]~regout\);

-- Location: LCCOMB_X57_Y31_N16
\breg|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux8~17_combout\ & ((\breg|XREGS[15][23]~regout\))) # (!\breg|Mux8~17_combout\ & (\breg|XREGS[14][23]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][23]~regout\,
	datab => \breg|XREGS[15][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux8~17_combout\,
	combout => \breg|Mux8~18_combout\);

-- Location: LCCOMB_X49_Y30_N14
\breg|Mux40~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][23]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[9][23]~regout\,
	datac => \breg|XREGS[8][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux40~10_combout\);

-- Location: LCCOMB_X49_Y30_N20
\breg|Mux40~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~11_combout\ = (\breg|Mux40~10_combout\ & (((\breg|XREGS[11][23]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|Mux40~10_combout\ & (\breg|XREGS[10][23]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][23]~regout\,
	datab => \breg|Mux40~10_combout\,
	datac => \breg|XREGS[11][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux40~11_combout\);

-- Location: LCCOMB_X48_Y31_N4
\breg|Mux40~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[14][23]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[12][23]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][23]~regout\,
	datab => \breg|XREGS[12][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux40~17_combout\);

-- Location: LCCOMB_X50_Y33_N30
\breg|Mux40~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux40~17_combout\ & (\breg|XREGS[15][23]~regout\)) # (!\breg|Mux40~17_combout\ & ((\breg|XREGS[13][23]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][23]~regout\,
	datab => \breg|XREGS[13][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux40~17_combout\,
	combout => \breg|Mux40~18_combout\);

-- Location: LCCOMB_X63_Y33_N18
\breg|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][24]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[22][24]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|XREGS[18][24]~regout\,
	combout => \breg|Mux39~2_combout\);

-- Location: LCCOMB_X63_Y33_N0
\breg|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux39~2_combout\ & (\breg|XREGS[30][24]~regout\)) # (!\breg|Mux39~2_combout\ & ((\breg|XREGS[26][24]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][24]~regout\,
	datab => \breg|XREGS[26][24]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux39~2_combout\,
	combout => \breg|Mux39~3_combout\);

-- Location: LCCOMB_X53_Y32_N14
\ula|Equal1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~11_combout\ = (\ulaB[23]~18_combout\ & (\breg|Mux8~19_combout\ & (\ulaB[24]~19_combout\ $ (!\breg|Mux7~19_combout\)))) # (!\ulaB[23]~18_combout\ & (!\breg|Mux8~19_combout\ & (\ulaB[24]~19_combout\ $ (!\breg|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[23]~18_combout\,
	datab => \ulaB[24]~19_combout\,
	datac => \breg|Mux7~19_combout\,
	datad => \breg|Mux8~19_combout\,
	combout => \ula|Equal1~11_combout\);

-- Location: LCFF_X60_Y26_N21
\breg|XREGS[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][25]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][25]~regout\);

-- Location: LCFF_X56_Y29_N17
\breg|XREGS[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][25]~regout\);

-- Location: LCFF_X49_Y33_N9
\breg|XREGS[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][25]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][25]~regout\);

-- Location: LCFF_X52_Y28_N21
\breg|XREGS[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][25]~regout\);

-- Location: LCFF_X50_Y26_N1
\breg|XREGS[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][25]~feeder_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][25]~regout\);

-- Location: LCFF_X57_Y31_N9
\breg|XREGS[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][25]~regout\);

-- Location: LCFF_X52_Y28_N15
\breg|XREGS[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][26]~regout\);

-- Location: LCFF_X49_Y30_N3
\breg|XREGS[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][26]~regout\);

-- Location: LCCOMB_X52_Y28_N14
\breg|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[9][26]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][26]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[8][26]~regout\,
	datac => \breg|XREGS[9][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux5~0_combout\);

-- Location: LCCOMB_X52_Y28_N0
\breg|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~1_combout\ = (\breg|Mux5~0_combout\ & (((\breg|XREGS[11][26]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux5~0_combout\ & (\breg|XREGS[10][26]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][26]~regout\,
	datab => \breg|XREGS[11][26]~regout\,
	datac => \breg|Mux5~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux5~1_combout\);

-- Location: LCFF_X56_Y29_N31
\breg|XREGS[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux5~1_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][26]~regout\);

-- Location: LCFF_X58_Y26_N29
\breg|XREGS[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][26]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][26]~regout\);

-- Location: LCCOMB_X56_Y29_N16
\breg|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][25]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][25]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux38~4_combout\);

-- Location: LCCOMB_X49_Y28_N12
\breg|Mux38~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|XREGS[14][25]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[12][25]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][25]~regout\,
	datab => \breg|XREGS[14][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux38~17_combout\);

-- Location: LCCOMB_X49_Y28_N2
\breg|Mux38~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~18_combout\ = (\breg|Mux38~17_combout\ & (((\breg|XREGS[15][25]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux38~17_combout\ & (\breg|XREGS[13][25]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux38~17_combout\,
	datab => \breg|XREGS[13][25]~regout\,
	datac => \breg|XREGS[15][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux38~18_combout\);

-- Location: LCCOMB_X53_Y32_N20
\ula|Equal1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~12_combout\ = (\breg|Mux5~19_combout\ & (\ulaB[26]~20_combout\ & (\breg|Mux6~19_combout\ $ (!\ulaB[25]~21_combout\)))) # (!\breg|Mux5~19_combout\ & (!\ulaB[26]~20_combout\ & (\breg|Mux6~19_combout\ $ (!\ulaB[25]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux5~19_combout\,
	datab => \ulaB[26]~20_combout\,
	datac => \breg|Mux6~19_combout\,
	datad => \ulaB[25]~21_combout\,
	combout => \ula|Equal1~12_combout\);

-- Location: LCFF_X60_Y34_N25
\breg|XREGS[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][28]~regout\);

-- Location: LCFF_X49_Y30_N23
\breg|XREGS[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][28]~regout\);

-- Location: LCCOMB_X59_Y26_N28
\breg|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][28]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][28]~regout\,
	datab => \breg|XREGS[17][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux3~2_combout\);

-- Location: LCFF_X61_Y34_N5
\breg|XREGS[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][28]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][28]~regout\);

-- Location: LCCOMB_X59_Y26_N22
\breg|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux3~2_combout\ & ((\breg|XREGS[29][28]~regout\))) # (!\breg|Mux3~2_combout\ & (\breg|XREGS[21][28]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][28]~regout\,
	datab => \breg|XREGS[29][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux3~2_combout\,
	combout => \breg|Mux3~3_combout\);

-- Location: LCFF_X65_Y30_N11
\breg|XREGS[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][28]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][28]~regout\);

-- Location: LCFF_X47_Y30_N23
\breg|XREGS[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][28]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][28]~regout\);

-- Location: LCFF_X47_Y33_N19
\breg|XREGS[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][28]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][28]~regout\);

-- Location: LCFF_X63_Y32_N11
\breg|XREGS[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][28]~feeder_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][28]~regout\);

-- Location: LCCOMB_X62_Y34_N20
\breg|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[14][28]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[12][28]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][28]~regout\,
	datab => \breg|XREGS[14][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux3~17_combout\);

-- Location: LCFF_X62_Y36_N19
\breg|XREGS[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][28]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][28]~regout\);

-- Location: LCCOMB_X62_Y34_N14
\breg|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~18_combout\ = (\breg|Mux3~17_combout\ & (((\breg|XREGS[15][28]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|Mux3~17_combout\ & (\breg|XREGS[13][28]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux3~17_combout\,
	datab => \breg|XREGS[13][28]~regout\,
	datac => \breg|XREGS[15][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux3~18_combout\);

-- Location: LCFF_X60_Y28_N17
\breg|XREGS[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][27]~regout\);

-- Location: LCCOMB_X60_Y28_N16
\breg|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[22][27]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[18][27]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[22][27]~regout\,
	datac => \breg|XREGS[18][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux4~0_combout\);

-- Location: LCFF_X48_Y33_N23
\breg|XREGS[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][27]~feeder_combout\,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][27]~regout\);

-- Location: LCFF_X49_Y33_N1
\breg|XREGS[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][27]~regout\);

-- Location: LCFF_X54_Y27_N31
\breg|XREGS[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][27]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][27]~regout\);

-- Location: LCFF_X58_Y29_N25
\breg|XREGS[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][27]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][27]~regout\);

-- Location: LCFF_X57_Y31_N5
\breg|XREGS[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][27]~regout\);

-- Location: LCFF_X49_Y29_N5
\breg|XREGS[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][27]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][27]~regout\);

-- Location: LCFF_X59_Y28_N27
\breg|XREGS[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][27]~feeder_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][27]~regout\);

-- Location: LCCOMB_X49_Y29_N30
\breg|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[13][27]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[12][27]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][27]~regout\,
	datab => \breg|XREGS[13][27]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux4~17_combout\);

-- Location: LCFF_X57_Y31_N7
\breg|XREGS[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][27]~regout\);

-- Location: LCCOMB_X57_Y31_N4
\breg|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux4~17_combout\ & (\breg|XREGS[15][27]~regout\)) # (!\breg|Mux4~17_combout\ & ((\breg|XREGS[14][27]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[14][27]~regout\,
	datad => \breg|Mux4~17_combout\,
	combout => \breg|Mux4~18_combout\);

-- Location: LCCOMB_X57_Y31_N28
\breg|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][27]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[12][27]~regout\,
	datac => \breg|XREGS[14][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux36~17_combout\);

-- Location: LCCOMB_X57_Y31_N6
\breg|Mux36~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux36~17_combout\ & ((\breg|XREGS[15][27]~regout\))) # (!\breg|Mux36~17_combout\ & (\breg|XREGS[13][27]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[15][27]~regout\,
	datad => \breg|Mux36~17_combout\,
	combout => \breg|Mux36~18_combout\);

-- Location: LCCOMB_X61_Y34_N6
\gerador_imm|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector2~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(28) & \gerador_imm|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(28),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector2~0_combout\);

-- Location: LCCOMB_X49_Y30_N8
\breg|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[10][28]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[8][28]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[10][28]~regout\,
	datac => \breg|XREGS[8][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux35~0_combout\);

-- Location: LCCOMB_X49_Y30_N22
\breg|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~1_combout\ = (\breg|Mux35~0_combout\ & (((\breg|XREGS[11][28]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux35~0_combout\ & (\breg|XREGS[9][28]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][28]~regout\,
	datab => \breg|Mux35~0_combout\,
	datac => \breg|XREGS[11][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux35~1_combout\);

-- Location: LCCOMB_X61_Y34_N0
\ula|Equal1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~13_combout\ = (\ulaB[27]~22_combout\ & (\breg|Mux4~19_combout\ & (\breg|Mux3~19_combout\ $ (!\ulaB[28]~23_combout\)))) # (!\ulaB[27]~22_combout\ & (!\breg|Mux4~19_combout\ & (\breg|Mux3~19_combout\ $ (!\ulaB[28]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[27]~22_combout\,
	datab => \breg|Mux4~19_combout\,
	datac => \breg|Mux3~19_combout\,
	datad => \ulaB[28]~23_combout\,
	combout => \ula|Equal1~13_combout\);

-- Location: LCFF_X48_Y30_N15
\breg|XREGS[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][30]~regout\);

-- Location: LCFF_X49_Y27_N1
\breg|XREGS[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][30]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][30]~regout\);

-- Location: LCFF_X52_Y31_N11
\breg|XREGS[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][30]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][30]~regout\);

-- Location: LCCOMB_X52_Y31_N28
\breg|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\mem_i|altsyncram_component|auto_generated|q_a\(18))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][30]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[17][30]~regout\,
	datad => \breg|XREGS[25][30]~regout\,
	combout => \breg|Mux1~2_combout\);

-- Location: LCCOMB_X52_Y31_N6
\breg|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux1~2_combout\ & ((\breg|XREGS[29][30]~regout\))) # (!\breg|Mux1~2_combout\ & (\breg|XREGS[21][30]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][30]~regout\,
	datab => \breg|XREGS[29][30]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux1~2_combout\,
	combout => \breg|Mux1~3_combout\);

-- Location: LCFF_X60_Y28_N21
\breg|XREGS[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][30]~regout\);

-- Location: LCCOMB_X60_Y28_N20
\breg|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][30]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[18][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux1~4_combout\);

-- Location: LCFF_X60_Y28_N11
\breg|XREGS[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][30]~regout\);

-- Location: LCCOMB_X60_Y28_N10
\breg|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~5_combout\ = (\breg|Mux1~4_combout\ & (((\breg|XREGS[30][30]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux1~4_combout\ & (\breg|XREGS[26][30]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux1~4_combout\,
	datab => \breg|XREGS[26][30]~regout\,
	datac => \breg|XREGS[30][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux1~5_combout\);

-- Location: LCFF_X60_Y30_N19
\breg|XREGS[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][30]~regout\);

-- Location: LCCOMB_X60_Y30_N18
\breg|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|XREGS[24][30]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[16][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[24][30]~regout\,
	datad => \breg|XREGS[16][30]~regout\,
	combout => \breg|Mux1~6_combout\);

-- Location: LCFF_X60_Y30_N1
\breg|XREGS[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][30]~regout\);

-- Location: LCCOMB_X60_Y30_N0
\breg|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux1~6_combout\ & ((\breg|XREGS[28][30]~regout\))) # (!\breg|Mux1~6_combout\ & (\breg|XREGS[20][30]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[28][30]~regout\,
	datad => \breg|Mux1~6_combout\,
	combout => \breg|Mux1~7_combout\);

-- Location: LCCOMB_X56_Y31_N24
\breg|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|Mux1~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux1~7_combout\,
	datad => \breg|Mux1~5_combout\,
	combout => \breg|Mux1~8_combout\);

-- Location: LCFF_X58_Y26_N11
\breg|XREGS[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][30]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][30]~regout\);

-- Location: LCCOMB_X54_Y26_N2
\breg|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][30]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][30]~regout\,
	datab => \breg|XREGS[19][30]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux1~9_combout\);

-- Location: LCCOMB_X54_Y26_N0
\breg|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux1~9_combout\ & ((\breg|XREGS[31][30]~regout\))) # (!\breg|Mux1~9_combout\ & (\breg|XREGS[27][30]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][30]~regout\,
	datab => \breg|XREGS[31][30]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux1~9_combout\,
	combout => \breg|Mux1~10_combout\);

-- Location: LCCOMB_X56_Y31_N14
\breg|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~11_combout\ = (\breg|Mux1~8_combout\ & ((\breg|Mux1~10_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|Mux1~8_combout\ & (((\breg|Mux1~3_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux1~10_combout\,
	datab => \breg|Mux1~3_combout\,
	datac => \breg|Mux1~8_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux1~11_combout\);

-- Location: LCFF_X50_Y26_N9
\breg|XREGS[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][30]~feeder_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][30]~regout\);

-- Location: LCCOMB_X51_Y26_N30
\breg|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[14][30]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[14][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux1~17_combout\);

-- Location: LCFF_X51_Y26_N25
\breg|XREGS[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][30]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][30]~regout\);

-- Location: LCCOMB_X51_Y26_N26
\breg|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux1~17_combout\ & (\breg|XREGS[15][30]~regout\)) # (!\breg|Mux1~17_combout\ & ((\breg|XREGS[13][30]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[13][30]~regout\,
	datad => \breg|Mux1~17_combout\,
	combout => \breg|Mux1~18_combout\);

-- Location: LCFF_X56_Y26_N17
\breg|XREGS[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][29]~regout\);

-- Location: LCFF_X56_Y33_N5
\breg|XREGS[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux2~1_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][29]~regout\);

-- Location: LCCOMB_X57_Y26_N18
\breg|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[24][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[16][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[16][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux2~4_combout\);

-- Location: LCFF_X60_Y26_N11
\breg|XREGS[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][29]~regout\);

-- Location: LCCOMB_X57_Y26_N16
\breg|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux2~4_combout\ & (\breg|XREGS[28][29]~regout\)) # (!\breg|Mux2~4_combout\ & ((\breg|XREGS[20][29]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[20][29]~regout\,
	datad => \breg|Mux2~4_combout\,
	combout => \breg|Mux2~5_combout\);

-- Location: LCFF_X49_Y33_N25
\breg|XREGS[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][29]~regout\);

-- Location: LCFF_X48_Y33_N11
\breg|XREGS[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][29]~feeder_combout\,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][29]~regout\);

-- Location: LCFF_X49_Y27_N27
\breg|XREGS[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][29]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][29]~regout\);

-- Location: LCFF_X60_Y29_N9
\breg|XREGS[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][29]~feeder_combout\,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][29]~regout\);

-- Location: LCFF_X60_Y29_N3
\breg|XREGS[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][29]~regout\);

-- Location: LCFF_X57_Y30_N27
\breg|XREGS[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][29]~regout\);

-- Location: LCFF_X57_Y29_N11
\breg|XREGS[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][29]~regout\);

-- Location: LCCOMB_X57_Y30_N24
\breg|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[5][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[4][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[5][29]~regout\,
	datac => \breg|XREGS[4][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux2~12_combout\);

-- Location: LCCOMB_X48_Y28_N28
\breg|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][29]~regout\,
	datab => \breg|XREGS[19][29]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux34~7_combout\);

-- Location: LCCOMB_X48_Y28_N10
\breg|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux34~7_combout\ & (\breg|XREGS[31][29]~regout\)) # (!\breg|Mux34~7_combout\ & ((\breg|XREGS[27][29]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux34~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][29]~regout\,
	datab => \breg|XREGS[27][29]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux34~7_combout\,
	combout => \breg|Mux34~8_combout\);

-- Location: LCCOMB_X48_Y30_N0
\breg|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[8][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux34~10_combout\);

-- Location: LCCOMB_X60_Y29_N28
\breg|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux34~10_combout\ & (\breg|XREGS[11][29]~regout\)) # (!\breg|Mux34~10_combout\ & ((\breg|XREGS[10][29]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux34~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][29]~regout\,
	datab => \breg|XREGS[10][29]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux34~10_combout\,
	combout => \breg|Mux34~11_combout\);

-- Location: LCCOMB_X57_Y29_N10
\breg|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[6][29]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[4][29]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[6][29]~regout\,
	datac => \breg|XREGS[4][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux34~12_combout\);

-- Location: LCCOMB_X57_Y29_N6
\breg|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux34~12_combout\ & (\breg|XREGS[7][29]~regout\)) # (!\breg|Mux34~12_combout\ & ((\breg|XREGS[5][29]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][29]~regout\,
	datab => \breg|XREGS[5][29]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux34~12_combout\,
	combout => \breg|Mux34~13_combout\);

-- Location: LCCOMB_X60_Y29_N2
\breg|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~14_combout\ = (\breg|Mux58~8_combout\ & (((\breg|Mux34~13_combout\)) # (!\breg|Mux58~7_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|Mux58~7_combout\ & (\breg|XREGS[1][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~8_combout\,
	datab => \breg|Mux58~7_combout\,
	datac => \breg|XREGS[1][29]~regout\,
	datad => \breg|Mux34~13_combout\,
	combout => \breg|Mux34~14_combout\);

-- Location: LCCOMB_X60_Y29_N30
\breg|Mux34~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux34~14_combout\ & ((\breg|XREGS[3][29]~regout\))) # (!\breg|Mux34~14_combout\ & (\breg|XREGS[2][29]~regout\)))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][29]~regout\,
	datab => \breg|XREGS[3][29]~regout\,
	datac => \breg|Mux58~6_combout\,
	datad => \breg|Mux34~14_combout\,
	combout => \breg|Mux34~15_combout\);

-- Location: LCCOMB_X60_Y29_N20
\breg|Mux34~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~16_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux34~11_combout\) # ((\breg|Mux58~5_combout\)))) # (!\breg|Mux58~4_combout\ & (((!\breg|Mux58~5_combout\ & \breg|Mux34~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~4_combout\,
	datab => \breg|Mux34~11_combout\,
	datac => \breg|Mux58~5_combout\,
	datad => \breg|Mux34~15_combout\,
	combout => \breg|Mux34~16_combout\);

-- Location: LCCOMB_X48_Y30_N14
\breg|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[10][30]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[8][30]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[10][30]~regout\,
	datac => \breg|XREGS[8][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux33~0_combout\);

-- Location: LCCOMB_X48_Y30_N8
\breg|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~1_combout\ = (\breg|Mux33~0_combout\ & ((\breg|XREGS[11][30]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux33~0_combout\ & (((\breg|XREGS[9][30]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][30]~regout\,
	datab => \breg|Mux33~0_combout\,
	datac => \breg|XREGS[9][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux33~1_combout\);

-- Location: LCCOMB_X52_Y29_N16
\breg|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][30]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[5][30]~regout\,
	datac => \breg|XREGS[4][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux33~12_combout\);

-- Location: LCCOMB_X56_Y33_N10
\ula|Equal1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~14_combout\ = (\breg|Mux2~19_combout\ & (\ulaB[29]~24_combout\ & (\breg|Mux1~19_combout\ $ (!\ulaB[30]~25_combout\)))) # (!\breg|Mux2~19_combout\ & (!\ulaB[29]~24_combout\ & (\breg|Mux1~19_combout\ $ (!\ulaB[30]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux2~19_combout\,
	datab => \ulaB[29]~24_combout\,
	datac => \breg|Mux1~19_combout\,
	datad => \ulaB[30]~25_combout\,
	combout => \ula|Equal1~14_combout\);

-- Location: LCCOMB_X53_Y35_N20
\ula|Equal1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~15_combout\ = (\ula|Equal1~12_combout\ & (\ula|Equal1~14_combout\ & (\ula|Equal1~11_combout\ & \ula|Equal1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Equal1~12_combout\,
	datab => \ula|Equal1~14_combout\,
	datac => \ula|Equal1~11_combout\,
	datad => \ula|Equal1~13_combout\,
	combout => \ula|Equal1~15_combout\);

-- Location: LCFF_X48_Y30_N31
\breg|XREGS[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][0]~regout\);

-- Location: LCCOMB_X48_Y30_N30
\breg|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[10][0]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[8][0]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[8][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux63~0_combout\);

-- Location: LCFF_X49_Y27_N17
\breg|XREGS[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][0]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][0]~regout\);

-- Location: LCCOMB_X48_Y30_N20
\breg|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux63~0_combout\ & (\breg|XREGS[11][0]~regout\)) # (!\breg|Mux63~0_combout\ & ((\breg|XREGS[9][0]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[9][0]~regout\,
	datad => \breg|Mux63~0_combout\,
	combout => \breg|Mux63~1_combout\);

-- Location: LCFF_X48_Y28_N17
\breg|XREGS[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][0]~regout\);

-- Location: LCFF_X51_Y31_N11
\breg|XREGS[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][0]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][0]~regout\);

-- Location: LCFF_X49_Y33_N29
\breg|XREGS[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][0]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][0]~regout\);

-- Location: LCFF_X48_Y28_N23
\breg|XREGS[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][0]~regout\);

-- Location: LCFF_X48_Y31_N7
\breg|XREGS[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][0]~feeder_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][0]~regout\);

-- Location: LCFF_X49_Y29_N13
\breg|XREGS[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][0]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][0]~regout\);

-- Location: LCFF_X56_Y26_N7
\breg|XREGS[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][5]~regout\);

-- Location: LCFF_X56_Y26_N13
\breg|XREGS[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][5]~regout\);

-- Location: LCCOMB_X56_Y26_N12
\breg|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][5]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][5]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux26~0_combout\);

-- Location: LCCOMB_X56_Y26_N2
\breg|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux26~0_combout\ & (\breg|XREGS[30][5]~regout\)) # (!\breg|Mux26~0_combout\ & ((\breg|XREGS[26][5]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][5]~regout\,
	datab => \breg|XREGS[26][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux26~0_combout\,
	combout => \breg|Mux26~1_combout\);

-- Location: LCFF_X49_Y28_N27
\breg|XREGS[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][5]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][5]~regout\);

-- Location: LCFF_X60_Y30_N9
\breg|XREGS[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][5]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][5]~regout\);

-- Location: LCFF_X52_Y30_N21
\breg|XREGS[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][5]~regout\);

-- Location: LCFF_X52_Y32_N27
\breg|XREGS[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][5]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][5]~regout\);

-- Location: LCCOMB_X50_Y35_N28
\breg|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[13][5]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(16) & \breg|XREGS[12][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[13][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|XREGS[12][5]~regout\,
	combout => \breg|Mux26~17_combout\);

-- Location: LCFF_X59_Y28_N11
\breg|XREGS[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][5]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][5]~regout\);

-- Location: LCCOMB_X50_Y35_N10
\breg|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux26~17_combout\ & (\breg|XREGS[15][5]~regout\)) # (!\breg|Mux26~17_combout\ & ((\breg|XREGS[14][5]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][5]~regout\,
	datab => \breg|XREGS[14][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux26~17_combout\,
	combout => \breg|Mux26~18_combout\);

-- Location: LCCOMB_X56_Y29_N24
\breg|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][5]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][5]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[24][5]~regout\,
	datac => \breg|XREGS[16][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux58~13_combout\);

-- Location: LCCOMB_X52_Y30_N20
\breg|Mux58~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~26_combout\ = (\breg|Mux58~4_combout\) # ((\breg|Mux58~19_combout\ & ((\breg|XREGS[3][5]~regout\) # (!\breg|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~19_combout\,
	datab => \breg|Mux58~6_combout\,
	datac => \breg|XREGS[3][5]~regout\,
	datad => \breg|Mux58~4_combout\,
	combout => \breg|Mux58~26_combout\);

-- Location: LCCOMB_X47_Y31_N4
\breg|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][0]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][0]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[19][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux31~9_combout\);

-- Location: LCCOMB_X47_Y31_N18
\breg|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~10_combout\ = (\breg|Mux31~9_combout\ & ((\breg|XREGS[31][0]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux31~9_combout\ & (((\breg|XREGS[27][0]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][0]~regout\,
	datab => \breg|XREGS[27][0]~regout\,
	datac => \breg|Mux31~9_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux31~10_combout\);

-- Location: LCCOMB_X49_Y27_N22
\breg|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[14][0]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[12][0]~regout\,
	datac => \breg|XREGS[14][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux31~17_combout\);

-- Location: LCCOMB_X49_Y27_N8
\breg|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux31~17_combout\ & (\breg|XREGS[15][0]~regout\)) # (!\breg|Mux31~17_combout\ & ((\breg|XREGS[13][0]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][0]~regout\,
	datab => \breg|XREGS[13][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux31~17_combout\,
	combout => \breg|Mux31~18_combout\);

-- Location: LCCOMB_X53_Y35_N2
\ula|Equal1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~16_combout\ = (\breg|Mux31~19_combout\ & (\ulaB[0]~26_combout\ & (\ulaB[5]~27_combout\ $ (!\breg|Mux26~19_combout\)))) # (!\breg|Mux31~19_combout\ & (!\ulaB[0]~26_combout\ & (\ulaB[5]~27_combout\ $ (!\breg|Mux26~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux31~19_combout\,
	datab => \ulaB[0]~26_combout\,
	datac => \ulaB[5]~27_combout\,
	datad => \breg|Mux26~19_combout\,
	combout => \ula|Equal1~16_combout\);

-- Location: LCFF_X63_Y31_N17
\breg|XREGS[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][31]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][31]~regout\);

-- Location: LCFF_X56_Y29_N21
\breg|XREGS[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][31]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][31]~regout\);

-- Location: LCFF_X49_Y33_N13
\breg|XREGS[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][31]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][31]~regout\);

-- Location: LCFF_X48_Y33_N15
\breg|XREGS[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][31]~regout\);

-- Location: LCFF_X50_Y36_N25
\breg|XREGS[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][31]~regout\);

-- Location: LCFF_X53_Y33_N31
\breg|XREGS[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][31]~regout\);

-- Location: LCFF_X49_Y29_N17
\breg|XREGS[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][31]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][31]~regout\);

-- Location: LCFF_X48_Y30_N23
\breg|XREGS[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][6]~regout\);

-- Location: LCFF_X53_Y25_N13
\breg|XREGS[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][6]~regout\);

-- Location: LCFF_X48_Y28_N25
\breg|XREGS[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][6]~regout\);

-- Location: LCCOMB_X48_Y28_N26
\breg|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[17][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux25~2_combout\);

-- Location: LCFF_X49_Y28_N31
\breg|XREGS[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][6]~regout\);

-- Location: LCCOMB_X48_Y28_N20
\breg|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux25~2_combout\ & (\breg|XREGS[29][6]~regout\)) # (!\breg|Mux25~2_combout\ & ((\breg|XREGS[21][6]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][6]~regout\,
	datab => \breg|XREGS[21][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux25~2_combout\,
	combout => \breg|Mux25~3_combout\);

-- Location: LCFF_X57_Y28_N15
\breg|XREGS[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][6]~regout\);

-- Location: LCCOMB_X56_Y26_N22
\breg|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][6]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux25~4_combout\);

-- Location: LCCOMB_X57_Y28_N4
\breg|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux25~4_combout\ & (\breg|XREGS[30][6]~regout\)) # (!\breg|Mux25~4_combout\ & ((\breg|XREGS[26][6]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[30][6]~regout\,
	datac => \breg|XREGS[26][6]~regout\,
	datad => \breg|Mux25~4_combout\,
	combout => \breg|Mux25~5_combout\);

-- Location: LCFF_X56_Y29_N3
\breg|XREGS[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][6]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][6]~regout\);

-- Location: LCFF_X49_Y34_N23
\breg|XREGS[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][6]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][6]~regout\);

-- Location: LCCOMB_X60_Y30_N26
\breg|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][6]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][6]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][6]~regout\,
	datac => \breg|XREGS[24][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux25~6_combout\);

-- Location: LCCOMB_X60_Y30_N20
\breg|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux25~6_combout\ & ((\breg|XREGS[28][6]~regout\))) # (!\breg|Mux25~6_combout\ & (\breg|XREGS[20][6]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[28][6]~regout\,
	datad => \breg|Mux25~6_combout\,
	combout => \breg|Mux25~7_combout\);

-- Location: LCCOMB_X57_Y28_N22
\breg|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|Mux25~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux25~5_combout\,
	datad => \breg|Mux25~7_combout\,
	combout => \breg|Mux25~8_combout\);

-- Location: LCFF_X58_Y25_N29
\breg|XREGS[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][6]~regout\);

-- Location: LCCOMB_X53_Y25_N24
\breg|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][6]~regout\,
	datab => \breg|XREGS[19][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux25~9_combout\);

-- Location: LCCOMB_X57_Y25_N24
\breg|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux25~9_combout\ & ((\breg|XREGS[31][6]~regout\))) # (!\breg|Mux25~9_combout\ & (\breg|XREGS[27][6]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][6]~regout\,
	datab => \breg|XREGS[31][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux25~9_combout\,
	combout => \breg|Mux25~10_combout\);

-- Location: LCCOMB_X57_Y28_N20
\breg|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux25~8_combout\ & (\breg|Mux25~10_combout\)) # (!\breg|Mux25~8_combout\ & ((\breg|Mux25~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux25~10_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux25~3_combout\,
	datad => \breg|Mux25~8_combout\,
	combout => \breg|Mux25~11_combout\);

-- Location: LCFF_X53_Y28_N25
\breg|XREGS[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][6]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][6]~regout\);

-- Location: LCFF_X51_Y35_N13
\breg|XREGS[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][6]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][6]~regout\);

-- Location: LCFF_X50_Y26_N17
\breg|XREGS[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][6]~feeder_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][6]~regout\);

-- Location: LCCOMB_X50_Y26_N18
\breg|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[14][6]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[12][6]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][6]~regout\,
	datab => \breg|XREGS[14][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux25~17_combout\);

-- Location: LCFF_X51_Y26_N1
\breg|XREGS[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][6]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][6]~regout\);

-- Location: LCCOMB_X50_Y26_N28
\breg|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux25~17_combout\ & (\breg|XREGS[15][6]~regout\)) # (!\breg|Mux25~17_combout\ & ((\breg|XREGS[13][6]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][6]~regout\,
	datab => \breg|XREGS[13][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux25~17_combout\,
	combout => \breg|Mux25~18_combout\);

-- Location: LCCOMB_X48_Y30_N22
\breg|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[10][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[8][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[8][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux57~0_combout\);

-- Location: LCCOMB_X52_Y28_N10
\breg|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux57~0_combout\ & ((\breg|XREGS[11][6]~regout\))) # (!\breg|Mux57~0_combout\ & (\breg|XREGS[9][6]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][6]~regout\,
	datab => \breg|XREGS[11][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux57~0_combout\,
	combout => \breg|Mux57~1_combout\);

-- Location: LCCOMB_X48_Y33_N14
\breg|Mux32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][31]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[19][31]~regout\,
	datac => \breg|XREGS[23][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux32~7_combout\);

-- Location: LCCOMB_X49_Y33_N14
\breg|Mux32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux32~7_combout\ & ((\breg|XREGS[31][31]~regout\))) # (!\breg|Mux32~7_combout\ & (\breg|XREGS[27][31]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[31][31]~regout\,
	datad => \breg|Mux32~7_combout\,
	combout => \breg|Mux32~8_combout\);

-- Location: LCCOMB_X49_Y36_N22
\breg|Mux32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[5][31]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[4][31]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[5][31]~regout\,
	datac => \breg|XREGS[4][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux32~12_combout\);

-- Location: LCCOMB_X49_Y36_N12
\breg|Mux32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux32~12_combout\ & ((\breg|XREGS[7][31]~regout\))) # (!\breg|Mux32~12_combout\ & (\breg|XREGS[6][31]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[7][31]~regout\,
	datad => \breg|Mux32~12_combout\,
	combout => \breg|Mux32~13_combout\);

-- Location: LCCOMB_X53_Y36_N18
\ula|Equal1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~17_combout\ = (\breg|Mux25~19_combout\ & (\ulaB[6]~28_combout\ & (\breg|Mux0~19_combout\ $ (!\ulaB[31]~29_combout\)))) # (!\breg|Mux25~19_combout\ & (!\ulaB[6]~28_combout\ & (\breg|Mux0~19_combout\ $ (!\ulaB[31]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux25~19_combout\,
	datab => \breg|Mux0~19_combout\,
	datac => \ulaB[6]~28_combout\,
	datad => \ulaB[31]~29_combout\,
	combout => \ula|Equal1~17_combout\);

-- Location: LCFF_X58_Y32_N25
\breg|XREGS[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][7]~regout\);

-- Location: LCFF_X49_Y33_N21
\breg|XREGS[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][7]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][7]~regout\);

-- Location: LCFF_X48_Y33_N31
\breg|XREGS[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][7]~regout\);

-- Location: LCCOMB_X48_Y33_N30
\breg|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][7]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][7]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[19][7]~regout\,
	datac => \breg|XREGS[23][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux24~12_combout\);

-- Location: LCCOMB_X47_Y33_N2
\breg|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux24~12_combout\ & (\breg|XREGS[31][7]~regout\)) # (!\breg|Mux24~12_combout\ & ((\breg|XREGS[27][7]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][7]~regout\,
	datab => \breg|XREGS[27][7]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux24~12_combout\,
	combout => \breg|Mux24~13_combout\);

-- Location: LCFF_X51_Y30_N11
\breg|XREGS[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][7]~regout\);

-- Location: LCCOMB_X52_Y29_N20
\breg|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[5][7]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|XREGS[4][7]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[5][7]~regout\,
	datac => \breg|XREGS[4][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux24~17_combout\);

-- Location: LCFF_X48_Y29_N1
\breg|XREGS[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][7]~regout\);

-- Location: LCFF_X48_Y29_N27
\breg|XREGS[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][7]~regout\);

-- Location: LCFF_X52_Y36_N27
\breg|XREGS[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][7]~regout\);

-- Location: LCCOMB_X48_Y29_N26
\breg|Mux24~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~22_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[13][7]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][7]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[13][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux24~22_combout\);

-- Location: LCFF_X49_Y36_N29
\breg|XREGS[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][7]~regout\);

-- Location: LCCOMB_X48_Y29_N0
\breg|Mux24~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~23_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux24~22_combout\ & (\breg|XREGS[15][7]~regout\)) # (!\breg|Mux24~22_combout\ & ((\breg|XREGS[14][7]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux24~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][7]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[14][7]~regout\,
	datad => \breg|Mux24~22_combout\,
	combout => \breg|Mux24~23_combout\);

-- Location: LCFF_X48_Y30_N27
\breg|XREGS[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][8]~feeder_combout\,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][8]~regout\);

-- Location: LCFF_X54_Y28_N9
\breg|XREGS[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][8]~regout\);

-- Location: LCFF_X56_Y34_N9
\breg|XREGS[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][8]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][8]~regout\);

-- Location: LCFF_X57_Y28_N17
\breg|XREGS[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][8]~regout\);

-- Location: LCFF_X61_Y31_N7
\breg|XREGS[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][8]~regout\);

-- Location: LCFF_X54_Y37_N5
\breg|XREGS[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][8]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][8]~regout\);

-- Location: LCFF_X50_Y26_N31
\breg|XREGS[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][8]~regout\);

-- Location: LCFF_X48_Y34_N7
\breg|XREGS[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][8]~feeder_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][8]~regout\);

-- Location: LCFF_X50_Y26_N25
\breg|XREGS[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][8]~regout\);

-- Location: LCCOMB_X47_Y28_N30
\breg|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[14][8]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[12][8]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][8]~regout\,
	datab => \breg|XREGS[14][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux23~17_combout\);

-- Location: LCFF_X51_Y26_N7
\breg|XREGS[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][8]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][8]~regout\);

-- Location: LCCOMB_X47_Y28_N12
\breg|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux23~17_combout\ & ((\breg|XREGS[15][8]~regout\))) # (!\breg|Mux23~17_combout\ & (\breg|XREGS[13][8]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][8]~regout\,
	datab => \breg|XREGS[15][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux23~17_combout\,
	combout => \breg|Mux23~18_combout\);

-- Location: LCCOMB_X61_Y31_N6
\breg|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][8]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[18][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux55~2_combout\);

-- Location: LCCOMB_X57_Y27_N2
\breg|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux55~2_combout\ & (\breg|XREGS[30][8]~regout\)) # (!\breg|Mux55~2_combout\ & ((\breg|XREGS[26][8]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[30][8]~regout\,
	datac => \breg|XREGS[26][8]~regout\,
	datad => \breg|Mux55~2_combout\,
	combout => \breg|Mux55~3_combout\);

-- Location: LCCOMB_X54_Y28_N8
\breg|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][8]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][8]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[25][8]~regout\,
	datac => \breg|XREGS[17][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux55~4_combout\);

-- Location: LCCOMB_X54_Y28_N26
\breg|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~5_combout\ = (\breg|Mux55~4_combout\ & ((\breg|XREGS[29][8]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux55~4_combout\ & (((\breg|XREGS[21][8]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][8]~regout\,
	datab => \breg|Mux55~4_combout\,
	datac => \breg|XREGS[21][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux55~5_combout\);

-- Location: LCCOMB_X51_Y26_N28
\breg|Mux55~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[13][8]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[12][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][8]~regout\,
	datab => \breg|XREGS[12][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux55~17_combout\);

-- Location: LCCOMB_X52_Y26_N30
\breg|Mux55~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux55~17_combout\ & ((\breg|XREGS[15][8]~regout\))) # (!\breg|Mux55~17_combout\ & (\breg|XREGS[14][8]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][8]~regout\,
	datab => \breg|XREGS[15][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux55~17_combout\,
	combout => \breg|Mux55~18_combout\);

-- Location: LCCOMB_X52_Y29_N6
\breg|Mux56~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~15_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[7][7]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[5][7]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][7]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[7][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux56~15_combout\);

-- Location: LCCOMB_X50_Y36_N6
\breg|Mux56~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~21_combout\ = (\breg|Mux58~4_combout\) # ((\breg|Mux56~14_combout\ & ((\breg|XREGS[3][7]~regout\) # (!\breg|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][7]~regout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux58~6_combout\,
	datad => \breg|Mux56~14_combout\,
	combout => \breg|Mux56~21_combout\);

-- Location: LCCOMB_X49_Y36_N20
\breg|Mux56~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~23_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[14][7]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[12][7]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][7]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[12][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux56~23_combout\);

-- Location: LCCOMB_X49_Y36_N30
\breg|Mux56~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~24_combout\ = (\breg|Mux56~23_combout\ & (((\breg|XREGS[15][7]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux56~23_combout\ & (\breg|XREGS[13][7]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][7]~regout\,
	datab => \breg|XREGS[15][7]~regout\,
	datac => \breg|Mux56~23_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux56~24_combout\);

-- Location: LCCOMB_X54_Y36_N10
\ula|Equal1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~18_combout\ = (\ulaB[7]~31_combout\ & (\breg|Mux24~24_combout\ & (\ulaB[8]~30_combout\ $ (!\breg|Mux23~19_combout\)))) # (!\ulaB[7]~31_combout\ & (!\breg|Mux24~24_combout\ & (\ulaB[8]~30_combout\ $ (!\breg|Mux23~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[7]~31_combout\,
	datab => \breg|Mux24~24_combout\,
	datac => \ulaB[8]~30_combout\,
	datad => \breg|Mux23~19_combout\,
	combout => \ula|Equal1~18_combout\);

-- Location: LCCOMB_X53_Y35_N24
\ula|Equal1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~19_combout\ = (\ula|Equal1~17_combout\ & (\ula|Equal1~16_combout\ & (\ula|Equal1~15_combout\ & \ula|Equal1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Equal1~17_combout\,
	datab => \ula|Equal1~16_combout\,
	datac => \ula|Equal1~15_combout\,
	datad => \ula|Equal1~18_combout\,
	combout => \ula|Equal1~19_combout\);

-- Location: LCCOMB_X53_Y35_N10
\ula|Equal1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal1~20_combout\ = (\ula|Equal1~0_combout\ & (\ula|Equal1~10_combout\ & (\ula|Equal1~19_combout\ & \ula|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Equal1~0_combout\,
	datab => \ula|Equal1~10_combout\,
	datac => \ula|Equal1~19_combout\,
	datad => \ula|Equal1~5_combout\,
	combout => \ula|Equal1~20_combout\);

-- Location: LCCOMB_X53_Y35_N28
\ula|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~0_combout\ = (\ula|Equal1~20_combout\ & (\ula_cnt|opcode.SEQ_OP~combout\)) # (!\ula|Equal1~20_combout\ & ((\ula_cnt|opcode.SNE_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.SEQ_OP~combout\,
	datac => \ula_cnt|opcode.SNE_OP~combout\,
	datad => \ula|Equal1~20_combout\,
	combout => \ula|Selector31~0_combout\);

-- Location: LCCOMB_X56_Y30_N10
\ula|Selector31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~1_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector30~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux63~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector30~0_combout\,
	datad => \breg|Mux63~19_combout\,
	combout => \ula|Selector31~1_combout\);

-- Location: LCCOMB_X57_Y34_N16
\ula|ShiftRight1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~10_combout\ = (!\ulaB[29]~24_combout\ & (!\ulaB[30]~25_combout\ & (!\ulaB[27]~22_combout\ & !\ulaB[28]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[29]~24_combout\,
	datab => \ulaB[30]~25_combout\,
	datac => \ulaB[27]~22_combout\,
	datad => \ulaB[28]~23_combout\,
	combout => \ula|ShiftRight1~10_combout\);

-- Location: LCCOMB_X58_Y35_N6
\ula|ShiftRight1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~25_combout\ = (!\ulaB[1]~3_combout\ & ((\ulaB[0]~26_combout\ & ((\breg|Mux30~19_combout\))) # (!\ulaB[0]~26_combout\ & (\breg|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \breg|Mux31~19_combout\,
	datad => \breg|Mux30~19_combout\,
	combout => \ula|ShiftRight1~25_combout\);

-- Location: LCCOMB_X58_Y31_N10
\ula|ShiftRight1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~39_combout\ = (\ulaB[1]~3_combout\ & ((\ulaB[0]~26_combout\ & (\breg|Mux23~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux24~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux23~19_combout\,
	datab => \ulaB[0]~26_combout\,
	datac => \breg|Mux24~24_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftRight1~39_combout\);

-- Location: LCCOMB_X57_Y38_N10
\ula|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~1_combout\ = (\ula|ShiftRight0~45_combout\ & ((\ulaB[0]~26_combout\ & ((\ula|ShiftRight0~9_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftRight1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datab => \ula|ShiftRight0~45_combout\,
	datac => \ula|ShiftRight1~33_combout\,
	datad => \ula|ShiftRight0~9_combout\,
	combout => \ula|Selector30~1_combout\);

-- Location: LCCOMB_X58_Y38_N24
\ula|Selector30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~6_combout\ = (\breg|Mux30~19_combout\ & ((\ulaB[1]~3_combout\ & (\ula_cnt|opcode.AND_OP~combout\)) # (!\ulaB[1]~3_combout\ & ((\ula_cnt|opcode.XOR_OP~combout\))))) # (!\breg|Mux30~19_combout\ & (\ulaB[1]~3_combout\ & 
-- ((\ula_cnt|opcode.XOR_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux30~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector30~6_combout\);

-- Location: LCCOMB_X58_Y38_N10
\ula|Selector30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~10_combout\ = (\ula|ShiftLeft0~5_combout\ & (!\ula|ShiftRight0~13_combout\ & (!\ulaB[4]~4_combout\ & \ula|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~5_combout\,
	datab => \ula|ShiftRight0~13_combout\,
	datac => \ulaB[4]~4_combout\,
	datad => \ula|Selector0~0_combout\,
	combout => \ula|Selector30~10_combout\);

-- Location: LCCOMB_X56_Y37_N6
\ula|Selector29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~3_combout\ = (\ula|ShiftRight1~67_combout\ & \ula|ShiftLeft0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~67_combout\,
	datad => \ula|ShiftLeft0~7_combout\,
	combout => \ula|Selector29~3_combout\);

-- Location: LCCOMB_X58_Y36_N6
\ula|Selector29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~5_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\ulaB[2]~2_combout\) # (\breg|Mux29~19_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[2]~2_combout\ $ (\breg|Mux29~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.OR_OP~combout\,
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ulaB[2]~2_combout\,
	datad => \breg|Mux29~19_combout\,
	combout => \ula|Selector29~5_combout\);

-- Location: LCCOMB_X58_Y37_N16
\ula|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~36_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftRight1~34_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftRight0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight1~34_combout\,
	datad => \ula|ShiftRight0~19_combout\,
	combout => \ula|ShiftRight0~36_combout\);

-- Location: LCCOMB_X59_Y36_N18
\ula|Selector28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|Mux28~19_combout\) # ((\ulaB[3]~5_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux28~19_combout\ $ (\ulaB[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux28~19_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector28~3_combout\);

-- Location: LCCOMB_X58_Y37_N12
\ula|Selector28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~4_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~6_combout\) # ((\ula|Add1~6_combout\ & \ula_cnt|opcode.SUB_OP~combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Add1~6_combout\ & (\ula_cnt|opcode.SUB_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula|Add1~6_combout\,
	datac => \ula_cnt|opcode.SUB_OP~combout\,
	datad => \ula|Add0~6_combout\,
	combout => \ula|Selector28~4_combout\);

-- Location: LCCOMB_X58_Y37_N14
\ula|Selector28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~5_combout\ = (\ula|Selector28~4_combout\) # ((\ula_cnt|opcode.AND_OP~combout\ & (\ulaB[3]~5_combout\ & \breg|Mux28~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.AND_OP~combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \breg|Mux28~19_combout\,
	datad => \ula|Selector28~4_combout\,
	combout => \ula|Selector28~5_combout\);

-- Location: LCCOMB_X58_Y37_N24
\ula|Selector28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~6_combout\ = (\ula|Selector28~5_combout\) # ((\ula|Selector17~0_combout\) # (\ula|Selector28~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Selector28~5_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector28~3_combout\,
	combout => \ula|Selector28~6_combout\);

-- Location: LCCOMB_X56_Y35_N12
\ula|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~1_combout\ = (\ula|Selector17~4_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight1~23_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ula|ShiftRight1~23_combout\,
	datac => \ula|ShiftRight1~32_combout\,
	datad => \ula|Selector17~4_combout\,
	combout => \ula|Selector27~1_combout\);

-- Location: LCCOMB_X58_Y36_N18
\ula|Selector27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~2_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[4]~4_combout\) # ((\breg|Mux27~19_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[4]~4_combout\ $ (\breg|Mux27~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~4_combout\,
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \ula_cnt|opcode.XOR_OP~combout\,
	datad => \breg|Mux27~19_combout\,
	combout => \ula|Selector27~2_combout\);

-- Location: LCCOMB_X58_Y31_N4
\ula|ShiftLeft0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~10_combout\ = (\ulaB[0]~26_combout\ & ((\ulaB[1]~3_combout\ & (\breg|Mux30~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux28~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux30~19_combout\,
	datab => \ulaB[0]~26_combout\,
	datac => \breg|Mux28~19_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X57_Y38_N16
\ula|ShiftRight1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~59_combout\ = (\ulaB[2]~2_combout\ & (((\breg|Mux0~19_combout\)))) # (!\ulaB[2]~2_combout\ & ((\ulaB[1]~3_combout\ & ((\breg|Mux0~19_combout\))) # (!\ulaB[1]~3_combout\ & (\ula|ShiftRight0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~14_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \breg|Mux0~19_combout\,
	combout => \ula|ShiftRight1~59_combout\);

-- Location: LCCOMB_X56_Y38_N14
\ula|ShiftRight1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~60_combout\ = (\ulaB[3]~5_combout\ & (\ula|ShiftRight1~59_combout\)) # (!\ulaB[3]~5_combout\ & ((\ula|Selector18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight1~59_combout\,
	datad => \ula|Selector18~1_combout\,
	combout => \ula|ShiftRight1~60_combout\);

-- Location: LCCOMB_X56_Y38_N12
\ula|Selector26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~7_combout\ = (\ula|Selector29~9_combout\ & ((\ula|ShiftRight0~41_combout\) # ((\ula|Selector17~2_combout\ & \ula|ShiftRight1~60_combout\)))) # (!\ula|Selector29~9_combout\ & (\ula|Selector17~2_combout\ & (\ula|ShiftRight1~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector29~9_combout\,
	datab => \ula|Selector17~2_combout\,
	datac => \ula|ShiftRight1~60_combout\,
	datad => \ula|ShiftRight0~41_combout\,
	combout => \ula|Selector26~7_combout\);

-- Location: LCCOMB_X53_Y36_N30
\ula|Selector25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~2_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|Mux25~19_combout\) # (\ulaB[6]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux25~19_combout\,
	datab => \ulaB[6]~28_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector25~2_combout\);

-- Location: LCCOMB_X54_Y36_N12
\ula|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~0_combout\ = (!\ula|Selector17~3_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight0~38_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~38_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight0~36_combout\,
	datad => \ula|Selector17~3_combout\,
	combout => \ula|Selector24~0_combout\);

-- Location: LCCOMB_X57_Y36_N24
\ula|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~44_combout\ = (\ula|ShiftRight1~64_combout\) # ((\ula|ShiftRight1~63_combout\ & !\ula|ShiftLeft0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~63_combout\,
	datab => \ula|ShiftLeft0~20_combout\,
	datad => \ula|ShiftRight1~64_combout\,
	combout => \ula|ShiftRight0~44_combout\);

-- Location: LCCOMB_X56_Y35_N10
\ula|Selector23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~2_combout\ = (!\ulaB[3]~5_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight1~13_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ula|ShiftRight1~13_combout\,
	datac => \ula|ShiftRight1~16_combout\,
	datad => \ulaB[3]~5_combout\,
	combout => \ula|Selector23~2_combout\);

-- Location: LCCOMB_X56_Y35_N16
\ula|Selector23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~3_combout\ = (\ula|Selector23~2_combout\ & (((\ula|Selector17~2_combout\) # (\ula|Selector29~9_combout\)))) # (!\ula|Selector23~2_combout\ & (\ula|ShiftRight1~63_combout\ & (\ula|Selector17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector23~2_combout\,
	datab => \ula|ShiftRight1~63_combout\,
	datac => \ula|Selector17~2_combout\,
	datad => \ula|Selector29~9_combout\,
	combout => \ula|Selector23~3_combout\);

-- Location: LCCOMB_X59_Y36_N2
\ula|Selector23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~5_combout\ = (\ula_cnt|opcode.OR_OP~combout\) # ((\breg|Mux23~19_combout\ & (\ula_cnt|opcode.AND_OP~combout\)) # (!\breg|Mux23~19_combout\ & ((\ula_cnt|opcode.XOR_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux23~19_combout\,
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector23~5_combout\);

-- Location: LCCOMB_X59_Y38_N6
\ula|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~0_combout\ = (!\ula|Selector17~3_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight1~38_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ula|ShiftRight1~38_combout\,
	datac => \ula|ShiftRight1~58_combout\,
	datad => \ula|Selector17~3_combout\,
	combout => \ula|Selector22~0_combout\);

-- Location: LCCOMB_X59_Y35_N20
\ula|Selector20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[11]~6_combout\) # ((\breg|Mux20~19_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[11]~6_combout\ $ (\breg|Mux20~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[11]~6_combout\,
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \ula_cnt|opcode.XOR_OP~combout\,
	datad => \breg|Mux20~19_combout\,
	combout => \ula|Selector20~3_combout\);

-- Location: LCCOMB_X54_Y35_N10
\ula|Selector20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~7_combout\ = (\ula|Selector4~4_combout\ & ((\ula|Selector17~2_combout\) # ((\ula|ShiftLeft0~41_combout\ & \ula|Selector29~2_combout\)))) # (!\ula|Selector4~4_combout\ & (\ula|ShiftLeft0~41_combout\ & ((\ula|Selector29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~4_combout\,
	datab => \ula|ShiftLeft0~41_combout\,
	datac => \ula|Selector17~2_combout\,
	datad => \ula|Selector29~2_combout\,
	combout => \ula|Selector20~7_combout\);

-- Location: LCCOMB_X60_Y38_N20
\ula|Selector20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~9_combout\ = (\breg|Mux0~19_combout\ & ((\ulaB[2]~2_combout\) # (\ulaB[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \breg|Mux0~19_combout\,
	combout => \ula|Selector20~9_combout\);

-- Location: LCCOMB_X60_Y38_N6
\ula|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~0_combout\ = (\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~26_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~43_combout\,
	datad => \ula|ShiftLeft0~26_combout\,
	combout => \ula|Selector11~0_combout\);

-- Location: LCCOMB_X60_Y38_N12
\ula|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~44_combout\ = (\ulaB[3]~5_combout\ & (\ula|ShiftLeft0~13_combout\)) # (!\ulaB[3]~5_combout\ & ((\ula|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datac => \ula|ShiftLeft0~13_combout\,
	datad => \ula|Selector11~0_combout\,
	combout => \ula|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X57_Y38_N4
\ula|Selector18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~5_combout\ = (\ula|Selector17~2_combout\ & ((\ula|ShiftRight0~13_combout\ & ((\breg|Mux0~19_combout\))) # (!\ula|ShiftRight0~13_combout\ & (\ula|ShiftRight0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~14_combout\,
	datab => \breg|Mux0~19_combout\,
	datac => \ula|ShiftRight0~13_combout\,
	datad => \ula|Selector17~2_combout\,
	combout => \ula|Selector18~5_combout\);

-- Location: LCCOMB_X58_Y36_N28
\ula|Selector17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~14_combout\ = (\ula|Selector17~2_combout\ & ((\ula|Selector16~2_combout\ & (\breg|Mux1~19_combout\)) # (!\ula|Selector16~2_combout\ & ((\breg|Mux0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux1~19_combout\,
	datab => \breg|Mux0~19_combout\,
	datac => \ula|Selector16~2_combout\,
	datad => \ula|Selector17~2_combout\,
	combout => \ula|Selector17~14_combout\);

-- Location: LCCOMB_X61_Y35_N30
\ula|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~0_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\breg|Mux15~19_combout\) # (\ulaB[16]~11_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux15~19_combout\ $ (\ulaB[16]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \breg|Mux15~19_combout\,
	datac => \ulaB[16]~11_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector15~0_combout\);

-- Location: LCCOMB_X61_Y33_N24
\ula|Selector14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~3_combout\ = (!\ula|Selector2~4_combout\ & ((\ula|ShiftRight1~43_combout\) # ((\ulaB[3]~5_combout\ & \ula|ShiftRight1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula|Selector2~4_combout\,
	datac => \ula|ShiftRight1~47_combout\,
	datad => \ula|ShiftRight1~43_combout\,
	combout => \ula|Selector14~3_combout\);

-- Location: LCCOMB_X61_Y33_N22
\ula|Selector14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~8_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~34_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~34_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add1~34_combout\,
	datad => \ula|Add0~34_combout\,
	combout => \ula|Selector14~8_combout\);

-- Location: LCCOMB_X61_Y33_N20
\ula|Selector14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~9_combout\ = (\ula|Selector14~8_combout\) # ((\ulaB[17]~13_combout\ & (\ula_cnt|opcode.AND_OP~combout\ & \breg|Mux14~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[17]~13_combout\,
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \breg|Mux14~19_combout\,
	datad => \ula|Selector14~8_combout\,
	combout => \ula|Selector14~9_combout\);

-- Location: LCCOMB_X61_Y37_N16
\ula|Selector13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~4_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[18]~12_combout\) # ((\breg|Mux13~19_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[18]~12_combout\ $ (\breg|Mux13~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[18]~12_combout\,
	datab => \breg|Mux13~19_combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector13~4_combout\);

-- Location: LCCOMB_X57_Y37_N16
\ula|Selector12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[19]~14_combout\) # ((\breg|Mux12~19_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[19]~14_combout\ $ (\breg|Mux12~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[19]~14_combout\,
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \breg|Mux12~19_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector12~3_combout\);

-- Location: LCCOMB_X54_Y38_N24
\ula|Selector10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\ulaB[21]~17_combout\) # (\breg|Mux10~19_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[21]~17_combout\ $ (\breg|Mux10~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \ulaB[21]~17_combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \breg|Mux10~19_combout\,
	combout => \ula|Selector10~3_combout\);

-- Location: LCCOMB_X57_Y39_N16
\ula|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~1_combout\ = (\ula|Selector2~4_combout\ & (\ula|ShiftRight0~43_combout\ & (\ula|Selector14~5_combout\))) # (!\ula|Selector2~4_combout\ & ((\ula|ShiftRight1~62_combout\) # ((\ula|ShiftRight0~43_combout\ & \ula|Selector14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~4_combout\,
	datab => \ula|ShiftRight0~43_combout\,
	datac => \ula|Selector14~5_combout\,
	datad => \ula|ShiftRight1~62_combout\,
	combout => \ula|Selector9~1_combout\);

-- Location: LCCOMB_X57_Y39_N10
\ula|Selector9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~2_combout\ = (\ula|Selector9~1_combout\) # ((\ula|Selector2~2_combout\) # ((\ula|ShiftLeft0~19_combout\ & \ula|Selector11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector9~1_combout\,
	datab => \ula|ShiftLeft0~19_combout\,
	datac => \ula|Selector2~2_combout\,
	datad => \ula|Selector11~2_combout\,
	combout => \ula|Selector9~2_combout\);

-- Location: LCCOMB_X51_Y36_N14
\ula|Selector8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~2_combout\ = (\ula|ShiftRight0~44_combout\ & ((\ula|Selector14~5_combout\) # ((!\ula|Selector2~4_combout\ & \ula|Selector24~7_combout\)))) # (!\ula|ShiftRight0~44_combout\ & (((!\ula|Selector2~4_combout\ & \ula|Selector24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~44_combout\,
	datab => \ula|Selector14~5_combout\,
	datac => \ula|Selector2~4_combout\,
	datad => \ula|Selector24~7_combout\,
	combout => \ula|Selector8~2_combout\);

-- Location: LCCOMB_X51_Y36_N20
\ula|Selector8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~3_combout\ = (\ula|Selector2~2_combout\) # ((\ula|Selector8~2_combout\) # ((\ula|ShiftLeft0~24_combout\ & \ula|Selector11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~2_combout\,
	datab => \ula|ShiftLeft0~24_combout\,
	datac => \ula|Selector8~2_combout\,
	datad => \ula|Selector11~2_combout\,
	combout => \ula|Selector8~3_combout\);

-- Location: LCCOMB_X51_Y36_N10
\ula|Selector8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~5_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[23]~18_combout\) # ((\breg|Mux8~19_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[23]~18_combout\ $ (\breg|Mux8~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[23]~18_combout\,
	datab => \breg|Mux8~19_combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector8~5_combout\);

-- Location: LCCOMB_X56_Y35_N2
\ula|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~0_combout\ = (\ula|Selector2~4_combout\ & (\ula|Selector14~5_combout\ & ((\ula|Selector23~2_combout\)))) # (!\ula|Selector2~4_combout\ & (((\ula|ShiftRight1~63_combout\) # (\ula|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~5_combout\,
	datab => \ula|ShiftRight1~63_combout\,
	datac => \ula|Selector2~4_combout\,
	datad => \ula|Selector23~2_combout\,
	combout => \ula|Selector7~0_combout\);

-- Location: LCCOMB_X58_Y34_N20
\ula|Selector6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~2_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[25]~21_combout\) # ((\breg|Mux6~19_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[25]~21_combout\ $ (\breg|Mux6~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[25]~21_combout\,
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \breg|Mux6~19_combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector6~2_combout\);

-- Location: LCCOMB_X57_Y38_N14
\ula|Selector2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~8_combout\ = (\ula|ShiftRight1~67_combout\ & ((\ulaB[1]~3_combout\ & ((\breg|Mux0~19_combout\))) # (!\ulaB[1]~3_combout\ & (\ula|ShiftRight0~14_combout\)))) # (!\ula|ShiftRight1~67_combout\ & (((\breg|Mux0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~14_combout\,
	datab => \ula|ShiftRight1~67_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \breg|Mux0~19_combout\,
	combout => \ula|Selector2~8_combout\);

-- Location: LCCOMB_X62_Y37_N24
\ula|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~88_combout\ = (!\ulaB[1]~3_combout\ & ((\ulaB[0]~26_combout\ & (\breg|Mux2~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux1~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datab => \breg|Mux2~19_combout\,
	datac => \breg|Mux1~19_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X62_Y37_N26
\ula|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~89_combout\ = (!\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~88_combout\) # ((\ulaB[1]~3_combout\ & \ula|ShiftLeft0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \ula|ShiftLeft0~88_combout\,
	datad => \ula|ShiftLeft0~85_combout\,
	combout => \ula|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X60_Y37_N6
\ula|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~90_combout\ = (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~89_combout\) # ((\ulaB[3]~5_combout\ & \ula|ShiftLeft0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftLeft0~72_combout\,
	datad => \ula|ShiftLeft0~89_combout\,
	combout => \ula|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X59_Y36_N20
\ula|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~2_combout\ = (\ula_cnt|opcode.OR_OP~combout\) # ((\ula_cnt|opcode.AND_OP~combout\ & \ulaB[30]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ulaB[30]~25_combout\,
	combout => \ula|Selector1~2_combout\);

-- Location: LCCOMB_X59_Y36_N6
\ula|Selector1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~3_combout\ = (\breg|Mux1~19_combout\ & ((\ula|Selector1~2_combout\) # ((\ula_cnt|opcode.SRA_OP~combout\ & !\ula|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRA_OP~combout\,
	datab => \ula|ShiftLeft0~4_combout\,
	datac => \ula|Selector1~2_combout\,
	datad => \breg|Mux1~19_combout\,
	combout => \ula|Selector1~3_combout\);

-- Location: LCCOMB_X56_Y33_N24
\ula|Selector1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~5_combout\ = (\ulaB[30]~25_combout\ & ((\ula_cnt|opcode.OR_OP~combout\) # ((\ula_cnt|opcode.XOR_OP~combout\ & !\breg|Mux1~19_combout\)))) # (!\ulaB[30]~25_combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & ((\breg|Mux1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \breg|Mux1~19_combout\,
	datad => \ulaB[30]~25_combout\,
	combout => \ula|Selector1~5_combout\);

-- Location: LCCOMB_X53_Y36_N12
\ula|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~2_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~62_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~62_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add1~62_combout\,
	datad => \ula|Add0~62_combout\,
	combout => \ula|Selector0~2_combout\);

-- Location: LCCOMB_X53_Y36_N16
\ula|Selector0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~4_combout\ = (\ula_cnt|opcode.SRA_OP~combout\) # ((\ula_cnt|opcode.OR_OP~combout\) # ((\ula_cnt|opcode.AND_OP~combout\ & \ulaB[31]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRA_OP~combout\,
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ulaB[31]~29_combout\,
	combout => \ula|Selector0~4_combout\);

-- Location: LCCOMB_X53_Y36_N10
\ula|Selector0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~5_combout\ = (\breg|Mux0~19_combout\ & ((\ula|Selector0~4_combout\) # ((\ula_cnt|opcode.SRL_OP~combout\ & !\ula|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRL_OP~combout\,
	datab => \breg|Mux0~19_combout\,
	datac => \ula|Selector0~4_combout\,
	datad => \ula|ShiftLeft0~4_combout\,
	combout => \ula|Selector0~5_combout\);

-- Location: LCCOMB_X62_Y36_N12
\ula|ShiftLeft0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~96_combout\ = (\ulaB[2]~2_combout\ & ((\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~63_combout\))) # (!\ulaB[3]~5_combout\ & (\ula|ShiftLeft0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~84_combout\,
	datad => \ula|ShiftLeft0~63_combout\,
	combout => \ula|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X51_Y36_N2
\ula_cnt|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux13~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(13)) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(12) & !\mem_i|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	combout => \ula_cnt|Mux13~0_combout\);

-- Location: LCCOMB_X56_Y36_N18
\ula_cnt|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux13~1_combout\ = (\contr|Mux9~1_combout\ & (!\gerador_imm|Mux1~1_combout\ & \ula_cnt|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux9~1_combout\,
	datac => \gerador_imm|Mux1~1_combout\,
	datad => \ula_cnt|Mux13~0_combout\,
	combout => \ula_cnt|Mux13~1_combout\);

-- Location: LCCOMB_X56_Y32_N24
\ula_cnt|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux12~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(13) & (!\gerador_imm|Mux1~1_combout\ & \contr|Mux9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datab => \gerador_imm|Mux1~1_combout\,
	datad => \contr|Mux9~1_combout\,
	combout => \ula_cnt|Mux12~0_combout\);

-- Location: LCCOMB_X56_Y36_N6
\ula_cnt|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux12~1_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(14) & (\mem_i|altsyncram_component|auto_generated|q_a\(12) & \ula_cnt|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \ula_cnt|Mux12~0_combout\,
	combout => \ula_cnt|Mux12~1_combout\);

-- Location: LCFF_X53_Y40_N17
\pcAux[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(9));

-- Location: LCFF_X53_Y40_N13
\pcAux[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(7));

-- Location: LCFF_X53_Y40_N11
\pcAux[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(6));

-- Location: LCFF_X53_Y40_N7
\pcAux[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(4));

-- Location: LCCOMB_X59_Y25_N30
\breg|Decoder0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~41_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & !\mem_i|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	combout => \breg|Decoder0~41_combout\);

-- Location: LCCOMB_X60_Y25_N4
\breg|Decoder0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~43_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & \mem_i|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	combout => \breg|Decoder0~43_combout\);

-- Location: LCFF_X53_Y40_N21
\pcAux[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(11));

-- Location: LCFF_X53_Y40_N25
\pcAux[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(13));

-- Location: LCFF_X53_Y39_N7
\pcAux[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(20));

-- Location: LCFF_X53_Y39_N11
\pcAux[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(22));

-- Location: LCFF_X53_Y39_N13
\pcAux[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(23));

-- Location: LCFF_X53_Y39_N17
\pcAux[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(25));

-- Location: LCFF_X53_Y39_N21
\pcAux[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(27));

-- Location: LCFF_X53_Y39_N25
\pcAux[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(29));

-- Location: LCCOMB_X56_Y36_N2
\ula_cnt|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux16~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(14) & (\mem_i|altsyncram_component|auto_generated|q_a\(12) & \ula_cnt|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \ula_cnt|Mux12~0_combout\,
	combout => \ula_cnt|Mux16~0_combout\);

-- Location: LCCOMB_X57_Y36_N14
\ula_cnt|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux17~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(14) & (\mem_i|altsyncram_component|auto_generated|q_a\(12) & (\gerador_imm|Mux1~1_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datac => \gerador_imm|Mux1~1_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	combout => \ula_cnt|Mux17~0_combout\);

-- Location: LCCOMB_X56_Y36_N22
\ula_cnt|opcode.SEQ_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SEQ_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((\ula_cnt|Mux13~1_combout\))) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|opcode.SEQ_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.SEQ_OP~combout\,
	datac => \ula_cnt|Mux15~2clkctrl_outclk\,
	datad => \ula_cnt|Mux13~1_combout\,
	combout => \ula_cnt|opcode.SEQ_OP~combout\);

-- Location: LCCOMB_X56_Y36_N14
\ula_cnt|opcode.SNE_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SNE_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((\ula_cnt|Mux12~1_combout\))) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|opcode.SNE_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.SNE_OP~combout\,
	datac => \ula_cnt|Mux15~2clkctrl_outclk\,
	datad => \ula_cnt|Mux12~1_combout\,
	combout => \ula_cnt|opcode.SNE_OP~combout\);

-- Location: LCCOMB_X56_Y36_N26
\ula_cnt|opcode.SGE_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SGE_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((\ula_cnt|Mux16~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|opcode.SGE_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|Mux15~2clkctrl_outclk\,
	datab => \ula_cnt|opcode.SGE_OP~combout\,
	datad => \ula_cnt|Mux16~0_combout\,
	combout => \ula_cnt|opcode.SGE_OP~combout\);

-- Location: LCCOMB_X57_Y36_N22
\ula_cnt|opcode.SLTU_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SLTU_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((\ula_cnt|Mux17~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|opcode.SLTU_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.SLTU_OP~combout\,
	datac => \ula_cnt|Mux17~0_combout\,
	datad => \ula_cnt|Mux15~2clkctrl_outclk\,
	combout => \ula_cnt|opcode.SLTU_OP~combout\);

-- Location: LCCOMB_X52_Y26_N18
\breg|XREGS[31][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[31][9]~feeder_combout\);

-- Location: LCCOMB_X60_Y32_N12
\breg|XREGS[20][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[20][9]~feeder_combout\);

-- Location: LCCOMB_X58_Y26_N12
\breg|XREGS[23][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[23][9]~feeder_combout\);

-- Location: LCCOMB_X53_Y30_N30
\breg|XREGS[28][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[28][9]~feeder_combout\);

-- Location: LCCOMB_X53_Y30_N16
\breg|XREGS[16][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[16][9]~feeder_combout\);

-- Location: LCCOMB_X51_Y34_N14
\breg|XREGS[10][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[10][9]~feeder_combout\);

-- Location: LCCOMB_X51_Y34_N24
\breg|XREGS[29][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[29][9]~feeder_combout\);

-- Location: LCCOMB_X50_Y28_N28
\breg|XREGS[30][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[30][9]~feeder_combout\);

-- Location: LCCOMB_X50_Y33_N14
\breg|XREGS[27][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[27][10]~feeder_combout\);

-- Location: LCCOMB_X57_Y25_N12
\breg|XREGS[11][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[11][10]~feeder_combout\);

-- Location: LCCOMB_X49_Y30_N4
\breg|XREGS[11][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[11][2]~feeder_combout\);

-- Location: LCCOMB_X49_Y32_N16
\breg|XREGS[9][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[9][2]~feeder_combout\);

-- Location: LCCOMB_X49_Y29_N0
\breg|XREGS[13][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[13][2]~feeder_combout\);

-- Location: LCCOMB_X53_Y27_N10
\breg|XREGS[5][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[5][2]~feeder_combout\);

-- Location: LCCOMB_X53_Y27_N8
\breg|XREGS[8][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[8][2]~feeder_combout\);

-- Location: LCCOMB_X48_Y29_N4
\breg|XREGS[13][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[13][1]~feeder_combout\);

-- Location: LCCOMB_X48_Y29_N10
\breg|XREGS[14][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[14][1]~feeder_combout\);

-- Location: LCCOMB_X52_Y30_N2
\breg|XREGS[3][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[3][1]~feeder_combout\);

-- Location: LCCOMB_X52_Y27_N10
\breg|XREGS[11][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[11][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y30_N12
\breg|XREGS[25][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[25][4]~feeder_combout\);

-- Location: LCCOMB_X62_Y31_N24
\breg|XREGS[29][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[29][4]~feeder_combout\);

-- Location: LCCOMB_X47_Y30_N20
\breg|XREGS[5][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[5][4]~feeder_combout\);

-- Location: LCCOMB_X54_Y31_N10
\breg|XREGS[28][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[28][4]~feeder_combout\);

-- Location: LCCOMB_X49_Y32_N12
\breg|XREGS[9][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[9][4]~feeder_combout\);

-- Location: LCCOMB_X48_Y32_N22
\breg|XREGS[13][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[13][3]~feeder_combout\);

-- Location: LCCOMB_X62_Y34_N8
\breg|XREGS[17][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[17][3]~feeder_combout\);

-- Location: LCCOMB_X62_Y30_N2
\breg|XREGS[22][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[22][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[22][12]~feeder_combout\);

-- Location: LCCOMB_X63_Y30_N10
\breg|XREGS[30][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[30][12]~feeder_combout\);

-- Location: LCCOMB_X52_Y27_N6
\breg|XREGS[11][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[11][12]~feeder_combout\);

-- Location: LCCOMB_X50_Y34_N8
\breg|XREGS[29][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[29][12]~feeder_combout\);

-- Location: LCCOMB_X49_Y34_N2
\breg|XREGS[16][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[16][11]~feeder_combout\);

-- Location: LCCOMB_X49_Y34_N0
\breg|XREGS[28][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[28][11]~feeder_combout\);

-- Location: LCCOMB_X48_Y31_N20
\breg|XREGS[12][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[12][11]~feeder_combout\);

-- Location: LCCOMB_X50_Y33_N6
\breg|XREGS[27][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[27][11]~feeder_combout\);

-- Location: LCCOMB_X51_Y28_N6
\breg|XREGS[26][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[26][11]~feeder_combout\);

-- Location: LCCOMB_X51_Y28_N16
\breg|XREGS[18][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[18][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[18][11]~feeder_combout\);

-- Location: LCCOMB_X60_Y27_N8
\breg|XREGS[10][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[10][11]~feeder_combout\);

-- Location: LCCOMB_X48_Y29_N28
\breg|XREGS[14][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[14][13]~feeder_combout\);

-- Location: LCCOMB_X54_Y26_N10
\breg|XREGS[27][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[27][13]~feeder_combout\);

-- Location: LCCOMB_X61_Y35_N24
\breg|XREGS[26][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[26][13]~feeder_combout\);

-- Location: LCCOMB_X61_Y27_N10
\breg|XREGS[21][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[21][13]~feeder_combout\);

-- Location: LCCOMB_X61_Y27_N24
\breg|XREGS[3][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[3][13]~feeder_combout\);

-- Location: LCCOMB_X62_Y27_N24
\breg|XREGS[22][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[22][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[22][13]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N8
\breg|XREGS[20][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[20][14]~feeder_combout\);

-- Location: LCCOMB_X47_Y28_N6
\breg|XREGS[7][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[7][14]~feeder_combout\);

-- Location: LCCOMB_X53_Y25_N4
\breg|XREGS[31][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[31][14]~feeder_combout\);

-- Location: LCCOMB_X60_Y31_N16
\breg|XREGS[20][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[20][16]~feeder_combout\);

-- Location: LCCOMB_X62_Y28_N28
\breg|XREGS[13][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[13][16]~feeder_combout\);

-- Location: LCCOMB_X53_Y27_N30
\breg|XREGS[5][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[5][16]~feeder_combout\);

-- Location: LCCOMB_X62_Y30_N12
\breg|XREGS[22][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[22][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[22][15]~feeder_combout\);

-- Location: LCCOMB_X62_Y31_N16
\breg|XREGS[29][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[29][15]~feeder_combout\);

-- Location: LCCOMB_X60_Y25_N22
\breg|XREGS[10][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[10][15]~feeder_combout\);

-- Location: LCCOMB_X58_Y25_N20
\breg|XREGS[17][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[17][15]~feeder_combout\);

-- Location: LCCOMB_X62_Y34_N12
\breg|XREGS[13][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[13][17]~feeder_combout\);

-- Location: LCCOMB_X61_Y29_N24
\breg|XREGS[20][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[20][17]~feeder_combout\);

-- Location: LCCOMB_X61_Y29_N6
\breg|XREGS[16][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[16][17]~feeder_combout\);

-- Location: LCCOMB_X60_Y29_N14
\breg|XREGS[1][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[1][18]~feeder_combout\);

-- Location: LCCOMB_X63_Y33_N6
\breg|XREGS[30][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[30][20]~feeder_combout\);

-- Location: LCCOMB_X62_Y30_N20
\breg|XREGS[22][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[22][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[22][20]~feeder_combout\);

-- Location: LCCOMB_X58_Y27_N4
\breg|XREGS[20][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[20][20]~feeder_combout\);

-- Location: LCCOMB_X47_Y32_N6
\breg|XREGS[11][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[11][20]~feeder_combout\);

-- Location: LCCOMB_X51_Y29_N12
\breg|XREGS[7][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[7][19]~feeder_combout\);

-- Location: LCCOMB_X47_Y29_N12
\breg|XREGS[9][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[9][19]~feeder_combout\);

-- Location: LCCOMB_X63_Y33_N8
\breg|XREGS[30][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[30][19]~feeder_combout\);

-- Location: LCCOMB_X61_Y31_N28
\breg|XREGS[22][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[22][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[22][19]~feeder_combout\);

-- Location: LCCOMB_X63_Y29_N24
\breg|XREGS[16][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[16][19]~feeder_combout\);

-- Location: LCCOMB_X57_Y25_N0
\breg|XREGS[31][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[31][19]~feeder_combout\);

-- Location: LCCOMB_X61_Y26_N10
\breg|XREGS[28][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[28][19]~feeder_combout\);

-- Location: LCCOMB_X56_Y25_N26
\breg|XREGS[19][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[19][19]~feeder_combout\);

-- Location: LCCOMB_X60_Y31_N20
\breg|XREGS[9][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[9][21]~feeder_combout\);

-- Location: LCCOMB_X59_Y27_N12
\breg|XREGS[6][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[6][21]~feeder_combout\);

-- Location: LCCOMB_X54_Y27_N24
\breg|XREGS[3][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[3][22]~feeder_combout\);

-- Location: LCCOMB_X59_Y26_N20
\breg|XREGS[21][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[21][22]~feeder_combout\);

-- Location: LCCOMB_X48_Y30_N28
\breg|XREGS[9][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[9][22]~feeder_combout\);

-- Location: LCCOMB_X53_Y25_N0
\breg|XREGS[31][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[31][22]~feeder_combout\);

-- Location: LCCOMB_X62_Y35_N24
\breg|XREGS[30][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[30][22]~feeder_combout\);

-- Location: LCCOMB_X62_Y28_N20
\breg|XREGS[15][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[15][22]~feeder_combout\);

-- Location: LCCOMB_X62_Y28_N16
\breg|XREGS[13][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[13][22]~feeder_combout\);

-- Location: LCCOMB_X63_Y33_N16
\breg|XREGS[30][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[30][24]~feeder_combout\);

-- Location: LCCOMB_X61_Y28_N26
\breg|XREGS[16][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[16][24]~feeder_combout\);

-- Location: LCCOMB_X54_Y27_N2
\breg|XREGS[10][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[10][24]~feeder_combout\);

-- Location: LCCOMB_X63_Y31_N26
\breg|XREGS[21][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[21][23]~feeder_combout\);

-- Location: LCCOMB_X57_Y31_N30
\breg|XREGS[14][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[14][23]~feeder_combout\);

-- Location: LCCOMB_X57_Y31_N18
\breg|XREGS[15][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[15][23]~feeder_combout\);

-- Location: LCCOMB_X48_Y31_N26
\breg|XREGS[12][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[12][23]~feeder_combout\);

-- Location: LCCOMB_X52_Y27_N2
\breg|XREGS[10][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[10][23]~feeder_combout\);

-- Location: LCCOMB_X51_Y36_N22
\breg|XREGS[26][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[26][23]~feeder_combout\);

-- Location: LCCOMB_X50_Y28_N30
\breg|XREGS[22][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[22][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[22][23]~feeder_combout\);

-- Location: LCCOMB_X51_Y25_N22
\breg|XREGS[31][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[31][23]~feeder_combout\);

-- Location: LCCOMB_X49_Y32_N8
\breg|XREGS[9][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[9][23]~feeder_combout\);

-- Location: LCCOMB_X49_Y33_N8
\breg|XREGS[27][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[27][25]~feeder_combout\);

-- Location: LCCOMB_X50_Y26_N0
\breg|XREGS[12][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[12][25]~feeder_combout\);

-- Location: LCCOMB_X60_Y26_N20
\breg|XREGS[29][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[29][25]~feeder_combout\);

-- Location: LCCOMB_X58_Y26_N28
\breg|XREGS[23][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[23][26]~feeder_combout\);

-- Location: LCCOMB_X62_Y36_N18
\breg|XREGS[15][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[15][28]~feeder_combout\);

-- Location: LCCOMB_X65_Y30_N10
\breg|XREGS[30][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[30][28]~feeder_combout\);

-- Location: LCCOMB_X47_Y33_N18
\breg|XREGS[6][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[6][28]~feeder_combout\);

-- Location: LCCOMB_X47_Y30_N22
\breg|XREGS[5][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[5][28]~feeder_combout\);

-- Location: LCCOMB_X63_Y32_N10
\breg|XREGS[12][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[12][28]~feeder_combout\);

-- Location: LCCOMB_X61_Y34_N4
\breg|XREGS[29][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[29][28]~feeder_combout\);

-- Location: LCCOMB_X58_Y29_N24
\breg|XREGS[6][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[6][27]~feeder_combout\);

-- Location: LCCOMB_X54_Y27_N30
\breg|XREGS[10][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[10][27]~feeder_combout\);

-- Location: LCCOMB_X59_Y28_N26
\breg|XREGS[12][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[12][27]~feeder_combout\);

-- Location: LCCOMB_X49_Y29_N4
\breg|XREGS[13][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[13][27]~feeder_combout\);

-- Location: LCCOMB_X48_Y33_N22
\breg|XREGS[19][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[19][27]~feeder_combout\);

-- Location: LCCOMB_X52_Y31_N10
\breg|XREGS[21][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[21][30]~feeder_combout\);

-- Location: LCCOMB_X51_Y26_N24
\breg|XREGS[15][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[15][30]~feeder_combout\);

-- Location: LCCOMB_X50_Y26_N8
\breg|XREGS[12][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[12][30]~feeder_combout\);

-- Location: LCCOMB_X58_Y26_N10
\breg|XREGS[23][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[23][30]~feeder_combout\);

-- Location: LCCOMB_X49_Y27_N0
\breg|XREGS[11][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[11][30]~feeder_combout\);

-- Location: LCCOMB_X49_Y27_N26
\breg|XREGS[11][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[11][29]~feeder_combout\);

-- Location: LCCOMB_X48_Y33_N10
\breg|XREGS[19][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[19][29]~feeder_combout\);

-- Location: LCCOMB_X60_Y29_N8
\breg|XREGS[2][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[2][29]~feeder_combout\);

-- Location: LCCOMB_X49_Y27_N16
\breg|XREGS[11][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[11][0]~feeder_combout\);

-- Location: LCCOMB_X51_Y31_N10
\breg|XREGS[29][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[29][0]~feeder_combout\);

-- Location: LCCOMB_X49_Y29_N12
\breg|XREGS[13][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[13][0]~feeder_combout\);

-- Location: LCCOMB_X49_Y33_N28
\breg|XREGS[27][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[27][0]~feeder_combout\);

-- Location: LCCOMB_X48_Y31_N6
\breg|XREGS[14][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[14][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y30_N8
\breg|XREGS[24][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[24][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y28_N10
\breg|XREGS[15][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[15][5]~feeder_combout\);

-- Location: LCCOMB_X49_Y28_N26
\breg|XREGS[29][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[29][5]~feeder_combout\);

-- Location: LCCOMB_X52_Y32_N26
\breg|XREGS[1][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[1][5]~feeder_combout\);

-- Location: LCCOMB_X63_Y31_N16
\breg|XREGS[26][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[26][31]~feeder_combout\);

-- Location: LCCOMB_X56_Y29_N20
\breg|XREGS[20][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[20][31]~feeder_combout\);

-- Location: LCCOMB_X49_Y33_N12
\breg|XREGS[27][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[27][31]~feeder_combout\);

-- Location: LCCOMB_X49_Y29_N16
\breg|XREGS[13][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[13][31]~feeder_combout\);

-- Location: LCCOMB_X51_Y35_N12
\breg|XREGS[6][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[6][6]~feeder_combout\);

-- Location: LCCOMB_X56_Y29_N2
\breg|XREGS[20][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[20][6]~feeder_combout\);

-- Location: LCCOMB_X53_Y28_N24
\breg|XREGS[1][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[1][6]~feeder_combout\);

-- Location: LCCOMB_X49_Y34_N22
\breg|XREGS[16][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[16][6]~feeder_combout\);

-- Location: LCCOMB_X51_Y26_N0
\breg|XREGS[15][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[15][6]~feeder_combout\);

-- Location: LCCOMB_X50_Y26_N16
\breg|XREGS[12][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[12][6]~feeder_combout\);

-- Location: LCCOMB_X49_Y33_N20
\breg|XREGS[27][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[27][7]~feeder_combout\);

-- Location: LCCOMB_X56_Y34_N8
\breg|XREGS[29][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[29][8]~feeder_combout\);

-- Location: LCCOMB_X54_Y37_N4
\breg|XREGS[16][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[16][8]~feeder_combout\);

-- Location: LCCOMB_X48_Y34_N6
\breg|XREGS[14][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[14][8]~feeder_combout\);

-- Location: LCCOMB_X51_Y26_N6
\breg|XREGS[15][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[15][8]~feeder_combout\);

-- Location: LCCOMB_X48_Y30_N26
\breg|XREGS[8][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[8][8]~feeder_combout\);

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clock~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clock,
	combout => \clock~combout\);

-- Location: CLKCTRL_G3
\clock~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~clkctrl_outclk\);

-- Location: LCCOMB_X54_Y31_N20
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X51_Y38_N2
\PC[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[2]~30_combout\ = PC(2) $ (VCC)
-- \PC[2]~31\ = CARRY(PC(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => PC(2),
	datad => VCC,
	combout => \PC[2]~30_combout\,
	cout => \PC[2]~31\);

-- Location: LCCOMB_X49_Y38_N0
\pcBranch[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[0]~0_combout\ = (\gerador_imm|Selector30~0_combout\ & (PC(0) $ (VCC))) # (!\gerador_imm|Selector30~0_combout\ & (PC(0) & VCC))
-- \pcBranch[0]~1\ = CARRY((\gerador_imm|Selector30~0_combout\ & PC(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector30~0_combout\,
	datab => PC(0),
	datad => VCC,
	combout => \pcBranch[0]~0_combout\,
	cout => \pcBranch[0]~1\);

-- Location: LCCOMB_X49_Y38_N2
\pcBranch[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[1]~2_combout\ = (\gerador_imm|Selector29~0_combout\ & ((PC(1) & (\pcBranch[0]~1\ & VCC)) # (!PC(1) & (!\pcBranch[0]~1\)))) # (!\gerador_imm|Selector29~0_combout\ & ((PC(1) & (!\pcBranch[0]~1\)) # (!PC(1) & ((\pcBranch[0]~1\) # (GND)))))
-- \pcBranch[1]~3\ = CARRY((\gerador_imm|Selector29~0_combout\ & (!PC(1) & !\pcBranch[0]~1\)) # (!\gerador_imm|Selector29~0_combout\ & ((!\pcBranch[0]~1\) # (!PC(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector29~0_combout\,
	datab => PC(1),
	datad => VCC,
	cin => \pcBranch[0]~1\,
	combout => \pcBranch[1]~2_combout\,
	cout => \pcBranch[1]~3\);

-- Location: LCCOMB_X51_Y38_N4
\PC[3]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[3]~32_combout\ = (PC(3) & (!\PC[2]~31\)) # (!PC(3) & ((\PC[2]~31\) # (GND)))
-- \PC[3]~33\ = CARRY((!\PC[2]~31\) # (!PC(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(3),
	datad => VCC,
	cin => \PC[2]~31\,
	combout => \PC[3]~32_combout\,
	cout => \PC[3]~33\);

-- Location: LCCOMB_X49_Y38_N4
\pcBranch[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[2]~4_combout\ = ((\gerador_imm|Selector28~0_combout\ $ (PC(2) $ (!\pcBranch[1]~3\)))) # (GND)
-- \pcBranch[2]~5\ = CARRY((\gerador_imm|Selector28~0_combout\ & ((PC(2)) # (!\pcBranch[1]~3\))) # (!\gerador_imm|Selector28~0_combout\ & (PC(2) & !\pcBranch[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector28~0_combout\,
	datab => PC(2),
	datad => VCC,
	cin => \pcBranch[1]~3\,
	combout => \pcBranch[2]~4_combout\,
	cout => \pcBranch[2]~5\);

-- Location: LCCOMB_X49_Y38_N6
\pcBranch[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[3]~6_combout\ = (\gerador_imm|Selector27~0_combout\ & ((PC(3) & (\pcBranch[2]~5\ & VCC)) # (!PC(3) & (!\pcBranch[2]~5\)))) # (!\gerador_imm|Selector27~0_combout\ & ((PC(3) & (!\pcBranch[2]~5\)) # (!PC(3) & ((\pcBranch[2]~5\) # (GND)))))
-- \pcBranch[3]~7\ = CARRY((\gerador_imm|Selector27~0_combout\ & (!PC(3) & !\pcBranch[2]~5\)) # (!\gerador_imm|Selector27~0_combout\ & ((!\pcBranch[2]~5\) # (!PC(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector27~0_combout\,
	datab => PC(3),
	datad => VCC,
	cin => \pcBranch[2]~5\,
	combout => \pcBranch[3]~6_combout\,
	cout => \pcBranch[3]~7\);

-- Location: LCFF_X53_Y40_N3
\pcAux[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(2));

-- Location: LCCOMB_X53_Y40_N2
\pcOld[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[2]~0_combout\ = pcAux(2) $ (VCC)
-- \pcOld[2]~1\ = CARRY(pcAux(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => pcAux(2),
	datad => VCC,
	combout => \pcOld[2]~0_combout\,
	cout => \pcOld[2]~1\);

-- Location: LCCOMB_X51_Y38_N6
\PC[4]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[4]~34_combout\ = (PC(4) & (\PC[3]~33\ $ (GND))) # (!PC(4) & (!\PC[3]~33\ & VCC))
-- \PC[4]~35\ = CARRY((PC(4) & !\PC[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(4),
	datad => VCC,
	cin => \PC[3]~33\,
	combout => \PC[4]~34_combout\,
	cout => \PC[4]~35\);

-- Location: LCCOMB_X51_Y38_N8
\PC[5]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[5]~36_combout\ = (PC(5) & (!\PC[4]~35\)) # (!PC(5) & ((\PC[4]~35\) # (GND)))
-- \PC[5]~37\ = CARRY((!\PC[4]~35\) # (!PC(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(5),
	datad => VCC,
	cin => \PC[4]~35\,
	combout => \PC[5]~36_combout\,
	cout => \PC[5]~37\);

-- Location: LCCOMB_X56_Y30_N26
\breg|Mux58~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~4_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(24) & \mem_i|altsyncram_component|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux58~4_combout\);

-- Location: LCCOMB_X51_Y38_N10
\PC[6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[6]~38_combout\ = (PC(6) & (\PC[5]~37\ $ (GND))) # (!PC(6) & (!\PC[5]~37\ & VCC))
-- \PC[6]~39\ = CARRY((PC(6) & !\PC[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(6),
	datad => VCC,
	cin => \PC[5]~37\,
	combout => \PC[6]~38_combout\,
	cout => \PC[6]~39\);

-- Location: LCCOMB_X51_Y38_N12
\PC[7]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[7]~40_combout\ = (PC(7) & (!\PC[6]~39\)) # (!PC(7) & ((\PC[6]~39\) # (GND)))
-- \PC[7]~41\ = CARRY((!\PC[6]~39\) # (!PC(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(7),
	datad => VCC,
	cin => \PC[6]~39\,
	combout => \PC[7]~40_combout\,
	cout => \PC[7]~41\);

-- Location: LCCOMB_X51_Y38_N14
\PC[8]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[8]~42_combout\ = (PC(8) & (\PC[7]~41\ $ (GND))) # (!PC(8) & (!\PC[7]~41\ & VCC))
-- \PC[8]~43\ = CARRY((PC(8) & !\PC[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(8),
	datad => VCC,
	cin => \PC[7]~41\,
	combout => \PC[8]~42_combout\,
	cout => \PC[8]~43\);

-- Location: LCCOMB_X51_Y38_N16
\PC[9]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[9]~44_combout\ = (PC(9) & (!\PC[8]~43\)) # (!PC(9) & ((\PC[8]~43\) # (GND)))
-- \PC[9]~45\ = CARRY((!\PC[8]~43\) # (!PC(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(9),
	datad => VCC,
	cin => \PC[8]~43\,
	combout => \PC[9]~44_combout\,
	cout => \PC[9]~45\);

-- Location: M4K_X55_Y32
\mem_i|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041300098004C00DE0013",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEM_INST.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 17,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 17,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \clock~combout\,
	portadatain => \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y32_N14
\gerador_imm|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux5~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(2) & (\mem_i|altsyncram_component|auto_generated|q_a\(5) & (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & \mem_i|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	combout => \gerador_imm|Mux5~1_combout\);

-- Location: LCCOMB_X56_Y32_N8
\gerador_imm|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux5~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(1) & (\gerador_imm|Mux5~1_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(3) & \mem_i|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datab => \gerador_imm|Mux5~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	combout => \gerador_imm|Mux5~2_combout\);

-- Location: LCCOMB_X56_Y32_N12
\gerador_imm|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux4~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & (\mem_i|altsyncram_component|auto_generated|q_a\(0) & (\mem_i|altsyncram_component|auto_generated|q_a\(1) & !\mem_i|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	combout => \gerador_imm|Mux4~0_combout\);

-- Location: LCCOMB_X56_Y32_N20
\gerador_imm|imm32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|imm32~0_combout\ = ((\mem_i|altsyncram_component|auto_generated|q_a\(4)) # (!\gerador_imm|Mux4~0_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \gerador_imm|Mux4~0_combout\,
	combout => \gerador_imm|imm32~0_combout\);

-- Location: LCCOMB_X56_Y32_N6
\gerador_imm|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux2~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(0) & ((\mem_i|altsyncram_component|auto_generated|q_a\(6) & (\mem_i|altsyncram_component|auto_generated|q_a\(5) & \mem_i|altsyncram_component|auto_generated|q_a\(2))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & (!\mem_i|altsyncram_component|auto_generated|q_a\(5) & !\mem_i|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	combout => \gerador_imm|Mux2~0_combout\);

-- Location: LCCOMB_X56_Y32_N28
\gerador_imm|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux2~1_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & (\mem_i|altsyncram_component|auto_generated|q_a\(1) & \gerador_imm|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datad => \gerador_imm|Mux2~0_combout\,
	combout => \gerador_imm|Mux2~1_combout\);

-- Location: LCCOMB_X56_Y32_N22
\gerador_imm|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector0~0_combout\ = (!\gerador_imm|Mux5~2_combout\ & (\gerador_imm|imm32~0_combout\ & !\gerador_imm|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gerador_imm|Mux5~2_combout\,
	datac => \gerador_imm|imm32~0_combout\,
	datad => \gerador_imm|Mux2~1_combout\,
	combout => \gerador_imm|Selector0~0_combout\);

-- Location: LCCOMB_X54_Y34_N8
\gerador_imm|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector21~0_combout\ = (\gerador_imm|Selector25~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(29) & ((\gerador_imm|Selector25~1_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(29),
	datab => \gerador_imm|Selector25~0_combout\,
	datac => \gerador_imm|Selector25~1_combout\,
	datad => \gerador_imm|Selector0~0_combout\,
	combout => \gerador_imm|Selector21~0_combout\);

-- Location: LCCOMB_X49_Y38_N14
\pcBranch[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[7]~14_combout\ = (\gerador_imm|Selector23~0_combout\ & ((PC(7) & (\pcBranch[6]~13\ & VCC)) # (!PC(7) & (!\pcBranch[6]~13\)))) # (!\gerador_imm|Selector23~0_combout\ & ((PC(7) & (!\pcBranch[6]~13\)) # (!PC(7) & ((\pcBranch[6]~13\) # (GND)))))
-- \pcBranch[7]~15\ = CARRY((\gerador_imm|Selector23~0_combout\ & (!PC(7) & !\pcBranch[6]~13\)) # (!\gerador_imm|Selector23~0_combout\ & ((!\pcBranch[6]~13\) # (!PC(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector23~0_combout\,
	datab => PC(7),
	datad => VCC,
	cin => \pcBranch[6]~13\,
	combout => \pcBranch[7]~14_combout\,
	cout => \pcBranch[7]~15\);

-- Location: LCCOMB_X49_Y38_N16
\pcBranch[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[8]~16_combout\ = ((PC(8) $ (\gerador_imm|Selector22~0_combout\ $ (!\pcBranch[7]~15\)))) # (GND)
-- \pcBranch[8]~17\ = CARRY((PC(8) & ((\gerador_imm|Selector22~0_combout\) # (!\pcBranch[7]~15\))) # (!PC(8) & (\gerador_imm|Selector22~0_combout\ & !\pcBranch[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(8),
	datab => \gerador_imm|Selector22~0_combout\,
	datad => VCC,
	cin => \pcBranch[7]~15\,
	combout => \pcBranch[8]~16_combout\,
	cout => \pcBranch[8]~17\);

-- Location: LCCOMB_X49_Y38_N18
\pcBranch[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[9]~18_combout\ = (PC(9) & ((\gerador_imm|Selector21~0_combout\ & (\pcBranch[8]~17\ & VCC)) # (!\gerador_imm|Selector21~0_combout\ & (!\pcBranch[8]~17\)))) # (!PC(9) & ((\gerador_imm|Selector21~0_combout\ & (!\pcBranch[8]~17\)) # 
-- (!\gerador_imm|Selector21~0_combout\ & ((\pcBranch[8]~17\) # (GND)))))
-- \pcBranch[9]~19\ = CARRY((PC(9) & (!\gerador_imm|Selector21~0_combout\ & !\pcBranch[8]~17\)) # (!PC(9) & ((!\pcBranch[8]~17\) # (!\gerador_imm|Selector21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(9),
	datab => \gerador_imm|Selector21~0_combout\,
	datad => VCC,
	cin => \pcBranch[8]~17\,
	combout => \pcBranch[9]~18_combout\,
	cout => \pcBranch[9]~19\);

-- Location: M4K_X55_Y30
\mem_i|altsyncram_component|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008214C30198038005",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEM_INST.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 15,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 15,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y32_N18
\contr|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux9~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(0) & ((\mem_i|altsyncram_component|auto_generated|q_a\(5) & (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & \mem_i|altsyncram_component|auto_generated|q_a\(6))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(5) & (\mem_i|altsyncram_component|auto_generated|q_a\(4) & !\mem_i|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	combout => \contr|Mux9~0_combout\);

-- Location: LCCOMB_X56_Y32_N10
\contr|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux9~1_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & (\contr|Mux9~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(1) & !\mem_i|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datab => \contr|Mux9~0_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	combout => \contr|Mux9~1_combout\);

-- Location: LCCOMB_X56_Y36_N16
\ula_cnt|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Equal0~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(26) & (!\mem_i|altsyncram_component|auto_generated|q_a\(27) & (!\mem_i|altsyncram_component|auto_generated|q_a\(28) & !\mem_i|altsyncram_component|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(26),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(27),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(28),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(25),
	combout => \ula_cnt|Equal0~0_combout\);

-- Location: LCCOMB_X56_Y36_N12
\ula_cnt|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux15~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(29) & (\mem_i|altsyncram_component|auto_generated|q_a\(30) & (\ula_cnt|Equal0~0_combout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(29),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(30),
	datac => \ula_cnt|Equal0~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	combout => \ula_cnt|Mux15~0_combout\);

-- Location: LCCOMB_X56_Y36_N28
\ula_cnt|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux15~1_combout\ = (\ula_cnt|Mux15~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(14) & ((!\mem_i|altsyncram_component|auto_generated|q_a\(12)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(14) & ((\contr|Mux9~1_combout\) 
-- # (\mem_i|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datab => \contr|Mux9~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \ula_cnt|Mux15~0_combout\,
	combout => \ula_cnt|Mux15~1_combout\);

-- Location: LCCOMB_X56_Y36_N24
\ula_cnt|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Equal0~1_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(29) & (!\mem_i|altsyncram_component|auto_generated|q_a\(30) & (\ula_cnt|Equal0~0_combout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(29),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(30),
	datac => \ula_cnt|Equal0~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	combout => \ula_cnt|Equal0~1_combout\);

-- Location: LCCOMB_X56_Y32_N30
\ula_cnt|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux21~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & (\mem_i|altsyncram_component|auto_generated|q_a\(4) & (\gerador_imm|Mux4~0_combout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datac => \gerador_imm|Mux4~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	combout => \ula_cnt|Mux21~0_combout\);

-- Location: LCCOMB_X56_Y36_N20
\ula_cnt|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux15~2_combout\ = (\ula_cnt|Mux15~1_combout\) # ((\ula_cnt|Equal0~1_combout\) # (!\ula_cnt|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|Mux15~1_combout\,
	datac => \ula_cnt|Equal0~1_combout\,
	datad => \ula_cnt|Mux21~0_combout\,
	combout => \ula_cnt|Mux15~2_combout\);

-- Location: CLKCTRL_G10
\ula_cnt|Mux15~2clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ula_cnt|Mux15~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ula_cnt|Mux15~2clkctrl_outclk\);

-- Location: LCCOMB_X56_Y32_N0
\gerador_imm|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux1~1_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & (\mem_i|altsyncram_component|auto_generated|q_a\(4) & \gerador_imm|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \gerador_imm|Mux4~0_combout\,
	combout => \gerador_imm|Mux1~1_combout\);

-- Location: LCCOMB_X59_Y36_N30
\ula_cnt|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux24~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(13) & (\mem_i|altsyncram_component|auto_generated|q_a\(14) & (\mem_i|altsyncram_component|auto_generated|q_a\(12) & \gerador_imm|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \gerador_imm|Mux1~1_combout\,
	combout => \ula_cnt|Mux24~0_combout\);

-- Location: LCCOMB_X59_Y36_N14
\ula_cnt|opcode.AND_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.AND_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((\ula_cnt|Mux24~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|opcode.AND_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \ula_cnt|Mux15~2clkctrl_outclk\,
	datad => \ula_cnt|Mux24~0_combout\,
	combout => \ula_cnt|opcode.AND_OP~combout\);

-- Location: LCCOMB_X57_Y36_N28
\ula_cnt|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux27~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(14) & (!\mem_i|altsyncram_component|auto_generated|q_a\(12) & (\gerador_imm|Mux1~1_combout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datac => \gerador_imm|Mux1~1_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	combout => \ula_cnt|Mux27~0_combout\);

-- Location: LCCOMB_X57_Y36_N8
\ula_cnt|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux27~1_combout\ = (\contr|Mux9~1_combout\ & (((\ula_cnt|Mux27~0_combout\)))) # (!\contr|Mux9~1_combout\ & (((\ula_cnt|Equal0~1_combout\ & \ula_cnt|Mux27~0_combout\)) # (!\gerador_imm|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux1~1_combout\,
	datab => \ula_cnt|Equal0~1_combout\,
	datac => \contr|Mux9~1_combout\,
	datad => \ula_cnt|Mux27~0_combout\,
	combout => \ula_cnt|Mux27~1_combout\);

-- Location: LCCOMB_X57_Y36_N20
\ula_cnt|opcode.ADD_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.ADD_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|Mux27~1_combout\)) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((\ula_cnt|opcode.ADD_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|Mux15~2clkctrl_outclk\,
	datac => \ula_cnt|Mux27~1_combout\,
	datad => \ula_cnt|opcode.ADD_OP~combout\,
	combout => \ula_cnt|opcode.ADD_OP~combout\);

-- Location: LCCOMB_X56_Y31_N0
\breg|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(19)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & \mem_i|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(19),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux24~0_combout\);

-- Location: LCCOMB_X57_Y33_N4
\contr|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux4~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(0) & ((\mem_i|altsyncram_component|auto_generated|q_a\(6) & ((!\mem_i|altsyncram_component|auto_generated|q_a\(4)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & \mem_i|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	combout => \contr|Mux4~0_combout\);

-- Location: LCCOMB_X57_Y33_N10
\contr|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux4~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(1) & (\mem_i|altsyncram_component|auto_generated|q_a\(2) & (\contr|Mux4~0_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datac => \contr|Mux4~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	combout => \contr|Mux4~1_combout\);

-- Location: LCFF_X53_Y38_N23
\pcAux[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(1));

-- Location: LCCOMB_X57_Y33_N8
\contr|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux5~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(6) & (((!\mem_i|altsyncram_component|auto_generated|q_a\(5)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(2))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(3)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(2)) # (\mem_i|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	combout => \contr|Mux5~2_combout\);

-- Location: LCCOMB_X57_Y33_N14
\contr|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux5~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(1) & (!\contr|Mux5~2_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(0) & !\mem_i|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datab => \contr|Mux5~2_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	combout => \contr|Mux5~3_combout\);

-- Location: LCCOMB_X59_Y35_N0
\Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(1))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector30~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(1),
	datab => \contr|Mux4~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector30~13_combout\,
	combout => \Mux30~0_combout\);

-- Location: LCCOMB_X59_Y35_N26
\Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux30~0_combout\ & ((pcAux(1)))) # (!\Mux30~0_combout\ & (\gerador_imm|Selector29~0_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector29~0_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => pcAux(1),
	datad => \Mux30~0_combout\,
	combout => \Mux30~1_combout\);

-- Location: LCCOMB_X52_Y26_N24
\breg|XREGS[31][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[31][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y39_N24
\gerador_imm|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux5~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(1) & \mem_i|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	combout => \gerador_imm|Mux5~0_combout\);

-- Location: LCCOMB_X54_Y27_N14
\contr|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux10~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(5) & ((\mem_i|altsyncram_component|auto_generated|q_a\(4) & (\mem_i|altsyncram_component|auto_generated|q_a\(6))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & 
-- ((!\mem_i|altsyncram_component|auto_generated|q_a\(2)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(6)))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(5) & (((\mem_i|altsyncram_component|auto_generated|q_a\(6)) # 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	combout => \contr|Mux10~0_combout\);

-- Location: LCCOMB_X53_Y25_N6
\contr|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux10~1_combout\ = (\gerador_imm|Mux5~0_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(3) & (\gerador_imm|Mux5~1_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & ((!\contr|Mux10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datac => \gerador_imm|Mux5~0_combout\,
	datad => \contr|Mux10~0_combout\,
	combout => \contr|Mux10~1_combout\);

-- Location: LCCOMB_X50_Y27_N8
\breg|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~36_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(8) & (\contr|Mux10~1_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datac => \contr|Mux10~1_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	combout => \breg|Decoder0~36_combout\);

-- Location: LCCOMB_X58_Y26_N2
\breg|Decoder0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~40_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\breg|Decoder0~36_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \breg|Decoder0~36_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	combout => \breg|Decoder0~40_combout\);

-- Location: LCFF_X52_Y26_N25
\breg|XREGS[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][1]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][1]~regout\);

-- Location: LCCOMB_X50_Y33_N24
\breg|XREGS[27][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[27][1]~feeder_combout\);

-- Location: LCCOMB_X47_Y28_N18
\breg|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~37_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\mem_i|altsyncram_component|auto_generated|q_a\(11) & \breg|Decoder0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \breg|Decoder0~36_combout\,
	combout => \breg|Decoder0~37_combout\);

-- Location: LCFF_X50_Y33_N25
\breg|XREGS[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][1]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][1]~regout\);

-- Location: LCCOMB_X47_Y28_N8
\breg|Decoder0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~38_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\mem_i|altsyncram_component|auto_generated|q_a\(11) & \breg|Decoder0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \breg|Decoder0~36_combout\,
	combout => \breg|Decoder0~38_combout\);

-- Location: LCFF_X58_Y25_N3
\breg|XREGS[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][1]~regout\);

-- Location: LCCOMB_X51_Y26_N8
\breg|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][1]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][1]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][1]~regout\,
	datab => \breg|XREGS[23][1]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux30~7_combout\);

-- Location: LCCOMB_X50_Y34_N20
\breg|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux30~7_combout\ & (\breg|XREGS[31][1]~regout\)) # (!\breg|Mux30~7_combout\ & ((\breg|XREGS[27][1]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[31][1]~regout\,
	datac => \breg|XREGS[27][1]~regout\,
	datad => \breg|Mux30~7_combout\,
	combout => \breg|Mux30~8_combout\);

-- Location: LCCOMB_X59_Y25_N18
\breg|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~20_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(8) & (\contr|Mux10~1_combout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datac => \contr|Mux10~1_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	combout => \breg|Decoder0~20_combout\);

-- Location: LCCOMB_X60_Y25_N18
\breg|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~24_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & \breg|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datad => \breg|Decoder0~20_combout\,
	combout => \breg|Decoder0~24_combout\);

-- Location: LCFF_X58_Y30_N27
\breg|XREGS[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][1]~regout\);

-- Location: LCCOMB_X59_Y35_N24
\breg|XREGS[22][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[22][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[22][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y25_N30
\breg|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~22_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & \breg|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datad => \breg|Decoder0~20_combout\,
	combout => \breg|Decoder0~22_combout\);

-- Location: LCFF_X59_Y35_N25
\breg|XREGS[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[22][1]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][1]~regout\);

-- Location: LCCOMB_X50_Y29_N28
\breg|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][1]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux30~0_combout\);

-- Location: LCCOMB_X50_Y29_N10
\breg|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux30~0_combout\ & ((\breg|XREGS[30][1]~regout\))) # (!\breg|Mux30~0_combout\ & (\breg|XREGS[26][1]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[30][1]~regout\,
	datad => \breg|Mux30~0_combout\,
	combout => \breg|Mux30~1_combout\);

-- Location: LCCOMB_X51_Y34_N16
\breg|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~9_combout\ = (\breg|Mux30~6_combout\ & (((\breg|Mux30~8_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16)))) # (!\breg|Mux30~6_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux30~6_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux30~8_combout\,
	datad => \breg|Mux30~1_combout\,
	combout => \breg|Mux30~9_combout\);

-- Location: LCCOMB_X60_Y25_N6
\breg|Decoder0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~52_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & \breg|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datad => \breg|Decoder0~20_combout\,
	combout => \breg|Decoder0~52_combout\);

-- Location: LCFF_X51_Y30_N3
\breg|XREGS[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][1]~regout\);

-- Location: LCCOMB_X51_Y30_N20
\breg|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~2_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & \mem_i|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux24~2_combout\);

-- Location: LCCOMB_X51_Y30_N4
\breg|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & \mem_i|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux24~4_combout\);

-- Location: LCCOMB_X60_Y25_N14
\breg|Decoder0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~45_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & !\mem_i|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	combout => \breg|Decoder0~45_combout\);

-- Location: LCCOMB_X59_Y25_N8
\breg|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~25_combout\ = (\contr|Mux10~1_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \contr|Mux10~1_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	combout => \breg|Decoder0~25_combout\);

-- Location: LCCOMB_X59_Y25_N0
\breg|Decoder0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~46_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\breg|Decoder0~45_combout\ & (\breg|Decoder0~25_combout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datab => \breg|Decoder0~45_combout\,
	datac => \breg|Decoder0~25_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	combout => \breg|Decoder0~46_combout\);

-- Location: LCFF_X52_Y32_N19
\breg|XREGS[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][1]~regout\);

-- Location: LCCOMB_X47_Y28_N2
\breg|Decoder0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~56_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & \breg|Decoder0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \breg|Decoder0~36_combout\,
	combout => \breg|Decoder0~56_combout\);

-- Location: LCFF_X57_Y29_N1
\breg|XREGS[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][1]~regout\);

-- Location: LCCOMB_X59_Y25_N10
\breg|Decoder0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~54_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & \breg|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \breg|Decoder0~20_combout\,
	combout => \breg|Decoder0~54_combout\);

-- Location: LCFF_X50_Y29_N23
\breg|XREGS[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][1]~regout\);

-- Location: LCCOMB_X50_Y27_N6
\breg|Decoder0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~48_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(7) & (!\mem_i|altsyncram_component|auto_generated|q_a\(8) & \contr|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~48_combout\);

-- Location: LCCOMB_X47_Y28_N28
\breg|Decoder0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~55_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & \breg|Decoder0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datad => \breg|Decoder0~48_combout\,
	combout => \breg|Decoder0~55_combout\);

-- Location: LCFF_X54_Y29_N9
\breg|XREGS[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][1]~regout\);

-- Location: LCCOMB_X54_Y29_N8
\breg|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[5][1]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|XREGS[4][1]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[4][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux30~12_combout\);

-- Location: LCCOMB_X50_Y29_N22
\breg|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux30~12_combout\ & (\breg|XREGS[7][1]~regout\)) # (!\breg|Mux30~12_combout\ & ((\breg|XREGS[6][1]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[7][1]~regout\,
	datac => \breg|XREGS[6][1]~regout\,
	datad => \breg|Mux30~12_combout\,
	combout => \breg|Mux30~13_combout\);

-- Location: LCCOMB_X51_Y30_N18
\breg|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux30~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][1]~regout\)))) # (!\breg|Mux24~3_combout\ & (\breg|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|Mux24~4_combout\,
	datac => \breg|XREGS[1][1]~regout\,
	datad => \breg|Mux30~13_combout\,
	combout => \breg|Mux30~14_combout\);

-- Location: LCCOMB_X51_Y30_N0
\breg|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux30~14_combout\ & (\breg|XREGS[3][1]~regout\)) # (!\breg|Mux30~14_combout\ & ((\breg|XREGS[2][1]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][1]~regout\,
	datab => \breg|XREGS[2][1]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux30~14_combout\,
	combout => \breg|Mux30~15_combout\);

-- Location: LCCOMB_X51_Y31_N26
\breg|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~16_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux30~11_combout\) # ((\breg|Mux24~0_combout\)))) # (!\breg|Mux24~1_combout\ & (((!\breg|Mux24~0_combout\ & \breg|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux30~11_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux24~0_combout\,
	datad => \breg|Mux30~15_combout\,
	combout => \breg|Mux30~16_combout\);

-- Location: LCCOMB_X51_Y34_N18
\breg|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux30~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux30~16_combout\ & (\breg|Mux30~18_combout\)) # (!\breg|Mux30~16_combout\ & ((\breg|Mux30~9_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux30~18_combout\,
	datab => \breg|Mux24~0_combout\,
	datac => \breg|Mux30~9_combout\,
	datad => \breg|Mux30~16_combout\,
	combout => \breg|Mux30~19_combout\);

-- Location: LCCOMB_X57_Y34_N28
\gerador_imm|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|WideOr4~0_combout\ = (!\gerador_imm|Mux1~0_combout\ & !\gerador_imm|Mux2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \gerador_imm|Mux2~1_combout\,
	combout => \gerador_imm|WideOr4~0_combout\);

-- Location: LCCOMB_X56_Y30_N16
\gerador_imm|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector30~0_combout\ = (\gerador_imm|Mux3~0_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(7)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & !\gerador_imm|WideOr4~0_combout\)))) # (!\gerador_imm|Mux3~0_combout\ & 
-- (((\mem_i|altsyncram_component|auto_generated|q_a\(20) & !\gerador_imm|WideOr4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux3~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \gerador_imm|WideOr4~0_combout\,
	combout => \gerador_imm|Selector30~0_combout\);

-- Location: LCFF_X53_Y40_N9
\pcAux[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(5));

-- Location: LCFF_X53_Y40_N5
\pcAux[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(3));

-- Location: LCCOMB_X53_Y40_N8
\pcOld[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[5]~6_combout\ = (pcAux(5) & (!\pcOld[4]~5\)) # (!pcAux(5) & ((\pcOld[4]~5\) # (GND)))
-- \pcOld[5]~7\ = CARRY((!\pcOld[4]~5\) # (!pcAux(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(5),
	datad => VCC,
	cin => \pcOld[4]~5\,
	combout => \pcOld[5]~6_combout\,
	cout => \pcOld[5]~7\);

-- Location: LCCOMB_X53_Y40_N12
\pcOld[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[7]~10_combout\ = (pcAux(7) & (!\pcOld[6]~9\)) # (!pcAux(7) & ((\pcOld[6]~9\) # (GND)))
-- \pcOld[7]~11\ = CARRY((!\pcOld[6]~9\) # (!pcAux(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => pcAux(7),
	datad => VCC,
	cin => \pcOld[6]~9\,
	combout => \pcOld[7]~10_combout\,
	cout => \pcOld[7]~11\);

-- Location: LCCOMB_X54_Y34_N12
\gerador_imm|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector23~0_combout\ = (\gerador_imm|Selector25~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(27) & ((\gerador_imm|Selector25~1_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(27),
	datab => \gerador_imm|Selector25~1_combout\,
	datac => \gerador_imm|Selector0~0_combout\,
	datad => \gerador_imm|Selector25~0_combout\,
	combout => \gerador_imm|Selector23~0_combout\);

-- Location: LCCOMB_X59_Y35_N16
\Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(5))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector26~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(5),
	datab => \contr|Mux4~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector26~8_combout\,
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X60_Y30_N6
\Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux26~0_combout\ & ((\pcOld[5]~6_combout\))) # (!\Mux26~0_combout\ & (\gerador_imm|Selector25~2_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector25~2_combout\,
	datab => \pcOld[5]~6_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \Mux26~0_combout\,
	combout => \Mux26~1_combout\);

-- Location: LCCOMB_X59_Y25_N16
\breg|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~31_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(8) & (\mem_i|altsyncram_component|auto_generated|q_a\(11) & !\mem_i|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	combout => \breg|Decoder0~31_combout\);

-- Location: LCCOMB_X50_Y27_N22
\breg|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~35_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\contr|Mux10~1_combout\ & \breg|Decoder0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \contr|Mux10~1_combout\,
	datad => \breg|Decoder0~31_combout\,
	combout => \breg|Decoder0~35_combout\);

-- Location: LCFF_X60_Y30_N7
\breg|XREGS[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux26~1_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][5]~regout\);

-- Location: LCCOMB_X50_Y27_N10
\breg|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~32_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\contr|Mux10~1_combout\ & \breg|Decoder0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \contr|Mux10~1_combout\,
	datad => \breg|Decoder0~31_combout\,
	combout => \breg|Decoder0~32_combout\);

-- Location: LCFF_X56_Y29_N15
\breg|XREGS[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][5]~regout\);

-- Location: LCCOMB_X50_Y27_N20
\breg|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~34_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\contr|Mux10~1_combout\ & \breg|Decoder0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \contr|Mux10~1_combout\,
	datad => \breg|Decoder0~31_combout\,
	combout => \breg|Decoder0~34_combout\);

-- Location: LCFF_X56_Y29_N25
\breg|XREGS[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][5]~regout\);

-- Location: LCCOMB_X56_Y26_N8
\breg|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][5]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][5]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][5]~regout\,
	datab => \breg|XREGS[16][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux26~4_combout\);

-- Location: LCCOMB_X56_Y29_N14
\breg|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux26~4_combout\ & (\breg|XREGS[28][5]~regout\)) # (!\breg|Mux26~4_combout\ & ((\breg|XREGS[20][5]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[28][5]~regout\,
	datac => \breg|XREGS[20][5]~regout\,
	datad => \breg|Mux26~4_combout\,
	combout => \breg|Mux26~5_combout\);

-- Location: LCCOMB_X54_Y28_N30
\breg|XREGS[21][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[21][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y25_N2
\breg|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~26_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & !\mem_i|altsyncram_component|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	combout => \breg|Decoder0~26_combout\);

-- Location: LCCOMB_X59_Y25_N20
\breg|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~27_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\breg|Decoder0~25_combout\ & \breg|Decoder0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \breg|Decoder0~25_combout\,
	datad => \breg|Decoder0~26_combout\,
	combout => \breg|Decoder0~27_combout\);

-- Location: LCFF_X54_Y28_N31
\breg|XREGS[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][5]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][5]~regout\);

-- Location: LCCOMB_X59_Y25_N28
\breg|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~29_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\breg|Decoder0~25_combout\ & \breg|Decoder0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \breg|Decoder0~25_combout\,
	datad => \breg|Decoder0~26_combout\,
	combout => \breg|Decoder0~29_combout\);

-- Location: LCFF_X54_Y28_N17
\breg|XREGS[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][5]~regout\);

-- Location: LCCOMB_X52_Y28_N2
\breg|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][5]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][5]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][5]~regout\,
	datab => \breg|XREGS[17][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux26~2_combout\);

-- Location: LCCOMB_X54_Y28_N18
\breg|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~3_combout\ = (\breg|Mux26~2_combout\ & ((\breg|XREGS[29][5]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|Mux26~2_combout\ & (((\breg|XREGS[21][5]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][5]~regout\,
	datab => \breg|XREGS[21][5]~regout\,
	datac => \breg|Mux26~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux26~3_combout\);

-- Location: LCCOMB_X54_Y28_N24
\breg|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|Mux26~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux26~5_combout\,
	datad => \breg|Mux26~3_combout\,
	combout => \breg|Mux26~6_combout\);

-- Location: LCFF_X49_Y33_N23
\breg|XREGS[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][5]~regout\);

-- Location: LCFF_X50_Y33_N17
\breg|XREGS[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][5]~regout\);

-- Location: LCCOMB_X47_Y28_N22
\breg|Decoder0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~39_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\mem_i|altsyncram_component|auto_generated|q_a\(11) & \breg|Decoder0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \breg|Decoder0~36_combout\,
	combout => \breg|Decoder0~39_combout\);

-- Location: LCFF_X48_Y33_N25
\breg|XREGS[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][5]~regout\);

-- Location: LCFF_X48_Y33_N27
\breg|XREGS[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][5]~regout\);

-- Location: LCCOMB_X48_Y33_N26
\breg|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][5]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][5]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[19][5]~regout\,
	datac => \breg|XREGS[23][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux26~7_combout\);

-- Location: LCCOMB_X50_Y33_N16
\breg|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux26~7_combout\ & (\breg|XREGS[31][5]~regout\)) # (!\breg|Mux26~7_combout\ & ((\breg|XREGS[27][5]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[31][5]~regout\,
	datac => \breg|XREGS[27][5]~regout\,
	datad => \breg|Mux26~7_combout\,
	combout => \breg|Mux26~8_combout\);

-- Location: LCCOMB_X54_Y28_N6
\breg|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux26~6_combout\ & ((\breg|Mux26~8_combout\))) # (!\breg|Mux26~6_combout\ & (\breg|Mux26~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux26~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux26~6_combout\,
	datad => \breg|Mux26~8_combout\,
	combout => \breg|Mux26~9_combout\);

-- Location: LCCOMB_X50_Y27_N26
\breg|Decoder0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~42_combout\ = (\breg|Decoder0~41_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(7) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & \contr|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Decoder0~41_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~42_combout\);

-- Location: LCFF_X49_Y32_N5
\breg|XREGS[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][5]~regout\);

-- Location: LCCOMB_X50_Y27_N16
\breg|Decoder0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~44_combout\ = (\breg|Decoder0~41_combout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(7) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & \contr|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Decoder0~41_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datad => \contr|Mux10~1_combout\,
	combout => \breg|Decoder0~44_combout\);

-- Location: LCFF_X49_Y30_N1
\breg|XREGS[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][5]~regout\);

-- Location: LCCOMB_X48_Y34_N14
\breg|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[10][5]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[8][5]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][5]~regout\,
	datab => \breg|XREGS[8][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux26~10_combout\);

-- Location: LCCOMB_X48_Y34_N28
\breg|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~11_combout\ = (\breg|Mux26~10_combout\ & ((\breg|XREGS[11][5]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|Mux26~10_combout\ & (((\breg|XREGS[9][5]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][5]~regout\,
	datab => \breg|XREGS[9][5]~regout\,
	datac => \breg|Mux26~10_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux26~11_combout\);

-- Location: LCCOMB_X54_Y30_N30
\breg|XREGS[2][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[2][5]~feeder_combout\);

-- Location: LCFF_X54_Y30_N31
\breg|XREGS[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][5]~feeder_combout\,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][5]~regout\);

-- Location: LCCOMB_X51_Y30_N10
\breg|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux24~3_combout\);

-- Location: LCCOMB_X54_Y33_N26
\breg|XREGS[7][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[7][5]~feeder_combout\);

-- Location: LCFF_X54_Y33_N27
\breg|XREGS[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][5]~feeder_combout\,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][5]~regout\);

-- Location: LCCOMB_X50_Y35_N22
\breg|XREGS[4][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[4][5]~feeder_combout\);

-- Location: LCFF_X50_Y35_N23
\breg|XREGS[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][5]~feeder_combout\,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][5]~regout\);

-- Location: LCCOMB_X50_Y35_N12
\breg|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[5][5]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|XREGS[4][5]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][5]~regout\,
	datab => \breg|XREGS[4][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux26~12_combout\);

-- Location: LCCOMB_X51_Y35_N2
\breg|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux26~12_combout\ & ((\breg|XREGS[7][5]~regout\))) # (!\breg|Mux26~12_combout\ & (\breg|XREGS[6][5]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][5]~regout\,
	datab => \breg|XREGS[7][5]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux26~12_combout\,
	combout => \breg|Mux26~13_combout\);

-- Location: LCCOMB_X52_Y30_N10
\breg|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux26~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][5]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][5]~regout\,
	datab => \breg|Mux24~3_combout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux26~13_combout\,
	combout => \breg|Mux26~14_combout\);

-- Location: LCCOMB_X52_Y30_N24
\breg|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux26~14_combout\ & (\breg|XREGS[3][5]~regout\)) # (!\breg|Mux26~14_combout\ & ((\breg|XREGS[2][5]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][5]~regout\,
	datab => \breg|XREGS[2][5]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux26~14_combout\,
	combout => \breg|Mux26~15_combout\);

-- Location: LCCOMB_X50_Y34_N0
\breg|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~16_combout\ = (\breg|Mux24~0_combout\ & (((\breg|Mux24~1_combout\)))) # (!\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\ & (\breg|Mux26~11_combout\)) # (!\breg|Mux24~1_combout\ & ((\breg|Mux26~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux26~11_combout\,
	datac => \breg|Mux24~1_combout\,
	datad => \breg|Mux26~15_combout\,
	combout => \breg|Mux26~16_combout\);

-- Location: LCCOMB_X50_Y35_N16
\breg|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux26~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux26~16_combout\ & (\breg|Mux26~18_combout\)) # (!\breg|Mux26~16_combout\ & ((\breg|Mux26~9_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux26~18_combout\,
	datab => \breg|Mux24~0_combout\,
	datac => \breg|Mux26~9_combout\,
	datad => \breg|Mux26~16_combout\,
	combout => \breg|Mux26~19_combout\);

-- Location: LCCOMB_X54_Y35_N20
\ula|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~22_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux26~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux24~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux24~24_combout\,
	datac => \breg|Mux26~19_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X58_Y31_N14
\ula|ShiftLeft0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~17_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux27~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux27~19_combout\,
	datab => \breg|Mux25~19_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X54_Y35_N14
\ula|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~23_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~17_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftLeft0~22_combout\,
	datad => \ula|ShiftLeft0~17_combout\,
	combout => \ula|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X60_Y25_N8
\breg|Decoder0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~50_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & \breg|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datad => \breg|Decoder0~20_combout\,
	combout => \breg|Decoder0~50_combout\);

-- Location: LCFF_X48_Y27_N13
\breg|XREGS[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][0]~regout\);

-- Location: LCFF_X48_Y30_N21
\breg|XREGS[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][0]~regout\);

-- Location: LCCOMB_X51_Y27_N22
\breg|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[9][0]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][0]~regout\ & 
-- ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[9][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux31~0_combout\);

-- Location: LCCOMB_X52_Y27_N14
\breg|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux31~0_combout\ & (\breg|XREGS[11][0]~regout\)) # (!\breg|Mux31~0_combout\ & ((\breg|XREGS[10][0]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][0]~regout\,
	datab => \breg|XREGS[10][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux31~0_combout\,
	combout => \breg|Mux31~1_combout\);

-- Location: LCFF_X52_Y32_N3
\breg|XREGS[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][0]~regout\);

-- Location: LCFF_X52_Y32_N29
\breg|XREGS[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][0]~regout\);

-- Location: LCCOMB_X47_Y30_N4
\breg|XREGS[5][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[5][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y25_N6
\breg|Decoder0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~47_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\breg|Decoder0~45_combout\ & (\breg|Decoder0~25_combout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datab => \breg|Decoder0~45_combout\,
	datac => \breg|Decoder0~25_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	combout => \breg|Decoder0~47_combout\);

-- Location: LCFF_X47_Y30_N5
\breg|XREGS[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][0]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][0]~regout\);

-- Location: LCFF_X56_Y30_N15
\breg|XREGS[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][0]~regout\);

-- Location: LCCOMB_X56_Y30_N4
\breg|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][0]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[6][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux31~12_combout\);

-- Location: LCCOMB_X47_Y30_N26
\breg|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux31~12_combout\ & (\breg|XREGS[7][0]~regout\)) # (!\breg|Mux31~12_combout\ & ((\breg|XREGS[5][0]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][0]~regout\,
	datab => \breg|XREGS[5][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux31~12_combout\,
	combout => \breg|Mux31~13_combout\);

-- Location: LCCOMB_X47_Y30_N28
\breg|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux31~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][0]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|XREGS[1][0]~regout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux31~13_combout\,
	combout => \breg|Mux31~14_combout\);

-- Location: LCCOMB_X47_Y30_N2
\breg|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux31~14_combout\ & (\breg|XREGS[3][0]~regout\)) # (!\breg|Mux31~14_combout\ & ((\breg|XREGS[2][0]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][0]~regout\,
	datab => \breg|Mux24~2_combout\,
	datac => \breg|XREGS[2][0]~regout\,
	datad => \breg|Mux31~14_combout\,
	combout => \breg|Mux31~15_combout\);

-- Location: LCCOMB_X60_Y25_N12
\breg|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~23_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & \breg|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datad => \breg|Decoder0~20_combout\,
	combout => \breg|Decoder0~23_combout\);

-- Location: LCFF_X51_Y28_N19
\breg|XREGS[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][0]~regout\);

-- Location: LCFF_X50_Y28_N5
\breg|XREGS[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][0]~regout\);

-- Location: LCCOMB_X50_Y28_N4
\breg|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[22][0]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][0]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[18][0]~regout\,
	datac => \breg|XREGS[22][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux31~4_combout\);

-- Location: LCFF_X50_Y28_N7
\breg|XREGS[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][0]~regout\);

-- Location: LCCOMB_X50_Y28_N6
\breg|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~5_combout\ = (\breg|Mux31~4_combout\ & (((\breg|XREGS[30][0]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux31~4_combout\ & (\breg|XREGS[26][0]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][0]~regout\,
	datab => \breg|Mux31~4_combout\,
	datac => \breg|XREGS[30][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux31~5_combout\);

-- Location: LCCOMB_X52_Y31_N26
\breg|XREGS[20][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[20][0]~feeder_combout\);

-- Location: LCFF_X52_Y31_N27
\breg|XREGS[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][0]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][0]~regout\);

-- Location: LCCOMB_X60_Y30_N22
\breg|XREGS[24][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[24][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y26_N20
\breg|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~33_combout\ = (\breg|Decoder0~31_combout\ & (\contr|Mux10~1_combout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & \mem_i|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Decoder0~31_combout\,
	datab => \contr|Mux10~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	combout => \breg|Decoder0~33_combout\);

-- Location: LCFF_X60_Y30_N23
\breg|XREGS[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][0]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][0]~regout\);

-- Location: LCCOMB_X52_Y31_N0
\breg|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][0]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][0]~regout\,
	datab => \breg|XREGS[24][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux31~6_combout\);

-- Location: LCCOMB_X52_Y31_N30
\breg|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux31~6_combout\ & (\breg|XREGS[28][0]~regout\)) # (!\breg|Mux31~6_combout\ & ((\breg|XREGS[20][0]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][0]~regout\,
	datab => \breg|XREGS[20][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux31~6_combout\,
	combout => \breg|Mux31~7_combout\);

-- Location: LCCOMB_X51_Y31_N4
\breg|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|Mux31~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux31~5_combout\,
	datad => \breg|Mux31~7_combout\,
	combout => \breg|Mux31~8_combout\);

-- Location: LCCOMB_X52_Y31_N24
\breg|XREGS[21][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[21][0]~feeder_combout\);

-- Location: LCFF_X52_Y31_N25
\breg|XREGS[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][0]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][0]~regout\);

-- Location: LCCOMB_X51_Y31_N18
\breg|XREGS[17][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[17][0]~feeder_combout\);

-- Location: LCFF_X51_Y31_N19
\breg|XREGS[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][0]~feeder_combout\,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][0]~regout\);

-- Location: LCCOMB_X47_Y31_N22
\breg|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][0]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][0]~regout\,
	datab => \breg|XREGS[17][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux31~2_combout\);

-- Location: LCCOMB_X51_Y31_N6
\breg|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux31~2_combout\ & (\breg|XREGS[29][0]~regout\)) # (!\breg|Mux31~2_combout\ & ((\breg|XREGS[21][0]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][0]~regout\,
	datab => \breg|XREGS[21][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux31~2_combout\,
	combout => \breg|Mux31~3_combout\);

-- Location: LCCOMB_X51_Y31_N22
\breg|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux31~8_combout\ & (\breg|Mux31~10_combout\)) # (!\breg|Mux31~8_combout\ & ((\breg|Mux31~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux31~10_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux31~8_combout\,
	datad => \breg|Mux31~3_combout\,
	combout => \breg|Mux31~11_combout\);

-- Location: LCCOMB_X51_Y31_N12
\breg|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~16_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\) # ((\breg|Mux31~11_combout\)))) # (!\breg|Mux24~0_combout\ & (!\breg|Mux24~1_combout\ & (\breg|Mux31~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux31~15_combout\,
	datad => \breg|Mux31~11_combout\,
	combout => \breg|Mux31~16_combout\);

-- Location: LCCOMB_X51_Y31_N2
\breg|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux31~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux31~16_combout\ & (\breg|Mux31~18_combout\)) # (!\breg|Mux31~16_combout\ & ((\breg|Mux31~1_combout\))))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux31~18_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux31~1_combout\,
	datad => \breg|Mux31~16_combout\,
	combout => \breg|Mux31~19_combout\);

-- Location: LCCOMB_X58_Y35_N22
\ula|ShiftLeft0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~5_combout\ = (\ulaB[0]~26_combout\ & (\breg|Mux31~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux31~19_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \breg|Mux30~19_combout\,
	combout => \ula|ShiftLeft0~5_combout\);

-- Location: LCCOMB_X54_Y35_N6
\ula|ShiftLeft0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~21_combout\ = (\ula|ShiftLeft0~8_combout\) # ((\ulaB[1]~3_combout\ & \ula|ShiftLeft0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~3_combout\,
	datac => \ula|ShiftLeft0~8_combout\,
	datad => \ula|ShiftLeft0~5_combout\,
	combout => \ula|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X54_Y35_N0
\ula|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~24_combout\ = (\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~21_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~23_combout\,
	datad => \ula|ShiftLeft0~21_combout\,
	combout => \ula|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X57_Y36_N18
\ula_cnt|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux22~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(14) & (\ula_cnt|Mux21~0_combout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \ula_cnt|Mux21~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	combout => \ula_cnt|Mux22~0_combout\);

-- Location: LCCOMB_X57_Y36_N30
\ula_cnt|opcode.XOR_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.XOR_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((\ula_cnt|Mux22~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|opcode.XOR_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ula_cnt|Mux15~2clkctrl_outclk\,
	datad => \ula_cnt|Mux22~0_combout\,
	combout => \ula_cnt|opcode.XOR_OP~combout\);

-- Location: LCCOMB_X59_Y36_N0
\ula_cnt|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux23~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(13) & (\mem_i|altsyncram_component|auto_generated|q_a\(14) & (!\mem_i|altsyncram_component|auto_generated|q_a\(12) & \gerador_imm|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \gerador_imm|Mux1~1_combout\,
	combout => \ula_cnt|Mux23~0_combout\);

-- Location: LCCOMB_X59_Y36_N8
\ula_cnt|opcode.OR_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.OR_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((\ula_cnt|Mux23~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|opcode.OR_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \ula_cnt|Mux15~2clkctrl_outclk\,
	datad => \ula_cnt|Mux23~0_combout\,
	combout => \ula_cnt|opcode.OR_OP~combout\);

-- Location: LCCOMB_X54_Y36_N14
\ula|Selector24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~4_combout\ = (\breg|Mux24~24_combout\ & ((\ula_cnt|opcode.XOR_OP~combout\) # (\ula_cnt|opcode.OR_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \breg|Mux24~24_combout\,
	combout => \ula|Selector24~4_combout\);

-- Location: LCCOMB_X54_Y36_N16
\ula|Selector24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\) # ((\breg|Mux24~24_combout\ & ((\ula_cnt|opcode.AND_OP~combout\))) # (!\breg|Mux24~24_combout\ & (\ula_cnt|opcode.XOR_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.OR_OP~combout\,
	datab => \breg|Mux24~24_combout\,
	datac => \ula_cnt|opcode.XOR_OP~combout\,
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector24~3_combout\);

-- Location: LCCOMB_X57_Y36_N0
\ula_cnt|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux25~0_combout\ = (\contr|Mux9~1_combout\) # ((\ula_cnt|Equal0~1_combout\) # (!\ula_cnt|Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux9~1_combout\,
	datab => \ula_cnt|Equal0~1_combout\,
	datad => \ula_cnt|Mux27~0_combout\,
	combout => \ula_cnt|Mux25~0_combout\);

-- Location: LCCOMB_X57_Y36_N16
\ula_cnt|opcode.SUB_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SUB_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((!\ula_cnt|Mux25~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|opcode.SUB_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula_cnt|Mux15~2clkctrl_outclk\,
	datad => \ula_cnt|Mux25~0_combout\,
	combout => \ula_cnt|opcode.SUB_OP~combout\);

-- Location: LCFF_X51_Y35_N25
\breg|XREGS[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][7]~regout\);

-- Location: LCCOMB_X54_Y30_N16
\breg|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & \mem_i|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux58~8_combout\);

-- Location: LCCOMB_X56_Y30_N6
\breg|Mux58~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux58~7_combout\);

-- Location: LCCOMB_X50_Y36_N0
\breg|Mux56~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~14_combout\ = (\breg|Mux58~8_combout\ & ((!\breg|Mux58~7_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][7]~regout\ & \breg|Mux58~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|XREGS[1][7]~regout\,
	datac => \breg|Mux58~8_combout\,
	datad => \breg|Mux58~7_combout\,
	combout => \breg|Mux56~14_combout\);

-- Location: LCCOMB_X50_Y36_N30
\breg|XREGS[11][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[11][7]~feeder_combout\);

-- Location: LCCOMB_X47_Y28_N0
\breg|Decoder0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~51_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & \breg|Decoder0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \breg|Decoder0~36_combout\,
	combout => \breg|Decoder0~51_combout\);

-- Location: LCFF_X50_Y36_N31
\breg|XREGS[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][7]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][7]~regout\);

-- Location: LCFF_X48_Y30_N17
\breg|XREGS[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][7]~regout\);

-- Location: LCCOMB_X48_Y30_N16
\breg|Mux56~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~19_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][7]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[9][7]~regout\,
	datac => \breg|XREGS[8][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux56~19_combout\);

-- Location: LCCOMB_X49_Y36_N14
\breg|Mux56~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~20_combout\ = (\breg|Mux56~19_combout\ & (((\breg|XREGS[11][7]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|Mux56~19_combout\ & (\breg|XREGS[10][7]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][7]~regout\,
	datab => \breg|XREGS[11][7]~regout\,
	datac => \breg|Mux56~19_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux56~20_combout\);

-- Location: LCCOMB_X50_Y36_N16
\breg|Mux56~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~26_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(24) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|Mux56~20_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux56~20_combout\,
	combout => \breg|Mux56~26_combout\);

-- Location: LCCOMB_X50_Y36_N4
\breg|XREGS[3][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[3][7]~feeder_combout\);

-- Location: LCCOMB_X47_Y28_N26
\breg|Decoder0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~53_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(10) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & \breg|Decoder0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \breg|Decoder0~36_combout\,
	combout => \breg|Decoder0~53_combout\);

-- Location: LCFF_X50_Y36_N5
\breg|XREGS[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][7]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][7]~regout\);

-- Location: LCFF_X51_Y30_N27
\breg|XREGS[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][7]~regout\);

-- Location: LCFF_X53_Y34_N23
\breg|XREGS[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][7]~regout\);

-- Location: LCFF_X52_Y29_N21
\breg|XREGS[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][7]~regout\);

-- Location: LCCOMB_X52_Y29_N22
\breg|Mux56~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~16_combout\ = (\breg|Mux58~8_combout\ & ((\breg|Mux56~15_combout\) # (\breg|XREGS[4][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux56~15_combout\,
	datab => \breg|XREGS[4][7]~regout\,
	datad => \breg|Mux58~8_combout\,
	combout => \breg|Mux56~16_combout\);

-- Location: LCCOMB_X52_Y29_N2
\breg|Mux56~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~17_combout\ = (\breg|Mux56~16_combout\ & ((\breg|Mux56~15_combout\ & ((\breg|XREGS[6][7]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(20)))) # (!\breg|Mux56~15_combout\ & 
-- ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux56~15_combout\,
	datab => \breg|XREGS[6][7]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux56~16_combout\,
	combout => \breg|Mux56~17_combout\);

-- Location: LCCOMB_X51_Y30_N26
\breg|Mux56~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~18_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux56~17_combout\ & (\breg|XREGS[3][7]~regout\)) # (!\breg|Mux56~17_combout\ & ((\breg|XREGS[2][7]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[3][7]~regout\,
	datac => \breg|XREGS[2][7]~regout\,
	datad => \breg|Mux56~17_combout\,
	combout => \breg|Mux56~18_combout\);

-- Location: LCCOMB_X50_Y36_N20
\breg|Mux56~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~22_combout\ = (\breg|Mux56~26_combout\ & ((\breg|Mux56~21_combout\) # ((!\breg|Mux56~14_combout\ & \breg|Mux56~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux56~21_combout\,
	datab => \breg|Mux56~14_combout\,
	datac => \breg|Mux56~26_combout\,
	datad => \breg|Mux56~18_combout\,
	combout => \breg|Mux56~22_combout\);

-- Location: LCFF_X57_Y27_N21
\breg|XREGS[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][7]~regout\);

-- Location: LCCOMB_X48_Y33_N20
\breg|XREGS[19][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[19][7]~feeder_combout\);

-- Location: LCFF_X48_Y33_N21
\breg|XREGS[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][7]~feeder_combout\,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][7]~regout\);

-- Location: LCCOMB_X49_Y29_N26
\breg|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][7]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][7]~regout\,
	datab => \breg|XREGS[19][7]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux56~11_combout\);

-- Location: LCCOMB_X50_Y29_N24
\breg|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux56~11_combout\ & ((\breg|XREGS[31][7]~regout\))) # (!\breg|Mux56~11_combout\ & (\breg|XREGS[27][7]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux56~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][7]~regout\,
	datab => \breg|XREGS[31][7]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux56~11_combout\,
	combout => \breg|Mux56~12_combout\);

-- Location: LCCOMB_X63_Y31_N8
\breg|XREGS[21][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[21][7]~feeder_combout\);

-- Location: LCFF_X63_Y31_N9
\breg|XREGS[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][7]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][7]~regout\);

-- Location: LCCOMB_X59_Y25_N26
\breg|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~28_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\breg|Decoder0~25_combout\ & \breg|Decoder0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \breg|Decoder0~25_combout\,
	datad => \breg|Decoder0~26_combout\,
	combout => \breg|Decoder0~28_combout\);

-- Location: LCFF_X59_Y31_N31
\breg|XREGS[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][7]~regout\);

-- Location: LCFF_X59_Y31_N1
\breg|XREGS[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][7]~regout\);

-- Location: LCCOMB_X59_Y31_N0
\breg|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][7]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[25][7]~regout\,
	datac => \breg|XREGS[17][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux56~4_combout\);

-- Location: LCCOMB_X50_Y36_N14
\breg|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~5_combout\ = (\breg|Mux56~4_combout\ & ((\breg|XREGS[29][7]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux56~4_combout\ & (((\breg|XREGS[21][7]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][7]~regout\,
	datab => \breg|XREGS[21][7]~regout\,
	datac => \breg|Mux56~4_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux56~5_combout\);

-- Location: LCFF_X60_Y30_N17
\breg|XREGS[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][7]~regout\);

-- Location: LCFF_X56_Y29_N5
\breg|XREGS[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][7]~regout\);

-- Location: LCCOMB_X56_Y29_N4
\breg|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][7]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][7]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][7]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux56~8_combout\);

-- Location: LCCOMB_X56_Y29_N18
\breg|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~9_combout\ = (\breg|Mux56~8_combout\ & (((\breg|XREGS[28][7]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux56~8_combout\ & (\breg|XREGS[20][7]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][7]~regout\,
	datab => \breg|XREGS[28][7]~regout\,
	datac => \breg|Mux56~8_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux56~9_combout\);

-- Location: LCCOMB_X62_Y35_N8
\breg|XREGS[30][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[30][7]~feeder_combout\);

-- Location: LCFF_X62_Y35_N9
\breg|XREGS[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][7]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][7]~regout\);

-- Location: LCFF_X61_Y31_N31
\breg|XREGS[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][7]~regout\);

-- Location: LCCOMB_X61_Y31_N30
\breg|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][7]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][7]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][7]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[18][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux56~6_combout\);

-- Location: LCCOMB_X62_Y31_N0
\breg|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~7_combout\ = (\breg|Mux56~6_combout\ & (((\breg|XREGS[30][7]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux56~6_combout\ & (\breg|XREGS[26][7]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][7]~regout\,
	datab => \breg|XREGS[30][7]~regout\,
	datac => \breg|Mux56~6_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux56~7_combout\);

-- Location: LCCOMB_X50_Y36_N28
\breg|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|Mux56~7_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|Mux56~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux56~9_combout\,
	datad => \breg|Mux56~7_combout\,
	combout => \breg|Mux56~10_combout\);

-- Location: LCCOMB_X50_Y36_N18
\breg|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux56~10_combout\ & (\breg|Mux56~12_combout\)) # (!\breg|Mux56~10_combout\ & ((\breg|Mux56~5_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux56~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Mux56~12_combout\,
	datac => \breg|Mux56~5_combout\,
	datad => \breg|Mux56~10_combout\,
	combout => \breg|Mux56~13_combout\);

-- Location: LCCOMB_X50_Y36_N22
\breg|Mux56~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux56~25_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux56~22_combout\ & (\breg|Mux56~24_combout\)) # (!\breg|Mux56~22_combout\ & ((\breg|Mux56~13_combout\))))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux56~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux56~24_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux56~22_combout\,
	datad => \breg|Mux56~13_combout\,
	combout => \breg|Mux56~25_combout\);

-- Location: LCCOMB_X53_Y36_N6
\ulaB[7]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[7]~31_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector23~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux56~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector23~0_combout\,
	datad => \breg|Mux56~25_combout\,
	combout => \ulaB[7]~31_combout\);

-- Location: LCCOMB_X49_Y29_N2
\breg|XREGS[13][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[13][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y25_N24
\breg|Decoder0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~49_combout\ = (\breg|Decoder0~43_combout\ & (\breg|Decoder0~25_combout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(8) & \mem_i|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Decoder0~43_combout\,
	datab => \breg|Decoder0~25_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	combout => \breg|Decoder0~49_combout\);

-- Location: LCFF_X49_Y29_N3
\breg|XREGS[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][5]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][5]~regout\);

-- Location: LCCOMB_X50_Y35_N26
\breg|XREGS[14][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[14][5]~feeder_combout\);

-- Location: LCFF_X50_Y35_N27
\breg|XREGS[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][5]~feeder_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][5]~regout\);

-- Location: LCCOMB_X47_Y28_N4
\breg|Decoder0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~58_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & \breg|Decoder0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datad => \breg|Decoder0~48_combout\,
	combout => \breg|Decoder0~58_combout\);

-- Location: LCFF_X59_Y28_N17
\breg|XREGS[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][5]~regout\);

-- Location: LCCOMB_X59_Y28_N16
\breg|Mux58~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~28_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[14][5]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[12][5]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[14][5]~regout\,
	datac => \breg|XREGS[12][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux58~28_combout\);

-- Location: LCCOMB_X54_Y30_N2
\breg|Mux58~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~29_combout\ = (\breg|Mux58~28_combout\ & ((\breg|XREGS[15][5]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux58~28_combout\ & (((\breg|XREGS[13][5]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][5]~regout\,
	datab => \breg|XREGS[13][5]~regout\,
	datac => \breg|Mux58~28_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux58~29_combout\);

-- Location: LCCOMB_X59_Y31_N28
\breg|XREGS[25][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[25][5]~feeder_combout\);

-- Location: LCFF_X59_Y31_N29
\breg|XREGS[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][5]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][5]~regout\);

-- Location: LCCOMB_X54_Y28_N16
\breg|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][5]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][5]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[25][5]~regout\,
	datac => \breg|XREGS[17][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux58~9_combout\);

-- Location: LCCOMB_X54_Y28_N28
\breg|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~10_combout\ = (\breg|Mux58~9_combout\ & ((\breg|XREGS[29][5]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux58~9_combout\ & (((\breg|XREGS[21][5]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][5]~regout\,
	datab => \breg|XREGS[21][5]~regout\,
	datac => \breg|Mux58~9_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux58~10_combout\);

-- Location: LCCOMB_X48_Y33_N24
\breg|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~16_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][5]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[23][5]~regout\,
	datac => \breg|XREGS[19][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux58~16_combout\);

-- Location: LCCOMB_X49_Y33_N22
\breg|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux58~16_combout\ & ((\breg|XREGS[31][5]~regout\))) # (!\breg|Mux58~16_combout\ & (\breg|XREGS[27][5]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[27][5]~regout\,
	datac => \breg|XREGS[31][5]~regout\,
	datad => \breg|Mux58~16_combout\,
	combout => \breg|Mux58~17_combout\);

-- Location: LCCOMB_X56_Y29_N10
\breg|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~14_combout\ = (\breg|Mux58~13_combout\ & ((\breg|XREGS[28][5]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux58~13_combout\ & (((\breg|XREGS[20][5]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~13_combout\,
	datab => \breg|XREGS[28][5]~regout\,
	datac => \breg|XREGS[20][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux58~14_combout\);

-- Location: LCFF_X60_Y28_N7
\breg|XREGS[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][5]~regout\);

-- Location: LCFF_X60_Y28_N29
\breg|XREGS[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][5]~regout\);

-- Location: LCCOMB_X60_Y28_N28
\breg|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][5]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][5]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][5]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[18][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux58~11_combout\);

-- Location: LCCOMB_X60_Y28_N6
\breg|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux58~11_combout\ & ((\breg|XREGS[30][5]~regout\))) # (!\breg|Mux58~11_combout\ & (\breg|XREGS[26][5]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux58~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][5]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[30][5]~regout\,
	datad => \breg|Mux58~11_combout\,
	combout => \breg|Mux58~12_combout\);

-- Location: LCCOMB_X54_Y30_N26
\breg|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~15_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|Mux58~12_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux58~14_combout\,
	datad => \breg|Mux58~12_combout\,
	combout => \breg|Mux58~15_combout\);

-- Location: LCCOMB_X54_Y30_N8
\breg|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux58~15_combout\ & ((\breg|Mux58~17_combout\))) # (!\breg|Mux58~15_combout\ & (\breg|Mux58~10_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux58~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Mux58~10_combout\,
	datac => \breg|Mux58~17_combout\,
	datad => \breg|Mux58~15_combout\,
	combout => \breg|Mux58~18_combout\);

-- Location: LCCOMB_X51_Y35_N8
\breg|XREGS[6][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[6][5]~feeder_combout\);

-- Location: LCFF_X51_Y35_N9
\breg|XREGS[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][5]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][5]~regout\);

-- Location: LCFF_X54_Y30_N1
\breg|XREGS[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][5]~regout\);

-- Location: LCCOMB_X54_Y30_N0
\breg|Mux58~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~20_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[7][5]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[5][5]~regout\ & \mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[7][5]~regout\,
	datac => \breg|XREGS[5][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux58~20_combout\);

-- Location: LCCOMB_X54_Y30_N14
\breg|Mux58~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~21_combout\ = (\breg|Mux58~8_combout\ & ((\breg|Mux58~20_combout\) # (\breg|XREGS[4][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux58~20_combout\,
	datac => \breg|XREGS[4][5]~regout\,
	datad => \breg|Mux58~8_combout\,
	combout => \breg|Mux58~21_combout\);

-- Location: LCCOMB_X54_Y30_N20
\breg|Mux58~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~22_combout\ = (\breg|Mux58~21_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux58~20_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[6][5]~regout\) # 
-- (!\breg|Mux58~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[6][5]~regout\,
	datac => \breg|Mux58~21_combout\,
	datad => \breg|Mux58~20_combout\,
	combout => \breg|Mux58~22_combout\);

-- Location: LCCOMB_X54_Y30_N6
\breg|Mux58~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & !\mem_i|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux58~6_combout\);

-- Location: LCCOMB_X54_Y30_N18
\breg|Mux58~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~23_combout\ = (\breg|Mux58~22_combout\ & ((\breg|XREGS[3][5]~regout\) # ((!\breg|Mux58~6_combout\)))) # (!\breg|Mux58~22_combout\ & (((\breg|XREGS[2][5]~regout\ & \breg|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][5]~regout\,
	datab => \breg|XREGS[2][5]~regout\,
	datac => \breg|Mux58~22_combout\,
	datad => \breg|Mux58~6_combout\,
	combout => \breg|Mux58~23_combout\);

-- Location: LCCOMB_X52_Y30_N16
\breg|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~19_combout\ = (\breg|Mux58~8_combout\ & ((!\breg|Mux58~7_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][5]~regout\ & \breg|Mux58~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][5]~regout\,
	datab => \breg|Mux58~8_combout\,
	datad => \breg|Mux58~7_combout\,
	combout => \breg|Mux58~19_combout\);

-- Location: LCCOMB_X48_Y34_N16
\breg|XREGS[10][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][5]~feeder_combout\ = \Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux26~1_combout\,
	combout => \breg|XREGS[10][5]~feeder_combout\);

-- Location: LCFF_X48_Y34_N17
\breg|XREGS[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][5]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][5]~regout\);

-- Location: LCFF_X49_Y30_N27
\breg|XREGS[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux26~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][5]~regout\);

-- Location: LCCOMB_X49_Y30_N0
\breg|Mux58~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~24_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][5]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[9][5]~regout\,
	datac => \breg|XREGS[8][5]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux58~24_combout\);

-- Location: LCCOMB_X49_Y30_N26
\breg|Mux58~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~25_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux58~24_combout\ & ((\breg|XREGS[11][5]~regout\))) # (!\breg|Mux58~24_combout\ & (\breg|XREGS[10][5]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux58~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[10][5]~regout\,
	datac => \breg|XREGS[11][5]~regout\,
	datad => \breg|Mux58~24_combout\,
	combout => \breg|Mux58~25_combout\);

-- Location: LCCOMB_X54_Y30_N22
\breg|Mux58~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~31_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(24) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # (\breg|Mux58~25_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux58~25_combout\,
	combout => \breg|Mux58~31_combout\);

-- Location: LCCOMB_X54_Y30_N12
\breg|Mux58~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~27_combout\ = (\breg|Mux58~31_combout\ & ((\breg|Mux58~26_combout\) # ((\breg|Mux58~23_combout\ & !\breg|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~26_combout\,
	datab => \breg|Mux58~23_combout\,
	datac => \breg|Mux58~19_combout\,
	datad => \breg|Mux58~31_combout\,
	combout => \breg|Mux58~27_combout\);

-- Location: LCCOMB_X54_Y30_N28
\breg|Mux58~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~30_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux58~27_combout\ & (\breg|Mux58~29_combout\)) # (!\breg|Mux58~27_combout\ & ((\breg|Mux58~18_combout\))))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux58~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux58~29_combout\,
	datac => \breg|Mux58~18_combout\,
	datad => \breg|Mux58~27_combout\,
	combout => \breg|Mux58~30_combout\);

-- Location: LCCOMB_X54_Y34_N30
\ulaB[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[5]~27_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector25~2_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux58~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector25~2_combout\,
	datad => \breg|Mux58~30_combout\,
	combout => \ulaB[5]~27_combout\);

-- Location: LCCOMB_X54_Y32_N22
\gerador_imm|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux6~1_combout\ = (\gerador_imm|Mux6~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(2) & (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & \mem_i|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux6~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	combout => \gerador_imm|Mux6~1_combout\);

-- Location: LCCOMB_X57_Y32_N26
\gerador_imm|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector11~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux2~1_combout\) # ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|imm32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \gerador_imm|Mux2~1_combout\,
	datac => \gerador_imm|imm32~0_combout\,
	datad => \gerador_imm|Mux1~0_combout\,
	combout => \gerador_imm|Selector11~2_combout\);

-- Location: LCCOMB_X57_Y32_N0
\gerador_imm|Selector11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector11~3_combout\ = (\gerador_imm|Selector11~2_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(19) & ((\gerador_imm|Mux5~2_combout\) # (\gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~2_combout\,
	datab => \gerador_imm|Mux6~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(19),
	datad => \gerador_imm|Selector11~2_combout\,
	combout => \gerador_imm|Selector11~3_combout\);

-- Location: LCCOMB_X56_Y36_N8
\ula_cnt|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux20~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(12) & (\mem_i|altsyncram_component|auto_generated|q_a\(14) & (\ula_cnt|Equal0~1_combout\ & \ula_cnt|Mux21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \ula_cnt|Equal0~1_combout\,
	datad => \ula_cnt|Mux21~0_combout\,
	combout => \ula_cnt|Mux20~0_combout\);

-- Location: LCCOMB_X56_Y36_N30
\ula_cnt|opcode.SRL_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SRL_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((\ula_cnt|Mux20~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|opcode.SRL_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|Mux15~2clkctrl_outclk\,
	datab => \ula_cnt|opcode.SRL_OP~combout\,
	datac => \ula_cnt|Mux20~0_combout\,
	combout => \ula_cnt|opcode.SRL_OP~combout\);

-- Location: LCCOMB_X56_Y32_N4
\gerador_imm|WideOr4\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|WideOr4~combout\ = (\gerador_imm|Mux5~2_combout\) # ((\gerador_imm|Mux2~1_combout\) # (\gerador_imm|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~2_combout\,
	datab => \gerador_imm|Mux2~1_combout\,
	datad => \gerador_imm|Mux1~0_combout\,
	combout => \gerador_imm|WideOr4~combout\);

-- Location: LCCOMB_X56_Y34_N20
\gerador_imm|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector27~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\gerador_imm|WideOr4~combout\) # ((!\gerador_imm|imm32~0_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(10))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (!\gerador_imm|imm32~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \gerador_imm|imm32~0_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datad => \gerador_imm|WideOr4~combout\,
	combout => \gerador_imm|Selector27~0_combout\);

-- Location: LCCOMB_X51_Y38_N18
\PC[10]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[10]~46_combout\ = (PC(10) & (\PC[9]~45\ $ (GND))) # (!PC(10) & (!\PC[9]~45\ & VCC))
-- \PC[10]~47\ = CARRY((PC(10) & !\PC[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(10),
	datad => VCC,
	cin => \PC[9]~45\,
	combout => \PC[10]~46_combout\,
	cout => \PC[10]~47\);

-- Location: LCCOMB_X54_Y34_N4
\gerador_imm|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector20~0_combout\ = (\gerador_imm|Selector25~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(30) & ((\gerador_imm|Selector25~1_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector0~0_combout\,
	datab => \gerador_imm|Selector25~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(30),
	datad => \gerador_imm|Selector25~0_combout\,
	combout => \gerador_imm|Selector20~0_combout\);

-- Location: LCCOMB_X49_Y38_N20
\pcBranch[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[10]~20_combout\ = ((PC(10) $ (\gerador_imm|Selector20~0_combout\ $ (!\pcBranch[9]~19\)))) # (GND)
-- \pcBranch[10]~21\ = CARRY((PC(10) & ((\gerador_imm|Selector20~0_combout\) # (!\pcBranch[9]~19\))) # (!PC(10) & (\gerador_imm|Selector20~0_combout\ & !\pcBranch[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(10),
	datab => \gerador_imm|Selector20~0_combout\,
	datad => VCC,
	cin => \pcBranch[9]~19\,
	combout => \pcBranch[10]~20_combout\,
	cout => \pcBranch[10]~21\);

-- Location: LCCOMB_X57_Y34_N24
\ula|ShiftLeft0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~9_combout\ = (\ula|ShiftRight1~6_combout\ & (!\ulaB[4]~4_combout\ & \ula|ShiftRight1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~6_combout\,
	datac => \ulaB[4]~4_combout\,
	datad => \ula|ShiftRight1~11_combout\,
	combout => \ula|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X56_Y36_N4
\ula_cnt|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux19~0_combout\ = ((\ula_cnt|Equal0~1_combout\) # ((!\ula_cnt|Mux21~0_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(12)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datab => \ula_cnt|Equal0~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \ula_cnt|Mux21~0_combout\,
	combout => \ula_cnt|Mux19~0_combout\);

-- Location: LCCOMB_X56_Y36_N10
\ula_cnt|opcode.SRA_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SRA_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((!\ula_cnt|Mux19~0_combout\))) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|opcode.SRA_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRA_OP~combout\,
	datac => \ula_cnt|Mux15~2clkctrl_outclk\,
	datad => \ula_cnt|Mux19~0_combout\,
	combout => \ula_cnt|opcode.SRA_OP~combout\);

-- Location: LCCOMB_X57_Y34_N26
\ula|Selector17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~3_combout\ = (\ulaB[3]~5_combout\) # (((!\ula_cnt|opcode.SRL_OP~combout\ & !\ula_cnt|opcode.SRA_OP~combout\)) # (!\ula|ShiftLeft0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula_cnt|opcode.SRL_OP~combout\,
	datac => \ula|ShiftLeft0~9_combout\,
	datad => \ula_cnt|opcode.SRA_OP~combout\,
	combout => \ula|Selector17~3_combout\);

-- Location: LCFF_X53_Y40_N15
\pcAux[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(8));

-- Location: LCCOMB_X53_Y40_N14
\pcOld[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[8]~12_combout\ = (pcAux(8) & (\pcOld[7]~11\ $ (GND))) # (!pcAux(8) & (!\pcOld[7]~11\ & VCC))
-- \pcOld[8]~13\ = CARRY((pcAux(8) & !\pcOld[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(8),
	datad => VCC,
	cin => \pcOld[7]~11\,
	combout => \pcOld[8]~12_combout\,
	cout => \pcOld[8]~13\);

-- Location: LCCOMB_X53_Y40_N18
\pcOld[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[10]~16_combout\ = (pcAux(10) & (\pcOld[9]~15\ $ (GND))) # (!pcAux(10) & (!\pcOld[9]~15\ & VCC))
-- \pcOld[10]~17\ = CARRY((pcAux(10) & !\pcOld[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(10),
	datad => VCC,
	cin => \pcOld[9]~15\,
	combout => \pcOld[10]~16_combout\,
	cout => \pcOld[10]~17\);

-- Location: LCCOMB_X53_Y40_N20
\pcOld[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[11]~18_combout\ = (pcAux(11) & (!\pcOld[10]~17\)) # (!pcAux(11) & ((\pcOld[10]~17\) # (GND)))
-- \pcOld[11]~19\ = CARRY((!\pcOld[10]~17\) # (!pcAux(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => pcAux(11),
	datad => VCC,
	cin => \pcOld[10]~17\,
	combout => \pcOld[11]~18_combout\,
	cout => \pcOld[11]~19\);

-- Location: LCCOMB_X56_Y39_N10
\ula|Selector31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~11_combout\ = (\ula_cnt|opcode.SRL_OP~combout\) # (\ula_cnt|opcode.SRA_OP~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula_cnt|opcode.SRL_OP~combout\,
	datad => \ula_cnt|opcode.SRA_OP~combout\,
	combout => \ula|Selector31~11_combout\);

-- Location: LCCOMB_X56_Y34_N22
\ulaB[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[3]~5_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector27~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux60~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector27~0_combout\,
	datad => \breg|Mux60~25_combout\,
	combout => \ulaB[3]~5_combout\);

-- Location: LCCOMB_X51_Y38_N20
\PC[11]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[11]~48_combout\ = (PC(11) & (!\PC[10]~47\)) # (!PC(11) & ((\PC[10]~47\) # (GND)))
-- \PC[11]~49\ = CARRY((!\PC[10]~47\) # (!PC(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(11),
	datad => VCC,
	cin => \PC[10]~47\,
	combout => \PC[11]~48_combout\,
	cout => \PC[11]~49\);

-- Location: LCCOMB_X50_Y38_N20
\PC[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[11]~feeder_combout\ = \PC[11]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[11]~48_combout\,
	combout => \PC[11]~feeder_combout\);

-- Location: LCCOMB_X49_Y38_N22
\pcBranch[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[11]~22_combout\ = (\gerador_imm|Selector19~1_combout\ & ((PC(11) & (\pcBranch[10]~21\ & VCC)) # (!PC(11) & (!\pcBranch[10]~21\)))) # (!\gerador_imm|Selector19~1_combout\ & ((PC(11) & (!\pcBranch[10]~21\)) # (!PC(11) & ((\pcBranch[10]~21\) # 
-- (GND)))))
-- \pcBranch[11]~23\ = CARRY((\gerador_imm|Selector19~1_combout\ & (!PC(11) & !\pcBranch[10]~21\)) # (!\gerador_imm|Selector19~1_combout\ & ((!\pcBranch[10]~21\) # (!PC(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector19~1_combout\,
	datab => PC(11),
	datad => VCC,
	cin => \pcBranch[10]~21\,
	combout => \pcBranch[11]~22_combout\,
	cout => \pcBranch[11]~23\);

-- Location: LCFF_X58_Y33_N29
\breg|XREGS[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][3]~regout\);

-- Location: LCCOMB_X48_Y32_N24
\breg|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[13][3]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|XREGS[12][3]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][3]~regout\,
	datab => \breg|XREGS[12][3]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux28~17_combout\);

-- Location: LCFF_X57_Y36_N1
\breg|XREGS[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][3]~regout\);

-- Location: LCCOMB_X48_Y32_N6
\breg|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux28~17_combout\ & (\breg|XREGS[15][3]~regout\)) # (!\breg|Mux28~17_combout\ & ((\breg|XREGS[14][3]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[15][3]~regout\,
	datac => \breg|Mux28~17_combout\,
	datad => \breg|XREGS[14][3]~regout\,
	combout => \breg|Mux28~18_combout\);

-- Location: LCFF_X52_Y27_N27
\breg|XREGS[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][3]~regout\);

-- Location: LCFF_X52_Y27_N17
\breg|XREGS[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][3]~regout\);

-- Location: LCCOMB_X51_Y33_N12
\breg|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[10][3]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[10][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux28~10_combout\);

-- Location: LCCOMB_X51_Y33_N2
\breg|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux28~10_combout\ & ((\breg|XREGS[11][3]~regout\))) # (!\breg|Mux28~10_combout\ & (\breg|XREGS[9][3]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][3]~regout\,
	datab => \breg|XREGS[11][3]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux28~10_combout\,
	combout => \breg|Mux28~11_combout\);

-- Location: LCFF_X52_Y33_N9
\breg|XREGS[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][3]~regout\);

-- Location: LCFF_X54_Y26_N25
\breg|XREGS[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][3]~regout\);

-- Location: LCFF_X54_Y29_N27
\breg|XREGS[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][3]~regout\);

-- Location: LCCOMB_X54_Y29_N26
\breg|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[5][3]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|XREGS[4][3]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[4][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux28~12_combout\);

-- Location: LCCOMB_X51_Y33_N16
\breg|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux28~12_combout\ & (\breg|XREGS[7][3]~regout\)) # (!\breg|Mux28~12_combout\ & ((\breg|XREGS[6][3]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][3]~regout\,
	datab => \breg|XREGS[6][3]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux28~12_combout\,
	combout => \breg|Mux28~13_combout\);

-- Location: LCCOMB_X51_Y33_N22
\breg|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux28~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][3]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][3]~regout\,
	datab => \breg|Mux24~3_combout\,
	datac => \breg|Mux28~13_combout\,
	datad => \breg|Mux24~4_combout\,
	combout => \breg|Mux28~14_combout\);

-- Location: LCCOMB_X51_Y33_N4
\breg|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux28~14_combout\ & ((\breg|XREGS[3][3]~regout\))) # (!\breg|Mux28~14_combout\ & (\breg|XREGS[2][3]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][3]~regout\,
	datab => \breg|XREGS[3][3]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux28~14_combout\,
	combout => \breg|Mux28~15_combout\);

-- Location: LCCOMB_X51_Y33_N14
\breg|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~16_combout\ = (\breg|Mux24~0_combout\ & (((\breg|Mux24~1_combout\)))) # (!\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\ & (\breg|Mux28~11_combout\)) # (!\breg|Mux24~1_combout\ & ((\breg|Mux28~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux28~11_combout\,
	datac => \breg|Mux28~15_combout\,
	datad => \breg|Mux24~1_combout\,
	combout => \breg|Mux28~16_combout\);

-- Location: LCFF_X54_Y26_N31
\breg|XREGS[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][3]~regout\);

-- Location: LCFF_X52_Y26_N15
\breg|XREGS[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][3]~regout\);

-- Location: LCFF_X58_Y26_N25
\breg|XREGS[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][3]~regout\);

-- Location: LCCOMB_X58_Y26_N24
\breg|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[23][3]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[23][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux28~7_combout\);

-- Location: LCCOMB_X52_Y26_N14
\breg|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux28~7_combout\ & ((\breg|XREGS[31][3]~regout\))) # (!\breg|Mux28~7_combout\ & (\breg|XREGS[27][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[27][3]~regout\,
	datac => \breg|XREGS[31][3]~regout\,
	datad => \breg|Mux28~7_combout\,
	combout => \breg|Mux28~8_combout\);

-- Location: LCCOMB_X52_Y34_N24
\breg|XREGS[21][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[21][3]~feeder_combout\);

-- Location: LCFF_X52_Y34_N25
\breg|XREGS[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][3]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][3]~regout\);

-- Location: LCFF_X58_Y30_N7
\breg|XREGS[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][3]~regout\);

-- Location: LCCOMB_X58_Y30_N6
\breg|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][3]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[25][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux28~2_combout\);

-- Location: LCCOMB_X52_Y34_N22
\breg|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux28~2_combout\ & (\breg|XREGS[29][3]~regout\)) # (!\breg|Mux28~2_combout\ & ((\breg|XREGS[21][3]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[21][3]~regout\,
	datad => \breg|Mux28~2_combout\,
	combout => \breg|Mux28~3_combout\);

-- Location: LCFF_X49_Y34_N11
\breg|XREGS[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][3]~regout\);

-- Location: LCFF_X49_Y34_N5
\breg|XREGS[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][3]~regout\);

-- Location: LCFF_X60_Y30_N5
\breg|XREGS[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][3]~regout\);

-- Location: LCCOMB_X60_Y30_N4
\breg|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][3]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][3]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][3]~regout\,
	datac => \breg|XREGS[24][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux28~4_combout\);

-- Location: LCCOMB_X52_Y33_N24
\breg|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux28~4_combout\ & ((\breg|XREGS[28][3]~regout\))) # (!\breg|Mux28~4_combout\ & (\breg|XREGS[20][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][3]~regout\,
	datab => \breg|XREGS[28][3]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux28~4_combout\,
	combout => \breg|Mux28~5_combout\);

-- Location: LCCOMB_X51_Y33_N20
\breg|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|Mux28~3_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux28~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux28~3_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux28~5_combout\,
	combout => \breg|Mux28~6_combout\);

-- Location: LCFF_X50_Y28_N15
\breg|XREGS[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][3]~regout\);

-- Location: LCFF_X51_Y28_N15
\breg|XREGS[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][3]~regout\);

-- Location: LCFF_X50_Y28_N13
\breg|XREGS[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][3]~regout\);

-- Location: LCCOMB_X50_Y28_N12
\breg|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[22][3]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][3]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[18][3]~regout\,
	datac => \breg|XREGS[22][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux28~0_combout\);

-- Location: LCCOMB_X50_Y28_N14
\breg|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux28~0_combout\ & ((\breg|XREGS[30][3]~regout\))) # (!\breg|Mux28~0_combout\ & (\breg|XREGS[26][3]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[30][3]~regout\,
	datad => \breg|Mux28~0_combout\,
	combout => \breg|Mux28~1_combout\);

-- Location: LCCOMB_X51_Y33_N18
\breg|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux28~6_combout\ & (\breg|Mux28~8_combout\)) # (!\breg|Mux28~6_combout\ & ((\breg|Mux28~1_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux28~8_combout\,
	datac => \breg|Mux28~6_combout\,
	datad => \breg|Mux28~1_combout\,
	combout => \breg|Mux28~9_combout\);

-- Location: LCCOMB_X51_Y33_N0
\breg|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux28~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux28~16_combout\ & (\breg|Mux28~18_combout\)) # (!\breg|Mux28~16_combout\ & ((\breg|Mux28~9_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux28~18_combout\,
	datac => \breg|Mux28~16_combout\,
	datad => \breg|Mux28~9_combout\,
	combout => \breg|Mux28~19_combout\);

-- Location: LCCOMB_X56_Y37_N8
\ula|ShiftRight0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~5_combout\ = (\ulaB[0]~26_combout\ & (\breg|Mux28~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \breg|Mux28~19_combout\,
	datad => \breg|Mux29~19_combout\,
	combout => \ula|ShiftRight0~5_combout\);

-- Location: LCCOMB_X57_Y35_N26
\ula|ShiftRight1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~26_combout\ = (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~25_combout\) # ((\ulaB[1]~3_combout\ & \ula|ShiftRight0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~25_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \ulaB[2]~2_combout\,
	datad => \ula|ShiftRight0~5_combout\,
	combout => \ula|ShiftRight1~26_combout\);

-- Location: LCCOMB_X57_Y35_N20
\ula|ShiftRight1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~29_combout\ = (!\ulaB[3]~5_combout\ & ((\ula|ShiftRight1~26_combout\) # ((\ula|ShiftRight1~28_combout\ & \ulaB[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula|ShiftRight1~28_combout\,
	datac => \ulaB[2]~2_combout\,
	datad => \ula|ShiftRight1~26_combout\,
	combout => \ula|ShiftRight1~29_combout\);

-- Location: LCFF_X52_Y27_N9
\breg|XREGS[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][12]~regout\);

-- Location: LCFF_X59_Y33_N23
\breg|XREGS[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][12]~regout\);

-- Location: LCCOMB_X53_Y27_N18
\breg|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[9][12]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[8][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[8][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux19~0_combout\);

-- Location: LCCOMB_X52_Y27_N8
\breg|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux19~0_combout\ & (\breg|XREGS[11][12]~regout\)) # (!\breg|Mux19~0_combout\ & ((\breg|XREGS[10][12]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[10][12]~regout\,
	datad => \breg|Mux19~0_combout\,
	combout => \breg|Mux19~1_combout\);

-- Location: LCFF_X49_Y34_N31
\breg|XREGS[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][12]~regout\);

-- Location: LCFF_X49_Y34_N21
\breg|XREGS[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][12]~regout\);

-- Location: LCCOMB_X53_Y26_N8
\breg|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][12]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][12]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][12]~regout\,
	datab => \breg|XREGS[16][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux19~6_combout\);

-- Location: LCCOMB_X49_Y34_N24
\breg|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux19~6_combout\ & ((\breg|XREGS[28][12]~regout\))) # (!\breg|Mux19~6_combout\ & (\breg|XREGS[20][12]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][12]~regout\,
	datab => \breg|XREGS[28][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux19~6_combout\,
	combout => \breg|Mux19~7_combout\);

-- Location: LCCOMB_X63_Y34_N12
\breg|XREGS[26][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[26][12]~feeder_combout\);

-- Location: LCCOMB_X60_Y25_N20
\breg|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~21_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(11) & (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & \breg|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datad => \breg|Decoder0~20_combout\,
	combout => \breg|Decoder0~21_combout\);

-- Location: LCFF_X63_Y34_N13
\breg|XREGS[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][12]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][12]~regout\);

-- Location: LCFF_X63_Y30_N13
\breg|XREGS[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][12]~regout\);

-- Location: LCCOMB_X63_Y30_N12
\breg|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][12]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[18][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux19~4_combout\);

-- Location: LCCOMB_X63_Y30_N28
\breg|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux19~4_combout\ & (\breg|XREGS[30][12]~regout\)) # (!\breg|Mux19~4_combout\ & ((\breg|XREGS[26][12]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][12]~regout\,
	datab => \breg|XREGS[26][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux19~4_combout\,
	combout => \breg|Mux19~5_combout\);

-- Location: LCCOMB_X49_Y34_N14
\breg|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|Mux19~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux19~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux19~7_combout\,
	datad => \breg|Mux19~5_combout\,
	combout => \breg|Mux19~8_combout\);

-- Location: LCFF_X50_Y33_N5
\breg|XREGS[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][12]~regout\);

-- Location: LCCOMB_X57_Y25_N28
\breg|XREGS[31][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[31][12]~feeder_combout\);

-- Location: LCFF_X57_Y25_N29
\breg|XREGS[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][12]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][12]~regout\);

-- Location: LCCOMB_X52_Y25_N28
\breg|XREGS[19][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[19][12]~feeder_combout\);

-- Location: LCFF_X52_Y25_N29
\breg|XREGS[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][12]~feeder_combout\,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][12]~regout\);

-- Location: LCCOMB_X50_Y33_N2
\breg|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][12]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[19][12]~regout\,
	combout => \breg|Mux19~9_combout\);

-- Location: LCCOMB_X50_Y33_N0
\breg|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux19~9_combout\ & ((\breg|XREGS[31][12]~regout\))) # (!\breg|Mux19~9_combout\ & (\breg|XREGS[27][12]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux19~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[27][12]~regout\,
	datac => \breg|XREGS[31][12]~regout\,
	datad => \breg|Mux19~9_combout\,
	combout => \breg|Mux19~10_combout\);

-- Location: LCCOMB_X49_Y34_N16
\breg|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux19~8_combout\ & ((\breg|Mux19~10_combout\))) # (!\breg|Mux19~8_combout\ & (\breg|Mux19~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux19~3_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux19~8_combout\,
	datad => \breg|Mux19~10_combout\,
	combout => \breg|Mux19~11_combout\);

-- Location: LCFF_X60_Y33_N31
\breg|XREGS[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][12]~regout\);

-- Location: LCFF_X51_Y29_N25
\breg|XREGS[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][12]~regout\);

-- Location: LCFF_X50_Y30_N19
\breg|XREGS[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][12]~regout\);

-- Location: LCCOMB_X50_Y30_N18
\breg|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][12]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[6][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux19~12_combout\);

-- Location: LCCOMB_X48_Y32_N0
\breg|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux19~12_combout\ & (\breg|XREGS[7][12]~regout\)) # (!\breg|Mux19~12_combout\ & ((\breg|XREGS[5][12]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[5][12]~regout\,
	datad => \breg|Mux19~12_combout\,
	combout => \breg|Mux19~13_combout\);

-- Location: LCCOMB_X48_Y32_N18
\breg|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux19~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][12]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][12]~regout\,
	datab => \breg|Mux24~3_combout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux19~13_combout\,
	combout => \breg|Mux19~14_combout\);

-- Location: LCCOMB_X48_Y32_N12
\breg|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux19~14_combout\ & ((\breg|XREGS[3][12]~regout\))) # (!\breg|Mux19~14_combout\ & (\breg|XREGS[2][12]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][12]~regout\,
	datab => \breg|Mux24~2_combout\,
	datac => \breg|XREGS[3][12]~regout\,
	datad => \breg|Mux19~14_combout\,
	combout => \breg|Mux19~15_combout\);

-- Location: LCCOMB_X49_Y34_N18
\breg|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~16_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\) # ((\breg|Mux19~11_combout\)))) # (!\breg|Mux24~0_combout\ & (!\breg|Mux24~1_combout\ & ((\breg|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux19~11_combout\,
	datad => \breg|Mux19~15_combout\,
	combout => \breg|Mux19~16_combout\);

-- Location: LCCOMB_X49_Y34_N8
\breg|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux19~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux19~16_combout\ & (\breg|Mux19~18_combout\)) # (!\breg|Mux19~16_combout\ & ((\breg|Mux19~1_combout\))))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux19~18_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux19~1_combout\,
	datad => \breg|Mux19~16_combout\,
	combout => \breg|Mux19~19_combout\);

-- Location: LCCOMB_X56_Y38_N16
\ula|ShiftRight1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~31_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux17~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux17~19_combout\,
	datac => \breg|Mux19~19_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftRight1~31_combout\);

-- Location: LCCOMB_X52_Y28_N28
\breg|XREGS[9][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[9][13]~feeder_combout\);

-- Location: LCFF_X52_Y28_N29
\breg|XREGS[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][13]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][13]~regout\);

-- Location: LCCOMB_X61_Y27_N12
\breg|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[10][13]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[8][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][13]~regout\,
	datab => \breg|XREGS[10][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux18~10_combout\);

-- Location: LCCOMB_X61_Y27_N26
\breg|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux18~10_combout\ & (\breg|XREGS[11][13]~regout\)) # (!\breg|Mux18~10_combout\ & ((\breg|XREGS[9][13]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][13]~regout\,
	datab => \breg|XREGS[9][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux18~10_combout\,
	combout => \breg|Mux18~11_combout\);

-- Location: LCCOMB_X60_Y25_N28
\breg|XREGS[2][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[2][13]~feeder_combout\);

-- Location: LCFF_X60_Y25_N29
\breg|XREGS[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][13]~feeder_combout\,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][13]~regout\);

-- Location: LCCOMB_X54_Y26_N28
\breg|XREGS[6][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[6][13]~feeder_combout\);

-- Location: LCFF_X54_Y26_N29
\breg|XREGS[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][13]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][13]~regout\);

-- Location: LCFF_X59_Y25_N31
\breg|XREGS[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][13]~regout\);

-- Location: LCCOMB_X58_Y28_N14
\breg|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[5][13]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[4][13]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][13]~regout\,
	datab => \breg|XREGS[5][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux18~12_combout\);

-- Location: LCCOMB_X58_Y28_N2
\breg|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~13_combout\ = (\breg|Mux18~12_combout\ & ((\breg|XREGS[7][13]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux18~12_combout\ & (((\breg|XREGS[6][13]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][13]~regout\,
	datab => \breg|XREGS[6][13]~regout\,
	datac => \breg|Mux18~12_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux18~13_combout\);

-- Location: LCCOMB_X60_Y27_N28
\breg|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux18~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][13]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][13]~regout\,
	datab => \breg|Mux24~3_combout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux18~13_combout\,
	combout => \breg|Mux18~14_combout\);

-- Location: LCCOMB_X61_Y27_N6
\breg|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux18~14_combout\ & (\breg|XREGS[3][13]~regout\)) # (!\breg|Mux18~14_combout\ & ((\breg|XREGS[2][13]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][13]~regout\,
	datab => \breg|Mux24~2_combout\,
	datac => \breg|XREGS[2][13]~regout\,
	datad => \breg|Mux18~14_combout\,
	combout => \breg|Mux18~15_combout\);

-- Location: LCCOMB_X61_Y27_N20
\breg|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~16_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux18~11_combout\) # ((\breg|Mux24~0_combout\)))) # (!\breg|Mux24~1_combout\ & (((!\breg|Mux24~0_combout\ & \breg|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~1_combout\,
	datab => \breg|Mux18~11_combout\,
	datac => \breg|Mux24~0_combout\,
	datad => \breg|Mux18~15_combout\,
	combout => \breg|Mux18~16_combout\);

-- Location: LCCOMB_X54_Y38_N4
\breg|XREGS[20][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[20][13]~feeder_combout\);

-- Location: LCFF_X54_Y38_N5
\breg|XREGS[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][13]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][13]~regout\);

-- Location: LCFF_X61_Y32_N5
\breg|XREGS[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][13]~regout\);

-- Location: LCFF_X60_Y30_N3
\breg|XREGS[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][13]~regout\);

-- Location: LCCOMB_X60_Y30_N2
\breg|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][13]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][13]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][13]~regout\,
	datac => \breg|XREGS[24][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux18~4_combout\);

-- Location: LCCOMB_X61_Y30_N28
\breg|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~5_combout\ = (\breg|Mux18~4_combout\ & ((\breg|XREGS[28][13]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|Mux18~4_combout\ & (((\breg|XREGS[20][13]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][13]~regout\,
	datab => \breg|XREGS[20][13]~regout\,
	datac => \breg|Mux18~4_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux18~5_combout\);

-- Location: LCCOMB_X62_Y31_N18
\breg|XREGS[29][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[29][13]~feeder_combout\);

-- Location: LCCOMB_X59_Y25_N22
\breg|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~30_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\breg|Decoder0~25_combout\ & \breg|Decoder0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datac => \breg|Decoder0~25_combout\,
	datad => \breg|Decoder0~26_combout\,
	combout => \breg|Decoder0~30_combout\);

-- Location: LCFF_X62_Y31_N19
\breg|XREGS[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][13]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][13]~regout\);

-- Location: LCCOMB_X58_Y30_N2
\breg|XREGS[25][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[25][13]~feeder_combout\);

-- Location: LCFF_X58_Y30_N3
\breg|XREGS[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][13]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][13]~regout\);

-- Location: LCCOMB_X61_Y27_N16
\breg|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[25][13]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[17][13]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][13]~regout\,
	datab => \breg|XREGS[25][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux18~2_combout\);

-- Location: LCCOMB_X61_Y27_N22
\breg|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~3_combout\ = (\breg|Mux18~2_combout\ & (((\breg|XREGS[29][13]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|Mux18~2_combout\ & (\breg|XREGS[21][13]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][13]~regout\,
	datab => \breg|XREGS[29][13]~regout\,
	datac => \breg|Mux18~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux18~3_combout\);

-- Location: LCCOMB_X61_Y27_N8
\breg|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|Mux18~3_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux18~5_combout\,
	datad => \breg|Mux18~3_combout\,
	combout => \breg|Mux18~6_combout\);

-- Location: LCCOMB_X58_Y30_N28
\breg|XREGS[30][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[30][13]~feeder_combout\);

-- Location: LCFF_X58_Y30_N29
\breg|XREGS[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][13]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][13]~regout\);

-- Location: LCCOMB_X62_Y27_N6
\breg|XREGS[18][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[18][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[18][13]~feeder_combout\);

-- Location: LCFF_X62_Y27_N7
\breg|XREGS[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[18][13]~feeder_combout\,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][13]~regout\);

-- Location: LCCOMB_X62_Y27_N28
\breg|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][13]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][13]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[18][13]~regout\,
	combout => \breg|Mux18~0_combout\);

-- Location: LCCOMB_X61_Y27_N4
\breg|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux18~0_combout\ & ((\breg|XREGS[30][13]~regout\))) # (!\breg|Mux18~0_combout\ & (\breg|XREGS[26][13]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][13]~regout\,
	datab => \breg|XREGS[30][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux18~0_combout\,
	combout => \breg|Mux18~1_combout\);

-- Location: LCFF_X54_Y38_N7
\breg|XREGS[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux18~1_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][13]~regout\);

-- Location: LCCOMB_X58_Y24_N8
\breg|XREGS[19][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[19][13]~feeder_combout\);

-- Location: LCFF_X58_Y24_N9
\breg|XREGS[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][13]~feeder_combout\,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][13]~regout\);

-- Location: LCCOMB_X61_Y27_N18
\breg|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][13]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][13]~regout\,
	datab => \breg|XREGS[19][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux18~7_combout\);

-- Location: LCCOMB_X61_Y27_N28
\breg|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux18~7_combout\ & ((\breg|XREGS[31][13]~regout\))) # (!\breg|Mux18~7_combout\ & (\breg|XREGS[27][13]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][13]~regout\,
	datab => \breg|XREGS[31][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux18~7_combout\,
	combout => \breg|Mux18~8_combout\);

-- Location: LCCOMB_X61_Y27_N30
\breg|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux18~6_combout\ & ((\breg|Mux18~8_combout\))) # (!\breg|Mux18~6_combout\ & (\breg|Mux18~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|Mux18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux18~6_combout\,
	datac => \breg|Mux18~1_combout\,
	datad => \breg|Mux18~8_combout\,
	combout => \breg|Mux18~9_combout\);

-- Location: LCCOMB_X61_Y27_N2
\breg|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux18~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux18~16_combout\ & (\breg|Mux18~18_combout\)) # (!\breg|Mux18~16_combout\ & ((\breg|Mux18~9_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux18~18_combout\,
	datab => \breg|Mux24~0_combout\,
	datac => \breg|Mux18~16_combout\,
	datad => \breg|Mux18~9_combout\,
	combout => \breg|Mux18~19_combout\);

-- Location: LCCOMB_X57_Y32_N2
\gerador_imm|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector15~2_combout\ = (\gerador_imm|Selector11~2_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\gerador_imm|Mux6~1_combout\) # (\gerador_imm|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector11~2_combout\,
	datab => \gerador_imm|Mux6~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \gerador_imm|Mux5~2_combout\,
	combout => \gerador_imm|Selector15~2_combout\);

-- Location: LCCOMB_X59_Y39_N14
\gerador_imm|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux0~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(6) & (((\mem_i|altsyncram_component|auto_generated|q_a\(4))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(5)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(2) $ (((\mem_i|altsyncram_component|auto_generated|q_a\(5) & \mem_i|altsyncram_component|auto_generated|q_a\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	combout => \gerador_imm|Mux0~0_combout\);

-- Location: LCCOMB_X59_Y39_N20
\gerador_imm|imm32[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|imm32[31]~1_combout\ = (\gerador_imm|Mux5~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\mem_i|altsyncram_component|auto_generated|q_a\(3)) # (!\gerador_imm|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Mux0~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	combout => \gerador_imm|imm32[31]~1_combout\);

-- Location: LCCOMB_X53_Y36_N26
\gerador_imm|imm32[31]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|imm32[31]~2_combout\ = (\gerador_imm|imm32[31]~1_combout\ & ((\gerador_imm|Mux5~1_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gerador_imm|Mux5~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datad => \gerador_imm|imm32[31]~1_combout\,
	combout => \gerador_imm|imm32[31]~2_combout\);

-- Location: LCCOMB_X51_Y38_N22
\PC[12]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[12]~50_combout\ = (PC(12) & (\PC[11]~49\ $ (GND))) # (!PC(12) & (!\PC[11]~49\ & VCC))
-- \PC[12]~51\ = CARRY((PC(12) & !\PC[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(12),
	datad => VCC,
	cin => \PC[11]~49\,
	combout => \PC[12]~50_combout\,
	cout => \PC[12]~51\);

-- Location: LCCOMB_X51_Y38_N24
\PC[13]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[13]~52_combout\ = (PC(13) & (!\PC[12]~51\)) # (!PC(13) & ((\PC[12]~51\) # (GND)))
-- \PC[13]~53\ = CARRY((!\PC[12]~51\) # (!PC(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(13),
	datad => VCC,
	cin => \PC[12]~51\,
	combout => \PC[13]~52_combout\,
	cout => \PC[13]~53\);

-- Location: LCCOMB_X51_Y38_N26
\PC[14]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[14]~54_combout\ = (PC(14) & (\PC[13]~53\ $ (GND))) # (!PC(14) & (!\PC[13]~53\ & VCC))
-- \PC[14]~55\ = CARRY((PC(14) & !\PC[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(14),
	datad => VCC,
	cin => \PC[13]~53\,
	combout => \PC[14]~54_combout\,
	cout => \PC[14]~55\);

-- Location: LCCOMB_X54_Y34_N26
\gerador_imm|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector18~2_combout\ = (\gerador_imm|Selector11~2_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(12) & ((\gerador_imm|Mux5~2_combout\) # (\gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector11~2_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datac => \gerador_imm|Mux5~2_combout\,
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector18~2_combout\);

-- Location: LCCOMB_X49_Y38_N24
\pcBranch[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[12]~24_combout\ = ((PC(12) $ (\gerador_imm|Selector18~2_combout\ $ (!\pcBranch[11]~23\)))) # (GND)
-- \pcBranch[12]~25\ = CARRY((PC(12) & ((\gerador_imm|Selector18~2_combout\) # (!\pcBranch[11]~23\))) # (!PC(12) & (\gerador_imm|Selector18~2_combout\ & !\pcBranch[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(12),
	datab => \gerador_imm|Selector18~2_combout\,
	datad => VCC,
	cin => \pcBranch[11]~23\,
	combout => \pcBranch[12]~24_combout\,
	cout => \pcBranch[12]~25\);

-- Location: LCCOMB_X49_Y38_N26
\pcBranch[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[13]~26_combout\ = (\gerador_imm|Selector17~2_combout\ & ((PC(13) & (\pcBranch[12]~25\ & VCC)) # (!PC(13) & (!\pcBranch[12]~25\)))) # (!\gerador_imm|Selector17~2_combout\ & ((PC(13) & (!\pcBranch[12]~25\)) # (!PC(13) & ((\pcBranch[12]~25\) # 
-- (GND)))))
-- \pcBranch[13]~27\ = CARRY((\gerador_imm|Selector17~2_combout\ & (!PC(13) & !\pcBranch[12]~25\)) # (!\gerador_imm|Selector17~2_combout\ & ((!\pcBranch[12]~25\) # (!PC(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector17~2_combout\,
	datab => PC(13),
	datad => VCC,
	cin => \pcBranch[12]~25\,
	combout => \pcBranch[13]~26_combout\,
	cout => \pcBranch[13]~27\);

-- Location: LCCOMB_X57_Y33_N24
\ula|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~1_combout\ = (\ula_cnt|opcode.SRA_OP~combout\ & \breg|Mux0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula_cnt|opcode.SRA_OP~combout\,
	datad => \breg|Mux0~19_combout\,
	combout => \ula|Selector2~1_combout\);

-- Location: LCCOMB_X57_Y32_N8
\gerador_imm|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector17~2_combout\ = (\gerador_imm|Selector11~2_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(13) & ((\gerador_imm|Mux5~2_combout\) # (\gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~2_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Selector11~2_combout\,
	combout => \gerador_imm|Selector17~2_combout\);

-- Location: LCCOMB_X57_Y32_N12
\ulaB[13]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[13]~9_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector17~2_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux50~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector17~2_combout\,
	datad => \breg|Mux50~19_combout\,
	combout => \ulaB[13]~9_combout\);

-- Location: LCCOMB_X54_Y38_N10
\ula|Selector18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~6_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\breg|Mux18~19_combout\) # (\ulaB[13]~9_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux18~19_combout\ $ (\ulaB[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \breg|Mux18~19_combout\,
	datad => \ulaB[13]~9_combout\,
	combout => \ula|Selector18~6_combout\);

-- Location: LCCOMB_X54_Y34_N10
\ulaB[12]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[12]~7_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector18~2_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux51~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector18~2_combout\,
	datad => \breg|Mux51~19_combout\,
	combout => \ulaB[12]~7_combout\);

-- Location: LCCOMB_X47_Y28_N14
\breg|Decoder0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~59_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(10) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & \breg|Decoder0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datad => \breg|Decoder0~36_combout\,
	combout => \breg|Decoder0~59_combout\);

-- Location: LCFF_X52_Y34_N17
\breg|XREGS[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][11]~regout\);

-- Location: LCCOMB_X48_Y29_N8
\breg|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[13][11]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[12][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][11]~regout\,
	datab => \breg|XREGS[13][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux20~17_combout\);

-- Location: LCCOMB_X48_Y29_N14
\breg|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~18_combout\ = (\breg|Mux20~17_combout\ & (((\breg|XREGS[15][11]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux20~17_combout\ & (\breg|XREGS[14][11]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][11]~regout\,
	datab => \breg|XREGS[15][11]~regout\,
	datac => \breg|Mux20~17_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux20~18_combout\);

-- Location: LCFF_X50_Y34_N11
\breg|XREGS[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][11]~regout\);

-- Location: LCFF_X58_Y32_N15
\breg|XREGS[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][11]~regout\);

-- Location: LCCOMB_X52_Y32_N6
\breg|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][11]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][11]~regout\,
	datab => \breg|XREGS[24][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux20~4_combout\);

-- Location: LCCOMB_X52_Y32_N16
\breg|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux20~4_combout\ & (\breg|XREGS[28][11]~regout\)) # (!\breg|Mux20~4_combout\ & ((\breg|XREGS[20][11]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][11]~regout\,
	datab => \breg|XREGS[20][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux20~4_combout\,
	combout => \breg|Mux20~5_combout\);

-- Location: LCFF_X60_Y34_N29
\breg|XREGS[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][11]~regout\);

-- Location: LCFF_X50_Y34_N25
\breg|XREGS[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][11]~regout\);

-- Location: LCCOMB_X59_Y30_N12
\breg|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~3_combout\ = (\breg|Mux20~2_combout\ & (((\breg|XREGS[29][11]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|Mux20~2_combout\ & (\breg|XREGS[21][11]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux20~2_combout\,
	datab => \breg|XREGS[21][11]~regout\,
	datac => \breg|XREGS[29][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux20~3_combout\);

-- Location: LCCOMB_X59_Y30_N14
\breg|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|Mux20~3_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux20~5_combout\,
	datad => \breg|Mux20~3_combout\,
	combout => \breg|Mux20~6_combout\);

-- Location: LCFF_X50_Y28_N27
\breg|XREGS[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][11]~regout\);

-- Location: LCFF_X50_Y28_N9
\breg|XREGS[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][11]~regout\);

-- Location: LCCOMB_X50_Y28_N8
\breg|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][11]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux20~0_combout\);

-- Location: LCCOMB_X51_Y28_N22
\breg|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux20~0_combout\ & ((\breg|XREGS[30][11]~regout\))) # (!\breg|Mux20~0_combout\ & (\breg|XREGS[26][11]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][11]~regout\,
	datab => \breg|XREGS[30][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux20~0_combout\,
	combout => \breg|Mux20~1_combout\);

-- Location: LCCOMB_X59_Y30_N4
\breg|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux20~6_combout\ & (\breg|Mux20~8_combout\)) # (!\breg|Mux20~6_combout\ & ((\breg|Mux20~1_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux20~8_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux20~6_combout\,
	datad => \breg|Mux20~1_combout\,
	combout => \breg|Mux20~9_combout\);

-- Location: LCCOMB_X52_Y28_N4
\breg|XREGS[9][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[9][11]~feeder_combout\);

-- Location: LCFF_X52_Y28_N5
\breg|XREGS[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][11]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][11]~regout\);

-- Location: LCCOMB_X50_Y33_N8
\breg|XREGS[8][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[8][11]~feeder_combout\);

-- Location: LCFF_X50_Y33_N9
\breg|XREGS[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][11]~feeder_combout\,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][11]~regout\);

-- Location: LCCOMB_X61_Y28_N4
\breg|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[10][11]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[8][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][11]~regout\,
	datab => \breg|XREGS[8][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux20~10_combout\);

-- Location: LCCOMB_X52_Y28_N18
\breg|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux20~10_combout\ & (\breg|XREGS[11][11]~regout\)) # (!\breg|Mux20~10_combout\ & ((\breg|XREGS[9][11]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][11]~regout\,
	datab => \breg|XREGS[9][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux20~10_combout\,
	combout => \breg|Mux20~11_combout\);

-- Location: LCFF_X52_Y30_N5
\breg|XREGS[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][11]~regout\);

-- Location: LCFF_X52_Y30_N27
\breg|XREGS[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][11]~regout\);

-- Location: LCFF_X51_Y35_N21
\breg|XREGS[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux20~1_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][11]~regout\);

-- Location: LCFF_X59_Y30_N19
\breg|XREGS[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][11]~regout\);

-- Location: LCFF_X58_Y29_N1
\breg|XREGS[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][11]~regout\);

-- Location: LCCOMB_X59_Y30_N30
\breg|XREGS[5][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[5][11]~feeder_combout\);

-- Location: LCFF_X59_Y30_N31
\breg|XREGS[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][11]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][11]~regout\);

-- Location: LCCOMB_X59_Y30_N0
\breg|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[5][11]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[4][11]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][11]~regout\,
	datab => \breg|XREGS[5][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux20~12_combout\);

-- Location: LCCOMB_X58_Y29_N0
\breg|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux20~12_combout\ & (\breg|XREGS[7][11]~regout\)) # (!\breg|Mux20~12_combout\ & ((\breg|XREGS[6][11]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[7][11]~regout\,
	datac => \breg|XREGS[6][11]~regout\,
	datad => \breg|Mux20~12_combout\,
	combout => \breg|Mux20~13_combout\);

-- Location: LCCOMB_X52_Y30_N12
\breg|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux20~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][11]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|XREGS[1][11]~regout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux20~13_combout\,
	combout => \breg|Mux20~14_combout\);

-- Location: LCCOMB_X52_Y30_N26
\breg|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux20~14_combout\ & ((\breg|XREGS[3][11]~regout\))) # (!\breg|Mux20~14_combout\ & (\breg|XREGS[2][11]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~2_combout\,
	datab => \breg|XREGS[2][11]~regout\,
	datac => \breg|XREGS[3][11]~regout\,
	datad => \breg|Mux20~14_combout\,
	combout => \breg|Mux20~15_combout\);

-- Location: LCCOMB_X59_Y30_N28
\breg|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~16_combout\ = (\breg|Mux24~0_combout\ & (\breg|Mux24~1_combout\)) # (!\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\ & (\breg|Mux20~11_combout\)) # (!\breg|Mux24~1_combout\ & ((\breg|Mux20~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux20~11_combout\,
	datad => \breg|Mux20~15_combout\,
	combout => \breg|Mux20~16_combout\);

-- Location: LCCOMB_X59_Y30_N10
\breg|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux20~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux20~16_combout\ & (\breg|Mux20~18_combout\)) # (!\breg|Mux20~16_combout\ & ((\breg|Mux20~9_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux20~18_combout\,
	datac => \breg|Mux20~9_combout\,
	datad => \breg|Mux20~16_combout\,
	combout => \breg|Mux20~19_combout\);

-- Location: LCCOMB_X54_Y34_N22
\ulaB[10]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[10]~0_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector20~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux53~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector20~0_combout\,
	datad => \breg|Mux53~19_combout\,
	combout => \ulaB[10]~0_combout\);

-- Location: LCCOMB_X51_Y32_N24
\gerador_imm|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector7~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & \gerador_imm|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector7~0_combout\);

-- Location: LCCOMB_X53_Y32_N6
\gerador_imm|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector7~1_combout\ = (\gerador_imm|Selector7~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \gerador_imm|Mux1~0_combout\,
	datac => \gerador_imm|Selector0~0_combout\,
	datad => \gerador_imm|Selector7~0_combout\,
	combout => \gerador_imm|Selector7~1_combout\);

-- Location: LCCOMB_X53_Y32_N4
\gerador_imm|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector5~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(25) & \gerador_imm|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(25),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector5~0_combout\);

-- Location: LCCOMB_X53_Y32_N8
\gerador_imm|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector5~1_combout\ = (\gerador_imm|Selector5~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \gerador_imm|Mux1~0_combout\,
	datac => \gerador_imm|Selector5~0_combout\,
	datad => \gerador_imm|Selector0~0_combout\,
	combout => \gerador_imm|Selector5~1_combout\);

-- Location: LCCOMB_X51_Y37_N14
\PC[24]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[24]~74_combout\ = (PC(24) & (\PC[23]~73\ $ (GND))) # (!PC(24) & (!\PC[23]~73\ & VCC))
-- \PC[24]~75\ = CARRY((PC(24) & !\PC[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(24),
	datad => VCC,
	cin => \PC[23]~73\,
	combout => \PC[24]~74_combout\,
	cout => \PC[24]~75\);

-- Location: LCCOMB_X57_Y33_N22
\ula|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~2_combout\ = (\ula|Selector2~1_combout\ & ((\ulaB[4]~4_combout\) # ((!\ula|ShiftRight1~6_combout\) # (!\ula|ShiftRight1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~4_combout\,
	datab => \ula|ShiftRight1~11_combout\,
	datac => \ula|Selector2~1_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector2~2_combout\);

-- Location: LCCOMB_X53_Y32_N18
\gerador_imm|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector6~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(24) & \gerador_imm|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector6~0_combout\);

-- Location: LCCOMB_X53_Y32_N28
\gerador_imm|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector6~1_combout\ = (\gerador_imm|Selector6~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \gerador_imm|Mux1~0_combout\,
	datac => \gerador_imm|Selector0~0_combout\,
	datad => \gerador_imm|Selector6~0_combout\,
	combout => \gerador_imm|Selector6~1_combout\);

-- Location: LCCOMB_X53_Y32_N0
\ulaB[24]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[24]~19_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector6~1_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux39~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector6~1_combout\,
	datad => \breg|Mux39~19_combout\,
	combout => \ulaB[24]~19_combout\);

-- Location: LCCOMB_X61_Y35_N8
\ula|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~1_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|Mux7~19_combout\) # ((\ulaB[24]~19_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux7~19_combout\ $ (\ulaB[24]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux7~19_combout\,
	datab => \ulaB[24]~19_combout\,
	datac => \ula_cnt|opcode.XOR_OP~combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector7~1_combout\);

-- Location: LCCOMB_X62_Y36_N10
\ula|ShiftLeft0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~50_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux18~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux16~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux16~19_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \breg|Mux18~19_combout\,
	combout => \ula|ShiftLeft0~50_combout\);

-- Location: LCFF_X61_Y35_N17
\breg|XREGS[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][14]~regout\);

-- Location: LCFF_X62_Y36_N5
\breg|XREGS[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][14]~regout\);

-- Location: LCFF_X61_Y36_N5
\breg|XREGS[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][14]~regout\);

-- Location: LCCOMB_X62_Y36_N22
\breg|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[13][14]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][14]~regout\,
	datab => \breg|XREGS[12][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux49~17_combout\);

-- Location: LCCOMB_X62_Y36_N0
\breg|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux49~17_combout\ & (\breg|XREGS[15][14]~regout\)) # (!\breg|Mux49~17_combout\ & ((\breg|XREGS[14][14]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux49~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[15][14]~regout\,
	datac => \breg|XREGS[14][14]~regout\,
	datad => \breg|Mux49~17_combout\,
	combout => \breg|Mux49~18_combout\);

-- Location: LCCOMB_X56_Y28_N22
\breg|XREGS[2][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[2][14]~feeder_combout\);

-- Location: LCFF_X56_Y28_N23
\breg|XREGS[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][14]~feeder_combout\,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][14]~regout\);

-- Location: LCCOMB_X56_Y28_N12
\breg|XREGS[1][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[1][14]~feeder_combout\);

-- Location: LCFF_X56_Y28_N13
\breg|XREGS[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][14]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][14]~regout\);

-- Location: LCFF_X50_Y30_N25
\breg|XREGS[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][14]~regout\);

-- Location: LCFF_X51_Y27_N13
\breg|XREGS[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][14]~regout\);

-- Location: LCFF_X50_Y30_N11
\breg|XREGS[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][14]~regout\);

-- Location: LCCOMB_X50_Y30_N10
\breg|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][14]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[5][14]~regout\,
	datac => \breg|XREGS[4][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux49~12_combout\);

-- Location: LCCOMB_X47_Y28_N20
\breg|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux49~12_combout\ & (\breg|XREGS[7][14]~regout\)) # (!\breg|Mux49~12_combout\ & ((\breg|XREGS[6][14]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][14]~regout\,
	datab => \breg|XREGS[6][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux49~12_combout\,
	combout => \breg|Mux49~13_combout\);

-- Location: LCCOMB_X56_Y28_N10
\breg|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux49~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][14]~regout\)))) # (!\breg|Mux58~7_combout\ & (((\breg|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|XREGS[1][14]~regout\,
	datac => \breg|Mux58~8_combout\,
	datad => \breg|Mux49~13_combout\,
	combout => \breg|Mux49~14_combout\);

-- Location: LCCOMB_X56_Y28_N24
\breg|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux49~14_combout\ & (\breg|XREGS[3][14]~regout\)) # (!\breg|Mux49~14_combout\ & ((\breg|XREGS[2][14]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux49~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][14]~regout\,
	datab => \breg|XREGS[2][14]~regout\,
	datac => \breg|Mux58~6_combout\,
	datad => \breg|Mux49~14_combout\,
	combout => \breg|Mux49~15_combout\);

-- Location: LCFF_X62_Y35_N13
\breg|XREGS[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][14]~regout\);

-- Location: LCFF_X50_Y28_N17
\breg|XREGS[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][14]~regout\);

-- Location: LCCOMB_X62_Y27_N12
\breg|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][14]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][14]~regout\,
	datab => \breg|XREGS[22][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux49~2_combout\);

-- Location: LCCOMB_X62_Y27_N18
\breg|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux49~2_combout\ & ((\breg|XREGS[30][14]~regout\))) # (!\breg|Mux49~2_combout\ & (\breg|XREGS[26][14]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][14]~regout\,
	datab => \breg|XREGS[30][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux49~2_combout\,
	combout => \breg|Mux49~3_combout\);

-- Location: LCFF_X61_Y32_N27
\breg|XREGS[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][14]~regout\);

-- Location: LCFF_X61_Y32_N1
\breg|XREGS[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][14]~regout\);

-- Location: LCCOMB_X61_Y32_N0
\breg|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][14]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[16][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux49~6_combout\);

-- Location: LCCOMB_X61_Y32_N26
\breg|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux49~6_combout\ & ((\breg|XREGS[28][14]~regout\))) # (!\breg|Mux49~6_combout\ & (\breg|XREGS[20][14]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[28][14]~regout\,
	datad => \breg|Mux49~6_combout\,
	combout => \breg|Mux49~7_combout\);

-- Location: LCFF_X49_Y35_N27
\breg|XREGS[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][14]~regout\);

-- Location: LCFF_X49_Y31_N25
\breg|XREGS[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][14]~regout\);

-- Location: LCCOMB_X49_Y31_N24
\breg|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][14]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[17][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux49~4_combout\);

-- Location: LCCOMB_X49_Y35_N26
\breg|Mux49~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux49~4_combout\ & ((\breg|XREGS[29][14]~regout\))) # (!\breg|Mux49~4_combout\ & (\breg|XREGS[21][14]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[29][14]~regout\,
	datad => \breg|Mux49~4_combout\,
	combout => \breg|Mux49~5_combout\);

-- Location: LCCOMB_X53_Y31_N12
\breg|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|Mux49~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|Mux49~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux49~7_combout\,
	datad => \breg|Mux49~5_combout\,
	combout => \breg|Mux49~8_combout\);

-- Location: LCCOMB_X53_Y31_N10
\breg|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux49~8_combout\ & (\breg|Mux49~10_combout\)) # (!\breg|Mux49~8_combout\ & ((\breg|Mux49~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux49~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux49~10_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux49~3_combout\,
	datad => \breg|Mux49~8_combout\,
	combout => \breg|Mux49~11_combout\);

-- Location: LCCOMB_X56_Y28_N30
\breg|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~16_combout\ = (\breg|Mux58~4_combout\ & (\breg|Mux58~5_combout\)) # (!\breg|Mux58~4_combout\ & ((\breg|Mux58~5_combout\ & ((\breg|Mux49~11_combout\))) # (!\breg|Mux58~5_combout\ & (\breg|Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~4_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux49~15_combout\,
	datad => \breg|Mux49~11_combout\,
	combout => \breg|Mux49~16_combout\);

-- Location: LCCOMB_X56_Y28_N4
\breg|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux49~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux49~16_combout\ & ((\breg|Mux49~18_combout\))) # (!\breg|Mux49~16_combout\ & (\breg|Mux49~1_combout\)))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux49~1_combout\,
	datab => \breg|Mux49~18_combout\,
	datac => \breg|Mux58~4_combout\,
	datad => \breg|Mux49~16_combout\,
	combout => \breg|Mux49~19_combout\);

-- Location: LCCOMB_X49_Y29_N22
\breg|XREGS[13][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[13][15]~feeder_combout\);

-- Location: LCFF_X49_Y29_N23
\breg|XREGS[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][15]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][15]~regout\);

-- Location: LCCOMB_X63_Y32_N6
\breg|XREGS[15][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[15][15]~feeder_combout\);

-- Location: LCFF_X63_Y32_N7
\breg|XREGS[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][15]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][15]~regout\);

-- Location: LCFF_X57_Y31_N23
\breg|XREGS[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][15]~regout\);

-- Location: LCCOMB_X63_Y32_N12
\breg|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|XREGS[14][15]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[12][15]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[14][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux48~17_combout\);

-- Location: LCCOMB_X63_Y32_N30
\breg|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux48~17_combout\ & ((\breg|XREGS[15][15]~regout\))) # (!\breg|Mux48~17_combout\ & (\breg|XREGS[13][15]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[13][15]~regout\,
	datac => \breg|XREGS[15][15]~regout\,
	datad => \breg|Mux48~17_combout\,
	combout => \breg|Mux48~18_combout\);

-- Location: LCCOMB_X53_Y28_N30
\breg|XREGS[2][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[2][15]~feeder_combout\);

-- Location: LCFF_X53_Y28_N31
\breg|XREGS[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][15]~feeder_combout\,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][15]~regout\);

-- Location: LCFF_X49_Y32_N7
\breg|XREGS[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][15]~regout\);

-- Location: LCFF_X57_Y30_N11
\breg|XREGS[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][15]~regout\);

-- Location: LCFF_X57_Y29_N9
\breg|XREGS[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][15]~regout\);

-- Location: LCFF_X57_Y29_N27
\breg|XREGS[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][15]~regout\);

-- Location: LCCOMB_X57_Y29_N26
\breg|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[6][15]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[4][15]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux48~12_combout\);

-- Location: LCCOMB_X57_Y29_N8
\breg|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux48~12_combout\ & ((\breg|XREGS[7][15]~regout\))) # (!\breg|Mux48~12_combout\ & (\breg|XREGS[5][15]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[5][15]~regout\,
	datac => \breg|XREGS[7][15]~regout\,
	datad => \breg|Mux48~12_combout\,
	combout => \breg|Mux48~13_combout\);

-- Location: LCCOMB_X53_Y28_N10
\breg|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~14_combout\ = (\breg|Mux58~8_combout\ & (((\breg|Mux48~13_combout\) # (!\breg|Mux58~7_combout\)))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][15]~regout\ & (\breg|Mux58~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][15]~regout\,
	datab => \breg|Mux58~8_combout\,
	datac => \breg|Mux58~7_combout\,
	datad => \breg|Mux48~13_combout\,
	combout => \breg|Mux48~14_combout\);

-- Location: LCCOMB_X53_Y28_N16
\breg|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux48~14_combout\ & ((\breg|XREGS[3][15]~regout\))) # (!\breg|Mux48~14_combout\ & (\breg|XREGS[2][15]~regout\)))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[2][15]~regout\,
	datac => \breg|XREGS[3][15]~regout\,
	datad => \breg|Mux48~14_combout\,
	combout => \breg|Mux48~15_combout\);

-- Location: LCCOMB_X57_Y25_N8
\breg|XREGS[11][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[11][15]~feeder_combout\);

-- Location: LCFF_X57_Y25_N9
\breg|XREGS[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][15]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][15]~regout\);

-- Location: LCCOMB_X53_Y27_N16
\breg|XREGS[8][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[8][15]~feeder_combout\);

-- Location: LCFF_X53_Y27_N17
\breg|XREGS[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][15]~feeder_combout\,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][15]~regout\);

-- Location: LCCOMB_X56_Y24_N20
\breg|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[9][15]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[8][15]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][15]~regout\,
	datab => \breg|XREGS[8][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux48~10_combout\);

-- Location: LCCOMB_X56_Y24_N2
\breg|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~11_combout\ = (\breg|Mux48~10_combout\ & (((\breg|XREGS[11][15]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|Mux48~10_combout\ & (\breg|XREGS[10][15]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][15]~regout\,
	datab => \breg|XREGS[11][15]~regout\,
	datac => \breg|Mux48~10_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux48~11_combout\);

-- Location: LCCOMB_X53_Y28_N22
\breg|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~16_combout\ = (\breg|Mux58~5_combout\ & (\breg|Mux58~4_combout\)) # (!\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\ & ((\breg|Mux48~11_combout\))) # (!\breg|Mux58~4_combout\ & (\breg|Mux48~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux48~15_combout\,
	datad => \breg|Mux48~11_combout\,
	combout => \breg|Mux48~16_combout\);

-- Location: LCCOMB_X57_Y25_N22
\breg|XREGS[31][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[31][15]~feeder_combout\);

-- Location: LCFF_X57_Y25_N23
\breg|XREGS[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][15]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][15]~regout\);

-- Location: LCFF_X58_Y24_N19
\breg|XREGS[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][15]~regout\);

-- Location: LCCOMB_X58_Y25_N10
\breg|XREGS[23][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[23][15]~feeder_combout\);

-- Location: LCFF_X58_Y25_N11
\breg|XREGS[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][15]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][15]~regout\);

-- Location: LCCOMB_X56_Y25_N14
\breg|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][15]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][15]~regout\,
	datab => \breg|XREGS[23][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux48~7_combout\);

-- Location: LCCOMB_X57_Y25_N26
\breg|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux48~7_combout\ & (\breg|XREGS[31][15]~regout\)) # (!\breg|Mux48~7_combout\ & ((\breg|XREGS[27][15]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[31][15]~regout\,
	datac => \breg|XREGS[27][15]~regout\,
	datad => \breg|Mux48~7_combout\,
	combout => \breg|Mux48~8_combout\);

-- Location: LCCOMB_X62_Y31_N26
\breg|XREGS[21][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[21][15]~feeder_combout\);

-- Location: LCFF_X62_Y31_N27
\breg|XREGS[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][15]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][15]~regout\);

-- Location: LCFF_X59_Y31_N21
\breg|XREGS[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][15]~regout\);

-- Location: LCCOMB_X59_Y31_N20
\breg|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[25][15]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[17][15]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[25][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux48~0_combout\);

-- Location: LCCOMB_X62_Y31_N28
\breg|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux48~0_combout\ & (\breg|XREGS[29][15]~regout\)) # (!\breg|Mux48~0_combout\ & ((\breg|XREGS[21][15]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][15]~regout\,
	datab => \breg|XREGS[21][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux48~0_combout\,
	combout => \breg|Mux48~1_combout\);

-- Location: LCFF_X59_Y32_N25
\breg|XREGS[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux16~1_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][15]~regout\);

-- Location: LCFF_X61_Y32_N3
\breg|XREGS[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][15]~regout\);

-- Location: LCCOMB_X61_Y32_N2
\breg|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~5_combout\ = (\breg|Mux48~4_combout\ & (((\breg|XREGS[28][15]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux48~4_combout\ & (\breg|XREGS[20][15]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux48~4_combout\,
	datab => \breg|XREGS[20][15]~regout\,
	datac => \breg|XREGS[28][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux48~5_combout\);

-- Location: LCCOMB_X61_Y31_N18
\breg|XREGS[18][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[18][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[18][15]~feeder_combout\);

-- Location: LCFF_X61_Y31_N19
\breg|XREGS[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[18][15]~feeder_combout\,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][15]~regout\);

-- Location: LCCOMB_X63_Y28_N24
\breg|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][15]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][15]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][15]~regout\,
	datab => \breg|XREGS[18][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux48~2_combout\);

-- Location: LCCOMB_X63_Y28_N6
\breg|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~3_combout\ = (\breg|Mux48~2_combout\ & (((\breg|XREGS[30][15]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux48~2_combout\ & (\breg|XREGS[26][15]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][15]~regout\,
	datab => \breg|XREGS[30][15]~regout\,
	datac => \breg|Mux48~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux48~3_combout\);

-- Location: LCCOMB_X58_Y28_N28
\breg|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # ((\breg|Mux48~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|Mux48~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux48~5_combout\,
	datad => \breg|Mux48~3_combout\,
	combout => \breg|Mux48~6_combout\);

-- Location: LCCOMB_X58_Y28_N26
\breg|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux48~6_combout\ & (\breg|Mux48~8_combout\)) # (!\breg|Mux48~6_combout\ & ((\breg|Mux48~1_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Mux48~8_combout\,
	datac => \breg|Mux48~1_combout\,
	datad => \breg|Mux48~6_combout\,
	combout => \breg|Mux48~9_combout\);

-- Location: LCCOMB_X58_Y28_N8
\breg|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux48~19_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux48~16_combout\ & (\breg|Mux48~18_combout\)) # (!\breg|Mux48~16_combout\ & ((\breg|Mux48~9_combout\))))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux48~18_combout\,
	datac => \breg|Mux48~16_combout\,
	datad => \breg|Mux48~9_combout\,
	combout => \breg|Mux48~19_combout\);

-- Location: LCCOMB_X60_Y31_N30
\breg|XREGS[9][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[9][16]~feeder_combout\);

-- Location: LCFF_X60_Y31_N31
\breg|XREGS[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][16]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][16]~regout\);

-- Location: LCCOMB_X60_Y32_N10
\breg|XREGS[10][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[10][16]~feeder_combout\);

-- Location: LCFF_X60_Y32_N11
\breg|XREGS[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][16]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][16]~regout\);

-- Location: LCCOMB_X57_Y25_N16
\breg|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|XREGS[10][16]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[8][16]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][16]~regout\,
	datab => \breg|XREGS[10][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux47~0_combout\);

-- Location: LCCOMB_X57_Y25_N14
\breg|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~1_combout\ = (\breg|Mux47~0_combout\ & ((\breg|XREGS[11][16]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux47~0_combout\ & (((\breg|XREGS[9][16]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][16]~regout\,
	datab => \breg|XREGS[9][16]~regout\,
	datac => \breg|Mux47~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux47~1_combout\);

-- Location: LCFF_X62_Y30_N9
\breg|XREGS[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][16]~regout\);

-- Location: LCCOMB_X62_Y30_N8
\breg|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][16]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[22][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux47~2_combout\);

-- Location: LCFF_X58_Y30_N31
\breg|XREGS[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][16]~regout\);

-- Location: LCCOMB_X58_Y30_N20
\breg|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux47~2_combout\ & ((\breg|XREGS[30][16]~regout\))) # (!\breg|Mux47~2_combout\ & (\breg|XREGS[26][16]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|Mux47~2_combout\,
	datad => \breg|XREGS[30][16]~regout\,
	combout => \breg|Mux47~3_combout\);

-- Location: LCCOMB_X57_Y25_N20
\breg|XREGS[31][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[31][16]~feeder_combout\);

-- Location: LCFF_X57_Y25_N21
\breg|XREGS[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][16]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][16]~regout\);

-- Location: LCFF_X54_Y26_N15
\breg|XREGS[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][16]~regout\);

-- Location: LCCOMB_X53_Y26_N30
\breg|XREGS[23][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[23][16]~feeder_combout\);

-- Location: LCFF_X53_Y26_N31
\breg|XREGS[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][16]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][16]~regout\);

-- Location: LCCOMB_X56_Y25_N18
\breg|XREGS[19][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[19][16]~feeder_combout\);

-- Location: LCFF_X56_Y25_N19
\breg|XREGS[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][16]~feeder_combout\,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][16]~regout\);

-- Location: LCCOMB_X53_Y26_N10
\breg|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][16]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][16]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[23][16]~regout\,
	datac => \breg|XREGS[19][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux47~9_combout\);

-- Location: LCCOMB_X53_Y26_N20
\breg|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux47~9_combout\ & (\breg|XREGS[31][16]~regout\)) # (!\breg|Mux47~9_combout\ & ((\breg|XREGS[27][16]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux47~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[31][16]~regout\,
	datac => \breg|XREGS[27][16]~regout\,
	datad => \breg|Mux47~9_combout\,
	combout => \breg|Mux47~10_combout\);

-- Location: LCFF_X61_Y32_N9
\breg|XREGS[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][16]~regout\);

-- Location: LCFF_X58_Y32_N29
\breg|XREGS[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][16]~regout\);

-- Location: LCFF_X61_Y32_N29
\breg|XREGS[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][16]~regout\);

-- Location: LCCOMB_X61_Y32_N28
\breg|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][16]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][16]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[24][16]~regout\,
	datac => \breg|XREGS[16][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux47~6_combout\);

-- Location: LCCOMB_X61_Y32_N8
\breg|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux47~6_combout\ & ((\breg|XREGS[28][16]~regout\))) # (!\breg|Mux47~6_combout\ & (\breg|XREGS[20][16]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[28][16]~regout\,
	datad => \breg|Mux47~6_combout\,
	combout => \breg|Mux47~7_combout\);

-- Location: LCCOMB_X62_Y29_N18
\breg|XREGS[29][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[29][16]~feeder_combout\);

-- Location: LCFF_X62_Y29_N19
\breg|XREGS[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][16]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][16]~regout\);

-- Location: LCFF_X58_Y30_N25
\breg|XREGS[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][16]~regout\);

-- Location: LCFF_X62_Y29_N25
\breg|XREGS[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][16]~regout\);

-- Location: LCCOMB_X62_Y29_N24
\breg|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][16]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][16]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[25][16]~regout\,
	datac => \breg|XREGS[17][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux47~4_combout\);

-- Location: LCCOMB_X62_Y29_N0
\breg|Mux47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~5_combout\ = (\breg|Mux47~4_combout\ & (((\breg|XREGS[29][16]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux47~4_combout\ & (\breg|XREGS[21][16]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][16]~regout\,
	datab => \breg|XREGS[29][16]~regout\,
	datac => \breg|Mux47~4_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux47~5_combout\);

-- Location: LCCOMB_X57_Y29_N18
\breg|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|Mux47~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|Mux47~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux47~7_combout\,
	datad => \breg|Mux47~5_combout\,
	combout => \breg|Mux47~8_combout\);

-- Location: LCCOMB_X57_Y29_N4
\breg|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux47~8_combout\ & ((\breg|Mux47~10_combout\))) # (!\breg|Mux47~8_combout\ & (\breg|Mux47~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux47~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux47~3_combout\,
	datac => \breg|Mux47~10_combout\,
	datad => \breg|Mux47~8_combout\,
	combout => \breg|Mux47~11_combout\);

-- Location: LCFF_X52_Y30_N7
\breg|XREGS[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][16]~regout\);

-- Location: LCCOMB_X53_Y28_N4
\breg|XREGS[1][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[1][16]~feeder_combout\);

-- Location: LCFF_X53_Y28_N5
\breg|XREGS[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][16]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][16]~regout\);

-- Location: LCFF_X57_Y29_N17
\breg|XREGS[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][16]~regout\);

-- Location: LCFF_X57_Y29_N3
\breg|XREGS[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][16]~regout\);

-- Location: LCCOMB_X57_Y29_N2
\breg|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][16]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux47~12_combout\);

-- Location: LCCOMB_X57_Y29_N16
\breg|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux47~12_combout\ & ((\breg|XREGS[7][16]~regout\))) # (!\breg|Mux47~12_combout\ & (\breg|XREGS[6][16]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][16]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[7][16]~regout\,
	datad => \breg|Mux47~12_combout\,
	combout => \breg|Mux47~13_combout\);

-- Location: LCCOMB_X53_Y28_N8
\breg|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux47~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][16]~regout\)))) # (!\breg|Mux58~7_combout\ & (\breg|Mux58~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|Mux58~8_combout\,
	datac => \breg|XREGS[1][16]~regout\,
	datad => \breg|Mux47~13_combout\,
	combout => \breg|Mux47~14_combout\);

-- Location: LCCOMB_X52_Y30_N6
\breg|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux47~14_combout\ & (\breg|XREGS[3][16]~regout\)) # (!\breg|Mux47~14_combout\ & ((\breg|XREGS[2][16]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[3][16]~regout\,
	datac => \breg|XREGS[2][16]~regout\,
	datad => \breg|Mux47~14_combout\,
	combout => \breg|Mux47~15_combout\);

-- Location: LCCOMB_X57_Y29_N30
\breg|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~16_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\) # ((\breg|Mux47~11_combout\)))) # (!\breg|Mux58~5_combout\ & (!\breg|Mux58~4_combout\ & ((\breg|Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux47~11_combout\,
	datad => \breg|Mux47~15_combout\,
	combout => \breg|Mux47~16_combout\);

-- Location: LCCOMB_X57_Y29_N24
\breg|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux47~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux47~16_combout\ & (\breg|Mux47~18_combout\)) # (!\breg|Mux47~16_combout\ & ((\breg|Mux47~1_combout\))))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux47~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux47~18_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux47~1_combout\,
	datad => \breg|Mux47~16_combout\,
	combout => \breg|Mux47~19_combout\);

-- Location: LCCOMB_X61_Y33_N14
\gerador_imm|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector13~2_combout\ = (\gerador_imm|Selector11~2_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\gerador_imm|Mux6~1_combout\) # (\gerador_imm|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux6~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \gerador_imm|Mux5~2_combout\,
	datad => \gerador_imm|Selector11~2_combout\,
	combout => \gerador_imm|Selector13~2_combout\);

-- Location: LCCOMB_X56_Y38_N30
\ula|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~13_combout\ = (\ulaB[3]~5_combout\) # ((\ulaB[2]~2_combout\) # (\ulaB[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[3]~5_combout\,
	datac => \ulaB[2]~2_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftRight0~13_combout\);

-- Location: LCCOMB_X57_Y37_N20
\ula|Selector2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~3_combout\ = (\ula_cnt|opcode.SLL_OP~combout\ & (\ulaB[4]~4_combout\ & (\ula|ShiftRight1~11_combout\ & \ula|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SLL_OP~combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula|ShiftRight1~11_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector2~3_combout\);

-- Location: LCCOMB_X61_Y37_N30
\ula|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~2_combout\ = (\ula|ShiftLeft0~5_combout\ & (!\ula|ShiftRight0~13_combout\ & \ula|Selector2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~5_combout\,
	datac => \ula|ShiftRight0~13_combout\,
	datad => \ula|Selector2~3_combout\,
	combout => \ula|Selector14~2_combout\);

-- Location: LCCOMB_X57_Y37_N4
\ula|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~0_combout\ = (\ula_cnt|opcode.SLL_OP~combout\ & (\ula|ShiftRight1~11_combout\ & \ula|ShiftRight1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SLL_OP~combout\,
	datac => \ula|ShiftRight1~11_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector0~0_combout\);

-- Location: LCCOMB_X57_Y37_N10
\ula|ShiftRight1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~44_combout\ = (\ula|ShiftRight1~11_combout\ & \ula|ShiftRight1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula|ShiftRight1~11_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|ShiftRight1~44_combout\);

-- Location: LCCOMB_X57_Y37_N30
\ula|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~0_combout\ = (\ula|Selector0~0_combout\ & (((!\ulaB[3]~5_combout\ & !\ulaB[4]~4_combout\)) # (!\ula|ShiftRight1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula|Selector0~0_combout\,
	datad => \ula|ShiftRight1~44_combout\,
	combout => \ula|Selector14~0_combout\);

-- Location: LCCOMB_X61_Y36_N26
\ula|Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~1_combout\ = (\ula|Selector2~2_combout\) # ((\ula|ShiftLeft0~58_combout\ & \ula|Selector14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~58_combout\,
	datac => \ula|Selector14~0_combout\,
	datad => \ula|Selector2~2_combout\,
	combout => \ula|Selector14~1_combout\);

-- Location: LCCOMB_X54_Y32_N16
\contr|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux7~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(5) & ((\mem_i|altsyncram_component|auto_generated|q_a\(4)) # (\mem_i|altsyncram_component|auto_generated|q_a\(2) $ (\mem_i|altsyncram_component|auto_generated|q_a\(6))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(5) & (((\mem_i|altsyncram_component|auto_generated|q_a\(2)) # (\mem_i|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	combout => \contr|Mux7~0_combout\);

-- Location: LCCOMB_X54_Y32_N10
\contr|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux7~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(0) & (\mem_i|altsyncram_component|auto_generated|q_a\(1) & (!\contr|Mux7~0_combout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datac => \contr|Mux7~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	combout => \contr|Mux7~1_combout\);

-- Location: LCCOMB_X61_Y33_N6
\ulaB[17]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[17]~13_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector13~2_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux46~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector13~2_combout\,
	datad => \breg|Mux46~19_combout\,
	combout => \ulaB[17]~13_combout\);

-- Location: LCCOMB_X61_Y36_N24
\ula|Selector14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~7_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|Mux14~19_combout\) # ((\ulaB[17]~13_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux14~19_combout\ $ (\ulaB[17]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux14~19_combout\,
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ulaB[17]~13_combout\,
	combout => \ula|Selector14~7_combout\);

-- Location: LCCOMB_X54_Y32_N14
\gerador_imm|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector9~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & \gerador_imm|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector9~0_combout\);

-- Location: LCCOMB_X58_Y33_N22
\gerador_imm|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector9~1_combout\ = (\gerador_imm|Selector9~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \gerador_imm|Mux1~0_combout\,
	datac => \gerador_imm|Selector9~0_combout\,
	datad => \gerador_imm|Selector0~0_combout\,
	combout => \gerador_imm|Selector9~1_combout\);

-- Location: LCFF_X63_Y32_N29
\breg|XREGS[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][20]~regout\);

-- Location: LCCOMB_X51_Y36_N24
\breg|XREGS[13][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[13][20]~feeder_combout\);

-- Location: LCFF_X51_Y36_N25
\breg|XREGS[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][20]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][20]~regout\);

-- Location: LCFF_X63_Y32_N19
\breg|XREGS[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][20]~regout\);

-- Location: LCCOMB_X63_Y32_N18
\breg|Mux43~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[13][20]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[12][20]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[13][20]~regout\,
	datac => \breg|XREGS[12][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux43~17_combout\);

-- Location: LCCOMB_X63_Y32_N28
\breg|Mux43~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux43~17_combout\ & ((\breg|XREGS[15][20]~regout\))) # (!\breg|Mux43~17_combout\ & (\breg|XREGS[14][20]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[15][20]~regout\,
	datad => \breg|Mux43~17_combout\,
	combout => \breg|Mux43~18_combout\);

-- Location: LCCOMB_X50_Y31_N16
\breg|XREGS[3][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[3][20]~feeder_combout\);

-- Location: LCFF_X50_Y31_N17
\breg|XREGS[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][20]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][20]~regout\);

-- Location: LCFF_X59_Y29_N9
\breg|XREGS[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][20]~regout\);

-- Location: LCFF_X59_Y29_N19
\breg|XREGS[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][20]~regout\);

-- Location: LCFF_X50_Y30_N7
\breg|XREGS[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][20]~regout\);

-- Location: LCFF_X50_Y30_N17
\breg|XREGS[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][20]~regout\);

-- Location: LCCOMB_X50_Y30_N16
\breg|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][20]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux43~12_combout\);

-- Location: LCCOMB_X51_Y29_N30
\breg|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~13_combout\ = (\breg|Mux43~12_combout\ & ((\breg|XREGS[7][20]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|Mux43~12_combout\ & (((\breg|XREGS[6][20]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][20]~regout\,
	datab => \breg|XREGS[6][20]~regout\,
	datac => \breg|Mux43~12_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux43~13_combout\);

-- Location: LCCOMB_X59_Y29_N0
\breg|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux43~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][20]~regout\)))) # (!\breg|Mux58~7_combout\ & (((\breg|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|XREGS[1][20]~regout\,
	datac => \breg|Mux58~8_combout\,
	datad => \breg|Mux43~13_combout\,
	combout => \breg|Mux43~14_combout\);

-- Location: LCCOMB_X59_Y29_N22
\breg|Mux43~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux43~14_combout\ & (\breg|XREGS[3][20]~regout\)) # (!\breg|Mux43~14_combout\ & ((\breg|XREGS[2][20]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux43~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[3][20]~regout\,
	datac => \breg|XREGS[2][20]~regout\,
	datad => \breg|Mux43~14_combout\,
	combout => \breg|Mux43~15_combout\);

-- Location: LCFF_X57_Y27_N7
\breg|XREGS[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][20]~regout\);

-- Location: LCCOMB_X54_Y25_N24
\breg|XREGS[27][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[27][20]~feeder_combout\);

-- Location: LCFF_X54_Y25_N25
\breg|XREGS[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][20]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][20]~regout\);

-- Location: LCFF_X58_Y25_N31
\breg|XREGS[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][20]~regout\);

-- Location: LCCOMB_X58_Y25_N30
\breg|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][20]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[23][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux43~9_combout\);

-- Location: LCCOMB_X59_Y29_N14
\breg|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux43~9_combout\ & (\breg|XREGS[31][20]~regout\)) # (!\breg|Mux43~9_combout\ & ((\breg|XREGS[27][20]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux43~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[31][20]~regout\,
	datac => \breg|XREGS[27][20]~regout\,
	datad => \breg|Mux43~9_combout\,
	combout => \breg|Mux43~10_combout\);

-- Location: LCCOMB_X63_Y31_N2
\breg|XREGS[26][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[26][20]~feeder_combout\);

-- Location: LCFF_X63_Y31_N3
\breg|XREGS[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][20]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][20]~regout\);

-- Location: LCCOMB_X62_Y30_N6
\breg|XREGS[18][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[18][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[18][20]~feeder_combout\);

-- Location: LCFF_X62_Y30_N7
\breg|XREGS[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[18][20]~feeder_combout\,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][20]~regout\);

-- Location: LCCOMB_X63_Y30_N4
\breg|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][20]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][20]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][20]~regout\,
	datab => \breg|XREGS[18][20]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux43~2_combout\);

-- Location: LCCOMB_X63_Y30_N6
\breg|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~3_combout\ = (\breg|Mux43~2_combout\ & ((\breg|XREGS[30][20]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux43~2_combout\ & (((\breg|XREGS[26][20]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][20]~regout\,
	datab => \breg|XREGS[26][20]~regout\,
	datac => \breg|Mux43~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux43~3_combout\);

-- Location: LCCOMB_X63_Y31_N0
\breg|XREGS[21][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[21][20]~feeder_combout\);

-- Location: LCFF_X63_Y31_N1
\breg|XREGS[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][20]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][20]~regout\);

-- Location: LCFF_X58_Y30_N11
\breg|XREGS[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][20]~regout\);

-- Location: LCFF_X62_Y29_N9
\breg|XREGS[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][20]~regout\);

-- Location: LCCOMB_X62_Y29_N8
\breg|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][20]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][20]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[25][20]~regout\,
	datac => \breg|XREGS[17][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux43~4_combout\);

-- Location: LCCOMB_X62_Y29_N22
\breg|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~5_combout\ = (\breg|Mux43~4_combout\ & ((\breg|XREGS[29][20]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux43~4_combout\ & (((\breg|XREGS[21][20]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][20]~regout\,
	datab => \breg|XREGS[21][20]~regout\,
	datac => \breg|Mux43~4_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux43~5_combout\);

-- Location: LCFF_X54_Y37_N25
\breg|XREGS[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][20]~regout\);

-- Location: LCCOMB_X54_Y37_N24
\breg|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][20]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[16][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux43~6_combout\);

-- Location: LCCOMB_X54_Y37_N14
\breg|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux43~6_combout\ & ((\breg|XREGS[28][20]~regout\))) # (!\breg|Mux43~6_combout\ & (\breg|XREGS[20][20]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux43~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[28][20]~regout\,
	datad => \breg|Mux43~6_combout\,
	combout => \breg|Mux43~7_combout\);

-- Location: LCCOMB_X58_Y29_N28
\breg|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|Mux43~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux43~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux43~5_combout\,
	datad => \breg|Mux43~7_combout\,
	combout => \breg|Mux43~8_combout\);

-- Location: LCCOMB_X58_Y29_N26
\breg|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux43~8_combout\ & (\breg|Mux43~10_combout\)) # (!\breg|Mux43~8_combout\ & ((\breg|Mux43~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux43~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux43~10_combout\,
	datac => \breg|Mux43~3_combout\,
	datad => \breg|Mux43~8_combout\,
	combout => \breg|Mux43~11_combout\);

-- Location: LCCOMB_X59_Y29_N20
\breg|Mux43~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~16_combout\ = (\breg|Mux58~4_combout\ & (((\breg|Mux58~5_combout\)))) # (!\breg|Mux58~4_combout\ & ((\breg|Mux58~5_combout\ & ((\breg|Mux43~11_combout\))) # (!\breg|Mux58~5_combout\ & (\breg|Mux43~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~4_combout\,
	datab => \breg|Mux43~15_combout\,
	datac => \breg|Mux58~5_combout\,
	datad => \breg|Mux43~11_combout\,
	combout => \breg|Mux43~16_combout\);

-- Location: LCCOMB_X59_Y37_N16
\breg|XREGS[10][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[10][20]~feeder_combout\);

-- Location: LCFF_X59_Y37_N17
\breg|XREGS[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][20]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][20]~regout\);

-- Location: LCCOMB_X47_Y32_N20
\breg|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[10][20]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][20]~regout\,
	datab => \breg|XREGS[10][20]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux43~0_combout\);

-- Location: LCCOMB_X60_Y35_N24
\breg|XREGS[9][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[9][20]~feeder_combout\);

-- Location: LCFF_X60_Y35_N25
\breg|XREGS[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][20]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][20]~regout\);

-- Location: LCCOMB_X47_Y32_N26
\breg|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux43~0_combout\ & (\breg|XREGS[11][20]~regout\)) # (!\breg|Mux43~0_combout\ & ((\breg|XREGS[9][20]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux43~0_combout\,
	datad => \breg|XREGS[9][20]~regout\,
	combout => \breg|Mux43~1_combout\);

-- Location: LCCOMB_X59_Y29_N30
\breg|Mux43~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux43~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux43~16_combout\ & (\breg|Mux43~18_combout\)) # (!\breg|Mux43~16_combout\ & ((\breg|Mux43~1_combout\))))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~4_combout\,
	datab => \breg|Mux43~18_combout\,
	datac => \breg|Mux43~16_combout\,
	datad => \breg|Mux43~1_combout\,
	combout => \breg|Mux43~19_combout\);

-- Location: LCCOMB_X56_Y31_N16
\breg|XREGS[3][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[3][21]~feeder_combout\);

-- Location: LCFF_X56_Y31_N17
\breg|XREGS[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][21]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][21]~regout\);

-- Location: LCCOMB_X53_Y29_N26
\breg|XREGS[1][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[1][21]~feeder_combout\);

-- Location: LCFF_X53_Y29_N27
\breg|XREGS[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][21]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][21]~regout\);

-- Location: LCCOMB_X53_Y29_N4
\breg|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & (\breg|Mux42~13_combout\)) # (!\breg|Mux58~8_combout\ & ((\breg|XREGS[1][21]~regout\))))) # (!\breg|Mux58~7_combout\ & (((\breg|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux42~13_combout\,
	datab => \breg|XREGS[1][21]~regout\,
	datac => \breg|Mux58~7_combout\,
	datad => \breg|Mux58~8_combout\,
	combout => \breg|Mux42~14_combout\);

-- Location: LCCOMB_X53_Y29_N18
\breg|Mux42~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~15_combout\ = (\breg|Mux42~14_combout\ & (((\breg|XREGS[3][21]~regout\) # (!\breg|Mux58~6_combout\)))) # (!\breg|Mux42~14_combout\ & (\breg|XREGS[2][21]~regout\ & ((\breg|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][21]~regout\,
	datab => \breg|XREGS[3][21]~regout\,
	datac => \breg|Mux42~14_combout\,
	datad => \breg|Mux58~6_combout\,
	combout => \breg|Mux42~15_combout\);

-- Location: LCCOMB_X54_Y33_N14
\breg|Mux42~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~16_combout\ = (\breg|Mux58~5_combout\ & (((\breg|Mux58~4_combout\)))) # (!\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\ & (\breg|Mux42~11_combout\)) # (!\breg|Mux58~4_combout\ & ((\breg|Mux42~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux42~11_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux58~4_combout\,
	datad => \breg|Mux42~15_combout\,
	combout => \breg|Mux42~16_combout\);

-- Location: LCCOMB_X57_Y27_N14
\breg|XREGS[31][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[31][21]~feeder_combout\);

-- Location: LCFF_X57_Y27_N15
\breg|XREGS[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][21]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][21]~regout\);

-- Location: LCCOMB_X58_Y26_N16
\breg|XREGS[23][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[23][21]~feeder_combout\);

-- Location: LCFF_X58_Y26_N17
\breg|XREGS[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][21]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][21]~regout\);

-- Location: LCFF_X54_Y25_N17
\breg|XREGS[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][21]~regout\);

-- Location: LCCOMB_X57_Y27_N22
\breg|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][21]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[23][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|XREGS[19][21]~regout\,
	combout => \breg|Mux42~7_combout\);

-- Location: LCCOMB_X57_Y27_N28
\breg|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux42~7_combout\ & ((\breg|XREGS[31][21]~regout\))) # (!\breg|Mux42~7_combout\ & (\breg|XREGS[27][21]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux42~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][21]~regout\,
	datab => \breg|XREGS[31][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux42~7_combout\,
	combout => \breg|Mux42~8_combout\);

-- Location: LCFF_X59_Y31_N15
\breg|XREGS[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][21]~regout\);

-- Location: LCCOMB_X59_Y31_N14
\breg|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[25][21]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[17][21]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][21]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[25][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux42~0_combout\);

-- Location: LCCOMB_X60_Y31_N8
\breg|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux42~0_combout\ & (\breg|XREGS[29][21]~regout\)) # (!\breg|Mux42~0_combout\ & ((\breg|XREGS[21][21]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][21]~regout\,
	datab => \breg|XREGS[21][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux42~0_combout\,
	combout => \breg|Mux42~1_combout\);

-- Location: LCCOMB_X63_Y33_N26
\breg|XREGS[30][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[30][21]~feeder_combout\);

-- Location: LCFF_X63_Y33_N27
\breg|XREGS[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][21]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][21]~regout\);

-- Location: LCCOMB_X56_Y26_N24
\breg|XREGS[22][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[22][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[22][21]~feeder_combout\);

-- Location: LCFF_X56_Y26_N25
\breg|XREGS[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[22][21]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][21]~regout\);

-- Location: LCCOMB_X62_Y27_N16
\breg|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][21]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][21]~regout\,
	datab => \breg|XREGS[22][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux42~2_combout\);

-- Location: LCCOMB_X59_Y27_N20
\breg|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux42~2_combout\ & ((\breg|XREGS[30][21]~regout\))) # (!\breg|Mux42~2_combout\ & (\breg|XREGS[26][21]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][21]~regout\,
	datab => \breg|XREGS[30][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux42~2_combout\,
	combout => \breg|Mux42~3_combout\);

-- Location: LCFF_X54_Y37_N11
\breg|XREGS[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux10~1_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][21]~regout\);

-- Location: LCCOMB_X60_Y31_N14
\breg|XREGS[20][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[20][21]~feeder_combout\);

-- Location: LCFF_X60_Y31_N15
\breg|XREGS[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][21]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][21]~regout\);

-- Location: LCCOMB_X54_Y37_N8
\breg|XREGS[16][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[16][21]~feeder_combout\);

-- Location: LCFF_X54_Y37_N9
\breg|XREGS[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][21]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][21]~regout\);

-- Location: LCCOMB_X54_Y37_N18
\breg|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][21]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][21]~regout\,
	datab => \breg|XREGS[16][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux42~4_combout\);

-- Location: LCCOMB_X60_Y31_N26
\breg|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux42~4_combout\ & (\breg|XREGS[28][21]~regout\)) # (!\breg|Mux42~4_combout\ & ((\breg|XREGS[20][21]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[28][21]~regout\,
	datac => \breg|XREGS[20][21]~regout\,
	datad => \breg|Mux42~4_combout\,
	combout => \breg|Mux42~5_combout\);

-- Location: LCCOMB_X54_Y33_N12
\breg|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # ((\breg|Mux42~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux42~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux42~3_combout\,
	datad => \breg|Mux42~5_combout\,
	combout => \breg|Mux42~6_combout\);

-- Location: LCCOMB_X54_Y33_N30
\breg|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux42~6_combout\ & (\breg|Mux42~8_combout\)) # (!\breg|Mux42~6_combout\ & ((\breg|Mux42~1_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Mux42~8_combout\,
	datac => \breg|Mux42~1_combout\,
	datad => \breg|Mux42~6_combout\,
	combout => \breg|Mux42~9_combout\);

-- Location: LCCOMB_X54_Y33_N24
\breg|Mux42~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux42~19_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux42~16_combout\ & (\breg|Mux42~18_combout\)) # (!\breg|Mux42~16_combout\ & ((\breg|Mux42~9_combout\))))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux42~18_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux42~16_combout\,
	datad => \breg|Mux42~9_combout\,
	combout => \breg|Mux42~19_combout\);

-- Location: LCFF_X57_Y36_N5
\breg|XREGS[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][22]~regout\);

-- Location: LCCOMB_X62_Y35_N2
\breg|XREGS[12][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[12][22]~feeder_combout\);

-- Location: LCFF_X62_Y35_N3
\breg|XREGS[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][22]~feeder_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][22]~regout\);

-- Location: LCCOMB_X62_Y28_N12
\breg|Mux41~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[13][22]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[12][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][22]~regout\,
	datab => \breg|XREGS[12][22]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux41~17_combout\);

-- Location: LCCOMB_X62_Y28_N14
\breg|Mux41~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux41~17_combout\ & (\breg|XREGS[15][22]~regout\)) # (!\breg|Mux41~17_combout\ & ((\breg|XREGS[14][22]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux41~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][22]~regout\,
	datab => \breg|XREGS[14][22]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux41~17_combout\,
	combout => \breg|Mux41~18_combout\);

-- Location: LCFF_X53_Y29_N31
\breg|XREGS[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][22]~regout\);

-- Location: LCFF_X52_Y29_N23
\breg|XREGS[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][22]~regout\);

-- Location: LCFF_X51_Y29_N21
\breg|XREGS[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][22]~regout\);

-- Location: LCFF_X50_Y30_N9
\breg|XREGS[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][22]~regout\);

-- Location: LCCOMB_X50_Y30_N8
\breg|Mux41~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[5][22]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[4][22]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[5][22]~regout\,
	datac => \breg|XREGS[4][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux41~12_combout\);

-- Location: LCCOMB_X51_Y29_N18
\breg|Mux41~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux41~12_combout\ & ((\breg|XREGS[7][22]~regout\))) # (!\breg|Mux41~12_combout\ & (\breg|XREGS[6][22]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][22]~regout\,
	datab => \breg|XREGS[7][22]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux41~12_combout\,
	combout => \breg|Mux41~13_combout\);

-- Location: LCCOMB_X53_Y29_N28
\breg|Mux41~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~14_combout\ = (\breg|Mux58~8_combout\ & (((\breg|Mux41~13_combout\) # (!\breg|Mux58~7_combout\)))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][22]~regout\ & (\breg|Mux58~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][22]~regout\,
	datab => \breg|Mux58~8_combout\,
	datac => \breg|Mux58~7_combout\,
	datad => \breg|Mux41~13_combout\,
	combout => \breg|Mux41~14_combout\);

-- Location: LCCOMB_X53_Y29_N22
\breg|Mux41~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux41~14_combout\ & (\breg|XREGS[3][22]~regout\)) # (!\breg|Mux41~14_combout\ & ((\breg|XREGS[2][22]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux41~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][22]~regout\,
	datab => \breg|XREGS[2][22]~regout\,
	datac => \breg|Mux58~6_combout\,
	datad => \breg|Mux41~14_combout\,
	combout => \breg|Mux41~15_combout\);

-- Location: LCCOMB_X58_Y29_N20
\breg|Mux41~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~16_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux41~11_combout\) # ((\breg|Mux58~4_combout\)))) # (!\breg|Mux58~5_combout\ & (((!\breg|Mux58~4_combout\ & \breg|Mux41~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux41~11_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux58~4_combout\,
	datad => \breg|Mux41~15_combout\,
	combout => \breg|Mux41~16_combout\);

-- Location: LCCOMB_X58_Y29_N10
\breg|Mux41~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux41~19_combout\ = (\breg|Mux41~16_combout\ & (((\breg|Mux41~18_combout\) # (!\breg|Mux58~4_combout\)))) # (!\breg|Mux41~16_combout\ & (\breg|Mux41~1_combout\ & ((\breg|Mux58~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux41~1_combout\,
	datab => \breg|Mux41~18_combout\,
	datac => \breg|Mux41~16_combout\,
	datad => \breg|Mux58~4_combout\,
	combout => \breg|Mux41~19_combout\);

-- Location: LCCOMB_X62_Y36_N30
\breg|XREGS[15][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[15][19]~feeder_combout\);

-- Location: LCFF_X62_Y36_N31
\breg|XREGS[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][19]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][19]~regout\);

-- Location: LCFF_X59_Y36_N5
\breg|XREGS[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][19]~regout\);

-- Location: LCCOMB_X59_Y39_N22
\breg|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[13][19]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[12][19]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[13][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux12~17_combout\);

-- Location: LCCOMB_X59_Y39_N28
\breg|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux12~17_combout\ & ((\breg|XREGS[15][19]~regout\))) # (!\breg|Mux12~17_combout\ & (\breg|XREGS[14][19]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][19]~regout\,
	datab => \breg|XREGS[15][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux12~17_combout\,
	combout => \breg|Mux12~18_combout\);

-- Location: LCCOMB_X56_Y25_N28
\breg|XREGS[27][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[27][19]~feeder_combout\);

-- Location: LCFF_X56_Y25_N29
\breg|XREGS[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][19]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][19]~regout\);

-- Location: LCFF_X58_Y25_N19
\breg|XREGS[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][19]~regout\);

-- Location: LCCOMB_X50_Y27_N30
\breg|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][19]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][19]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[23][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux12~7_combout\);

-- Location: LCCOMB_X50_Y27_N24
\breg|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux12~7_combout\ & (\breg|XREGS[31][19]~regout\)) # (!\breg|Mux12~7_combout\ & ((\breg|XREGS[27][19]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][19]~regout\,
	datab => \breg|XREGS[27][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux12~7_combout\,
	combout => \breg|Mux12~8_combout\);

-- Location: LCFF_X63_Y31_N25
\breg|XREGS[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][19]~regout\);

-- Location: LCCOMB_X62_Y30_N24
\breg|XREGS[18][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[18][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[18][19]~feeder_combout\);

-- Location: LCFF_X62_Y30_N25
\breg|XREGS[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[18][19]~feeder_combout\,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][19]~regout\);

-- Location: LCCOMB_X63_Y30_N22
\breg|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][19]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][19]~regout\,
	datab => \breg|XREGS[18][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux12~0_combout\);

-- Location: LCCOMB_X63_Y30_N8
\breg|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux12~0_combout\ & (\breg|XREGS[30][19]~regout\)) # (!\breg|Mux12~0_combout\ & ((\breg|XREGS[26][19]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][19]~regout\,
	datab => \breg|XREGS[26][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux12~0_combout\,
	combout => \breg|Mux12~1_combout\);

-- Location: LCCOMB_X62_Y31_N6
\breg|XREGS[21][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[21][19]~feeder_combout\);

-- Location: LCFF_X62_Y31_N7
\breg|XREGS[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][19]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][19]~regout\);

-- Location: LCFF_X57_Y37_N25
\breg|XREGS[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][19]~regout\);

-- Location: LCFF_X58_Y25_N17
\breg|XREGS[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][19]~regout\);

-- Location: LCCOMB_X59_Y31_N8
\breg|XREGS[25][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[25][19]~feeder_combout\);

-- Location: LCFF_X59_Y31_N9
\breg|XREGS[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][19]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][19]~regout\);

-- Location: LCCOMB_X50_Y35_N18
\breg|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][19]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[17][19]~regout\,
	datac => \breg|XREGS[25][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux12~2_combout\);

-- Location: LCCOMB_X50_Y35_N24
\breg|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux12~2_combout\ & ((\breg|XREGS[29][19]~regout\))) # (!\breg|Mux12~2_combout\ & (\breg|XREGS[21][19]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[21][19]~regout\,
	datac => \breg|XREGS[29][19]~regout\,
	datad => \breg|Mux12~2_combout\,
	combout => \breg|Mux12~3_combout\);

-- Location: LCFF_X58_Y27_N27
\breg|XREGS[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][19]~regout\);

-- Location: LCFF_X58_Y27_N21
\breg|XREGS[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][19]~regout\);

-- Location: LCCOMB_X58_Y27_N20
\breg|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][19]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][19]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[24][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux12~4_combout\);

-- Location: LCCOMB_X58_Y27_N26
\breg|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux12~4_combout\ & (\breg|XREGS[28][19]~regout\)) # (!\breg|Mux12~4_combout\ & ((\breg|XREGS[20][19]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[20][19]~regout\,
	datad => \breg|Mux12~4_combout\,
	combout => \breg|Mux12~5_combout\);

-- Location: LCCOMB_X51_Y35_N10
\breg|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|Mux12~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux12~3_combout\,
	datad => \breg|Mux12~5_combout\,
	combout => \breg|Mux12~6_combout\);

-- Location: LCCOMB_X51_Y35_N4
\breg|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux12~6_combout\ & (\breg|Mux12~8_combout\)) # (!\breg|Mux12~6_combout\ & ((\breg|Mux12~1_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux12~8_combout\,
	datac => \breg|Mux12~1_combout\,
	datad => \breg|Mux12~6_combout\,
	combout => \breg|Mux12~9_combout\);

-- Location: LCFF_X58_Y31_N7
\breg|XREGS[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][19]~regout\);

-- Location: LCFF_X57_Y37_N27
\breg|XREGS[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux12~1_combout\,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][19]~regout\);

-- Location: LCCOMB_X48_Y28_N8
\breg|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[10][19]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[8][19]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][19]~regout\,
	datab => \breg|XREGS[8][19]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux12~10_combout\);

-- Location: LCCOMB_X48_Y28_N6
\breg|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~11_combout\ = (\breg|Mux12~10_combout\ & (((\breg|XREGS[11][19]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|Mux12~10_combout\ & (\breg|XREGS[9][19]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][19]~regout\,
	datab => \breg|XREGS[11][19]~regout\,
	datac => \breg|Mux12~10_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux12~11_combout\);

-- Location: LCCOMB_X50_Y31_N18
\breg|XREGS[3][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[3][19]~feeder_combout\);

-- Location: LCFF_X50_Y31_N19
\breg|XREGS[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][19]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][19]~regout\);

-- Location: LCFF_X59_Y30_N23
\breg|XREGS[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][19]~regout\);

-- Location: LCCOMB_X59_Y30_N22
\breg|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[5][19]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[4][19]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[5][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux12~12_combout\);

-- Location: LCFF_X58_Y29_N17
\breg|XREGS[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][19]~regout\);

-- Location: LCCOMB_X58_Y29_N16
\breg|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~13_combout\ = (\breg|Mux12~12_combout\ & ((\breg|XREGS[7][19]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux12~12_combout\ & (((\breg|XREGS[6][19]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][19]~regout\,
	datab => \breg|Mux12~12_combout\,
	datac => \breg|XREGS[6][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux12~13_combout\);

-- Location: LCCOMB_X50_Y31_N12
\breg|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux12~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][19]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][19]~regout\,
	datab => \breg|Mux24~3_combout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux12~13_combout\,
	combout => \breg|Mux12~14_combout\);

-- Location: LCCOMB_X50_Y31_N2
\breg|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux12~14_combout\ & ((\breg|XREGS[3][19]~regout\))) # (!\breg|Mux12~14_combout\ & (\breg|XREGS[2][19]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][19]~regout\,
	datab => \breg|XREGS[3][19]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux12~14_combout\,
	combout => \breg|Mux12~15_combout\);

-- Location: LCCOMB_X50_Y31_N4
\breg|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~16_combout\ = (\breg|Mux24~0_combout\ & (\breg|Mux24~1_combout\)) # (!\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\ & (\breg|Mux12~11_combout\)) # (!\breg|Mux24~1_combout\ & ((\breg|Mux12~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux12~11_combout\,
	datad => \breg|Mux12~15_combout\,
	combout => \breg|Mux12~16_combout\);

-- Location: LCCOMB_X51_Y35_N30
\breg|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux12~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux12~16_combout\ & (\breg|Mux12~18_combout\)) # (!\breg|Mux12~16_combout\ & ((\breg|Mux12~9_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux12~18_combout\,
	datac => \breg|Mux12~9_combout\,
	datad => \breg|Mux12~16_combout\,
	combout => \breg|Mux12~19_combout\);

-- Location: LCCOMB_X58_Y32_N28
\ula|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~27_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux10~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datab => \breg|Mux12~19_combout\,
	datad => \breg|Mux10~19_combout\,
	combout => \ula|ShiftRight0~27_combout\);

-- Location: LCCOMB_X59_Y36_N10
\ula|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~28_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftRight0~27_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftRight0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight0~12_combout\,
	datad => \ula|ShiftRight0~27_combout\,
	combout => \ula|ShiftRight0~28_combout\);

-- Location: LCCOMB_X56_Y37_N28
\ula|ShiftRight1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~49_combout\ = (!\ulaB[3]~5_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight0~26_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight0~26_combout\,
	datad => \ula|ShiftRight0~28_combout\,
	combout => \ula|ShiftRight1~49_combout\);

-- Location: LCCOMB_X56_Y37_N4
\ula|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~1_combout\ = (\ula|ShiftRight1~49_combout\) # ((\ula|ShiftRight1~51_combout\ & \ulaB[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~51_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ula|ShiftRight1~49_combout\,
	combout => \ula|Selector13~1_combout\);

-- Location: LCCOMB_X58_Y31_N22
\ula|ShiftLeft0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~14_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux28~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datab => \breg|Mux28~19_combout\,
	datad => \breg|Mux26~19_combout\,
	combout => \ula|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X58_Y31_N26
\ula|ShiftLeft0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~18_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~14_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftLeft0~17_combout\,
	datad => \ula|ShiftLeft0~14_combout\,
	combout => \ula|ShiftLeft0~18_combout\);

-- Location: LCFF_X59_Y28_N29
\breg|XREGS[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][9]~regout\);

-- Location: LCCOMB_X48_Y32_N16
\breg|XREGS[13][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[13][9]~feeder_combout\);

-- Location: LCFF_X48_Y32_N17
\breg|XREGS[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][9]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][9]~regout\);

-- Location: LCCOMB_X59_Y28_N2
\breg|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[13][9]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[12][9]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[12][9]~regout\,
	datac => \breg|XREGS[13][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux22~17_combout\);

-- Location: LCCOMB_X59_Y28_N24
\breg|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux22~17_combout\ & ((\breg|XREGS[15][9]~regout\))) # (!\breg|Mux22~17_combout\ & (\breg|XREGS[14][9]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[15][9]~regout\,
	datad => \breg|Mux22~17_combout\,
	combout => \breg|Mux22~18_combout\);

-- Location: LCFF_X51_Y28_N25
\breg|XREGS[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][9]~regout\);

-- Location: LCCOMB_X50_Y28_N24
\breg|XREGS[22][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[22][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[22][9]~feeder_combout\);

-- Location: LCFF_X50_Y28_N25
\breg|XREGS[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[22][9]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][9]~regout\);

-- Location: LCCOMB_X50_Y28_N10
\breg|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][9]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux22~0_combout\);

-- Location: LCCOMB_X50_Y28_N18
\breg|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux22~0_combout\ & (\breg|XREGS[30][9]~regout\)) # (!\breg|Mux22~0_combout\ & ((\breg|XREGS[26][9]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][9]~regout\,
	datab => \breg|XREGS[26][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux22~0_combout\,
	combout => \breg|Mux22~1_combout\);

-- Location: LCFF_X51_Y32_N25
\breg|XREGS[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][9]~regout\);

-- Location: LCFF_X54_Y34_N11
\breg|XREGS[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][9]~regout\);

-- Location: LCCOMB_X47_Y31_N20
\breg|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][9]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][9]~regout\,
	datab => \breg|XREGS[25][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux22~2_combout\);

-- Location: LCCOMB_X47_Y31_N10
\breg|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~3_combout\ = (\breg|Mux22~2_combout\ & ((\breg|XREGS[29][9]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|Mux22~2_combout\ & (((\breg|XREGS[21][9]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][9]~regout\,
	datab => \breg|XREGS[21][9]~regout\,
	datac => \breg|Mux22~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux22~3_combout\);

-- Location: LCCOMB_X62_Y32_N20
\breg|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|Mux22~3_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux22~5_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux22~3_combout\,
	combout => \breg|Mux22~6_combout\);

-- Location: LCCOMB_X54_Y26_N4
\breg|XREGS[27][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][9]~feeder_combout\ = \Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux22~1_combout\,
	combout => \breg|XREGS[27][9]~feeder_combout\);

-- Location: LCFF_X54_Y26_N5
\breg|XREGS[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][9]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][9]~regout\);

-- Location: LCFF_X52_Y26_N9
\breg|XREGS[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][9]~regout\);

-- Location: LCCOMB_X51_Y26_N20
\breg|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][9]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][9]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][9]~regout\,
	datab => \breg|XREGS[19][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux22~7_combout\);

-- Location: LCCOMB_X51_Y26_N10
\breg|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~8_combout\ = (\breg|Mux22~7_combout\ & ((\breg|XREGS[31][9]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux22~7_combout\ & (((\breg|XREGS[27][9]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][9]~regout\,
	datab => \breg|XREGS[27][9]~regout\,
	datac => \breg|Mux22~7_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux22~8_combout\);

-- Location: LCCOMB_X62_Y32_N14
\breg|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux22~6_combout\ & ((\breg|Mux22~8_combout\))) # (!\breg|Mux22~6_combout\ & (\breg|Mux22~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux22~1_combout\,
	datac => \breg|Mux22~6_combout\,
	datad => \breg|Mux22~8_combout\,
	combout => \breg|Mux22~9_combout\);

-- Location: LCFF_X60_Y35_N29
\breg|XREGS[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][9]~regout\);

-- Location: LCFF_X50_Y33_N13
\breg|XREGS[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][9]~regout\);

-- Location: LCCOMB_X62_Y32_N28
\breg|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[10][9]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(15) & \breg|XREGS[8][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[8][9]~regout\,
	combout => \breg|Mux22~10_combout\);

-- Location: LCCOMB_X62_Y32_N22
\breg|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux22~10_combout\ & (\breg|XREGS[11][9]~regout\)) # (!\breg|Mux22~10_combout\ & ((\breg|XREGS[9][9]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][9]~regout\,
	datab => \breg|XREGS[9][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux22~10_combout\,
	combout => \breg|Mux22~11_combout\);

-- Location: LCFF_X52_Y33_N29
\breg|XREGS[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][9]~regout\);

-- Location: LCFF_X52_Y33_N27
\breg|XREGS[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][9]~regout\);

-- Location: LCFF_X51_Y29_N27
\breg|XREGS[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][9]~regout\);

-- Location: LCFF_X54_Y29_N13
\breg|XREGS[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][9]~regout\);

-- Location: LCCOMB_X54_Y29_N12
\breg|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[5][9]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|XREGS[4][9]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[4][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux22~12_combout\);

-- Location: LCCOMB_X51_Y29_N16
\breg|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux22~12_combout\ & ((\breg|XREGS[7][9]~regout\))) # (!\breg|Mux22~12_combout\ & (\breg|XREGS[6][9]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][9]~regout\,
	datab => \breg|XREGS[7][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux22~12_combout\,
	combout => \breg|Mux22~13_combout\);

-- Location: LCCOMB_X52_Y33_N16
\breg|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux22~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][9]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|XREGS[1][9]~regout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux22~13_combout\,
	combout => \breg|Mux22~14_combout\);

-- Location: LCCOMB_X62_Y32_N0
\breg|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux22~14_combout\ & ((\breg|XREGS[3][9]~regout\))) # (!\breg|Mux22~14_combout\ & (\breg|XREGS[2][9]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][9]~regout\,
	datab => \breg|XREGS[3][9]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux22~14_combout\,
	combout => \breg|Mux22~15_combout\);

-- Location: LCCOMB_X62_Y32_N6
\breg|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~16_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux22~11_combout\) # ((\breg|Mux24~0_combout\)))) # (!\breg|Mux24~1_combout\ & (((!\breg|Mux24~0_combout\ & \breg|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~1_combout\,
	datab => \breg|Mux22~11_combout\,
	datac => \breg|Mux24~0_combout\,
	datad => \breg|Mux22~15_combout\,
	combout => \breg|Mux22~16_combout\);

-- Location: LCCOMB_X62_Y32_N8
\breg|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux22~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux22~16_combout\ & (\breg|Mux22~18_combout\)) # (!\breg|Mux22~16_combout\ & ((\breg|Mux22~9_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux22~18_combout\,
	datac => \breg|Mux22~9_combout\,
	datad => \breg|Mux22~16_combout\,
	combout => \breg|Mux22~19_combout\);

-- Location: LCCOMB_X61_Y35_N28
\ula|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~30_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux24~24_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux22~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datab => \breg|Mux22~19_combout\,
	datad => \breg|Mux24~24_combout\,
	combout => \ula|ShiftLeft0~30_combout\);

-- Location: LCFF_X53_Y37_N7
\breg|XREGS[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][10]~regout\);

-- Location: LCFF_X50_Y35_N21
\breg|XREGS[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][10]~regout\);

-- Location: LCFF_X54_Y39_N9
\breg|XREGS[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux21~1_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][10]~regout\);

-- Location: LCCOMB_X50_Y35_N6
\breg|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[14][10]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(15) & \breg|XREGS[12][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[14][10]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[12][10]~regout\,
	combout => \breg|Mux21~17_combout\);

-- Location: LCCOMB_X50_Y35_N4
\breg|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux21~17_combout\ & (\breg|XREGS[15][10]~regout\)) # (!\breg|Mux21~17_combout\ & ((\breg|XREGS[13][10]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][10]~regout\,
	datab => \breg|XREGS[13][10]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux21~17_combout\,
	combout => \breg|Mux21~18_combout\);

-- Location: LCCOMB_X52_Y33_N18
\breg|XREGS[1][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[1][10]~feeder_combout\);

-- Location: LCFF_X52_Y33_N19
\breg|XREGS[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][10]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][10]~regout\);

-- Location: LCFF_X51_Y29_N15
\breg|XREGS[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][10]~regout\);

-- Location: LCFF_X51_Y29_N23
\breg|XREGS[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][10]~regout\);

-- Location: LCCOMB_X50_Y29_N20
\breg|XREGS[6][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[6][10]~feeder_combout\);

-- Location: LCFF_X50_Y29_N21
\breg|XREGS[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][10]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][10]~regout\);

-- Location: LCCOMB_X51_Y29_N0
\breg|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][10]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[6][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux21~12_combout\);

-- Location: LCCOMB_X51_Y29_N22
\breg|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux21~12_combout\ & ((\breg|XREGS[7][10]~regout\))) # (!\breg|Mux21~12_combout\ & (\breg|XREGS[5][10]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[5][10]~regout\,
	datac => \breg|XREGS[7][10]~regout\,
	datad => \breg|Mux21~12_combout\,
	combout => \breg|Mux21~13_combout\);

-- Location: LCCOMB_X52_Y30_N0
\breg|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~14_combout\ = (\breg|Mux24~4_combout\ & (((\breg|Mux21~13_combout\) # (!\breg|Mux24~3_combout\)))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][10]~regout\ & ((\breg|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~4_combout\,
	datab => \breg|XREGS[1][10]~regout\,
	datac => \breg|Mux21~13_combout\,
	datad => \breg|Mux24~3_combout\,
	combout => \breg|Mux21~14_combout\);

-- Location: LCCOMB_X52_Y30_N30
\breg|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux21~14_combout\ & ((\breg|XREGS[3][10]~regout\))) # (!\breg|Mux21~14_combout\ & (\breg|XREGS[2][10]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][10]~regout\,
	datab => \breg|XREGS[3][10]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux21~14_combout\,
	combout => \breg|Mux21~15_combout\);

-- Location: LCCOMB_X57_Y25_N10
\breg|XREGS[31][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[31][10]~feeder_combout\);

-- Location: LCFF_X57_Y25_N11
\breg|XREGS[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][10]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][10]~regout\);

-- Location: LCFF_X53_Y32_N1
\breg|XREGS[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][10]~regout\);

-- Location: LCCOMB_X53_Y26_N26
\breg|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][10]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][10]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[19][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux21~9_combout\);

-- Location: LCCOMB_X53_Y26_N12
\breg|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux21~9_combout\ & ((\breg|XREGS[31][10]~regout\))) # (!\breg|Mux21~9_combout\ & (\breg|XREGS[27][10]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][10]~regout\,
	datab => \breg|XREGS[31][10]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux21~9_combout\,
	combout => \breg|Mux21~10_combout\);

-- Location: LCCOMB_X51_Y34_N8
\breg|XREGS[29][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[29][10]~feeder_combout\);

-- Location: LCFF_X51_Y34_N9
\breg|XREGS[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][10]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][10]~regout\);

-- Location: LCFF_X54_Y34_N29
\breg|XREGS[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][10]~regout\);

-- Location: LCCOMB_X48_Y28_N12
\breg|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][10]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[25][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux21~2_combout\);

-- Location: LCCOMB_X48_Y28_N30
\breg|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux21~2_combout\ & ((\breg|XREGS[29][10]~regout\))) # (!\breg|Mux21~2_combout\ & (\breg|XREGS[21][10]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[29][10]~regout\,
	datad => \breg|Mux21~2_combout\,
	combout => \breg|Mux21~3_combout\);

-- Location: LCCOMB_X54_Y31_N28
\breg|XREGS[28][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[28][10]~feeder_combout\);

-- Location: LCFF_X54_Y31_N29
\breg|XREGS[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][10]~feeder_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][10]~regout\);

-- Location: LCFF_X57_Y26_N21
\breg|XREGS[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][10]~regout\);

-- Location: LCFF_X58_Y26_N31
\breg|XREGS[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][10]~regout\);

-- Location: LCFF_X57_Y26_N23
\breg|XREGS[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][10]~regout\);

-- Location: LCCOMB_X57_Y26_N22
\breg|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][10]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][10]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][10]~regout\,
	datac => \breg|XREGS[24][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux21~6_combout\);

-- Location: LCCOMB_X57_Y26_N20
\breg|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux21~6_combout\ & (\breg|XREGS[28][10]~regout\)) # (!\breg|Mux21~6_combout\ & ((\breg|XREGS[20][10]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[28][10]~regout\,
	datac => \breg|XREGS[20][10]~regout\,
	datad => \breg|Mux21~6_combout\,
	combout => \breg|Mux21~7_combout\);

-- Location: LCCOMB_X50_Y29_N26
\breg|XREGS[26][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[26][10]~feeder_combout\);

-- Location: LCFF_X50_Y29_N27
\breg|XREGS[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][10]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][10]~regout\);

-- Location: LCFF_X61_Y31_N9
\breg|XREGS[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][10]~regout\);

-- Location: LCCOMB_X61_Y31_N8
\breg|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][10]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux21~4_combout\);

-- Location: LCCOMB_X52_Y31_N8
\breg|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux21~4_combout\ & (\breg|XREGS[30][10]~regout\)) # (!\breg|Mux21~4_combout\ & ((\breg|XREGS[26][10]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[26][10]~regout\,
	datad => \breg|Mux21~4_combout\,
	combout => \breg|Mux21~5_combout\);

-- Location: LCCOMB_X52_Y33_N6
\breg|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|Mux21~5_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux21~7_combout\,
	datad => \breg|Mux21~5_combout\,
	combout => \breg|Mux21~8_combout\);

-- Location: LCCOMB_X52_Y33_N12
\breg|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux21~8_combout\ & (\breg|Mux21~10_combout\)) # (!\breg|Mux21~8_combout\ & ((\breg|Mux21~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|Mux21~10_combout\,
	datac => \breg|Mux21~3_combout\,
	datad => \breg|Mux21~8_combout\,
	combout => \breg|Mux21~11_combout\);

-- Location: LCCOMB_X52_Y33_N0
\breg|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~16_combout\ = (\breg|Mux24~1_combout\ & (\breg|Mux24~0_combout\)) # (!\breg|Mux24~1_combout\ & ((\breg|Mux24~0_combout\ & ((\breg|Mux21~11_combout\))) # (!\breg|Mux24~0_combout\ & (\breg|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~1_combout\,
	datab => \breg|Mux24~0_combout\,
	datac => \breg|Mux21~15_combout\,
	datad => \breg|Mux21~11_combout\,
	combout => \breg|Mux21~16_combout\);

-- Location: LCCOMB_X52_Y33_N10
\breg|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux21~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux21~16_combout\ & ((\breg|Mux21~18_combout\))) # (!\breg|Mux21~16_combout\ & (\breg|Mux21~1_combout\)))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux21~1_combout\,
	datab => \breg|Mux21~18_combout\,
	datac => \breg|Mux24~1_combout\,
	datad => \breg|Mux21~16_combout\,
	combout => \breg|Mux21~19_combout\);

-- Location: LCCOMB_X54_Y27_N16
\breg|XREGS[10][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[10][8]~feeder_combout\);

-- Location: LCFF_X54_Y27_N17
\breg|XREGS[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][8]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][8]~regout\);

-- Location: LCCOMB_X58_Y35_N16
\breg|XREGS[9][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[9][8]~feeder_combout\);

-- Location: LCFF_X58_Y35_N17
\breg|XREGS[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][8]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][8]~regout\);

-- Location: LCCOMB_X51_Y27_N20
\breg|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[9][8]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][8]~regout\ & 
-- ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[9][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux23~0_combout\);

-- Location: LCCOMB_X51_Y27_N6
\breg|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~1_combout\ = (\breg|Mux23~0_combout\ & ((\breg|XREGS[11][8]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux23~0_combout\ & (((\breg|XREGS[10][8]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][8]~regout\,
	datab => \breg|XREGS[10][8]~regout\,
	datac => \breg|Mux23~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux23~1_combout\);

-- Location: LCFF_X54_Y28_N27
\breg|XREGS[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][8]~regout\);

-- Location: LCFF_X54_Y34_N3
\breg|XREGS[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][8]~regout\);

-- Location: LCCOMB_X49_Y28_N14
\breg|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[25][8]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][8]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][8]~regout\,
	datab => \breg|XREGS[25][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux23~2_combout\);

-- Location: LCCOMB_X54_Y28_N2
\breg|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux23~2_combout\ & (\breg|XREGS[29][8]~regout\)) # (!\breg|Mux23~2_combout\ & ((\breg|XREGS[21][8]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][8]~regout\,
	datab => \breg|XREGS[21][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux23~2_combout\,
	combout => \breg|Mux23~3_combout\);

-- Location: LCFF_X58_Y27_N1
\breg|XREGS[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][8]~regout\);

-- Location: LCFF_X58_Y27_N19
\breg|XREGS[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][8]~regout\);

-- Location: LCCOMB_X58_Y27_N18
\breg|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][8]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][8]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[24][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux23~6_combout\);

-- Location: LCCOMB_X58_Y27_N0
\breg|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux23~6_combout\ & (\breg|XREGS[28][8]~regout\)) # (!\breg|Mux23~6_combout\ & ((\breg|XREGS[20][8]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[20][8]~regout\,
	datad => \breg|Mux23~6_combout\,
	combout => \breg|Mux23~7_combout\);

-- Location: LCFF_X57_Y27_N27
\breg|XREGS[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][8]~regout\);

-- Location: LCFF_X61_Y31_N5
\breg|XREGS[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][8]~regout\);

-- Location: LCCOMB_X61_Y31_N4
\breg|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][8]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux23~4_combout\);

-- Location: LCCOMB_X57_Y28_N30
\breg|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~5_combout\ = (\breg|Mux23~4_combout\ & (((\breg|XREGS[30][8]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux23~4_combout\ & (\breg|XREGS[26][8]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][8]~regout\,
	datab => \breg|XREGS[30][8]~regout\,
	datac => \breg|Mux23~4_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux23~5_combout\);

-- Location: LCCOMB_X54_Y28_N20
\breg|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|Mux23~5_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux23~7_combout\,
	datad => \breg|Mux23~5_combout\,
	combout => \breg|Mux23~8_combout\);

-- Location: LCCOMB_X48_Y27_N22
\breg|XREGS[27][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[27][8]~feeder_combout\);

-- Location: LCFF_X48_Y27_N23
\breg|XREGS[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][8]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][8]~regout\);

-- Location: LCCOMB_X48_Y32_N2
\breg|XREGS[23][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[23][8]~feeder_combout\);

-- Location: LCFF_X48_Y32_N3
\breg|XREGS[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][8]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][8]~regout\);

-- Location: LCCOMB_X48_Y32_N8
\breg|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # (\breg|XREGS[23][8]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][8]~regout\ 
-- & (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[23][8]~regout\,
	combout => \breg|Mux23~9_combout\);

-- Location: LCCOMB_X49_Y28_N16
\breg|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux23~9_combout\ & (\breg|XREGS[31][8]~regout\)) # (!\breg|Mux23~9_combout\ & ((\breg|XREGS[27][8]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][8]~regout\,
	datab => \breg|XREGS[27][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux23~9_combout\,
	combout => \breg|Mux23~10_combout\);

-- Location: LCCOMB_X54_Y28_N14
\breg|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux23~8_combout\ & ((\breg|Mux23~10_combout\))) # (!\breg|Mux23~8_combout\ & (\breg|Mux23~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|Mux23~3_combout\,
	datac => \breg|Mux23~8_combout\,
	datad => \breg|Mux23~10_combout\,
	combout => \breg|Mux23~11_combout\);

-- Location: LCCOMB_X56_Y27_N20
\breg|XREGS[2][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[2][8]~feeder_combout\);

-- Location: LCFF_X56_Y27_N21
\breg|XREGS[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][8]~feeder_combout\,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][8]~regout\);

-- Location: LCCOMB_X51_Y27_N8
\breg|XREGS[7][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[7][8]~feeder_combout\);

-- Location: LCFF_X51_Y27_N9
\breg|XREGS[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][8]~feeder_combout\,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][8]~regout\);

-- Location: LCFF_X50_Y30_N29
\breg|XREGS[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][8]~regout\);

-- Location: LCCOMB_X51_Y27_N18
\breg|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][8]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][8]~regout\,
	datab => \breg|XREGS[6][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux23~12_combout\);

-- Location: LCCOMB_X51_Y27_N2
\breg|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux23~12_combout\ & ((\breg|XREGS[7][8]~regout\))) # (!\breg|Mux23~12_combout\ & (\breg|XREGS[5][8]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][8]~regout\,
	datab => \breg|XREGS[7][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux23~12_combout\,
	combout => \breg|Mux23~13_combout\);

-- Location: LCCOMB_X56_Y27_N16
\breg|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux23~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][8]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][8]~regout\,
	datab => \breg|Mux24~3_combout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux23~13_combout\,
	combout => \breg|Mux23~14_combout\);

-- Location: LCCOMB_X57_Y28_N10
\breg|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux23~14_combout\ & (\breg|XREGS[3][8]~regout\)) # (!\breg|Mux23~14_combout\ & ((\breg|XREGS[2][8]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][8]~regout\,
	datab => \breg|XREGS[2][8]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux23~14_combout\,
	combout => \breg|Mux23~15_combout\);

-- Location: LCCOMB_X54_Y28_N12
\breg|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~16_combout\ = (\breg|Mux24~1_combout\ & (\breg|Mux24~0_combout\)) # (!\breg|Mux24~1_combout\ & ((\breg|Mux24~0_combout\ & (\breg|Mux23~11_combout\)) # (!\breg|Mux24~0_combout\ & ((\breg|Mux23~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~1_combout\,
	datab => \breg|Mux24~0_combout\,
	datac => \breg|Mux23~11_combout\,
	datad => \breg|Mux23~15_combout\,
	combout => \breg|Mux23~16_combout\);

-- Location: LCCOMB_X54_Y28_N10
\breg|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux23~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux23~16_combout\ & (\breg|Mux23~18_combout\)) # (!\breg|Mux23~16_combout\ & ((\breg|Mux23~1_combout\))))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux23~18_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux23~1_combout\,
	datad => \breg|Mux23~16_combout\,
	combout => \breg|Mux23~19_combout\);

-- Location: LCCOMB_X60_Y36_N28
\ula|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~34_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux23~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux21~19_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \breg|Mux23~19_combout\,
	combout => \ula|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X61_Y38_N2
\ula|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~35_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~30_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftLeft0~30_combout\,
	datad => \ula|ShiftLeft0~34_combout\,
	combout => \ula|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X61_Y37_N14
\ula|Selector13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~7_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~18_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~18_combout\,
	datac => \ula|ShiftLeft0~35_combout\,
	datad => \ulaB[2]~2_combout\,
	combout => \ula|Selector13~7_combout\);

-- Location: LCCOMB_X56_Y36_N0
\ula_cnt|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux21~1_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(14) & (\mem_i|altsyncram_component|auto_generated|q_a\(12) & \ula_cnt|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \ula_cnt|Mux21~0_combout\,
	combout => \ula_cnt|Mux21~1_combout\);

-- Location: LCCOMB_X57_Y37_N24
\ula_cnt|opcode.SLL_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SLL_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((\ula_cnt|Mux21~1_combout\))) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|opcode.SLL_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SLL_OP~combout\,
	datab => \ula_cnt|Mux15~2clkctrl_outclk\,
	datad => \ula_cnt|Mux21~1_combout\,
	combout => \ula_cnt|opcode.SLL_OP~combout\);

-- Location: LCCOMB_X57_Y37_N22
\ula|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~1_combout\ = (\ulaB[3]~5_combout\ & (!\ulaB[4]~4_combout\ & (\ula_cnt|opcode.SLL_OP~combout\ & \ula|ShiftRight1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula_cnt|opcode.SLL_OP~combout\,
	datad => \ula|ShiftRight1~44_combout\,
	combout => \ula|Selector8~1_combout\);

-- Location: LCFF_X52_Y27_N25
\breg|XREGS[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][18]~regout\);

-- Location: LCCOMB_X58_Y35_N2
\breg|XREGS[9][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[9][18]~feeder_combout\);

-- Location: LCFF_X58_Y35_N3
\breg|XREGS[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][18]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][18]~regout\);

-- Location: LCCOMB_X60_Y26_N2
\breg|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][18]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][18]~regout\,
	datab => \breg|XREGS[9][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux13~0_combout\);

-- Location: LCCOMB_X60_Y26_N24
\breg|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux13~0_combout\ & ((\breg|XREGS[11][18]~regout\))) # (!\breg|Mux13~0_combout\ & (\breg|XREGS[10][18]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][18]~regout\,
	datab => \breg|XREGS[11][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux13~0_combout\,
	combout => \breg|Mux13~1_combout\);

-- Location: LCCOMB_X62_Y28_N2
\breg|XREGS[13][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[13][18]~feeder_combout\);

-- Location: LCFF_X62_Y28_N3
\breg|XREGS[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][18]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][18]~regout\);

-- Location: LCFF_X63_Y32_N21
\breg|XREGS[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][18]~regout\);

-- Location: LCCOMB_X62_Y28_N24
\breg|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[14][18]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[12][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][18]~regout\,
	datab => \breg|XREGS[12][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux13~17_combout\);

-- Location: LCFF_X61_Y37_N25
\breg|XREGS[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux13~1_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][18]~regout\);

-- Location: LCCOMB_X62_Y28_N10
\breg|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux13~17_combout\ & ((\breg|XREGS[15][18]~regout\))) # (!\breg|Mux13~17_combout\ & (\breg|XREGS[13][18]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[13][18]~regout\,
	datac => \breg|Mux13~17_combout\,
	datad => \breg|XREGS[15][18]~regout\,
	combout => \breg|Mux13~18_combout\);

-- Location: LCCOMB_X61_Y26_N2
\breg|XREGS[21][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[21][18]~feeder_combout\);

-- Location: LCFF_X61_Y26_N3
\breg|XREGS[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][18]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][18]~regout\);

-- Location: LCCOMB_X63_Y29_N26
\breg|XREGS[25][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[25][18]~feeder_combout\);

-- Location: LCFF_X63_Y29_N27
\breg|XREGS[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][18]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][18]~regout\);

-- Location: LCCOMB_X63_Y29_N0
\breg|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][18]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][18]~regout\,
	datab => \breg|XREGS[25][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux13~2_combout\);

-- Location: LCCOMB_X63_Y29_N14
\breg|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux13~2_combout\ & (\breg|XREGS[29][18]~regout\)) # (!\breg|Mux13~2_combout\ & ((\breg|XREGS[21][18]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][18]~regout\,
	datab => \breg|XREGS[21][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux13~2_combout\,
	combout => \breg|Mux13~3_combout\);

-- Location: LCCOMB_X61_Y26_N8
\breg|XREGS[28][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[28][18]~feeder_combout\);

-- Location: LCFF_X61_Y26_N9
\breg|XREGS[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][18]~feeder_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][18]~regout\);

-- Location: LCCOMB_X61_Y30_N30
\breg|XREGS[24][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[24][18]~feeder_combout\);

-- Location: LCFF_X61_Y30_N31
\breg|XREGS[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][18]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][18]~regout\);

-- Location: LCCOMB_X60_Y26_N18
\breg|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][18]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][18]~regout\,
	datab => \breg|XREGS[24][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux13~6_combout\);

-- Location: LCCOMB_X61_Y29_N4
\breg|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux13~6_combout\ & ((\breg|XREGS[28][18]~regout\))) # (!\breg|Mux13~6_combout\ & (\breg|XREGS[20][18]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[28][18]~regout\,
	datad => \breg|Mux13~6_combout\,
	combout => \breg|Mux13~7_combout\);

-- Location: LCCOMB_X62_Y35_N14
\breg|XREGS[30][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[30][18]~feeder_combout\);

-- Location: LCFF_X62_Y35_N15
\breg|XREGS[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][18]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][18]~regout\);

-- Location: LCFF_X62_Y30_N17
\breg|XREGS[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][18]~regout\);

-- Location: LCFF_X62_Y30_N31
\breg|XREGS[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][18]~regout\);

-- Location: LCCOMB_X62_Y30_N30
\breg|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[22][18]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[18][18]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[22][18]~regout\,
	datac => \breg|XREGS[18][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux13~4_combout\);

-- Location: LCCOMB_X61_Y30_N16
\breg|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux13~4_combout\ & ((\breg|XREGS[30][18]~regout\))) # (!\breg|Mux13~4_combout\ & (\breg|XREGS[26][18]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][18]~regout\,
	datab => \breg|XREGS[30][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux13~4_combout\,
	combout => \breg|Mux13~5_combout\);

-- Location: LCCOMB_X62_Y29_N4
\breg|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # (\breg|Mux13~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|Mux13~7_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux13~7_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux13~5_combout\,
	combout => \breg|Mux13~8_combout\);

-- Location: LCCOMB_X61_Y29_N14
\breg|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux13~8_combout\ & (\breg|Mux13~10_combout\)) # (!\breg|Mux13~8_combout\ & ((\breg|Mux13~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux13~10_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux13~3_combout\,
	datad => \breg|Mux13~8_combout\,
	combout => \breg|Mux13~11_combout\);

-- Location: LCCOMB_X60_Y29_N4
\breg|XREGS[2][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[2][18]~feeder_combout\);

-- Location: LCFF_X60_Y29_N5
\breg|XREGS[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][18]~feeder_combout\,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][18]~regout\);

-- Location: LCCOMB_X59_Y30_N16
\breg|XREGS[5][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[5][18]~feeder_combout\);

-- Location: LCFF_X59_Y30_N17
\breg|XREGS[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][18]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][18]~regout\);

-- Location: LCCOMB_X54_Y26_N22
\breg|XREGS[6][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[6][18]~feeder_combout\);

-- Location: LCFF_X54_Y26_N23
\breg|XREGS[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][18]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][18]~regout\);

-- Location: LCCOMB_X54_Y26_N20
\breg|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[6][18]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[4][18]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][18]~regout\,
	datab => \breg|XREGS[6][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux13~12_combout\);

-- Location: LCCOMB_X52_Y29_N8
\breg|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~13_combout\ = (\breg|Mux13~12_combout\ & ((\breg|XREGS[7][18]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|Mux13~12_combout\ & (((\breg|XREGS[5][18]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][18]~regout\,
	datab => \breg|XREGS[5][18]~regout\,
	datac => \breg|Mux13~12_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux13~13_combout\);

-- Location: LCCOMB_X50_Y31_N28
\breg|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~14_combout\ = (\breg|Mux24~4_combout\ & (((\breg|Mux13~13_combout\) # (!\breg|Mux24~3_combout\)))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][18]~regout\ & (\breg|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][18]~regout\,
	datab => \breg|Mux24~4_combout\,
	datac => \breg|Mux24~3_combout\,
	datad => \breg|Mux13~13_combout\,
	combout => \breg|Mux13~14_combout\);

-- Location: LCCOMB_X50_Y31_N26
\breg|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux13~14_combout\ & (\breg|XREGS[3][18]~regout\)) # (!\breg|Mux13~14_combout\ & ((\breg|XREGS[2][18]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][18]~regout\,
	datab => \breg|XREGS[2][18]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux13~14_combout\,
	combout => \breg|Mux13~15_combout\);

-- Location: LCCOMB_X61_Y29_N28
\breg|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~16_combout\ = (\breg|Mux24~1_combout\ & (\breg|Mux24~0_combout\)) # (!\breg|Mux24~1_combout\ & ((\breg|Mux24~0_combout\ & (\breg|Mux13~11_combout\)) # (!\breg|Mux24~0_combout\ & ((\breg|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~1_combout\,
	datab => \breg|Mux24~0_combout\,
	datac => \breg|Mux13~11_combout\,
	datad => \breg|Mux13~15_combout\,
	combout => \breg|Mux13~16_combout\);

-- Location: LCCOMB_X61_Y29_N30
\breg|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux13~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux13~16_combout\ & ((\breg|Mux13~18_combout\))) # (!\breg|Mux13~16_combout\ & (\breg|Mux13~1_combout\)))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~1_combout\,
	datab => \breg|Mux13~1_combout\,
	datac => \breg|Mux13~18_combout\,
	datad => \breg|Mux13~16_combout\,
	combout => \breg|Mux13~19_combout\);

-- Location: LCCOMB_X57_Y32_N30
\gerador_imm|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector12~2_combout\ = (\gerador_imm|Selector11~2_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\gerador_imm|Mux6~1_combout\) # (\gerador_imm|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector11~2_combout\,
	datab => \gerador_imm|Mux6~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \gerador_imm|Mux5~2_combout\,
	combout => \gerador_imm|Selector12~2_combout\);

-- Location: LCCOMB_X58_Y33_N4
\ulaB[18]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[18]~12_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector12~2_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux45~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector12~2_combout\,
	datad => \breg|Mux45~19_combout\,
	combout => \ulaB[18]~12_combout\);

-- Location: LCCOMB_X63_Y32_N0
\breg|XREGS[12][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[12][17]~feeder_combout\);

-- Location: LCFF_X63_Y32_N1
\breg|XREGS[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][17]~feeder_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][17]~regout\);

-- Location: LCCOMB_X63_Y31_N28
\breg|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[13][17]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|XREGS[12][17]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][17]~regout\,
	datab => \breg|XREGS[12][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux14~17_combout\);

-- Location: LCCOMB_X57_Y31_N20
\breg|XREGS[14][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[14][17]~feeder_combout\);

-- Location: LCFF_X57_Y31_N21
\breg|XREGS[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][17]~feeder_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][17]~regout\);

-- Location: LCCOMB_X63_Y31_N22
\breg|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~18_combout\ = (\breg|Mux14~17_combout\ & ((\breg|XREGS[15][17]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux14~17_combout\ & (((\breg|XREGS[14][17]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][17]~regout\,
	datab => \breg|Mux14~17_combout\,
	datac => \breg|XREGS[14][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux14~18_combout\);

-- Location: LCCOMB_X56_Y25_N16
\breg|XREGS[27][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[27][17]~feeder_combout\);

-- Location: LCFF_X56_Y25_N17
\breg|XREGS[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][17]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][17]~regout\);

-- Location: LCCOMB_X57_Y27_N8
\breg|XREGS[31][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[31][17]~feeder_combout\);

-- Location: LCFF_X57_Y27_N9
\breg|XREGS[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][17]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][17]~regout\);

-- Location: LCCOMB_X58_Y25_N0
\breg|XREGS[23][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[23][17]~feeder_combout\);

-- Location: LCFF_X58_Y25_N1
\breg|XREGS[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][17]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][17]~regout\);

-- Location: LCCOMB_X62_Y26_N28
\breg|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][17]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][17]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][17]~regout\,
	datab => \breg|XREGS[23][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux14~7_combout\);

-- Location: LCCOMB_X61_Y26_N18
\breg|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux14~7_combout\ & ((\breg|XREGS[31][17]~regout\))) # (!\breg|Mux14~7_combout\ & (\breg|XREGS[27][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[27][17]~regout\,
	datac => \breg|XREGS[31][17]~regout\,
	datad => \breg|Mux14~7_combout\,
	combout => \breg|Mux14~8_combout\);

-- Location: LCCOMB_X65_Y30_N6
\breg|XREGS[26][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[26][17]~feeder_combout\);

-- Location: LCFF_X65_Y30_N7
\breg|XREGS[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][17]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][17]~regout\);

-- Location: LCCOMB_X63_Y33_N24
\breg|XREGS[30][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[30][17]~feeder_combout\);

-- Location: LCFF_X63_Y33_N25
\breg|XREGS[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][17]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][17]~regout\);

-- Location: LCFF_X62_Y30_N5
\breg|XREGS[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][17]~regout\);

-- Location: LCFF_X62_Y30_N27
\breg|XREGS[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][17]~regout\);

-- Location: LCCOMB_X62_Y30_N26
\breg|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[22][17]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[18][17]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[18][17]~regout\,
	datac => \breg|XREGS[22][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux14~0_combout\);

-- Location: LCCOMB_X62_Y30_N18
\breg|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux14~0_combout\ & ((\breg|XREGS[30][17]~regout\))) # (!\breg|Mux14~0_combout\ & (\breg|XREGS[26][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[26][17]~regout\,
	datac => \breg|XREGS[30][17]~regout\,
	datad => \breg|Mux14~0_combout\,
	combout => \breg|Mux14~1_combout\);

-- Location: LCCOMB_X61_Y26_N0
\breg|XREGS[21][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[21][17]~feeder_combout\);

-- Location: LCFF_X61_Y26_N1
\breg|XREGS[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][17]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][17]~regout\);

-- Location: LCCOMB_X62_Y34_N10
\breg|XREGS[17][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[17][17]~feeder_combout\);

-- Location: LCFF_X62_Y34_N11
\breg|XREGS[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][17]~feeder_combout\,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][17]~regout\);

-- Location: LCCOMB_X61_Y26_N30
\breg|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][17]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][17]~regout\,
	datab => \breg|XREGS[17][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux14~2_combout\);

-- Location: LCCOMB_X61_Y26_N20
\breg|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux14~2_combout\ & (\breg|XREGS[29][17]~regout\)) # (!\breg|Mux14~2_combout\ & ((\breg|XREGS[21][17]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][17]~regout\,
	datab => \breg|XREGS[21][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux14~2_combout\,
	combout => \breg|Mux14~3_combout\);

-- Location: LCCOMB_X61_Y26_N4
\breg|XREGS[28][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[28][17]~feeder_combout\);

-- Location: LCFF_X61_Y26_N5
\breg|XREGS[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][17]~feeder_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][17]~regout\);

-- Location: LCCOMB_X61_Y30_N18
\breg|XREGS[24][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[24][17]~feeder_combout\);

-- Location: LCFF_X61_Y30_N19
\breg|XREGS[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][17]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][17]~regout\);

-- Location: LCCOMB_X61_Y26_N26
\breg|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][17]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][17]~regout\,
	datab => \breg|XREGS[24][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux14~4_combout\);

-- Location: LCCOMB_X61_Y26_N6
\breg|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux14~4_combout\ & ((\breg|XREGS[28][17]~regout\))) # (!\breg|Mux14~4_combout\ & (\breg|XREGS[20][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][17]~regout\,
	datab => \breg|XREGS[28][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux14~4_combout\,
	combout => \breg|Mux14~5_combout\);

-- Location: LCCOMB_X61_Y26_N28
\breg|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|Mux14~3_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux14~3_combout\,
	datad => \breg|Mux14~5_combout\,
	combout => \breg|Mux14~6_combout\);

-- Location: LCCOMB_X61_Y26_N12
\breg|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux14~6_combout\ & (\breg|Mux14~8_combout\)) # (!\breg|Mux14~6_combout\ & ((\breg|Mux14~1_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux14~8_combout\,
	datac => \breg|Mux14~1_combout\,
	datad => \breg|Mux14~6_combout\,
	combout => \breg|Mux14~9_combout\);

-- Location: LCFF_X52_Y27_N13
\breg|XREGS[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][17]~regout\);

-- Location: LCFF_X53_Y27_N7
\breg|XREGS[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][17]~regout\);

-- Location: LCCOMB_X49_Y32_N0
\breg|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[10][17]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[8][17]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][17]~regout\,
	datab => \breg|XREGS[8][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux14~10_combout\);

-- Location: LCCOMB_X49_Y32_N2
\breg|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux14~10_combout\ & ((\breg|XREGS[11][17]~regout\))) # (!\breg|Mux14~10_combout\ & (\breg|XREGS[9][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[11][17]~regout\,
	datad => \breg|Mux14~10_combout\,
	combout => \breg|Mux14~11_combout\);

-- Location: LCCOMB_X63_Y33_N30
\breg|XREGS[3][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[3][17]~feeder_combout\);

-- Location: LCFF_X63_Y33_N31
\breg|XREGS[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][17]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][17]~regout\);

-- Location: LCFF_X60_Y29_N25
\breg|XREGS[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][17]~regout\);

-- Location: LCFF_X60_Y29_N19
\breg|XREGS[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][17]~regout\);

-- Location: LCFF_X52_Y29_N31
\breg|XREGS[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][17]~regout\);

-- Location: LCCOMB_X61_Y33_N16
\breg|XREGS[5][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[5][17]~feeder_combout\);

-- Location: LCFF_X61_Y33_N17
\breg|XREGS[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][17]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][17]~regout\);

-- Location: LCCOMB_X54_Y26_N26
\breg|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[5][17]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][17]~regout\,
	datab => \breg|XREGS[5][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux14~12_combout\);

-- Location: LCCOMB_X54_Y26_N8
\breg|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux14~12_combout\ & ((\breg|XREGS[7][17]~regout\))) # (!\breg|Mux14~12_combout\ & (\breg|XREGS[6][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[7][17]~regout\,
	datad => \breg|Mux14~12_combout\,
	combout => \breg|Mux14~13_combout\);

-- Location: LCCOMB_X60_Y26_N4
\breg|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~14_combout\ = (\breg|Mux24~4_combout\ & (((\breg|Mux14~13_combout\) # (!\breg|Mux24~3_combout\)))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][17]~regout\ & ((\breg|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~4_combout\,
	datab => \breg|XREGS[1][17]~regout\,
	datac => \breg|Mux14~13_combout\,
	datad => \breg|Mux24~3_combout\,
	combout => \breg|Mux14~14_combout\);

-- Location: LCCOMB_X60_Y29_N24
\breg|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux14~14_combout\ & (\breg|XREGS[3][17]~regout\)) # (!\breg|Mux14~14_combout\ & ((\breg|XREGS[2][17]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~2_combout\,
	datab => \breg|XREGS[3][17]~regout\,
	datac => \breg|XREGS[2][17]~regout\,
	datad => \breg|Mux14~14_combout\,
	combout => \breg|Mux14~15_combout\);

-- Location: LCCOMB_X60_Y32_N28
\breg|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~16_combout\ = (\breg|Mux24~0_combout\ & (((\breg|Mux24~1_combout\)))) # (!\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\ & (\breg|Mux14~11_combout\)) # (!\breg|Mux24~1_combout\ & ((\breg|Mux14~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux14~11_combout\,
	datac => \breg|Mux24~1_combout\,
	datad => \breg|Mux14~15_combout\,
	combout => \breg|Mux14~16_combout\);

-- Location: LCCOMB_X60_Y32_N26
\breg|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux14~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux14~16_combout\ & (\breg|Mux14~18_combout\)) # (!\breg|Mux14~16_combout\ & ((\breg|Mux14~9_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux14~18_combout\,
	datac => \breg|Mux14~9_combout\,
	datad => \breg|Mux14~16_combout\,
	combout => \breg|Mux14~19_combout\);

-- Location: LCCOMB_X58_Y33_N26
\ulaB[16]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[16]~11_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector14~2_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux47~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector14~2_combout\,
	datab => \contr|Mux7~1_combout\,
	datad => \breg|Mux47~19_combout\,
	combout => \ulaB[16]~11_combout\);

-- Location: LCCOMB_X59_Y32_N26
\ulaB[15]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[15]~10_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector15~2_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux48~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector15~2_combout\,
	datad => \breg|Mux48~19_combout\,
	combout => \ulaB[15]~10_combout\);

-- Location: LCCOMB_X59_Y34_N14
\ula|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~14_combout\ = (\breg|Mux24~24_combout\ & ((\ulaB[7]~31_combout\ & (!\ula|Add1~13\)) # (!\ulaB[7]~31_combout\ & (\ula|Add1~13\ & VCC)))) # (!\breg|Mux24~24_combout\ & ((\ulaB[7]~31_combout\ & ((\ula|Add1~13\) # (GND))) # (!\ulaB[7]~31_combout\ & 
-- (!\ula|Add1~13\))))
-- \ula|Add1~15\ = CARRY((\breg|Mux24~24_combout\ & (\ulaB[7]~31_combout\ & !\ula|Add1~13\)) # (!\breg|Mux24~24_combout\ & ((\ulaB[7]~31_combout\) # (!\ula|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~24_combout\,
	datab => \ulaB[7]~31_combout\,
	datad => VCC,
	cin => \ula|Add1~13\,
	combout => \ula|Add1~14_combout\,
	cout => \ula|Add1~15\);

-- Location: LCCOMB_X59_Y34_N16
\ula|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~16_combout\ = ((\breg|Mux23~19_combout\ $ (\ulaB[8]~30_combout\ $ (\ula|Add1~15\)))) # (GND)
-- \ula|Add1~17\ = CARRY((\breg|Mux23~19_combout\ & ((!\ula|Add1~15\) # (!\ulaB[8]~30_combout\))) # (!\breg|Mux23~19_combout\ & (!\ulaB[8]~30_combout\ & !\ula|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux23~19_combout\,
	datab => \ulaB[8]~30_combout\,
	datad => VCC,
	cin => \ula|Add1~15\,
	combout => \ula|Add1~16_combout\,
	cout => \ula|Add1~17\);

-- Location: LCCOMB_X59_Y34_N18
\ula|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~18_combout\ = (\ulaB[9]~1_combout\ & ((\breg|Mux22~19_combout\ & (!\ula|Add1~17\)) # (!\breg|Mux22~19_combout\ & ((\ula|Add1~17\) # (GND))))) # (!\ulaB[9]~1_combout\ & ((\breg|Mux22~19_combout\ & (\ula|Add1~17\ & VCC)) # 
-- (!\breg|Mux22~19_combout\ & (!\ula|Add1~17\))))
-- \ula|Add1~19\ = CARRY((\ulaB[9]~1_combout\ & ((!\ula|Add1~17\) # (!\breg|Mux22~19_combout\))) # (!\ulaB[9]~1_combout\ & (!\breg|Mux22~19_combout\ & !\ula|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[9]~1_combout\,
	datab => \breg|Mux22~19_combout\,
	datad => VCC,
	cin => \ula|Add1~17\,
	combout => \ula|Add1~18_combout\,
	cout => \ula|Add1~19\);

-- Location: LCCOMB_X59_Y34_N20
\ula|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~20_combout\ = ((\breg|Mux21~19_combout\ $ (\ulaB[10]~0_combout\ $ (\ula|Add1~19\)))) # (GND)
-- \ula|Add1~21\ = CARRY((\breg|Mux21~19_combout\ & ((!\ula|Add1~19\) # (!\ulaB[10]~0_combout\))) # (!\breg|Mux21~19_combout\ & (!\ulaB[10]~0_combout\ & !\ula|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux21~19_combout\,
	datab => \ulaB[10]~0_combout\,
	datad => VCC,
	cin => \ula|Add1~19\,
	combout => \ula|Add1~20_combout\,
	cout => \ula|Add1~21\);

-- Location: LCCOMB_X59_Y34_N22
\ula|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~22_combout\ = (\ulaB[11]~6_combout\ & ((\breg|Mux20~19_combout\ & (!\ula|Add1~21\)) # (!\breg|Mux20~19_combout\ & ((\ula|Add1~21\) # (GND))))) # (!\ulaB[11]~6_combout\ & ((\breg|Mux20~19_combout\ & (\ula|Add1~21\ & VCC)) # 
-- (!\breg|Mux20~19_combout\ & (!\ula|Add1~21\))))
-- \ula|Add1~23\ = CARRY((\ulaB[11]~6_combout\ & ((!\ula|Add1~21\) # (!\breg|Mux20~19_combout\))) # (!\ulaB[11]~6_combout\ & (!\breg|Mux20~19_combout\ & !\ula|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[11]~6_combout\,
	datab => \breg|Mux20~19_combout\,
	datad => VCC,
	cin => \ula|Add1~21\,
	combout => \ula|Add1~22_combout\,
	cout => \ula|Add1~23\);

-- Location: LCCOMB_X59_Y34_N24
\ula|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~24_combout\ = ((\breg|Mux19~19_combout\ $ (\ulaB[12]~7_combout\ $ (\ula|Add1~23\)))) # (GND)
-- \ula|Add1~25\ = CARRY((\breg|Mux19~19_combout\ & ((!\ula|Add1~23\) # (!\ulaB[12]~7_combout\))) # (!\breg|Mux19~19_combout\ & (!\ulaB[12]~7_combout\ & !\ula|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux19~19_combout\,
	datab => \ulaB[12]~7_combout\,
	datad => VCC,
	cin => \ula|Add1~23\,
	combout => \ula|Add1~24_combout\,
	cout => \ula|Add1~25\);

-- Location: LCCOMB_X59_Y34_N26
\ula|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~26_combout\ = (\ulaB[13]~9_combout\ & ((\breg|Mux18~19_combout\ & (!\ula|Add1~25\)) # (!\breg|Mux18~19_combout\ & ((\ula|Add1~25\) # (GND))))) # (!\ulaB[13]~9_combout\ & ((\breg|Mux18~19_combout\ & (\ula|Add1~25\ & VCC)) # 
-- (!\breg|Mux18~19_combout\ & (!\ula|Add1~25\))))
-- \ula|Add1~27\ = CARRY((\ulaB[13]~9_combout\ & ((!\ula|Add1~25\) # (!\breg|Mux18~19_combout\))) # (!\ulaB[13]~9_combout\ & (!\breg|Mux18~19_combout\ & !\ula|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[13]~9_combout\,
	datab => \breg|Mux18~19_combout\,
	datad => VCC,
	cin => \ula|Add1~25\,
	combout => \ula|Add1~26_combout\,
	cout => \ula|Add1~27\);

-- Location: LCCOMB_X59_Y34_N28
\ula|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~28_combout\ = ((\ulaB[14]~8_combout\ $ (\breg|Mux17~19_combout\ $ (\ula|Add1~27\)))) # (GND)
-- \ula|Add1~29\ = CARRY((\ulaB[14]~8_combout\ & (\breg|Mux17~19_combout\ & !\ula|Add1~27\)) # (!\ulaB[14]~8_combout\ & ((\breg|Mux17~19_combout\) # (!\ula|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[14]~8_combout\,
	datab => \breg|Mux17~19_combout\,
	datad => VCC,
	cin => \ula|Add1~27\,
	combout => \ula|Add1~28_combout\,
	cout => \ula|Add1~29\);

-- Location: LCCOMB_X59_Y34_N30
\ula|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~30_combout\ = (\breg|Mux16~19_combout\ & ((\ulaB[15]~10_combout\ & (!\ula|Add1~29\)) # (!\ulaB[15]~10_combout\ & (\ula|Add1~29\ & VCC)))) # (!\breg|Mux16~19_combout\ & ((\ulaB[15]~10_combout\ & ((\ula|Add1~29\) # (GND))) # 
-- (!\ulaB[15]~10_combout\ & (!\ula|Add1~29\))))
-- \ula|Add1~31\ = CARRY((\breg|Mux16~19_combout\ & (\ulaB[15]~10_combout\ & !\ula|Add1~29\)) # (!\breg|Mux16~19_combout\ & ((\ulaB[15]~10_combout\) # (!\ula|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux16~19_combout\,
	datab => \ulaB[15]~10_combout\,
	datad => VCC,
	cin => \ula|Add1~29\,
	combout => \ula|Add1~30_combout\,
	cout => \ula|Add1~31\);

-- Location: LCCOMB_X59_Y33_N0
\ula|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~32_combout\ = ((\breg|Mux15~19_combout\ $ (\ulaB[16]~11_combout\ $ (\ula|Add1~31\)))) # (GND)
-- \ula|Add1~33\ = CARRY((\breg|Mux15~19_combout\ & ((!\ula|Add1~31\) # (!\ulaB[16]~11_combout\))) # (!\breg|Mux15~19_combout\ & (!\ulaB[16]~11_combout\ & !\ula|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux15~19_combout\,
	datab => \ulaB[16]~11_combout\,
	datad => VCC,
	cin => \ula|Add1~31\,
	combout => \ula|Add1~32_combout\,
	cout => \ula|Add1~33\);

-- Location: LCCOMB_X59_Y33_N4
\ula|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~36_combout\ = ((\breg|Mux13~19_combout\ $ (\ulaB[18]~12_combout\ $ (\ula|Add1~35\)))) # (GND)
-- \ula|Add1~37\ = CARRY((\breg|Mux13~19_combout\ & ((!\ula|Add1~35\) # (!\ulaB[18]~12_combout\))) # (!\breg|Mux13~19_combout\ & (!\ulaB[18]~12_combout\ & !\ula|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux13~19_combout\,
	datab => \ulaB[18]~12_combout\,
	datad => VCC,
	cin => \ula|Add1~35\,
	combout => \ula|Add1~36_combout\,
	cout => \ula|Add1~37\);

-- Location: LCCOMB_X60_Y34_N26
\ula|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~26_combout\ = (\breg|Mux18~19_combout\ & ((\ulaB[13]~9_combout\ & (\ula|Add0~25\ & VCC)) # (!\ulaB[13]~9_combout\ & (!\ula|Add0~25\)))) # (!\breg|Mux18~19_combout\ & ((\ulaB[13]~9_combout\ & (!\ula|Add0~25\)) # (!\ulaB[13]~9_combout\ & 
-- ((\ula|Add0~25\) # (GND)))))
-- \ula|Add0~27\ = CARRY((\breg|Mux18~19_combout\ & (!\ulaB[13]~9_combout\ & !\ula|Add0~25\)) # (!\breg|Mux18~19_combout\ & ((!\ula|Add0~25\) # (!\ulaB[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux18~19_combout\,
	datab => \ulaB[13]~9_combout\,
	datad => VCC,
	cin => \ula|Add0~25\,
	combout => \ula|Add0~26_combout\,
	cout => \ula|Add0~27\);

-- Location: LCCOMB_X60_Y34_N28
\ula|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~28_combout\ = ((\ulaB[14]~8_combout\ $ (\breg|Mux17~19_combout\ $ (!\ula|Add0~27\)))) # (GND)
-- \ula|Add0~29\ = CARRY((\ulaB[14]~8_combout\ & ((\breg|Mux17~19_combout\) # (!\ula|Add0~27\))) # (!\ulaB[14]~8_combout\ & (\breg|Mux17~19_combout\ & !\ula|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[14]~8_combout\,
	datab => \breg|Mux17~19_combout\,
	datad => VCC,
	cin => \ula|Add0~27\,
	combout => \ula|Add0~28_combout\,
	cout => \ula|Add0~29\);

-- Location: LCCOMB_X60_Y34_N30
\ula|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~30_combout\ = (\breg|Mux16~19_combout\ & ((\ulaB[15]~10_combout\ & (\ula|Add0~29\ & VCC)) # (!\ulaB[15]~10_combout\ & (!\ula|Add0~29\)))) # (!\breg|Mux16~19_combout\ & ((\ulaB[15]~10_combout\ & (!\ula|Add0~29\)) # (!\ulaB[15]~10_combout\ & 
-- ((\ula|Add0~29\) # (GND)))))
-- \ula|Add0~31\ = CARRY((\breg|Mux16~19_combout\ & (!\ulaB[15]~10_combout\ & !\ula|Add0~29\)) # (!\breg|Mux16~19_combout\ & ((!\ula|Add0~29\) # (!\ulaB[15]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux16~19_combout\,
	datab => \ulaB[15]~10_combout\,
	datad => VCC,
	cin => \ula|Add0~29\,
	combout => \ula|Add0~30_combout\,
	cout => \ula|Add0~31\);

-- Location: LCCOMB_X60_Y33_N0
\ula|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~32_combout\ = ((\ulaB[16]~11_combout\ $ (\breg|Mux15~19_combout\ $ (!\ula|Add0~31\)))) # (GND)
-- \ula|Add0~33\ = CARRY((\ulaB[16]~11_combout\ & ((\breg|Mux15~19_combout\) # (!\ula|Add0~31\))) # (!\ulaB[16]~11_combout\ & (\breg|Mux15~19_combout\ & !\ula|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[16]~11_combout\,
	datab => \breg|Mux15~19_combout\,
	datad => VCC,
	cin => \ula|Add0~31\,
	combout => \ula|Add0~32_combout\,
	cout => \ula|Add0~33\);

-- Location: LCCOMB_X60_Y33_N4
\ula|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~36_combout\ = ((\ulaB[18]~12_combout\ $ (\breg|Mux13~19_combout\ $ (!\ula|Add0~35\)))) # (GND)
-- \ula|Add0~37\ = CARRY((\ulaB[18]~12_combout\ & ((\breg|Mux13~19_combout\) # (!\ula|Add0~35\))) # (!\ulaB[18]~12_combout\ & (\breg|Mux13~19_combout\ & !\ula|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[18]~12_combout\,
	datab => \breg|Mux13~19_combout\,
	datad => VCC,
	cin => \ula|Add0~35\,
	combout => \ula|Add0~36_combout\,
	cout => \ula|Add0~37\);

-- Location: LCCOMB_X61_Y37_N22
\ula|Selector13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~5_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~36_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~36_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~36_combout\,
	datad => \ula|Add0~36_combout\,
	combout => \ula|Selector13~5_combout\);

-- Location: LCCOMB_X61_Y37_N12
\ula|Selector13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~6_combout\ = (\ula|Selector13~5_combout\) # ((\ulaB[18]~12_combout\ & (\breg|Mux13~19_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[18]~12_combout\,
	datab => \breg|Mux13~19_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector13~5_combout\,
	combout => \ula|Selector13~6_combout\);

-- Location: LCCOMB_X61_Y37_N20
\ula|Selector13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~8_combout\ = (\ula|Selector13~4_combout\) # ((\ula|Selector13~6_combout\) # ((\ula|Selector13~7_combout\ & \ula|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector13~4_combout\,
	datab => \ula|Selector13~7_combout\,
	datac => \ula|Selector8~1_combout\,
	datad => \ula|Selector13~6_combout\,
	combout => \ula|Selector13~8_combout\);

-- Location: LCCOMB_X61_Y38_N4
\ula|ShiftLeft0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~48_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux19~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux17~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux17~19_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \breg|Mux19~19_combout\,
	combout => \ula|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X62_Y36_N14
\ula|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~45_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux20~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux20~19_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \breg|Mux18~19_combout\,
	combout => \ula|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X61_Y38_N6
\ula|ShiftLeft0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~49_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~45_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~48_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \ula|ShiftLeft0~45_combout\,
	combout => \ula|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X61_Y36_N12
\ula|ShiftLeft0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~56_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux16~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~3_combout\,
	datac => \breg|Mux14~19_combout\,
	datad => \breg|Mux16~19_combout\,
	combout => \ula|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X61_Y36_N6
\ula|ShiftLeft0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~59_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux15~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux15~19_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \breg|Mux13~19_combout\,
	combout => \ula|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X60_Y36_N26
\ula|ShiftLeft0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~60_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~56_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~56_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \ula|ShiftLeft0~59_combout\,
	combout => \ula|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X60_Y37_N4
\ula|ShiftLeft0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~61_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~49_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~49_combout\,
	datac => \ulaB[2]~2_combout\,
	datad => \ula|ShiftLeft0~60_combout\,
	combout => \ula|ShiftLeft0~61_combout\);

-- Location: LCFF_X53_Y39_N27
\pcAux[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(30));

-- Location: LCCOMB_X51_Y37_N22
\PC[28]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[28]~82_combout\ = (PC(28) & (\PC[27]~81\ $ (GND))) # (!PC(28) & (!\PC[27]~81\ & VCC))
-- \PC[28]~83\ = CARRY((PC(28) & !\PC[27]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(28),
	datad => VCC,
	cin => \PC[27]~81\,
	combout => \PC[28]~82_combout\,
	cout => \PC[28]~83\);

-- Location: LCCOMB_X52_Y37_N2
\PC[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[28]~feeder_combout\ = \PC[28]~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[28]~82_combout\,
	combout => \PC[28]~feeder_combout\);

-- Location: LCCOMB_X61_Y34_N24
\gerador_imm|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector3~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(27) & \gerador_imm|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(27),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector3~0_combout\);

-- Location: LCCOMB_X61_Y34_N2
\gerador_imm|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector3~1_combout\ = (\gerador_imm|Selector3~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux1~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Selector3~0_combout\,
	datad => \gerador_imm|Selector0~0_combout\,
	combout => \gerador_imm|Selector3~1_combout\);

-- Location: LCCOMB_X52_Y33_N14
\gerador_imm|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector4~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(26) & \gerador_imm|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(26),
	datad => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector4~0_combout\);

-- Location: LCCOMB_X53_Y32_N12
\gerador_imm|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector4~1_combout\ = (\gerador_imm|Selector4~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \gerador_imm|Mux1~0_combout\,
	datac => \gerador_imm|Selector0~0_combout\,
	datad => \gerador_imm|Selector4~0_combout\,
	combout => \gerador_imm|Selector4~1_combout\);

-- Location: LCCOMB_X51_Y37_N16
\PC[25]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[25]~76_combout\ = (PC(25) & (!\PC[24]~75\)) # (!PC(25) & ((\PC[24]~75\) # (GND)))
-- \PC[25]~77\ = CARRY((!\PC[24]~75\) # (!PC(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(25),
	datad => VCC,
	cin => \PC[24]~75\,
	combout => \PC[25]~76_combout\,
	cout => \PC[25]~77\);

-- Location: LCCOMB_X51_Y37_N12
\PC[23]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[23]~72_combout\ = (PC(23) & (!\PC[22]~71\)) # (!PC(23) & ((\PC[22]~71\) # (GND)))
-- \PC[23]~73\ = CARRY((!\PC[22]~71\) # (!PC(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(23),
	datad => VCC,
	cin => \PC[22]~71\,
	combout => \PC[23]~72_combout\,
	cout => \PC[23]~73\);

-- Location: LCCOMB_X61_Y36_N22
\ula|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~38_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux22~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux20~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux22~19_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \breg|Mux20~19_combout\,
	combout => \ula|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X61_Y36_N16
\ula|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~39_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~34_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~34_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \ula|ShiftLeft0~38_combout\,
	combout => \ula|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X61_Y36_N0
\ula|ShiftLeft0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~51_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~48_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftLeft0~50_combout\,
	datad => \ula|ShiftLeft0~48_combout\,
	combout => \ula|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X61_Y36_N14
\ula|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~0_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~39_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~39_combout\,
	datad => \ula|ShiftLeft0~51_combout\,
	combout => \ula|Selector8~0_combout\);

-- Location: LCCOMB_X60_Y26_N22
\breg|XREGS[28][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[28][23]~feeder_combout\);

-- Location: LCFF_X60_Y26_N23
\breg|XREGS[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][23]~feeder_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][23]~regout\);

-- Location: LCFF_X61_Y28_N13
\breg|XREGS[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][23]~regout\);

-- Location: LCCOMB_X61_Y28_N18
\breg|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[24][23]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[16][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][23]~regout\,
	datab => \breg|XREGS[16][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux8~4_combout\);

-- Location: LCCOMB_X61_Y28_N20
\breg|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux8~4_combout\ & ((\breg|XREGS[28][23]~regout\))) # (!\breg|Mux8~4_combout\ & (\breg|XREGS[20][23]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[28][23]~regout\,
	datad => \breg|Mux8~4_combout\,
	combout => \breg|Mux8~5_combout\);

-- Location: LCCOMB_X61_Y28_N22
\breg|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux8~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux8~5_combout\ & 
-- !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux8~3_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux8~5_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux8~6_combout\);

-- Location: LCFF_X54_Y25_N21
\breg|XREGS[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][23]~regout\);

-- Location: LCFF_X54_Y25_N19
\breg|XREGS[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][23]~regout\);

-- Location: LCCOMB_X57_Y25_N2
\breg|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][23]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][23]~regout\,
	datab => \breg|XREGS[19][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux8~7_combout\);

-- Location: LCCOMB_X57_Y25_N4
\breg|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux8~7_combout\ & (\breg|XREGS[31][23]~regout\)) # (!\breg|Mux8~7_combout\ & ((\breg|XREGS[27][23]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][23]~regout\,
	datab => \breg|XREGS[27][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux8~7_combout\,
	combout => \breg|Mux8~8_combout\);

-- Location: LCFF_X60_Y28_N1
\breg|XREGS[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][23]~regout\);

-- Location: LCFF_X60_Y28_N13
\breg|XREGS[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][23]~regout\);

-- Location: LCCOMB_X60_Y28_N22
\breg|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][23]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[18][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux8~0_combout\);

-- Location: LCCOMB_X60_Y28_N18
\breg|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux8~0_combout\ & ((\breg|XREGS[30][23]~regout\))) # (!\breg|Mux8~0_combout\ & (\breg|XREGS[26][23]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][23]~regout\,
	datab => \breg|XREGS[30][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux8~0_combout\,
	combout => \breg|Mux8~1_combout\);

-- Location: LCCOMB_X61_Y28_N16
\breg|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux8~6_combout\ & (\breg|Mux8~8_combout\)) # (!\breg|Mux8~6_combout\ & ((\breg|Mux8~1_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|Mux8~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux8~6_combout\,
	datac => \breg|Mux8~8_combout\,
	datad => \breg|Mux8~1_combout\,
	combout => \breg|Mux8~9_combout\);

-- Location: LCFF_X49_Y30_N15
\breg|XREGS[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][23]~regout\);

-- Location: LCCOMB_X59_Y26_N30
\breg|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[10][23]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[8][23]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][23]~regout\,
	datab => \breg|XREGS[8][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux8~10_combout\);

-- Location: LCFF_X49_Y30_N21
\breg|XREGS[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][23]~regout\);

-- Location: LCCOMB_X61_Y28_N14
\breg|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux8~10_combout\ & ((\breg|XREGS[11][23]~regout\))) # (!\breg|Mux8~10_combout\ & (\breg|XREGS[9][23]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux8~10_combout\,
	datad => \breg|XREGS[11][23]~regout\,
	combout => \breg|Mux8~11_combout\);

-- Location: LCCOMB_X54_Y27_N28
\breg|XREGS[3][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[3][23]~feeder_combout\);

-- Location: LCFF_X54_Y27_N29
\breg|XREGS[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][23]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][23]~regout\);

-- Location: LCCOMB_X59_Y27_N2
\breg|XREGS[6][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[6][23]~feeder_combout\);

-- Location: LCFF_X59_Y27_N3
\breg|XREGS[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][23]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][23]~regout\);

-- Location: LCFF_X54_Y33_N23
\breg|XREGS[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][23]~regout\);

-- Location: LCCOMB_X59_Y30_N26
\breg|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[5][23]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|XREGS[4][23]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][23]~regout\,
	datab => \breg|XREGS[4][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux8~12_combout\);

-- Location: LCCOMB_X59_Y27_N24
\breg|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux8~12_combout\ & (\breg|XREGS[7][23]~regout\)) # (!\breg|Mux8~12_combout\ & ((\breg|XREGS[6][23]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][23]~regout\,
	datab => \breg|XREGS[6][23]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux8~12_combout\,
	combout => \breg|Mux8~13_combout\);

-- Location: LCCOMB_X54_Y27_N10
\breg|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux8~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][23]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][23]~regout\,
	datab => \breg|Mux24~3_combout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux8~13_combout\,
	combout => \breg|Mux8~14_combout\);

-- Location: LCCOMB_X54_Y27_N0
\breg|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux8~14_combout\ & ((\breg|XREGS[3][23]~regout\))) # (!\breg|Mux8~14_combout\ & (\breg|XREGS[2][23]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][23]~regout\,
	datab => \breg|XREGS[3][23]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux8~14_combout\,
	combout => \breg|Mux8~15_combout\);

-- Location: LCCOMB_X61_Y28_N28
\breg|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~16_combout\ = (\breg|Mux24~0_combout\ & (\breg|Mux24~1_combout\)) # (!\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\ & (\breg|Mux8~11_combout\)) # (!\breg|Mux24~1_combout\ & ((\breg|Mux8~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux8~11_combout\,
	datad => \breg|Mux8~15_combout\,
	combout => \breg|Mux8~16_combout\);

-- Location: LCCOMB_X61_Y28_N2
\breg|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux8~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux8~16_combout\ & (\breg|Mux8~18_combout\)) # (!\breg|Mux8~16_combout\ & ((\breg|Mux8~9_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux8~18_combout\,
	datab => \breg|Mux24~0_combout\,
	datac => \breg|Mux8~9_combout\,
	datad => \breg|Mux8~16_combout\,
	combout => \breg|Mux8~19_combout\);

-- Location: LCCOMB_X58_Y33_N30
\gerador_imm|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector8~1_combout\ = (\gerador_imm|Selector8~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector8~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \gerador_imm|Selector0~0_combout\,
	combout => \gerador_imm|Selector8~1_combout\);

-- Location: LCCOMB_X58_Y33_N12
\ulaB[22]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[22]~16_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector8~1_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux41~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector8~1_combout\,
	datad => \breg|Mux41~19_combout\,
	combout => \ulaB[22]~16_combout\);

-- Location: LCCOMB_X58_Y33_N14
\ulaB[20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[20]~15_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector10~1_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux43~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector10~1_combout\,
	datab => \contr|Mux7~1_combout\,
	datad => \breg|Mux43~19_combout\,
	combout => \ulaB[20]~15_combout\);

-- Location: LCCOMB_X60_Y33_N6
\ula|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~38_combout\ = (\breg|Mux12~19_combout\ & ((\ulaB[19]~14_combout\ & (\ula|Add0~37\ & VCC)) # (!\ulaB[19]~14_combout\ & (!\ula|Add0~37\)))) # (!\breg|Mux12~19_combout\ & ((\ulaB[19]~14_combout\ & (!\ula|Add0~37\)) # (!\ulaB[19]~14_combout\ & 
-- ((\ula|Add0~37\) # (GND)))))
-- \ula|Add0~39\ = CARRY((\breg|Mux12~19_combout\ & (!\ulaB[19]~14_combout\ & !\ula|Add0~37\)) # (!\breg|Mux12~19_combout\ & ((!\ula|Add0~37\) # (!\ulaB[19]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux12~19_combout\,
	datab => \ulaB[19]~14_combout\,
	datad => VCC,
	cin => \ula|Add0~37\,
	combout => \ula|Add0~38_combout\,
	cout => \ula|Add0~39\);

-- Location: LCCOMB_X60_Y33_N8
\ula|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~40_combout\ = ((\breg|Mux11~19_combout\ $ (\ulaB[20]~15_combout\ $ (!\ula|Add0~39\)))) # (GND)
-- \ula|Add0~41\ = CARRY((\breg|Mux11~19_combout\ & ((\ulaB[20]~15_combout\) # (!\ula|Add0~39\))) # (!\breg|Mux11~19_combout\ & (\ulaB[20]~15_combout\ & !\ula|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux11~19_combout\,
	datab => \ulaB[20]~15_combout\,
	datad => VCC,
	cin => \ula|Add0~39\,
	combout => \ula|Add0~40_combout\,
	cout => \ula|Add0~41\);

-- Location: LCCOMB_X60_Y33_N10
\ula|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~42_combout\ = (\ulaB[21]~17_combout\ & ((\breg|Mux10~19_combout\ & (\ula|Add0~41\ & VCC)) # (!\breg|Mux10~19_combout\ & (!\ula|Add0~41\)))) # (!\ulaB[21]~17_combout\ & ((\breg|Mux10~19_combout\ & (!\ula|Add0~41\)) # (!\breg|Mux10~19_combout\ & 
-- ((\ula|Add0~41\) # (GND)))))
-- \ula|Add0~43\ = CARRY((\ulaB[21]~17_combout\ & (!\breg|Mux10~19_combout\ & !\ula|Add0~41\)) # (!\ulaB[21]~17_combout\ & ((!\ula|Add0~41\) # (!\breg|Mux10~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[21]~17_combout\,
	datab => \breg|Mux10~19_combout\,
	datad => VCC,
	cin => \ula|Add0~41\,
	combout => \ula|Add0~42_combout\,
	cout => \ula|Add0~43\);

-- Location: LCCOMB_X60_Y33_N12
\ula|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~44_combout\ = ((\breg|Mux9~19_combout\ $ (\ulaB[22]~16_combout\ $ (!\ula|Add0~43\)))) # (GND)
-- \ula|Add0~45\ = CARRY((\breg|Mux9~19_combout\ & ((\ulaB[22]~16_combout\) # (!\ula|Add0~43\))) # (!\breg|Mux9~19_combout\ & (\ulaB[22]~16_combout\ & !\ula|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux9~19_combout\,
	datab => \ulaB[22]~16_combout\,
	datad => VCC,
	cin => \ula|Add0~43\,
	combout => \ula|Add0~44_combout\,
	cout => \ula|Add0~45\);

-- Location: LCCOMB_X60_Y33_N14
\ula|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~46_combout\ = (\ulaB[23]~18_combout\ & ((\breg|Mux8~19_combout\ & (\ula|Add0~45\ & VCC)) # (!\breg|Mux8~19_combout\ & (!\ula|Add0~45\)))) # (!\ulaB[23]~18_combout\ & ((\breg|Mux8~19_combout\ & (!\ula|Add0~45\)) # (!\breg|Mux8~19_combout\ & 
-- ((\ula|Add0~45\) # (GND)))))
-- \ula|Add0~47\ = CARRY((\ulaB[23]~18_combout\ & (!\breg|Mux8~19_combout\ & !\ula|Add0~45\)) # (!\ulaB[23]~18_combout\ & ((!\ula|Add0~45\) # (!\breg|Mux8~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[23]~18_combout\,
	datab => \breg|Mux8~19_combout\,
	datad => VCC,
	cin => \ula|Add0~45\,
	combout => \ula|Add0~46_combout\,
	cout => \ula|Add0~47\);

-- Location: LCCOMB_X53_Y32_N16
\ulaB[23]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[23]~18_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector7~1_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux40~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector7~1_combout\,
	datac => \contr|Mux7~1_combout\,
	datad => \breg|Mux40~19_combout\,
	combout => \ulaB[23]~18_combout\);

-- Location: LCCOMB_X59_Y33_N6
\ula|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~38_combout\ = (\breg|Mux12~19_combout\ & ((\ulaB[19]~14_combout\ & (!\ula|Add1~37\)) # (!\ulaB[19]~14_combout\ & (\ula|Add1~37\ & VCC)))) # (!\breg|Mux12~19_combout\ & ((\ulaB[19]~14_combout\ & ((\ula|Add1~37\) # (GND))) # 
-- (!\ulaB[19]~14_combout\ & (!\ula|Add1~37\))))
-- \ula|Add1~39\ = CARRY((\breg|Mux12~19_combout\ & (\ulaB[19]~14_combout\ & !\ula|Add1~37\)) # (!\breg|Mux12~19_combout\ & ((\ulaB[19]~14_combout\) # (!\ula|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux12~19_combout\,
	datab => \ulaB[19]~14_combout\,
	datad => VCC,
	cin => \ula|Add1~37\,
	combout => \ula|Add1~38_combout\,
	cout => \ula|Add1~39\);

-- Location: LCCOMB_X59_Y33_N8
\ula|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~40_combout\ = ((\breg|Mux11~19_combout\ $ (\ulaB[20]~15_combout\ $ (\ula|Add1~39\)))) # (GND)
-- \ula|Add1~41\ = CARRY((\breg|Mux11~19_combout\ & ((!\ula|Add1~39\) # (!\ulaB[20]~15_combout\))) # (!\breg|Mux11~19_combout\ & (!\ulaB[20]~15_combout\ & !\ula|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux11~19_combout\,
	datab => \ulaB[20]~15_combout\,
	datad => VCC,
	cin => \ula|Add1~39\,
	combout => \ula|Add1~40_combout\,
	cout => \ula|Add1~41\);

-- Location: LCCOMB_X59_Y33_N10
\ula|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~42_combout\ = (\ulaB[21]~17_combout\ & ((\breg|Mux10~19_combout\ & (!\ula|Add1~41\)) # (!\breg|Mux10~19_combout\ & ((\ula|Add1~41\) # (GND))))) # (!\ulaB[21]~17_combout\ & ((\breg|Mux10~19_combout\ & (\ula|Add1~41\ & VCC)) # 
-- (!\breg|Mux10~19_combout\ & (!\ula|Add1~41\))))
-- \ula|Add1~43\ = CARRY((\ulaB[21]~17_combout\ & ((!\ula|Add1~41\) # (!\breg|Mux10~19_combout\))) # (!\ulaB[21]~17_combout\ & (!\breg|Mux10~19_combout\ & !\ula|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[21]~17_combout\,
	datab => \breg|Mux10~19_combout\,
	datad => VCC,
	cin => \ula|Add1~41\,
	combout => \ula|Add1~42_combout\,
	cout => \ula|Add1~43\);

-- Location: LCCOMB_X59_Y33_N14
\ula|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~46_combout\ = (\breg|Mux8~19_combout\ & ((\ulaB[23]~18_combout\ & (!\ula|Add1~45\)) # (!\ulaB[23]~18_combout\ & (\ula|Add1~45\ & VCC)))) # (!\breg|Mux8~19_combout\ & ((\ulaB[23]~18_combout\ & ((\ula|Add1~45\) # (GND))) # (!\ulaB[23]~18_combout\ 
-- & (!\ula|Add1~45\))))
-- \ula|Add1~47\ = CARRY((\breg|Mux8~19_combout\ & (\ulaB[23]~18_combout\ & !\ula|Add1~45\)) # (!\breg|Mux8~19_combout\ & ((\ulaB[23]~18_combout\) # (!\ula|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux8~19_combout\,
	datab => \ulaB[23]~18_combout\,
	datad => VCC,
	cin => \ula|Add1~45\,
	combout => \ula|Add1~46_combout\,
	cout => \ula|Add1~47\);

-- Location: LCCOMB_X51_Y36_N28
\ula|Selector8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~6_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~46_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~46_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~46_combout\,
	datad => \ula|Add1~46_combout\,
	combout => \ula|Selector8~6_combout\);

-- Location: LCCOMB_X51_Y36_N30
\ula|Selector8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~7_combout\ = (\ula|Selector8~6_combout\) # ((\ulaB[23]~18_combout\ & (\breg|Mux8~19_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[23]~18_combout\,
	datab => \breg|Mux8~19_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector8~6_combout\,
	combout => \ula|Selector8~7_combout\);

-- Location: LCCOMB_X62_Y34_N16
\ula|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~71_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux11~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux11~19_combout\,
	datac => \breg|Mux9~19_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X62_Y34_N18
\ula|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~73_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux10~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datac => \breg|Mux8~19_combout\,
	datad => \breg|Mux10~19_combout\,
	combout => \ula|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X62_Y34_N24
\ula|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~74_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~71_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftLeft0~71_combout\,
	datad => \ula|ShiftLeft0~73_combout\,
	combout => \ula|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X60_Y36_N8
\ula|Selector8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~4_combout\ = (\ula|Selector14~0_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~63_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~63_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|Selector14~0_combout\,
	datad => \ula|ShiftLeft0~74_combout\,
	combout => \ula|Selector8~4_combout\);

-- Location: LCCOMB_X51_Y36_N16
\ula|Selector8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~8_combout\ = (\ula|Selector8~5_combout\) # ((\ula|Selector8~7_combout\) # (\ula|Selector8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector8~5_combout\,
	datab => \ula|Selector8~7_combout\,
	datad => \ula|Selector8~4_combout\,
	combout => \ula|Selector8~8_combout\);

-- Location: LCCOMB_X51_Y36_N0
\ula|Selector8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector8~9_combout\ = (\ula|Selector8~3_combout\) # ((\ula|Selector8~8_combout\) # ((\ula|Selector8~0_combout\ & \ula|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector8~3_combout\,
	datab => \ula|Selector8~0_combout\,
	datac => \ula|Selector8~8_combout\,
	datad => \ula|Selector8~1_combout\,
	combout => \ula|Selector8~9_combout\);

-- Location: LCCOMB_X51_Y37_N10
\PC[22]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[22]~70_combout\ = (PC(22) & (\PC[21]~69\ $ (GND))) # (!PC(22) & (!\PC[21]~69\ & VCC))
-- \PC[22]~71\ = CARRY((PC(22) & !\PC[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(22),
	datad => VCC,
	cin => \PC[21]~69\,
	combout => \PC[22]~70_combout\,
	cout => \PC[22]~71\);

-- Location: LCCOMB_X62_Y36_N28
\ula|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~42_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux21~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datac => \breg|Mux21~19_combout\,
	datad => \breg|Mux19~19_combout\,
	combout => \ula|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X62_Y36_N24
\ula|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~46_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~42_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftLeft0~45_combout\,
	datad => \ula|ShiftLeft0~42_combout\,
	combout => \ula|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X54_Y35_N18
\ula|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~25_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux25~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux23~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux23~19_combout\,
	datac => \breg|Mux25~19_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X59_Y35_N30
\ula|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~31_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~25_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datab => \ula|ShiftLeft0~30_combout\,
	datad => \ula|ShiftLeft0~25_combout\,
	combout => \ula|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X58_Y36_N2
\ula|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~0_combout\ = (\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~31_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~46_combout\,
	datad => \ula|ShiftLeft0~31_combout\,
	combout => \ula|Selector10~0_combout\);

-- Location: LCCOMB_X57_Y33_N12
\ula|Selector2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~4_combout\ = (\ulaB[4]~4_combout\) # (((!\ula|ShiftRight1~6_combout\) # (!\ula_cnt|opcode.SRA_OP~combout\)) # (!\ula|ShiftRight1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~4_combout\,
	datab => \ula|ShiftRight1~11_combout\,
	datac => \ula_cnt|opcode.SRA_OP~combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector2~4_combout\);

-- Location: LCCOMB_X56_Y34_N24
\ula|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~45_combout\ = (!\ulaB[2]~2_combout\ & ((\contr|Mux7~1_combout\ & (\gerador_imm|Selector27~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux60~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector27~0_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \contr|Mux7~1_combout\,
	datad => \breg|Mux60~25_combout\,
	combout => \ula|ShiftRight0~45_combout\);

-- Location: LCCOMB_X56_Y33_N6
\gerador_imm|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector1~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(29) & \gerador_imm|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(29),
	datac => \gerador_imm|Mux6~1_combout\,
	combout => \gerador_imm|Selector1~0_combout\);

-- Location: LCCOMB_X56_Y33_N20
\gerador_imm|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector1~1_combout\ = (\gerador_imm|Selector1~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \gerador_imm|Selector0~0_combout\,
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \gerador_imm|Selector1~0_combout\,
	combout => \gerador_imm|Selector1~1_combout\);

-- Location: LCFF_X53_Y39_N19
\pcAux[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(26));

-- Location: LCCOMB_X53_Y39_N16
\pcOld[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[25]~46_combout\ = (pcAux(25) & (!\pcOld[24]~45\)) # (!pcAux(25) & ((\pcOld[24]~45\) # (GND)))
-- \pcOld[25]~47\ = CARRY((!\pcOld[24]~45\) # (!pcAux(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => pcAux(25),
	datad => VCC,
	cin => \pcOld[24]~45\,
	combout => \pcOld[25]~46_combout\,
	cout => \pcOld[25]~47\);

-- Location: LCCOMB_X53_Y39_N20
\pcOld[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[27]~50_combout\ = (pcAux(27) & (!\pcOld[26]~49\)) # (!pcAux(27) & ((\pcOld[26]~49\) # (GND)))
-- \pcOld[27]~51\ = CARRY((!\pcOld[26]~49\) # (!pcAux(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => pcAux(27),
	datad => VCC,
	cin => \pcOld[26]~49\,
	combout => \pcOld[27]~50_combout\,
	cout => \pcOld[27]~51\);

-- Location: LCFF_X59_Y28_N5
\breg|XREGS[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][29]~regout\);

-- Location: LCCOMB_X59_Y28_N4
\breg|Mux34~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[14][29]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[12][29]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[14][29]~regout\,
	datac => \breg|XREGS[12][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux34~17_combout\);

-- Location: LCFF_X59_Y28_N15
\breg|XREGS[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][29]~regout\);

-- Location: LCCOMB_X59_Y28_N14
\breg|Mux34~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~18_combout\ = (\breg|Mux34~17_combout\ & (((\breg|XREGS[15][29]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux34~17_combout\ & (\breg|XREGS[13][29]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][29]~regout\,
	datab => \breg|Mux34~17_combout\,
	datac => \breg|XREGS[15][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux34~18_combout\);

-- Location: LCFF_X57_Y26_N5
\breg|XREGS[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][29]~regout\);

-- Location: LCCOMB_X57_Y26_N4
\breg|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[24][29]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[16][29]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[24][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux34~4_combout\);

-- Location: LCFF_X57_Y26_N15
\breg|XREGS[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][29]~regout\);

-- Location: LCCOMB_X57_Y26_N14
\breg|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~5_combout\ = (\breg|Mux34~4_combout\ & ((\breg|XREGS[28][29]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux34~4_combout\ & (((\breg|XREGS[20][29]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][29]~regout\,
	datab => \breg|Mux34~4_combout\,
	datac => \breg|XREGS[20][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux34~5_combout\);

-- Location: LCFF_X60_Y28_N27
\breg|XREGS[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][29]~regout\);

-- Location: LCCOMB_X57_Y28_N8
\breg|XREGS[26][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[26][29]~feeder_combout\);

-- Location: LCFF_X57_Y28_N9
\breg|XREGS[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][29]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][29]~regout\);

-- Location: LCFF_X60_Y28_N25
\breg|XREGS[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][29]~regout\);

-- Location: LCCOMB_X60_Y28_N24
\breg|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[18][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux34~2_combout\);

-- Location: LCCOMB_X57_Y28_N0
\breg|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux34~2_combout\ & (\breg|XREGS[30][29]~regout\)) # (!\breg|Mux34~2_combout\ & ((\breg|XREGS[26][29]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[30][29]~regout\,
	datac => \breg|XREGS[26][29]~regout\,
	datad => \breg|Mux34~2_combout\,
	combout => \breg|Mux34~3_combout\);

-- Location: LCCOMB_X60_Y29_N16
\breg|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # ((\breg|Mux34~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|Mux34~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux34~5_combout\,
	datad => \breg|Mux34~3_combout\,
	combout => \breg|Mux34~6_combout\);

-- Location: LCFF_X54_Y28_N5
\breg|XREGS[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][29]~regout\);

-- Location: LCFF_X56_Y32_N5
\breg|XREGS[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][29]~regout\);

-- Location: LCFF_X59_Y31_N11
\breg|XREGS[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][29]~regout\);

-- Location: LCFF_X54_Y28_N23
\breg|XREGS[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][29]~regout\);

-- Location: LCCOMB_X54_Y28_N22
\breg|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[25][29]~regout\,
	datac => \breg|XREGS[17][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux34~0_combout\);

-- Location: LCCOMB_X54_Y28_N0
\breg|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux34~0_combout\ & ((\breg|XREGS[29][29]~regout\))) # (!\breg|Mux34~0_combout\ & (\breg|XREGS[21][29]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[21][29]~regout\,
	datac => \breg|XREGS[29][29]~regout\,
	datad => \breg|Mux34~0_combout\,
	combout => \breg|Mux34~1_combout\);

-- Location: LCCOMB_X60_Y29_N10
\breg|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux34~6_combout\ & (\breg|Mux34~8_combout\)) # (!\breg|Mux34~6_combout\ & ((\breg|Mux34~1_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux34~8_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux34~6_combout\,
	datad => \breg|Mux34~1_combout\,
	combout => \breg|Mux34~9_combout\);

-- Location: LCCOMB_X60_Y29_N6
\breg|Mux34~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux34~19_combout\ = (\breg|Mux34~16_combout\ & ((\breg|Mux34~18_combout\) # ((!\breg|Mux58~5_combout\)))) # (!\breg|Mux34~16_combout\ & (((\breg|Mux58~5_combout\ & \breg|Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux34~16_combout\,
	datab => \breg|Mux34~18_combout\,
	datac => \breg|Mux58~5_combout\,
	datad => \breg|Mux34~9_combout\,
	combout => \breg|Mux34~19_combout\);

-- Location: LCCOMB_X50_Y37_N18
\breg|XREGS[14][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[14][30]~feeder_combout\);

-- Location: LCFF_X50_Y37_N19
\breg|XREGS[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][30]~feeder_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][30]~regout\);

-- Location: LCCOMB_X50_Y26_N6
\breg|XREGS[13][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[13][30]~feeder_combout\);

-- Location: LCFF_X50_Y26_N7
\breg|XREGS[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][30]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][30]~regout\);

-- Location: LCCOMB_X51_Y26_N12
\breg|Mux33~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[13][30]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[12][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][30]~regout\,
	datab => \breg|XREGS[13][30]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux33~17_combout\);

-- Location: LCCOMB_X51_Y26_N2
\breg|Mux33~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux33~17_combout\ & (\breg|XREGS[15][30]~regout\)) # (!\breg|Mux33~17_combout\ & ((\breg|XREGS[14][30]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][30]~regout\,
	datab => \breg|XREGS[14][30]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux33~17_combout\,
	combout => \breg|Mux33~18_combout\);

-- Location: LCFF_X56_Y26_N15
\breg|XREGS[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][30]~regout\);

-- Location: LCCOMB_X56_Y26_N14
\breg|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][30]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[22][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux33~2_combout\);

-- Location: LCCOMB_X56_Y26_N28
\breg|XREGS[26][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[26][30]~feeder_combout\);

-- Location: LCFF_X56_Y26_N29
\breg|XREGS[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][30]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][30]~regout\);

-- Location: LCCOMB_X56_Y26_N20
\breg|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux33~2_combout\ & (\breg|XREGS[30][30]~regout\)) # (!\breg|Mux33~2_combout\ & ((\breg|XREGS[26][30]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|Mux33~2_combout\,
	datad => \breg|XREGS[26][30]~regout\,
	combout => \breg|Mux33~3_combout\);

-- Location: LCFF_X62_Y29_N7
\breg|XREGS[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][30]~regout\);

-- Location: LCCOMB_X50_Y37_N16
\breg|XREGS[25][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[25][30]~feeder_combout\);

-- Location: LCFF_X50_Y37_N17
\breg|XREGS[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][30]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][30]~regout\);

-- Location: LCFF_X62_Y29_N29
\breg|XREGS[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][30]~regout\);

-- Location: LCCOMB_X62_Y29_N28
\breg|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][30]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][30]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[25][30]~regout\,
	datac => \breg|XREGS[17][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux33~4_combout\);

-- Location: LCCOMB_X62_Y29_N6
\breg|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux33~4_combout\ & ((\breg|XREGS[29][30]~regout\))) # (!\breg|Mux33~4_combout\ & (\breg|XREGS[21][30]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[29][30]~regout\,
	datad => \breg|Mux33~4_combout\,
	combout => \breg|Mux33~5_combout\);

-- Location: LCFF_X61_Y29_N3
\breg|XREGS[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][30]~regout\);

-- Location: LCFF_X61_Y29_N1
\breg|XREGS[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][30]~regout\);

-- Location: LCCOMB_X61_Y29_N0
\breg|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][30]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][30]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux33~6_combout\);

-- Location: LCCOMB_X61_Y29_N22
\breg|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux33~6_combout\ & (\breg|XREGS[28][30]~regout\)) # (!\breg|Mux33~6_combout\ & ((\breg|XREGS[20][30]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[20][30]~regout\,
	datad => \breg|Mux33~6_combout\,
	combout => \breg|Mux33~7_combout\);

-- Location: LCCOMB_X62_Y33_N20
\breg|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|Mux33~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux33~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux33~5_combout\,
	datad => \breg|Mux33~7_combout\,
	combout => \breg|Mux33~8_combout\);

-- Location: LCCOMB_X56_Y24_N6
\breg|XREGS[31][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[31][30]~feeder_combout\);

-- Location: LCFF_X56_Y24_N7
\breg|XREGS[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][30]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][30]~regout\);

-- Location: LCFF_X54_Y25_N9
\breg|XREGS[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][30]~regout\);

-- Location: LCFF_X54_Y25_N11
\breg|XREGS[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][30]~regout\);

-- Location: LCCOMB_X54_Y25_N10
\breg|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][30]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[19][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux33~9_combout\);

-- Location: LCCOMB_X54_Y25_N8
\breg|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux33~9_combout\ & (\breg|XREGS[31][30]~regout\)) # (!\breg|Mux33~9_combout\ & ((\breg|XREGS[27][30]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[31][30]~regout\,
	datac => \breg|XREGS[27][30]~regout\,
	datad => \breg|Mux33~9_combout\,
	combout => \breg|Mux33~10_combout\);

-- Location: LCCOMB_X62_Y33_N26
\breg|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux33~8_combout\ & ((\breg|Mux33~10_combout\))) # (!\breg|Mux33~8_combout\ & (\breg|Mux33~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux33~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux33~3_combout\,
	datac => \breg|Mux33~8_combout\,
	datad => \breg|Mux33~10_combout\,
	combout => \breg|Mux33~11_combout\);

-- Location: LCCOMB_X47_Y29_N18
\breg|XREGS[3][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][30]~feeder_combout\ = \Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~1_combout\,
	combout => \breg|XREGS[3][30]~feeder_combout\);

-- Location: LCFF_X47_Y29_N19
\breg|XREGS[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][30]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][30]~regout\);

-- Location: LCFF_X59_Y29_N25
\breg|XREGS[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][30]~regout\);

-- Location: LCFF_X59_Y29_N27
\breg|XREGS[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][30]~regout\);

-- Location: LCFF_X57_Y30_N31
\breg|XREGS[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][30]~regout\);

-- Location: LCFF_X52_Y29_N27
\breg|XREGS[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][30]~regout\);

-- Location: LCCOMB_X52_Y29_N26
\breg|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~13_combout\ = (\breg|Mux33~12_combout\ & (((\breg|XREGS[7][30]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|Mux33~12_combout\ & (\breg|XREGS[6][30]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux33~12_combout\,
	datab => \breg|XREGS[6][30]~regout\,
	datac => \breg|XREGS[7][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux33~13_combout\);

-- Location: LCCOMB_X59_Y29_N26
\breg|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux33~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][30]~regout\)))) # (!\breg|Mux58~7_combout\ & (\breg|Mux58~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|Mux58~8_combout\,
	datac => \breg|XREGS[1][30]~regout\,
	datad => \breg|Mux33~13_combout\,
	combout => \breg|Mux33~14_combout\);

-- Location: LCCOMB_X59_Y29_N24
\breg|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux33~14_combout\ & (\breg|XREGS[3][30]~regout\)) # (!\breg|Mux33~14_combout\ & ((\breg|XREGS[2][30]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[3][30]~regout\,
	datac => \breg|XREGS[2][30]~regout\,
	datad => \breg|Mux33~14_combout\,
	combout => \breg|Mux33~15_combout\);

-- Location: LCCOMB_X56_Y33_N12
\breg|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~16_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\) # ((\breg|Mux33~11_combout\)))) # (!\breg|Mux58~5_combout\ & (!\breg|Mux58~4_combout\ & ((\breg|Mux33~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux33~11_combout\,
	datad => \breg|Mux33~15_combout\,
	combout => \breg|Mux33~16_combout\);

-- Location: LCCOMB_X56_Y33_N30
\breg|Mux33~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux33~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux33~16_combout\ & ((\breg|Mux33~18_combout\))) # (!\breg|Mux33~16_combout\ & (\breg|Mux33~1_combout\)))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux33~1_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux33~18_combout\,
	datad => \breg|Mux33~16_combout\,
	combout => \breg|Mux33~19_combout\);

-- Location: LCFF_X52_Y30_N19
\breg|XREGS[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][31]~regout\);

-- Location: LCCOMB_X51_Y35_N16
\breg|XREGS[1][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[1][31]~feeder_combout\);

-- Location: LCFF_X51_Y35_N17
\breg|XREGS[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][31]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][31]~regout\);

-- Location: LCCOMB_X50_Y36_N10
\breg|Mux32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~14_combout\ = (\breg|Mux58~8_combout\ & ((\breg|Mux32~13_combout\) # ((!\breg|Mux58~7_combout\)))) # (!\breg|Mux58~8_combout\ & (((\breg|XREGS[1][31]~regout\ & \breg|Mux58~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux32~13_combout\,
	datab => \breg|XREGS[1][31]~regout\,
	datac => \breg|Mux58~8_combout\,
	datad => \breg|Mux58~7_combout\,
	combout => \breg|Mux32~14_combout\);

-- Location: LCCOMB_X50_Y36_N8
\breg|Mux32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux32~14_combout\ & (\breg|XREGS[3][31]~regout\)) # (!\breg|Mux32~14_combout\ & ((\breg|XREGS[2][31]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][31]~regout\,
	datab => \breg|XREGS[2][31]~regout\,
	datac => \breg|Mux58~6_combout\,
	datad => \breg|Mux32~14_combout\,
	combout => \breg|Mux32~15_combout\);

-- Location: LCCOMB_X49_Y32_N26
\breg|XREGS[9][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[9][31]~feeder_combout\);

-- Location: LCFF_X49_Y32_N27
\breg|XREGS[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][31]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][31]~regout\);

-- Location: LCCOMB_X48_Y30_N24
\breg|XREGS[8][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[8][31]~feeder_combout\);

-- Location: LCFF_X48_Y30_N25
\breg|XREGS[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][31]~feeder_combout\,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][31]~regout\);

-- Location: LCCOMB_X49_Y27_N4
\breg|Mux32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][31]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[9][31]~regout\,
	datac => \breg|XREGS[8][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux32~10_combout\);

-- Location: LCCOMB_X49_Y27_N20
\breg|XREGS[11][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[11][31]~feeder_combout\);

-- Location: LCFF_X49_Y27_N21
\breg|XREGS[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][31]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][31]~regout\);

-- Location: LCCOMB_X49_Y27_N6
\breg|Mux32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~11_combout\ = (\breg|Mux32~10_combout\ & (((\breg|XREGS[11][31]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|Mux32~10_combout\ & (\breg|XREGS[10][31]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][31]~regout\,
	datab => \breg|Mux32~10_combout\,
	datac => \breg|XREGS[11][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux32~11_combout\);

-- Location: LCCOMB_X50_Y36_N26
\breg|Mux32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~16_combout\ = (\breg|Mux58~5_combout\ & (\breg|Mux58~4_combout\)) # (!\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\ & ((\breg|Mux32~11_combout\))) # (!\breg|Mux58~4_combout\ & (\breg|Mux32~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux32~15_combout\,
	datad => \breg|Mux32~11_combout\,
	combout => \breg|Mux32~16_combout\);

-- Location: LCCOMB_X49_Y28_N18
\breg|XREGS[15][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[15][31]~feeder_combout\);

-- Location: LCFF_X49_Y28_N19
\breg|XREGS[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][31]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][31]~regout\);

-- Location: LCFF_X48_Y31_N31
\breg|XREGS[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][31]~regout\);

-- Location: LCCOMB_X48_Y31_N30
\breg|Mux32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|XREGS[14][31]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[12][31]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[14][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux32~17_combout\);

-- Location: LCCOMB_X49_Y28_N0
\breg|Mux32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~18_combout\ = (\breg|Mux32~17_combout\ & (((\breg|XREGS[15][31]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux32~17_combout\ & (\breg|XREGS[13][31]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][31]~regout\,
	datab => \breg|XREGS[15][31]~regout\,
	datac => \breg|Mux32~17_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux32~18_combout\);

-- Location: LCCOMB_X63_Y33_N14
\breg|XREGS[30][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[30][31]~feeder_combout\);

-- Location: LCFF_X63_Y33_N15
\breg|XREGS[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][31]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][31]~regout\);

-- Location: LCCOMB_X61_Y31_N2
\breg|XREGS[22][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[22][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[22][31]~feeder_combout\);

-- Location: LCFF_X61_Y31_N3
\breg|XREGS[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[22][31]~feeder_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][31]~regout\);

-- Location: LCCOMB_X63_Y33_N2
\breg|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23)) # (\breg|XREGS[22][31]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[18][31]~regout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[18][31]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|XREGS[22][31]~regout\,
	combout => \breg|Mux32~2_combout\);

-- Location: LCCOMB_X63_Y33_N28
\breg|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux32~2_combout\ & ((\breg|XREGS[30][31]~regout\))) # (!\breg|Mux32~2_combout\ & (\breg|XREGS[26][31]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][31]~regout\,
	datab => \breg|XREGS[30][31]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux32~2_combout\,
	combout => \breg|Mux32~3_combout\);

-- Location: LCFF_X60_Y30_N25
\breg|XREGS[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][31]~regout\);

-- Location: LCFF_X58_Y32_N23
\breg|XREGS[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][31]~regout\);

-- Location: LCCOMB_X56_Y29_N26
\breg|XREGS[16][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[16][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[16][31]~feeder_combout\);

-- Location: LCFF_X56_Y29_N27
\breg|XREGS[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[16][31]~feeder_combout\,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][31]~regout\);

-- Location: LCCOMB_X57_Y28_N26
\breg|Mux32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[20][31]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[16][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][31]~regout\,
	datab => \breg|XREGS[16][31]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux32~4_combout\);

-- Location: LCCOMB_X58_Y32_N22
\breg|Mux32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux32~4_combout\ & (\breg|XREGS[28][31]~regout\)) # (!\breg|Mux32~4_combout\ & ((\breg|XREGS[24][31]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[28][31]~regout\,
	datac => \breg|XREGS[24][31]~regout\,
	datad => \breg|Mux32~4_combout\,
	combout => \breg|Mux32~5_combout\);

-- Location: LCCOMB_X62_Y33_N4
\breg|Mux32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux32~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(20) & \breg|Mux32~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux32~3_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux32~5_combout\,
	combout => \breg|Mux32~6_combout\);

-- Location: LCFF_X53_Y36_N5
\breg|XREGS[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux0~1_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][31]~regout\);

-- Location: LCCOMB_X63_Y31_N14
\breg|XREGS[21][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[21][31]~feeder_combout\);

-- Location: LCFF_X63_Y31_N15
\breg|XREGS[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][31]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][31]~regout\);

-- Location: LCFF_X59_Y31_N7
\breg|XREGS[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][31]~regout\);

-- Location: LCCOMB_X59_Y31_N6
\breg|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[25][31]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[17][31]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[25][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux32~0_combout\);

-- Location: LCCOMB_X63_Y33_N20
\breg|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux32~0_combout\ & (\breg|XREGS[29][31]~regout\)) # (!\breg|Mux32~0_combout\ & ((\breg|XREGS[21][31]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[29][31]~regout\,
	datac => \breg|XREGS[21][31]~regout\,
	datad => \breg|Mux32~0_combout\,
	combout => \breg|Mux32~1_combout\);

-- Location: LCCOMB_X62_Y33_N30
\breg|Mux32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux32~6_combout\ & (\breg|Mux32~8_combout\)) # (!\breg|Mux32~6_combout\ & ((\breg|Mux32~1_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux32~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux32~8_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux32~6_combout\,
	datad => \breg|Mux32~1_combout\,
	combout => \breg|Mux32~9_combout\);

-- Location: LCCOMB_X50_Y36_N12
\breg|Mux32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux32~19_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux32~16_combout\ & (\breg|Mux32~18_combout\)) # (!\breg|Mux32~16_combout\ & ((\breg|Mux32~9_combout\))))) # (!\breg|Mux58~5_combout\ & (\breg|Mux32~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux32~16_combout\,
	datac => \breg|Mux32~18_combout\,
	datad => \breg|Mux32~9_combout\,
	combout => \breg|Mux32~19_combout\);

-- Location: LCCOMB_X53_Y39_N22
\pcOld[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[28]~52_combout\ = (pcAux(28) & (\pcOld[27]~51\ $ (GND))) # (!pcAux(28) & (!\pcOld[27]~51\ & VCC))
-- \pcOld[28]~53\ = CARRY((pcAux(28) & !\pcOld[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(28),
	datad => VCC,
	cin => \pcOld[27]~51\,
	combout => \pcOld[28]~52_combout\,
	cout => \pcOld[28]~53\);

-- Location: LCCOMB_X61_Y34_N8
\gerador_imm|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector2~1_combout\ = (\gerador_imm|Selector2~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector2~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Selector0~0_combout\,
	datad => \gerador_imm|Mux1~0_combout\,
	combout => \gerador_imm|Selector2~1_combout\);

-- Location: LCFF_X57_Y31_N27
\breg|XREGS[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][25]~regout\);

-- Location: LCFF_X58_Y31_N31
\breg|XREGS[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][25]~regout\);

-- Location: LCCOMB_X62_Y31_N8
\breg|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[13][25]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[12][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[13][25]~regout\,
	combout => \breg|Mux6~17_combout\);

-- Location: LCCOMB_X57_Y31_N2
\breg|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~18_combout\ = (\breg|Mux6~17_combout\ & ((\breg|XREGS[15][25]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux6~17_combout\ & (((\breg|XREGS[14][25]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][25]~regout\,
	datab => \breg|XREGS[14][25]~regout\,
	datac => \breg|Mux6~17_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux6~18_combout\);

-- Location: LCFF_X60_Y28_N3
\breg|XREGS[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][25]~regout\);

-- Location: LCFF_X60_Y28_N5
\breg|XREGS[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][25]~regout\);

-- Location: LCFF_X56_Y26_N27
\breg|XREGS[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][25]~regout\);

-- Location: LCCOMB_X56_Y26_N4
\breg|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # (\breg|XREGS[22][25]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[18][25]~regout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[18][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[22][25]~regout\,
	combout => \breg|Mux6~0_combout\);

-- Location: LCCOMB_X59_Y27_N0
\breg|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~1_combout\ = (\breg|Mux6~0_combout\ & (((\breg|XREGS[30][25]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux6~0_combout\ & (\breg|XREGS[26][25]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][25]~regout\,
	datab => \breg|XREGS[30][25]~regout\,
	datac => \breg|Mux6~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux6~1_combout\);

-- Location: LCCOMB_X48_Y33_N12
\breg|XREGS[23][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[23][25]~feeder_combout\);

-- Location: LCFF_X48_Y33_N13
\breg|XREGS[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][25]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][25]~regout\);

-- Location: LCCOMB_X49_Y33_N26
\breg|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][25]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][25]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][25]~regout\,
	datab => \breg|XREGS[23][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux6~7_combout\);

-- Location: LCFF_X49_Y33_N5
\breg|XREGS[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][25]~regout\);

-- Location: LCCOMB_X49_Y33_N4
\breg|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~8_combout\ = (\breg|Mux6~7_combout\ & (((\breg|XREGS[31][25]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux6~7_combout\ & (\breg|XREGS[27][25]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][25]~regout\,
	datab => \breg|Mux6~7_combout\,
	datac => \breg|XREGS[31][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux6~8_combout\);

-- Location: LCFF_X52_Y31_N23
\breg|XREGS[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][25]~regout\);

-- Location: LCFF_X59_Y31_N5
\breg|XREGS[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux6~1_combout\,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][25]~regout\);

-- Location: LCCOMB_X52_Y31_N12
\breg|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[25][25]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[17][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][25]~regout\,
	datab => \breg|XREGS[17][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux6~2_combout\);

-- Location: LCCOMB_X52_Y31_N14
\breg|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux6~2_combout\ & (\breg|XREGS[29][25]~regout\)) # (!\breg|Mux6~2_combout\ & ((\breg|XREGS[21][25]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][25]~regout\,
	datab => \breg|XREGS[21][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux6~2_combout\,
	combout => \breg|Mux6~3_combout\);

-- Location: LCCOMB_X60_Y26_N6
\breg|XREGS[28][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[28][25]~feeder_combout\);

-- Location: LCFF_X60_Y26_N7
\breg|XREGS[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][25]~feeder_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][25]~regout\);

-- Location: LCFF_X58_Y32_N11
\breg|XREGS[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][25]~regout\);

-- Location: LCCOMB_X56_Y29_N22
\breg|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17)) # (\breg|XREGS[24][25]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][25]~regout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[24][25]~regout\,
	combout => \breg|Mux6~4_combout\);

-- Location: LCCOMB_X56_Y29_N12
\breg|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux6~4_combout\ & ((\breg|XREGS[28][25]~regout\))) # (!\breg|Mux6~4_combout\ & (\breg|XREGS[20][25]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][25]~regout\,
	datab => \breg|XREGS[28][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux6~4_combout\,
	combout => \breg|Mux6~5_combout\);

-- Location: LCCOMB_X59_Y27_N10
\breg|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|Mux6~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux6~3_combout\,
	datad => \breg|Mux6~5_combout\,
	combout => \breg|Mux6~6_combout\);

-- Location: LCCOMB_X59_Y27_N4
\breg|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux6~6_combout\ & ((\breg|Mux6~8_combout\))) # (!\breg|Mux6~6_combout\ & (\breg|Mux6~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux6~1_combout\,
	datac => \breg|Mux6~8_combout\,
	datad => \breg|Mux6~6_combout\,
	combout => \breg|Mux6~9_combout\);

-- Location: LCFF_X49_Y30_N17
\breg|XREGS[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][25]~regout\);

-- Location: LCFF_X49_Y30_N7
\breg|XREGS[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][25]~regout\);

-- Location: LCCOMB_X52_Y28_N26
\breg|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[10][25]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[8][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][25]~regout\,
	datab => \breg|XREGS[8][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux6~10_combout\);

-- Location: LCCOMB_X52_Y28_N16
\breg|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux6~10_combout\ & ((\breg|XREGS[11][25]~regout\))) # (!\breg|Mux6~10_combout\ & (\breg|XREGS[9][25]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][25]~regout\,
	datab => \breg|XREGS[11][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux6~10_combout\,
	combout => \breg|Mux6~11_combout\);

-- Location: LCFF_X54_Y27_N9
\breg|XREGS[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][25]~regout\);

-- Location: LCFF_X54_Y33_N17
\breg|XREGS[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][25]~regout\);

-- Location: LCFF_X53_Y27_N1
\breg|XREGS[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][25]~regout\);

-- Location: LCCOMB_X53_Y27_N0
\breg|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[5][25]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[5][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux6~12_combout\);

-- Location: LCCOMB_X53_Y27_N22
\breg|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux6~12_combout\ & ((\breg|XREGS[7][25]~regout\))) # (!\breg|Mux6~12_combout\ & (\breg|XREGS[6][25]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][25]~regout\,
	datab => \breg|XREGS[7][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux6~12_combout\,
	combout => \breg|Mux6~13_combout\);

-- Location: LCCOMB_X60_Y27_N4
\breg|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux6~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][25]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][25]~regout\,
	datab => \breg|Mux24~3_combout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux6~13_combout\,
	combout => \breg|Mux6~14_combout\);

-- Location: LCCOMB_X59_Y27_N28
\breg|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux6~14_combout\ & ((\breg|XREGS[3][25]~regout\))) # (!\breg|Mux6~14_combout\ & (\breg|XREGS[2][25]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][25]~regout\,
	datab => \breg|XREGS[3][25]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux6~14_combout\,
	combout => \breg|Mux6~15_combout\);

-- Location: LCCOMB_X59_Y27_N30
\breg|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~16_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux24~0_combout\) # ((\breg|Mux6~11_combout\)))) # (!\breg|Mux24~1_combout\ & (!\breg|Mux24~0_combout\ & ((\breg|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~1_combout\,
	datab => \breg|Mux24~0_combout\,
	datac => \breg|Mux6~11_combout\,
	datad => \breg|Mux6~15_combout\,
	combout => \breg|Mux6~16_combout\);

-- Location: LCCOMB_X59_Y27_N8
\breg|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux6~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux6~16_combout\ & (\breg|Mux6~18_combout\)) # (!\breg|Mux6~16_combout\ & ((\breg|Mux6~9_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux6~18_combout\,
	datac => \breg|Mux6~9_combout\,
	datad => \breg|Mux6~16_combout\,
	combout => \breg|Mux6~19_combout\);

-- Location: LCCOMB_X48_Y31_N2
\breg|XREGS[12][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[12][26]~feeder_combout\);

-- Location: LCFF_X48_Y31_N3
\breg|XREGS[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][26]~feeder_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][26]~regout\);

-- Location: LCCOMB_X48_Y31_N0
\breg|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[14][26]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[12][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][26]~regout\,
	datab => \breg|XREGS[12][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux5~17_combout\);

-- Location: LCCOMB_X50_Y32_N22
\breg|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux5~17_combout\ & ((\breg|XREGS[15][26]~regout\))) # (!\breg|Mux5~17_combout\ & (\breg|XREGS[13][26]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[15][26]~regout\,
	datad => \breg|Mux5~17_combout\,
	combout => \breg|Mux5~18_combout\);

-- Location: LCCOMB_X60_Y26_N16
\breg|XREGS[29][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[29][26]~feeder_combout\);

-- Location: LCFF_X60_Y26_N17
\breg|XREGS[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][26]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][26]~regout\);

-- Location: LCCOMB_X49_Y26_N4
\breg|XREGS[25][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[25][26]~feeder_combout\);

-- Location: LCFF_X49_Y26_N5
\breg|XREGS[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][26]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][26]~regout\);

-- Location: LCCOMB_X47_Y30_N12
\breg|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][26]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][26]~regout\,
	datab => \breg|XREGS[25][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux5~2_combout\);

-- Location: LCCOMB_X47_Y30_N10
\breg|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux5~2_combout\ & ((\breg|XREGS[29][26]~regout\))) # (!\breg|Mux5~2_combout\ & (\breg|XREGS[21][26]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][26]~regout\,
	datab => \breg|XREGS[29][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux5~2_combout\,
	combout => \breg|Mux5~3_combout\);

-- Location: LCFF_X53_Y25_N29
\breg|XREGS[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][26]~regout\);

-- Location: LCFF_X54_Y25_N23
\breg|XREGS[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][26]~regout\);

-- Location: LCCOMB_X53_Y25_N26
\breg|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][26]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][26]~regout\,
	datab => \breg|XREGS[19][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux5~9_combout\);

-- Location: LCCOMB_X53_Y25_N2
\breg|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux5~9_combout\ & ((\breg|XREGS[31][26]~regout\))) # (!\breg|Mux5~9_combout\ & (\breg|XREGS[27][26]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][26]~regout\,
	datab => \breg|XREGS[31][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux5~9_combout\,
	combout => \breg|Mux5~10_combout\);

-- Location: LCFF_X57_Y26_N9
\breg|XREGS[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][26]~regout\);

-- Location: LCFF_X61_Y26_N15
\breg|XREGS[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][26]~regout\);

-- Location: LCFF_X57_Y26_N27
\breg|XREGS[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][26]~regout\);

-- Location: LCCOMB_X57_Y26_N26
\breg|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][26]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[24][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux5~6_combout\);

-- Location: LCCOMB_X61_Y26_N14
\breg|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux5~6_combout\ & ((\breg|XREGS[28][26]~regout\))) # (!\breg|Mux5~6_combout\ & (\breg|XREGS[20][26]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[20][26]~regout\,
	datac => \breg|XREGS[28][26]~regout\,
	datad => \breg|Mux5~6_combout\,
	combout => \breg|Mux5~7_combout\);

-- Location: LCFF_X56_Y26_N11
\breg|XREGS[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][26]~regout\);

-- Location: LCFF_X56_Y26_N1
\breg|XREGS[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][26]~regout\);

-- Location: LCCOMB_X56_Y26_N0
\breg|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][26]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux5~4_combout\);

-- Location: LCCOMB_X56_Y26_N10
\breg|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux5~4_combout\ & (\breg|XREGS[30][26]~regout\)) # (!\breg|Mux5~4_combout\ & ((\breg|XREGS[26][26]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[26][26]~regout\,
	datad => \breg|Mux5~4_combout\,
	combout => \breg|Mux5~5_combout\);

-- Location: LCCOMB_X61_Y26_N24
\breg|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|Mux5~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux5~7_combout\,
	datad => \breg|Mux5~5_combout\,
	combout => \breg|Mux5~8_combout\);

-- Location: LCCOMB_X53_Y32_N24
\breg|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux5~8_combout\ & ((\breg|Mux5~10_combout\))) # (!\breg|Mux5~8_combout\ & (\breg|Mux5~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|Mux5~3_combout\,
	datac => \breg|Mux5~10_combout\,
	datad => \breg|Mux5~8_combout\,
	combout => \breg|Mux5~11_combout\);

-- Location: LCCOMB_X54_Y27_N20
\breg|XREGS[3][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[3][26]~feeder_combout\);

-- Location: LCFF_X54_Y27_N21
\breg|XREGS[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][26]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][26]~regout\);

-- Location: LCFF_X53_Y29_N3
\breg|XREGS[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][26]~regout\);

-- Location: LCCOMB_X47_Y30_N8
\breg|XREGS[7][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[7][26]~feeder_combout\);

-- Location: LCFF_X47_Y30_N9
\breg|XREGS[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][26]~feeder_combout\,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][26]~regout\);

-- Location: LCFF_X47_Y30_N17
\breg|XREGS[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][26]~regout\);

-- Location: LCFF_X58_Y29_N19
\breg|XREGS[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][26]~regout\);

-- Location: LCCOMB_X47_Y30_N18
\breg|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][26]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][26]~regout\,
	datab => \breg|XREGS[6][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux5~12_combout\);

-- Location: LCCOMB_X47_Y30_N16
\breg|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux5~12_combout\ & (\breg|XREGS[7][26]~regout\)) # (!\breg|Mux5~12_combout\ & ((\breg|XREGS[5][26]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[7][26]~regout\,
	datac => \breg|XREGS[5][26]~regout\,
	datad => \breg|Mux5~12_combout\,
	combout => \breg|Mux5~13_combout\);

-- Location: LCCOMB_X53_Y27_N28
\breg|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux5~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][26]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|XREGS[1][26]~regout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux5~13_combout\,
	combout => \breg|Mux5~14_combout\);

-- Location: LCCOMB_X53_Y27_N14
\breg|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux5~14_combout\ & ((\breg|XREGS[3][26]~regout\))) # (!\breg|Mux5~14_combout\ & (\breg|XREGS[2][26]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][26]~regout\,
	datab => \breg|XREGS[3][26]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux5~14_combout\,
	combout => \breg|Mux5~15_combout\);

-- Location: LCCOMB_X53_Y32_N2
\breg|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~16_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\) # ((\breg|Mux5~11_combout\)))) # (!\breg|Mux24~0_combout\ & (!\breg|Mux24~1_combout\ & ((\breg|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux5~11_combout\,
	datad => \breg|Mux5~15_combout\,
	combout => \breg|Mux5~16_combout\);

-- Location: LCCOMB_X53_Y32_N26
\breg|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux5~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux5~16_combout\ & ((\breg|Mux5~18_combout\))) # (!\breg|Mux5~16_combout\ & (\breg|Mux5~1_combout\)))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux5~1_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux5~18_combout\,
	datad => \breg|Mux5~16_combout\,
	combout => \breg|Mux5~19_combout\);

-- Location: LCCOMB_X60_Y36_N12
\ula|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~80_combout\ = (\ulaB[0]~26_combout\ & (\breg|Mux6~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \breg|Mux6~19_combout\,
	datad => \breg|Mux5~19_combout\,
	combout => \ula|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X60_Y32_N8
\breg|XREGS[10][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[10][28]~feeder_combout\);

-- Location: LCFF_X60_Y32_N9
\breg|XREGS[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][28]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][28]~regout\);

-- Location: LCFF_X49_Y30_N9
\breg|XREGS[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][28]~regout\);

-- Location: LCCOMB_X62_Y32_N16
\breg|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[9][28]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[8][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[8][28]~regout\,
	combout => \breg|Mux3~0_combout\);

-- Location: LCCOMB_X60_Y32_N14
\breg|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~1_combout\ = (\breg|Mux3~0_combout\ & ((\breg|XREGS[11][28]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux3~0_combout\ & (((\breg|XREGS[10][28]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][28]~regout\,
	datab => \breg|XREGS[10][28]~regout\,
	datac => \breg|Mux3~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux3~1_combout\);

-- Location: LCCOMB_X47_Y29_N22
\breg|XREGS[3][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[3][28]~feeder_combout\);

-- Location: LCFF_X47_Y29_N23
\breg|XREGS[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][28]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][28]~regout\);

-- Location: LCFF_X56_Y27_N9
\breg|XREGS[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][28]~regout\);

-- Location: LCFF_X52_Y29_N15
\breg|XREGS[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][28]~regout\);

-- Location: LCFF_X52_Y29_N29
\breg|XREGS[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][28]~regout\);

-- Location: LCCOMB_X47_Y33_N28
\breg|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[6][28]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[4][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][28]~regout\,
	datab => \breg|XREGS[4][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux3~12_combout\);

-- Location: LCCOMB_X47_Y29_N28
\breg|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~13_combout\ = (\breg|Mux3~12_combout\ & (((\breg|XREGS[7][28]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|Mux3~12_combout\ & (\breg|XREGS[5][28]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][28]~regout\,
	datab => \breg|XREGS[7][28]~regout\,
	datac => \breg|Mux3~12_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux3~13_combout\);

-- Location: LCCOMB_X47_Y29_N30
\breg|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux3~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][28]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|XREGS[1][28]~regout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux3~13_combout\,
	combout => \breg|Mux3~14_combout\);

-- Location: LCCOMB_X47_Y29_N16
\breg|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux3~14_combout\ & ((\breg|XREGS[3][28]~regout\))) # (!\breg|Mux3~14_combout\ & (\breg|XREGS[2][28]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][28]~regout\,
	datab => \breg|XREGS[3][28]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux3~14_combout\,
	combout => \breg|Mux3~15_combout\);

-- Location: LCCOMB_X65_Y30_N16
\breg|XREGS[26][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[26][28]~feeder_combout\);

-- Location: LCFF_X65_Y30_N17
\breg|XREGS[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][28]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][28]~regout\);

-- Location: LCFF_X61_Y34_N11
\breg|XREGS[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux3~1_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][28]~regout\);

-- Location: LCCOMB_X61_Y31_N24
\breg|XREGS[18][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[18][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[18][28]~feeder_combout\);

-- Location: LCFF_X61_Y31_N25
\breg|XREGS[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[18][28]~feeder_combout\,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][28]~regout\);

-- Location: LCCOMB_X65_Y32_N0
\breg|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][28]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[22][28]~regout\,
	datac => \breg|XREGS[18][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux3~4_combout\);

-- Location: LCCOMB_X65_Y32_N6
\breg|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux3~4_combout\ & (\breg|XREGS[30][28]~regout\)) # (!\breg|Mux3~4_combout\ & ((\breg|XREGS[26][28]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][28]~regout\,
	datab => \breg|XREGS[26][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux3~4_combout\,
	combout => \breg|Mux3~5_combout\);

-- Location: LCFF_X60_Y30_N29
\breg|XREGS[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][28]~regout\);

-- Location: LCFF_X61_Y28_N9
\breg|XREGS[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][28]~regout\);

-- Location: LCCOMB_X60_Y30_N14
\breg|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][28]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(17) & \breg|XREGS[16][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[24][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[16][28]~regout\,
	combout => \breg|Mux3~6_combout\);

-- Location: LCFF_X60_Y30_N13
\breg|XREGS[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][28]~regout\);

-- Location: LCCOMB_X60_Y30_N12
\breg|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~7_combout\ = (\breg|Mux3~6_combout\ & (((\breg|XREGS[28][28]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|Mux3~6_combout\ & (\breg|XREGS[20][28]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][28]~regout\,
	datab => \breg|Mux3~6_combout\,
	datac => \breg|XREGS[28][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux3~7_combout\);

-- Location: LCCOMB_X60_Y32_N16
\breg|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|Mux3~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux3~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux3~5_combout\,
	datad => \breg|Mux3~7_combout\,
	combout => \breg|Mux3~8_combout\);

-- Location: LCFF_X49_Y33_N17
\breg|XREGS[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][28]~regout\);

-- Location: LCFF_X48_Y33_N19
\breg|XREGS[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][28]~regout\);

-- Location: LCFF_X48_Y33_N17
\breg|XREGS[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][28]~regout\);

-- Location: LCCOMB_X48_Y33_N16
\breg|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][28]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][28]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[19][28]~regout\,
	datac => \breg|XREGS[23][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux3~9_combout\);

-- Location: LCCOMB_X49_Y33_N16
\breg|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux3~9_combout\ & ((\breg|XREGS[31][28]~regout\))) # (!\breg|Mux3~9_combout\ & (\breg|XREGS[27][28]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[31][28]~regout\,
	datad => \breg|Mux3~9_combout\,
	combout => \breg|Mux3~10_combout\);

-- Location: LCCOMB_X60_Y32_N6
\breg|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux3~8_combout\ & ((\breg|Mux3~10_combout\))) # (!\breg|Mux3~8_combout\ & (\breg|Mux3~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux3~3_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux3~8_combout\,
	datad => \breg|Mux3~10_combout\,
	combout => \breg|Mux3~11_combout\);

-- Location: LCCOMB_X60_Y32_N0
\breg|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~16_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\) # ((\breg|Mux3~11_combout\)))) # (!\breg|Mux24~0_combout\ & (!\breg|Mux24~1_combout\ & (\breg|Mux3~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux3~15_combout\,
	datad => \breg|Mux3~11_combout\,
	combout => \breg|Mux3~16_combout\);

-- Location: LCCOMB_X60_Y32_N2
\breg|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux3~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux3~16_combout\ & (\breg|Mux3~18_combout\)) # (!\breg|Mux3~16_combout\ & ((\breg|Mux3~1_combout\))))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux3~18_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux3~1_combout\,
	datad => \breg|Mux3~16_combout\,
	combout => \breg|Mux3~19_combout\);

-- Location: LCCOMB_X62_Y37_N6
\ula|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~85_combout\ = (\ulaB[0]~26_combout\ & (\breg|Mux4~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux4~19_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \breg|Mux3~19_combout\,
	combout => \ula|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X56_Y37_N30
\ula|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~0_combout\ = (\ulaB[3]~5_combout\) # ((!\ulaB[2]~2_combout\ & \ulaB[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|Selector2~0_combout\);

-- Location: LCCOMB_X63_Y31_N20
\breg|XREGS[26][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[26][24]~feeder_combout\);

-- Location: LCFF_X63_Y31_N21
\breg|XREGS[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][24]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][24]~regout\);

-- Location: LCFF_X61_Y31_N17
\breg|XREGS[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux7~1_combout\,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][24]~regout\);

-- Location: LCCOMB_X60_Y26_N14
\breg|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[22][24]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[18][24]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][24]~regout\,
	datab => \breg|XREGS[22][24]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux7~4_combout\);

-- Location: LCCOMB_X60_Y26_N12
\breg|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~5_combout\ = (\breg|Mux7~4_combout\ & ((\breg|XREGS[30][24]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux7~4_combout\ & (((\breg|XREGS[26][24]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][24]~regout\,
	datab => \breg|XREGS[26][24]~regout\,
	datac => \breg|Mux7~4_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux7~5_combout\);

-- Location: LCFF_X58_Y27_N15
\breg|XREGS[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][24]~regout\);

-- Location: LCFF_X58_Y27_N29
\breg|XREGS[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][24]~regout\);

-- Location: LCCOMB_X58_Y27_N2
\breg|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][24]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][24]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[24][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux7~6_combout\);

-- Location: LCCOMB_X58_Y27_N16
\breg|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux7~6_combout\ & (\breg|XREGS[28][24]~regout\)) # (!\breg|Mux7~6_combout\ & ((\breg|XREGS[20][24]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[20][24]~regout\,
	datad => \breg|Mux7~6_combout\,
	combout => \breg|Mux7~7_combout\);

-- Location: LCCOMB_X59_Y26_N24
\breg|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|Mux7~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux7~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux7~5_combout\,
	datad => \breg|Mux7~7_combout\,
	combout => \breg|Mux7~8_combout\);

-- Location: LCCOMB_X61_Y26_N16
\breg|XREGS[21][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[21][24]~feeder_combout\);

-- Location: LCFF_X61_Y26_N17
\breg|XREGS[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][24]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][24]~regout\);

-- Location: LCFF_X63_Y28_N21
\breg|XREGS[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][24]~regout\);

-- Location: LCCOMB_X59_Y26_N16
\breg|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][24]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][24]~regout\,
	datab => \breg|XREGS[25][24]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux7~2_combout\);

-- Location: LCFF_X60_Y26_N1
\breg|XREGS[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][24]~regout\);

-- Location: LCCOMB_X59_Y26_N26
\breg|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux7~2_combout\ & ((\breg|XREGS[29][24]~regout\))) # (!\breg|Mux7~2_combout\ & (\breg|XREGS[21][24]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[21][24]~regout\,
	datac => \breg|Mux7~2_combout\,
	datad => \breg|XREGS[29][24]~regout\,
	combout => \breg|Mux7~3_combout\);

-- Location: LCFF_X53_Y25_N15
\breg|XREGS[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][24]~regout\);

-- Location: LCFF_X54_Y25_N3
\breg|XREGS[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][24]~regout\);

-- Location: LCCOMB_X54_Y25_N2
\breg|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][24]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][24]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[19][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux7~9_combout\);

-- Location: LCCOMB_X53_Y25_N16
\breg|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux7~9_combout\ & ((\breg|XREGS[31][24]~regout\))) # (!\breg|Mux7~9_combout\ & (\breg|XREGS[27][24]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][24]~regout\,
	datab => \breg|XREGS[31][24]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux7~9_combout\,
	combout => \breg|Mux7~10_combout\);

-- Location: LCCOMB_X58_Y30_N4
\breg|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux7~8_combout\ & ((\breg|Mux7~10_combout\))) # (!\breg|Mux7~8_combout\ & (\breg|Mux7~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|Mux7~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|Mux7~8_combout\,
	datac => \breg|Mux7~3_combout\,
	datad => \breg|Mux7~10_combout\,
	combout => \breg|Mux7~11_combout\);

-- Location: LCCOMB_X54_Y27_N4
\breg|XREGS[3][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[3][24]~feeder_combout\);

-- Location: LCFF_X54_Y27_N5
\breg|XREGS[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][24]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][24]~regout\);

-- Location: LCCOMB_X47_Y30_N30
\breg|XREGS[7][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[7][24]~feeder_combout\);

-- Location: LCFF_X47_Y30_N31
\breg|XREGS[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][24]~feeder_combout\,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][24]~regout\);

-- Location: LCCOMB_X51_Y27_N4
\breg|XREGS[5][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[5][24]~feeder_combout\);

-- Location: LCFF_X51_Y27_N5
\breg|XREGS[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][24]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][24]~regout\);

-- Location: LCFF_X50_Y30_N5
\breg|XREGS[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][24]~regout\);

-- Location: LCFF_X50_Y30_N15
\breg|XREGS[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][24]~regout\);

-- Location: LCCOMB_X50_Y30_N14
\breg|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][24]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[4][24]~regout\,
	datac => \breg|XREGS[6][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux7~12_combout\);

-- Location: LCCOMB_X54_Y27_N22
\breg|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux7~12_combout\ & (\breg|XREGS[7][24]~regout\)) # (!\breg|Mux7~12_combout\ & ((\breg|XREGS[5][24]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[7][24]~regout\,
	datac => \breg|XREGS[5][24]~regout\,
	datad => \breg|Mux7~12_combout\,
	combout => \breg|Mux7~13_combout\);

-- Location: LCCOMB_X54_Y27_N12
\breg|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~14_combout\ = (\breg|Mux24~4_combout\ & (((\breg|Mux7~13_combout\) # (!\breg|Mux24~3_combout\)))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][24]~regout\ & (\breg|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][24]~regout\,
	datab => \breg|Mux24~4_combout\,
	datac => \breg|Mux24~3_combout\,
	datad => \breg|Mux7~13_combout\,
	combout => \breg|Mux7~14_combout\);

-- Location: LCCOMB_X54_Y27_N18
\breg|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux7~14_combout\ & ((\breg|XREGS[3][24]~regout\))) # (!\breg|Mux7~14_combout\ & (\breg|XREGS[2][24]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][24]~regout\,
	datab => \breg|XREGS[3][24]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux7~14_combout\,
	combout => \breg|Mux7~15_combout\);

-- Location: LCCOMB_X58_Y30_N22
\breg|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~16_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\) # ((\breg|Mux7~11_combout\)))) # (!\breg|Mux24~0_combout\ & (!\breg|Mux24~1_combout\ & ((\breg|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux7~11_combout\,
	datad => \breg|Mux7~15_combout\,
	combout => \breg|Mux7~16_combout\);

-- Location: LCFF_X62_Y28_N5
\breg|XREGS[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][24]~regout\);

-- Location: LCFF_X48_Y31_N29
\breg|XREGS[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][24]~regout\);

-- Location: LCCOMB_X62_Y28_N30
\breg|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[14][24]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[12][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][24]~regout\,
	datab => \breg|XREGS[12][24]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux7~17_combout\);

-- Location: LCCOMB_X62_Y28_N22
\breg|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux7~17_combout\ & ((\breg|XREGS[15][24]~regout\))) # (!\breg|Mux7~17_combout\ & (\breg|XREGS[13][24]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][24]~regout\,
	datab => \breg|XREGS[15][24]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux7~17_combout\,
	combout => \breg|Mux7~18_combout\);

-- Location: LCCOMB_X58_Y30_N8
\breg|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux7~19_combout\ = (\breg|Mux7~16_combout\ & (((\breg|Mux7~18_combout\) # (!\breg|Mux24~1_combout\)))) # (!\breg|Mux7~16_combout\ & (\breg|Mux7~1_combout\ & ((\breg|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux7~1_combout\,
	datab => \breg|Mux7~16_combout\,
	datac => \breg|Mux7~18_combout\,
	datad => \breg|Mux24~1_combout\,
	combout => \breg|Mux7~19_combout\);

-- Location: LCCOMB_X62_Y34_N30
\ula|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~75_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux9~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux7~19_combout\,
	datac => \breg|Mux9~19_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X62_Y34_N28
\ula|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~76_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~73_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~75_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \ula|ShiftLeft0~73_combout\,
	combout => \ula|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X59_Y37_N20
\ula|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~0_combout\ = (\ula|ShiftRight1~67_combout\ & (\ula|ShiftLeft0~85_combout\ & (!\ula|Selector2~0_combout\))) # (!\ula|ShiftRight1~67_combout\ & (((\ula|Selector2~0_combout\) # (\ula|ShiftLeft0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~67_combout\,
	datab => \ula|ShiftLeft0~85_combout\,
	datac => \ula|Selector2~0_combout\,
	datad => \ula|ShiftLeft0~76_combout\,
	combout => \ula|Selector3~0_combout\);

-- Location: LCCOMB_X60_Y36_N20
\ula|ShiftLeft0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~62_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux14~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datac => \breg|Mux12~19_combout\,
	datad => \breg|Mux14~19_combout\,
	combout => \ula|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X60_Y36_N30
\ula|ShiftLeft0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~65_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux13~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datac => \breg|Mux11~19_combout\,
	datad => \breg|Mux13~19_combout\,
	combout => \ula|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X60_Y36_N0
\ula|ShiftLeft0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~66_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~62_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftLeft0~62_combout\,
	datad => \ula|ShiftLeft0~65_combout\,
	combout => \ula|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X60_Y37_N2
\ula|ShiftLeft0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~67_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~54_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~54_combout\,
	datad => \ula|ShiftLeft0~66_combout\,
	combout => \ula|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X59_Y37_N22
\ula|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~1_combout\ = (\ula|Selector2~0_combout\ & ((\ula|Selector3~0_combout\ & ((\ula|ShiftLeft0~67_combout\))) # (!\ula|Selector3~0_combout\ & (\ula|ShiftLeft0~80_combout\)))) # (!\ula|Selector2~0_combout\ & (((\ula|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~0_combout\,
	datab => \ula|ShiftLeft0~80_combout\,
	datac => \ula|Selector3~0_combout\,
	datad => \ula|ShiftLeft0~67_combout\,
	combout => \ula|Selector3~1_combout\);

-- Location: LCCOMB_X59_Y37_N12
\ula|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~2_combout\ = (\ula|Selector0~0_combout\ & (\ula|Selector3~1_combout\ & ((!\ula|ShiftRight1~44_combout\) # (!\ulaB[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~4_combout\,
	datab => \ula|Selector0~0_combout\,
	datac => \ula|ShiftRight1~44_combout\,
	datad => \ula|Selector3~1_combout\,
	combout => \ula|Selector3~2_combout\);

-- Location: LCCOMB_X61_Y34_N30
\ulaB[28]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[28]~23_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector2~1_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux35~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector2~1_combout\,
	datad => \breg|Mux35~19_combout\,
	combout => \ulaB[28]~23_combout\);

-- Location: LCCOMB_X61_Y34_N14
\ula|Selector3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~4_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\ulaB[28]~23_combout\) # (\breg|Mux3~19_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[28]~23_combout\ $ (\breg|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \ulaB[28]~23_combout\,
	datac => \breg|Mux3~19_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector3~4_combout\);

-- Location: LCCOMB_X56_Y34_N18
\ula|ShiftRight1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~67_combout\ = (!\ulaB[2]~2_combout\ & ((\contr|Mux7~1_combout\ & (!\gerador_imm|Selector27~0_combout\)) # (!\contr|Mux7~1_combout\ & ((!\breg|Mux60~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector27~0_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \contr|Mux7~1_combout\,
	datad => \breg|Mux60~25_combout\,
	combout => \ula|ShiftRight1~67_combout\);

-- Location: LCCOMB_X58_Y39_N16
\ula|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~1_combout\ = (\ula|ShiftRight1~67_combout\ & ((\ula|ShiftRight1~12_combout\) # ((\ulaB[1]~3_combout\ & \ula|ShiftRight0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~12_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \ula|ShiftRight1~67_combout\,
	datad => \ula|ShiftRight0~4_combout\,
	combout => \ula|Selector19~1_combout\);

-- Location: LCCOMB_X57_Y38_N24
\ula|Selector3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~3_combout\ = (\ula|Selector19~1_combout\ & (((\ula|Selector14~5_combout\) # (!\ula|Selector2~4_combout\)))) # (!\ula|Selector19~1_combout\ & (\ula|Selector20~9_combout\ & (!\ula|Selector2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector20~9_combout\,
	datab => \ula|Selector19~1_combout\,
	datac => \ula|Selector2~4_combout\,
	datad => \ula|Selector14~5_combout\,
	combout => \ula|Selector3~3_combout\);

-- Location: LCCOMB_X61_Y34_N16
\ulaB[27]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[27]~22_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector3~1_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux36~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gerador_imm|Selector3~1_combout\,
	datac => \contr|Mux7~1_combout\,
	datad => \breg|Mux36~19_combout\,
	combout => \ulaB[27]~22_combout\);

-- Location: LCCOMB_X53_Y32_N30
\ulaB[25]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[25]~21_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector5~1_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux38~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector5~1_combout\,
	datad => \breg|Mux38~19_combout\,
	combout => \ulaB[25]~21_combout\);

-- Location: LCCOMB_X60_Y33_N16
\ula|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~48_combout\ = ((\ulaB[24]~19_combout\ $ (\breg|Mux7~19_combout\ $ (!\ula|Add0~47\)))) # (GND)
-- \ula|Add0~49\ = CARRY((\ulaB[24]~19_combout\ & ((\breg|Mux7~19_combout\) # (!\ula|Add0~47\))) # (!\ulaB[24]~19_combout\ & (\breg|Mux7~19_combout\ & !\ula|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[24]~19_combout\,
	datab => \breg|Mux7~19_combout\,
	datad => VCC,
	cin => \ula|Add0~47\,
	combout => \ula|Add0~48_combout\,
	cout => \ula|Add0~49\);

-- Location: LCCOMB_X60_Y33_N18
\ula|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~50_combout\ = (\breg|Mux6~19_combout\ & ((\ulaB[25]~21_combout\ & (\ula|Add0~49\ & VCC)) # (!\ulaB[25]~21_combout\ & (!\ula|Add0~49\)))) # (!\breg|Mux6~19_combout\ & ((\ulaB[25]~21_combout\ & (!\ula|Add0~49\)) # (!\ulaB[25]~21_combout\ & 
-- ((\ula|Add0~49\) # (GND)))))
-- \ula|Add0~51\ = CARRY((\breg|Mux6~19_combout\ & (!\ulaB[25]~21_combout\ & !\ula|Add0~49\)) # (!\breg|Mux6~19_combout\ & ((!\ula|Add0~49\) # (!\ulaB[25]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux6~19_combout\,
	datab => \ulaB[25]~21_combout\,
	datad => VCC,
	cin => \ula|Add0~49\,
	combout => \ula|Add0~50_combout\,
	cout => \ula|Add0~51\);

-- Location: LCCOMB_X60_Y33_N20
\ula|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~52_combout\ = ((\ulaB[26]~20_combout\ $ (\breg|Mux5~19_combout\ $ (!\ula|Add0~51\)))) # (GND)
-- \ula|Add0~53\ = CARRY((\ulaB[26]~20_combout\ & ((\breg|Mux5~19_combout\) # (!\ula|Add0~51\))) # (!\ulaB[26]~20_combout\ & (\breg|Mux5~19_combout\ & !\ula|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[26]~20_combout\,
	datab => \breg|Mux5~19_combout\,
	datad => VCC,
	cin => \ula|Add0~51\,
	combout => \ula|Add0~52_combout\,
	cout => \ula|Add0~53\);

-- Location: LCCOMB_X60_Y33_N22
\ula|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~54_combout\ = (\breg|Mux4~19_combout\ & ((\ulaB[27]~22_combout\ & (\ula|Add0~53\ & VCC)) # (!\ulaB[27]~22_combout\ & (!\ula|Add0~53\)))) # (!\breg|Mux4~19_combout\ & ((\ulaB[27]~22_combout\ & (!\ula|Add0~53\)) # (!\ulaB[27]~22_combout\ & 
-- ((\ula|Add0~53\) # (GND)))))
-- \ula|Add0~55\ = CARRY((\breg|Mux4~19_combout\ & (!\ulaB[27]~22_combout\ & !\ula|Add0~53\)) # (!\breg|Mux4~19_combout\ & ((!\ula|Add0~53\) # (!\ulaB[27]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux4~19_combout\,
	datab => \ulaB[27]~22_combout\,
	datad => VCC,
	cin => \ula|Add0~53\,
	combout => \ula|Add0~54_combout\,
	cout => \ula|Add0~55\);

-- Location: LCCOMB_X60_Y33_N24
\ula|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~56_combout\ = ((\ulaB[28]~23_combout\ $ (\breg|Mux3~19_combout\ $ (!\ula|Add0~55\)))) # (GND)
-- \ula|Add0~57\ = CARRY((\ulaB[28]~23_combout\ & ((\breg|Mux3~19_combout\) # (!\ula|Add0~55\))) # (!\ulaB[28]~23_combout\ & (\breg|Mux3~19_combout\ & !\ula|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[28]~23_combout\,
	datab => \breg|Mux3~19_combout\,
	datad => VCC,
	cin => \ula|Add0~55\,
	combout => \ula|Add0~56_combout\,
	cout => \ula|Add0~57\);

-- Location: LCFF_X58_Y32_N17
\breg|XREGS[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][27]~regout\);

-- Location: LCFF_X60_Y28_N31
\breg|XREGS[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][27]~regout\);

-- Location: LCCOMB_X60_Y28_N30
\breg|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~1_combout\ = (\breg|Mux4~0_combout\ & (((\breg|XREGS[30][27]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux4~0_combout\ & (\breg|XREGS[26][27]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux4~0_combout\,
	datab => \breg|XREGS[26][27]~regout\,
	datac => \breg|XREGS[30][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux4~1_combout\);

-- Location: LCFF_X49_Y33_N19
\breg|XREGS[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][27]~regout\);

-- Location: LCCOMB_X48_Y33_N8
\breg|XREGS[23][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[23][27]~feeder_combout\);

-- Location: LCFF_X48_Y33_N9
\breg|XREGS[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][27]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][27]~regout\);

-- Location: LCCOMB_X47_Y31_N24
\breg|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][27]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][27]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][27]~regout\,
	datab => \breg|XREGS[23][27]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux4~7_combout\);

-- Location: LCCOMB_X47_Y31_N14
\breg|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~8_combout\ = (\breg|Mux4~7_combout\ & ((\breg|XREGS[31][27]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux4~7_combout\ & (((\breg|XREGS[27][27]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][27]~regout\,
	datab => \breg|XREGS[27][27]~regout\,
	datac => \breg|Mux4~7_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux4~8_combout\);

-- Location: LCFF_X56_Y32_N1
\breg|XREGS[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][27]~regout\);

-- Location: LCFF_X57_Y33_N29
\breg|XREGS[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux4~1_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][27]~regout\);

-- Location: LCCOMB_X56_Y31_N4
\breg|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][27]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][27]~regout\,
	datab => \breg|XREGS[24][27]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux4~4_combout\);

-- Location: LCFF_X56_Y31_N27
\breg|XREGS[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][27]~regout\);

-- Location: LCCOMB_X56_Y31_N10
\breg|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux4~4_combout\ & (\breg|XREGS[28][27]~regout\)) # (!\breg|Mux4~4_combout\ & ((\breg|XREGS[20][27]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[28][27]~regout\,
	datac => \breg|Mux4~4_combout\,
	datad => \breg|XREGS[20][27]~regout\,
	combout => \breg|Mux4~5_combout\);

-- Location: LCCOMB_X62_Y31_N10
\breg|XREGS[29][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[29][27]~feeder_combout\);

-- Location: LCFF_X62_Y31_N11
\breg|XREGS[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][27]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][27]~regout\);

-- Location: LCCOMB_X52_Y31_N4
\breg|XREGS[21][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[21][27]~feeder_combout\);

-- Location: LCFF_X52_Y31_N5
\breg|XREGS[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][27]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][27]~regout\);

-- Location: LCFF_X59_Y31_N19
\breg|XREGS[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][27]~regout\);

-- Location: LCFF_X59_Y31_N25
\breg|XREGS[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][27]~regout\);

-- Location: LCCOMB_X59_Y31_N24
\breg|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][27]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][27]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[25][27]~regout\,
	datac => \breg|XREGS[17][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux4~2_combout\);

-- Location: LCCOMB_X52_Y31_N18
\breg|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux4~2_combout\ & (\breg|XREGS[29][27]~regout\)) # (!\breg|Mux4~2_combout\ & ((\breg|XREGS[21][27]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[29][27]~regout\,
	datac => \breg|XREGS[21][27]~regout\,
	datad => \breg|Mux4~2_combout\,
	combout => \breg|Mux4~3_combout\);

-- Location: LCCOMB_X52_Y31_N20
\breg|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|Mux4~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux4~5_combout\,
	datad => \breg|Mux4~3_combout\,
	combout => \breg|Mux4~6_combout\);

-- Location: LCCOMB_X56_Y31_N8
\breg|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux4~6_combout\ & ((\breg|Mux4~8_combout\))) # (!\breg|Mux4~6_combout\ & (\breg|Mux4~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux4~1_combout\,
	datac => \breg|Mux4~8_combout\,
	datad => \breg|Mux4~6_combout\,
	combout => \breg|Mux4~9_combout\);

-- Location: LCCOMB_X49_Y32_N10
\breg|XREGS[9][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[9][27]~feeder_combout\);

-- Location: LCFF_X49_Y32_N11
\breg|XREGS[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][27]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][27]~regout\);

-- Location: LCFF_X49_Y30_N13
\breg|XREGS[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][27]~regout\);

-- Location: LCCOMB_X48_Y31_N10
\breg|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[10][27]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[8][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][27]~regout\,
	datab => \breg|XREGS[8][27]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux4~10_combout\);

-- Location: LCCOMB_X48_Y31_N8
\breg|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux4~10_combout\ & (\breg|XREGS[11][27]~regout\)) # (!\breg|Mux4~10_combout\ & ((\breg|XREGS[9][27]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][27]~regout\,
	datab => \breg|XREGS[9][27]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux4~10_combout\,
	combout => \breg|Mux4~11_combout\);

-- Location: LCFF_X56_Y31_N7
\breg|XREGS[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][27]~regout\);

-- Location: LCCOMB_X56_Y27_N18
\breg|XREGS[1][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[1][27]~feeder_combout\);

-- Location: LCFF_X56_Y27_N19
\breg|XREGS[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][27]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][27]~regout\);

-- Location: LCFF_X59_Y30_N3
\breg|XREGS[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][27]~regout\);

-- Location: LCCOMB_X58_Y29_N22
\breg|XREGS[4][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[4][27]~feeder_combout\);

-- Location: LCFF_X58_Y29_N23
\breg|XREGS[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][27]~feeder_combout\,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][27]~regout\);

-- Location: LCFF_X59_Y30_N21
\breg|XREGS[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][27]~regout\);

-- Location: LCCOMB_X59_Y30_N20
\breg|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|XREGS[5][27]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][27]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[4][27]~regout\,
	datac => \breg|XREGS[5][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux4~12_combout\);

-- Location: LCCOMB_X59_Y30_N8
\breg|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~13_combout\ = (\breg|Mux4~12_combout\ & (((\breg|XREGS[7][27]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux4~12_combout\ & (\breg|XREGS[6][27]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][27]~regout\,
	datab => \breg|XREGS[7][27]~regout\,
	datac => \breg|Mux4~12_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux4~13_combout\);

-- Location: LCCOMB_X56_Y27_N4
\breg|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux4~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][27]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|XREGS[1][27]~regout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux4~13_combout\,
	combout => \breg|Mux4~14_combout\);

-- Location: LCCOMB_X56_Y31_N6
\breg|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux4~14_combout\ & ((\breg|XREGS[3][27]~regout\))) # (!\breg|Mux4~14_combout\ & (\breg|XREGS[2][27]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][27]~regout\,
	datab => \breg|Mux24~2_combout\,
	datac => \breg|XREGS[3][27]~regout\,
	datad => \breg|Mux4~14_combout\,
	combout => \breg|Mux4~15_combout\);

-- Location: LCCOMB_X56_Y31_N28
\breg|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~16_combout\ = (\breg|Mux24~0_combout\ & (\breg|Mux24~1_combout\)) # (!\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\ & (\breg|Mux4~11_combout\)) # (!\breg|Mux24~1_combout\ & ((\breg|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux4~11_combout\,
	datad => \breg|Mux4~15_combout\,
	combout => \breg|Mux4~16_combout\);

-- Location: LCCOMB_X56_Y31_N22
\breg|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux4~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux4~16_combout\ & (\breg|Mux4~18_combout\)) # (!\breg|Mux4~16_combout\ & ((\breg|Mux4~9_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux4~18_combout\,
	datab => \breg|Mux24~0_combout\,
	datac => \breg|Mux4~9_combout\,
	datad => \breg|Mux4~16_combout\,
	combout => \breg|Mux4~19_combout\);

-- Location: LCCOMB_X59_Y33_N16
\ula|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~48_combout\ = ((\breg|Mux7~19_combout\ $ (\ulaB[24]~19_combout\ $ (\ula|Add1~47\)))) # (GND)
-- \ula|Add1~49\ = CARRY((\breg|Mux7~19_combout\ & ((!\ula|Add1~47\) # (!\ulaB[24]~19_combout\))) # (!\breg|Mux7~19_combout\ & (!\ulaB[24]~19_combout\ & !\ula|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux7~19_combout\,
	datab => \ulaB[24]~19_combout\,
	datad => VCC,
	cin => \ula|Add1~47\,
	combout => \ula|Add1~48_combout\,
	cout => \ula|Add1~49\);

-- Location: LCCOMB_X59_Y33_N18
\ula|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~50_combout\ = (\breg|Mux6~19_combout\ & ((\ulaB[25]~21_combout\ & (!\ula|Add1~49\)) # (!\ulaB[25]~21_combout\ & (\ula|Add1~49\ & VCC)))) # (!\breg|Mux6~19_combout\ & ((\ulaB[25]~21_combout\ & ((\ula|Add1~49\) # (GND))) # (!\ulaB[25]~21_combout\ 
-- & (!\ula|Add1~49\))))
-- \ula|Add1~51\ = CARRY((\breg|Mux6~19_combout\ & (\ulaB[25]~21_combout\ & !\ula|Add1~49\)) # (!\breg|Mux6~19_combout\ & ((\ulaB[25]~21_combout\) # (!\ula|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux6~19_combout\,
	datab => \ulaB[25]~21_combout\,
	datad => VCC,
	cin => \ula|Add1~49\,
	combout => \ula|Add1~50_combout\,
	cout => \ula|Add1~51\);

-- Location: LCCOMB_X59_Y33_N20
\ula|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~52_combout\ = ((\ulaB[26]~20_combout\ $ (\breg|Mux5~19_combout\ $ (\ula|Add1~51\)))) # (GND)
-- \ula|Add1~53\ = CARRY((\ulaB[26]~20_combout\ & (\breg|Mux5~19_combout\ & !\ula|Add1~51\)) # (!\ulaB[26]~20_combout\ & ((\breg|Mux5~19_combout\) # (!\ula|Add1~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[26]~20_combout\,
	datab => \breg|Mux5~19_combout\,
	datad => VCC,
	cin => \ula|Add1~51\,
	combout => \ula|Add1~52_combout\,
	cout => \ula|Add1~53\);

-- Location: LCCOMB_X59_Y33_N22
\ula|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~54_combout\ = (\ulaB[27]~22_combout\ & ((\breg|Mux4~19_combout\ & (!\ula|Add1~53\)) # (!\breg|Mux4~19_combout\ & ((\ula|Add1~53\) # (GND))))) # (!\ulaB[27]~22_combout\ & ((\breg|Mux4~19_combout\ & (\ula|Add1~53\ & VCC)) # 
-- (!\breg|Mux4~19_combout\ & (!\ula|Add1~53\))))
-- \ula|Add1~55\ = CARRY((\ulaB[27]~22_combout\ & ((!\ula|Add1~53\) # (!\breg|Mux4~19_combout\))) # (!\ulaB[27]~22_combout\ & (!\breg|Mux4~19_combout\ & !\ula|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[27]~22_combout\,
	datab => \breg|Mux4~19_combout\,
	datad => VCC,
	cin => \ula|Add1~53\,
	combout => \ula|Add1~54_combout\,
	cout => \ula|Add1~55\);

-- Location: LCCOMB_X59_Y33_N24
\ula|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~56_combout\ = ((\ulaB[28]~23_combout\ $ (\breg|Mux3~19_combout\ $ (\ula|Add1~55\)))) # (GND)
-- \ula|Add1~57\ = CARRY((\ulaB[28]~23_combout\ & (\breg|Mux3~19_combout\ & !\ula|Add1~55\)) # (!\ulaB[28]~23_combout\ & ((\breg|Mux3~19_combout\) # (!\ula|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[28]~23_combout\,
	datab => \breg|Mux3~19_combout\,
	datad => VCC,
	cin => \ula|Add1~55\,
	combout => \ula|Add1~56_combout\,
	cout => \ula|Add1~57\);

-- Location: LCCOMB_X62_Y34_N22
\ula|Selector3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~5_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~56_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~56_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Add0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add0~56_combout\,
	datad => \ula|Add1~56_combout\,
	combout => \ula|Selector3~5_combout\);

-- Location: LCCOMB_X61_Y34_N12
\ula|Selector3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~6_combout\ = (\ula|Selector3~5_combout\) # ((\ula_cnt|opcode.AND_OP~combout\ & (\ulaB[28]~23_combout\ & \breg|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.AND_OP~combout\,
	datab => \ulaB[28]~23_combout\,
	datac => \breg|Mux3~19_combout\,
	datad => \ula|Selector3~5_combout\,
	combout => \ula|Selector3~6_combout\);

-- Location: LCCOMB_X61_Y34_N26
\ula|Selector3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~7_combout\ = (\ula|Selector2~2_combout\) # ((\ula|Selector3~4_combout\) # ((\ula|Selector3~3_combout\) # (\ula|Selector3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~2_combout\,
	datab => \ula|Selector3~4_combout\,
	datac => \ula|Selector3~3_combout\,
	datad => \ula|Selector3~6_combout\,
	combout => \ula|Selector3~7_combout\);

-- Location: LCCOMB_X61_Y34_N28
\ula|Selector3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector3~8_combout\ = (\ula|Selector3~2_combout\) # ((\ula|Selector3~7_combout\) # ((\ula|ShiftLeft0~44_combout\ & \ula|Selector2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~44_combout\,
	datab => \ula|Selector2~3_combout\,
	datac => \ula|Selector3~2_combout\,
	datad => \ula|Selector3~7_combout\,
	combout => \ula|Selector3~8_combout\);

-- Location: LCCOMB_X61_Y34_N22
\Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\contr|Mux5~3_combout\ & (\contr|Mux4~1_combout\)) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector2~1_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector3~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector2~1_combout\,
	datad => \ula|Selector3~8_combout\,
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X61_Y34_N10
\Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux3~0_combout\ & ((\pcOld[28]~52_combout\))) # (!\Mux3~0_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(28))))) # (!\contr|Mux5~3_combout\ & (((\Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(28),
	datac => \pcOld[28]~52_combout\,
	datad => \Mux3~0_combout\,
	combout => \Mux3~1_combout\);

-- Location: LCCOMB_X62_Y36_N20
\breg|XREGS[14][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[14][28]~feeder_combout\);

-- Location: LCFF_X62_Y36_N21
\breg|XREGS[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][28]~feeder_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][28]~regout\);

-- Location: LCCOMB_X62_Y34_N26
\breg|XREGS[13][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[13][28]~feeder_combout\);

-- Location: LCFF_X62_Y34_N27
\breg|XREGS[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][28]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][28]~regout\);

-- Location: LCCOMB_X62_Y33_N10
\breg|Mux35~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|XREGS[13][28]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[12][28]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[13][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux35~17_combout\);

-- Location: LCCOMB_X62_Y33_N8
\breg|Mux35~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux35~17_combout\ & (\breg|XREGS[15][28]~regout\)) # (!\breg|Mux35~17_combout\ & ((\breg|XREGS[14][28]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][28]~regout\,
	datab => \breg|XREGS[14][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux35~17_combout\,
	combout => \breg|Mux35~18_combout\);

-- Location: LCCOMB_X65_Y30_N28
\breg|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][28]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][28]~regout\,
	datab => \breg|XREGS[18][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux35~2_combout\);

-- Location: LCCOMB_X65_Y30_N2
\breg|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux35~2_combout\ & (\breg|XREGS[30][28]~regout\)) # (!\breg|Mux35~2_combout\ & ((\breg|XREGS[26][28]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][28]~regout\,
	datab => \breg|XREGS[26][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux35~2_combout\,
	combout => \breg|Mux35~3_combout\);

-- Location: LCCOMB_X59_Y26_N12
\breg|XREGS[21][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[21][28]~feeder_combout\);

-- Location: LCFF_X59_Y26_N13
\breg|XREGS[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][28]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][28]~regout\);

-- Location: LCCOMB_X59_Y26_N14
\breg|XREGS[17][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[17][28]~feeder_combout\);

-- Location: LCFF_X59_Y26_N15
\breg|XREGS[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][28]~feeder_combout\,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][28]~regout\);

-- Location: LCFF_X58_Y30_N15
\breg|XREGS[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][28]~regout\);

-- Location: LCCOMB_X58_Y30_N14
\breg|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[25][28]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[17][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[17][28]~regout\,
	datac => \breg|XREGS[25][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux35~4_combout\);

-- Location: LCCOMB_X61_Y26_N22
\breg|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux35~4_combout\ & (\breg|XREGS[29][28]~regout\)) # (!\breg|Mux35~4_combout\ & ((\breg|XREGS[21][28]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][28]~regout\,
	datab => \breg|XREGS[21][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux35~4_combout\,
	combout => \breg|Mux35~5_combout\);

-- Location: LCCOMB_X61_Y28_N30
\breg|XREGS[20][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][28]~feeder_combout\ = \Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux3~1_combout\,
	combout => \breg|XREGS[20][28]~feeder_combout\);

-- Location: LCFF_X61_Y28_N31
\breg|XREGS[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][28]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][28]~regout\);

-- Location: LCCOMB_X61_Y28_N8
\breg|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][28]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][28]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux35~6_combout\);

-- Location: LCCOMB_X61_Y28_N10
\breg|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~7_combout\ = (\breg|Mux35~6_combout\ & ((\breg|XREGS[28][28]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux35~6_combout\ & (((\breg|XREGS[20][28]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][28]~regout\,
	datab => \breg|XREGS[20][28]~regout\,
	datac => \breg|Mux35~6_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux35~7_combout\);

-- Location: LCCOMB_X62_Y33_N16
\breg|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|Mux35~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux35~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux35~5_combout\,
	datad => \breg|Mux35~7_combout\,
	combout => \breg|Mux35~8_combout\);

-- Location: LCFF_X49_Y33_N11
\breg|XREGS[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][28]~regout\);

-- Location: LCCOMB_X49_Y33_N30
\breg|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][28]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][28]~regout\,
	datab => \breg|XREGS[19][28]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux35~9_combout\);

-- Location: LCCOMB_X49_Y33_N10
\breg|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux35~9_combout\ & (\breg|XREGS[31][28]~regout\)) # (!\breg|Mux35~9_combout\ & ((\breg|XREGS[27][28]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux35~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[27][28]~regout\,
	datad => \breg|Mux35~9_combout\,
	combout => \breg|Mux35~10_combout\);

-- Location: LCCOMB_X62_Y33_N14
\breg|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux35~8_combout\ & ((\breg|Mux35~10_combout\))) # (!\breg|Mux35~8_combout\ & (\breg|Mux35~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux35~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux35~3_combout\,
	datac => \breg|Mux35~8_combout\,
	datad => \breg|Mux35~10_combout\,
	combout => \breg|Mux35~11_combout\);

-- Location: LCFF_X56_Y27_N27
\breg|XREGS[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux3~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][28]~regout\);

-- Location: LCCOMB_X52_Y29_N28
\breg|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][28]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][28]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux35~12_combout\);

-- Location: LCCOMB_X52_Y29_N14
\breg|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux35~12_combout\ & ((\breg|XREGS[7][28]~regout\))) # (!\breg|Mux35~12_combout\ & (\breg|XREGS[6][28]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][28]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[7][28]~regout\,
	datad => \breg|Mux35~12_combout\,
	combout => \breg|Mux35~13_combout\);

-- Location: LCCOMB_X56_Y27_N12
\breg|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux35~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][28]~regout\)))) # (!\breg|Mux58~7_combout\ & (\breg|Mux58~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|Mux58~8_combout\,
	datac => \breg|XREGS[1][28]~regout\,
	datad => \breg|Mux35~13_combout\,
	combout => \breg|Mux35~14_combout\);

-- Location: LCCOMB_X56_Y27_N2
\breg|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux35~14_combout\ & (\breg|XREGS[3][28]~regout\)) # (!\breg|Mux35~14_combout\ & ((\breg|XREGS[2][28]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux35~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][28]~regout\,
	datab => \breg|XREGS[2][28]~regout\,
	datac => \breg|Mux58~6_combout\,
	datad => \breg|Mux35~14_combout\,
	combout => \breg|Mux35~15_combout\);

-- Location: LCCOMB_X62_Y33_N28
\breg|Mux35~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~16_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux35~11_combout\) # ((\breg|Mux58~4_combout\)))) # (!\breg|Mux58~5_combout\ & (((!\breg|Mux58~4_combout\ & \breg|Mux35~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux35~11_combout\,
	datac => \breg|Mux58~4_combout\,
	datad => \breg|Mux35~15_combout\,
	combout => \breg|Mux35~16_combout\);

-- Location: LCCOMB_X62_Y33_N6
\breg|Mux35~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux35~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux35~16_combout\ & ((\breg|Mux35~18_combout\))) # (!\breg|Mux35~16_combout\ & (\breg|Mux35~1_combout\)))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux35~1_combout\,
	datab => \breg|Mux35~18_combout\,
	datac => \breg|Mux58~4_combout\,
	datad => \breg|Mux35~16_combout\,
	combout => \breg|Mux35~19_combout\);

-- Location: LCCOMB_X59_Y35_N28
\ula|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~34_combout\ = (!\ulaB[1]~3_combout\ & ((\ulaB[0]~26_combout\ & ((\breg|Mux3~19_combout\))) # (!\ulaB[0]~26_combout\ & (\breg|Mux4~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux4~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \breg|Mux3~19_combout\,
	combout => \ula|ShiftRight0~34_combout\);

-- Location: LCCOMB_X58_Y35_N18
\ula|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~35_combout\ = (\ula|ShiftRight0~34_combout\) # ((\ulaB[1]~3_combout\ & \ula|ShiftRight0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~3_combout\,
	datac => \ula|ShiftRight0~14_combout\,
	datad => \ula|ShiftRight0~34_combout\,
	combout => \ula|ShiftRight0~35_combout\);

-- Location: LCCOMB_X58_Y35_N10
\ula|Selector4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~4_combout\ = (\ula|ShiftRight1~67_combout\ & ((\ula|ShiftRight0~35_combout\))) # (!\ula|ShiftRight1~67_combout\ & (\breg|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux0~19_combout\,
	datac => \ula|ShiftRight1~67_combout\,
	datad => \ula|ShiftRight0~35_combout\,
	combout => \ula|Selector4~4_combout\);

-- Location: LCCOMB_X57_Y33_N20
\ula|Selector4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~6_combout\ = (\ula|Selector2~2_combout\) # ((\ula|ShiftRight0~39_combout\ & (!\ulaB[3]~5_combout\ & \ula|Selector14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~39_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|Selector14~5_combout\,
	datad => \ula|Selector2~2_combout\,
	combout => \ula|Selector4~6_combout\);

-- Location: LCCOMB_X58_Y34_N14
\ula|Selector4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~7_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\breg|Mux4~19_combout\) # (\ulaB[27]~22_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux4~19_combout\ $ (\ulaB[27]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \breg|Mux4~19_combout\,
	datac => \ulaB[27]~22_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector4~7_combout\);

-- Location: LCCOMB_X60_Y37_N8
\ula|Selector4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~5_combout\ = (\ulaB[4]~4_combout\) # ((!\ulaB[3]~5_combout\ & \ulaB[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datac => \ulaB[4]~4_combout\,
	datad => \ulaB[2]~2_combout\,
	combout => \ula|Selector4~5_combout\);

-- Location: LCCOMB_X54_Y35_N22
\ula|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~40_combout\ = (!\ulaB[2]~2_combout\ & ((\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~21_combout\))) # (!\ulaB[3]~5_combout\ & (\ula|ShiftLeft0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftLeft0~39_combout\,
	datad => \ula|ShiftLeft0~21_combout\,
	combout => \ula|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X54_Y35_N4
\ula|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~41_combout\ = (\ula|ShiftLeft0~40_combout\) # ((\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~23_combout\ & !\ulaB[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ula|ShiftLeft0~23_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ula|ShiftLeft0~40_combout\,
	combout => \ula|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X58_Y34_N16
\ula|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~82_combout\ = (\ulaB[1]~3_combout\ & ((\ulaB[0]~26_combout\ & (\breg|Mux7~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux6~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux7~19_combout\,
	datab => \breg|Mux6~19_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \ulaB[0]~26_combout\,
	combout => \ula|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X58_Y34_N26
\ula|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~83_combout\ = (\ulaB[0]~26_combout\ & ((\breg|Mux5~19_combout\))) # (!\ulaB[0]~26_combout\ & (\breg|Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \breg|Mux4~19_combout\,
	datad => \breg|Mux5~19_combout\,
	combout => \ula|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X58_Y34_N0
\ula|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~84_combout\ = (\ula|ShiftLeft0~82_combout\) # ((!\ulaB[1]~3_combout\ & \ula|ShiftLeft0~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~3_combout\,
	datac => \ula|ShiftLeft0~82_combout\,
	datad => \ula|ShiftLeft0~83_combout\,
	combout => \ula|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X61_Y36_N8
\ula|ShiftLeft0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~63_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~59_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftLeft0~62_combout\,
	datad => \ula|ShiftLeft0~59_combout\,
	combout => \ula|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X61_Y36_N10
\ula|ShiftLeft0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~64_combout\ = (\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~51_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~63_combout\,
	datad => \ula|ShiftLeft0~51_combout\,
	combout => \ula|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X58_Y34_N10
\ula|Selector4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~10_combout\ = (\ula|Selector4~14_combout\ & (((\ula|Selector4~5_combout\) # (\ula|ShiftLeft0~64_combout\)))) # (!\ula|Selector4~14_combout\ & (\ula|ShiftLeft0~84_combout\ & (!\ula|Selector4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~14_combout\,
	datab => \ula|ShiftLeft0~84_combout\,
	datac => \ula|Selector4~5_combout\,
	datad => \ula|ShiftLeft0~64_combout\,
	combout => \ula|Selector4~10_combout\);

-- Location: LCCOMB_X58_Y34_N4
\ula|Selector4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~11_combout\ = (\ula|Selector4~5_combout\ & ((\ula|Selector4~10_combout\ & ((\ula|ShiftLeft0~41_combout\))) # (!\ula|Selector4~10_combout\ & (\ula|ShiftLeft0~74_combout\)))) # (!\ula|Selector4~5_combout\ & (((\ula|Selector4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~74_combout\,
	datab => \ula|Selector4~5_combout\,
	datac => \ula|ShiftLeft0~41_combout\,
	datad => \ula|Selector4~10_combout\,
	combout => \ula|Selector4~11_combout\);

-- Location: LCCOMB_X61_Y34_N18
\ula|Selector4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~8_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~54_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~54_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~54_combout\,
	datad => \ula|Add0~54_combout\,
	combout => \ula|Selector4~8_combout\);

-- Location: LCCOMB_X61_Y34_N20
\ula|Selector4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~9_combout\ = (\ula|Selector4~8_combout\) # ((\ula_cnt|opcode.AND_OP~combout\ & (\breg|Mux4~19_combout\ & \ulaB[27]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.AND_OP~combout\,
	datab => \breg|Mux4~19_combout\,
	datac => \ulaB[27]~22_combout\,
	datad => \ula|Selector4~8_combout\,
	combout => \ula|Selector4~9_combout\);

-- Location: LCCOMB_X58_Y34_N18
\ula|Selector4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~12_combout\ = (\ula|Selector4~7_combout\) # ((\ula|Selector4~9_combout\) # ((\ula|Selector0~0_combout\ & \ula|Selector4~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector0~0_combout\,
	datab => \ula|Selector4~7_combout\,
	datac => \ula|Selector4~11_combout\,
	datad => \ula|Selector4~9_combout\,
	combout => \ula|Selector4~12_combout\);

-- Location: LCCOMB_X57_Y33_N2
\ula|Selector4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~13_combout\ = (\ula|Selector4~6_combout\) # ((\ula|Selector4~12_combout\) # ((!\ula|Selector2~4_combout\ & \ula|Selector4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~4_combout\,
	datab => \ula|Selector4~4_combout\,
	datac => \ula|Selector4~6_combout\,
	datad => \ula|Selector4~12_combout\,
	combout => \ula|Selector4~13_combout\);

-- Location: LCCOMB_X57_Y33_N0
\Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(27))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector4~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(27),
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector4~13_combout\,
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X57_Y33_N28
\Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux4~0_combout\ & (\pcOld[27]~50_combout\)) # (!\Mux4~0_combout\ & ((\gerador_imm|Selector3~1_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \pcOld[27]~50_combout\,
	datac => \gerador_imm|Selector3~1_combout\,
	datad => \Mux4~0_combout\,
	combout => \Mux4~1_combout\);

-- Location: LCFF_X49_Y30_N11
\breg|XREGS[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][27]~regout\);

-- Location: LCCOMB_X49_Y30_N12
\breg|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][27]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[9][27]~regout\,
	datac => \breg|XREGS[8][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux36~10_combout\);

-- Location: LCCOMB_X49_Y30_N10
\breg|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux36~10_combout\ & ((\breg|XREGS[11][27]~regout\))) # (!\breg|Mux36~10_combout\ & (\breg|XREGS[10][27]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux36~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[11][27]~regout\,
	datad => \breg|Mux36~10_combout\,
	combout => \breg|Mux36~11_combout\);

-- Location: LCCOMB_X53_Y31_N18
\breg|XREGS[2][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][27]~feeder_combout\ = \Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux4~1_combout\,
	combout => \breg|XREGS[2][27]~feeder_combout\);

-- Location: LCFF_X53_Y31_N19
\breg|XREGS[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][27]~feeder_combout\,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][27]~regout\);

-- Location: LCCOMB_X59_Y30_N6
\breg|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[6][27]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[4][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][27]~regout\,
	datab => \breg|XREGS[4][27]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux36~12_combout\);

-- Location: LCCOMB_X59_Y30_N2
\breg|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux36~12_combout\ & ((\breg|XREGS[7][27]~regout\))) # (!\breg|Mux36~12_combout\ & (\breg|XREGS[5][27]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux36~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[7][27]~regout\,
	datad => \breg|Mux36~12_combout\,
	combout => \breg|Mux36~13_combout\);

-- Location: LCCOMB_X56_Y27_N22
\breg|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux36~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][27]~regout\)))) # (!\breg|Mux58~7_combout\ & (((\breg|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|XREGS[1][27]~regout\,
	datac => \breg|Mux58~8_combout\,
	datad => \breg|Mux36~13_combout\,
	combout => \breg|Mux36~14_combout\);

-- Location: LCCOMB_X53_Y31_N28
\breg|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux36~14_combout\ & ((\breg|XREGS[3][27]~regout\))) # (!\breg|Mux36~14_combout\ & (\breg|XREGS[2][27]~regout\)))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[2][27]~regout\,
	datac => \breg|XREGS[3][27]~regout\,
	datad => \breg|Mux36~14_combout\,
	combout => \breg|Mux36~15_combout\);

-- Location: LCCOMB_X53_Y31_N14
\breg|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~16_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux58~5_combout\) # ((\breg|Mux36~11_combout\)))) # (!\breg|Mux58~4_combout\ & (!\breg|Mux58~5_combout\ & ((\breg|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~4_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux36~11_combout\,
	datad => \breg|Mux36~15_combout\,
	combout => \breg|Mux36~16_combout\);

-- Location: LCCOMB_X59_Y31_N18
\breg|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[25][27]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[17][27]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[25][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux36~0_combout\);

-- Location: LCCOMB_X58_Y31_N28
\breg|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux36~0_combout\ & ((\breg|XREGS[29][27]~regout\))) # (!\breg|Mux36~0_combout\ & (\breg|XREGS[21][27]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][27]~regout\,
	datab => \breg|XREGS[29][27]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux36~0_combout\,
	combout => \breg|Mux36~1_combout\);

-- Location: LCFF_X56_Y29_N29
\breg|XREGS[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][27]~regout\);

-- Location: LCCOMB_X56_Y29_N28
\breg|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][27]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][27]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[24][27]~regout\,
	datac => \breg|XREGS[16][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux36~4_combout\);

-- Location: LCCOMB_X57_Y27_N4
\breg|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~5_combout\ = (\breg|Mux36~4_combout\ & (((\breg|XREGS[28][27]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux36~4_combout\ & (\breg|XREGS[20][27]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][27]~regout\,
	datab => \breg|XREGS[28][27]~regout\,
	datac => \breg|Mux36~4_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux36~5_combout\);

-- Location: LCFF_X56_Y26_N31
\breg|XREGS[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux4~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][27]~regout\);

-- Location: LCCOMB_X56_Y26_N30
\breg|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[22][27]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[18][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][27]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[22][27]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux36~2_combout\);

-- Location: LCCOMB_X58_Y32_N16
\breg|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux36~2_combout\ & (\breg|XREGS[30][27]~regout\)) # (!\breg|Mux36~2_combout\ & ((\breg|XREGS[26][27]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[30][27]~regout\,
	datac => \breg|XREGS[26][27]~regout\,
	datad => \breg|Mux36~2_combout\,
	combout => \breg|Mux36~3_combout\);

-- Location: LCCOMB_X53_Y31_N16
\breg|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|Mux36~3_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|Mux36~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux36~5_combout\,
	datad => \breg|Mux36~3_combout\,
	combout => \breg|Mux36~6_combout\);

-- Location: LCCOMB_X47_Y31_N0
\breg|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][27]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][27]~regout\,
	datab => \breg|XREGS[23][27]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux36~7_combout\);

-- Location: LCCOMB_X47_Y31_N26
\breg|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux36~7_combout\ & (\breg|XREGS[31][27]~regout\)) # (!\breg|Mux36~7_combout\ & ((\breg|XREGS[27][27]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux36~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][27]~regout\,
	datab => \breg|XREGS[27][27]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux36~7_combout\,
	combout => \breg|Mux36~8_combout\);

-- Location: LCCOMB_X53_Y31_N6
\breg|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux36~6_combout\ & ((\breg|Mux36~8_combout\))) # (!\breg|Mux36~6_combout\ & (\breg|Mux36~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Mux36~1_combout\,
	datac => \breg|Mux36~6_combout\,
	datad => \breg|Mux36~8_combout\,
	combout => \breg|Mux36~9_combout\);

-- Location: LCCOMB_X53_Y31_N8
\breg|Mux36~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux36~19_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux36~16_combout\ & (\breg|Mux36~18_combout\)) # (!\breg|Mux36~16_combout\ & ((\breg|Mux36~9_combout\))))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux36~18_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux36~16_combout\,
	datad => \breg|Mux36~9_combout\,
	combout => \breg|Mux36~19_combout\);

-- Location: LCCOMB_X58_Y39_N10
\ula|ShiftRight1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~50_combout\ = (\ulaB[0]~26_combout\ & (((\breg|Mux0~19_combout\)))) # (!\ulaB[0]~26_combout\ & ((\ulaB[1]~3_combout\ & ((\breg|Mux0~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \breg|Mux1~19_combout\,
	datad => \breg|Mux0~19_combout\,
	combout => \ula|ShiftRight1~50_combout\);

-- Location: LCCOMB_X58_Y39_N14
\ula|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~29_combout\ = (\ulaB[0]~26_combout\ & ((\ulaB[1]~3_combout\ & (\breg|Mux2~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux4~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux2~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \breg|Mux4~19_combout\,
	datad => \ulaB[0]~26_combout\,
	combout => \ula|ShiftRight0~29_combout\);

-- Location: LCCOMB_X58_Y39_N22
\ula|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~16_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux3~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~3_combout\,
	datac => \breg|Mux3~19_combout\,
	datad => \breg|Mux5~19_combout\,
	combout => \ula|ShiftRight0~16_combout\);

-- Location: LCCOMB_X58_Y39_N24
\ula|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~30_combout\ = (\ula|ShiftRight0~29_combout\) # ((!\ulaB[0]~26_combout\ & \ula|ShiftRight0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight0~29_combout\,
	datad => \ula|ShiftRight0~16_combout\,
	combout => \ula|ShiftRight0~30_combout\);

-- Location: LCCOMB_X57_Y39_N26
\ula|ShiftRight1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~51_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftRight1~50_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight1~50_combout\,
	datad => \ula|ShiftRight0~30_combout\,
	combout => \ula|ShiftRight1~51_combout\);

-- Location: LCCOMB_X58_Y39_N28
\ula|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~0_combout\ = (\ulaB[3]~5_combout\ & (\breg|Mux0~19_combout\)) # (!\ulaB[3]~5_combout\ & ((\ula|ShiftRight1~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux0~19_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ula|ShiftRight1~51_combout\,
	combout => \ula|Selector5~0_combout\);

-- Location: LCCOMB_X57_Y33_N16
\ula|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~1_combout\ = (\ula|Selector2~2_combout\) # ((\ula|ShiftRight0~31_combout\ & (\ula|Selector14~5_combout\ & !\ulaB[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~31_combout\,
	datab => \ula|Selector2~2_combout\,
	datac => \ula|Selector14~5_combout\,
	datad => \ulaB[3]~5_combout\,
	combout => \ula|Selector5~1_combout\);

-- Location: LCCOMB_X60_Y35_N26
\ula|Selector5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~2_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[26]~20_combout\) # ((\breg|Mux5~19_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[26]~20_combout\ $ (\breg|Mux5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[26]~20_combout\,
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \breg|Mux5~19_combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector5~2_combout\);

-- Location: LCCOMB_X60_Y36_N22
\ula|ShiftLeft0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~68_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux12~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux10~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datac => \breg|Mux12~19_combout\,
	datad => \breg|Mux10~19_combout\,
	combout => \ula|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X61_Y36_N30
\ula|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~72_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~68_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftLeft0~71_combout\,
	datad => \ula|ShiftLeft0~68_combout\,
	combout => \ula|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X57_Y32_N10
\ula|Selector4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector4~14_combout\ = (\ulaB[3]~5_combout\) # ((\contr|Mux7~1_combout\ & (\gerador_imm|Selector26~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector26~0_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \breg|Mux59~19_combout\,
	combout => \ula|Selector4~14_combout\);

-- Location: LCCOMB_X60_Y37_N30
\ula|Selector5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~5_combout\ = (\ula|Selector4~5_combout\ & (((\ula|ShiftLeft0~72_combout\) # (\ula|Selector4~14_combout\)))) # (!\ula|Selector4~5_combout\ & (\ula|ShiftLeft0~81_combout\ & ((!\ula|Selector4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~81_combout\,
	datab => \ula|Selector4~5_combout\,
	datac => \ula|ShiftLeft0~72_combout\,
	datad => \ula|Selector4~14_combout\,
	combout => \ula|Selector5~5_combout\);

-- Location: LCCOMB_X56_Y39_N30
\ula|ShiftLeft0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~6_combout\ = (!\ulaB[0]~26_combout\ & ((\ulaB[1]~3_combout\ & ((\breg|Mux31~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux29~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux29~19_combout\,
	datab => \breg|Mux31~19_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftLeft0~6_combout\);

-- Location: LCCOMB_X56_Y39_N8
\ula|ShiftLeft0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~7_combout\ = (\ula|ShiftLeft0~6_combout\) # ((!\ulaB[1]~3_combout\ & (\breg|Mux30~19_combout\ & \ulaB[0]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datab => \breg|Mux30~19_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \ula|ShiftLeft0~6_combout\,
	combout => \ula|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X58_Y39_N6
\ula|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~36_combout\ = (!\ulaB[2]~2_combout\ & ((\ulaB[3]~5_combout\ & (\ula|ShiftLeft0~7_combout\)) # (!\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftLeft0~7_combout\,
	datad => \ula|ShiftLeft0~35_combout\,
	combout => \ula|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X58_Y39_N8
\ula|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~37_combout\ = (\ula|ShiftLeft0~36_combout\) # ((\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~18_combout\ & !\ulaB[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ula|ShiftLeft0~18_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ula|ShiftLeft0~36_combout\,
	combout => \ula|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X60_Y37_N16
\ula|Selector5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~6_combout\ = (\ula|Selector4~14_combout\ & ((\ula|Selector5~5_combout\ & ((\ula|ShiftLeft0~37_combout\))) # (!\ula|Selector5~5_combout\ & (\ula|ShiftLeft0~61_combout\)))) # (!\ula|Selector4~14_combout\ & (\ula|Selector5~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~14_combout\,
	datab => \ula|Selector5~5_combout\,
	datac => \ula|ShiftLeft0~61_combout\,
	datad => \ula|ShiftLeft0~37_combout\,
	combout => \ula|Selector5~6_combout\);

-- Location: LCCOMB_X60_Y35_N0
\ula|Selector5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~3_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~52_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~52_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~52_combout\,
	datad => \ula|Add0~52_combout\,
	combout => \ula|Selector5~3_combout\);

-- Location: LCCOMB_X60_Y35_N22
\ula|Selector5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~4_combout\ = (\ula|Selector5~3_combout\) # ((\ulaB[26]~20_combout\ & (\ula_cnt|opcode.AND_OP~combout\ & \breg|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[26]~20_combout\,
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \breg|Mux5~19_combout\,
	datad => \ula|Selector5~3_combout\,
	combout => \ula|Selector5~4_combout\);

-- Location: LCCOMB_X60_Y35_N20
\ula|Selector5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~7_combout\ = (\ula|Selector5~2_combout\) # ((\ula|Selector5~4_combout\) # ((\ula|Selector0~0_combout\ & \ula|Selector5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector0~0_combout\,
	datab => \ula|Selector5~2_combout\,
	datac => \ula|Selector5~6_combout\,
	datad => \ula|Selector5~4_combout\,
	combout => \ula|Selector5~7_combout\);

-- Location: LCCOMB_X57_Y33_N26
\ula|Selector5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector5~8_combout\ = (\ula|Selector5~1_combout\) # ((\ula|Selector5~7_combout\) # ((!\ula|Selector2~4_combout\ & \ula|Selector5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~4_combout\,
	datab => \ula|Selector5~0_combout\,
	datac => \ula|Selector5~1_combout\,
	datad => \ula|Selector5~7_combout\,
	combout => \ula|Selector5~8_combout\);

-- Location: LCCOMB_X57_Y33_N18
\Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (\contr|Mux4~1_combout\ & ((\gerador_imm|Selector4~1_combout\) # ((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((!\contr|Mux5~3_combout\ & \ula|Selector5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \gerador_imm|Selector4~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector5~8_combout\,
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X56_Y29_N30
\Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux5~0_combout\ & (\pcOld[26]~48_combout\)) # (!\Mux5~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(26)))))) # (!\contr|Mux5~3_combout\ & (((\Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[26]~48_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(26),
	datac => \contr|Mux5~3_combout\,
	datad => \Mux5~0_combout\,
	combout => \Mux5~1_combout\);

-- Location: LCFF_X53_Y32_N5
\breg|XREGS[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][26]~regout\);

-- Location: LCFF_X48_Y29_N3
\breg|XREGS[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][26]~regout\);

-- Location: LCCOMB_X49_Y29_N14
\breg|XREGS[13][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[13][26]~feeder_combout\);

-- Location: LCFF_X49_Y29_N15
\breg|XREGS[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][26]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][26]~regout\);

-- Location: LCCOMB_X49_Y29_N18
\breg|Mux37~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[13][26]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[12][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][26]~regout\,
	datab => \breg|XREGS[13][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux37~17_combout\);

-- Location: LCCOMB_X48_Y29_N2
\breg|Mux37~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux37~17_combout\ & (\breg|XREGS[15][26]~regout\)) # (!\breg|Mux37~17_combout\ & ((\breg|XREGS[14][26]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux37~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[15][26]~regout\,
	datac => \breg|XREGS[14][26]~regout\,
	datad => \breg|Mux37~17_combout\,
	combout => \breg|Mux37~18_combout\);

-- Location: LCCOMB_X52_Y27_N0
\breg|XREGS[11][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[11][26]~feeder_combout\);

-- Location: LCFF_X52_Y27_N1
\breg|XREGS[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][26]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][26]~regout\);

-- Location: LCCOMB_X54_Y27_N26
\breg|XREGS[10][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][26]~feeder_combout\ = \Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux5~1_combout\,
	combout => \breg|XREGS[10][26]~feeder_combout\);

-- Location: LCFF_X54_Y27_N27
\breg|XREGS[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][26]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][26]~regout\);

-- Location: LCCOMB_X49_Y29_N8
\breg|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|XREGS[10][26]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[8][26]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][26]~regout\,
	datab => \breg|XREGS[10][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux37~0_combout\);

-- Location: LCCOMB_X50_Y29_N6
\breg|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux37~0_combout\ & ((\breg|XREGS[11][26]~regout\))) # (!\breg|Mux37~0_combout\ & (\breg|XREGS[9][26]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][26]~regout\,
	datab => \breg|XREGS[11][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux37~0_combout\,
	combout => \breg|Mux37~1_combout\);

-- Location: LCFF_X53_Y29_N25
\breg|XREGS[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][26]~regout\);

-- Location: LCFF_X58_Y29_N5
\breg|XREGS[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][26]~regout\);

-- Location: LCCOMB_X58_Y29_N4
\breg|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][26]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux37~12_combout\);

-- Location: LCCOMB_X58_Y29_N14
\breg|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux37~12_combout\ & ((\breg|XREGS[7][26]~regout\))) # (!\breg|Mux37~12_combout\ & (\breg|XREGS[6][26]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux37~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[6][26]~regout\,
	datac => \breg|Mux37~12_combout\,
	datad => \breg|XREGS[7][26]~regout\,
	combout => \breg|Mux37~13_combout\);

-- Location: LCCOMB_X53_Y29_N2
\breg|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux37~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][26]~regout\)))) # (!\breg|Mux58~7_combout\ & (\breg|Mux58~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|Mux58~8_combout\,
	datac => \breg|XREGS[1][26]~regout\,
	datad => \breg|Mux37~13_combout\,
	combout => \breg|Mux37~14_combout\);

-- Location: LCCOMB_X53_Y29_N24
\breg|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux37~14_combout\ & (\breg|XREGS[3][26]~regout\)) # (!\breg|Mux37~14_combout\ & ((\breg|XREGS[2][26]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux37~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][26]~regout\,
	datab => \breg|Mux58~6_combout\,
	datac => \breg|XREGS[2][26]~regout\,
	datad => \breg|Mux37~14_combout\,
	combout => \breg|Mux37~15_combout\);

-- Location: LCFF_X54_Y25_N13
\breg|XREGS[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][26]~regout\);

-- Location: LCCOMB_X54_Y25_N22
\breg|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][26]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][26]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux37~9_combout\);

-- Location: LCCOMB_X54_Y25_N12
\breg|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux37~9_combout\ & (\breg|XREGS[31][26]~regout\)) # (!\breg|Mux37~9_combout\ & ((\breg|XREGS[27][26]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux37~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[31][26]~regout\,
	datac => \breg|XREGS[27][26]~regout\,
	datad => \breg|Mux37~9_combout\,
	combout => \breg|Mux37~10_combout\);

-- Location: LCFF_X57_Y27_N19
\breg|XREGS[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][26]~regout\);

-- Location: LCFF_X61_Y31_N21
\breg|XREGS[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][26]~regout\);

-- Location: LCCOMB_X61_Y31_N20
\breg|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][26]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[18][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux37~2_combout\);

-- Location: LCCOMB_X61_Y31_N22
\breg|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~3_combout\ = (\breg|Mux37~2_combout\ & (((\breg|XREGS[30][26]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux37~2_combout\ & (\breg|XREGS[26][26]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][26]~regout\,
	datab => \breg|XREGS[30][26]~regout\,
	datac => \breg|Mux37~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux37~3_combout\);

-- Location: LCFF_X59_Y26_N1
\breg|XREGS[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][26]~regout\);

-- Location: LCFF_X59_Y26_N7
\breg|XREGS[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux5~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][26]~regout\);

-- Location: LCCOMB_X59_Y26_N6
\breg|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][26]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][26]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[17][26]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux37~4_combout\);

-- Location: LCCOMB_X59_Y26_N0
\breg|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux37~4_combout\ & (\breg|XREGS[29][26]~regout\)) # (!\breg|Mux37~4_combout\ & ((\breg|XREGS[21][26]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][26]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][26]~regout\,
	datad => \breg|Mux37~4_combout\,
	combout => \breg|Mux37~5_combout\);

-- Location: LCCOMB_X57_Y26_N12
\breg|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[24][26]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[16][26]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][26]~regout\,
	datab => \breg|XREGS[24][26]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux37~6_combout\);

-- Location: LCCOMB_X57_Y26_N8
\breg|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux37~6_combout\ & (\breg|XREGS[28][26]~regout\)) # (!\breg|Mux37~6_combout\ & ((\breg|XREGS[20][26]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[28][26]~regout\,
	datac => \breg|XREGS[20][26]~regout\,
	datad => \breg|Mux37~6_combout\,
	combout => \breg|Mux37~7_combout\);

-- Location: LCCOMB_X53_Y29_N0
\breg|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|Mux37~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux37~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux37~5_combout\,
	datad => \breg|Mux37~7_combout\,
	combout => \breg|Mux37~8_combout\);

-- Location: LCCOMB_X53_Y29_N10
\breg|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux37~8_combout\ & (\breg|Mux37~10_combout\)) # (!\breg|Mux37~8_combout\ & ((\breg|Mux37~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux37~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux37~10_combout\,
	datac => \breg|Mux37~3_combout\,
	datad => \breg|Mux37~8_combout\,
	combout => \breg|Mux37~11_combout\);

-- Location: LCCOMB_X53_Y29_N12
\breg|Mux37~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~16_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\) # ((\breg|Mux37~11_combout\)))) # (!\breg|Mux58~5_combout\ & (!\breg|Mux58~4_combout\ & (\breg|Mux37~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux37~15_combout\,
	datad => \breg|Mux37~11_combout\,
	combout => \breg|Mux37~16_combout\);

-- Location: LCCOMB_X53_Y29_N14
\breg|Mux37~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux37~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux37~16_combout\ & (\breg|Mux37~18_combout\)) # (!\breg|Mux37~16_combout\ & ((\breg|Mux37~1_combout\))))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~4_combout\,
	datab => \breg|Mux37~18_combout\,
	datac => \breg|Mux37~1_combout\,
	datad => \breg|Mux37~16_combout\,
	combout => \breg|Mux37~19_combout\);

-- Location: LCCOMB_X62_Y37_N28
\ula|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~86_combout\ = (\ulaB[0]~26_combout\ & ((\breg|Mux3~19_combout\))) # (!\ulaB[0]~26_combout\ & (\breg|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \breg|Mux2~19_combout\,
	datad => \breg|Mux3~19_combout\,
	combout => \ula|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X58_Y34_N30
\ula|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~77_combout\ = (!\ulaB[0]~26_combout\ & ((\ulaB[1]~3_combout\ & (\breg|Mux8~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux6~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux8~19_combout\,
	datab => \breg|Mux6~19_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \ulaB[0]~26_combout\,
	combout => \ula|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X58_Y34_N24
\ula|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~78_combout\ = (\ula|ShiftLeft0~77_combout\) # ((\ulaB[0]~26_combout\ & \ula|ShiftLeft0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftLeft0~75_combout\,
	datad => \ula|ShiftLeft0~77_combout\,
	combout => \ula|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X62_Y37_N2
\ula|Selector2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~5_combout\ = (\ula|ShiftRight1~67_combout\ & (\ula|ShiftLeft0~86_combout\ & ((!\ula|Selector2~0_combout\)))) # (!\ula|ShiftRight1~67_combout\ & (((\ula|ShiftLeft0~78_combout\) # (\ula|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~67_combout\,
	datab => \ula|ShiftLeft0~86_combout\,
	datac => \ula|ShiftLeft0~78_combout\,
	datad => \ula|Selector2~0_combout\,
	combout => \ula|Selector2~5_combout\);

-- Location: LCCOMB_X62_Y37_N20
\ula|Selector2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~6_combout\ = (\ula|Selector2~0_combout\ & ((\ula|Selector2~5_combout\ & (\ula|ShiftLeft0~70_combout\)) # (!\ula|Selector2~5_combout\ & ((\ula|ShiftLeft0~83_combout\))))) # (!\ula|Selector2~0_combout\ & (((\ula|Selector2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~70_combout\,
	datab => \ula|Selector2~0_combout\,
	datac => \ula|ShiftLeft0~83_combout\,
	datad => \ula|Selector2~5_combout\,
	combout => \ula|Selector2~6_combout\);

-- Location: LCCOMB_X62_Y37_N10
\ula|Selector2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~7_combout\ = (\ula|Selector0~0_combout\ & (\ula|Selector2~6_combout\ & ((!\ulaB[4]~4_combout\) # (!\ula|ShiftRight1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector0~0_combout\,
	datab => \ula|ShiftRight1~44_combout\,
	datac => \ula|Selector2~6_combout\,
	datad => \ulaB[4]~4_combout\,
	combout => \ula|Selector2~7_combout\);

-- Location: LCCOMB_X57_Y38_N8
\ula|Selector18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~3_combout\ = (\ula|ShiftRight0~15_combout\ & \ula|ShiftRight1~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula|ShiftRight0~15_combout\,
	datad => \ula|ShiftRight1~67_combout\,
	combout => \ula|Selector18~3_combout\);

-- Location: LCCOMB_X57_Y38_N20
\ula|Selector2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~9_combout\ = (\ula|Selector2~8_combout\ & (((\ula|Selector18~3_combout\ & \ula|Selector14~5_combout\)) # (!\ula|Selector2~4_combout\))) # (!\ula|Selector2~8_combout\ & (\ula|Selector18~3_combout\ & ((\ula|Selector14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~8_combout\,
	datab => \ula|Selector18~3_combout\,
	datac => \ula|Selector2~4_combout\,
	datad => \ula|Selector14~5_combout\,
	combout => \ula|Selector2~9_combout\);

-- Location: LCCOMB_X56_Y33_N22
\ulaB[29]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[29]~24_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector1~1_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux34~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector1~1_combout\,
	datab => \contr|Mux7~1_combout\,
	datac => \breg|Mux34~19_combout\,
	combout => \ulaB[29]~24_combout\);

-- Location: LCCOMB_X56_Y33_N8
\ula|Selector2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~10_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|Mux2~19_combout\) # ((\ulaB[29]~24_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux2~19_combout\ $ (\ulaB[29]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux2~19_combout\,
	datab => \ulaB[29]~24_combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector2~10_combout\);

-- Location: LCCOMB_X60_Y33_N26
\ula|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~58_combout\ = (\breg|Mux2~19_combout\ & ((\ulaB[29]~24_combout\ & (\ula|Add0~57\ & VCC)) # (!\ulaB[29]~24_combout\ & (!\ula|Add0~57\)))) # (!\breg|Mux2~19_combout\ & ((\ulaB[29]~24_combout\ & (!\ula|Add0~57\)) # (!\ulaB[29]~24_combout\ & 
-- ((\ula|Add0~57\) # (GND)))))
-- \ula|Add0~59\ = CARRY((\breg|Mux2~19_combout\ & (!\ulaB[29]~24_combout\ & !\ula|Add0~57\)) # (!\breg|Mux2~19_combout\ & ((!\ula|Add0~57\) # (!\ulaB[29]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux2~19_combout\,
	datab => \ulaB[29]~24_combout\,
	datad => VCC,
	cin => \ula|Add0~57\,
	combout => \ula|Add0~58_combout\,
	cout => \ula|Add0~59\);

-- Location: LCCOMB_X59_Y33_N26
\ula|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~58_combout\ = (\breg|Mux2~19_combout\ & ((\ulaB[29]~24_combout\ & (!\ula|Add1~57\)) # (!\ulaB[29]~24_combout\ & (\ula|Add1~57\ & VCC)))) # (!\breg|Mux2~19_combout\ & ((\ulaB[29]~24_combout\ & ((\ula|Add1~57\) # (GND))) # (!\ulaB[29]~24_combout\ 
-- & (!\ula|Add1~57\))))
-- \ula|Add1~59\ = CARRY((\breg|Mux2~19_combout\ & (\ulaB[29]~24_combout\ & !\ula|Add1~57\)) # (!\breg|Mux2~19_combout\ & ((\ulaB[29]~24_combout\) # (!\ula|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux2~19_combout\,
	datab => \ulaB[29]~24_combout\,
	datad => VCC,
	cin => \ula|Add1~57\,
	combout => \ula|Add1~58_combout\,
	cout => \ula|Add1~59\);

-- Location: LCCOMB_X60_Y35_N18
\ula|Selector2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~11_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~58_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~58_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~58_combout\,
	datad => \ula|Add1~58_combout\,
	combout => \ula|Selector2~11_combout\);

-- Location: LCCOMB_X56_Y33_N2
\ula|Selector2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~12_combout\ = (\ula|Selector2~11_combout\) # ((\breg|Mux2~19_combout\ & (\ulaB[29]~24_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux2~19_combout\,
	datab => \ulaB[29]~24_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector2~11_combout\,
	combout => \ula|Selector2~12_combout\);

-- Location: LCCOMB_X56_Y33_N28
\ula|Selector2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~13_combout\ = (\ula|Selector2~2_combout\) # ((\ula|Selector2~9_combout\) # ((\ula|Selector2~10_combout\) # (\ula|Selector2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~2_combout\,
	datab => \ula|Selector2~9_combout\,
	datac => \ula|Selector2~10_combout\,
	datad => \ula|Selector2~12_combout\,
	combout => \ula|Selector2~13_combout\);

-- Location: LCCOMB_X56_Y33_N26
\ula|Selector2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector2~14_combout\ = (\ula|Selector2~7_combout\) # ((\ula|Selector2~13_combout\) # ((\ula|ShiftLeft0~47_combout\ & \ula|Selector2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~47_combout\,
	datab => \ula|Selector2~3_combout\,
	datac => \ula|Selector2~7_combout\,
	datad => \ula|Selector2~13_combout\,
	combout => \ula|Selector2~14_combout\);

-- Location: LCCOMB_X56_Y33_N18
\Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\) # ((\mem_d|altsyncram_component|auto_generated|q_a\(29))))) # (!\contr|Mux5~3_combout\ & (!\contr|Mux4~1_combout\ & ((\ula|Selector2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(29),
	datad => \ula|Selector2~14_combout\,
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X56_Y33_N4
\Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux2~0_combout\ & (\pcOld[29]~54_combout\)) # (!\Mux2~0_combout\ & ((\gerador_imm|Selector1~1_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[29]~54_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector1~1_combout\,
	datad => \Mux2~0_combout\,
	combout => \Mux2~1_combout\);

-- Location: LCFF_X48_Y29_N25
\breg|XREGS[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][29]~regout\);

-- Location: LCFF_X48_Y29_N7
\breg|XREGS[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][29]~regout\);

-- Location: LCCOMB_X48_Y29_N6
\breg|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[13][29]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[12][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[12][29]~regout\,
	datac => \breg|XREGS[13][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux2~17_combout\);

-- Location: LCCOMB_X48_Y29_N24
\breg|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux2~17_combout\ & (\breg|XREGS[15][29]~regout\)) # (!\breg|Mux2~17_combout\ & ((\breg|XREGS[14][29]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[14][29]~regout\,
	datad => \breg|Mux2~17_combout\,
	combout => \breg|Mux2~18_combout\);

-- Location: LCCOMB_X56_Y26_N18
\breg|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][29]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[18][29]~regout\,
	combout => \breg|Mux2~0_combout\);

-- Location: LCCOMB_X60_Y28_N26
\breg|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux2~0_combout\ & ((\breg|XREGS[30][29]~regout\))) # (!\breg|Mux2~0_combout\ & (\breg|XREGS[26][29]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[30][29]~regout\,
	datad => \breg|Mux2~0_combout\,
	combout => \breg|Mux2~1_combout\);

-- Location: LCCOMB_X48_Y33_N28
\breg|XREGS[23][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[23][29]~feeder_combout\);

-- Location: LCFF_X48_Y33_N29
\breg|XREGS[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][29]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][29]~regout\);

-- Location: LCCOMB_X48_Y33_N4
\breg|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][29]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[19][29]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][29]~regout\,
	datab => \breg|XREGS[23][29]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux2~7_combout\);

-- Location: LCFF_X49_Y33_N7
\breg|XREGS[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][29]~regout\);

-- Location: LCCOMB_X49_Y33_N6
\breg|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~8_combout\ = (\breg|Mux2~7_combout\ & (((\breg|XREGS[31][29]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux2~7_combout\ & (\breg|XREGS[27][29]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][29]~regout\,
	datab => \breg|Mux2~7_combout\,
	datac => \breg|XREGS[31][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux2~8_combout\);

-- Location: LCCOMB_X59_Y31_N10
\breg|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[25][29]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[17][29]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[17][29]~regout\,
	datac => \breg|XREGS[25][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux2~2_combout\);

-- Location: LCCOMB_X54_Y28_N4
\breg|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux2~2_combout\ & (\breg|XREGS[29][29]~regout\)) # (!\breg|Mux2~2_combout\ & ((\breg|XREGS[21][29]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[21][29]~regout\,
	datad => \breg|Mux2~2_combout\,
	combout => \breg|Mux2~3_combout\);

-- Location: LCCOMB_X57_Y26_N6
\breg|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16)) # (\breg|Mux2~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux2~5_combout\ & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux2~5_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux2~3_combout\,
	combout => \breg|Mux2~6_combout\);

-- Location: LCCOMB_X57_Y26_N24
\breg|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux2~6_combout\ & ((\breg|Mux2~8_combout\))) # (!\breg|Mux2~6_combout\ & (\breg|Mux2~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux2~1_combout\,
	datac => \breg|Mux2~8_combout\,
	datad => \breg|Mux2~6_combout\,
	combout => \breg|Mux2~9_combout\);

-- Location: LCFF_X48_Y30_N11
\breg|XREGS[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][29]~regout\);

-- Location: LCFF_X48_Y30_N1
\breg|XREGS[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][29]~regout\);

-- Location: LCFF_X60_Y27_N3
\breg|XREGS[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][29]~regout\);

-- Location: LCCOMB_X48_Y30_N6
\breg|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[10][29]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[8][29]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[8][29]~regout\,
	datac => \breg|XREGS[10][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux2~10_combout\);

-- Location: LCCOMB_X48_Y30_N10
\breg|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux2~10_combout\ & (\breg|XREGS[11][29]~regout\)) # (!\breg|Mux2~10_combout\ & ((\breg|XREGS[9][29]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][29]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[9][29]~regout\,
	datad => \breg|Mux2~10_combout\,
	combout => \breg|Mux2~11_combout\);

-- Location: LCCOMB_X57_Y28_N2
\breg|XREGS[3][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][29]~feeder_combout\ = \Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~1_combout\,
	combout => \breg|XREGS[3][29]~feeder_combout\);

-- Location: LCFF_X57_Y28_N3
\breg|XREGS[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][29]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][29]~regout\);

-- Location: LCFF_X57_Y30_N9
\breg|XREGS[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][29]~regout\);

-- Location: LCFF_X57_Y29_N13
\breg|XREGS[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux2~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][29]~regout\);

-- Location: LCCOMB_X57_Y30_N6
\breg|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~13_combout\ = (\breg|Mux2~12_combout\ & (((\breg|XREGS[7][29]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux2~12_combout\ & (\breg|XREGS[6][29]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux2~12_combout\,
	datab => \breg|XREGS[6][29]~regout\,
	datac => \breg|XREGS[7][29]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux2~13_combout\);

-- Location: LCCOMB_X57_Y30_N0
\breg|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux2~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][29]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][29]~regout\,
	datab => \breg|Mux24~3_combout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux2~13_combout\,
	combout => \breg|Mux2~14_combout\);

-- Location: LCCOMB_X57_Y26_N30
\breg|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~15_combout\ = (\breg|Mux2~14_combout\ & (((\breg|XREGS[3][29]~regout\) # (!\breg|Mux24~2_combout\)))) # (!\breg|Mux2~14_combout\ & (\breg|XREGS[2][29]~regout\ & ((\breg|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][29]~regout\,
	datab => \breg|XREGS[3][29]~regout\,
	datac => \breg|Mux2~14_combout\,
	datad => \breg|Mux24~2_combout\,
	combout => \breg|Mux2~15_combout\);

-- Location: LCCOMB_X57_Y26_N28
\breg|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~16_combout\ = (\breg|Mux24~0_combout\ & (\breg|Mux24~1_combout\)) # (!\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\ & (\breg|Mux2~11_combout\)) # (!\breg|Mux24~1_combout\ & ((\breg|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux2~11_combout\,
	datad => \breg|Mux2~15_combout\,
	combout => \breg|Mux2~16_combout\);

-- Location: LCCOMB_X57_Y26_N2
\breg|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux2~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux2~16_combout\ & (\breg|Mux2~18_combout\)) # (!\breg|Mux2~16_combout\ & ((\breg|Mux2~9_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux2~18_combout\,
	datac => \breg|Mux2~9_combout\,
	datad => \breg|Mux2~16_combout\,
	combout => \breg|Mux2~19_combout\);

-- Location: LCCOMB_X58_Y35_N4
\ula|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~14_combout\ = (\ulaB[0]~26_combout\ & (\breg|Mux1~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux1~19_combout\,
	datac => \breg|Mux2~19_combout\,
	datad => \ulaB[0]~26_combout\,
	combout => \ula|ShiftRight0~14_combout\);

-- Location: LCCOMB_X58_Y35_N14
\ula|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~15_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux0~19_combout\ & (!\ulaB[0]~26_combout\))) # (!\ulaB[1]~3_combout\ & (((\ula|ShiftRight0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux0~19_combout\,
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight0~14_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftRight0~15_combout\);

-- Location: LCCOMB_X58_Y39_N0
\ula|ShiftRight1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~45_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftRight0~16_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftRight1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~14_combout\,
	datab => \ulaB[0]~26_combout\,
	datad => \ula|ShiftRight0~16_combout\,
	combout => \ula|ShiftRight1~45_combout\);

-- Location: LCCOMB_X59_Y38_N20
\ula|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~40_combout\ = (!\ulaB[3]~5_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight1~45_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight1~45_combout\,
	datad => \ula|ShiftRight1~41_combout\,
	combout => \ula|ShiftRight0~40_combout\);

-- Location: LCCOMB_X57_Y38_N18
\ula|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~41_combout\ = (\ula|ShiftRight0~40_combout\) # ((\ula|ShiftRight0~45_combout\ & \ula|ShiftRight0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~45_combout\,
	datac => \ula|ShiftRight0~15_combout\,
	datad => \ula|ShiftRight0~40_combout\,
	combout => \ula|ShiftRight0~41_combout\);

-- Location: LCCOMB_X57_Y38_N26
\ula|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~1_combout\ = (\ula|ShiftRight1~60_combout\ & (((\ula|Selector14~5_combout\ & \ula|ShiftRight0~41_combout\)) # (!\ula|Selector2~4_combout\))) # (!\ula|ShiftRight1~60_combout\ & (\ula|Selector14~5_combout\ & 
-- ((\ula|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~60_combout\,
	datab => \ula|Selector14~5_combout\,
	datac => \ula|Selector2~4_combout\,
	datad => \ula|ShiftRight0~41_combout\,
	combout => \ula|Selector10~1_combout\);

-- Location: LCCOMB_X54_Y37_N20
\ula|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~2_combout\ = (\ula|Selector2~2_combout\) # ((\ula|Selector10~1_combout\) # ((\ula|Selector11~2_combout\ & \ula|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector11~2_combout\,
	datab => \ula|ShiftLeft0~16_combout\,
	datac => \ula|Selector2~2_combout\,
	datad => \ula|Selector10~1_combout\,
	combout => \ula|Selector10~2_combout\);

-- Location: LCCOMB_X62_Y36_N16
\ula|ShiftLeft0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~57_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~53_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datab => \ula|ShiftLeft0~53_combout\,
	datad => \ula|ShiftLeft0~56_combout\,
	combout => \ula|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X61_Y36_N28
\ula|ShiftLeft0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~69_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~65_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftLeft0~65_combout\,
	datad => \ula|ShiftLeft0~68_combout\,
	combout => \ula|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X62_Y37_N12
\ula|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~70_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~57_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~57_combout\,
	datad => \ula|ShiftLeft0~69_combout\,
	combout => \ula|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X58_Y33_N28
\ulaB[21]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[21]~17_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector9~1_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|Mux42~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux42~19_combout\,
	datab => \gerador_imm|Selector9~1_combout\,
	datad => \contr|Mux7~1_combout\,
	combout => \ulaB[21]~17_combout\);

-- Location: LCCOMB_X54_Y38_N26
\ula|Selector10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~4_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~42_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~42_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~42_combout\,
	datad => \ula|Add0~42_combout\,
	combout => \ula|Selector10~4_combout\);

-- Location: LCCOMB_X54_Y38_N16
\ula|Selector10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~5_combout\ = (\ula|Selector10~4_combout\) # ((\breg|Mux10~19_combout\ & (\ulaB[21]~17_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux10~19_combout\,
	datab => \ulaB[21]~17_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector10~4_combout\,
	combout => \ula|Selector10~5_combout\);

-- Location: LCCOMB_X54_Y37_N30
\ula|Selector10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~6_combout\ = (\ula|Selector10~3_combout\) # ((\ula|Selector10~5_combout\) # ((\ula|ShiftLeft0~70_combout\ & \ula|Selector14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector10~3_combout\,
	datab => \ula|ShiftLeft0~70_combout\,
	datac => \ula|Selector10~5_combout\,
	datad => \ula|Selector14~0_combout\,
	combout => \ula|Selector10~6_combout\);

-- Location: LCCOMB_X54_Y37_N28
\ula|Selector10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector10~7_combout\ = (\ula|Selector10~2_combout\) # ((\ula|Selector10~6_combout\) # ((\ula|Selector8~1_combout\ & \ula|Selector10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector8~1_combout\,
	datab => \ula|Selector10~0_combout\,
	datac => \ula|Selector10~2_combout\,
	datad => \ula|Selector10~6_combout\,
	combout => \ula|Selector10~7_combout\);

-- Location: LCCOMB_X51_Y37_N6
\PC[20]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[20]~66_combout\ = (PC(20) & (\PC[19]~65\ $ (GND))) # (!PC(20) & (!\PC[19]~65\ & VCC))
-- \PC[20]~67\ = CARRY((PC(20) & !\PC[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(20),
	datad => VCC,
	cin => \PC[19]~65\,
	combout => \PC[20]~66_combout\,
	cout => \PC[20]~67\);

-- Location: LCFF_X50_Y33_N21
\breg|XREGS[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux27~1_combout\,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][4]~regout\);

-- Location: LCCOMB_X61_Y30_N26
\breg|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[9][4]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[8][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[8][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux27~0_combout\);

-- Location: LCCOMB_X61_Y30_N24
\breg|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux27~0_combout\ & ((\breg|XREGS[11][4]~regout\))) # (!\breg|Mux27~0_combout\ & (\breg|XREGS[10][4]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][4]~regout\,
	datab => \breg|XREGS[11][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux27~0_combout\,
	combout => \breg|Mux27~1_combout\);

-- Location: LCCOMB_X49_Y26_N0
\breg|XREGS[31][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[31][4]~feeder_combout\);

-- Location: LCFF_X49_Y26_N1
\breg|XREGS[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][4]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][4]~regout\);

-- Location: LCCOMB_X48_Y28_N4
\breg|XREGS[23][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[23][4]~feeder_combout\);

-- Location: LCFF_X48_Y28_N5
\breg|XREGS[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][4]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][4]~regout\);

-- Location: LCCOMB_X50_Y27_N12
\breg|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[23][4]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][4]~regout\,
	datab => \breg|XREGS[23][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux27~9_combout\);

-- Location: LCCOMB_X54_Y31_N0
\breg|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux27~9_combout\ & ((\breg|XREGS[31][4]~regout\))) # (!\breg|Mux27~9_combout\ & (\breg|XREGS[27][4]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][4]~regout\,
	datab => \breg|XREGS[31][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux27~9_combout\,
	combout => \breg|Mux27~10_combout\);

-- Location: LCFF_X51_Y32_N17
\breg|XREGS[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][4]~regout\);

-- Location: LCFF_X51_Y32_N31
\breg|XREGS[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][4]~regout\);

-- Location: LCCOMB_X61_Y30_N6
\breg|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][4]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][4]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][4]~regout\,
	datab => \breg|XREGS[17][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux27~2_combout\);

-- Location: LCCOMB_X54_Y31_N24
\breg|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux27~2_combout\ & (\breg|XREGS[29][4]~regout\)) # (!\breg|Mux27~2_combout\ & ((\breg|XREGS[21][4]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[21][4]~regout\,
	datad => \breg|Mux27~2_combout\,
	combout => \breg|Mux27~3_combout\);

-- Location: LCFF_X60_Y31_N1
\breg|XREGS[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][4]~regout\);

-- Location: LCCOMB_X58_Y27_N8
\breg|XREGS[24][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[24][4]~feeder_combout\);

-- Location: LCFF_X58_Y27_N9
\breg|XREGS[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][4]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][4]~regout\);

-- Location: LCCOMB_X54_Y31_N14
\breg|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][4]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][4]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[24][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux27~6_combout\);

-- Location: LCCOMB_X54_Y31_N4
\breg|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~7_combout\ = (\breg|Mux27~6_combout\ & ((\breg|XREGS[28][4]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|Mux27~6_combout\ & (((\breg|XREGS[20][4]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][4]~regout\,
	datab => \breg|XREGS[20][4]~regout\,
	datac => \breg|Mux27~6_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux27~7_combout\);

-- Location: LCFF_X51_Y28_N29
\breg|XREGS[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][4]~regout\);

-- Location: LCFF_X51_Y28_N11
\breg|XREGS[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][4]~regout\);

-- Location: LCCOMB_X51_Y28_N10
\breg|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[22][4]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[18][4]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[18][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux27~4_combout\);

-- Location: LCCOMB_X51_Y28_N28
\breg|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux27~4_combout\ & (\breg|XREGS[30][4]~regout\)) # (!\breg|Mux27~4_combout\ & ((\breg|XREGS[26][4]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[26][4]~regout\,
	datad => \breg|Mux27~4_combout\,
	combout => \breg|Mux27~5_combout\);

-- Location: LCCOMB_X54_Y31_N6
\breg|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|Mux27~5_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux27~7_combout\,
	datad => \breg|Mux27~5_combout\,
	combout => \breg|Mux27~8_combout\);

-- Location: LCCOMB_X54_Y31_N18
\breg|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux27~8_combout\ & (\breg|Mux27~10_combout\)) # (!\breg|Mux27~8_combout\ & ((\breg|Mux27~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|Mux27~10_combout\,
	datac => \breg|Mux27~3_combout\,
	datad => \breg|Mux27~8_combout\,
	combout => \breg|Mux27~11_combout\);

-- Location: LCFF_X50_Y31_N1
\breg|XREGS[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][4]~regout\);

-- Location: LCCOMB_X47_Y30_N14
\breg|XREGS[7][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[7][4]~feeder_combout\);

-- Location: LCFF_X47_Y30_N15
\breg|XREGS[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][4]~feeder_combout\,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][4]~regout\);

-- Location: LCFF_X50_Y30_N23
\breg|XREGS[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][4]~regout\);

-- Location: LCCOMB_X50_Y30_N20
\breg|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[6][4]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][4]~regout\,
	datab => \breg|XREGS[4][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux27~12_combout\);

-- Location: LCCOMB_X47_Y30_N0
\breg|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux27~12_combout\ & ((\breg|XREGS[7][4]~regout\))) # (!\breg|Mux27~12_combout\ & (\breg|XREGS[5][4]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][4]~regout\,
	datab => \breg|XREGS[7][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux27~12_combout\,
	combout => \breg|Mux27~13_combout\);

-- Location: LCCOMB_X50_Y31_N6
\breg|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux27~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][4]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][4]~regout\,
	datab => \breg|Mux24~3_combout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux27~13_combout\,
	combout => \breg|Mux27~14_combout\);

-- Location: LCCOMB_X50_Y31_N20
\breg|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux27~14_combout\ & ((\breg|XREGS[3][4]~regout\))) # (!\breg|Mux27~14_combout\ & (\breg|XREGS[2][4]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][4]~regout\,
	datab => \breg|XREGS[3][4]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux27~14_combout\,
	combout => \breg|Mux27~15_combout\);

-- Location: LCCOMB_X54_Y31_N8
\breg|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~16_combout\ = (\breg|Mux24~1_combout\ & (((\breg|Mux24~0_combout\)))) # (!\breg|Mux24~1_combout\ & ((\breg|Mux24~0_combout\ & (\breg|Mux27~11_combout\)) # (!\breg|Mux24~0_combout\ & ((\breg|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~1_combout\,
	datab => \breg|Mux27~11_combout\,
	datac => \breg|Mux24~0_combout\,
	datad => \breg|Mux27~15_combout\,
	combout => \breg|Mux27~16_combout\);

-- Location: LCCOMB_X48_Y29_N16
\breg|XREGS[14][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[14][4]~feeder_combout\);

-- Location: LCFF_X48_Y29_N17
\breg|XREGS[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][4]~feeder_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][4]~regout\);

-- Location: LCFF_X59_Y28_N31
\breg|XREGS[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][4]~regout\);

-- Location: LCCOMB_X59_Y28_N30
\breg|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[14][4]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[12][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[14][4]~regout\,
	datac => \breg|XREGS[12][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux27~17_combout\);

-- Location: LCFF_X59_Y28_N9
\breg|XREGS[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][4]~regout\);

-- Location: LCCOMB_X48_Y29_N18
\breg|XREGS[13][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[13][4]~feeder_combout\);

-- Location: LCFF_X48_Y29_N19
\breg|XREGS[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][4]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][4]~regout\);

-- Location: LCCOMB_X59_Y28_N8
\breg|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux27~17_combout\ & (\breg|XREGS[15][4]~regout\)) # (!\breg|Mux27~17_combout\ & ((\breg|XREGS[13][4]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux27~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|Mux27~17_combout\,
	datac => \breg|XREGS[15][4]~regout\,
	datad => \breg|XREGS[13][4]~regout\,
	combout => \breg|Mux27~18_combout\);

-- Location: LCCOMB_X54_Y31_N2
\breg|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux27~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux27~16_combout\ & ((\breg|Mux27~18_combout\))) # (!\breg|Mux27~16_combout\ & (\breg|Mux27~1_combout\)))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~1_combout\,
	datab => \breg|Mux27~1_combout\,
	datac => \breg|Mux27~16_combout\,
	datad => \breg|Mux27~18_combout\,
	combout => \breg|Mux27~19_combout\);

-- Location: LCCOMB_X58_Y31_N2
\ula|ShiftLeft0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~11_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux29~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux27~19_combout\,
	datac => \breg|Mux29~19_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X58_Y31_N30
\ula|ShiftLeft0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~12_combout\ = (\ula|ShiftLeft0~10_combout\) # ((!\ulaB[0]~26_combout\ & \ula|ShiftLeft0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~10_combout\,
	datab => \ulaB[0]~26_combout\,
	datad => \ula|ShiftLeft0~11_combout\,
	combout => \ula|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X54_Y35_N16
\ula|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~26_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~22_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftLeft0~22_combout\,
	datad => \ula|ShiftLeft0~25_combout\,
	combout => \ula|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X59_Y35_N6
\ula|Selector15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~6_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~12_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~12_combout\,
	datad => \ula|ShiftLeft0~26_combout\,
	combout => \ula|Selector15~6_combout\);

-- Location: LCCOMB_X57_Y35_N16
\ula|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~27_combout\ = (\breg|Mux31~19_combout\ & (!\ulaB[2]~2_combout\ & (!\ulaB[0]~26_combout\ & !\ulaB[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux31~19_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X57_Y35_N2
\ula|Selector15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~5_combout\ = (!\ulaB[3]~5_combout\ & ((\ulaB[4]~4_combout\ & (\ula|ShiftLeft0~27_combout\)) # (!\ulaB[4]~4_combout\ & ((\ula|ShiftLeft0~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula|ShiftLeft0~27_combout\,
	datad => \ula|ShiftLeft0~55_combout\,
	combout => \ula|Selector15~5_combout\);

-- Location: LCCOMB_X57_Y35_N8
\ula|Selector15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~7_combout\ = (\ula|Selector15~5_combout\) # ((\ulaB[3]~5_combout\ & (!\ulaB[4]~4_combout\ & \ula|Selector15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula|Selector15~6_combout\,
	datad => \ula|Selector15~5_combout\,
	combout => \ula|Selector15~7_combout\);

-- Location: LCCOMB_X61_Y35_N12
\ula|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~1_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~32_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~32_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Add0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add0~32_combout\,
	datad => \ula|Add1~32_combout\,
	combout => \ula|Selector15~1_combout\);

-- Location: LCCOMB_X61_Y35_N10
\ula|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~2_combout\ = (\ula|Selector15~1_combout\) # ((\breg|Mux15~19_combout\ & (\ula_cnt|opcode.AND_OP~combout\ & \ulaB[16]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux15~19_combout\,
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \ulaB[16]~11_combout\,
	datad => \ula|Selector15~1_combout\,
	combout => \ula|Selector15~2_combout\);

-- Location: LCCOMB_X58_Y32_N20
\ula|ShiftRight1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~19_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux9~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~3_combout\,
	datac => \breg|Mux11~19_combout\,
	datad => \breg|Mux9~19_combout\,
	combout => \ula|ShiftRight1~19_combout\);

-- Location: LCCOMB_X58_Y32_N26
\ula|ShiftRight1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~20_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftRight1~18_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftRight1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight1~19_combout\,
	datad => \ula|ShiftRight1~18_combout\,
	combout => \ula|ShiftRight1~20_combout\);

-- Location: LCCOMB_X59_Y36_N26
\ula|ShiftRight1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~21_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux12~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~3_combout\,
	datac => \breg|Mux14~19_combout\,
	datad => \breg|Mux12~19_combout\,
	combout => \ula|ShiftRight1~21_combout\);

-- Location: LCCOMB_X56_Y35_N18
\ula|ShiftRight1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~23_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftRight1~21_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftRight1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight1~21_combout\,
	datad => \ula|ShiftRight1~22_combout\,
	combout => \ula|ShiftRight1~23_combout\);

-- Location: LCCOMB_X57_Y35_N22
\ula|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~0_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftRight1~20_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight1~20_combout\,
	datad => \ula|ShiftRight1~23_combout\,
	combout => \ula|Selector23~0_combout\);

-- Location: LCCOMB_X58_Y39_N20
\ula|ShiftRight1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~12_combout\ = (!\ulaB[1]~3_combout\ & ((\ulaB[0]~26_combout\ & (\breg|Mux2~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux3~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux2~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \breg|Mux3~19_combout\,
	datad => \ulaB[0]~26_combout\,
	combout => \ula|ShiftRight1~12_combout\);

-- Location: LCCOMB_X58_Y39_N26
\ula|ShiftRight1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~13_combout\ = (\ula|ShiftRight1~12_combout\) # ((\ulaB[1]~3_combout\ & \ula|ShiftRight0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~3_combout\,
	datac => \ula|ShiftRight1~12_combout\,
	datad => \ula|ShiftRight0~4_combout\,
	combout => \ula|ShiftRight1~13_combout\);

-- Location: LCCOMB_X58_Y32_N0
\ula|ShiftRight1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~15_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux5~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux7~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datad => \breg|Mux5~19_combout\,
	combout => \ula|ShiftRight1~15_combout\);

-- Location: LCCOMB_X58_Y39_N12
\ula|ShiftRight1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~14_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux4~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux6~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux6~19_combout\,
	datac => \breg|Mux4~19_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftRight1~14_combout\);

-- Location: LCCOMB_X58_Y32_N30
\ula|ShiftRight1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~16_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftRight1~14_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftRight1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~15_combout\,
	datac => \ula|ShiftRight1~14_combout\,
	datad => \ulaB[0]~26_combout\,
	combout => \ula|ShiftRight1~16_combout\);

-- Location: LCCOMB_X57_Y35_N24
\ula|ShiftRight1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~17_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftRight1~13_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight1~13_combout\,
	datad => \ula|ShiftRight1~16_combout\,
	combout => \ula|ShiftRight1~17_combout\);

-- Location: LCCOMB_X57_Y34_N30
\ula|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~1_combout\ = (\ula|ShiftRight1~6_combout\ & (!\ulaB[4]~4_combout\ & (\ula|ShiftRight1~11_combout\ & \ula|Selector31~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~6_combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula|ShiftRight1~11_combout\,
	datad => \ula|Selector31~11_combout\,
	combout => \ula|Selector17~1_combout\);

-- Location: LCCOMB_X57_Y35_N6
\ula|Selector15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~3_combout\ = (\ula|Selector17~1_combout\ & ((\ulaB[3]~5_combout\ & ((\ula|ShiftRight1~17_combout\))) # (!\ulaB[3]~5_combout\ & (\ula|Selector23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula|Selector23~0_combout\,
	datac => \ula|ShiftRight1~17_combout\,
	datad => \ula|Selector17~1_combout\,
	combout => \ula|Selector15~3_combout\);

-- Location: LCCOMB_X57_Y35_N0
\ula|Selector15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~4_combout\ = (\ula|Selector15~0_combout\) # ((\ula|Selector2~2_combout\) # ((\ula|Selector15~2_combout\) # (\ula|Selector15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector15~0_combout\,
	datab => \ula|Selector2~2_combout\,
	datac => \ula|Selector15~2_combout\,
	datad => \ula|Selector15~3_combout\,
	combout => \ula|Selector15~4_combout\);

-- Location: LCCOMB_X57_Y35_N18
\ula|Selector15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector15~8_combout\ = (\ula|Selector15~4_combout\) # ((\ula|Selector0~0_combout\ & \ula|Selector15~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector0~0_combout\,
	datac => \ula|Selector15~7_combout\,
	datad => \ula|Selector15~4_combout\,
	combout => \ula|Selector15~8_combout\);

-- Location: LCCOMB_X53_Y38_N22
\pcJalr[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[11]~20_combout\ = (PC(11) & ((\ula|Selector20~8_combout\ & (\pcJalr[10]~19\ & VCC)) # (!\ula|Selector20~8_combout\ & (!\pcJalr[10]~19\)))) # (!PC(11) & ((\ula|Selector20~8_combout\ & (!\pcJalr[10]~19\)) # (!\ula|Selector20~8_combout\ & 
-- ((\pcJalr[10]~19\) # (GND)))))
-- \pcJalr[11]~21\ = CARRY((PC(11) & (!\ula|Selector20~8_combout\ & !\pcJalr[10]~19\)) # (!PC(11) & ((!\pcJalr[10]~19\) # (!\ula|Selector20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(11),
	datab => \ula|Selector20~8_combout\,
	datad => VCC,
	cin => \pcJalr[10]~19\,
	combout => \pcJalr[11]~20_combout\,
	cout => \pcJalr[11]~21\);

-- Location: LCCOMB_X53_Y38_N24
\pcJalr[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[12]~22_combout\ = ((\ula|Selector19~9_combout\ $ (PC(12) $ (!\pcJalr[11]~21\)))) # (GND)
-- \pcJalr[12]~23\ = CARRY((\ula|Selector19~9_combout\ & ((PC(12)) # (!\pcJalr[11]~21\))) # (!\ula|Selector19~9_combout\ & (PC(12) & !\pcJalr[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector19~9_combout\,
	datab => PC(12),
	datad => VCC,
	cin => \pcJalr[11]~21\,
	combout => \pcJalr[12]~22_combout\,
	cout => \pcJalr[12]~23\);

-- Location: LCCOMB_X53_Y38_N26
\pcJalr[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[13]~24_combout\ = (PC(13) & ((\ula|Selector18~10_combout\ & (\pcJalr[12]~23\ & VCC)) # (!\ula|Selector18~10_combout\ & (!\pcJalr[12]~23\)))) # (!PC(13) & ((\ula|Selector18~10_combout\ & (!\pcJalr[12]~23\)) # (!\ula|Selector18~10_combout\ & 
-- ((\pcJalr[12]~23\) # (GND)))))
-- \pcJalr[13]~25\ = CARRY((PC(13) & (!\ula|Selector18~10_combout\ & !\pcJalr[12]~23\)) # (!PC(13) & ((!\pcJalr[12]~23\) # (!\ula|Selector18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(13),
	datab => \ula|Selector18~10_combout\,
	datad => VCC,
	cin => \pcJalr[12]~23\,
	combout => \pcJalr[13]~24_combout\,
	cout => \pcJalr[13]~25\);

-- Location: LCCOMB_X53_Y38_N28
\pcJalr[14]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[14]~26_combout\ = ((\ula|Selector17~15_combout\ $ (PC(14) $ (!\pcJalr[13]~25\)))) # (GND)
-- \pcJalr[14]~27\ = CARRY((\ula|Selector17~15_combout\ & ((PC(14)) # (!\pcJalr[13]~25\))) # (!\ula|Selector17~15_combout\ & (PC(14) & !\pcJalr[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~15_combout\,
	datab => PC(14),
	datad => VCC,
	cin => \pcJalr[13]~25\,
	combout => \pcJalr[14]~26_combout\,
	cout => \pcJalr[14]~27\);

-- Location: LCCOMB_X53_Y38_N30
\pcJalr[15]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[15]~28_combout\ = (PC(15) & ((\ula|Selector16~9_combout\ & (\pcJalr[14]~27\ & VCC)) # (!\ula|Selector16~9_combout\ & (!\pcJalr[14]~27\)))) # (!PC(15) & ((\ula|Selector16~9_combout\ & (!\pcJalr[14]~27\)) # (!\ula|Selector16~9_combout\ & 
-- ((\pcJalr[14]~27\) # (GND)))))
-- \pcJalr[15]~29\ = CARRY((PC(15) & (!\ula|Selector16~9_combout\ & !\pcJalr[14]~27\)) # (!PC(15) & ((!\pcJalr[14]~27\) # (!\ula|Selector16~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(15),
	datab => \ula|Selector16~9_combout\,
	datad => VCC,
	cin => \pcJalr[14]~27\,
	combout => \pcJalr[15]~28_combout\,
	cout => \pcJalr[15]~29\);

-- Location: LCCOMB_X53_Y37_N0
\pcJalr[16]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[16]~30_combout\ = ((PC(16) $ (\ula|Selector15~8_combout\ $ (!\pcJalr[15]~29\)))) # (GND)
-- \pcJalr[16]~31\ = CARRY((PC(16) & ((\ula|Selector15~8_combout\) # (!\pcJalr[15]~29\))) # (!PC(16) & (\ula|Selector15~8_combout\ & !\pcJalr[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(16),
	datab => \ula|Selector15~8_combout\,
	datad => VCC,
	cin => \pcJalr[15]~29\,
	combout => \pcJalr[16]~30_combout\,
	cout => \pcJalr[16]~31\);

-- Location: LCCOMB_X53_Y37_N2
\pcJalr[17]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[17]~32_combout\ = (\ula|Selector14~11_combout\ & ((PC(17) & (\pcJalr[16]~31\ & VCC)) # (!PC(17) & (!\pcJalr[16]~31\)))) # (!\ula|Selector14~11_combout\ & ((PC(17) & (!\pcJalr[16]~31\)) # (!PC(17) & ((\pcJalr[16]~31\) # (GND)))))
-- \pcJalr[17]~33\ = CARRY((\ula|Selector14~11_combout\ & (!PC(17) & !\pcJalr[16]~31\)) # (!\ula|Selector14~11_combout\ & ((!\pcJalr[16]~31\) # (!PC(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~11_combout\,
	datab => PC(17),
	datad => VCC,
	cin => \pcJalr[16]~31\,
	combout => \pcJalr[17]~32_combout\,
	cout => \pcJalr[17]~33\);

-- Location: LCCOMB_X53_Y37_N4
\pcJalr[18]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[18]~34_combout\ = ((PC(18) $ (\ula|Selector13~9_combout\ $ (!\pcJalr[17]~33\)))) # (GND)
-- \pcJalr[18]~35\ = CARRY((PC(18) & ((\ula|Selector13~9_combout\) # (!\pcJalr[17]~33\))) # (!PC(18) & (\ula|Selector13~9_combout\ & !\pcJalr[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(18),
	datab => \ula|Selector13~9_combout\,
	datad => VCC,
	cin => \pcJalr[17]~33\,
	combout => \pcJalr[18]~34_combout\,
	cout => \pcJalr[18]~35\);

-- Location: LCCOMB_X53_Y37_N6
\pcJalr[19]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[19]~36_combout\ = (PC(19) & ((\ula|Selector12~8_combout\ & (\pcJalr[18]~35\ & VCC)) # (!\ula|Selector12~8_combout\ & (!\pcJalr[18]~35\)))) # (!PC(19) & ((\ula|Selector12~8_combout\ & (!\pcJalr[18]~35\)) # (!\ula|Selector12~8_combout\ & 
-- ((\pcJalr[18]~35\) # (GND)))))
-- \pcJalr[19]~37\ = CARRY((PC(19) & (!\ula|Selector12~8_combout\ & !\pcJalr[18]~35\)) # (!PC(19) & ((!\pcJalr[18]~35\) # (!\ula|Selector12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(19),
	datab => \ula|Selector12~8_combout\,
	datad => VCC,
	cin => \pcJalr[18]~35\,
	combout => \pcJalr[19]~36_combout\,
	cout => \pcJalr[19]~37\);

-- Location: LCCOMB_X53_Y37_N8
\pcJalr[20]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[20]~38_combout\ = ((\ula|Selector11~8_combout\ $ (PC(20) $ (!\pcJalr[19]~37\)))) # (GND)
-- \pcJalr[20]~39\ = CARRY((\ula|Selector11~8_combout\ & ((PC(20)) # (!\pcJalr[19]~37\))) # (!\ula|Selector11~8_combout\ & (PC(20) & !\pcJalr[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector11~8_combout\,
	datab => PC(20),
	datad => VCC,
	cin => \pcJalr[19]~37\,
	combout => \pcJalr[20]~38_combout\,
	cout => \pcJalr[20]~39\);

-- Location: LCCOMB_X58_Y33_N10
\gerador_imm|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector10~1_combout\ = (\gerador_imm|Selector10~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector10~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \gerador_imm|Selector0~0_combout\,
	combout => \gerador_imm|Selector10~1_combout\);

-- Location: LCCOMB_X57_Y32_N4
\gerador_imm|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector14~2_combout\ = (\gerador_imm|Selector11~2_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\gerador_imm|Mux6~1_combout\) # (\gerador_imm|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector11~2_combout\,
	datab => \gerador_imm|Mux6~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \gerador_imm|Mux5~2_combout\,
	combout => \gerador_imm|Selector14~2_combout\);

-- Location: LCCOMB_X49_Y38_N28
\pcBranch[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[14]~28_combout\ = ((\gerador_imm|Selector16~2_combout\ $ (PC(14) $ (!\pcBranch[13]~27\)))) # (GND)
-- \pcBranch[14]~29\ = CARRY((\gerador_imm|Selector16~2_combout\ & ((PC(14)) # (!\pcBranch[13]~27\))) # (!\gerador_imm|Selector16~2_combout\ & (PC(14) & !\pcBranch[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector16~2_combout\,
	datab => PC(14),
	datad => VCC,
	cin => \pcBranch[13]~27\,
	combout => \pcBranch[14]~28_combout\,
	cout => \pcBranch[14]~29\);

-- Location: LCCOMB_X49_Y38_N30
\pcBranch[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[15]~30_combout\ = (\gerador_imm|Selector15~2_combout\ & ((PC(15) & (\pcBranch[14]~29\ & VCC)) # (!PC(15) & (!\pcBranch[14]~29\)))) # (!\gerador_imm|Selector15~2_combout\ & ((PC(15) & (!\pcBranch[14]~29\)) # (!PC(15) & ((\pcBranch[14]~29\) # 
-- (GND)))))
-- \pcBranch[15]~31\ = CARRY((\gerador_imm|Selector15~2_combout\ & (!PC(15) & !\pcBranch[14]~29\)) # (!\gerador_imm|Selector15~2_combout\ & ((!\pcBranch[14]~29\) # (!PC(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector15~2_combout\,
	datab => PC(15),
	datad => VCC,
	cin => \pcBranch[14]~29\,
	combout => \pcBranch[15]~30_combout\,
	cout => \pcBranch[15]~31\);

-- Location: LCCOMB_X49_Y37_N4
\pcBranch[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[18]~36_combout\ = ((\gerador_imm|Selector12~2_combout\ $ (PC(18) $ (!\pcBranch[17]~35\)))) # (GND)
-- \pcBranch[18]~37\ = CARRY((\gerador_imm|Selector12~2_combout\ & ((PC(18)) # (!\pcBranch[17]~35\))) # (!\gerador_imm|Selector12~2_combout\ & (PC(18) & !\pcBranch[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector12~2_combout\,
	datab => PC(18),
	datad => VCC,
	cin => \pcBranch[17]~35\,
	combout => \pcBranch[18]~36_combout\,
	cout => \pcBranch[18]~37\);

-- Location: LCCOMB_X49_Y37_N6
\pcBranch[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[19]~38_combout\ = (PC(19) & ((\gerador_imm|Selector11~3_combout\ & (\pcBranch[18]~37\ & VCC)) # (!\gerador_imm|Selector11~3_combout\ & (!\pcBranch[18]~37\)))) # (!PC(19) & ((\gerador_imm|Selector11~3_combout\ & (!\pcBranch[18]~37\)) # 
-- (!\gerador_imm|Selector11~3_combout\ & ((\pcBranch[18]~37\) # (GND)))))
-- \pcBranch[19]~39\ = CARRY((PC(19) & (!\gerador_imm|Selector11~3_combout\ & !\pcBranch[18]~37\)) # (!PC(19) & ((!\pcBranch[18]~37\) # (!\gerador_imm|Selector11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(19),
	datab => \gerador_imm|Selector11~3_combout\,
	datad => VCC,
	cin => \pcBranch[18]~37\,
	combout => \pcBranch[19]~38_combout\,
	cout => \pcBranch[19]~39\);

-- Location: LCCOMB_X49_Y37_N8
\pcBranch[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[20]~40_combout\ = ((PC(20) $ (\gerador_imm|Selector10~1_combout\ $ (!\pcBranch[19]~39\)))) # (GND)
-- \pcBranch[20]~41\ = CARRY((PC(20) & ((\gerador_imm|Selector10~1_combout\) # (!\pcBranch[19]~39\))) # (!PC(20) & (\gerador_imm|Selector10~1_combout\ & !\pcBranch[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(20),
	datab => \gerador_imm|Selector10~1_combout\,
	datad => VCC,
	cin => \pcBranch[19]~39\,
	combout => \pcBranch[20]~40_combout\,
	cout => \pcBranch[20]~41\);

-- Location: LCCOMB_X52_Y37_N6
\Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~20_combout\ = (\contr|Mux2~2_combout\ & (\pcJalr[20]~38_combout\)) # (!\contr|Mux2~2_combout\ & ((\pcBranch[20]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcJalr[20]~38_combout\,
	datad => \pcBranch[20]~40_combout\,
	combout => \Add2~20_combout\);

-- Location: LCCOMB_X53_Y35_N6
\branchCond[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \branchCond[0]~1_combout\ = (\branchCond[0]~0_combout\ & ((\ula|Selector31~10_combout\) # ((\gerador_imm|Mux5~0_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \branchCond[0]~0_combout\,
	datab => \gerador_imm|Mux5~0_combout\,
	datac => \ula|Selector31~10_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	combout => \branchCond[0]~1_combout\);

-- Location: LCFF_X51_Y37_N7
\PC[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[20]~66_combout\,
	sdata => \Add2~20_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(20));

-- Location: LCCOMB_X53_Y37_N10
\pcJalr[21]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[21]~40_combout\ = (PC(21) & ((\ula|Selector10~7_combout\ & (\pcJalr[20]~39\ & VCC)) # (!\ula|Selector10~7_combout\ & (!\pcJalr[20]~39\)))) # (!PC(21) & ((\ula|Selector10~7_combout\ & (!\pcJalr[20]~39\)) # (!\ula|Selector10~7_combout\ & 
-- ((\pcJalr[20]~39\) # (GND)))))
-- \pcJalr[21]~41\ = CARRY((PC(21) & (!\ula|Selector10~7_combout\ & !\pcJalr[20]~39\)) # (!PC(21) & ((!\pcJalr[20]~39\) # (!\ula|Selector10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(21),
	datab => \ula|Selector10~7_combout\,
	datad => VCC,
	cin => \pcJalr[20]~39\,
	combout => \pcJalr[21]~40_combout\,
	cout => \pcJalr[21]~41\);

-- Location: LCCOMB_X53_Y37_N12
\pcJalr[22]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[22]~42_combout\ = ((\ula|Selector9~8_combout\ $ (PC(22) $ (!\pcJalr[21]~41\)))) # (GND)
-- \pcJalr[22]~43\ = CARRY((\ula|Selector9~8_combout\ & ((PC(22)) # (!\pcJalr[21]~41\))) # (!\ula|Selector9~8_combout\ & (PC(22) & !\pcJalr[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector9~8_combout\,
	datab => PC(22),
	datad => VCC,
	cin => \pcJalr[21]~41\,
	combout => \pcJalr[22]~42_combout\,
	cout => \pcJalr[22]~43\);

-- Location: LCCOMB_X49_Y37_N10
\pcBranch[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[21]~42_combout\ = (\gerador_imm|Selector9~1_combout\ & ((PC(21) & (\pcBranch[20]~41\ & VCC)) # (!PC(21) & (!\pcBranch[20]~41\)))) # (!\gerador_imm|Selector9~1_combout\ & ((PC(21) & (!\pcBranch[20]~41\)) # (!PC(21) & ((\pcBranch[20]~41\) # 
-- (GND)))))
-- \pcBranch[21]~43\ = CARRY((\gerador_imm|Selector9~1_combout\ & (!PC(21) & !\pcBranch[20]~41\)) # (!\gerador_imm|Selector9~1_combout\ & ((!\pcBranch[20]~41\) # (!PC(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector9~1_combout\,
	datab => PC(21),
	datad => VCC,
	cin => \pcBranch[20]~41\,
	combout => \pcBranch[21]~42_combout\,
	cout => \pcBranch[21]~43\);

-- Location: LCCOMB_X49_Y37_N12
\pcBranch[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[22]~44_combout\ = ((PC(22) $ (\gerador_imm|Selector8~1_combout\ $ (!\pcBranch[21]~43\)))) # (GND)
-- \pcBranch[22]~45\ = CARRY((PC(22) & ((\gerador_imm|Selector8~1_combout\) # (!\pcBranch[21]~43\))) # (!PC(22) & (\gerador_imm|Selector8~1_combout\ & !\pcBranch[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(22),
	datab => \gerador_imm|Selector8~1_combout\,
	datad => VCC,
	cin => \pcBranch[21]~43\,
	combout => \pcBranch[22]~44_combout\,
	cout => \pcBranch[22]~45\);

-- Location: LCCOMB_X52_Y37_N10
\Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~22_combout\ = (\contr|Mux2~2_combout\ & (\pcJalr[22]~42_combout\)) # (!\contr|Mux2~2_combout\ & ((\pcBranch[22]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcJalr[22]~42_combout\,
	datad => \pcBranch[22]~44_combout\,
	combout => \Add2~22_combout\);

-- Location: LCFF_X51_Y37_N11
\PC[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[22]~70_combout\,
	sdata => \Add2~22_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(22));

-- Location: LCCOMB_X53_Y37_N14
\pcJalr[23]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[23]~44_combout\ = (PC(23) & ((\ula|Selector8~9_combout\ & (\pcJalr[22]~43\ & VCC)) # (!\ula|Selector8~9_combout\ & (!\pcJalr[22]~43\)))) # (!PC(23) & ((\ula|Selector8~9_combout\ & (!\pcJalr[22]~43\)) # (!\ula|Selector8~9_combout\ & 
-- ((\pcJalr[22]~43\) # (GND)))))
-- \pcJalr[23]~45\ = CARRY((PC(23) & (!\ula|Selector8~9_combout\ & !\pcJalr[22]~43\)) # (!PC(23) & ((!\pcJalr[22]~43\) # (!\ula|Selector8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(23),
	datab => \ula|Selector8~9_combout\,
	datad => VCC,
	cin => \pcJalr[22]~43\,
	combout => \pcJalr[23]~44_combout\,
	cout => \pcJalr[23]~45\);

-- Location: LCCOMB_X49_Y37_N14
\pcBranch[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[23]~46_combout\ = (\gerador_imm|Selector7~1_combout\ & ((PC(23) & (\pcBranch[22]~45\ & VCC)) # (!PC(23) & (!\pcBranch[22]~45\)))) # (!\gerador_imm|Selector7~1_combout\ & ((PC(23) & (!\pcBranch[22]~45\)) # (!PC(23) & ((\pcBranch[22]~45\) # 
-- (GND)))))
-- \pcBranch[23]~47\ = CARRY((\gerador_imm|Selector7~1_combout\ & (!PC(23) & !\pcBranch[22]~45\)) # (!\gerador_imm|Selector7~1_combout\ & ((!\pcBranch[22]~45\) # (!PC(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector7~1_combout\,
	datab => PC(23),
	datad => VCC,
	cin => \pcBranch[22]~45\,
	combout => \pcBranch[23]~46_combout\,
	cout => \pcBranch[23]~47\);

-- Location: LCCOMB_X52_Y37_N8
\Add2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~23_combout\ = (\contr|Mux2~2_combout\ & (\pcJalr[23]~44_combout\)) # (!\contr|Mux2~2_combout\ & ((\pcBranch[23]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcJalr[23]~44_combout\,
	datad => \pcBranch[23]~46_combout\,
	combout => \Add2~23_combout\);

-- Location: LCFF_X51_Y37_N13
\PC[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[23]~72_combout\,
	sdata => \Add2~23_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(23));

-- Location: LCCOMB_X49_Y37_N16
\pcBranch[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[24]~48_combout\ = ((\gerador_imm|Selector6~1_combout\ $ (PC(24) $ (!\pcBranch[23]~47\)))) # (GND)
-- \pcBranch[24]~49\ = CARRY((\gerador_imm|Selector6~1_combout\ & ((PC(24)) # (!\pcBranch[23]~47\))) # (!\gerador_imm|Selector6~1_combout\ & (PC(24) & !\pcBranch[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector6~1_combout\,
	datab => PC(24),
	datad => VCC,
	cin => \pcBranch[23]~47\,
	combout => \pcBranch[24]~48_combout\,
	cout => \pcBranch[24]~49\);

-- Location: LCCOMB_X49_Y37_N18
\pcBranch[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[25]~50_combout\ = (\gerador_imm|Selector5~1_combout\ & ((PC(25) & (\pcBranch[24]~49\ & VCC)) # (!PC(25) & (!\pcBranch[24]~49\)))) # (!\gerador_imm|Selector5~1_combout\ & ((PC(25) & (!\pcBranch[24]~49\)) # (!PC(25) & ((\pcBranch[24]~49\) # 
-- (GND)))))
-- \pcBranch[25]~51\ = CARRY((\gerador_imm|Selector5~1_combout\ & (!PC(25) & !\pcBranch[24]~49\)) # (!\gerador_imm|Selector5~1_combout\ & ((!\pcBranch[24]~49\) # (!PC(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector5~1_combout\,
	datab => PC(25),
	datad => VCC,
	cin => \pcBranch[24]~49\,
	combout => \pcBranch[25]~50_combout\,
	cout => \pcBranch[25]~51\);

-- Location: LCCOMB_X57_Y33_N30
\ula|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~1_combout\ = (\ula|Selector2~2_combout\) # ((\ula|ShiftRight0~17_combout\ & (!\ulaB[3]~5_combout\ & \ula|Selector14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~17_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|Selector14~5_combout\,
	datad => \ula|Selector2~2_combout\,
	combout => \ula|Selector6~1_combout\);

-- Location: LCCOMB_X62_Y36_N26
\ula|ShiftLeft0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~58_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~46_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~46_combout\,
	datac => \ula|ShiftLeft0~57_combout\,
	datad => \ulaB[2]~2_combout\,
	combout => \ula|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X58_Y34_N2
\ula|Selector6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~5_combout\ = (\ula|Selector4~5_combout\ & (((\ula|Selector4~14_combout\)))) # (!\ula|Selector4~5_combout\ & ((\ula|Selector4~14_combout\ & ((\ula|ShiftLeft0~58_combout\))) # (!\ula|Selector4~14_combout\ & (\ula|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~78_combout\,
	datab => \ula|ShiftLeft0~58_combout\,
	datac => \ula|Selector4~5_combout\,
	datad => \ula|Selector4~14_combout\,
	combout => \ula|Selector6~5_combout\);

-- Location: LCCOMB_X58_Y34_N8
\ula|Selector6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~6_combout\ = (\ula|Selector4~5_combout\ & ((\ula|Selector6~5_combout\ & (\ula|ShiftLeft0~33_combout\)) # (!\ula|Selector6~5_combout\ & ((\ula|ShiftLeft0~69_combout\))))) # (!\ula|Selector4~5_combout\ & (((\ula|Selector6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~33_combout\,
	datab => \ula|ShiftLeft0~69_combout\,
	datac => \ula|Selector4~5_combout\,
	datad => \ula|Selector6~5_combout\,
	combout => \ula|Selector6~6_combout\);

-- Location: LCCOMB_X58_Y34_N22
\ula|Selector6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~3_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~50_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~50_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~50_combout\,
	datad => \ula|Add0~50_combout\,
	combout => \ula|Selector6~3_combout\);

-- Location: LCCOMB_X58_Y34_N28
\ula|Selector6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~4_combout\ = (\ula|Selector6~3_combout\) # ((\ulaB[25]~21_combout\ & (\ula_cnt|opcode.AND_OP~combout\ & \breg|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[25]~21_combout\,
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \breg|Mux6~19_combout\,
	datad => \ula|Selector6~3_combout\,
	combout => \ula|Selector6~4_combout\);

-- Location: LCCOMB_X58_Y34_N6
\ula|Selector6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~7_combout\ = (\ula|Selector6~2_combout\) # ((\ula|Selector6~4_combout\) # ((\ula|Selector0~0_combout\ & \ula|Selector6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector6~2_combout\,
	datab => \ula|Selector0~0_combout\,
	datac => \ula|Selector6~6_combout\,
	datad => \ula|Selector6~4_combout\,
	combout => \ula|Selector6~7_combout\);

-- Location: LCCOMB_X58_Y34_N12
\ula|Selector6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~8_combout\ = (\ula|Selector6~1_combout\) # ((\ula|Selector6~7_combout\) # ((\ula|Selector6~0_combout\ & !\ula|Selector2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector6~0_combout\,
	datab => \ula|Selector2~4_combout\,
	datac => \ula|Selector6~1_combout\,
	datad => \ula|Selector6~7_combout\,
	combout => \ula|Selector6~8_combout\);

-- Location: LCCOMB_X53_Y37_N16
\pcJalr[24]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[24]~46_combout\ = ((PC(24) $ (\ula|Selector7~7_combout\ $ (!\pcJalr[23]~45\)))) # (GND)
-- \pcJalr[24]~47\ = CARRY((PC(24) & ((\ula|Selector7~7_combout\) # (!\pcJalr[23]~45\))) # (!PC(24) & (\ula|Selector7~7_combout\ & !\pcJalr[23]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(24),
	datab => \ula|Selector7~7_combout\,
	datad => VCC,
	cin => \pcJalr[23]~45\,
	combout => \pcJalr[24]~46_combout\,
	cout => \pcJalr[24]~47\);

-- Location: LCCOMB_X53_Y37_N18
\pcJalr[25]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[25]~48_combout\ = (PC(25) & ((\ula|Selector6~8_combout\ & (\pcJalr[24]~47\ & VCC)) # (!\ula|Selector6~8_combout\ & (!\pcJalr[24]~47\)))) # (!PC(25) & ((\ula|Selector6~8_combout\ & (!\pcJalr[24]~47\)) # (!\ula|Selector6~8_combout\ & 
-- ((\pcJalr[24]~47\) # (GND)))))
-- \pcJalr[25]~49\ = CARRY((PC(25) & (!\ula|Selector6~8_combout\ & !\pcJalr[24]~47\)) # (!PC(25) & ((!\pcJalr[24]~47\) # (!\ula|Selector6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(25),
	datab => \ula|Selector6~8_combout\,
	datad => VCC,
	cin => \pcJalr[24]~47\,
	combout => \pcJalr[25]~48_combout\,
	cout => \pcJalr[25]~49\);

-- Location: LCCOMB_X52_Y37_N0
\Add2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~25_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[25]~48_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[25]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcBranch[25]~50_combout\,
	datad => \pcJalr[25]~48_combout\,
	combout => \Add2~25_combout\);

-- Location: LCFF_X51_Y37_N17
\PC[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[25]~76_combout\,
	sdata => \Add2~25_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(25));

-- Location: LCCOMB_X49_Y37_N20
\pcBranch[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[26]~52_combout\ = ((PC(26) $ (\gerador_imm|Selector4~1_combout\ $ (!\pcBranch[25]~51\)))) # (GND)
-- \pcBranch[26]~53\ = CARRY((PC(26) & ((\gerador_imm|Selector4~1_combout\) # (!\pcBranch[25]~51\))) # (!PC(26) & (\gerador_imm|Selector4~1_combout\ & !\pcBranch[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(26),
	datab => \gerador_imm|Selector4~1_combout\,
	datad => VCC,
	cin => \pcBranch[25]~51\,
	combout => \pcBranch[26]~52_combout\,
	cout => \pcBranch[26]~53\);

-- Location: LCCOMB_X49_Y37_N22
\pcBranch[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[27]~54_combout\ = (PC(27) & ((\gerador_imm|Selector3~1_combout\ & (\pcBranch[26]~53\ & VCC)) # (!\gerador_imm|Selector3~1_combout\ & (!\pcBranch[26]~53\)))) # (!PC(27) & ((\gerador_imm|Selector3~1_combout\ & (!\pcBranch[26]~53\)) # 
-- (!\gerador_imm|Selector3~1_combout\ & ((\pcBranch[26]~53\) # (GND)))))
-- \pcBranch[27]~55\ = CARRY((PC(27) & (!\gerador_imm|Selector3~1_combout\ & !\pcBranch[26]~53\)) # (!PC(27) & ((!\pcBranch[26]~53\) # (!\gerador_imm|Selector3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(27),
	datab => \gerador_imm|Selector3~1_combout\,
	datad => VCC,
	cin => \pcBranch[26]~53\,
	combout => \pcBranch[27]~54_combout\,
	cout => \pcBranch[27]~55\);

-- Location: LCCOMB_X49_Y37_N24
\pcBranch[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[28]~56_combout\ = ((\gerador_imm|Selector2~1_combout\ $ (PC(28) $ (!\pcBranch[27]~55\)))) # (GND)
-- \pcBranch[28]~57\ = CARRY((\gerador_imm|Selector2~1_combout\ & ((PC(28)) # (!\pcBranch[27]~55\))) # (!\gerador_imm|Selector2~1_combout\ & (PC(28) & !\pcBranch[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector2~1_combout\,
	datab => PC(28),
	datad => VCC,
	cin => \pcBranch[27]~55\,
	combout => \pcBranch[28]~56_combout\,
	cout => \pcBranch[28]~57\);

-- Location: LCCOMB_X53_Y37_N20
\pcJalr[26]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[26]~50_combout\ = ((PC(26) $ (\ula|Selector5~8_combout\ $ (!\pcJalr[25]~49\)))) # (GND)
-- \pcJalr[26]~51\ = CARRY((PC(26) & ((\ula|Selector5~8_combout\) # (!\pcJalr[25]~49\))) # (!PC(26) & (\ula|Selector5~8_combout\ & !\pcJalr[25]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(26),
	datab => \ula|Selector5~8_combout\,
	datad => VCC,
	cin => \pcJalr[25]~49\,
	combout => \pcJalr[26]~50_combout\,
	cout => \pcJalr[26]~51\);

-- Location: LCCOMB_X53_Y37_N22
\pcJalr[27]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[27]~52_combout\ = (PC(27) & ((\ula|Selector4~13_combout\ & (\pcJalr[26]~51\ & VCC)) # (!\ula|Selector4~13_combout\ & (!\pcJalr[26]~51\)))) # (!PC(27) & ((\ula|Selector4~13_combout\ & (!\pcJalr[26]~51\)) # (!\ula|Selector4~13_combout\ & 
-- ((\pcJalr[26]~51\) # (GND)))))
-- \pcJalr[27]~53\ = CARRY((PC(27) & (!\ula|Selector4~13_combout\ & !\pcJalr[26]~51\)) # (!PC(27) & ((!\pcJalr[26]~51\) # (!\ula|Selector4~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(27),
	datab => \ula|Selector4~13_combout\,
	datad => VCC,
	cin => \pcJalr[26]~51\,
	combout => \pcJalr[27]~52_combout\,
	cout => \pcJalr[27]~53\);

-- Location: LCCOMB_X53_Y37_N24
\pcJalr[28]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[28]~54_combout\ = ((PC(28) $ (\ula|Selector3~8_combout\ $ (!\pcJalr[27]~53\)))) # (GND)
-- \pcJalr[28]~55\ = CARRY((PC(28) & ((\ula|Selector3~8_combout\) # (!\pcJalr[27]~53\))) # (!PC(28) & (\ula|Selector3~8_combout\ & !\pcJalr[27]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(28),
	datab => \ula|Selector3~8_combout\,
	datad => VCC,
	cin => \pcJalr[27]~53\,
	combout => \pcJalr[28]~54_combout\,
	cout => \pcJalr[28]~55\);

-- Location: LCCOMB_X52_Y37_N22
\Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~28_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[28]~54_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[28]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcBranch[28]~56_combout\,
	datad => \pcJalr[28]~54_combout\,
	combout => \Add2~28_combout\);

-- Location: LCFF_X52_Y37_N3
\PC[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[28]~feeder_combout\,
	sdata => \Add2~28_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(28));

-- Location: LCFF_X53_Y39_N23
\pcAux[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(28));

-- Location: LCCOMB_X53_Y39_N26
\pcOld[30]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[30]~56_combout\ = (pcAux(30) & (\pcOld[29]~55\ $ (GND))) # (!pcAux(30) & (!\pcOld[29]~55\ & VCC))
-- \pcOld[30]~57\ = CARRY((pcAux(30) & !\pcOld[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => pcAux(30),
	datad => VCC,
	cin => \pcOld[29]~55\,
	combout => \pcOld[30]~56_combout\,
	cout => \pcOld[30]~57\);

-- Location: LCCOMB_X56_Y33_N16
\gerador_imm|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector0~1_combout\ = (\gerador_imm|Mux6~1_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(30),
	combout => \gerador_imm|Selector0~1_combout\);

-- Location: LCCOMB_X56_Y33_N14
\gerador_imm|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector0~2_combout\ = (\gerador_imm|Selector0~1_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux1~0_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \gerador_imm|Selector0~0_combout\,
	datac => \gerador_imm|Selector0~1_combout\,
	datad => \gerador_imm|Mux1~0_combout\,
	combout => \gerador_imm|Selector0~2_combout\);

-- Location: LCCOMB_X57_Y38_N30
\ula|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~0_combout\ = (\ula_cnt|opcode.SRL_OP~combout\ & (\ula|ShiftRight0~4_combout\ & (!\ula|ShiftRight0~13_combout\ & !\ulaB[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRL_OP~combout\,
	datab => \ula|ShiftRight0~4_combout\,
	datac => \ula|ShiftRight0~13_combout\,
	datad => \ulaB[4]~4_combout\,
	combout => \ula|Selector1~0_combout\);

-- Location: LCCOMB_X61_Y38_N0
\ula|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~0_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~35_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~35_combout\,
	datac => \ulaB[2]~2_combout\,
	datad => \ula|ShiftLeft0~49_combout\,
	combout => \ula|Selector9~0_combout\);

-- Location: LCCOMB_X57_Y39_N4
\ula|ShiftLeft0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~19_combout\ = (\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~7_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~18_combout\,
	datad => \ula|ShiftLeft0~7_combout\,
	combout => \ula|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X61_Y38_N16
\ula|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~87_combout\ = (\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~19_combout\))) # (!\ulaB[3]~5_combout\ & (\ula|Selector9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Selector9~0_combout\,
	datac => \ula|ShiftLeft0~19_combout\,
	datad => \ulaB[3]~5_combout\,
	combout => \ula|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X60_Y36_N2
\ula|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~79_combout\ = (\ulaB[1]~3_combout\ & ((\ulaB[0]~26_combout\ & (\breg|Mux8~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux7~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux8~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \breg|Mux7~19_combout\,
	combout => \ula|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X60_Y36_N10
\ula|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~81_combout\ = (\ula|ShiftLeft0~79_combout\) # ((!\ulaB[1]~3_combout\ & \ula|ShiftLeft0~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~79_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \ula|ShiftLeft0~80_combout\,
	combout => \ula|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X60_Y37_N0
\ula|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~91_combout\ = (\ulaB[2]~2_combout\ & ((\ulaB[3]~5_combout\ & (\ula|ShiftLeft0~60_combout\)) # (!\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~60_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftLeft0~81_combout\,
	datad => \ulaB[2]~2_combout\,
	combout => \ula|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X60_Y37_N10
\ula|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~92_combout\ = (\ulaB[4]~4_combout\ & (((\ula|ShiftLeft0~87_combout\)))) # (!\ulaB[4]~4_combout\ & ((\ula|ShiftLeft0~90_combout\) # ((\ula|ShiftLeft0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~90_combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula|ShiftLeft0~87_combout\,
	datad => \ula|ShiftLeft0~91_combout\,
	combout => \ula|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X60_Y37_N24
\ula|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~1_combout\ = (\ula|ShiftRight1~44_combout\ & ((\ula|Selector1~0_combout\) # ((\ula_cnt|opcode.SLL_OP~combout\ & \ula|ShiftLeft0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~44_combout\,
	datab => \ula|Selector1~0_combout\,
	datac => \ula_cnt|opcode.SLL_OP~combout\,
	datad => \ula|ShiftLeft0~92_combout\,
	combout => \ula|Selector1~1_combout\);

-- Location: LCCOMB_X58_Y36_N24
\ula|Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~2_combout\ = (!\ulaB[2]~2_combout\ & (!\ulaB[0]~26_combout\ & (!\ulaB[3]~5_combout\ & !\ulaB[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ulaB[0]~26_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|Selector16~2_combout\);

-- Location: LCCOMB_X57_Y35_N12
\ula|ShiftLeft0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~4_combout\ = (\ulaB[4]~4_combout\) # (((!\ula|ShiftRight1~6_combout\) # (!\ula|ShiftRight1~11_combout\)) # (!\ula|Selector16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~4_combout\,
	datab => \ula|Selector16~2_combout\,
	datac => \ula|ShiftRight1~11_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|ShiftLeft0~4_combout\);

-- Location: LCCOMB_X56_Y33_N0
\ulaB[30]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[30]~25_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector0~2_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux33~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector0~2_combout\,
	datad => \breg|Mux33~19_combout\,
	combout => \ulaB[30]~25_combout\);

-- Location: LCCOMB_X60_Y35_N16
\ula|Selector1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~4_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~60_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~60_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~60_combout\,
	datad => \ula|Add1~60_combout\,
	combout => \ula|Selector1~4_combout\);

-- Location: LCCOMB_X60_Y37_N18
\ula|Selector1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~6_combout\ = (\ula|Selector1~5_combout\) # ((\ula|Selector1~4_combout\) # ((\ula|ShiftLeft0~4_combout\ & \ula|Selector2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector1~5_combout\,
	datab => \ula|ShiftLeft0~4_combout\,
	datac => \ula|Selector2~1_combout\,
	datad => \ula|Selector1~4_combout\,
	combout => \ula|Selector1~6_combout\);

-- Location: LCCOMB_X60_Y37_N20
\ula|Selector1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector1~7_combout\ = (\ula|Selector1~3_combout\) # ((\ula|Selector1~1_combout\) # (\ula|Selector1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector1~3_combout\,
	datac => \ula|Selector1~1_combout\,
	datad => \ula|Selector1~6_combout\,
	combout => \ula|Selector1~7_combout\);

-- Location: LCCOMB_X60_Y37_N26
\Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\contr|Mux4~1_combout\ & ((\gerador_imm|Selector0~2_combout\) # ((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((\ula|Selector1~7_combout\ & !\contr|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \gerador_imm|Selector0~2_combout\,
	datac => \ula|Selector1~7_combout\,
	datad => \contr|Mux5~3_combout\,
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X60_Y37_N28
\Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux1~0_combout\ & (\pcOld[30]~56_combout\)) # (!\Mux1~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(30)))))) # (!\contr|Mux5~3_combout\ & (((\Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \pcOld[30]~56_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(30),
	datad => \Mux1~0_combout\,
	combout => \Mux1~1_combout\);

-- Location: LCFF_X60_Y37_N29
\breg|XREGS[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux1~1_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][30]~regout\);

-- Location: LCFF_X48_Y30_N9
\breg|XREGS[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][30]~regout\);

-- Location: LCCOMB_X48_Y30_N4
\breg|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][30]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[9][30]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux1~0_combout\);

-- Location: LCCOMB_X57_Y27_N10
\breg|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux1~0_combout\ & (\breg|XREGS[11][30]~regout\)) # (!\breg|Mux1~0_combout\ & ((\breg|XREGS[10][30]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[10][30]~regout\,
	datad => \breg|Mux1~0_combout\,
	combout => \breg|Mux1~1_combout\);

-- Location: LCFF_X57_Y30_N21
\breg|XREGS[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][30]~regout\);

-- Location: LCFF_X52_Y29_N17
\breg|XREGS[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux1~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][30]~regout\);

-- Location: LCCOMB_X57_Y30_N30
\breg|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|XREGS[6][30]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[4][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[6][30]~regout\,
	datad => \breg|XREGS[4][30]~regout\,
	combout => \breg|Mux1~12_combout\);

-- Location: LCCOMB_X57_Y30_N20
\breg|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux1~12_combout\ & (\breg|XREGS[7][30]~regout\)) # (!\breg|Mux1~12_combout\ & ((\breg|XREGS[5][30]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) 
-- & (((\breg|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][30]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[5][30]~regout\,
	datad => \breg|Mux1~12_combout\,
	combout => \breg|Mux1~13_combout\);

-- Location: LCCOMB_X47_Y31_N12
\breg|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux1~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][30]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|XREGS[1][30]~regout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux1~13_combout\,
	combout => \breg|Mux1~14_combout\);

-- Location: LCCOMB_X47_Y31_N30
\breg|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux1~14_combout\ & ((\breg|XREGS[3][30]~regout\))) # (!\breg|Mux1~14_combout\ & (\breg|XREGS[2][30]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~2_combout\,
	datab => \breg|XREGS[2][30]~regout\,
	datac => \breg|XREGS[3][30]~regout\,
	datad => \breg|Mux1~14_combout\,
	combout => \breg|Mux1~15_combout\);

-- Location: LCCOMB_X56_Y31_N12
\breg|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~16_combout\ = (\breg|Mux24~1_combout\ & (((\breg|Mux24~0_combout\)))) # (!\breg|Mux24~1_combout\ & ((\breg|Mux24~0_combout\ & (\breg|Mux1~11_combout\)) # (!\breg|Mux24~0_combout\ & ((\breg|Mux1~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux1~11_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux1~15_combout\,
	datad => \breg|Mux24~0_combout\,
	combout => \breg|Mux1~16_combout\);

-- Location: LCCOMB_X56_Y31_N18
\breg|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux1~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux1~16_combout\ & (\breg|Mux1~18_combout\)) # (!\breg|Mux1~16_combout\ & ((\breg|Mux1~1_combout\))))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux1~18_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux1~1_combout\,
	datad => \breg|Mux1~16_combout\,
	combout => \breg|Mux1~19_combout\);

-- Location: LCCOMB_X57_Y39_N14
\ula|ShiftRight0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~4_combout\ = (\ulaB[0]~26_combout\ & (\breg|Mux0~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \breg|Mux0~19_combout\,
	datad => \breg|Mux1~19_combout\,
	combout => \ula|ShiftRight0~4_combout\);

-- Location: LCCOMB_X57_Y39_N0
\ula|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~31_combout\ = (\ulaB[2]~2_combout\ & (!\ulaB[1]~3_combout\ & (\ula|ShiftRight0~4_combout\))) # (!\ulaB[2]~2_combout\ & (((\ula|ShiftRight0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight0~4_combout\,
	datad => \ula|ShiftRight0~30_combout\,
	combout => \ula|ShiftRight0~31_combout\);

-- Location: LCCOMB_X56_Y37_N26
\ula|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~0_combout\ = (\ula|ShiftRight1~49_combout\) # ((\ulaB[3]~5_combout\ & \ula|ShiftRight0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight0~31_combout\,
	datad => \ula|ShiftRight1~49_combout\,
	combout => \ula|Selector13~0_combout\);

-- Location: LCCOMB_X61_Y37_N28
\ula|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~2_combout\ = (\ula|Selector29~3_combout\ & ((\ula|Selector2~3_combout\) # ((\ula|Selector14~5_combout\ & \ula|Selector13~0_combout\)))) # (!\ula|Selector29~3_combout\ & (((\ula|Selector14~5_combout\ & \ula|Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector29~3_combout\,
	datab => \ula|Selector2~3_combout\,
	datac => \ula|Selector14~5_combout\,
	datad => \ula|Selector13~0_combout\,
	combout => \ula|Selector13~2_combout\);

-- Location: LCCOMB_X61_Y37_N10
\ula|Selector13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~3_combout\ = (\ula|Selector2~2_combout\) # ((\ula|Selector13~2_combout\) # ((\ula|Selector14~0_combout\ & \ula|ShiftLeft0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~0_combout\,
	datab => \ula|Selector2~2_combout\,
	datac => \ula|ShiftLeft0~61_combout\,
	datad => \ula|Selector13~2_combout\,
	combout => \ula|Selector13~3_combout\);

-- Location: LCCOMB_X61_Y37_N18
\ula|Selector13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector13~9_combout\ = (\ula|Selector13~8_combout\) # ((\ula|Selector13~3_combout\) # ((!\ula|Selector2~4_combout\ & \ula|Selector13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector2~4_combout\,
	datab => \ula|Selector13~1_combout\,
	datac => \ula|Selector13~8_combout\,
	datad => \ula|Selector13~3_combout\,
	combout => \ula|Selector13~9_combout\);

-- Location: LCCOMB_X61_Y37_N0
\Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (\contr|Mux4~1_combout\ & ((\gerador_imm|Selector12~2_combout\) # ((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((!\contr|Mux5~3_combout\ & \ula|Selector13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector12~2_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector13~9_combout\,
	combout => \Mux13~0_combout\);

-- Location: LCCOMB_X61_Y37_N24
\Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux13~0_combout\ & (\pcOld[18]~32_combout\)) # (!\Mux13~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(18)))))) # (!\contr|Mux5~3_combout\ & (((\Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[18]~32_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(18),
	datac => \contr|Mux5~3_combout\,
	datad => \Mux13~0_combout\,
	combout => \Mux13~1_combout\);

-- Location: LCFF_X62_Y29_N11
\breg|XREGS[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][18]~regout\);

-- Location: LCFF_X59_Y26_N3
\breg|XREGS[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][18]~regout\);

-- Location: LCCOMB_X59_Y26_N2
\breg|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][18]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][18]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[17][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux45~4_combout\);

-- Location: LCCOMB_X58_Y26_N6
\breg|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux45~4_combout\ & ((\breg|XREGS[29][18]~regout\))) # (!\breg|Mux45~4_combout\ & (\breg|XREGS[21][18]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][18]~regout\,
	datab => \breg|XREGS[29][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux45~4_combout\,
	combout => \breg|Mux45~5_combout\);

-- Location: LCFF_X61_Y29_N27
\breg|XREGS[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][18]~regout\);

-- Location: LCCOMB_X61_Y29_N26
\breg|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[24][18]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[16][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[16][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux45~6_combout\);

-- Location: LCCOMB_X61_Y29_N20
\breg|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux45~6_combout\ & ((\breg|XREGS[28][18]~regout\))) # (!\breg|Mux45~6_combout\ & (\breg|XREGS[20][18]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[28][18]~regout\,
	datad => \breg|Mux45~6_combout\,
	combout => \breg|Mux45~7_combout\);

-- Location: LCCOMB_X57_Y29_N22
\breg|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|Mux45~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux45~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux45~5_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux45~7_combout\,
	combout => \breg|Mux45~8_combout\);

-- Location: LCCOMB_X62_Y30_N16
\breg|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[22][18]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[18][18]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[22][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux45~2_combout\);

-- Location: LCCOMB_X61_Y35_N22
\breg|XREGS[26][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[26][18]~feeder_combout\);

-- Location: LCFF_X61_Y35_N23
\breg|XREGS[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][18]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][18]~regout\);

-- Location: LCCOMB_X62_Y29_N26
\breg|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux45~2_combout\ & (\breg|XREGS[30][18]~regout\)) # (!\breg|Mux45~2_combout\ & ((\breg|XREGS[26][18]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[30][18]~regout\,
	datac => \breg|Mux45~2_combout\,
	datad => \breg|XREGS[26][18]~regout\,
	combout => \breg|Mux45~3_combout\);

-- Location: LCCOMB_X56_Y24_N12
\breg|XREGS[31][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[31][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[31][18]~feeder_combout\);

-- Location: LCFF_X56_Y24_N13
\breg|XREGS[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[31][18]~feeder_combout\,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][18]~regout\);

-- Location: LCFF_X56_Y25_N25
\breg|XREGS[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][18]~regout\);

-- Location: LCCOMB_X58_Y26_N0
\breg|XREGS[23][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[23][18]~feeder_combout\);

-- Location: LCFF_X58_Y26_N1
\breg|XREGS[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][18]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][18]~regout\);

-- Location: LCFF_X56_Y25_N7
\breg|XREGS[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][18]~regout\);

-- Location: LCCOMB_X56_Y25_N6
\breg|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][18]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[23][18]~regout\,
	datac => \breg|XREGS[19][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux45~9_combout\);

-- Location: LCCOMB_X56_Y25_N24
\breg|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux45~9_combout\ & (\breg|XREGS[31][18]~regout\)) # (!\breg|Mux45~9_combout\ & ((\breg|XREGS[27][18]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux45~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[31][18]~regout\,
	datac => \breg|XREGS[27][18]~regout\,
	datad => \breg|Mux45~9_combout\,
	combout => \breg|Mux45~10_combout\);

-- Location: LCCOMB_X57_Y29_N20
\breg|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux45~8_combout\ & ((\breg|Mux45~10_combout\))) # (!\breg|Mux45~8_combout\ & (\breg|Mux45~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|Mux45~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux45~8_combout\,
	datac => \breg|Mux45~3_combout\,
	datad => \breg|Mux45~10_combout\,
	combout => \breg|Mux45~11_combout\);

-- Location: LCCOMB_X50_Y31_N10
\breg|XREGS[3][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[3][18]~feeder_combout\);

-- Location: LCFF_X50_Y31_N11
\breg|XREGS[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][18]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][18]~regout\);

-- Location: LCFF_X52_Y29_N11
\breg|XREGS[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][18]~regout\);

-- Location: LCFF_X52_Y29_N13
\breg|XREGS[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux13~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][18]~regout\);

-- Location: LCCOMB_X52_Y29_N12
\breg|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][18]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[5][18]~regout\,
	datac => \breg|XREGS[4][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux45~12_combout\);

-- Location: LCCOMB_X52_Y29_N10
\breg|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux45~12_combout\ & ((\breg|XREGS[7][18]~regout\))) # (!\breg|Mux45~12_combout\ & (\breg|XREGS[6][18]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[7][18]~regout\,
	datad => \breg|Mux45~12_combout\,
	combout => \breg|Mux45~13_combout\);

-- Location: LCCOMB_X60_Y29_N12
\breg|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux45~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][18]~regout\)))) # (!\breg|Mux58~7_combout\ & (((\breg|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][18]~regout\,
	datab => \breg|Mux58~7_combout\,
	datac => \breg|Mux58~8_combout\,
	datad => \breg|Mux45~13_combout\,
	combout => \breg|Mux45~14_combout\);

-- Location: LCCOMB_X60_Y29_N22
\breg|Mux45~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux45~14_combout\ & ((\breg|XREGS[3][18]~regout\))) # (!\breg|Mux45~14_combout\ & (\breg|XREGS[2][18]~regout\)))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux45~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[2][18]~regout\,
	datac => \breg|XREGS[3][18]~regout\,
	datad => \breg|Mux45~14_combout\,
	combout => \breg|Mux45~15_combout\);

-- Location: LCCOMB_X57_Y29_N14
\breg|Mux45~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~16_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\) # ((\breg|Mux45~11_combout\)))) # (!\breg|Mux58~5_combout\ & (!\breg|Mux58~4_combout\ & ((\breg|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux45~11_combout\,
	datad => \breg|Mux45~15_combout\,
	combout => \breg|Mux45~16_combout\);

-- Location: LCCOMB_X50_Y37_N26
\breg|XREGS[14][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][18]~feeder_combout\ = \Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux13~1_combout\,
	combout => \breg|XREGS[14][18]~feeder_combout\);

-- Location: LCFF_X50_Y37_N27
\breg|XREGS[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][18]~feeder_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][18]~regout\);

-- Location: LCCOMB_X63_Y32_N20
\breg|Mux45~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[13][18]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[12][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][18]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[12][18]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux45~17_combout\);

-- Location: LCCOMB_X54_Y32_N0
\breg|Mux45~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux45~17_combout\ & (\breg|XREGS[15][18]~regout\)) # (!\breg|Mux45~17_combout\ & ((\breg|XREGS[14][18]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][18]~regout\,
	datab => \breg|XREGS[14][18]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux45~17_combout\,
	combout => \breg|Mux45~18_combout\);

-- Location: LCCOMB_X57_Y29_N28
\breg|Mux45~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux45~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux45~16_combout\ & ((\breg|Mux45~18_combout\))) # (!\breg|Mux45~16_combout\ & (\breg|Mux45~1_combout\)))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux45~1_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux45~16_combout\,
	datad => \breg|Mux45~18_combout\,
	combout => \breg|Mux45~19_combout\);

-- Location: LCCOMB_X54_Y37_N26
\Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\) # ((\mem_d|altsyncram_component|auto_generated|q_a\(21))))) # (!\contr|Mux5~3_combout\ & (!\contr|Mux4~1_combout\ & ((\ula|Selector10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(21),
	datad => \ula|Selector10~7_combout\,
	combout => \Mux10~0_combout\);

-- Location: LCCOMB_X54_Y37_N10
\Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux10~0_combout\ & (\pcOld[21]~38_combout\)) # (!\Mux10~0_combout\ & ((\gerador_imm|Selector9~1_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[21]~38_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector9~1_combout\,
	datad => \Mux10~0_combout\,
	combout => \Mux10~1_combout\);

-- Location: LCCOMB_X63_Y31_N6
\breg|XREGS[21][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[21][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[21][21]~feeder_combout\);

-- Location: LCFF_X63_Y31_N7
\breg|XREGS[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[21][21]~feeder_combout\,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][21]~regout\);

-- Location: LCCOMB_X58_Y25_N8
\breg|XREGS[17][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[17][21]~feeder_combout\);

-- Location: LCFF_X58_Y25_N9
\breg|XREGS[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][21]~feeder_combout\,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][21]~regout\);

-- Location: LCCOMB_X60_Y31_N18
\breg|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][21]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][21]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][21]~regout\,
	datab => \breg|XREGS[17][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux10~2_combout\);

-- Location: LCCOMB_X60_Y31_N24
\breg|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux10~2_combout\ & (\breg|XREGS[29][21]~regout\)) # (!\breg|Mux10~2_combout\ & ((\breg|XREGS[21][21]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][21]~regout\,
	datab => \breg|XREGS[21][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux10~2_combout\,
	combout => \breg|Mux10~3_combout\);

-- Location: LCCOMB_X60_Y31_N4
\breg|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|Mux10~3_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux10~5_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux10~3_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux10~6_combout\);

-- Location: LCCOMB_X59_Y27_N16
\breg|XREGS[26][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[26][21]~feeder_combout\);

-- Location: LCFF_X59_Y27_N17
\breg|XREGS[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][21]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][21]~regout\);

-- Location: LCCOMB_X62_Y27_N26
\breg|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|XREGS[22][21]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][21]~regout\,
	datab => \breg|XREGS[22][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux10~0_combout\);

-- Location: LCCOMB_X59_Y27_N18
\breg|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux10~0_combout\ & (\breg|XREGS[30][21]~regout\)) # (!\breg|Mux10~0_combout\ & ((\breg|XREGS[26][21]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[30][21]~regout\,
	datac => \breg|XREGS[26][21]~regout\,
	datad => \breg|Mux10~0_combout\,
	combout => \breg|Mux10~1_combout\);

-- Location: LCCOMB_X60_Y31_N2
\breg|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux10~6_combout\ & (\breg|Mux10~8_combout\)) # (!\breg|Mux10~6_combout\ & ((\breg|Mux10~1_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux10~8_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux10~6_combout\,
	datad => \breg|Mux10~1_combout\,
	combout => \breg|Mux10~9_combout\);

-- Location: LCCOMB_X59_Y37_N24
\breg|XREGS[14][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[14][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[14][21]~feeder_combout\);

-- Location: LCFF_X59_Y37_N25
\breg|XREGS[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[14][21]~feeder_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][21]~regout\);

-- Location: LCCOMB_X63_Y32_N4
\breg|XREGS[15][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[15][21]~feeder_combout\);

-- Location: LCFF_X63_Y32_N5
\breg|XREGS[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][21]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][21]~regout\);

-- Location: LCFF_X49_Y29_N25
\breg|XREGS[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][21]~regout\);

-- Location: LCCOMB_X63_Y32_N26
\breg|XREGS[12][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[12][21]~feeder_combout\);

-- Location: LCFF_X63_Y32_N27
\breg|XREGS[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][21]~feeder_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][21]~regout\);

-- Location: LCCOMB_X62_Y30_N14
\breg|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[13][21]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[12][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[13][21]~regout\,
	datac => \breg|XREGS[12][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux10~17_combout\);

-- Location: LCCOMB_X61_Y31_N0
\breg|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux10~17_combout\ & ((\breg|XREGS[15][21]~regout\))) # (!\breg|Mux10~17_combout\ & (\breg|XREGS[14][21]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[14][21]~regout\,
	datac => \breg|XREGS[15][21]~regout\,
	datad => \breg|Mux10~17_combout\,
	combout => \breg|Mux10~18_combout\);

-- Location: LCCOMB_X53_Y29_N20
\breg|XREGS[2][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][21]~feeder_combout\ = \Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux10~1_combout\,
	combout => \breg|XREGS[2][21]~feeder_combout\);

-- Location: LCFF_X53_Y29_N21
\breg|XREGS[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][21]~feeder_combout\,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][21]~regout\);

-- Location: LCFF_X54_Y33_N7
\breg|XREGS[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][21]~regout\);

-- Location: LCFF_X54_Y33_N1
\breg|XREGS[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][21]~regout\);

-- Location: LCFF_X57_Y30_N19
\breg|XREGS[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux10~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][21]~regout\);

-- Location: LCCOMB_X57_Y30_N18
\breg|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[5][21]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[4][21]~regout\,
	datac => \breg|XREGS[5][21]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux10~12_combout\);

-- Location: LCCOMB_X59_Y27_N22
\breg|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux10~12_combout\ & ((\breg|XREGS[7][21]~regout\))) # (!\breg|Mux10~12_combout\ & (\breg|XREGS[6][21]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][21]~regout\,
	datab => \breg|XREGS[7][21]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux10~12_combout\,
	combout => \breg|Mux10~13_combout\);

-- Location: LCCOMB_X53_Y29_N8
\breg|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~14_combout\ = (\breg|Mux24~4_combout\ & (((\breg|Mux10~13_combout\) # (!\breg|Mux24~3_combout\)))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][21]~regout\ & (\breg|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~4_combout\,
	datab => \breg|XREGS[1][21]~regout\,
	datac => \breg|Mux24~3_combout\,
	datad => \breg|Mux10~13_combout\,
	combout => \breg|Mux10~14_combout\);

-- Location: LCCOMB_X56_Y31_N30
\breg|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux10~14_combout\ & (\breg|XREGS[3][21]~regout\)) # (!\breg|Mux10~14_combout\ & ((\breg|XREGS[2][21]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][21]~regout\,
	datab => \breg|Mux24~2_combout\,
	datac => \breg|XREGS[2][21]~regout\,
	datad => \breg|Mux10~14_combout\,
	combout => \breg|Mux10~15_combout\);

-- Location: LCCOMB_X56_Y31_N20
\breg|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~16_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux10~11_combout\) # ((\breg|Mux24~0_combout\)))) # (!\breg|Mux24~1_combout\ & (((!\breg|Mux24~0_combout\ & \breg|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux10~11_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux24~0_combout\,
	datad => \breg|Mux10~15_combout\,
	combout => \breg|Mux10~16_combout\);

-- Location: LCCOMB_X60_Y31_N10
\breg|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux10~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux10~16_combout\ & ((\breg|Mux10~18_combout\))) # (!\breg|Mux10~16_combout\ & (\breg|Mux10~9_combout\)))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux10~9_combout\,
	datac => \breg|Mux10~18_combout\,
	datad => \breg|Mux10~16_combout\,
	combout => \breg|Mux10~19_combout\);

-- Location: LCCOMB_X58_Y32_N14
\ula|ShiftRight1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~18_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux8~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux10~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux8~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datad => \breg|Mux10~19_combout\,
	combout => \ula|ShiftRight1~18_combout\);

-- Location: LCCOMB_X58_Y32_N8
\ula|ShiftRight1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~41_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftRight0~11_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftRight1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight0~11_combout\,
	datad => \ula|ShiftRight1~18_combout\,
	combout => \ula|ShiftRight1~41_combout\);

-- Location: LCCOMB_X59_Y38_N18
\ula|ShiftRight1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~43_combout\ = (!\ulaB[3]~5_combout\ & ((\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~41_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftRight1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight1~42_combout\,
	datad => \ula|ShiftRight1~41_combout\,
	combout => \ula|ShiftRight1~43_combout\);

-- Location: LCCOMB_X58_Y38_N4
\ula|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~17_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftRight0~15_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight0~15_combout\,
	datad => \ula|ShiftRight1~45_combout\,
	combout => \ula|ShiftRight0~17_combout\);

-- Location: LCCOMB_X61_Y33_N4
\ula|Selector14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~6_combout\ = (\ula|Selector14~5_combout\ & ((\ula|ShiftRight1~43_combout\) # ((\ulaB[3]~5_combout\ & \ula|ShiftRight0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula|Selector14~5_combout\,
	datac => \ula|ShiftRight1~43_combout\,
	datad => \ula|ShiftRight0~17_combout\,
	combout => \ula|Selector14~6_combout\);

-- Location: LCCOMB_X61_Y33_N18
\ula|Selector14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~4_combout\ = (\ula|Selector8~1_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~15_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~15_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~31_combout\,
	datad => \ula|Selector8~1_combout\,
	combout => \ula|Selector14~4_combout\);

-- Location: LCCOMB_X61_Y33_N30
\ula|Selector14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~10_combout\ = (\ula|Selector14~9_combout\) # ((\ula|Selector14~7_combout\) # ((\ula|Selector14~6_combout\) # (\ula|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~9_combout\,
	datab => \ula|Selector14~7_combout\,
	datac => \ula|Selector14~6_combout\,
	datad => \ula|Selector14~4_combout\,
	combout => \ula|Selector14~10_combout\);

-- Location: LCCOMB_X61_Y33_N8
\ula|Selector14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~11_combout\ = (\ula|Selector14~3_combout\) # ((\ula|Selector14~2_combout\) # ((\ula|Selector14~1_combout\) # (\ula|Selector14~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~3_combout\,
	datab => \ula|Selector14~2_combout\,
	datac => \ula|Selector14~1_combout\,
	datad => \ula|Selector14~10_combout\,
	combout => \ula|Selector14~11_combout\);

-- Location: LCCOMB_X61_Y33_N10
\Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(17))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector14~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(17),
	datab => \contr|Mux4~1_combout\,
	datac => \ula|Selector14~11_combout\,
	datad => \contr|Mux5~3_combout\,
	combout => \Mux14~0_combout\);

-- Location: LCCOMB_X61_Y33_N12
\Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux14~0_combout\ & (\pcOld[17]~30_combout\)) # (!\Mux14~0_combout\ & ((\gerador_imm|Selector13~2_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[17]~30_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector13~2_combout\,
	datad => \Mux14~0_combout\,
	combout => \Mux14~1_combout\);

-- Location: LCCOMB_X62_Y31_N14
\breg|XREGS[29][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[29][17]~feeder_combout\);

-- Location: LCFF_X62_Y31_N15
\breg|XREGS[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][17]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][17]~regout\);

-- Location: LCFF_X59_Y31_N3
\breg|XREGS[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][17]~regout\);

-- Location: LCCOMB_X59_Y31_N2
\breg|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[25][17]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[17][17]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[25][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux46~0_combout\);

-- Location: LCCOMB_X62_Y31_N12
\breg|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux46~0_combout\ & ((\breg|XREGS[29][17]~regout\))) # (!\breg|Mux46~0_combout\ & (\breg|XREGS[21][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][17]~regout\,
	datab => \breg|XREGS[29][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux46~0_combout\,
	combout => \breg|Mux46~1_combout\);

-- Location: LCCOMB_X56_Y25_N22
\breg|XREGS[19][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[19][17]~feeder_combout\);

-- Location: LCFF_X56_Y25_N23
\breg|XREGS[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][17]~feeder_combout\,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][17]~regout\);

-- Location: LCCOMB_X56_Y25_N12
\breg|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][17]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][17]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][17]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux46~7_combout\);

-- Location: LCCOMB_X56_Y25_N30
\breg|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux46~7_combout\ & ((\breg|XREGS[31][17]~regout\))) # (!\breg|Mux46~7_combout\ & (\breg|XREGS[27][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux46~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][17]~regout\,
	datab => \breg|XREGS[31][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux46~7_combout\,
	combout => \breg|Mux46~8_combout\);

-- Location: LCCOMB_X62_Y33_N22
\breg|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~9_combout\ = (\breg|Mux46~6_combout\ & (((\breg|Mux46~8_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux46~6_combout\ & (\breg|Mux46~1_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux46~6_combout\,
	datab => \breg|Mux46~1_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux46~8_combout\,
	combout => \breg|Mux46~9_combout\);

-- Location: LCCOMB_X63_Y32_N22
\breg|XREGS[15][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[15][17]~feeder_combout\);

-- Location: LCFF_X63_Y32_N23
\breg|XREGS[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][17]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][17]~regout\);

-- Location: LCCOMB_X63_Y32_N14
\breg|Mux46~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][17]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[12][17]~regout\,
	datac => \breg|XREGS[14][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux46~17_combout\);

-- Location: LCCOMB_X63_Y32_N16
\breg|Mux46~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~18_combout\ = (\breg|Mux46~17_combout\ & (((\breg|XREGS[15][17]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux46~17_combout\ & (\breg|XREGS[13][17]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][17]~regout\,
	datab => \breg|XREGS[15][17]~regout\,
	datac => \breg|Mux46~17_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux46~18_combout\);

-- Location: LCCOMB_X52_Y27_N18
\breg|XREGS[10][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[10][17]~feeder_combout\);

-- Location: LCFF_X52_Y27_N19
\breg|XREGS[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][17]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][17]~regout\);

-- Location: LCFF_X52_Y28_N7
\breg|XREGS[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][17]~regout\);

-- Location: LCCOMB_X53_Y27_N2
\breg|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|XREGS[9][17]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[8][17]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][17]~regout\,
	datab => \breg|XREGS[9][17]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux46~10_combout\);

-- Location: LCCOMB_X52_Y27_N12
\breg|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux46~10_combout\ & ((\breg|XREGS[11][17]~regout\))) # (!\breg|Mux46~10_combout\ & (\breg|XREGS[10][17]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux46~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[10][17]~regout\,
	datac => \breg|XREGS[11][17]~regout\,
	datad => \breg|Mux46~10_combout\,
	combout => \breg|Mux46~11_combout\);

-- Location: LCCOMB_X54_Y26_N16
\breg|XREGS[6][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][17]~feeder_combout\ = \Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux14~1_combout\,
	combout => \breg|XREGS[6][17]~feeder_combout\);

-- Location: LCFF_X54_Y26_N17
\breg|XREGS[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][17]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][17]~regout\);

-- Location: LCFF_X52_Y29_N5
\breg|XREGS[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux14~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][17]~regout\);

-- Location: LCCOMB_X52_Y29_N4
\breg|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[6][17]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[4][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[6][17]~regout\,
	datac => \breg|XREGS[4][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux46~12_combout\);

-- Location: LCCOMB_X52_Y29_N30
\breg|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~13_combout\ = (\breg|Mux46~12_combout\ & (((\breg|XREGS[7][17]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux46~12_combout\ & (\breg|XREGS[5][17]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][17]~regout\,
	datab => \breg|Mux46~12_combout\,
	datac => \breg|XREGS[7][17]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux46~13_combout\);

-- Location: LCCOMB_X60_Y29_N0
\breg|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux46~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][17]~regout\)))) # (!\breg|Mux58~7_combout\ & (((\breg|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][17]~regout\,
	datab => \breg|Mux58~7_combout\,
	datac => \breg|Mux58~8_combout\,
	datad => \breg|Mux46~13_combout\,
	combout => \breg|Mux46~14_combout\);

-- Location: LCCOMB_X60_Y29_N26
\breg|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux46~14_combout\ & ((\breg|XREGS[3][17]~regout\))) # (!\breg|Mux46~14_combout\ & (\breg|XREGS[2][17]~regout\)))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux46~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][17]~regout\,
	datab => \breg|XREGS[3][17]~regout\,
	datac => \breg|Mux58~6_combout\,
	datad => \breg|Mux46~14_combout\,
	combout => \breg|Mux46~15_combout\);

-- Location: LCCOMB_X62_Y33_N0
\breg|Mux46~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~16_combout\ = (\breg|Mux58~5_combout\ & (((\breg|Mux58~4_combout\)))) # (!\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\ & (\breg|Mux46~11_combout\)) # (!\breg|Mux58~4_combout\ & ((\breg|Mux46~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux46~11_combout\,
	datac => \breg|Mux58~4_combout\,
	datad => \breg|Mux46~15_combout\,
	combout => \breg|Mux46~16_combout\);

-- Location: LCCOMB_X62_Y33_N2
\breg|Mux46~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux46~19_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux46~16_combout\ & ((\breg|Mux46~18_combout\))) # (!\breg|Mux46~16_combout\ & (\breg|Mux46~9_combout\)))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux46~9_combout\,
	datac => \breg|Mux46~18_combout\,
	datad => \breg|Mux46~16_combout\,
	combout => \breg|Mux46~19_combout\);

-- Location: LCCOMB_X57_Y32_N14
\gerador_imm|Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector16~2_combout\ = (\gerador_imm|Selector11~2_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(14) & ((\gerador_imm|Mux5~2_combout\) # (\gerador_imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~2_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datac => \gerador_imm|Mux6~1_combout\,
	datad => \gerador_imm|Selector11~2_combout\,
	combout => \gerador_imm|Selector16~2_combout\);

-- Location: LCCOMB_X57_Y34_N2
\ula|Selector29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~9_combout\ = (\ula|ShiftRight1~11_combout\ & (\ulaB[4]~4_combout\ & (\ula_cnt|opcode.SRL_OP~combout\ & \ula|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~11_combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula_cnt|opcode.SRL_OP~combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector29~9_combout\);

-- Location: LCCOMB_X56_Y38_N26
\ula|Selector17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~13_combout\ = (!\ula|ShiftRight0~13_combout\ & (\ula|ShiftRight0~4_combout\ & \ula|Selector29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~13_combout\,
	datac => \ula|ShiftRight0~4_combout\,
	datad => \ula|Selector29~9_combout\,
	combout => \ula|Selector17~13_combout\);

-- Location: LCCOMB_X57_Y32_N6
\ulaB[14]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[14]~8_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector16~2_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux49~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector16~2_combout\,
	datad => \breg|Mux49~19_combout\,
	combout => \ulaB[14]~8_combout\);

-- Location: LCCOMB_X61_Y38_N24
\ula|Selector17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~9_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\breg|Mux17~19_combout\) # (\ulaB[14]~8_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux17~19_combout\ $ (\ulaB[14]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \breg|Mux17~19_combout\,
	datac => \ulaB[14]~8_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector17~9_combout\);

-- Location: LCCOMB_X62_Y38_N30
\ula|Selector17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~10_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~28_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~28_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~28_combout\,
	datad => \ula|Add0~28_combout\,
	combout => \ula|Selector17~10_combout\);

-- Location: LCCOMB_X61_Y38_N14
\ula|Selector17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~11_combout\ = (\ula|Selector17~10_combout\) # ((\ulaB[14]~8_combout\ & (\breg|Mux17~19_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[14]~8_combout\,
	datab => \breg|Mux17~19_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector17~10_combout\,
	combout => \ula|Selector17~11_combout\);

-- Location: LCCOMB_X61_Y38_N22
\ula|Selector17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~8_combout\ = (\ula|Selector29~2_combout\ & ((\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~19_combout\))) # (!\ulaB[3]~5_combout\ & (\ula|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector29~2_combout\,
	datab => \ula|Selector9~0_combout\,
	datac => \ula|ShiftLeft0~19_combout\,
	datad => \ulaB[3]~5_combout\,
	combout => \ula|Selector17~8_combout\);

-- Location: LCCOMB_X61_Y38_N20
\ula|Selector17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~12_combout\ = (\ula|Selector17~0_combout\) # ((\ula|Selector17~9_combout\) # ((\ula|Selector17~11_combout\) # (\ula|Selector17~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~0_combout\,
	datab => \ula|Selector17~9_combout\,
	datac => \ula|Selector17~11_combout\,
	datad => \ula|Selector17~8_combout\,
	combout => \ula|Selector17~12_combout\);

-- Location: LCCOMB_X58_Y39_N4
\ula|Selector17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~5_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftRight0~30_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~30_combout\,
	datac => \ula|ShiftRight0~26_combout\,
	datad => \ulaB[2]~2_combout\,
	combout => \ula|Selector17~5_combout\);

-- Location: LCCOMB_X59_Y36_N28
\ula|ShiftRight0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~7_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux15~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux17~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux15~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \breg|Mux17~19_combout\,
	combout => \ula|ShiftRight0~7_combout\);

-- Location: LCCOMB_X60_Y36_N6
\ula|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~21_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux14~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux16~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datac => \breg|Mux16~19_combout\,
	datad => \breg|Mux14~19_combout\,
	combout => \ula|ShiftRight0~21_combout\);

-- Location: LCCOMB_X59_Y36_N4
\ula|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~22_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftRight0~21_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftRight0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datab => \ula|ShiftRight0~7_combout\,
	datad => \ula|ShiftRight0~21_combout\,
	combout => \ula|ShiftRight0~22_combout\);

-- Location: LCCOMB_X60_Y36_N18
\ula|Selector17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~6_combout\ = (\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~28_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftRight0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight0~22_combout\,
	datad => \ula|ShiftRight0~28_combout\,
	combout => \ula|Selector17~6_combout\);

-- Location: LCCOMB_X61_Y38_N26
\ula|Selector17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~7_combout\ = (\ula|Selector17~1_combout\ & ((\ulaB[3]~5_combout\ & (\ula|Selector17~5_combout\)) # (!\ulaB[3]~5_combout\ & ((\ula|Selector17~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula|Selector17~5_combout\,
	datac => \ula|Selector17~6_combout\,
	datad => \ula|Selector17~1_combout\,
	combout => \ula|Selector17~7_combout\);

-- Location: LCCOMB_X61_Y38_N30
\ula|Selector17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~15_combout\ = (\ula|Selector17~14_combout\) # ((\ula|Selector17~13_combout\) # ((\ula|Selector17~12_combout\) # (\ula|Selector17~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~14_combout\,
	datab => \ula|Selector17~13_combout\,
	datac => \ula|Selector17~12_combout\,
	datad => \ula|Selector17~7_combout\,
	combout => \ula|Selector17~15_combout\);

-- Location: LCCOMB_X61_Y38_N10
\Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = (\contr|Mux5~3_combout\ & (((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector16~2_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector17~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \gerador_imm|Selector16~2_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector17~15_combout\,
	combout => \Mux17~0_combout\);

-- Location: LCCOMB_X61_Y38_N28
\Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux17~0_combout\ & (\pcOld[14]~24_combout\)) # (!\Mux17~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(14)))))) # (!\contr|Mux5~3_combout\ & (((\Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[14]~24_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(14),
	datac => \contr|Mux5~3_combout\,
	datad => \Mux17~0_combout\,
	combout => \Mux17~1_combout\);

-- Location: LCFF_X58_Y31_N15
\breg|XREGS[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][14]~regout\);

-- Location: LCCOMB_X51_Y34_N28
\breg|XREGS[10][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[10][14]~feeder_combout\);

-- Location: LCFF_X51_Y34_N29
\breg|XREGS[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][14]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][14]~regout\);

-- Location: LCCOMB_X53_Y27_N12
\breg|XREGS[8][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[8][14]~feeder_combout\);

-- Location: LCFF_X53_Y27_N13
\breg|XREGS[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][14]~feeder_combout\,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][14]~regout\);

-- Location: LCCOMB_X51_Y27_N0
\breg|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[9][14]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[8][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[8][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux17~0_combout\);

-- Location: LCCOMB_X51_Y27_N10
\breg|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux17~0_combout\ & (\breg|XREGS[11][14]~regout\)) # (!\breg|Mux17~0_combout\ & ((\breg|XREGS[10][14]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[11][14]~regout\,
	datac => \breg|XREGS[10][14]~regout\,
	datad => \breg|Mux17~0_combout\,
	combout => \breg|Mux17~1_combout\);

-- Location: LCCOMB_X49_Y29_N6
\breg|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[14][14]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][14]~regout\,
	datab => \breg|XREGS[12][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux17~17_combout\);

-- Location: LCCOMB_X49_Y29_N20
\breg|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux17~17_combout\ & ((\breg|XREGS[15][14]~regout\))) # (!\breg|Mux17~17_combout\ & (\breg|XREGS[13][14]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][14]~regout\,
	datab => \breg|XREGS[15][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux17~17_combout\,
	combout => \breg|Mux17~18_combout\);

-- Location: LCFF_X60_Y33_N17
\breg|XREGS[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][14]~regout\);

-- Location: LCCOMB_X50_Y30_N24
\breg|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][14]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[6][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux17~12_combout\);

-- Location: LCCOMB_X50_Y30_N0
\breg|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~13_combout\ = (\breg|Mux17~12_combout\ & ((\breg|XREGS[7][14]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|Mux17~12_combout\ & (((\breg|XREGS[5][14]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][14]~regout\,
	datab => \breg|XREGS[5][14]~regout\,
	datac => \breg|Mux17~12_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux17~13_combout\);

-- Location: LCCOMB_X50_Y31_N30
\breg|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~14_combout\ = (\breg|Mux24~4_combout\ & (((\breg|Mux17~13_combout\) # (!\breg|Mux24~3_combout\)))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][14]~regout\ & (\breg|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][14]~regout\,
	datab => \breg|Mux24~4_combout\,
	datac => \breg|Mux24~3_combout\,
	datad => \breg|Mux17~13_combout\,
	combout => \breg|Mux17~14_combout\);

-- Location: LCCOMB_X50_Y31_N8
\breg|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux17~14_combout\ & ((\breg|XREGS[3][14]~regout\))) # (!\breg|Mux17~14_combout\ & (\breg|XREGS[2][14]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][14]~regout\,
	datab => \breg|XREGS[3][14]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux17~14_combout\,
	combout => \breg|Mux17~15_combout\);

-- Location: LCCOMB_X50_Y37_N8
\breg|XREGS[25][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[25][14]~feeder_combout\);

-- Location: LCFF_X50_Y37_N9
\breg|XREGS[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][14]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][14]~regout\);

-- Location: LCCOMB_X49_Y31_N18
\breg|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[25][14]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[17][14]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][14]~regout\,
	datab => \breg|XREGS[25][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux17~2_combout\);

-- Location: LCCOMB_X49_Y31_N0
\breg|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux17~2_combout\ & ((\breg|XREGS[29][14]~regout\))) # (!\breg|Mux17~2_combout\ & (\breg|XREGS[21][14]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][14]~regout\,
	datab => \breg|XREGS[29][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux17~2_combout\,
	combout => \breg|Mux17~3_combout\);

-- Location: LCCOMB_X61_Y30_N2
\breg|XREGS[24][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[24][14]~feeder_combout\);

-- Location: LCFF_X61_Y30_N3
\breg|XREGS[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][14]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][14]~regout\);

-- Location: LCCOMB_X49_Y31_N2
\breg|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][14]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[16][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[24][14]~regout\,
	combout => \breg|Mux17~6_combout\);

-- Location: LCCOMB_X49_Y31_N4
\breg|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux17~6_combout\ & ((\breg|XREGS[28][14]~regout\))) # (!\breg|Mux17~6_combout\ & (\breg|XREGS[20][14]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[28][14]~regout\,
	datad => \breg|Mux17~6_combout\,
	combout => \breg|Mux17~7_combout\);

-- Location: LCFF_X61_Y35_N27
\breg|XREGS[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][14]~regout\);

-- Location: LCCOMB_X62_Y27_N10
\breg|XREGS[18][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[18][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[18][14]~feeder_combout\);

-- Location: LCFF_X62_Y27_N11
\breg|XREGS[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[18][14]~feeder_combout\,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][14]~regout\);

-- Location: LCCOMB_X49_Y31_N6
\breg|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[22][14]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(18) & \breg|XREGS[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|XREGS[18][14]~regout\,
	combout => \breg|Mux17~4_combout\);

-- Location: LCCOMB_X49_Y31_N12
\breg|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux17~4_combout\ & (\breg|XREGS[30][14]~regout\)) # (!\breg|Mux17~4_combout\ & ((\breg|XREGS[26][14]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[30][14]~regout\,
	datac => \breg|XREGS[26][14]~regout\,
	datad => \breg|Mux17~4_combout\,
	combout => \breg|Mux17~5_combout\);

-- Location: LCCOMB_X49_Y31_N14
\breg|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|Mux17~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux17~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux17~7_combout\,
	datad => \breg|Mux17~5_combout\,
	combout => \breg|Mux17~8_combout\);

-- Location: LCCOMB_X56_Y25_N4
\breg|XREGS[27][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[27][14]~feeder_combout\ = \Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux17~1_combout\,
	combout => \breg|XREGS[27][14]~feeder_combout\);

-- Location: LCFF_X56_Y25_N5
\breg|XREGS[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[27][14]~feeder_combout\,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][14]~regout\);

-- Location: LCFF_X50_Y27_N29
\breg|XREGS[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux17~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][14]~regout\);

-- Location: LCCOMB_X50_Y27_N28
\breg|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][14]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][14]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][14]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[19][14]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux17~9_combout\);

-- Location: LCCOMB_X50_Y27_N18
\breg|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux17~9_combout\ & (\breg|XREGS[31][14]~regout\)) # (!\breg|Mux17~9_combout\ & ((\breg|XREGS[27][14]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux17~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][14]~regout\,
	datab => \breg|XREGS[27][14]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux17~9_combout\,
	combout => \breg|Mux17~10_combout\);

-- Location: LCCOMB_X49_Y31_N28
\breg|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux17~8_combout\ & ((\breg|Mux17~10_combout\))) # (!\breg|Mux17~8_combout\ & (\breg|Mux17~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux17~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|Mux17~3_combout\,
	datac => \breg|Mux17~8_combout\,
	datad => \breg|Mux17~10_combout\,
	combout => \breg|Mux17~11_combout\);

-- Location: LCCOMB_X49_Y31_N22
\breg|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~16_combout\ = (\breg|Mux24~1_combout\ & (\breg|Mux24~0_combout\)) # (!\breg|Mux24~1_combout\ & ((\breg|Mux24~0_combout\ & ((\breg|Mux17~11_combout\))) # (!\breg|Mux24~0_combout\ & (\breg|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~1_combout\,
	datab => \breg|Mux24~0_combout\,
	datac => \breg|Mux17~15_combout\,
	datad => \breg|Mux17~11_combout\,
	combout => \breg|Mux17~16_combout\);

-- Location: LCCOMB_X49_Y31_N20
\breg|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux17~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux17~16_combout\ & ((\breg|Mux17~18_combout\))) # (!\breg|Mux17~16_combout\ & (\breg|Mux17~1_combout\)))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~1_combout\,
	datab => \breg|Mux17~1_combout\,
	datac => \breg|Mux17~18_combout\,
	datad => \breg|Mux17~16_combout\,
	combout => \breg|Mux17~19_combout\);

-- Location: LCCOMB_X61_Y36_N4
\ula|ShiftLeft0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~53_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux17~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux15~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datad => \breg|Mux17~19_combout\,
	combout => \ula|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X61_Y36_N18
\ula|ShiftLeft0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~54_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~50_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~50_combout\,
	datac => \ula|ShiftLeft0~53_combout\,
	datad => \ulaB[0]~26_combout\,
	combout => \ula|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X61_Y36_N2
\ula|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~43_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~38_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~38_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \ula|ShiftLeft0~42_combout\,
	combout => \ula|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X60_Y37_N22
\ula|ShiftLeft0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~55_combout\ = (\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~43_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~54_combout\,
	datad => \ula|ShiftLeft0~43_combout\,
	combout => \ula|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X60_Y37_N14
\ula|Selector7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~4_combout\ = (\ula|Selector4~14_combout\ & (((\ula|Selector4~5_combout\)))) # (!\ula|Selector4~14_combout\ & ((\ula|Selector4~5_combout\ & (\ula|ShiftLeft0~66_combout\)) # (!\ula|Selector4~5_combout\ & ((\ula|ShiftLeft0~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~14_combout\,
	datab => \ula|ShiftLeft0~66_combout\,
	datac => \ula|Selector4~5_combout\,
	datad => \ula|ShiftLeft0~76_combout\,
	combout => \ula|Selector7~4_combout\);

-- Location: LCCOMB_X56_Y34_N12
\ula|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~28_combout\ = (\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~27_combout\) # ((\ula|ShiftRight1~67_combout\ & \ula|ShiftLeft0~26_combout\)))) # (!\ulaB[3]~5_combout\ & (\ula|ShiftRight1~67_combout\ & ((\ula|ShiftLeft0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula|ShiftRight1~67_combout\,
	datac => \ula|ShiftLeft0~27_combout\,
	datad => \ula|ShiftLeft0~26_combout\,
	combout => \ula|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X56_Y34_N14
\ula|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~29_combout\ = (\ula|ShiftLeft0~28_combout\) # ((!\ulaB[3]~5_combout\ & (\ulaB[2]~2_combout\ & \ula|ShiftLeft0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~12_combout\,
	datad => \ula|ShiftLeft0~28_combout\,
	combout => \ula|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X60_Y37_N12
\ula|Selector7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~5_combout\ = (\ula|Selector4~14_combout\ & ((\ula|Selector7~4_combout\ & ((\ula|ShiftLeft0~29_combout\))) # (!\ula|Selector7~4_combout\ & (\ula|ShiftLeft0~55_combout\)))) # (!\ula|Selector4~14_combout\ & (((\ula|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector4~14_combout\,
	datab => \ula|ShiftLeft0~55_combout\,
	datac => \ula|Selector7~4_combout\,
	datad => \ula|ShiftLeft0~29_combout\,
	combout => \ula|Selector7~5_combout\);

-- Location: LCCOMB_X60_Y35_N12
\ula|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~2_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~48_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~48_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~48_combout\,
	datad => \ula|Add1~48_combout\,
	combout => \ula|Selector7~2_combout\);

-- Location: LCCOMB_X61_Y35_N6
\ula|Selector7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~3_combout\ = (\ula|Selector7~2_combout\) # ((\breg|Mux7~19_combout\ & (\ula_cnt|opcode.AND_OP~combout\ & \ulaB[24]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux7~19_combout\,
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \ulaB[24]~19_combout\,
	datad => \ula|Selector7~2_combout\,
	combout => \ula|Selector7~3_combout\);

-- Location: LCCOMB_X61_Y35_N0
\ula|Selector7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~6_combout\ = (\ula|Selector7~1_combout\) # ((\ula|Selector7~3_combout\) # ((\ula|Selector0~0_combout\ & \ula|Selector7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector0~0_combout\,
	datab => \ula|Selector7~1_combout\,
	datac => \ula|Selector7~5_combout\,
	datad => \ula|Selector7~3_combout\,
	combout => \ula|Selector7~6_combout\);

-- Location: LCCOMB_X61_Y35_N18
\ula|Selector7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector7~7_combout\ = (\ula|Selector7~0_combout\) # ((\ula|Selector2~2_combout\) # (\ula|Selector7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector7~0_combout\,
	datab => \ula|Selector2~2_combout\,
	datad => \ula|Selector7~6_combout\,
	combout => \ula|Selector7~7_combout\);

-- Location: LCCOMB_X52_Y37_N26
\Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~24_combout\ = (\contr|Mux2~2_combout\ & (\pcJalr[24]~46_combout\)) # (!\contr|Mux2~2_combout\ & ((\pcBranch[24]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcJalr[24]~46_combout\,
	datad => \pcBranch[24]~48_combout\,
	combout => \Add2~24_combout\);

-- Location: LCFF_X51_Y37_N15
\PC[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[24]~74_combout\,
	sdata => \Add2~24_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(24));

-- Location: LCFF_X53_Y39_N15
\pcAux[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(24));

-- Location: LCFF_X53_Y39_N9
\pcAux[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(21));

-- Location: LCFF_X53_Y39_N5
\pcAux[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(19));

-- Location: LCFF_X53_Y39_N3
\pcAux[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(18));

-- Location: LCFF_X53_Y39_N1
\pcAux[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(17));

-- Location: LCFF_X53_Y40_N31
\pcAux[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(16));

-- Location: LCFF_X53_Y40_N29
\pcAux[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(15));

-- Location: LCFF_X53_Y40_N27
\pcAux[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(14));

-- Location: LCCOMB_X53_Y40_N24
\pcOld[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[13]~22_combout\ = (pcAux(13) & (!\pcOld[12]~21\)) # (!pcAux(13) & ((\pcOld[12]~21\) # (GND)))
-- \pcOld[13]~23\ = CARRY((!\pcOld[12]~21\) # (!pcAux(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => pcAux(13),
	datad => VCC,
	cin => \pcOld[12]~21\,
	combout => \pcOld[13]~22_combout\,
	cout => \pcOld[13]~23\);

-- Location: LCCOMB_X53_Y39_N10
\pcOld[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[22]~40_combout\ = (pcAux(22) & (\pcOld[21]~39\ $ (GND))) # (!pcAux(22) & (!\pcOld[21]~39\ & VCC))
-- \pcOld[22]~41\ = CARRY((pcAux(22) & !\pcOld[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => pcAux(22),
	datad => VCC,
	cin => \pcOld[21]~39\,
	combout => \pcOld[22]~40_combout\,
	cout => \pcOld[22]~41\);

-- Location: LCCOMB_X59_Y31_N26
\Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(25))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector6~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(25),
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector6~8_combout\,
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X59_Y31_N4
\Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux6~0_combout\ & ((\pcOld[25]~46_combout\))) # (!\Mux6~0_combout\ & (\gerador_imm|Selector5~1_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \gerador_imm|Selector5~1_combout\,
	datac => \pcOld[25]~46_combout\,
	datad => \Mux6~0_combout\,
	combout => \Mux6~1_combout\);

-- Location: LCFF_X54_Y27_N7
\breg|XREGS[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][25]~regout\);

-- Location: LCCOMB_X49_Y30_N6
\breg|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][25]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[8][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux38~10_combout\);

-- Location: LCCOMB_X49_Y30_N16
\breg|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux38~10_combout\ & ((\breg|XREGS[11][25]~regout\))) # (!\breg|Mux38~10_combout\ & (\breg|XREGS[10][25]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[10][25]~regout\,
	datac => \breg|XREGS[11][25]~regout\,
	datad => \breg|Mux38~10_combout\,
	combout => \breg|Mux38~11_combout\);

-- Location: LCFF_X56_Y28_N19
\breg|XREGS[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][25]~regout\);

-- Location: LCFF_X56_Y28_N17
\breg|XREGS[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][25]~regout\);

-- Location: LCCOMB_X59_Y27_N6
\breg|XREGS[6][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[6][25]~feeder_combout\);

-- Location: LCFF_X59_Y27_N7
\breg|XREGS[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][25]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][25]~regout\);

-- Location: LCFF_X54_Y33_N11
\breg|XREGS[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][25]~regout\);

-- Location: LCCOMB_X54_Y33_N10
\breg|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[6][25]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[4][25]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[6][25]~regout\,
	datac => \breg|XREGS[4][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux38~12_combout\);

-- Location: LCCOMB_X54_Y33_N16
\breg|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux38~12_combout\ & ((\breg|XREGS[7][25]~regout\))) # (!\breg|Mux38~12_combout\ & (\breg|XREGS[5][25]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux38~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[7][25]~regout\,
	datad => \breg|Mux38~12_combout\,
	combout => \breg|Mux38~13_combout\);

-- Location: LCCOMB_X56_Y28_N28
\breg|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~14_combout\ = (\breg|Mux58~8_combout\ & (((\breg|Mux38~13_combout\) # (!\breg|Mux58~7_combout\)))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][25]~regout\ & (\breg|Mux58~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~8_combout\,
	datab => \breg|XREGS[1][25]~regout\,
	datac => \breg|Mux58~7_combout\,
	datad => \breg|Mux38~13_combout\,
	combout => \breg|Mux38~14_combout\);

-- Location: LCCOMB_X56_Y28_N2
\breg|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux38~14_combout\ & (\breg|XREGS[3][25]~regout\)) # (!\breg|Mux38~14_combout\ & ((\breg|XREGS[2][25]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux38~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][25]~regout\,
	datab => \breg|XREGS[2][25]~regout\,
	datac => \breg|Mux58~6_combout\,
	datad => \breg|Mux38~14_combout\,
	combout => \breg|Mux38~15_combout\);

-- Location: LCCOMB_X56_Y28_N20
\breg|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~16_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux38~11_combout\) # ((\breg|Mux58~5_combout\)))) # (!\breg|Mux58~4_combout\ & (((!\breg|Mux58~5_combout\ & \breg|Mux38~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~4_combout\,
	datab => \breg|Mux38~11_combout\,
	datac => \breg|Mux58~5_combout\,
	datad => \breg|Mux38~15_combout\,
	combout => \breg|Mux38~16_combout\);

-- Location: LCFF_X59_Y31_N23
\breg|XREGS[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][25]~regout\);

-- Location: LCCOMB_X59_Y31_N22
\breg|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[25][25]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[17][25]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[25][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux38~0_combout\);

-- Location: LCCOMB_X58_Y27_N10
\breg|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux38~0_combout\ & (\breg|XREGS[29][25]~regout\)) # (!\breg|Mux38~0_combout\ & ((\breg|XREGS[21][25]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][25]~regout\,
	datab => \breg|XREGS[21][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux38~0_combout\,
	combout => \breg|Mux38~1_combout\);

-- Location: LCCOMB_X59_Y27_N14
\breg|XREGS[26][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][25]~feeder_combout\ = \Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~1_combout\,
	combout => \breg|XREGS[26][25]~feeder_combout\);

-- Location: LCFF_X59_Y27_N15
\breg|XREGS[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][25]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][25]~regout\);

-- Location: LCCOMB_X56_Y26_N26
\breg|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[22][25]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[18][25]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[18][25]~regout\,
	datac => \breg|XREGS[22][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux38~2_combout\);

-- Location: LCCOMB_X56_Y28_N26
\breg|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~3_combout\ = (\breg|Mux38~2_combout\ & ((\breg|XREGS[30][25]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux38~2_combout\ & (((\breg|XREGS[26][25]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][25]~regout\,
	datab => \breg|XREGS[26][25]~regout\,
	datac => \breg|Mux38~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux38~3_combout\);

-- Location: LCFF_X56_Y29_N7
\breg|XREGS[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][25]~regout\);

-- Location: LCCOMB_X56_Y29_N6
\breg|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~5_combout\ = (\breg|Mux38~4_combout\ & (((\breg|XREGS[28][25]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|Mux38~4_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[20][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux38~4_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[20][25]~regout\,
	datad => \breg|XREGS[28][25]~regout\,
	combout => \breg|Mux38~5_combout\);

-- Location: LCCOMB_X56_Y28_N8
\breg|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux38~3_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\mem_i|altsyncram_component|auto_generated|q_a\(20) & \breg|Mux38~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux38~3_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux38~5_combout\,
	combout => \breg|Mux38~6_combout\);

-- Location: LCFF_X48_Y33_N3
\breg|XREGS[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux6~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][25]~regout\);

-- Location: LCCOMB_X48_Y33_N2
\breg|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][25]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][25]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[19][25]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux38~7_combout\);

-- Location: LCCOMB_X47_Y33_N16
\breg|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux38~7_combout\ & ((\breg|XREGS[31][25]~regout\))) # (!\breg|Mux38~7_combout\ & (\breg|XREGS[27][25]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][25]~regout\,
	datab => \breg|XREGS[31][25]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux38~7_combout\,
	combout => \breg|Mux38~8_combout\);

-- Location: LCCOMB_X56_Y28_N6
\breg|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux38~6_combout\ & ((\breg|Mux38~8_combout\))) # (!\breg|Mux38~6_combout\ & (\breg|Mux38~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Mux38~1_combout\,
	datac => \breg|Mux38~6_combout\,
	datad => \breg|Mux38~8_combout\,
	combout => \breg|Mux38~9_combout\);

-- Location: LCCOMB_X56_Y28_N14
\breg|Mux38~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux38~19_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux38~16_combout\ & (\breg|Mux38~18_combout\)) # (!\breg|Mux38~16_combout\ & ((\breg|Mux38~9_combout\))))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux38~18_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux38~16_combout\,
	datad => \breg|Mux38~9_combout\,
	combout => \breg|Mux38~19_combout\);

-- Location: LCCOMB_X61_Y35_N20
\Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (\contr|Mux4~1_combout\ & ((\gerador_imm|Selector6~1_combout\) # ((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((!\contr|Mux5~3_combout\ & \ula|Selector7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \gerador_imm|Selector6~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector7~7_combout\,
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X61_Y31_N16
\Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux7~0_combout\ & (\pcOld[24]~44_combout\)) # (!\Mux7~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(24)))))) # (!\contr|Mux5~3_combout\ & (((\Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[24]~44_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(24),
	datad => \Mux7~0_combout\,
	combout => \Mux7~1_combout\);

-- Location: LCFF_X49_Y30_N29
\breg|XREGS[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][24]~regout\);

-- Location: LCFF_X48_Y30_N3
\breg|XREGS[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][24]~regout\);

-- Location: LCFF_X49_Y30_N31
\breg|XREGS[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][24]~regout\);

-- Location: LCCOMB_X49_Y30_N30
\breg|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[10][24]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[8][24]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[8][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux39~0_combout\);

-- Location: LCCOMB_X53_Y31_N22
\breg|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux39~0_combout\ & (\breg|XREGS[11][24]~regout\)) # (!\breg|Mux39~0_combout\ & ((\breg|XREGS[9][24]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[11][24]~regout\,
	datac => \breg|XREGS[9][24]~regout\,
	datad => \breg|Mux39~0_combout\,
	combout => \breg|Mux39~1_combout\);

-- Location: LCFF_X63_Y28_N31
\breg|XREGS[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][24]~regout\);

-- Location: LCFF_X62_Y28_N9
\breg|XREGS[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][24]~regout\);

-- Location: LCCOMB_X62_Y28_N0
\breg|Mux39~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[13][24]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[12][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[13][24]~regout\,
	datac => \breg|XREGS[12][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux39~17_combout\);

-- Location: LCCOMB_X62_Y28_N18
\breg|Mux39~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux39~17_combout\ & ((\breg|XREGS[15][24]~regout\))) # (!\breg|Mux39~17_combout\ & (\breg|XREGS[14][24]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux39~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[14][24]~regout\,
	datac => \breg|XREGS[15][24]~regout\,
	datad => \breg|Mux39~17_combout\,
	combout => \breg|Mux39~18_combout\);

-- Location: LCCOMB_X53_Y31_N4
\breg|XREGS[2][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][24]~feeder_combout\ = \Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux7~1_combout\,
	combout => \breg|XREGS[2][24]~feeder_combout\);

-- Location: LCFF_X53_Y31_N5
\breg|XREGS[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][24]~feeder_combout\,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][24]~regout\);

-- Location: LCFF_X50_Y32_N17
\breg|XREGS[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][24]~regout\);

-- Location: LCCOMB_X50_Y30_N4
\breg|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][24]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux39~12_combout\);

-- Location: LCCOMB_X50_Y30_N2
\breg|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~13_combout\ = (\breg|Mux39~12_combout\ & ((\breg|XREGS[7][24]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|Mux39~12_combout\ & (((\breg|XREGS[6][24]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][24]~regout\,
	datab => \breg|XREGS[6][24]~regout\,
	datac => \breg|Mux39~12_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux39~13_combout\);

-- Location: LCCOMB_X50_Y32_N16
\breg|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux39~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][24]~regout\)))) # (!\breg|Mux58~7_combout\ & (\breg|Mux58~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|Mux58~8_combout\,
	datac => \breg|XREGS[1][24]~regout\,
	datad => \breg|Mux39~13_combout\,
	combout => \breg|Mux39~14_combout\);

-- Location: LCCOMB_X53_Y31_N24
\breg|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~15_combout\ = (\breg|Mux39~14_combout\ & ((\breg|XREGS[3][24]~regout\) # ((!\breg|Mux58~6_combout\)))) # (!\breg|Mux39~14_combout\ & (((\breg|XREGS[2][24]~regout\ & \breg|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][24]~regout\,
	datab => \breg|XREGS[2][24]~regout\,
	datac => \breg|Mux39~14_combout\,
	datad => \breg|Mux58~6_combout\,
	combout => \breg|Mux39~15_combout\);

-- Location: LCCOMB_X58_Y27_N28
\breg|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[24][24]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[24][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux39~6_combout\);

-- Location: LCCOMB_X58_Y27_N14
\breg|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux39~6_combout\ & (\breg|XREGS[28][24]~regout\)) # (!\breg|Mux39~6_combout\ & ((\breg|XREGS[20][24]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[20][24]~regout\,
	datad => \breg|Mux39~6_combout\,
	combout => \breg|Mux39~7_combout\);

-- Location: LCFF_X59_Y26_N11
\breg|XREGS[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][24]~regout\);

-- Location: LCCOMB_X59_Y26_N10
\breg|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][24]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[17][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux39~4_combout\);

-- Location: LCCOMB_X60_Y26_N0
\breg|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux39~4_combout\ & ((\breg|XREGS[29][24]~regout\))) # (!\breg|Mux39~4_combout\ & (\breg|XREGS[21][24]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[29][24]~regout\,
	datad => \breg|Mux39~4_combout\,
	combout => \breg|Mux39~5_combout\);

-- Location: LCCOMB_X53_Y31_N20
\breg|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|Mux39~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|Mux39~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux39~7_combout\,
	datad => \breg|Mux39~5_combout\,
	combout => \breg|Mux39~8_combout\);

-- Location: LCFF_X54_Y25_N1
\breg|XREGS[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][24]~regout\);

-- Location: LCFF_X58_Y25_N13
\breg|XREGS[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux7~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][24]~regout\);

-- Location: LCCOMB_X58_Y25_N12
\breg|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|XREGS[23][24]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (\breg|XREGS[19][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[23][24]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux39~9_combout\);

-- Location: LCCOMB_X54_Y25_N0
\breg|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux39~9_combout\ & (\breg|XREGS[31][24]~regout\)) # (!\breg|Mux39~9_combout\ & ((\breg|XREGS[27][24]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux39~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][24]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[27][24]~regout\,
	datad => \breg|Mux39~9_combout\,
	combout => \breg|Mux39~10_combout\);

-- Location: LCCOMB_X53_Y31_N26
\breg|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux39~8_combout\ & ((\breg|Mux39~10_combout\))) # (!\breg|Mux39~8_combout\ & (\breg|Mux39~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux39~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux39~3_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux39~8_combout\,
	datad => \breg|Mux39~10_combout\,
	combout => \breg|Mux39~11_combout\);

-- Location: LCCOMB_X53_Y31_N30
\breg|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~16_combout\ = (\breg|Mux58~4_combout\ & (\breg|Mux58~5_combout\)) # (!\breg|Mux58~4_combout\ & ((\breg|Mux58~5_combout\ & ((\breg|Mux39~11_combout\))) # (!\breg|Mux58~5_combout\ & (\breg|Mux39~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~4_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux39~15_combout\,
	datad => \breg|Mux39~11_combout\,
	combout => \breg|Mux39~16_combout\);

-- Location: LCCOMB_X53_Y31_N0
\breg|Mux39~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux39~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux39~16_combout\ & ((\breg|Mux39~18_combout\))) # (!\breg|Mux39~16_combout\ & (\breg|Mux39~1_combout\)))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~4_combout\,
	datab => \breg|Mux39~1_combout\,
	datac => \breg|Mux39~18_combout\,
	datad => \breg|Mux39~16_combout\,
	combout => \breg|Mux39~19_combout\);

-- Location: LCCOMB_X51_Y36_N12
\Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(23))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector8~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(23),
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector8~9_combout\,
	combout => \Mux8~0_combout\);

-- Location: LCCOMB_X51_Y36_N26
\Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux8~0_combout\ & (\pcOld[23]~42_combout\)) # (!\Mux8~0_combout\ & ((\gerador_imm|Selector7~1_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[23]~42_combout\,
	datab => \gerador_imm|Selector7~1_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \Mux8~0_combout\,
	combout => \Mux8~1_combout\);

-- Location: LCCOMB_X58_Y26_N22
\breg|XREGS[23][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[23][23]~feeder_combout\);

-- Location: LCFF_X58_Y26_N23
\breg|XREGS[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][23]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][23]~regout\);

-- Location: LCCOMB_X54_Y25_N18
\breg|Mux40~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][23]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[23][23]~regout\,
	datac => \breg|XREGS[19][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux40~7_combout\);

-- Location: LCCOMB_X54_Y25_N20
\breg|Mux40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~8_combout\ = (\breg|Mux40~7_combout\ & ((\breg|XREGS[31][23]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux40~7_combout\ & (((\breg|XREGS[27][23]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][23]~regout\,
	datab => \breg|Mux40~7_combout\,
	datac => \breg|XREGS[27][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux40~8_combout\);

-- Location: LCFF_X56_Y32_N25
\breg|XREGS[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][23]~regout\);

-- Location: LCCOMB_X58_Y25_N6
\breg|XREGS[17][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[17][23]~feeder_combout\);

-- Location: LCFF_X58_Y25_N7
\breg|XREGS[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][23]~feeder_combout\,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][23]~regout\);

-- Location: LCFF_X59_Y31_N13
\breg|XREGS[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][23]~regout\);

-- Location: LCCOMB_X59_Y31_N12
\breg|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[25][23]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[17][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[17][23]~regout\,
	datac => \breg|XREGS[25][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux40~0_combout\);

-- Location: LCCOMB_X58_Y31_N20
\breg|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~1_combout\ = (\breg|Mux40~0_combout\ & (((\breg|XREGS[29][23]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux40~0_combout\ & (\breg|XREGS[21][23]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][23]~regout\,
	datab => \breg|XREGS[29][23]~regout\,
	datac => \breg|Mux40~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux40~1_combout\);

-- Location: LCCOMB_X60_Y28_N12
\breg|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][23]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[18][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux40~2_combout\);

-- Location: LCCOMB_X60_Y28_N0
\breg|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux40~2_combout\ & ((\breg|XREGS[30][23]~regout\))) # (!\breg|Mux40~2_combout\ & (\breg|XREGS[26][23]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[30][23]~regout\,
	datad => \breg|Mux40~2_combout\,
	combout => \breg|Mux40~3_combout\);

-- Location: LCFF_X58_Y32_N1
\breg|XREGS[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][23]~regout\);

-- Location: LCCOMB_X61_Y28_N12
\breg|Mux40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][23]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][23]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[24][23]~regout\,
	datac => \breg|XREGS[16][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux40~4_combout\);

-- Location: LCCOMB_X61_Y28_N0
\breg|Mux40~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux40~4_combout\ & ((\breg|XREGS[28][23]~regout\))) # (!\breg|Mux40~4_combout\ & (\breg|XREGS[20][23]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][23]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[28][23]~regout\,
	datad => \breg|Mux40~4_combout\,
	combout => \breg|Mux40~5_combout\);

-- Location: LCCOMB_X54_Y33_N18
\breg|Mux40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20)) # ((\breg|Mux40~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux40~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux40~3_combout\,
	datad => \breg|Mux40~5_combout\,
	combout => \breg|Mux40~6_combout\);

-- Location: LCCOMB_X54_Y33_N8
\breg|Mux40~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux40~6_combout\ & (\breg|Mux40~8_combout\)) # (!\breg|Mux40~6_combout\ & ((\breg|Mux40~1_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Mux40~8_combout\,
	datac => \breg|Mux40~1_combout\,
	datad => \breg|Mux40~6_combout\,
	combout => \breg|Mux40~9_combout\);

-- Location: LCFF_X50_Y32_N27
\breg|XREGS[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][23]~regout\);

-- Location: LCFF_X50_Y32_N13
\breg|XREGS[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][23]~regout\);

-- Location: LCCOMB_X59_Y30_N24
\breg|XREGS[5][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][23]~feeder_combout\ = \Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux8~1_combout\,
	combout => \breg|XREGS[5][23]~feeder_combout\);

-- Location: LCFF_X59_Y30_N25
\breg|XREGS[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][23]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][23]~regout\);

-- Location: LCFF_X54_Y33_N5
\breg|XREGS[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux8~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][23]~regout\);

-- Location: LCCOMB_X54_Y33_N22
\breg|Mux40~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[6][23]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[4][23]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[6][23]~regout\,
	datac => \breg|XREGS[4][23]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux40~12_combout\);

-- Location: LCCOMB_X54_Y33_N4
\breg|Mux40~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux40~12_combout\ & ((\breg|XREGS[7][23]~regout\))) # (!\breg|Mux40~12_combout\ & (\breg|XREGS[5][23]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[5][23]~regout\,
	datac => \breg|XREGS[7][23]~regout\,
	datad => \breg|Mux40~12_combout\,
	combout => \breg|Mux40~13_combout\);

-- Location: LCCOMB_X50_Y32_N12
\breg|Mux40~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux40~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][23]~regout\)))) # (!\breg|Mux58~7_combout\ & (\breg|Mux58~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|Mux58~8_combout\,
	datac => \breg|XREGS[1][23]~regout\,
	datad => \breg|Mux40~13_combout\,
	combout => \breg|Mux40~14_combout\);

-- Location: LCCOMB_X50_Y32_N26
\breg|Mux40~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux40~14_combout\ & (\breg|XREGS[3][23]~regout\)) # (!\breg|Mux40~14_combout\ & ((\breg|XREGS[2][23]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux40~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[3][23]~regout\,
	datac => \breg|XREGS[2][23]~regout\,
	datad => \breg|Mux40~14_combout\,
	combout => \breg|Mux40~15_combout\);

-- Location: LCCOMB_X54_Y33_N2
\breg|Mux40~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~16_combout\ = (\breg|Mux58~5_combout\ & (((\breg|Mux58~4_combout\)))) # (!\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\ & (\breg|Mux40~11_combout\)) # (!\breg|Mux58~4_combout\ & ((\breg|Mux40~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux40~11_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux58~4_combout\,
	datad => \breg|Mux40~15_combout\,
	combout => \breg|Mux40~16_combout\);

-- Location: LCCOMB_X54_Y33_N20
\breg|Mux40~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux40~19_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux40~16_combout\ & (\breg|Mux40~18_combout\)) # (!\breg|Mux40~16_combout\ & ((\breg|Mux40~9_combout\))))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux40~18_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux40~9_combout\,
	datad => \breg|Mux40~16_combout\,
	combout => \breg|Mux40~19_combout\);

-- Location: LCCOMB_X54_Y34_N16
\gerador_imm|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector24~0_combout\ = (\gerador_imm|Selector25~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(26) & ((\gerador_imm|Selector25~1_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(26),
	datab => \gerador_imm|Selector25~0_combout\,
	datac => \gerador_imm|Selector25~1_combout\,
	datad => \gerador_imm|Selector0~0_combout\,
	combout => \gerador_imm|Selector24~0_combout\);

-- Location: LCCOMB_X56_Y39_N6
\Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (\contr|Mux5~3_combout\ & (\contr|Mux4~1_combout\)) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector24~0_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector25~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector24~0_combout\,
	datad => \ula|Selector25~10_combout\,
	combout => \Mux25~0_combout\);

-- Location: LCCOMB_X57_Y31_N14
\Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux25~0_combout\ & (\pcOld[6]~8_combout\)) # (!\Mux25~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(6)))))) # (!\contr|Mux5~3_combout\ & (((\Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[6]~8_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(6),
	datac => \contr|Mux5~3_combout\,
	datad => \Mux25~0_combout\,
	combout => \Mux25~1_combout\);

-- Location: LCFF_X57_Y31_N15
\breg|XREGS[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux25~1_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][6]~regout\);

-- Location: LCCOMB_X50_Y26_N14
\breg|XREGS[13][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[13][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[13][6]~feeder_combout\);

-- Location: LCFF_X50_Y26_N15
\breg|XREGS[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[13][6]~feeder_combout\,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][6]~regout\);

-- Location: LCCOMB_X50_Y26_N26
\breg|Mux57~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|XREGS[13][6]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[12][6]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][6]~regout\,
	datab => \breg|XREGS[13][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux57~17_combout\);

-- Location: LCCOMB_X50_Y26_N20
\breg|Mux57~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux57~17_combout\ & (\breg|XREGS[15][6]~regout\)) # (!\breg|Mux57~17_combout\ & ((\breg|XREGS[14][6]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][6]~regout\,
	datab => \breg|XREGS[14][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux57~17_combout\,
	combout => \breg|Mux57~18_combout\);

-- Location: LCFF_X57_Y28_N19
\breg|XREGS[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][6]~regout\);

-- Location: LCCOMB_X53_Y28_N26
\breg|XREGS[2][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[2][6]~feeder_combout\);

-- Location: LCFF_X53_Y28_N27
\breg|XREGS[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][6]~feeder_combout\,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][6]~regout\);

-- Location: LCFF_X58_Y28_N5
\breg|XREGS[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][6]~regout\);

-- Location: LCCOMB_X58_Y28_N30
\breg|XREGS[4][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[4][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[4][6]~feeder_combout\);

-- Location: LCFF_X58_Y28_N31
\breg|XREGS[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[4][6]~feeder_combout\,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][6]~regout\);

-- Location: LCCOMB_X58_Y28_N10
\breg|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][6]~regout\,
	datab => \breg|XREGS[4][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux57~12_combout\);

-- Location: LCCOMB_X58_Y28_N4
\breg|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux57~12_combout\ & ((\breg|XREGS[7][6]~regout\))) # (!\breg|Mux57~12_combout\ & (\breg|XREGS[6][6]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux57~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[7][6]~regout\,
	datad => \breg|Mux57~12_combout\,
	combout => \breg|Mux57~13_combout\);

-- Location: LCCOMB_X53_Y28_N0
\breg|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~14_combout\ = (\breg|Mux58~8_combout\ & (((\breg|Mux57~13_combout\) # (!\breg|Mux58~7_combout\)))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][6]~regout\ & (\breg|Mux58~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][6]~regout\,
	datab => \breg|Mux58~8_combout\,
	datac => \breg|Mux58~7_combout\,
	datad => \breg|Mux57~13_combout\,
	combout => \breg|Mux57~14_combout\);

-- Location: LCCOMB_X53_Y28_N14
\breg|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux57~14_combout\ & (\breg|XREGS[3][6]~regout\)) # (!\breg|Mux57~14_combout\ & ((\breg|XREGS[2][6]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[3][6]~regout\,
	datac => \breg|XREGS[2][6]~regout\,
	datad => \breg|Mux57~14_combout\,
	combout => \breg|Mux57~15_combout\);

-- Location: LCFF_X57_Y25_N31
\breg|XREGS[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][6]~regout\);

-- Location: LCFF_X56_Y25_N9
\breg|XREGS[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][6]~regout\);

-- Location: LCFF_X56_Y25_N11
\breg|XREGS[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][6]~regout\);

-- Location: LCCOMB_X56_Y25_N10
\breg|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[19][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux57~9_combout\);

-- Location: LCCOMB_X56_Y25_N8
\breg|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux57~9_combout\ & (\breg|XREGS[31][6]~regout\)) # (!\breg|Mux57~9_combout\ & ((\breg|XREGS[27][6]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux57~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[31][6]~regout\,
	datac => \breg|XREGS[27][6]~regout\,
	datad => \breg|Mux57~9_combout\,
	combout => \breg|Mux57~10_combout\);

-- Location: LCFF_X56_Y26_N23
\breg|XREGS[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][6]~regout\);

-- Location: LCFF_X60_Y28_N9
\breg|XREGS[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][6]~regout\);

-- Location: LCCOMB_X60_Y28_N8
\breg|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[22][6]~regout\,
	datac => \breg|XREGS[18][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux57~2_combout\);

-- Location: LCFF_X60_Y28_N15
\breg|XREGS[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][6]~regout\);

-- Location: LCCOMB_X60_Y28_N14
\breg|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~3_combout\ = (\breg|Mux57~2_combout\ & (((\breg|XREGS[30][6]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux57~2_combout\ & (\breg|XREGS[26][6]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][6]~regout\,
	datab => \breg|Mux57~2_combout\,
	datac => \breg|XREGS[30][6]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux57~3_combout\);

-- Location: LCFF_X49_Y31_N27
\breg|XREGS[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][6]~regout\);

-- Location: LCCOMB_X49_Y31_N8
\breg|XREGS[17][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[17][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[17][6]~feeder_combout\);

-- Location: LCFF_X49_Y31_N9
\breg|XREGS[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[17][6]~feeder_combout\,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][6]~regout\);

-- Location: LCCOMB_X49_Y31_N10
\breg|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][6]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][6]~regout\,
	datab => \breg|XREGS[17][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux57~4_combout\);

-- Location: LCCOMB_X49_Y31_N26
\breg|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux57~4_combout\ & (\breg|XREGS[29][6]~regout\)) # (!\breg|Mux57~4_combout\ & ((\breg|XREGS[21][6]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][6]~regout\,
	datad => \breg|Mux57~4_combout\,
	combout => \breg|Mux57~5_combout\);

-- Location: LCFF_X49_Y34_N13
\breg|XREGS[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][6]~regout\);

-- Location: LCFF_X60_Y30_N27
\breg|XREGS[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][6]~regout\);

-- Location: LCCOMB_X49_Y34_N26
\breg|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[24][6]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][6]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][6]~regout\,
	datab => \breg|XREGS[24][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux57~6_combout\);

-- Location: LCCOMB_X49_Y34_N12
\breg|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux57~6_combout\ & ((\breg|XREGS[28][6]~regout\))) # (!\breg|Mux57~6_combout\ & (\breg|XREGS[20][6]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][6]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[28][6]~regout\,
	datad => \breg|Mux57~6_combout\,
	combout => \breg|Mux57~7_combout\);

-- Location: LCCOMB_X53_Y28_N12
\breg|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|Mux57~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux57~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux57~5_combout\,
	datad => \breg|Mux57~7_combout\,
	combout => \breg|Mux57~8_combout\);

-- Location: LCCOMB_X53_Y28_N2
\breg|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux57~8_combout\ & (\breg|Mux57~10_combout\)) # (!\breg|Mux57~8_combout\ & ((\breg|Mux57~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux57~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux57~10_combout\,
	datac => \breg|Mux57~3_combout\,
	datad => \breg|Mux57~8_combout\,
	combout => \breg|Mux57~11_combout\);

-- Location: LCCOMB_X53_Y28_N28
\breg|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~16_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\) # ((\breg|Mux57~11_combout\)))) # (!\breg|Mux58~5_combout\ & (!\breg|Mux58~4_combout\ & (\breg|Mux57~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux57~15_combout\,
	datad => \breg|Mux57~11_combout\,
	combout => \breg|Mux57~16_combout\);

-- Location: LCCOMB_X53_Y28_N6
\breg|Mux57~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux57~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux57~16_combout\ & ((\breg|Mux57~18_combout\))) # (!\breg|Mux57~16_combout\ & (\breg|Mux57~1_combout\)))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux57~1_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux57~18_combout\,
	datad => \breg|Mux57~16_combout\,
	combout => \breg|Mux57~19_combout\);

-- Location: LCCOMB_X56_Y34_N4
\Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = (\contr|Mux5~3_combout\ & (\contr|Mux4~1_combout\)) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector22~0_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector23~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector22~0_combout\,
	datad => \ula|Selector23~9_combout\,
	combout => \Mux23~0_combout\);

-- Location: LCCOMB_X56_Y34_N30
\Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux23~0_combout\ & ((\pcOld[8]~12_combout\))) # (!\Mux23~0_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(8))))) # (!\contr|Mux5~3_combout\ & (((\Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(8),
	datac => \Mux23~0_combout\,
	datad => \pcOld[8]~12_combout\,
	combout => \Mux23~1_combout\);

-- Location: LCFF_X58_Y31_N23
\breg|XREGS[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][8]~regout\);

-- Location: LCCOMB_X51_Y27_N28
\breg|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|XREGS[10][8]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][8]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][8]~regout\,
	datab => \breg|XREGS[10][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux55~0_combout\);

-- Location: LCCOMB_X51_Y27_N30
\breg|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux55~0_combout\ & (\breg|XREGS[11][8]~regout\)) # (!\breg|Mux55~0_combout\ & ((\breg|XREGS[9][8]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[11][8]~regout\,
	datac => \breg|XREGS[9][8]~regout\,
	datad => \breg|Mux55~0_combout\,
	combout => \breg|Mux55~1_combout\);

-- Location: LCFF_X57_Y28_N25
\breg|XREGS[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][8]~regout\);

-- Location: LCCOMB_X56_Y27_N10
\breg|XREGS[1][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[1][8]~feeder_combout\);

-- Location: LCFF_X56_Y27_N11
\breg|XREGS[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][8]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][8]~regout\);

-- Location: LCCOMB_X51_Y27_N24
\breg|XREGS[5][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[5][8]~feeder_combout\);

-- Location: LCFF_X51_Y27_N25
\breg|XREGS[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][8]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][8]~regout\);

-- Location: LCFF_X50_Y30_N31
\breg|XREGS[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][8]~regout\);

-- Location: LCCOMB_X50_Y30_N30
\breg|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][8]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[5][8]~regout\,
	datac => \breg|XREGS[4][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux55~12_combout\);

-- Location: LCCOMB_X50_Y30_N28
\breg|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux55~12_combout\ & (\breg|XREGS[7][8]~regout\)) # (!\breg|Mux55~12_combout\ & ((\breg|XREGS[6][8]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[7][8]~regout\,
	datac => \breg|XREGS[6][8]~regout\,
	datad => \breg|Mux55~12_combout\,
	combout => \breg|Mux55~13_combout\);

-- Location: LCCOMB_X57_Y27_N30
\breg|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~14_combout\ = (\breg|Mux58~8_combout\ & (((\breg|Mux55~13_combout\) # (!\breg|Mux58~7_combout\)))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][8]~regout\ & (\breg|Mux58~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~8_combout\,
	datab => \breg|XREGS[1][8]~regout\,
	datac => \breg|Mux58~7_combout\,
	datad => \breg|Mux55~13_combout\,
	combout => \breg|Mux55~14_combout\);

-- Location: LCCOMB_X56_Y27_N14
\breg|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux55~14_combout\ & ((\breg|XREGS[3][8]~regout\))) # (!\breg|Mux55~14_combout\ & (\breg|XREGS[2][8]~regout\)))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][8]~regout\,
	datab => \breg|XREGS[3][8]~regout\,
	datac => \breg|Mux58~6_combout\,
	datad => \breg|Mux55~14_combout\,
	combout => \breg|Mux55~15_combout\);

-- Location: LCFF_X57_Y27_N1
\breg|XREGS[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][8]~regout\);

-- Location: LCFF_X48_Y33_N7
\breg|XREGS[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux23~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][8]~regout\);

-- Location: LCCOMB_X48_Y33_N6
\breg|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][8]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[19][8]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux55~9_combout\);

-- Location: LCCOMB_X57_Y27_N12
\breg|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux55~9_combout\ & ((\breg|XREGS[31][8]~regout\))) # (!\breg|Mux55~9_combout\ & (\breg|XREGS[27][8]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux55~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][8]~regout\,
	datab => \breg|XREGS[31][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux55~9_combout\,
	combout => \breg|Mux55~10_combout\);

-- Location: LCCOMB_X54_Y37_N6
\breg|XREGS[28][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[28][8]~feeder_combout\ = \Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux23~1_combout\,
	combout => \breg|XREGS[28][8]~feeder_combout\);

-- Location: LCFF_X54_Y37_N7
\breg|XREGS[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[28][8]~feeder_combout\,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][8]~regout\);

-- Location: LCCOMB_X54_Y37_N0
\breg|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[24][8]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[16][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][8]~regout\,
	datab => \breg|XREGS[24][8]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux55~6_combout\);

-- Location: LCCOMB_X54_Y37_N2
\breg|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux55~6_combout\ & ((\breg|XREGS[28][8]~regout\))) # (!\breg|Mux55~6_combout\ & (\breg|XREGS[20][8]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][8]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[28][8]~regout\,
	datad => \breg|Mux55~6_combout\,
	combout => \breg|Mux55~7_combout\);

-- Location: LCCOMB_X56_Y27_N30
\breg|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|Mux55~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux55~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux55~5_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux55~7_combout\,
	combout => \breg|Mux55~8_combout\);

-- Location: LCCOMB_X56_Y27_N0
\breg|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux55~8_combout\ & ((\breg|Mux55~10_combout\))) # (!\breg|Mux55~8_combout\ & (\breg|Mux55~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux55~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux55~3_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux55~10_combout\,
	datad => \breg|Mux55~8_combout\,
	combout => \breg|Mux55~11_combout\);

-- Location: LCCOMB_X56_Y27_N28
\breg|Mux55~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~16_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\) # ((\breg|Mux55~11_combout\)))) # (!\breg|Mux58~5_combout\ & (!\breg|Mux58~4_combout\ & (\breg|Mux55~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux55~15_combout\,
	datad => \breg|Mux55~11_combout\,
	combout => \breg|Mux55~16_combout\);

-- Location: LCCOMB_X56_Y27_N6
\breg|Mux55~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux55~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux55~16_combout\ & (\breg|Mux55~18_combout\)) # (!\breg|Mux55~16_combout\ & ((\breg|Mux55~1_combout\))))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux55~18_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux55~1_combout\,
	datad => \breg|Mux55~16_combout\,
	combout => \breg|Mux55~19_combout\);

-- Location: LCCOMB_X56_Y34_N2
\ulaB[8]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[8]~30_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector22~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux55~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector22~0_combout\,
	datad => \breg|Mux55~19_combout\,
	combout => \ulaB[8]~30_combout\);

-- Location: LCCOMB_X53_Y36_N20
\ulaB[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[6]~28_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector24~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux57~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector24~0_combout\,
	datad => \breg|Mux57~19_combout\,
	combout => \ulaB[6]~28_combout\);

-- Location: LCCOMB_X60_Y34_N4
\ula|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~4_combout\ = ((\breg|Mux29~19_combout\ $ (\ulaB[2]~2_combout\ $ (!\ula|Add0~3\)))) # (GND)
-- \ula|Add0~5\ = CARRY((\breg|Mux29~19_combout\ & ((\ulaB[2]~2_combout\) # (!\ula|Add0~3\))) # (!\breg|Mux29~19_combout\ & (\ulaB[2]~2_combout\ & !\ula|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux29~19_combout\,
	datab => \ulaB[2]~2_combout\,
	datad => VCC,
	cin => \ula|Add0~3\,
	combout => \ula|Add0~4_combout\,
	cout => \ula|Add0~5\);

-- Location: LCCOMB_X60_Y34_N8
\ula|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~8_combout\ = ((\breg|Mux27~19_combout\ $ (\ulaB[4]~4_combout\ $ (!\ula|Add0~7\)))) # (GND)
-- \ula|Add0~9\ = CARRY((\breg|Mux27~19_combout\ & ((\ulaB[4]~4_combout\) # (!\ula|Add0~7\))) # (!\breg|Mux27~19_combout\ & (\ulaB[4]~4_combout\ & !\ula|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux27~19_combout\,
	datab => \ulaB[4]~4_combout\,
	datad => VCC,
	cin => \ula|Add0~7\,
	combout => \ula|Add0~8_combout\,
	cout => \ula|Add0~9\);

-- Location: LCCOMB_X60_Y34_N10
\ula|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~10_combout\ = (\ulaB[5]~27_combout\ & ((\breg|Mux26~19_combout\ & (\ula|Add0~9\ & VCC)) # (!\breg|Mux26~19_combout\ & (!\ula|Add0~9\)))) # (!\ulaB[5]~27_combout\ & ((\breg|Mux26~19_combout\ & (!\ula|Add0~9\)) # (!\breg|Mux26~19_combout\ & 
-- ((\ula|Add0~9\) # (GND)))))
-- \ula|Add0~11\ = CARRY((\ulaB[5]~27_combout\ & (!\breg|Mux26~19_combout\ & !\ula|Add0~9\)) # (!\ulaB[5]~27_combout\ & ((!\ula|Add0~9\) # (!\breg|Mux26~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[5]~27_combout\,
	datab => \breg|Mux26~19_combout\,
	datad => VCC,
	cin => \ula|Add0~9\,
	combout => \ula|Add0~10_combout\,
	cout => \ula|Add0~11\);

-- Location: LCCOMB_X60_Y34_N12
\ula|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~12_combout\ = ((\breg|Mux25~19_combout\ $ (\ulaB[6]~28_combout\ $ (!\ula|Add0~11\)))) # (GND)
-- \ula|Add0~13\ = CARRY((\breg|Mux25~19_combout\ & ((\ulaB[6]~28_combout\) # (!\ula|Add0~11\))) # (!\breg|Mux25~19_combout\ & (\ulaB[6]~28_combout\ & !\ula|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux25~19_combout\,
	datab => \ulaB[6]~28_combout\,
	datad => VCC,
	cin => \ula|Add0~11\,
	combout => \ula|Add0~12_combout\,
	cout => \ula|Add0~13\);

-- Location: LCCOMB_X60_Y34_N14
\ula|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~14_combout\ = (\breg|Mux24~24_combout\ & ((\ulaB[7]~31_combout\ & (\ula|Add0~13\ & VCC)) # (!\ulaB[7]~31_combout\ & (!\ula|Add0~13\)))) # (!\breg|Mux24~24_combout\ & ((\ulaB[7]~31_combout\ & (!\ula|Add0~13\)) # (!\ulaB[7]~31_combout\ & 
-- ((\ula|Add0~13\) # (GND)))))
-- \ula|Add0~15\ = CARRY((\breg|Mux24~24_combout\ & (!\ulaB[7]~31_combout\ & !\ula|Add0~13\)) # (!\breg|Mux24~24_combout\ & ((!\ula|Add0~13\) # (!\ulaB[7]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~24_combout\,
	datab => \ulaB[7]~31_combout\,
	datad => VCC,
	cin => \ula|Add0~13\,
	combout => \ula|Add0~14_combout\,
	cout => \ula|Add0~15\);

-- Location: LCCOMB_X60_Y34_N16
\ula|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~16_combout\ = ((\breg|Mux23~19_combout\ $ (\ulaB[8]~30_combout\ $ (!\ula|Add0~15\)))) # (GND)
-- \ula|Add0~17\ = CARRY((\breg|Mux23~19_combout\ & ((\ulaB[8]~30_combout\) # (!\ula|Add0~15\))) # (!\breg|Mux23~19_combout\ & (\ulaB[8]~30_combout\ & !\ula|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux23~19_combout\,
	datab => \ulaB[8]~30_combout\,
	datad => VCC,
	cin => \ula|Add0~15\,
	combout => \ula|Add0~16_combout\,
	cout => \ula|Add0~17\);

-- Location: LCCOMB_X60_Y34_N18
\ula|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~18_combout\ = (\breg|Mux22~19_combout\ & ((\ulaB[9]~1_combout\ & (\ula|Add0~17\ & VCC)) # (!\ulaB[9]~1_combout\ & (!\ula|Add0~17\)))) # (!\breg|Mux22~19_combout\ & ((\ulaB[9]~1_combout\ & (!\ula|Add0~17\)) # (!\ulaB[9]~1_combout\ & 
-- ((\ula|Add0~17\) # (GND)))))
-- \ula|Add0~19\ = CARRY((\breg|Mux22~19_combout\ & (!\ulaB[9]~1_combout\ & !\ula|Add0~17\)) # (!\breg|Mux22~19_combout\ & ((!\ula|Add0~17\) # (!\ulaB[9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux22~19_combout\,
	datab => \ulaB[9]~1_combout\,
	datad => VCC,
	cin => \ula|Add0~17\,
	combout => \ula|Add0~18_combout\,
	cout => \ula|Add0~19\);

-- Location: LCCOMB_X60_Y34_N20
\ula|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~20_combout\ = ((\breg|Mux21~19_combout\ $ (\ulaB[10]~0_combout\ $ (!\ula|Add0~19\)))) # (GND)
-- \ula|Add0~21\ = CARRY((\breg|Mux21~19_combout\ & ((\ulaB[10]~0_combout\) # (!\ula|Add0~19\))) # (!\breg|Mux21~19_combout\ & (\ulaB[10]~0_combout\ & !\ula|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux21~19_combout\,
	datab => \ulaB[10]~0_combout\,
	datad => VCC,
	cin => \ula|Add0~19\,
	combout => \ula|Add0~20_combout\,
	cout => \ula|Add0~21\);

-- Location: LCCOMB_X60_Y34_N22
\ula|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~22_combout\ = (\ulaB[11]~6_combout\ & ((\breg|Mux20~19_combout\ & (\ula|Add0~21\ & VCC)) # (!\breg|Mux20~19_combout\ & (!\ula|Add0~21\)))) # (!\ulaB[11]~6_combout\ & ((\breg|Mux20~19_combout\ & (!\ula|Add0~21\)) # (!\breg|Mux20~19_combout\ & 
-- ((\ula|Add0~21\) # (GND)))))
-- \ula|Add0~23\ = CARRY((\ulaB[11]~6_combout\ & (!\breg|Mux20~19_combout\ & !\ula|Add0~21\)) # (!\ulaB[11]~6_combout\ & ((!\ula|Add0~21\) # (!\breg|Mux20~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[11]~6_combout\,
	datab => \breg|Mux20~19_combout\,
	datad => VCC,
	cin => \ula|Add0~21\,
	combout => \ula|Add0~22_combout\,
	cout => \ula|Add0~23\);

-- Location: LCCOMB_X60_Y34_N24
\ula|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~24_combout\ = ((\breg|Mux19~19_combout\ $ (\ulaB[12]~7_combout\ $ (!\ula|Add0~23\)))) # (GND)
-- \ula|Add0~25\ = CARRY((\breg|Mux19~19_combout\ & ((\ulaB[12]~7_combout\) # (!\ula|Add0~23\))) # (!\breg|Mux19~19_combout\ & (\ulaB[12]~7_combout\ & !\ula|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux19~19_combout\,
	datab => \ulaB[12]~7_combout\,
	datad => VCC,
	cin => \ula|Add0~23\,
	combout => \ula|Add0~24_combout\,
	cout => \ula|Add0~25\);

-- Location: LCCOMB_X54_Y38_N28
\ula|Selector18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~7_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~26_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~26_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~26_combout\,
	datad => \ula|Add1~26_combout\,
	combout => \ula|Selector18~7_combout\);

-- Location: LCCOMB_X54_Y38_N22
\ula|Selector18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~8_combout\ = (\ula|Selector18~7_combout\) # ((\ulaB[13]~9_combout\ & (\breg|Mux18~19_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[13]~9_combout\,
	datab => \breg|Mux18~19_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector18~7_combout\,
	combout => \ula|Selector18~8_combout\);

-- Location: LCCOMB_X54_Y38_N8
\ula|Selector18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~9_combout\ = (\ula|Selector18~6_combout\) # ((\ula|Selector18~8_combout\) # ((!\ula|ShiftRight1~44_combout\ & \ula|Selector2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~44_combout\,
	datab => \ula|Selector2~1_combout\,
	datac => \ula|Selector18~6_combout\,
	datad => \ula|Selector18~8_combout\,
	combout => \ula|Selector18~9_combout\);

-- Location: LCCOMB_X57_Y38_N2
\ula|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~47_combout\ = (\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~16_combout\))) # (!\ulaB[3]~5_combout\ & (\ula|Selector10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[3]~5_combout\,
	datac => \ula|Selector10~0_combout\,
	datad => \ula|ShiftLeft0~16_combout\,
	combout => \ula|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X54_Y38_N20
\ula|Selector18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~4_combout\ = (\ula|Selector29~9_combout\ & ((\ula|Selector18~3_combout\) # ((\ula|Selector29~2_combout\ & \ula|ShiftLeft0~47_combout\)))) # (!\ula|Selector29~9_combout\ & (((\ula|Selector29~2_combout\ & \ula|ShiftLeft0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector29~9_combout\,
	datab => \ula|Selector18~3_combout\,
	datac => \ula|Selector29~2_combout\,
	datad => \ula|ShiftLeft0~47_combout\,
	combout => \ula|Selector18~4_combout\);

-- Location: LCCOMB_X58_Y38_N20
\ula|ShiftRight1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~38_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftRight0~7_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftRight1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight0~7_combout\,
	datad => \ula|ShiftRight1~30_combout\,
	combout => \ula|ShiftRight1~38_combout\);

-- Location: LCCOMB_X59_Y38_N24
\ula|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~0_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftRight1~42_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight1~42_combout\,
	datad => \ula|ShiftRight1~38_combout\,
	combout => \ula|Selector18~0_combout\);

-- Location: LCCOMB_X59_Y38_N22
\ula|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~1_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftRight1~45_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight1~45_combout\,
	datad => \ula|ShiftRight1~41_combout\,
	combout => \ula|Selector18~1_combout\);

-- Location: LCCOMB_X56_Y38_N24
\ula|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~2_combout\ = (\ula|Selector17~1_combout\ & ((\ulaB[3]~5_combout\ & ((\ula|Selector18~1_combout\))) # (!\ulaB[3]~5_combout\ & (\ula|Selector18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula|Selector18~0_combout\,
	datac => \ula|Selector18~1_combout\,
	datad => \ula|Selector17~1_combout\,
	combout => \ula|Selector18~2_combout\);

-- Location: LCCOMB_X54_Y38_N30
\ula|Selector18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector18~10_combout\ = (\ula|Selector18~5_combout\) # ((\ula|Selector18~9_combout\) # ((\ula|Selector18~4_combout\) # (\ula|Selector18~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector18~5_combout\,
	datab => \ula|Selector18~9_combout\,
	datac => \ula|Selector18~4_combout\,
	datad => \ula|Selector18~2_combout\,
	combout => \ula|Selector18~10_combout\);

-- Location: LCCOMB_X52_Y38_N8
\Add2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~13_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[13]~24_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[13]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datab => \pcBranch[13]~26_combout\,
	datac => \pcJalr[13]~24_combout\,
	combout => \Add2~13_combout\);

-- Location: LCFF_X51_Y38_N25
\PC[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[13]~52_combout\,
	sdata => \Add2~13_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(13));

-- Location: LCCOMB_X52_Y38_N22
\Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~14_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[14]~26_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[14]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datac => \pcBranch[14]~28_combout\,
	datad => \pcJalr[14]~26_combout\,
	combout => \Add2~14_combout\);

-- Location: LCFF_X51_Y38_N27
\PC[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[14]~54_combout\,
	sdata => \Add2~14_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(14));

-- Location: LCCOMB_X51_Y38_N28
\PC[15]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[15]~56_combout\ = (PC(15) & (!\PC[14]~55\)) # (!PC(15) & ((\PC[14]~55\) # (GND)))
-- \PC[15]~57\ = CARRY((!\PC[14]~55\) # (!PC(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(15),
	datad => VCC,
	cin => \PC[14]~55\,
	combout => \PC[15]~56_combout\,
	cout => \PC[15]~57\);

-- Location: LCCOMB_X52_Y38_N0
\Add2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~15_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[15]~28_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datac => \pcBranch[15]~30_combout\,
	datad => \pcJalr[15]~28_combout\,
	combout => \Add2~15_combout\);

-- Location: LCFF_X51_Y38_N29
\PC[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[15]~56_combout\,
	sdata => \Add2~15_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(15));

-- Location: LCCOMB_X51_Y38_N30
\PC[16]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[16]~58_combout\ = (PC(16) & (\PC[15]~57\ $ (GND))) # (!PC(16) & (!\PC[15]~57\ & VCC))
-- \PC[16]~59\ = CARRY((PC(16) & !\PC[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(16),
	datad => VCC,
	cin => \PC[15]~57\,
	combout => \PC[16]~58_combout\,
	cout => \PC[16]~59\);

-- Location: LCCOMB_X52_Y38_N14
\Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~16_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[16]~30_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[16]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[16]~32_combout\,
	datac => \contr|Mux2~2_combout\,
	datad => \pcJalr[16]~30_combout\,
	combout => \Add2~16_combout\);

-- Location: LCFF_X51_Y38_N31
\PC[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[16]~58_combout\,
	sdata => \Add2~16_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(16));

-- Location: LCCOMB_X51_Y37_N0
\PC[17]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[17]~60_combout\ = (PC(17) & (!\PC[16]~59\)) # (!PC(17) & ((\PC[16]~59\) # (GND)))
-- \PC[17]~61\ = CARRY((!\PC[16]~59\) # (!PC(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(17),
	datad => VCC,
	cin => \PC[16]~59\,
	combout => \PC[17]~60_combout\,
	cout => \PC[17]~61\);

-- Location: LCCOMB_X52_Y37_N20
\Add2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~17_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[17]~32_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[17]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[17]~34_combout\,
	datab => \contr|Mux2~2_combout\,
	datad => \pcJalr[17]~32_combout\,
	combout => \Add2~17_combout\);

-- Location: LCFF_X51_Y37_N1
\PC[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[17]~60_combout\,
	sdata => \Add2~17_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(17));

-- Location: LCCOMB_X51_Y37_N2
\PC[18]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[18]~62_combout\ = (PC(18) & (\PC[17]~61\ $ (GND))) # (!PC(18) & (!\PC[17]~61\ & VCC))
-- \PC[18]~63\ = CARRY((PC(18) & !\PC[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(18),
	datad => VCC,
	cin => \PC[17]~61\,
	combout => \PC[18]~62_combout\,
	cout => \PC[18]~63\);

-- Location: LCCOMB_X52_Y37_N28
\PC[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[18]~feeder_combout\ = \PC[18]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC[18]~62_combout\,
	combout => \PC[18]~feeder_combout\);

-- Location: LCCOMB_X52_Y37_N30
\Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~18_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[18]~34_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[18]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcBranch[18]~36_combout\,
	datad => \pcJalr[18]~34_combout\,
	combout => \Add2~18_combout\);

-- Location: LCFF_X52_Y37_N29
\PC[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[18]~feeder_combout\,
	sdata => \Add2~18_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(18));

-- Location: LCCOMB_X51_Y37_N4
\PC[19]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[19]~64_combout\ = (PC(19) & (!\PC[18]~63\)) # (!PC(19) & ((\PC[18]~63\) # (GND)))
-- \PC[19]~65\ = CARRY((!\PC[18]~63\) # (!PC(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(19),
	datad => VCC,
	cin => \PC[18]~63\,
	combout => \PC[19]~64_combout\,
	cout => \PC[19]~65\);

-- Location: LCCOMB_X52_Y37_N4
\Add2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~19_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[19]~36_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[19]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcBranch[19]~38_combout\,
	datad => \pcJalr[19]~36_combout\,
	combout => \Add2~19_combout\);

-- Location: LCFF_X51_Y37_N5
\PC[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[19]~64_combout\,
	sdata => \Add2~19_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(19));

-- Location: LCCOMB_X51_Y37_N8
\PC[21]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[21]~68_combout\ = (PC(21) & (!\PC[20]~67\)) # (!PC(21) & ((\PC[20]~67\) # (GND)))
-- \PC[21]~69\ = CARRY((!\PC[20]~67\) # (!PC(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(21),
	datad => VCC,
	cin => \PC[20]~67\,
	combout => \PC[21]~68_combout\,
	cout => \PC[21]~69\);

-- Location: LCCOMB_X52_Y37_N24
\Add2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~21_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[21]~40_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[21]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcBranch[21]~42_combout\,
	datac => \pcJalr[21]~40_combout\,
	datad => \contr|Mux2~2_combout\,
	combout => \Add2~21_combout\);

-- Location: LCFF_X51_Y37_N9
\PC[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[21]~68_combout\,
	sdata => \Add2~21_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(21));

-- Location: LCCOMB_X51_Y37_N18
\PC[26]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[26]~78_combout\ = (PC(26) & (\PC[25]~77\ $ (GND))) # (!PC(26) & (!\PC[25]~77\ & VCC))
-- \PC[26]~79\ = CARRY((PC(26) & !\PC[25]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(26),
	datad => VCC,
	cin => \PC[25]~77\,
	combout => \PC[26]~78_combout\,
	cout => \PC[26]~79\);

-- Location: LCCOMB_X52_Y37_N14
\Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~26_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[26]~50_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[26]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcBranch[26]~52_combout\,
	datad => \pcJalr[26]~50_combout\,
	combout => \Add2~26_combout\);

-- Location: LCFF_X51_Y37_N19
\PC[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[26]~78_combout\,
	sdata => \Add2~26_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(26));

-- Location: LCCOMB_X51_Y37_N20
\PC[27]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[27]~80_combout\ = (PC(27) & (!\PC[26]~79\)) # (!PC(27) & ((\PC[26]~79\) # (GND)))
-- \PC[27]~81\ = CARRY((!\PC[26]~79\) # (!PC(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(27),
	datad => VCC,
	cin => \PC[26]~79\,
	combout => \PC[27]~80_combout\,
	cout => \PC[27]~81\);

-- Location: LCCOMB_X51_Y37_N24
\PC[29]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[29]~84_combout\ = (PC(29) & (!\PC[28]~83\)) # (!PC(29) & ((\PC[28]~83\) # (GND)))
-- \PC[29]~85\ = CARRY((!\PC[28]~83\) # (!PC(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(29),
	datad => VCC,
	cin => \PC[28]~83\,
	combout => \PC[29]~84_combout\,
	cout => \PC[29]~85\);

-- Location: LCCOMB_X51_Y37_N26
\PC[30]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[30]~86_combout\ = (PC(30) & (\PC[29]~85\ $ (GND))) # (!PC(30) & (!\PC[29]~85\ & VCC))
-- \PC[30]~87\ = CARRY((PC(30) & !\PC[29]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => PC(30),
	datad => VCC,
	cin => \PC[29]~85\,
	combout => \PC[30]~86_combout\,
	cout => \PC[30]~87\);

-- Location: LCCOMB_X49_Y37_N26
\pcBranch[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[29]~58_combout\ = (PC(29) & ((\gerador_imm|Selector1~1_combout\ & (\pcBranch[28]~57\ & VCC)) # (!\gerador_imm|Selector1~1_combout\ & (!\pcBranch[28]~57\)))) # (!PC(29) & ((\gerador_imm|Selector1~1_combout\ & (!\pcBranch[28]~57\)) # 
-- (!\gerador_imm|Selector1~1_combout\ & ((\pcBranch[28]~57\) # (GND)))))
-- \pcBranch[29]~59\ = CARRY((PC(29) & (!\gerador_imm|Selector1~1_combout\ & !\pcBranch[28]~57\)) # (!PC(29) & ((!\pcBranch[28]~57\) # (!\gerador_imm|Selector1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(29),
	datab => \gerador_imm|Selector1~1_combout\,
	datad => VCC,
	cin => \pcBranch[28]~57\,
	combout => \pcBranch[29]~58_combout\,
	cout => \pcBranch[29]~59\);

-- Location: LCCOMB_X49_Y37_N28
\pcBranch[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[30]~60_combout\ = ((\gerador_imm|Selector0~2_combout\ $ (PC(30) $ (!\pcBranch[29]~59\)))) # (GND)
-- \pcBranch[30]~61\ = CARRY((\gerador_imm|Selector0~2_combout\ & ((PC(30)) # (!\pcBranch[29]~59\))) # (!\gerador_imm|Selector0~2_combout\ & (PC(30) & !\pcBranch[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector0~2_combout\,
	datab => PC(30),
	datad => VCC,
	cin => \pcBranch[29]~59\,
	combout => \pcBranch[30]~60_combout\,
	cout => \pcBranch[30]~61\);

-- Location: LCCOMB_X53_Y37_N26
\pcJalr[29]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[29]~56_combout\ = (PC(29) & ((\ula|Selector2~14_combout\ & (\pcJalr[28]~55\ & VCC)) # (!\ula|Selector2~14_combout\ & (!\pcJalr[28]~55\)))) # (!PC(29) & ((\ula|Selector2~14_combout\ & (!\pcJalr[28]~55\)) # (!\ula|Selector2~14_combout\ & 
-- ((\pcJalr[28]~55\) # (GND)))))
-- \pcJalr[29]~57\ = CARRY((PC(29) & (!\ula|Selector2~14_combout\ & !\pcJalr[28]~55\)) # (!PC(29) & ((!\pcJalr[28]~55\) # (!\ula|Selector2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(29),
	datab => \ula|Selector2~14_combout\,
	datad => VCC,
	cin => \pcJalr[28]~55\,
	combout => \pcJalr[29]~56_combout\,
	cout => \pcJalr[29]~57\);

-- Location: LCCOMB_X53_Y37_N28
\pcJalr[30]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[30]~58_combout\ = ((PC(30) $ (\ula|Selector1~7_combout\ $ (!\pcJalr[29]~57\)))) # (GND)
-- \pcJalr[30]~59\ = CARRY((PC(30) & ((\ula|Selector1~7_combout\) # (!\pcJalr[29]~57\))) # (!PC(30) & (\ula|Selector1~7_combout\ & !\pcJalr[29]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(30),
	datab => \ula|Selector1~7_combout\,
	datad => VCC,
	cin => \pcJalr[29]~57\,
	combout => \pcJalr[30]~58_combout\,
	cout => \pcJalr[30]~59\);

-- Location: LCCOMB_X52_Y37_N16
\Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~30_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[30]~58_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcBranch[30]~60_combout\,
	datad => \pcJalr[30]~58_combout\,
	combout => \Add2~30_combout\);

-- Location: LCFF_X51_Y37_N27
\PC[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[30]~86_combout\,
	sdata => \Add2~30_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(30));

-- Location: LCCOMB_X51_Y37_N28
\PC[31]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC[31]~88_combout\ = \PC[30]~87\ $ (PC(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => PC(31),
	cin => \PC[30]~87\,
	combout => \PC[31]~88_combout\);

-- Location: LCCOMB_X49_Y37_N30
\pcBranch[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[31]~62_combout\ = PC(31) $ (\gerador_imm|imm32[31]~2_combout\ $ (\pcBranch[30]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(31),
	datab => \gerador_imm|imm32[31]~2_combout\,
	cin => \pcBranch[30]~61\,
	combout => \pcBranch[31]~62_combout\);

-- Location: LCCOMB_X61_Y36_N20
\ula|ShiftLeft0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~52_combout\ = (\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~24_combout\))) # (!\ulaB[3]~5_combout\ & (\ula|Selector8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datac => \ula|Selector8~0_combout\,
	datad => \ula|ShiftLeft0~24_combout\,
	combout => \ula|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X62_Y37_N16
\ula|ShiftLeft0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~93_combout\ = (!\ulaB[1]~3_combout\ & ((\ulaB[0]~26_combout\ & (\breg|Mux1~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux1~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \breg|Mux0~19_combout\,
	combout => \ula|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X62_Y36_N8
\ula|ShiftLeft0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~94_combout\ = (!\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~93_combout\) # ((\ulaB[1]~3_combout\ & \ula|ShiftLeft0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftLeft0~93_combout\,
	datad => \ula|ShiftLeft0~86_combout\,
	combout => \ula|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X62_Y36_N2
\ula|ShiftLeft0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~95_combout\ = (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~94_combout\) # ((\ulaB[3]~5_combout\ & \ula|ShiftLeft0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~94_combout\,
	datad => \ula|ShiftLeft0~74_combout\,
	combout => \ula|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X62_Y36_N6
\ula|ShiftLeft0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~97_combout\ = (\ulaB[4]~4_combout\ & (((\ula|ShiftLeft0~52_combout\)))) # (!\ulaB[4]~4_combout\ & ((\ula|ShiftLeft0~96_combout\) # ((\ula|ShiftLeft0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~96_combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula|ShiftLeft0~52_combout\,
	datad => \ula|ShiftLeft0~95_combout\,
	combout => \ula|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X53_Y36_N28
\ulaB[31]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[31]~29_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|imm32[31]~2_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux32~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|imm32[31]~2_combout\,
	datad => \breg|Mux32~19_combout\,
	combout => \ulaB[31]~29_combout\);

-- Location: LCCOMB_X53_Y36_N14
\ula|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~1_combout\ = (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux0~19_combout\ $ (\ulaB[31]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \breg|Mux0~19_combout\,
	datad => \ulaB[31]~29_combout\,
	combout => \ula|Selector0~1_combout\);

-- Location: LCCOMB_X53_Y36_N2
\ula|Selector0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~3_combout\ = (\ula|Selector0~2_combout\) # ((\ula|Selector0~1_combout\) # ((\ulaB[31]~29_combout\ & \ula_cnt|opcode.OR_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector0~2_combout\,
	datab => \ulaB[31]~29_combout\,
	datac => \ula|Selector0~1_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector0~3_combout\);

-- Location: LCCOMB_X53_Y36_N0
\ula|Selector0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector0~6_combout\ = (\ula|Selector0~5_combout\) # ((\ula|Selector0~3_combout\) # ((\ula|Selector0~0_combout\ & \ula|ShiftLeft0~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector0~5_combout\,
	datab => \ula|Selector0~0_combout\,
	datac => \ula|ShiftLeft0~97_combout\,
	datad => \ula|Selector0~3_combout\,
	combout => \ula|Selector0~6_combout\);

-- Location: LCCOMB_X53_Y37_N30
\pcJalr[31]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[31]~60_combout\ = PC(31) $ (\pcJalr[30]~59\ $ (\ula|Selector0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(31),
	datad => \ula|Selector0~6_combout\,
	cin => \pcJalr[30]~59\,
	combout => \pcJalr[31]~60_combout\);

-- Location: LCCOMB_X51_Y37_N30
\Add2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~31_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[31]~60_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[31]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcBranch[31]~62_combout\,
	datad => \pcJalr[31]~60_combout\,
	combout => \Add2~31_combout\);

-- Location: LCFF_X51_Y37_N29
\PC[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[31]~88_combout\,
	sdata => \Add2~31_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(31));

-- Location: LCFF_X53_Y39_N29
\pcAux[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(31));

-- Location: LCCOMB_X53_Y39_N28
\pcOld[31]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcOld[31]~58_combout\ = \pcOld[30]~57\ $ (pcAux(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => pcAux(31),
	cin => \pcOld[30]~57\,
	combout => \pcOld[31]~58_combout\);

-- Location: LCCOMB_X53_Y36_N22
\Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(31)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((!\contr|Mux4~1_combout\ & \ula|Selector0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(31),
	datab => \contr|Mux5~3_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector0~6_combout\,
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X53_Y36_N4
\Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux0~0_combout\ & ((\pcOld[31]~58_combout\))) # (!\Mux0~0_combout\ & (\gerador_imm|imm32[31]~2_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \gerador_imm|imm32[31]~2_combout\,
	datac => \pcOld[31]~58_combout\,
	datad => \Mux0~0_combout\,
	combout => \Mux0~1_combout\);

-- Location: LCCOMB_X61_Y31_N12
\breg|XREGS[18][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[18][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[18][31]~feeder_combout\);

-- Location: LCFF_X61_Y31_N13
\breg|XREGS[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[18][31]~feeder_combout\,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][31]~regout\);

-- Location: LCCOMB_X63_Y30_N20
\breg|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][31]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][31]~regout\,
	datab => \breg|XREGS[18][31]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux0~0_combout\);

-- Location: LCCOMB_X63_Y30_N14
\breg|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux0~0_combout\ & ((\breg|XREGS[30][31]~regout\))) # (!\breg|Mux0~0_combout\ & (\breg|XREGS[26][31]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|Mux0~0_combout\,
	datad => \breg|XREGS[30][31]~regout\,
	combout => \breg|Mux0~1_combout\);

-- Location: LCCOMB_X56_Y29_N0
\breg|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[20][31]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[16][31]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][31]~regout\,
	datab => \breg|XREGS[16][31]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux0~4_combout\);

-- Location: LCCOMB_X60_Y30_N24
\breg|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux0~4_combout\ & ((\breg|XREGS[28][31]~regout\))) # (!\breg|Mux0~4_combout\ & (\breg|XREGS[24][31]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[24][31]~regout\,
	datac => \breg|XREGS[28][31]~regout\,
	datad => \breg|Mux0~4_combout\,
	combout => \breg|Mux0~5_combout\);

-- Location: LCFF_X59_Y31_N17
\breg|XREGS[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][31]~regout\);

-- Location: LCCOMB_X59_Y31_N16
\breg|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[25][31]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[17][31]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][31]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[17][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux0~2_combout\);

-- Location: LCCOMB_X57_Y30_N22
\breg|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux0~2_combout\ & ((\breg|XREGS[29][31]~regout\))) # (!\breg|Mux0~2_combout\ & (\breg|XREGS[21][31]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][31]~regout\,
	datab => \breg|XREGS[29][31]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux0~2_combout\,
	combout => \breg|Mux0~3_combout\);

-- Location: LCCOMB_X57_Y30_N4
\breg|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|Mux0~3_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux0~5_combout\,
	datad => \breg|Mux0~3_combout\,
	combout => \breg|Mux0~6_combout\);

-- Location: LCFF_X49_Y33_N15
\breg|XREGS[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][31]~regout\);

-- Location: LCFF_X48_Y33_N1
\breg|XREGS[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][31]~regout\);

-- Location: LCCOMB_X47_Y30_N24
\breg|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][31]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][31]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][31]~regout\,
	datab => \breg|XREGS[19][31]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux0~7_combout\);

-- Location: LCCOMB_X47_Y30_N6
\breg|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~8_combout\ = (\breg|Mux0~7_combout\ & (((\breg|XREGS[31][31]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux0~7_combout\ & (\breg|XREGS[27][31]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][31]~regout\,
	datab => \breg|XREGS[31][31]~regout\,
	datac => \breg|Mux0~7_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux0~8_combout\);

-- Location: LCCOMB_X57_Y30_N14
\breg|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux0~6_combout\ & ((\breg|Mux0~8_combout\))) # (!\breg|Mux0~6_combout\ & (\breg|Mux0~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux0~1_combout\,
	datac => \breg|Mux0~6_combout\,
	datad => \breg|Mux0~8_combout\,
	combout => \breg|Mux0~9_combout\);

-- Location: LCFF_X48_Y31_N13
\breg|XREGS[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][31]~regout\);

-- Location: LCCOMB_X49_Y28_N8
\breg|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[13][31]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|XREGS[12][31]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][31]~regout\,
	datab => \breg|XREGS[12][31]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux0~17_combout\);

-- Location: LCCOMB_X49_Y28_N28
\breg|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~18_combout\ = (\breg|Mux0~17_combout\ & (((\breg|XREGS[15][31]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux0~17_combout\ & (\breg|XREGS[14][31]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][31]~regout\,
	datab => \breg|XREGS[15][31]~regout\,
	datac => \breg|Mux0~17_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux0~18_combout\);

-- Location: LCCOMB_X51_Y35_N18
\breg|XREGS[6][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[6][31]~feeder_combout\);

-- Location: LCFF_X51_Y35_N19
\breg|XREGS[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][31]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][31]~regout\);

-- Location: LCCOMB_X52_Y28_N8
\breg|XREGS[5][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][31]~feeder_combout\ = \Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~1_combout\,
	combout => \breg|XREGS[5][31]~feeder_combout\);

-- Location: LCFF_X52_Y28_N9
\breg|XREGS[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][31]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][31]~regout\);

-- Location: LCFF_X50_Y35_N31
\breg|XREGS[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][31]~regout\);

-- Location: LCCOMB_X50_Y35_N30
\breg|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[5][31]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|XREGS[4][31]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[5][31]~regout\,
	datac => \breg|XREGS[4][31]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux0~12_combout\);

-- Location: LCCOMB_X51_Y35_N0
\breg|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~13_combout\ = (\breg|Mux0~12_combout\ & ((\breg|XREGS[7][31]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux0~12_combout\ & (((\breg|XREGS[6][31]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][31]~regout\,
	datab => \breg|XREGS[6][31]~regout\,
	datac => \breg|Mux0~12_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux0~13_combout\);

-- Location: LCCOMB_X51_Y35_N6
\breg|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux0~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][31]~regout\)))) # (!\breg|Mux24~3_combout\ & (\breg|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|Mux24~4_combout\,
	datac => \breg|XREGS[1][31]~regout\,
	datad => \breg|Mux0~13_combout\,
	combout => \breg|Mux0~14_combout\);

-- Location: LCCOMB_X52_Y30_N18
\breg|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux0~14_combout\ & (\breg|XREGS[3][31]~regout\)) # (!\breg|Mux0~14_combout\ & ((\breg|XREGS[2][31]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][31]~regout\,
	datab => \breg|Mux24~2_combout\,
	datac => \breg|XREGS[2][31]~regout\,
	datad => \breg|Mux0~14_combout\,
	combout => \breg|Mux0~15_combout\);

-- Location: LCFF_X53_Y36_N31
\breg|XREGS[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux0~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][31]~regout\);

-- Location: LCCOMB_X49_Y27_N30
\breg|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # (\breg|XREGS[10][31]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[8][31]~regout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[8][31]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[10][31]~regout\,
	combout => \breg|Mux0~10_combout\);

-- Location: LCCOMB_X49_Y27_N10
\breg|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux0~10_combout\ & (\breg|XREGS[11][31]~regout\)) # (!\breg|Mux0~10_combout\ & ((\breg|XREGS[9][31]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][31]~regout\,
	datab => \breg|XREGS[9][31]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux0~10_combout\,
	combout => \breg|Mux0~11_combout\);

-- Location: LCCOMB_X57_Y30_N28
\breg|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~16_combout\ = (\breg|Mux24~0_combout\ & (\breg|Mux24~1_combout\)) # (!\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\ & ((\breg|Mux0~11_combout\))) # (!\breg|Mux24~1_combout\ & (\breg|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux0~15_combout\,
	datad => \breg|Mux0~11_combout\,
	combout => \breg|Mux0~16_combout\);

-- Location: LCCOMB_X57_Y30_N2
\breg|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux0~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux0~16_combout\ & ((\breg|Mux0~18_combout\))) # (!\breg|Mux0~16_combout\ & (\breg|Mux0~9_combout\)))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux0~9_combout\,
	datac => \breg|Mux0~18_combout\,
	datad => \breg|Mux0~16_combout\,
	combout => \breg|Mux0~19_combout\);

-- Location: LCCOMB_X58_Y32_N10
\ula|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~33_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftRight1~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftRight0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~19_combout\,
	datab => \ulaB[0]~26_combout\,
	datad => \ula|ShiftRight0~27_combout\,
	combout => \ula|ShiftRight0~33_combout\);

-- Location: LCCOMB_X58_Y32_N24
\ula|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~25_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux6~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux8~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux6~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datad => \breg|Mux8~19_combout\,
	combout => \ula|ShiftRight0~25_combout\);

-- Location: LCCOMB_X58_Y32_N18
\ula|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~32_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftRight1~15_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight0~25_combout\,
	datad => \ula|ShiftRight1~15_combout\,
	combout => \ula|ShiftRight0~32_combout\);

-- Location: LCCOMB_X59_Y36_N12
\ula|ShiftRight1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~65_combout\ = (\ulaB[2]~2_combout\ & (\ulaB[3]~5_combout\)) # (!\ulaB[2]~2_combout\ & ((\ulaB[3]~5_combout\ & ((\ula|ShiftRight0~32_combout\))) # (!\ulaB[3]~5_combout\ & (\ula|ShiftRight0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight0~37_combout\,
	datad => \ula|ShiftRight0~32_combout\,
	combout => \ula|ShiftRight1~65_combout\);

-- Location: LCCOMB_X59_Y36_N22
\ula|ShiftRight1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~66_combout\ = (\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~65_combout\ & (\ula|ShiftRight0~35_combout\)) # (!\ula|ShiftRight1~65_combout\ & ((\ula|ShiftRight0~33_combout\))))) # (!\ulaB[2]~2_combout\ & (((\ula|ShiftRight1~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~35_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight0~33_combout\,
	datad => \ula|ShiftRight1~65_combout\,
	combout => \ula|ShiftRight1~66_combout\);

-- Location: LCCOMB_X58_Y36_N22
\ula|Selector16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~3_combout\ = (\ulaB[4]~4_combout\ & (\breg|Mux0~19_combout\ & (\ula|Selector16~2_combout\))) # (!\ulaB[4]~4_combout\ & (((\ula|ShiftRight1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~4_combout\,
	datab => \breg|Mux0~19_combout\,
	datac => \ula|Selector16~2_combout\,
	datad => \ula|ShiftRight1~66_combout\,
	combout => \ula|Selector16~3_combout\);

-- Location: LCCOMB_X58_Y36_N4
\ula|Selector16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~10_combout\ = (\ula|ShiftRight1~11_combout\ & (\ula_cnt|opcode.SRL_OP~combout\ & (\ula|ShiftRight1~6_combout\ & \ula|Selector16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~11_combout\,
	datab => \ula_cnt|opcode.SRL_OP~combout\,
	datac => \ula|ShiftRight1~6_combout\,
	datad => \ula|Selector16~3_combout\,
	combout => \ula|Selector16~10_combout\);

-- Location: LCCOMB_X59_Y32_N8
\ula|Selector16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~4_combout\ = (\breg|Mux16~19_combout\ & ((\ula_cnt|opcode.OR_OP~combout\) # ((\ulaB[15]~10_combout\ & \ula_cnt|opcode.AND_OP~combout\)))) # (!\breg|Mux16~19_combout\ & (\ulaB[15]~10_combout\ & ((\ula_cnt|opcode.OR_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux16~19_combout\,
	datab => \ulaB[15]~10_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector16~4_combout\);

-- Location: LCCOMB_X59_Y32_N10
\ula|Selector16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~5_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~30_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~30_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~30_combout\,
	datad => \ula|Add0~30_combout\,
	combout => \ula|Selector16~5_combout\);

-- Location: LCCOMB_X59_Y32_N12
\ula|Selector16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~6_combout\ = (\ula|Selector16~5_combout\) # ((\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux16~19_combout\ $ (\ulaB[15]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux16~19_combout\,
	datab => \ulaB[15]~10_combout\,
	datac => \ula_cnt|opcode.XOR_OP~combout\,
	datad => \ula|Selector16~5_combout\,
	combout => \ula|Selector16~6_combout\);

-- Location: LCCOMB_X59_Y32_N14
\ula|Selector16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~7_combout\ = (\ula|Selector16~4_combout\) # ((\ula|Selector16~6_combout\) # ((!\ula|ShiftLeft0~9_combout\ & \ula|Selector2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~9_combout\,
	datab => \ula|Selector16~4_combout\,
	datac => \ula|Selector2~1_combout\,
	datad => \ula|Selector16~6_combout\,
	combout => \ula|Selector16~7_combout\);

-- Location: LCCOMB_X60_Y36_N4
\ula|Selector16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~8_combout\ = (\ula_cnt|opcode.SRA_OP~combout\ & ((\ula|ShiftRight1~66_combout\) # ((\ula_cnt|opcode.SLL_OP~combout\ & \ula|ShiftLeft0~52_combout\)))) # (!\ula_cnt|opcode.SRA_OP~combout\ & (((\ula_cnt|opcode.SLL_OP~combout\ & 
-- \ula|ShiftLeft0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRA_OP~combout\,
	datab => \ula|ShiftRight1~66_combout\,
	datac => \ula_cnt|opcode.SLL_OP~combout\,
	datad => \ula|ShiftLeft0~52_combout\,
	combout => \ula|Selector16~8_combout\);

-- Location: LCCOMB_X59_Y32_N4
\ula|Selector16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector16~9_combout\ = (\ula|Selector16~10_combout\) # ((\ula|Selector16~7_combout\) # ((\ula|ShiftLeft0~9_combout\ & \ula|Selector16~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~9_combout\,
	datab => \ula|Selector16~10_combout\,
	datac => \ula|Selector16~7_combout\,
	datad => \ula|Selector16~8_combout\,
	combout => \ula|Selector16~9_combout\);

-- Location: LCCOMB_X59_Y32_N2
\Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (\contr|Mux4~1_combout\ & (\contr|Mux5~3_combout\)) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(15)))) # (!\contr|Mux5~3_combout\ & (\ula|Selector16~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \ula|Selector16~9_combout\,
	datad => \mem_d|altsyncram_component|auto_generated|q_a\(15),
	combout => \Mux16~0_combout\);

-- Location: LCCOMB_X59_Y32_N24
\Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux16~0_combout\ & (\pcOld[15]~26_combout\)) # (!\Mux16~0_combout\ & ((\gerador_imm|Selector15~2_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[15]~26_combout\,
	datab => \gerador_imm|Selector15~2_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \Mux16~0_combout\,
	combout => \Mux16~1_combout\);

-- Location: LCFF_X65_Y30_N19
\breg|XREGS[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][15]~regout\);

-- Location: LCCOMB_X65_Y30_N20
\breg|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[22][15]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[18][15]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][15]~regout\,
	datab => \breg|XREGS[18][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux16~0_combout\);

-- Location: LCCOMB_X65_Y30_N0
\breg|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~1_combout\ = (\breg|Mux16~0_combout\ & (((\breg|XREGS[30][15]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux16~0_combout\ & (\breg|XREGS[26][15]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][15]~regout\,
	datab => \breg|XREGS[30][15]~regout\,
	datac => \breg|Mux16~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux16~1_combout\);

-- Location: LCCOMB_X61_Y30_N8
\breg|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][15]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][15]~regout\,
	datab => \breg|XREGS[25][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux16~2_combout\);

-- Location: LCCOMB_X62_Y31_N2
\breg|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux16~2_combout\ & (\breg|XREGS[29][15]~regout\)) # (!\breg|Mux16~2_combout\ & ((\breg|XREGS[21][15]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][15]~regout\,
	datab => \breg|XREGS[21][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux16~2_combout\,
	combout => \breg|Mux16~3_combout\);

-- Location: LCFF_X58_Y32_N3
\breg|XREGS[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][15]~regout\);

-- Location: LCCOMB_X62_Y32_N26
\breg|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][15]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][15]~regout\,
	datab => \breg|XREGS[24][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux16~4_combout\);

-- Location: LCCOMB_X62_Y32_N24
\breg|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~5_combout\ = (\breg|Mux16~4_combout\ & ((\breg|XREGS[28][15]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|Mux16~4_combout\ & (((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- \breg|XREGS[20][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][15]~regout\,
	datab => \breg|Mux16~4_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|XREGS[20][15]~regout\,
	combout => \breg|Mux16~5_combout\);

-- Location: LCCOMB_X61_Y32_N24
\breg|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|Mux16~3_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux16~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux16~3_combout\,
	datad => \breg|Mux16~5_combout\,
	combout => \breg|Mux16~6_combout\);

-- Location: LCCOMB_X56_Y25_N20
\breg|XREGS[19][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[19][15]~feeder_combout\);

-- Location: LCFF_X56_Y25_N21
\breg|XREGS[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][15]~feeder_combout\,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][15]~regout\);

-- Location: LCCOMB_X58_Y25_N24
\breg|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[23][15]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|XREGS[19][15]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][15]~regout\,
	datab => \breg|XREGS[19][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux16~7_combout\);

-- Location: LCCOMB_X58_Y25_N22
\breg|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~8_combout\ = (\breg|Mux16~7_combout\ & (((\breg|XREGS[31][15]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux16~7_combout\ & (\breg|XREGS[27][15]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][15]~regout\,
	datab => \breg|XREGS[31][15]~regout\,
	datac => \breg|Mux16~7_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux16~8_combout\);

-- Location: LCCOMB_X61_Y32_N18
\breg|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux16~6_combout\ & ((\breg|Mux16~8_combout\))) # (!\breg|Mux16~6_combout\ & (\breg|Mux16~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|Mux16~1_combout\,
	datac => \breg|Mux16~6_combout\,
	datad => \breg|Mux16~8_combout\,
	combout => \breg|Mux16~9_combout\);

-- Location: LCCOMB_X53_Y28_N20
\breg|XREGS[1][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][15]~feeder_combout\ = \Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux16~1_combout\,
	combout => \breg|XREGS[1][15]~feeder_combout\);

-- Location: LCFF_X53_Y28_N21
\breg|XREGS[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][15]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][15]~regout\);

-- Location: LCFF_X57_Y30_N17
\breg|XREGS[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][15]~regout\);

-- Location: LCCOMB_X57_Y30_N10
\breg|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[5][15]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[4][15]~regout\,
	datac => \breg|XREGS[5][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux16~12_combout\);

-- Location: LCCOMB_X57_Y30_N12
\breg|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux16~12_combout\ & (\breg|XREGS[7][15]~regout\)) # (!\breg|Mux16~12_combout\ & ((\breg|XREGS[6][15]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][15]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[6][15]~regout\,
	datad => \breg|Mux16~12_combout\,
	combout => \breg|Mux16~13_combout\);

-- Location: LCCOMB_X49_Y32_N28
\breg|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux16~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][15]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|XREGS[1][15]~regout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux16~13_combout\,
	combout => \breg|Mux16~14_combout\);

-- Location: LCCOMB_X49_Y32_N22
\breg|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux16~14_combout\ & (\breg|XREGS[3][15]~regout\)) # (!\breg|Mux16~14_combout\ & ((\breg|XREGS[2][15]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][15]~regout\,
	datab => \breg|XREGS[2][15]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux16~14_combout\,
	combout => \breg|Mux16~15_combout\);

-- Location: LCCOMB_X61_Y32_N16
\breg|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~16_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux16~11_combout\) # ((\breg|Mux24~0_combout\)))) # (!\breg|Mux24~1_combout\ & (((!\breg|Mux24~0_combout\ & \breg|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux16~11_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux24~0_combout\,
	datad => \breg|Mux16~15_combout\,
	combout => \breg|Mux16~16_combout\);

-- Location: LCFF_X63_Y32_N25
\breg|XREGS[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux16~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][15]~regout\);

-- Location: LCCOMB_X63_Y32_N24
\breg|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[13][15]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[12][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|XREGS[13][15]~regout\,
	datac => \breg|XREGS[12][15]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux16~17_combout\);

-- Location: LCCOMB_X58_Y31_N0
\breg|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux16~17_combout\ & (\breg|XREGS[15][15]~regout\)) # (!\breg|Mux16~17_combout\ & ((\breg|XREGS[14][15]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][15]~regout\,
	datab => \breg|XREGS[14][15]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux16~17_combout\,
	combout => \breg|Mux16~18_combout\);

-- Location: LCCOMB_X61_Y32_N6
\breg|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux16~19_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux16~16_combout\ & ((\breg|Mux16~18_combout\))) # (!\breg|Mux16~16_combout\ & (\breg|Mux16~9_combout\)))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux16~9_combout\,
	datac => \breg|Mux16~16_combout\,
	datad => \breg|Mux16~18_combout\,
	combout => \breg|Mux16~19_combout\);

-- Location: LCCOMB_X57_Y38_N28
\ula|ShiftRight1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~30_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux16~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux18~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux18~19_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \breg|Mux16~19_combout\,
	combout => \ula|ShiftRight1~30_combout\);

-- Location: LCCOMB_X56_Y38_N2
\ula|ShiftRight1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~32_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftRight1~30_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftRight1~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight1~31_combout\,
	datad => \ula|ShiftRight1~30_combout\,
	combout => \ula|ShiftRight1~32_combout\);

-- Location: LCCOMB_X58_Y37_N8
\ula|ShiftRight1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~34_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux21~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux21~19_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \breg|Mux23~19_combout\,
	combout => \ula|ShiftRight1~34_combout\);

-- Location: LCCOMB_X58_Y35_N0
\ula|ShiftRight1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~33_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux20~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~3_combout\,
	datac => \breg|Mux20~19_combout\,
	datad => \breg|Mux22~19_combout\,
	combout => \ula|ShiftRight1~33_combout\);

-- Location: LCCOMB_X58_Y37_N22
\ula|ShiftRight1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~35_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftRight1~33_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftRight1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight1~34_combout\,
	datad => \ula|ShiftRight1~33_combout\,
	combout => \ula|ShiftRight1~35_combout\);

-- Location: LCCOMB_X56_Y34_N0
\ula|ShiftRight1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~36_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftRight1~32_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight1~32_combout\,
	datad => \ula|ShiftRight1~35_combout\,
	combout => \ula|ShiftRight1~36_combout\);

-- Location: LCCOMB_X57_Y35_N30
\ula|ShiftRight1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~37_combout\ = (!\ulaB[4]~4_combout\ & ((\ula|ShiftRight1~29_combout\) # ((\ulaB[3]~5_combout\ & \ula|ShiftRight1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~4_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight1~29_combout\,
	datad => \ula|ShiftRight1~36_combout\,
	combout => \ula|ShiftRight1~37_combout\);

-- Location: LCCOMB_X57_Y35_N4
\ula|ShiftRight1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~24_combout\ = (\ulaB[4]~4_combout\ & ((\ulaB[3]~5_combout\ & (\ula|ShiftRight1~17_combout\)) # (!\ulaB[3]~5_combout\ & ((\ula|Selector23~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~4_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight1~17_combout\,
	datad => \ula|Selector23~0_combout\,
	combout => \ula|ShiftRight1~24_combout\);

-- Location: LCCOMB_X58_Y36_N14
\ula|Selector31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~6_combout\ = (\ula_cnt|opcode.OR_OP~combout\) # ((\ula_cnt|opcode.AND_OP~combout\ & \ulaB[0]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ulaB[0]~26_combout\,
	combout => \ula|Selector31~6_combout\);

-- Location: LCCOMB_X57_Y35_N10
\ula|Selector31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~7_combout\ = (\breg|Mux31~19_combout\ & ((\ula|Selector31~6_combout\) # ((\ula_cnt|opcode.SLL_OP~combout\ & !\ula|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SLL_OP~combout\,
	datab => \breg|Mux31~19_combout\,
	datac => \ula|Selector31~6_combout\,
	datad => \ula|ShiftLeft0~4_combout\,
	combout => \ula|Selector31~7_combout\);

-- Location: LCCOMB_X57_Y35_N28
\ula|Selector31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~9_combout\ = (\ula|Selector31~7_combout\) # ((\ula|Selector31~8_combout\ & ((\ula|ShiftRight1~37_combout\) # (\ula|ShiftRight1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector31~8_combout\,
	datab => \ula|ShiftRight1~37_combout\,
	datac => \ula|ShiftRight1~24_combout\,
	datad => \ula|Selector31~7_combout\,
	combout => \ula|Selector31~9_combout\);

-- Location: LCCOMB_X60_Y34_N0
\ula|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~0_combout\ = (\breg|Mux31~19_combout\ & (\ulaB[0]~26_combout\ $ (VCC))) # (!\breg|Mux31~19_combout\ & (\ulaB[0]~26_combout\ & VCC))
-- \ula|Add0~1\ = CARRY((\breg|Mux31~19_combout\ & \ulaB[0]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux31~19_combout\,
	datab => \ulaB[0]~26_combout\,
	datad => VCC,
	combout => \ula|Add0~0_combout\,
	cout => \ula|Add0~1\);

-- Location: LCCOMB_X53_Y35_N8
\ula|Selector31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~4_combout\ = (\ula|Add0~0_combout\ & ((\ula_cnt|opcode.XOR_OP~combout\) # (\ula_cnt|opcode.ADD_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \ula|Add0~0_combout\,
	datac => \ula_cnt|opcode.ADD_OP~combout\,
	combout => \ula|Selector31~4_combout\);

-- Location: LCCOMB_X58_Y36_N16
\ula|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~0_combout\ = (\ula_cnt|opcode.SRA_OP~combout\ & (\breg|Mux0~19_combout\ & ((!\ula|ShiftRight1~11_combout\) # (!\ula|ShiftRight1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRA_OP~combout\,
	datab => \breg|Mux0~19_combout\,
	datac => \ula|ShiftRight1~6_combout\,
	datad => \ula|ShiftRight1~11_combout\,
	combout => \ula|Selector17~0_combout\);

-- Location: LCCOMB_X53_Y32_N10
\ulaB[26]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[26]~20_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector4~1_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|Mux37~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux7~1_combout\,
	datac => \breg|Mux37~19_combout\,
	datad => \gerador_imm|Selector4~1_combout\,
	combout => \ulaB[26]~20_combout\);

-- Location: LCCOMB_X56_Y32_N26
\gerador_imm|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux3~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & (\mem_i|altsyncram_component|auto_generated|q_a\(5) & (!\mem_i|altsyncram_component|auto_generated|q_a\(4) & \gerador_imm|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \gerador_imm|Mux4~0_combout\,
	combout => \gerador_imm|Mux3~0_combout\);

-- Location: LCCOMB_X57_Y31_N12
\gerador_imm|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux4~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(6) & (\gerador_imm|Mux4~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(5) & !\mem_i|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datab => \gerador_imm|Mux4~0_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	combout => \gerador_imm|Mux4~1_combout\);

-- Location: LCCOMB_X57_Y31_N10
\gerador_imm|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector19~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(7) & ((\gerador_imm|Mux4~1_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & \gerador_imm|Mux5~2_combout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(7) & (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\gerador_imm|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \gerador_imm|Mux5~2_combout\,
	datad => \gerador_imm|Mux4~1_combout\,
	combout => \gerador_imm|Selector19~0_combout\);

-- Location: LCCOMB_X57_Y34_N18
\gerador_imm|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector19~1_combout\ = (\gerador_imm|Selector19~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(31) & ((\gerador_imm|Mux3~0_combout\) # (!\gerador_imm|WideOr4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \gerador_imm|WideOr4~0_combout\,
	datac => \gerador_imm|Mux3~0_combout\,
	datad => \gerador_imm|Selector19~0_combout\,
	combout => \gerador_imm|Selector19~1_combout\);

-- Location: LCCOMB_X57_Y34_N4
\ulaB[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[11]~6_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector19~1_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux52~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector19~1_combout\,
	datad => \breg|Mux52~19_combout\,
	combout => \ulaB[11]~6_combout\);

-- Location: LCCOMB_X53_Y34_N0
\ula|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~1_cout\ = CARRY((!\breg|Mux31~19_combout\ & \ulaB[0]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux31~19_combout\,
	datab => \ulaB[0]~26_combout\,
	datad => VCC,
	cout => \ula|LessThan1~1_cout\);

-- Location: LCCOMB_X53_Y34_N2
\ula|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~3_cout\ = CARRY((\breg|Mux30~19_combout\ & ((!\ula|LessThan1~1_cout\) # (!\ulaB[1]~3_combout\))) # (!\breg|Mux30~19_combout\ & (!\ulaB[1]~3_combout\ & !\ula|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux30~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datad => VCC,
	cin => \ula|LessThan1~1_cout\,
	cout => \ula|LessThan1~3_cout\);

-- Location: LCCOMB_X53_Y34_N4
\ula|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~5_cout\ = CARRY((\breg|Mux29~19_combout\ & (\ulaB[2]~2_combout\ & !\ula|LessThan1~3_cout\)) # (!\breg|Mux29~19_combout\ & ((\ulaB[2]~2_combout\) # (!\ula|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux29~19_combout\,
	datab => \ulaB[2]~2_combout\,
	datad => VCC,
	cin => \ula|LessThan1~3_cout\,
	cout => \ula|LessThan1~5_cout\);

-- Location: LCCOMB_X53_Y34_N6
\ula|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~7_cout\ = CARRY((\breg|Mux28~19_combout\ & ((!\ula|LessThan1~5_cout\) # (!\ulaB[3]~5_combout\))) # (!\breg|Mux28~19_combout\ & (!\ulaB[3]~5_combout\ & !\ula|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux28~19_combout\,
	datab => \ulaB[3]~5_combout\,
	datad => VCC,
	cin => \ula|LessThan1~5_cout\,
	cout => \ula|LessThan1~7_cout\);

-- Location: LCCOMB_X53_Y34_N8
\ula|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~9_cout\ = CARRY((\breg|Mux27~19_combout\ & (\ulaB[4]~4_combout\ & !\ula|LessThan1~7_cout\)) # (!\breg|Mux27~19_combout\ & ((\ulaB[4]~4_combout\) # (!\ula|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux27~19_combout\,
	datab => \ulaB[4]~4_combout\,
	datad => VCC,
	cin => \ula|LessThan1~7_cout\,
	cout => \ula|LessThan1~9_cout\);

-- Location: LCCOMB_X53_Y34_N10
\ula|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~11_cout\ = CARRY((\breg|Mux26~19_combout\ & ((!\ula|LessThan1~9_cout\) # (!\ulaB[5]~27_combout\))) # (!\breg|Mux26~19_combout\ & (!\ulaB[5]~27_combout\ & !\ula|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux26~19_combout\,
	datab => \ulaB[5]~27_combout\,
	datad => VCC,
	cin => \ula|LessThan1~9_cout\,
	cout => \ula|LessThan1~11_cout\);

-- Location: LCCOMB_X53_Y34_N12
\ula|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~13_cout\ = CARRY((\breg|Mux25~19_combout\ & (\ulaB[6]~28_combout\ & !\ula|LessThan1~11_cout\)) # (!\breg|Mux25~19_combout\ & ((\ulaB[6]~28_combout\) # (!\ula|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux25~19_combout\,
	datab => \ulaB[6]~28_combout\,
	datad => VCC,
	cin => \ula|LessThan1~11_cout\,
	cout => \ula|LessThan1~13_cout\);

-- Location: LCCOMB_X53_Y34_N14
\ula|LessThan1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~15_cout\ = CARRY((\ulaB[7]~31_combout\ & (\breg|Mux24~24_combout\ & !\ula|LessThan1~13_cout\)) # (!\ulaB[7]~31_combout\ & ((\breg|Mux24~24_combout\) # (!\ula|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[7]~31_combout\,
	datab => \breg|Mux24~24_combout\,
	datad => VCC,
	cin => \ula|LessThan1~13_cout\,
	cout => \ula|LessThan1~15_cout\);

-- Location: LCCOMB_X53_Y34_N16
\ula|LessThan1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~17_cout\ = CARRY((\breg|Mux23~19_combout\ & (\ulaB[8]~30_combout\ & !\ula|LessThan1~15_cout\)) # (!\breg|Mux23~19_combout\ & ((\ulaB[8]~30_combout\) # (!\ula|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux23~19_combout\,
	datab => \ulaB[8]~30_combout\,
	datad => VCC,
	cin => \ula|LessThan1~15_cout\,
	cout => \ula|LessThan1~17_cout\);

-- Location: LCCOMB_X53_Y34_N18
\ula|LessThan1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~19_cout\ = CARRY((\ulaB[9]~1_combout\ & (\breg|Mux22~19_combout\ & !\ula|LessThan1~17_cout\)) # (!\ulaB[9]~1_combout\ & ((\breg|Mux22~19_combout\) # (!\ula|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[9]~1_combout\,
	datab => \breg|Mux22~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~17_cout\,
	cout => \ula|LessThan1~19_cout\);

-- Location: LCCOMB_X53_Y34_N20
\ula|LessThan1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~21_cout\ = CARRY((\breg|Mux21~19_combout\ & (\ulaB[10]~0_combout\ & !\ula|LessThan1~19_cout\)) # (!\breg|Mux21~19_combout\ & ((\ulaB[10]~0_combout\) # (!\ula|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux21~19_combout\,
	datab => \ulaB[10]~0_combout\,
	datad => VCC,
	cin => \ula|LessThan1~19_cout\,
	cout => \ula|LessThan1~21_cout\);

-- Location: LCCOMB_X53_Y34_N22
\ula|LessThan1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~23_cout\ = CARRY((\breg|Mux20~19_combout\ & ((!\ula|LessThan1~21_cout\) # (!\ulaB[11]~6_combout\))) # (!\breg|Mux20~19_combout\ & (!\ulaB[11]~6_combout\ & !\ula|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux20~19_combout\,
	datab => \ulaB[11]~6_combout\,
	datad => VCC,
	cin => \ula|LessThan1~21_cout\,
	cout => \ula|LessThan1~23_cout\);

-- Location: LCCOMB_X53_Y34_N24
\ula|LessThan1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~25_cout\ = CARRY((\ulaB[12]~7_combout\ & ((!\ula|LessThan1~23_cout\) # (!\breg|Mux19~19_combout\))) # (!\ulaB[12]~7_combout\ & (!\breg|Mux19~19_combout\ & !\ula|LessThan1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[12]~7_combout\,
	datab => \breg|Mux19~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~23_cout\,
	cout => \ula|LessThan1~25_cout\);

-- Location: LCCOMB_X53_Y34_N26
\ula|LessThan1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~27_cout\ = CARRY((\ulaB[13]~9_combout\ & (\breg|Mux18~19_combout\ & !\ula|LessThan1~25_cout\)) # (!\ulaB[13]~9_combout\ & ((\breg|Mux18~19_combout\) # (!\ula|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[13]~9_combout\,
	datab => \breg|Mux18~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~25_cout\,
	cout => \ula|LessThan1~27_cout\);

-- Location: LCCOMB_X53_Y34_N28
\ula|LessThan1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~29_cout\ = CARRY((\ulaB[14]~8_combout\ & ((!\ula|LessThan1~27_cout\) # (!\breg|Mux17~19_combout\))) # (!\ulaB[14]~8_combout\ & (!\breg|Mux17~19_combout\ & !\ula|LessThan1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[14]~8_combout\,
	datab => \breg|Mux17~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~27_cout\,
	cout => \ula|LessThan1~29_cout\);

-- Location: LCCOMB_X53_Y34_N30
\ula|LessThan1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~31_cout\ = CARRY((\breg|Mux16~19_combout\ & ((!\ula|LessThan1~29_cout\) # (!\ulaB[15]~10_combout\))) # (!\breg|Mux16~19_combout\ & (!\ulaB[15]~10_combout\ & !\ula|LessThan1~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux16~19_combout\,
	datab => \ulaB[15]~10_combout\,
	datad => VCC,
	cin => \ula|LessThan1~29_cout\,
	cout => \ula|LessThan1~31_cout\);

-- Location: LCCOMB_X53_Y33_N0
\ula|LessThan1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~33_cout\ = CARRY((\ulaB[16]~11_combout\ & ((!\ula|LessThan1~31_cout\) # (!\breg|Mux15~19_combout\))) # (!\ulaB[16]~11_combout\ & (!\breg|Mux15~19_combout\ & !\ula|LessThan1~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[16]~11_combout\,
	datab => \breg|Mux15~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~31_cout\,
	cout => \ula|LessThan1~33_cout\);

-- Location: LCCOMB_X53_Y33_N2
\ula|LessThan1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~35_cout\ = CARRY((\breg|Mux14~19_combout\ & ((!\ula|LessThan1~33_cout\) # (!\ulaB[17]~13_combout\))) # (!\breg|Mux14~19_combout\ & (!\ulaB[17]~13_combout\ & !\ula|LessThan1~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux14~19_combout\,
	datab => \ulaB[17]~13_combout\,
	datad => VCC,
	cin => \ula|LessThan1~33_cout\,
	cout => \ula|LessThan1~35_cout\);

-- Location: LCCOMB_X53_Y33_N4
\ula|LessThan1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~37_cout\ = CARRY((\ulaB[18]~12_combout\ & ((!\ula|LessThan1~35_cout\) # (!\breg|Mux13~19_combout\))) # (!\ulaB[18]~12_combout\ & (!\breg|Mux13~19_combout\ & !\ula|LessThan1~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[18]~12_combout\,
	datab => \breg|Mux13~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~35_cout\,
	cout => \ula|LessThan1~37_cout\);

-- Location: LCCOMB_X53_Y33_N6
\ula|LessThan1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~39_cout\ = CARRY((\breg|Mux12~19_combout\ & ((!\ula|LessThan1~37_cout\) # (!\ulaB[19]~14_combout\))) # (!\breg|Mux12~19_combout\ & (!\ulaB[19]~14_combout\ & !\ula|LessThan1~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux12~19_combout\,
	datab => \ulaB[19]~14_combout\,
	datad => VCC,
	cin => \ula|LessThan1~37_cout\,
	cout => \ula|LessThan1~39_cout\);

-- Location: LCCOMB_X53_Y33_N8
\ula|LessThan1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~41_cout\ = CARRY((\ulaB[20]~15_combout\ & ((!\ula|LessThan1~39_cout\) # (!\breg|Mux11~19_combout\))) # (!\ulaB[20]~15_combout\ & (!\breg|Mux11~19_combout\ & !\ula|LessThan1~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[20]~15_combout\,
	datab => \breg|Mux11~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~39_cout\,
	cout => \ula|LessThan1~41_cout\);

-- Location: LCCOMB_X53_Y33_N10
\ula|LessThan1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~43_cout\ = CARRY((\ulaB[21]~17_combout\ & (\breg|Mux10~19_combout\ & !\ula|LessThan1~41_cout\)) # (!\ulaB[21]~17_combout\ & ((\breg|Mux10~19_combout\) # (!\ula|LessThan1~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[21]~17_combout\,
	datab => \breg|Mux10~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~41_cout\,
	cout => \ula|LessThan1~43_cout\);

-- Location: LCCOMB_X53_Y33_N12
\ula|LessThan1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~45_cout\ = CARRY((\breg|Mux9~19_combout\ & (\ulaB[22]~16_combout\ & !\ula|LessThan1~43_cout\)) # (!\breg|Mux9~19_combout\ & ((\ulaB[22]~16_combout\) # (!\ula|LessThan1~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux9~19_combout\,
	datab => \ulaB[22]~16_combout\,
	datad => VCC,
	cin => \ula|LessThan1~43_cout\,
	cout => \ula|LessThan1~45_cout\);

-- Location: LCCOMB_X53_Y33_N14
\ula|LessThan1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~47_cout\ = CARRY((\breg|Mux8~19_combout\ & ((!\ula|LessThan1~45_cout\) # (!\ulaB[23]~18_combout\))) # (!\breg|Mux8~19_combout\ & (!\ulaB[23]~18_combout\ & !\ula|LessThan1~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux8~19_combout\,
	datab => \ulaB[23]~18_combout\,
	datad => VCC,
	cin => \ula|LessThan1~45_cout\,
	cout => \ula|LessThan1~47_cout\);

-- Location: LCCOMB_X53_Y33_N16
\ula|LessThan1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~49_cout\ = CARRY((\breg|Mux7~19_combout\ & (\ulaB[24]~19_combout\ & !\ula|LessThan1~47_cout\)) # (!\breg|Mux7~19_combout\ & ((\ulaB[24]~19_combout\) # (!\ula|LessThan1~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux7~19_combout\,
	datab => \ulaB[24]~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~47_cout\,
	cout => \ula|LessThan1~49_cout\);

-- Location: LCCOMB_X53_Y33_N18
\ula|LessThan1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~51_cout\ = CARRY((\ulaB[25]~21_combout\ & (\breg|Mux6~19_combout\ & !\ula|LessThan1~49_cout\)) # (!\ulaB[25]~21_combout\ & ((\breg|Mux6~19_combout\) # (!\ula|LessThan1~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[25]~21_combout\,
	datab => \breg|Mux6~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~49_cout\,
	cout => \ula|LessThan1~51_cout\);

-- Location: LCCOMB_X53_Y33_N20
\ula|LessThan1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~53_cout\ = CARRY((\breg|Mux5~19_combout\ & (\ulaB[26]~20_combout\ & !\ula|LessThan1~51_cout\)) # (!\breg|Mux5~19_combout\ & ((\ulaB[26]~20_combout\) # (!\ula|LessThan1~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux5~19_combout\,
	datab => \ulaB[26]~20_combout\,
	datad => VCC,
	cin => \ula|LessThan1~51_cout\,
	cout => \ula|LessThan1~53_cout\);

-- Location: LCCOMB_X53_Y33_N22
\ula|LessThan1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~55_cout\ = CARRY((\breg|Mux4~19_combout\ & ((!\ula|LessThan1~53_cout\) # (!\ulaB[27]~22_combout\))) # (!\breg|Mux4~19_combout\ & (!\ulaB[27]~22_combout\ & !\ula|LessThan1~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux4~19_combout\,
	datab => \ulaB[27]~22_combout\,
	datad => VCC,
	cin => \ula|LessThan1~53_cout\,
	cout => \ula|LessThan1~55_cout\);

-- Location: LCCOMB_X53_Y33_N24
\ula|LessThan1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~57_cout\ = CARRY((\ulaB[28]~23_combout\ & ((!\ula|LessThan1~55_cout\) # (!\breg|Mux3~19_combout\))) # (!\ulaB[28]~23_combout\ & (!\breg|Mux3~19_combout\ & !\ula|LessThan1~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[28]~23_combout\,
	datab => \breg|Mux3~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~55_cout\,
	cout => \ula|LessThan1~57_cout\);

-- Location: LCCOMB_X53_Y33_N26
\ula|LessThan1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~59_cout\ = CARRY((\breg|Mux2~19_combout\ & ((!\ula|LessThan1~57_cout\) # (!\ulaB[29]~24_combout\))) # (!\breg|Mux2~19_combout\ & (!\ulaB[29]~24_combout\ & !\ula|LessThan1~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux2~19_combout\,
	datab => \ulaB[29]~24_combout\,
	datad => VCC,
	cin => \ula|LessThan1~57_cout\,
	cout => \ula|LessThan1~59_cout\);

-- Location: LCCOMB_X53_Y33_N28
\ula|LessThan1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~61_cout\ = CARRY((\ulaB[30]~25_combout\ & ((!\ula|LessThan1~59_cout\) # (!\breg|Mux1~19_combout\))) # (!\ulaB[30]~25_combout\ & (!\breg|Mux1~19_combout\ & !\ula|LessThan1~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[30]~25_combout\,
	datab => \breg|Mux1~19_combout\,
	datad => VCC,
	cin => \ula|LessThan1~59_cout\,
	cout => \ula|LessThan1~61_cout\);

-- Location: LCCOMB_X53_Y33_N30
\ula|LessThan1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan1~62_combout\ = (\ulaB[31]~29_combout\ & ((\ula|LessThan1~61_cout\) # (!\breg|Mux0~19_combout\))) # (!\ulaB[31]~29_combout\ & (!\breg|Mux0~19_combout\ & \ula|LessThan1~61_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[31]~29_combout\,
	datab => \breg|Mux0~19_combout\,
	cin => \ula|LessThan1~61_cout\,
	combout => \ula|LessThan1~62_combout\);

-- Location: LCCOMB_X53_Y35_N14
\ula|Selector31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~5_combout\ = (\ula|Selector31~4_combout\) # ((\ula|Selector17~0_combout\) # ((\ula_cnt|opcode.SLTU_OP~combout\ & \ula|LessThan1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SLTU_OP~combout\,
	datab => \ula|Selector31~4_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|LessThan1~62_combout\,
	combout => \ula|Selector31~5_combout\);

-- Location: LCCOMB_X57_Y36_N12
\ula_cnt|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux18~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(14) & (!\mem_i|altsyncram_component|auto_generated|q_a\(13) & (!\gerador_imm|Mux1~1_combout\ & \contr|Mux9~1_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(14) & 
-- (\mem_i|altsyncram_component|auto_generated|q_a\(13) & (\gerador_imm|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datac => \gerador_imm|Mux1~1_combout\,
	datad => \contr|Mux9~1_combout\,
	combout => \ula_cnt|Mux18~0_combout\);

-- Location: LCCOMB_X57_Y36_N2
\ula_cnt|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|Mux18~1_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(12) & \ula_cnt|Mux18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	datad => \ula_cnt|Mux18~0_combout\,
	combout => \ula_cnt|Mux18~1_combout\);

-- Location: LCCOMB_X57_Y36_N4
\ula_cnt|opcode.SLT_OP\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_cnt|opcode.SLT_OP~combout\ = (GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & ((\ula_cnt|Mux18~1_combout\))) # (!GLOBAL(\ula_cnt|Mux15~2clkctrl_outclk\) & (\ula_cnt|opcode.SLT_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|Mux15~2clkctrl_outclk\,
	datab => \ula_cnt|opcode.SLT_OP~combout\,
	datad => \ula_cnt|Mux18~1_combout\,
	combout => \ula_cnt|opcode.SLT_OP~combout\);

-- Location: LCCOMB_X52_Y36_N0
\ula|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~1_cout\ = CARRY((\ulaB[0]~26_combout\ & !\breg|Mux31~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datab => \breg|Mux31~19_combout\,
	datad => VCC,
	cout => \ula|LessThan2~1_cout\);

-- Location: LCCOMB_X52_Y36_N2
\ula|LessThan2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~3_cout\ = CARRY((\breg|Mux30~19_combout\ & ((!\ula|LessThan2~1_cout\) # (!\ulaB[1]~3_combout\))) # (!\breg|Mux30~19_combout\ & (!\ulaB[1]~3_combout\ & !\ula|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux30~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datad => VCC,
	cin => \ula|LessThan2~1_cout\,
	cout => \ula|LessThan2~3_cout\);

-- Location: LCCOMB_X52_Y36_N4
\ula|LessThan2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~5_cout\ = CARRY((\ulaB[2]~2_combout\ & ((!\ula|LessThan2~3_cout\) # (!\breg|Mux29~19_combout\))) # (!\ulaB[2]~2_combout\ & (!\breg|Mux29~19_combout\ & !\ula|LessThan2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \breg|Mux29~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~3_cout\,
	cout => \ula|LessThan2~5_cout\);

-- Location: LCCOMB_X52_Y36_N6
\ula|LessThan2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~7_cout\ = CARRY((\breg|Mux28~19_combout\ & ((!\ula|LessThan2~5_cout\) # (!\ulaB[3]~5_combout\))) # (!\breg|Mux28~19_combout\ & (!\ulaB[3]~5_combout\ & !\ula|LessThan2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux28~19_combout\,
	datab => \ulaB[3]~5_combout\,
	datad => VCC,
	cin => \ula|LessThan2~5_cout\,
	cout => \ula|LessThan2~7_cout\);

-- Location: LCCOMB_X52_Y36_N8
\ula|LessThan2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~9_cout\ = CARRY((\ulaB[4]~4_combout\ & ((!\ula|LessThan2~7_cout\) # (!\breg|Mux27~19_combout\))) # (!\ulaB[4]~4_combout\ & (!\breg|Mux27~19_combout\ & !\ula|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~4_combout\,
	datab => \breg|Mux27~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~7_cout\,
	cout => \ula|LessThan2~9_cout\);

-- Location: LCCOMB_X52_Y36_N10
\ula|LessThan2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~11_cout\ = CARRY((\ulaB[5]~27_combout\ & (\breg|Mux26~19_combout\ & !\ula|LessThan2~9_cout\)) # (!\ulaB[5]~27_combout\ & ((\breg|Mux26~19_combout\) # (!\ula|LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[5]~27_combout\,
	datab => \breg|Mux26~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~9_cout\,
	cout => \ula|LessThan2~11_cout\);

-- Location: LCCOMB_X52_Y36_N12
\ula|LessThan2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~13_cout\ = CARRY((\ulaB[6]~28_combout\ & ((!\ula|LessThan2~11_cout\) # (!\breg|Mux25~19_combout\))) # (!\ulaB[6]~28_combout\ & (!\breg|Mux25~19_combout\ & !\ula|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[6]~28_combout\,
	datab => \breg|Mux25~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~11_cout\,
	cout => \ula|LessThan2~13_cout\);

-- Location: LCCOMB_X52_Y36_N14
\ula|LessThan2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~15_cout\ = CARRY((\breg|Mux24~24_combout\ & ((!\ula|LessThan2~13_cout\) # (!\ulaB[7]~31_combout\))) # (!\breg|Mux24~24_combout\ & (!\ulaB[7]~31_combout\ & !\ula|LessThan2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~24_combout\,
	datab => \ulaB[7]~31_combout\,
	datad => VCC,
	cin => \ula|LessThan2~13_cout\,
	cout => \ula|LessThan2~15_cout\);

-- Location: LCCOMB_X52_Y36_N16
\ula|LessThan2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~17_cout\ = CARRY((\ulaB[8]~30_combout\ & ((!\ula|LessThan2~15_cout\) # (!\breg|Mux23~19_combout\))) # (!\ulaB[8]~30_combout\ & (!\breg|Mux23~19_combout\ & !\ula|LessThan2~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[8]~30_combout\,
	datab => \breg|Mux23~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~15_cout\,
	cout => \ula|LessThan2~17_cout\);

-- Location: LCCOMB_X52_Y36_N18
\ula|LessThan2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~19_cout\ = CARRY((\breg|Mux22~19_combout\ & ((!\ula|LessThan2~17_cout\) # (!\ulaB[9]~1_combout\))) # (!\breg|Mux22~19_combout\ & (!\ulaB[9]~1_combout\ & !\ula|LessThan2~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux22~19_combout\,
	datab => \ulaB[9]~1_combout\,
	datad => VCC,
	cin => \ula|LessThan2~17_cout\,
	cout => \ula|LessThan2~19_cout\);

-- Location: LCCOMB_X52_Y36_N20
\ula|LessThan2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~21_cout\ = CARRY((\breg|Mux21~19_combout\ & (\ulaB[10]~0_combout\ & !\ula|LessThan2~19_cout\)) # (!\breg|Mux21~19_combout\ & ((\ulaB[10]~0_combout\) # (!\ula|LessThan2~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux21~19_combout\,
	datab => \ulaB[10]~0_combout\,
	datad => VCC,
	cin => \ula|LessThan2~19_cout\,
	cout => \ula|LessThan2~21_cout\);

-- Location: LCCOMB_X52_Y36_N22
\ula|LessThan2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~23_cout\ = CARRY((\breg|Mux20~19_combout\ & ((!\ula|LessThan2~21_cout\) # (!\ulaB[11]~6_combout\))) # (!\breg|Mux20~19_combout\ & (!\ulaB[11]~6_combout\ & !\ula|LessThan2~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux20~19_combout\,
	datab => \ulaB[11]~6_combout\,
	datad => VCC,
	cin => \ula|LessThan2~21_cout\,
	cout => \ula|LessThan2~23_cout\);

-- Location: LCCOMB_X52_Y36_N24
\ula|LessThan2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~25_cout\ = CARRY((\ulaB[12]~7_combout\ & ((!\ula|LessThan2~23_cout\) # (!\breg|Mux19~19_combout\))) # (!\ulaB[12]~7_combout\ & (!\breg|Mux19~19_combout\ & !\ula|LessThan2~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[12]~7_combout\,
	datab => \breg|Mux19~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~23_cout\,
	cout => \ula|LessThan2~25_cout\);

-- Location: LCCOMB_X52_Y36_N26
\ula|LessThan2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~27_cout\ = CARRY((\breg|Mux18~19_combout\ & ((!\ula|LessThan2~25_cout\) # (!\ulaB[13]~9_combout\))) # (!\breg|Mux18~19_combout\ & (!\ulaB[13]~9_combout\ & !\ula|LessThan2~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux18~19_combout\,
	datab => \ulaB[13]~9_combout\,
	datad => VCC,
	cin => \ula|LessThan2~25_cout\,
	cout => \ula|LessThan2~27_cout\);

-- Location: LCCOMB_X52_Y36_N28
\ula|LessThan2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~29_cout\ = CARRY((\ulaB[14]~8_combout\ & ((!\ula|LessThan2~27_cout\) # (!\breg|Mux17~19_combout\))) # (!\ulaB[14]~8_combout\ & (!\breg|Mux17~19_combout\ & !\ula|LessThan2~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[14]~8_combout\,
	datab => \breg|Mux17~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~27_cout\,
	cout => \ula|LessThan2~29_cout\);

-- Location: LCCOMB_X52_Y36_N30
\ula|LessThan2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~31_cout\ = CARRY((\breg|Mux16~19_combout\ & ((!\ula|LessThan2~29_cout\) # (!\ulaB[15]~10_combout\))) # (!\breg|Mux16~19_combout\ & (!\ulaB[15]~10_combout\ & !\ula|LessThan2~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux16~19_combout\,
	datab => \ulaB[15]~10_combout\,
	datad => VCC,
	cin => \ula|LessThan2~29_cout\,
	cout => \ula|LessThan2~31_cout\);

-- Location: LCCOMB_X52_Y35_N0
\ula|LessThan2~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~33_cout\ = CARRY((\breg|Mux15~19_combout\ & (\ulaB[16]~11_combout\ & !\ula|LessThan2~31_cout\)) # (!\breg|Mux15~19_combout\ & ((\ulaB[16]~11_combout\) # (!\ula|LessThan2~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux15~19_combout\,
	datab => \ulaB[16]~11_combout\,
	datad => VCC,
	cin => \ula|LessThan2~31_cout\,
	cout => \ula|LessThan2~33_cout\);

-- Location: LCCOMB_X52_Y35_N2
\ula|LessThan2~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~35_cout\ = CARRY((\ulaB[17]~13_combout\ & (\breg|Mux14~19_combout\ & !\ula|LessThan2~33_cout\)) # (!\ulaB[17]~13_combout\ & ((\breg|Mux14~19_combout\) # (!\ula|LessThan2~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[17]~13_combout\,
	datab => \breg|Mux14~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~33_cout\,
	cout => \ula|LessThan2~35_cout\);

-- Location: LCCOMB_X52_Y35_N4
\ula|LessThan2~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~37_cout\ = CARRY((\ulaB[18]~12_combout\ & ((!\ula|LessThan2~35_cout\) # (!\breg|Mux13~19_combout\))) # (!\ulaB[18]~12_combout\ & (!\breg|Mux13~19_combout\ & !\ula|LessThan2~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[18]~12_combout\,
	datab => \breg|Mux13~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~35_cout\,
	cout => \ula|LessThan2~37_cout\);

-- Location: LCCOMB_X52_Y35_N6
\ula|LessThan2~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~39_cout\ = CARRY((\breg|Mux12~19_combout\ & ((!\ula|LessThan2~37_cout\) # (!\ulaB[19]~14_combout\))) # (!\breg|Mux12~19_combout\ & (!\ulaB[19]~14_combout\ & !\ula|LessThan2~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux12~19_combout\,
	datab => \ulaB[19]~14_combout\,
	datad => VCC,
	cin => \ula|LessThan2~37_cout\,
	cout => \ula|LessThan2~39_cout\);

-- Location: LCCOMB_X52_Y35_N8
\ula|LessThan2~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~41_cout\ = CARRY((\ulaB[20]~15_combout\ & ((!\ula|LessThan2~39_cout\) # (!\breg|Mux11~19_combout\))) # (!\ulaB[20]~15_combout\ & (!\breg|Mux11~19_combout\ & !\ula|LessThan2~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[20]~15_combout\,
	datab => \breg|Mux11~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~39_cout\,
	cout => \ula|LessThan2~41_cout\);

-- Location: LCCOMB_X52_Y35_N10
\ula|LessThan2~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~43_cout\ = CARRY((\ulaB[21]~17_combout\ & (\breg|Mux10~19_combout\ & !\ula|LessThan2~41_cout\)) # (!\ulaB[21]~17_combout\ & ((\breg|Mux10~19_combout\) # (!\ula|LessThan2~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[21]~17_combout\,
	datab => \breg|Mux10~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~41_cout\,
	cout => \ula|LessThan2~43_cout\);

-- Location: LCCOMB_X52_Y35_N12
\ula|LessThan2~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~45_cout\ = CARRY((\breg|Mux9~19_combout\ & (\ulaB[22]~16_combout\ & !\ula|LessThan2~43_cout\)) # (!\breg|Mux9~19_combout\ & ((\ulaB[22]~16_combout\) # (!\ula|LessThan2~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux9~19_combout\,
	datab => \ulaB[22]~16_combout\,
	datad => VCC,
	cin => \ula|LessThan2~43_cout\,
	cout => \ula|LessThan2~45_cout\);

-- Location: LCCOMB_X52_Y35_N14
\ula|LessThan2~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~47_cout\ = CARRY((\breg|Mux8~19_combout\ & ((!\ula|LessThan2~45_cout\) # (!\ulaB[23]~18_combout\))) # (!\breg|Mux8~19_combout\ & (!\ulaB[23]~18_combout\ & !\ula|LessThan2~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux8~19_combout\,
	datab => \ulaB[23]~18_combout\,
	datad => VCC,
	cin => \ula|LessThan2~45_cout\,
	cout => \ula|LessThan2~47_cout\);

-- Location: LCCOMB_X52_Y35_N16
\ula|LessThan2~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~49_cout\ = CARRY((\ulaB[24]~19_combout\ & ((!\ula|LessThan2~47_cout\) # (!\breg|Mux7~19_combout\))) # (!\ulaB[24]~19_combout\ & (!\breg|Mux7~19_combout\ & !\ula|LessThan2~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[24]~19_combout\,
	datab => \breg|Mux7~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~47_cout\,
	cout => \ula|LessThan2~49_cout\);

-- Location: LCCOMB_X52_Y35_N18
\ula|LessThan2~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~51_cout\ = CARRY((\breg|Mux6~19_combout\ & ((!\ula|LessThan2~49_cout\) # (!\ulaB[25]~21_combout\))) # (!\breg|Mux6~19_combout\ & (!\ulaB[25]~21_combout\ & !\ula|LessThan2~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux6~19_combout\,
	datab => \ulaB[25]~21_combout\,
	datad => VCC,
	cin => \ula|LessThan2~49_cout\,
	cout => \ula|LessThan2~51_cout\);

-- Location: LCCOMB_X52_Y35_N20
\ula|LessThan2~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~53_cout\ = CARRY((\breg|Mux5~19_combout\ & (\ulaB[26]~20_combout\ & !\ula|LessThan2~51_cout\)) # (!\breg|Mux5~19_combout\ & ((\ulaB[26]~20_combout\) # (!\ula|LessThan2~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux5~19_combout\,
	datab => \ulaB[26]~20_combout\,
	datad => VCC,
	cin => \ula|LessThan2~51_cout\,
	cout => \ula|LessThan2~53_cout\);

-- Location: LCCOMB_X52_Y35_N22
\ula|LessThan2~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~55_cout\ = CARRY((\breg|Mux4~19_combout\ & ((!\ula|LessThan2~53_cout\) # (!\ulaB[27]~22_combout\))) # (!\breg|Mux4~19_combout\ & (!\ulaB[27]~22_combout\ & !\ula|LessThan2~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux4~19_combout\,
	datab => \ulaB[27]~22_combout\,
	datad => VCC,
	cin => \ula|LessThan2~53_cout\,
	cout => \ula|LessThan2~55_cout\);

-- Location: LCCOMB_X52_Y35_N24
\ula|LessThan2~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~57_cout\ = CARRY((\breg|Mux3~19_combout\ & (\ulaB[28]~23_combout\ & !\ula|LessThan2~55_cout\)) # (!\breg|Mux3~19_combout\ & ((\ulaB[28]~23_combout\) # (!\ula|LessThan2~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux3~19_combout\,
	datab => \ulaB[28]~23_combout\,
	datad => VCC,
	cin => \ula|LessThan2~55_cout\,
	cout => \ula|LessThan2~57_cout\);

-- Location: LCCOMB_X52_Y35_N26
\ula|LessThan2~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~59_cout\ = CARRY((\ulaB[29]~24_combout\ & (\breg|Mux2~19_combout\ & !\ula|LessThan2~57_cout\)) # (!\ulaB[29]~24_combout\ & ((\breg|Mux2~19_combout\) # (!\ula|LessThan2~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[29]~24_combout\,
	datab => \breg|Mux2~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~57_cout\,
	cout => \ula|LessThan2~59_cout\);

-- Location: LCCOMB_X52_Y35_N28
\ula|LessThan2~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~61_cout\ = CARRY((\ulaB[30]~25_combout\ & ((!\ula|LessThan2~59_cout\) # (!\breg|Mux1~19_combout\))) # (!\ulaB[30]~25_combout\ & (!\breg|Mux1~19_combout\ & !\ula|LessThan2~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[30]~25_combout\,
	datab => \breg|Mux1~19_combout\,
	datad => VCC,
	cin => \ula|LessThan2~59_cout\,
	cout => \ula|LessThan2~61_cout\);

-- Location: LCCOMB_X52_Y35_N30
\ula|LessThan2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|LessThan2~62_combout\ = (\breg|Mux0~19_combout\ & ((\ula|LessThan2~61_cout\) # (!\ulaB[31]~29_combout\))) # (!\breg|Mux0~19_combout\ & (\ula|LessThan2~61_cout\ & !\ulaB[31]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux0~19_combout\,
	datad => \ulaB[31]~29_combout\,
	cin => \ula|LessThan2~61_cout\,
	combout => \ula|LessThan2~62_combout\);

-- Location: LCCOMB_X59_Y34_N0
\ula|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~0_combout\ = (\breg|Mux31~19_combout\ & ((GND) # (!\ulaB[0]~26_combout\))) # (!\breg|Mux31~19_combout\ & (\ulaB[0]~26_combout\ $ (GND)))
-- \ula|Add1~1\ = CARRY((\breg|Mux31~19_combout\) # (!\ulaB[0]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux31~19_combout\,
	datab => \ulaB[0]~26_combout\,
	datad => VCC,
	combout => \ula|Add1~0_combout\,
	cout => \ula|Add1~1\);

-- Location: LCCOMB_X60_Y35_N30
\ula|Selector31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~2_combout\ = (\ula|Selector31~1_combout\ & ((\ula_cnt|opcode.OR_OP~combout\) # ((\ula|Add1~0_combout\ & \ula_cnt|opcode.SUB_OP~combout\)))) # (!\ula|Selector31~1_combout\ & (\ula|Add1~0_combout\ & (\ula_cnt|opcode.SUB_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector31~1_combout\,
	datab => \ula|Add1~0_combout\,
	datac => \ula_cnt|opcode.SUB_OP~combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector31~2_combout\);

-- Location: LCCOMB_X53_Y35_N30
\ula|Selector31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~3_combout\ = (\ula|Selector31~2_combout\) # ((\ula|LessThan2~62_combout\ & ((\ula_cnt|opcode.SLT_OP~combout\))) # (!\ula|LessThan2~62_combout\ & (\ula_cnt|opcode.SGE_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SGE_OP~combout\,
	datab => \ula_cnt|opcode.SLT_OP~combout\,
	datac => \ula|LessThan2~62_combout\,
	datad => \ula|Selector31~2_combout\,
	combout => \ula|Selector31~3_combout\);

-- Location: LCCOMB_X53_Y35_N16
\ula|Selector31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~10_combout\ = (\ula|Selector31~0_combout\) # ((\ula|Selector31~9_combout\) # ((\ula|Selector31~5_combout\) # (\ula|Selector31~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector31~0_combout\,
	datab => \ula|Selector31~9_combout\,
	datac => \ula|Selector31~5_combout\,
	datad => \ula|Selector31~3_combout\,
	combout => \ula|Selector31~10_combout\);

-- Location: LCCOMB_X53_Y38_N0
\Add3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add3~1_cout\ = CARRY((PC(0) & \ula|Selector31~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => PC(0),
	datab => \ula|Selector31~10_combout\,
	datad => VCC,
	cout => \Add3~1_cout\);

-- Location: LCCOMB_X53_Y38_N2
\pcJalr[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[1]~0_combout\ = (PC(1) & ((\ula|Selector30~13_combout\ & (\Add3~1_cout\ & VCC)) # (!\ula|Selector30~13_combout\ & (!\Add3~1_cout\)))) # (!PC(1) & ((\ula|Selector30~13_combout\ & (!\Add3~1_cout\)) # (!\ula|Selector30~13_combout\ & ((\Add3~1_cout\) 
-- # (GND)))))
-- \pcJalr[1]~1\ = CARRY((PC(1) & (!\ula|Selector30~13_combout\ & !\Add3~1_cout\)) # (!PC(1) & ((!\Add3~1_cout\) # (!\ula|Selector30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(1),
	datab => \ula|Selector30~13_combout\,
	datad => VCC,
	cin => \Add3~1_cout\,
	combout => \pcJalr[1]~0_combout\,
	cout => \pcJalr[1]~1\);

-- Location: LCCOMB_X53_Y38_N4
\pcJalr[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[2]~2_combout\ = ((PC(2) $ (\ula|Selector29~11_combout\ $ (!\pcJalr[1]~1\)))) # (GND)
-- \pcJalr[2]~3\ = CARRY((PC(2) & ((\ula|Selector29~11_combout\) # (!\pcJalr[1]~1\))) # (!PC(2) & (\ula|Selector29~11_combout\ & !\pcJalr[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(2),
	datab => \ula|Selector29~11_combout\,
	datad => VCC,
	cin => \pcJalr[1]~1\,
	combout => \pcJalr[2]~2_combout\,
	cout => \pcJalr[2]~3\);

-- Location: LCCOMB_X53_Y38_N6
\pcJalr[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[3]~4_combout\ = (PC(3) & ((\ula|Selector28~9_combout\ & (\pcJalr[2]~3\ & VCC)) # (!\ula|Selector28~9_combout\ & (!\pcJalr[2]~3\)))) # (!PC(3) & ((\ula|Selector28~9_combout\ & (!\pcJalr[2]~3\)) # (!\ula|Selector28~9_combout\ & ((\pcJalr[2]~3\) # 
-- (GND)))))
-- \pcJalr[3]~5\ = CARRY((PC(3) & (!\ula|Selector28~9_combout\ & !\pcJalr[2]~3\)) # (!PC(3) & ((!\pcJalr[2]~3\) # (!\ula|Selector28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(3),
	datab => \ula|Selector28~9_combout\,
	datad => VCC,
	cin => \pcJalr[2]~3\,
	combout => \pcJalr[3]~4_combout\,
	cout => \pcJalr[3]~5\);

-- Location: LCCOMB_X53_Y38_N8
\pcJalr[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[4]~6_combout\ = ((PC(4) $ (\ula|Selector27~8_combout\ $ (!\pcJalr[3]~5\)))) # (GND)
-- \pcJalr[4]~7\ = CARRY((PC(4) & ((\ula|Selector27~8_combout\) # (!\pcJalr[3]~5\))) # (!PC(4) & (\ula|Selector27~8_combout\ & !\pcJalr[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(4),
	datab => \ula|Selector27~8_combout\,
	datad => VCC,
	cin => \pcJalr[3]~5\,
	combout => \pcJalr[4]~6_combout\,
	cout => \pcJalr[4]~7\);

-- Location: LCCOMB_X53_Y38_N10
\pcJalr[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[5]~8_combout\ = (PC(5) & ((\ula|Selector26~8_combout\ & (\pcJalr[4]~7\ & VCC)) # (!\ula|Selector26~8_combout\ & (!\pcJalr[4]~7\)))) # (!PC(5) & ((\ula|Selector26~8_combout\ & (!\pcJalr[4]~7\)) # (!\ula|Selector26~8_combout\ & ((\pcJalr[4]~7\) # 
-- (GND)))))
-- \pcJalr[5]~9\ = CARRY((PC(5) & (!\ula|Selector26~8_combout\ & !\pcJalr[4]~7\)) # (!PC(5) & ((!\pcJalr[4]~7\) # (!\ula|Selector26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(5),
	datab => \ula|Selector26~8_combout\,
	datad => VCC,
	cin => \pcJalr[4]~7\,
	combout => \pcJalr[5]~8_combout\,
	cout => \pcJalr[5]~9\);

-- Location: LCCOMB_X53_Y38_N12
\pcJalr[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[6]~10_combout\ = ((PC(6) $ (\ula|Selector25~10_combout\ $ (!\pcJalr[5]~9\)))) # (GND)
-- \pcJalr[6]~11\ = CARRY((PC(6) & ((\ula|Selector25~10_combout\) # (!\pcJalr[5]~9\))) # (!PC(6) & (\ula|Selector25~10_combout\ & !\pcJalr[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(6),
	datab => \ula|Selector25~10_combout\,
	datad => VCC,
	cin => \pcJalr[5]~9\,
	combout => \pcJalr[6]~10_combout\,
	cout => \pcJalr[6]~11\);

-- Location: LCCOMB_X53_Y38_N14
\pcJalr[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[7]~12_combout\ = (PC(7) & ((\ula|Selector24~9_combout\ & (\pcJalr[6]~11\ & VCC)) # (!\ula|Selector24~9_combout\ & (!\pcJalr[6]~11\)))) # (!PC(7) & ((\ula|Selector24~9_combout\ & (!\pcJalr[6]~11\)) # (!\ula|Selector24~9_combout\ & ((\pcJalr[6]~11\) 
-- # (GND)))))
-- \pcJalr[7]~13\ = CARRY((PC(7) & (!\ula|Selector24~9_combout\ & !\pcJalr[6]~11\)) # (!PC(7) & ((!\pcJalr[6]~11\) # (!\ula|Selector24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(7),
	datab => \ula|Selector24~9_combout\,
	datad => VCC,
	cin => \pcJalr[6]~11\,
	combout => \pcJalr[7]~12_combout\,
	cout => \pcJalr[7]~13\);

-- Location: LCCOMB_X53_Y38_N16
\pcJalr[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[8]~14_combout\ = ((\ula|Selector23~9_combout\ $ (PC(8) $ (!\pcJalr[7]~13\)))) # (GND)
-- \pcJalr[8]~15\ = CARRY((\ula|Selector23~9_combout\ & ((PC(8)) # (!\pcJalr[7]~13\))) # (!\ula|Selector23~9_combout\ & (PC(8) & !\pcJalr[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector23~9_combout\,
	datab => PC(8),
	datad => VCC,
	cin => \pcJalr[7]~13\,
	combout => \pcJalr[8]~14_combout\,
	cout => \pcJalr[8]~15\);

-- Location: LCCOMB_X53_Y38_N18
\pcJalr[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[9]~16_combout\ = (PC(9) & ((\ula|Selector22~6_combout\ & (\pcJalr[8]~15\ & VCC)) # (!\ula|Selector22~6_combout\ & (!\pcJalr[8]~15\)))) # (!PC(9) & ((\ula|Selector22~6_combout\ & (!\pcJalr[8]~15\)) # (!\ula|Selector22~6_combout\ & ((\pcJalr[8]~15\) 
-- # (GND)))))
-- \pcJalr[9]~17\ = CARRY((PC(9) & (!\ula|Selector22~6_combout\ & !\pcJalr[8]~15\)) # (!PC(9) & ((!\pcJalr[8]~15\) # (!\ula|Selector22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(9),
	datab => \ula|Selector22~6_combout\,
	datad => VCC,
	cin => \pcJalr[8]~15\,
	combout => \pcJalr[9]~16_combout\,
	cout => \pcJalr[9]~17\);

-- Location: LCCOMB_X53_Y38_N20
\pcJalr[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcJalr[10]~18_combout\ = ((PC(10) $ (\ula|Selector21~8_combout\ $ (!\pcJalr[9]~17\)))) # (GND)
-- \pcJalr[10]~19\ = CARRY((PC(10) & ((\ula|Selector21~8_combout\) # (!\pcJalr[9]~17\))) # (!PC(10) & (\ula|Selector21~8_combout\ & !\pcJalr[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(10),
	datab => \ula|Selector21~8_combout\,
	datad => VCC,
	cin => \pcJalr[9]~17\,
	combout => \pcJalr[10]~18_combout\,
	cout => \pcJalr[10]~19\);

-- Location: LCCOMB_X50_Y38_N14
\Add2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~11_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[11]~20_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datac => \pcBranch[11]~22_combout\,
	datad => \pcJalr[11]~20_combout\,
	combout => \Add2~11_combout\);

-- Location: LCFF_X50_Y38_N21
\PC[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[11]~feeder_combout\,
	sdata => \Add2~11_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(11));

-- Location: LCCOMB_X52_Y38_N10
\Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~12_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[12]~22_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[12]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datac => \pcBranch[12]~24_combout\,
	datad => \pcJalr[12]~22_combout\,
	combout => \Add2~12_combout\);

-- Location: LCFF_X51_Y38_N23
\PC[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[12]~50_combout\,
	sdata => \Add2~12_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(12));

-- Location: LCFF_X53_Y40_N23
\pcAux[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(12));

-- Location: LCCOMB_X54_Y38_N18
\Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(13)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((!\contr|Mux4~1_combout\ & \ula|Selector18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(13),
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector18~10_combout\,
	combout => \Mux18~0_combout\);

-- Location: LCCOMB_X54_Y38_N6
\Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux18~0_combout\ & ((\pcOld[13]~22_combout\))) # (!\Mux18~0_combout\ & (\gerador_imm|Selector17~2_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector17~2_combout\,
	datab => \pcOld[13]~22_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \Mux18~0_combout\,
	combout => \Mux18~1_combout\);

-- Location: LCCOMB_X60_Y27_N18
\breg|XREGS[10][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][13]~feeder_combout\ = \Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux18~1_combout\,
	combout => \breg|XREGS[10][13]~feeder_combout\);

-- Location: LCFF_X60_Y27_N19
\breg|XREGS[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][13]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][13]~regout\);

-- Location: LCFF_X57_Y36_N27
\breg|XREGS[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][13]~regout\);

-- Location: LCFF_X53_Y27_N27
\breg|XREGS[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][13]~regout\);

-- Location: LCCOMB_X60_Y27_N26
\breg|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][13]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[9][13]~regout\,
	datac => \breg|XREGS[8][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux50~10_combout\);

-- Location: LCCOMB_X60_Y27_N0
\breg|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux50~10_combout\ & ((\breg|XREGS[11][13]~regout\))) # (!\breg|Mux50~10_combout\ & (\breg|XREGS[10][13]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux50~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[10][13]~regout\,
	datac => \breg|XREGS[11][13]~regout\,
	datad => \breg|Mux50~10_combout\,
	combout => \breg|Mux50~11_combout\);

-- Location: LCFF_X58_Y28_N13
\breg|XREGS[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][13]~regout\);

-- Location: LCCOMB_X58_Y28_N12
\breg|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[6][13]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[4][13]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[6][13]~regout\,
	datac => \breg|XREGS[4][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux50~12_combout\);

-- Location: LCCOMB_X59_Y25_N4
\breg|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~13_combout\ = (\breg|Mux50~12_combout\ & ((\breg|XREGS[7][13]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux50~12_combout\ & (((\breg|XREGS[5][13]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][13]~regout\,
	datab => \breg|XREGS[5][13]~regout\,
	datac => \breg|Mux50~12_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux50~13_combout\);

-- Location: LCCOMB_X59_Y25_N14
\breg|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux50~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][13]~regout\)))) # (!\breg|Mux58~7_combout\ & (((\breg|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][13]~regout\,
	datab => \breg|Mux50~13_combout\,
	datac => \breg|Mux58~7_combout\,
	datad => \breg|Mux58~8_combout\,
	combout => \breg|Mux50~14_combout\);

-- Location: LCCOMB_X59_Y25_N12
\breg|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~15_combout\ = (\breg|Mux50~14_combout\ & ((\breg|XREGS[3][13]~regout\) # ((!\breg|Mux58~6_combout\)))) # (!\breg|Mux50~14_combout\ & (((\breg|XREGS[2][13]~regout\ & \breg|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][13]~regout\,
	datab => \breg|XREGS[2][13]~regout\,
	datac => \breg|Mux50~14_combout\,
	datad => \breg|Mux58~6_combout\,
	combout => \breg|Mux50~15_combout\);

-- Location: LCCOMB_X58_Y28_N20
\breg|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~16_combout\ = (\breg|Mux58~5_combout\ & (((\breg|Mux58~4_combout\)))) # (!\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\ & (\breg|Mux50~11_combout\)) # (!\breg|Mux58~4_combout\ & ((\breg|Mux50~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux50~11_combout\,
	datac => \breg|Mux58~4_combout\,
	datad => \breg|Mux50~15_combout\,
	combout => \breg|Mux50~16_combout\);

-- Location: LCFF_X61_Y32_N23
\breg|XREGS[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][13]~regout\);

-- Location: LCCOMB_X61_Y32_N20
\breg|Mux50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][13]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][13]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][13]~regout\,
	datab => \breg|XREGS[16][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux50~4_combout\);

-- Location: LCCOMB_X61_Y32_N10
\breg|Mux50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~5_combout\ = (\breg|Mux50~4_combout\ & (((\breg|XREGS[28][13]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux50~4_combout\ & (\breg|XREGS[20][13]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][13]~regout\,
	datab => \breg|XREGS[28][13]~regout\,
	datac => \breg|Mux50~4_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux50~5_combout\);

-- Location: LCCOMB_X58_Y28_N24
\breg|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|Mux50~3_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux50~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux50~3_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux50~5_combout\,
	combout => \breg|Mux50~6_combout\);

-- Location: LCFF_X49_Y31_N17
\breg|XREGS[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux18~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][13]~regout\);

-- Location: LCCOMB_X49_Y31_N16
\breg|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[25][13]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[17][13]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[25][13]~regout\,
	datac => \breg|XREGS[17][13]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux50~0_combout\);

-- Location: LCCOMB_X62_Y31_N20
\breg|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux50~0_combout\ & ((\breg|XREGS[29][13]~regout\))) # (!\breg|Mux50~0_combout\ & (\breg|XREGS[21][13]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][13]~regout\,
	datab => \breg|XREGS[29][13]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux50~0_combout\,
	combout => \breg|Mux50~1_combout\);

-- Location: LCCOMB_X58_Y28_N6
\breg|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux50~6_combout\ & (\breg|Mux50~8_combout\)) # (!\breg|Mux50~6_combout\ & ((\breg|Mux50~1_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux50~8_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux50~6_combout\,
	datad => \breg|Mux50~1_combout\,
	combout => \breg|Mux50~9_combout\);

-- Location: LCCOMB_X58_Y28_N22
\breg|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux50~19_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux50~16_combout\ & (\breg|Mux50~18_combout\)) # (!\breg|Mux50~16_combout\ & ((\breg|Mux50~9_combout\))))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux50~18_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux50~16_combout\,
	datad => \breg|Mux50~9_combout\,
	combout => \breg|Mux50~19_combout\);

-- Location: LCCOMB_X56_Y35_N22
\ula|Selector19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~8_combout\ = (\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~23_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftRight1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight1~32_combout\,
	datad => \ula|ShiftRight1~23_combout\,
	combout => \ula|Selector19~8_combout\);

-- Location: LCCOMB_X57_Y34_N20
\ula|Selector17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~4_combout\ = (\ulaB[3]~5_combout\ & (\ula|ShiftLeft0~9_combout\ & ((\ula_cnt|opcode.SRL_OP~combout\) # (\ula_cnt|opcode.SRA_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula_cnt|opcode.SRL_OP~combout\,
	datac => \ula|ShiftLeft0~9_combout\,
	datad => \ula_cnt|opcode.SRA_OP~combout\,
	combout => \ula|Selector17~4_combout\);

-- Location: LCCOMB_X60_Y38_N14
\ula|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~0_combout\ = (\ula|Selector17~4_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight1~16_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ula|ShiftRight1~16_combout\,
	datac => \ula|Selector17~4_combout\,
	datad => \ula|ShiftRight1~20_combout\,
	combout => \ula|Selector19~0_combout\);

-- Location: LCCOMB_X61_Y38_N12
\ula|Selector19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|Mux19~19_combout\) # ((\ulaB[12]~7_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux19~19_combout\ $ (\ulaB[12]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux19~19_combout\,
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ulaB[12]~7_combout\,
	datad => \ula_cnt|opcode.OR_OP~combout\,
	combout => \ula|Selector19~3_combout\);

-- Location: LCCOMB_X60_Y38_N0
\ula|Selector19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~4_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~24_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~24_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add1~24_combout\,
	datad => \ula|Add0~24_combout\,
	combout => \ula|Selector19~4_combout\);

-- Location: LCCOMB_X60_Y38_N30
\ula|Selector19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~5_combout\ = (\ula|Selector19~4_combout\) # ((\ula_cnt|opcode.AND_OP~combout\ & (\ulaB[12]~7_combout\ & \breg|Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.AND_OP~combout\,
	datab => \ulaB[12]~7_combout\,
	datac => \breg|Mux19~19_combout\,
	datad => \ula|Selector19~4_combout\,
	combout => \ula|Selector19~5_combout\);

-- Location: LCCOMB_X60_Y38_N4
\ula|Selector19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~6_combout\ = (\ula|Selector19~3_combout\) # ((\ula|Selector17~0_combout\) # (\ula|Selector19~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Selector19~3_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector19~5_combout\,
	combout => \ula|Selector19~6_combout\);

-- Location: LCCOMB_X57_Y34_N8
\ula|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector17~2_combout\ = (\ula|ShiftRight1~6_combout\ & (\ula_cnt|opcode.SRA_OP~combout\ & (\ulaB[4]~4_combout\ & \ula|ShiftRight1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~6_combout\,
	datab => \ula_cnt|opcode.SRA_OP~combout\,
	datac => \ulaB[4]~4_combout\,
	datad => \ula|ShiftRight1~11_combout\,
	combout => \ula|Selector17~2_combout\);

-- Location: LCCOMB_X60_Y38_N26
\ula|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~2_combout\ = (\ula|Selector19~1_combout\ & (((\ula|Selector29~9_combout\) # (\ula|Selector17~2_combout\)))) # (!\ula|Selector19~1_combout\ & (\ula|Selector20~9_combout\ & ((\ula|Selector17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector20~9_combout\,
	datab => \ula|Selector19~1_combout\,
	datac => \ula|Selector29~9_combout\,
	datad => \ula|Selector17~2_combout\,
	combout => \ula|Selector19~2_combout\);

-- Location: LCCOMB_X60_Y38_N22
\ula|Selector19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~7_combout\ = (\ula|Selector19~6_combout\) # ((\ula|Selector19~2_combout\) # ((\ula|ShiftLeft0~44_combout\ & \ula|Selector29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~44_combout\,
	datab => \ula|Selector29~2_combout\,
	datac => \ula|Selector19~6_combout\,
	datad => \ula|Selector19~2_combout\,
	combout => \ula|Selector19~7_combout\);

-- Location: LCCOMB_X60_Y38_N24
\ula|Selector19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector19~9_combout\ = (\ula|Selector19~0_combout\) # ((\ula|Selector19~7_combout\) # ((!\ula|Selector17~3_combout\ & \ula|Selector19~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~3_combout\,
	datab => \ula|Selector19~8_combout\,
	datac => \ula|Selector19~0_combout\,
	datad => \ula|Selector19~7_combout\,
	combout => \ula|Selector19~9_combout\);

-- Location: LCCOMB_X60_Y38_N18
\Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = (\contr|Mux5~3_combout\ & (((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector18~2_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector19~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector18~2_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \ula|Selector19~9_combout\,
	datad => \contr|Mux4~1_combout\,
	combout => \Mux19~0_combout\);

-- Location: LCCOMB_X60_Y38_N16
\Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux19~0_combout\ & (\pcOld[12]~20_combout\)) # (!\Mux19~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(12)))))) # (!\contr|Mux5~3_combout\ & (((\Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[12]~20_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(12),
	datad => \Mux19~0_combout\,
	combout => \Mux19~1_combout\);

-- Location: LCFF_X59_Y33_N7
\breg|XREGS[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][12]~regout\);

-- Location: LCFF_X59_Y28_N1
\breg|XREGS[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][12]~regout\);

-- Location: LCFF_X59_Y28_N7
\breg|XREGS[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][12]~regout\);

-- Location: LCCOMB_X59_Y28_N6
\breg|Mux51~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[13][12]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[12][12]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[12][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux51~17_combout\);

-- Location: LCCOMB_X59_Y28_N0
\breg|Mux51~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux51~17_combout\ & ((\breg|XREGS[15][12]~regout\))) # (!\breg|Mux51~17_combout\ & (\breg|XREGS[14][12]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[14][12]~regout\,
	datac => \breg|XREGS[15][12]~regout\,
	datad => \breg|Mux51~17_combout\,
	combout => \breg|Mux51~18_combout\);

-- Location: LCCOMB_X52_Y28_N22
\breg|XREGS[9][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][12]~feeder_combout\ = \Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux19~1_combout\,
	combout => \breg|XREGS[9][12]~feeder_combout\);

-- Location: LCFF_X52_Y28_N23
\breg|XREGS[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][12]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][12]~regout\);

-- Location: LCCOMB_X53_Y27_N20
\breg|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[10][12]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][12]~regout\,
	datab => \breg|XREGS[10][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux51~0_combout\);

-- Location: LCCOMB_X52_Y27_N20
\breg|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux51~0_combout\ & (\breg|XREGS[11][12]~regout\)) # (!\breg|Mux51~0_combout\ & ((\breg|XREGS[9][12]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][12]~regout\,
	datab => \breg|XREGS[9][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux51~0_combout\,
	combout => \breg|Mux51~1_combout\);

-- Location: LCFF_X50_Y32_N9
\breg|XREGS[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][12]~regout\);

-- Location: LCFF_X50_Y32_N19
\breg|XREGS[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][12]~regout\);

-- Location: LCFF_X51_Y29_N7
\breg|XREGS[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][12]~regout\);

-- Location: LCFF_X49_Y29_N11
\breg|XREGS[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][12]~regout\);

-- Location: LCCOMB_X49_Y29_N10
\breg|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][12]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux51~12_combout\);

-- Location: LCCOMB_X49_Y29_N28
\breg|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux51~12_combout\ & ((\breg|XREGS[7][12]~regout\))) # (!\breg|Mux51~12_combout\ & (\breg|XREGS[6][12]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][12]~regout\,
	datab => \breg|XREGS[7][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux51~12_combout\,
	combout => \breg|Mux51~13_combout\);

-- Location: LCCOMB_X50_Y32_N18
\breg|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux51~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][12]~regout\)))) # (!\breg|Mux58~7_combout\ & (\breg|Mux58~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|Mux58~8_combout\,
	datac => \breg|XREGS[1][12]~regout\,
	datad => \breg|Mux51~13_combout\,
	combout => \breg|Mux51~14_combout\);

-- Location: LCCOMB_X50_Y32_N8
\breg|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux51~14_combout\ & (\breg|XREGS[3][12]~regout\)) # (!\breg|Mux51~14_combout\ & ((\breg|XREGS[2][12]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux51~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[3][12]~regout\,
	datac => \breg|XREGS[2][12]~regout\,
	datad => \breg|Mux51~14_combout\,
	combout => \breg|Mux51~15_combout\);

-- Location: LCCOMB_X63_Y30_N2
\breg|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][12]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][12]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][12]~regout\,
	datab => \breg|XREGS[18][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux51~2_combout\);

-- Location: LCCOMB_X63_Y30_N0
\breg|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux51~2_combout\ & (\breg|XREGS[30][12]~regout\)) # (!\breg|Mux51~2_combout\ & ((\breg|XREGS[26][12]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[26][12]~regout\,
	datad => \breg|Mux51~2_combout\,
	combout => \breg|Mux51~3_combout\);

-- Location: LCFF_X60_Y38_N9
\breg|XREGS[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][12]~regout\);

-- Location: LCFF_X54_Y34_N21
\breg|XREGS[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][12]~regout\);

-- Location: LCCOMB_X48_Y32_N26
\breg|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[25][12]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[17][12]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][12]~regout\,
	datab => \breg|XREGS[25][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux51~4_combout\);

-- Location: LCCOMB_X48_Y32_N20
\breg|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux51~4_combout\ & (\breg|XREGS[29][12]~regout\)) # (!\breg|Mux51~4_combout\ & ((\breg|XREGS[21][12]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][12]~regout\,
	datab => \breg|XREGS[21][12]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux51~4_combout\,
	combout => \breg|Mux51~5_combout\);

-- Location: LCFF_X52_Y35_N11
\breg|XREGS[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux19~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][12]~regout\);

-- Location: LCCOMB_X49_Y34_N20
\breg|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][12]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][12]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][12]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][12]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux51~6_combout\);

-- Location: LCCOMB_X52_Y32_N22
\breg|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux51~6_combout\ & ((\breg|XREGS[28][12]~regout\))) # (!\breg|Mux51~6_combout\ & (\breg|XREGS[20][12]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[20][12]~regout\,
	datac => \breg|XREGS[28][12]~regout\,
	datad => \breg|Mux51~6_combout\,
	combout => \breg|Mux51~7_combout\);

-- Location: LCCOMB_X52_Y32_N8
\breg|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|Mux51~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux51~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux51~5_combout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux51~7_combout\,
	combout => \breg|Mux51~8_combout\);

-- Location: LCCOMB_X52_Y34_N12
\breg|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux51~8_combout\ & (\breg|Mux51~10_combout\)) # (!\breg|Mux51~8_combout\ & ((\breg|Mux51~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux51~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux51~10_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux51~3_combout\,
	datad => \breg|Mux51~8_combout\,
	combout => \breg|Mux51~11_combout\);

-- Location: LCCOMB_X52_Y34_N18
\breg|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~16_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\) # ((\breg|Mux51~11_combout\)))) # (!\breg|Mux58~5_combout\ & (!\breg|Mux58~4_combout\ & (\breg|Mux51~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux51~15_combout\,
	datad => \breg|Mux51~11_combout\,
	combout => \breg|Mux51~16_combout\);

-- Location: LCCOMB_X52_Y34_N20
\breg|Mux51~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux51~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux51~16_combout\ & (\breg|Mux51~18_combout\)) # (!\breg|Mux51~16_combout\ & ((\breg|Mux51~1_combout\))))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~4_combout\,
	datab => \breg|Mux51~18_combout\,
	datac => \breg|Mux51~1_combout\,
	datad => \breg|Mux51~16_combout\,
	combout => \breg|Mux51~19_combout\);

-- Location: LCCOMB_X58_Y35_N26
\Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (\contr|Mux5~3_combout\ & (((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector14~2_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector15~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \gerador_imm|Selector14~2_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector15~8_combout\,
	combout => \Mux15~0_combout\);

-- Location: LCCOMB_X57_Y31_N24
\Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux15~0_combout\ & (\pcOld[16]~28_combout\)) # (!\Mux15~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(16)))))) # (!\contr|Mux5~3_combout\ & (((\Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[16]~28_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(16),
	datac => \contr|Mux5~3_combout\,
	datad => \Mux15~0_combout\,
	combout => \Mux15~1_combout\);

-- Location: LCFF_X52_Y30_N9
\breg|XREGS[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][16]~regout\);

-- Location: LCFF_X54_Y26_N13
\breg|XREGS[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][16]~regout\);

-- Location: LCCOMB_X54_Y26_N6
\breg|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[6][16]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[4][16]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][16]~regout\,
	datab => \breg|XREGS[6][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux15~12_combout\);

-- Location: LCCOMB_X53_Y26_N28
\breg|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux15~12_combout\ & ((\breg|XREGS[7][16]~regout\))) # (!\breg|Mux15~12_combout\ & (\breg|XREGS[5][16]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][16]~regout\,
	datab => \breg|XREGS[7][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux15~12_combout\,
	combout => \breg|Mux15~13_combout\);

-- Location: LCCOMB_X52_Y30_N22
\breg|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux15~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][16]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|XREGS[1][16]~regout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux15~13_combout\,
	combout => \breg|Mux15~14_combout\);

-- Location: LCCOMB_X52_Y30_N8
\breg|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux15~14_combout\ & ((\breg|XREGS[3][16]~regout\))) # (!\breg|Mux15~14_combout\ & (\breg|XREGS[2][16]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][16]~regout\,
	datab => \breg|Mux24~2_combout\,
	datac => \breg|XREGS[3][16]~regout\,
	datad => \breg|Mux15~14_combout\,
	combout => \breg|Mux15~15_combout\);

-- Location: LCFF_X60_Y27_N23
\breg|XREGS[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][16]~regout\);

-- Location: LCCOMB_X60_Y27_N12
\breg|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][16]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][16]~regout\,
	datab => \breg|XREGS[25][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux15~2_combout\);

-- Location: LCCOMB_X60_Y27_N6
\breg|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux15~2_combout\ & (\breg|XREGS[29][16]~regout\)) # (!\breg|Mux15~2_combout\ & ((\breg|XREGS[21][16]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][16]~regout\,
	datab => \breg|XREGS[21][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux15~2_combout\,
	combout => \breg|Mux15~3_combout\);

-- Location: LCCOMB_X63_Y31_N12
\breg|XREGS[26][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[26][16]~feeder_combout\);

-- Location: LCFF_X63_Y31_N13
\breg|XREGS[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][16]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][16]~regout\);

-- Location: LCFF_X62_Y30_N11
\breg|XREGS[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux15~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][16]~regout\);

-- Location: LCCOMB_X63_Y30_N26
\breg|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][16]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][16]~regout\,
	datab => \breg|XREGS[18][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux15~4_combout\);

-- Location: LCCOMB_X63_Y30_N24
\breg|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux15~4_combout\ & (\breg|XREGS[30][16]~regout\)) # (!\breg|Mux15~4_combout\ & ((\breg|XREGS[26][16]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][16]~regout\,
	datab => \breg|XREGS[26][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux15~4_combout\,
	combout => \breg|Mux15~5_combout\);

-- Location: LCCOMB_X61_Y32_N14
\breg|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][16]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][16]~regout\,
	datab => \breg|XREGS[24][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux15~6_combout\);

-- Location: LCCOMB_X61_Y32_N30
\breg|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~7_combout\ = (\breg|Mux15~6_combout\ & (((\breg|XREGS[28][16]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|Mux15~6_combout\ & (\breg|XREGS[20][16]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][16]~regout\,
	datab => \breg|XREGS[28][16]~regout\,
	datac => \breg|Mux15~6_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux15~7_combout\);

-- Location: LCCOMB_X60_Y32_N24
\breg|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|Mux15~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux15~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux15~5_combout\,
	datad => \breg|Mux15~7_combout\,
	combout => \breg|Mux15~8_combout\);

-- Location: LCCOMB_X50_Y27_N14
\breg|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[23][16]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[19][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[23][16]~regout\,
	datac => \breg|XREGS[19][16]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux15~9_combout\);

-- Location: LCCOMB_X50_Y27_N0
\breg|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~10_combout\ = (\breg|Mux15~9_combout\ & (((\breg|XREGS[31][16]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|Mux15~9_combout\ & (\breg|XREGS[27][16]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][16]~regout\,
	datab => \breg|XREGS[31][16]~regout\,
	datac => \breg|Mux15~9_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux15~10_combout\);

-- Location: LCCOMB_X60_Y32_N22
\breg|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux15~8_combout\ & ((\breg|Mux15~10_combout\))) # (!\breg|Mux15~8_combout\ & (\breg|Mux15~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|Mux15~3_combout\,
	datac => \breg|Mux15~8_combout\,
	datad => \breg|Mux15~10_combout\,
	combout => \breg|Mux15~11_combout\);

-- Location: LCCOMB_X60_Y32_N4
\breg|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~16_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\) # ((\breg|Mux15~11_combout\)))) # (!\breg|Mux24~0_combout\ & (!\breg|Mux24~1_combout\ & (\breg|Mux15~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux15~15_combout\,
	datad => \breg|Mux15~11_combout\,
	combout => \breg|Mux15~16_combout\);

-- Location: LCCOMB_X57_Y25_N6
\breg|XREGS[11][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][16]~feeder_combout\ = \Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux15~1_combout\,
	combout => \breg|XREGS[11][16]~feeder_combout\);

-- Location: LCFF_X57_Y25_N7
\breg|XREGS[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][16]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][16]~regout\);

-- Location: LCCOMB_X60_Y32_N20
\breg|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][16]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][16]~regout\,
	datab => \breg|XREGS[9][16]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux15~0_combout\);

-- Location: LCCOMB_X60_Y32_N18
\breg|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~1_combout\ = (\breg|Mux15~0_combout\ & (((\breg|XREGS[11][16]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux15~0_combout\ & (\breg|XREGS[10][16]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][16]~regout\,
	datab => \breg|XREGS[11][16]~regout\,
	datac => \breg|Mux15~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux15~1_combout\);

-- Location: LCCOMB_X60_Y32_N30
\breg|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux15~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux15~16_combout\ & (\breg|Mux15~18_combout\)) # (!\breg|Mux15~16_combout\ & ((\breg|Mux15~1_combout\))))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux15~18_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux15~16_combout\,
	datad => \breg|Mux15~1_combout\,
	combout => \breg|Mux15~19_combout\);

-- Location: LCCOMB_X60_Y36_N16
\ula|ShiftRight1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~22_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux13~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datac => \breg|Mux15~19_combout\,
	datad => \breg|Mux13~19_combout\,
	combout => \ula|ShiftRight1~22_combout\);

-- Location: LCCOMB_X59_Y36_N16
\ula|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~37_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftRight1~22_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftRight0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight1~22_combout\,
	datad => \ula|ShiftRight0~21_combout\,
	combout => \ula|ShiftRight0~37_combout\);

-- Location: LCCOMB_X56_Y38_N4
\ula|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~23_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux18~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux20~19_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \breg|Mux18~19_combout\,
	combout => \ula|ShiftRight0~23_combout\);

-- Location: LCCOMB_X57_Y38_N12
\ula|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~38_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftRight1~31_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftRight0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight0~23_combout\,
	datad => \ula|ShiftRight1~31_combout\,
	combout => \ula|ShiftRight0~38_combout\);

-- Location: LCCOMB_X58_Y36_N0
\ula|ShiftRight1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~55_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftRight0~37_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ula|ShiftRight0~37_combout\,
	datad => \ula|ShiftRight0~38_combout\,
	combout => \ula|ShiftRight1~55_combout\);

-- Location: LCCOMB_X54_Y35_N26
\ula|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~0_combout\ = (\ula|ShiftLeft0~9_combout\ & (\ula|Selector31~11_combout\ & (!\ulaB[3]~5_combout\ & \ula|ShiftRight1~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~9_combout\,
	datab => \ula|Selector31~11_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ula|ShiftRight1~55_combout\,
	combout => \ula|Selector20~0_combout\);

-- Location: LCCOMB_X59_Y35_N14
\ula|ShiftLeft0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~98_combout\ = (!\ulaB[0]~26_combout\ & ((\contr|Mux7~1_combout\ & (!\gerador_imm|Selector29~0_combout\)) # (!\contr|Mux7~1_combout\ & ((!\breg|Mux62~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector29~0_combout\,
	datab => \contr|Mux7~1_combout\,
	datac => \breg|Mux62~25_combout\,
	datad => \ulaB[0]~26_combout\,
	combout => \ula|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X58_Y35_N24
\ula|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~39_combout\ = (\ulaB[2]~2_combout\ & (\breg|Mux0~19_combout\ & (\ula|ShiftLeft0~98_combout\))) # (!\ulaB[2]~2_combout\ & (((\ula|ShiftRight0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux0~19_combout\,
	datab => \ula|ShiftLeft0~98_combout\,
	datac => \ulaB[2]~2_combout\,
	datad => \ula|ShiftRight0~35_combout\,
	combout => \ula|ShiftRight0~39_combout\);

-- Location: LCCOMB_X56_Y35_N24
\ula|Selector20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~2_combout\ = (!\ulaB[3]~5_combout\ & (\ula|ShiftRight0~39_combout\ & \ula|Selector29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula|ShiftRight0~39_combout\,
	datad => \ula|Selector29~9_combout\,
	combout => \ula|Selector20~2_combout\);

-- Location: LCCOMB_X54_Y35_N12
\ula|Selector20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~4_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~22_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~22_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~22_combout\,
	datad => \ula|Add0~22_combout\,
	combout => \ula|Selector20~4_combout\);

-- Location: LCCOMB_X54_Y35_N2
\ula|Selector20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~5_combout\ = (\ula|Selector20~4_combout\) # ((\breg|Mux20~19_combout\ & (\ula_cnt|opcode.AND_OP~combout\ & \ulaB[11]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux20~19_combout\,
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \ulaB[11]~6_combout\,
	datad => \ula|Selector20~4_combout\,
	combout => \ula|Selector20~5_combout\);

-- Location: LCCOMB_X54_Y35_N8
\ula|Selector20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~6_combout\ = (\ula|Selector20~3_combout\) # ((\ula|Selector17~0_combout\) # ((\ula|Selector20~2_combout\) # (\ula|Selector20~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector20~3_combout\,
	datab => \ula|Selector17~0_combout\,
	datac => \ula|Selector20~2_combout\,
	datad => \ula|Selector20~5_combout\,
	combout => \ula|Selector20~6_combout\);

-- Location: LCCOMB_X58_Y36_N8
\ula|Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~1_combout\ = (\ula|Selector17~4_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight0~32_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~32_combout\,
	datab => \ula|Selector17~4_combout\,
	datac => \ula|ShiftRight0~33_combout\,
	datad => \ulaB[2]~2_combout\,
	combout => \ula|Selector20~1_combout\);

-- Location: LCCOMB_X54_Y35_N28
\ula|Selector20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector20~8_combout\ = (\ula|Selector20~7_combout\) # ((\ula|Selector20~0_combout\) # ((\ula|Selector20~6_combout\) # (\ula|Selector20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector20~7_combout\,
	datab => \ula|Selector20~0_combout\,
	datac => \ula|Selector20~6_combout\,
	datad => \ula|Selector20~1_combout\,
	combout => \ula|Selector20~8_combout\);

-- Location: LCCOMB_X51_Y35_N28
\Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(11))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector20~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(11),
	datab => \contr|Mux4~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector20~8_combout\,
	combout => \Mux20~0_combout\);

-- Location: LCCOMB_X51_Y35_N20
\Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux20~0_combout\ & ((\pcOld[11]~18_combout\))) # (!\Mux20~0_combout\ & (\gerador_imm|Selector19~1_combout\)))) # (!\contr|Mux4~1_combout\ & (((\Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector19~1_combout\,
	datab => \pcOld[11]~18_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \Mux20~0_combout\,
	combout => \Mux20~1_combout\);

-- Location: LCFF_X48_Y29_N23
\breg|XREGS[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[13][11]~regout\);

-- Location: LCFF_X48_Y29_N21
\breg|XREGS[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][11]~regout\);

-- Location: LCCOMB_X48_Y31_N18
\breg|Mux52~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|XREGS[14][11]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[12][11]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][11]~regout\,
	datab => \breg|XREGS[14][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux52~17_combout\);

-- Location: LCCOMB_X52_Y34_N0
\breg|Mux52~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux52~17_combout\ & (\breg|XREGS[15][11]~regout\)) # (!\breg|Mux52~17_combout\ & ((\breg|XREGS[13][11]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux52~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][11]~regout\,
	datab => \breg|XREGS[13][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux52~17_combout\,
	combout => \breg|Mux52~18_combout\);

-- Location: LCCOMB_X52_Y32_N14
\breg|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|XREGS[24][11]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[16][11]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][11]~regout\,
	datab => \breg|XREGS[24][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux52~4_combout\);

-- Location: LCCOMB_X52_Y32_N4
\breg|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~5_combout\ = (\breg|Mux52~4_combout\ & ((\breg|XREGS[28][11]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux52~4_combout\ & (((\breg|XREGS[20][11]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][11]~regout\,
	datab => \breg|XREGS[20][11]~regout\,
	datac => \breg|Mux52~4_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux52~5_combout\);

-- Location: LCCOMB_X51_Y28_N0
\breg|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|XREGS[22][11]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[18][11]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[18][11]~regout\,
	datab => \breg|XREGS[22][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux52~2_combout\);

-- Location: LCCOMB_X51_Y28_N2
\breg|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux52~2_combout\ & ((\breg|XREGS[30][11]~regout\))) # (!\breg|Mux52~2_combout\ & (\breg|XREGS[26][11]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][11]~regout\,
	datab => \breg|XREGS[30][11]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux52~2_combout\,
	combout => \breg|Mux52~3_combout\);

-- Location: LCCOMB_X51_Y34_N0
\breg|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|Mux52~3_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|Mux52~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux52~5_combout\,
	datad => \breg|Mux52~3_combout\,
	combout => \breg|Mux52~6_combout\);

-- Location: LCFF_X59_Y26_N5
\breg|XREGS[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][11]~regout\);

-- Location: LCCOMB_X49_Y35_N16
\breg|XREGS[25][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[25][11]~feeder_combout\);

-- Location: LCFF_X49_Y35_N17
\breg|XREGS[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][11]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][11]~regout\);

-- Location: LCCOMB_X50_Y34_N12
\breg|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|XREGS[25][11]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (\breg|XREGS[17][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[17][11]~regout\,
	datac => \breg|XREGS[25][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux52~0_combout\);

-- Location: LCCOMB_X50_Y34_N6
\breg|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux52~0_combout\ & ((\breg|XREGS[29][11]~regout\))) # (!\breg|Mux52~0_combout\ & (\breg|XREGS[21][11]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[21][11]~regout\,
	datac => \breg|XREGS[29][11]~regout\,
	datad => \breg|Mux52~0_combout\,
	combout => \breg|Mux52~1_combout\);

-- Location: LCFF_X52_Y26_N5
\breg|XREGS[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][11]~regout\);

-- Location: LCCOMB_X48_Y28_N18
\breg|XREGS[23][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[23][11]~feeder_combout\ = \Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux20~1_combout\,
	combout => \breg|XREGS[23][11]~feeder_combout\);

-- Location: LCFF_X48_Y28_N19
\breg|XREGS[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[23][11]~feeder_combout\,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][11]~regout\);

-- Location: LCFF_X52_Y26_N23
\breg|XREGS[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][11]~regout\);

-- Location: LCCOMB_X52_Y26_N22
\breg|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][11]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][11]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[23][11]~regout\,
	datac => \breg|XREGS[19][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux52~7_combout\);

-- Location: LCCOMB_X52_Y26_N4
\breg|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux52~7_combout\ & ((\breg|XREGS[31][11]~regout\))) # (!\breg|Mux52~7_combout\ & (\breg|XREGS[27][11]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[31][11]~regout\,
	datad => \breg|Mux52~7_combout\,
	combout => \breg|Mux52~8_combout\);

-- Location: LCCOMB_X51_Y34_N30
\breg|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux52~6_combout\ & ((\breg|Mux52~8_combout\))) # (!\breg|Mux52~6_combout\ & (\breg|Mux52~1_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|Mux52~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Mux52~6_combout\,
	datac => \breg|Mux52~1_combout\,
	datad => \breg|Mux52~8_combout\,
	combout => \breg|Mux52~9_combout\);

-- Location: LCFF_X58_Y29_N31
\breg|XREGS[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux20~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][11]~regout\);

-- Location: LCCOMB_X58_Y29_N30
\breg|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[6][11]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[4][11]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][11]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux52~12_combout\);

-- Location: LCCOMB_X59_Y30_N18
\breg|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux52~12_combout\ & ((\breg|XREGS[7][11]~regout\))) # (!\breg|Mux52~12_combout\ & (\breg|XREGS[5][11]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][11]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[7][11]~regout\,
	datad => \breg|Mux52~12_combout\,
	combout => \breg|Mux52~13_combout\);

-- Location: LCCOMB_X56_Y28_N0
\breg|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux52~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][11]~regout\)))) # (!\breg|Mux58~7_combout\ & (((\breg|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|XREGS[1][11]~regout\,
	datac => \breg|Mux58~8_combout\,
	datad => \breg|Mux52~13_combout\,
	combout => \breg|Mux52~14_combout\);

-- Location: LCCOMB_X52_Y30_N4
\breg|Mux52~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux52~14_combout\ & (\breg|XREGS[3][11]~regout\)) # (!\breg|Mux52~14_combout\ & ((\breg|XREGS[2][11]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux52~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[3][11]~regout\,
	datac => \breg|XREGS[2][11]~regout\,
	datad => \breg|Mux52~14_combout\,
	combout => \breg|Mux52~15_combout\);

-- Location: LCCOMB_X52_Y34_N10
\breg|Mux52~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~16_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux52~11_combout\) # ((\breg|Mux58~5_combout\)))) # (!\breg|Mux58~4_combout\ & (((!\breg|Mux58~5_combout\ & \breg|Mux52~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux52~11_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux58~5_combout\,
	datad => \breg|Mux52~15_combout\,
	combout => \breg|Mux52~16_combout\);

-- Location: LCCOMB_X52_Y34_N2
\breg|Mux52~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux52~19_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux52~16_combout\ & (\breg|Mux52~18_combout\)) # (!\breg|Mux52~16_combout\ & ((\breg|Mux52~9_combout\))))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux52~18_combout\,
	datac => \breg|Mux52~9_combout\,
	datad => \breg|Mux52~16_combout\,
	combout => \breg|Mux52~19_combout\);

-- Location: LCCOMB_X58_Y39_N30
\ula|Selector9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~3_combout\ = (\ula|Selector14~0_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~60_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ula|ShiftLeft0~60_combout\,
	datac => \ula|ShiftLeft0~72_combout\,
	datad => \ula|Selector14~0_combout\,
	combout => \ula|Selector9~3_combout\);

-- Location: LCCOMB_X59_Y39_N30
\ula|Selector9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~4_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & (((\breg|Mux9~19_combout\) # (\ulaB[22]~16_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux9~19_combout\ $ (\ulaB[22]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.XOR_OP~combout\,
	datab => \breg|Mux9~19_combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ulaB[22]~16_combout\,
	combout => \ula|Selector9~4_combout\);

-- Location: LCCOMB_X60_Y35_N10
\ula|Selector9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~5_combout\ = (\ula|Add1~44_combout\ & ((\ula_cnt|opcode.SUB_OP~combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~44_combout\)))) # (!\ula|Add1~44_combout\ & (((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add1~44_combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula_cnt|opcode.ADD_OP~combout\,
	datad => \ula|Add0~44_combout\,
	combout => \ula|Selector9~5_combout\);

-- Location: LCCOMB_X57_Y39_N12
\ula|Selector9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~6_combout\ = (\ula|Selector9~5_combout\) # ((\ulaB[22]~16_combout\ & (\ula_cnt|opcode.AND_OP~combout\ & \breg|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[22]~16_combout\,
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \breg|Mux9~19_combout\,
	datad => \ula|Selector9~5_combout\,
	combout => \ula|Selector9~6_combout\);

-- Location: LCCOMB_X57_Y39_N2
\ula|Selector9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~7_combout\ = (\ula|Selector9~3_combout\) # ((\ula|Selector9~4_combout\) # (\ula|Selector9~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Selector9~3_combout\,
	datac => \ula|Selector9~4_combout\,
	datad => \ula|Selector9~6_combout\,
	combout => \ula|Selector9~7_combout\);

-- Location: LCCOMB_X57_Y39_N28
\ula|Selector9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector9~8_combout\ = (\ula|Selector9~2_combout\) # ((\ula|Selector9~7_combout\) # ((\ula|Selector8~1_combout\ & \ula|Selector9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector9~2_combout\,
	datab => \ula|Selector8~1_combout\,
	datac => \ula|Selector9~0_combout\,
	datad => \ula|Selector9~7_combout\,
	combout => \ula|Selector9~8_combout\);

-- Location: LCCOMB_X57_Y39_N6
\Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (\contr|Mux5~3_combout\ & (\contr|Mux4~1_combout\)) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector8~1_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector9~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector8~1_combout\,
	datad => \ula|Selector9~8_combout\,
	combout => \Mux9~0_combout\);

-- Location: LCCOMB_X57_Y39_N20
\Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux9~0_combout\ & ((\pcOld[22]~40_combout\))) # (!\Mux9~0_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(22))))) # (!\contr|Mux5~3_combout\ & (((\Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(22),
	datac => \pcOld[22]~40_combout\,
	datad => \Mux9~0_combout\,
	combout => \Mux9~1_combout\);

-- Location: LCCOMB_X53_Y25_N10
\breg|XREGS[11][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[11][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[11][22]~feeder_combout\);

-- Location: LCFF_X53_Y25_N11
\breg|XREGS[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[11][22]~feeder_combout\,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][22]~regout\);

-- Location: LCCOMB_X54_Y29_N2
\breg|XREGS[8][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[8][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[8][22]~feeder_combout\);

-- Location: LCFF_X54_Y29_N3
\breg|XREGS[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[8][22]~feeder_combout\,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][22]~regout\);

-- Location: LCCOMB_X54_Y29_N0
\breg|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (\breg|XREGS[9][22]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|XREGS[8][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|XREGS[8][22]~regout\,
	combout => \breg|Mux9~0_combout\);

-- Location: LCCOMB_X54_Y29_N22
\breg|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux9~0_combout\ & ((\breg|XREGS[11][22]~regout\))) # (!\breg|Mux9~0_combout\ & (\breg|XREGS[10][22]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[11][22]~regout\,
	datad => \breg|Mux9~0_combout\,
	combout => \breg|Mux9~1_combout\);

-- Location: LCFF_X58_Y27_N31
\breg|XREGS[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][22]~regout\);

-- Location: LCFF_X58_Y27_N13
\breg|XREGS[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][22]~regout\);

-- Location: LCCOMB_X58_Y27_N12
\breg|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[24][22]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[24][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux9~6_combout\);

-- Location: LCCOMB_X58_Y27_N30
\breg|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux9~6_combout\ & (\breg|XREGS[28][22]~regout\)) # (!\breg|Mux9~6_combout\ & ((\breg|XREGS[20][22]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[20][22]~regout\,
	datad => \breg|Mux9~6_combout\,
	combout => \breg|Mux9~7_combout\);

-- Location: LCFF_X61_Y35_N29
\breg|XREGS[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][22]~regout\);

-- Location: LCFF_X62_Y30_N29
\breg|XREGS[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][22]~regout\);

-- Location: LCFF_X61_Y31_N15
\breg|XREGS[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][22]~regout\);

-- Location: LCCOMB_X61_Y31_N14
\breg|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][22]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[22][22]~regout\,
	datac => \breg|XREGS[18][22]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux9~4_combout\);

-- Location: LCCOMB_X62_Y31_N30
\breg|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux9~4_combout\ & (\breg|XREGS[30][22]~regout\)) # (!\breg|Mux9~4_combout\ & ((\breg|XREGS[26][22]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[26][22]~regout\,
	datad => \breg|Mux9~4_combout\,
	combout => \breg|Mux9~5_combout\);

-- Location: LCCOMB_X54_Y29_N16
\breg|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\mem_i|altsyncram_component|auto_generated|q_a\(16))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|Mux9~5_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|Mux9~7_combout\,
	datad => \breg|Mux9~5_combout\,
	combout => \breg|Mux9~8_combout\);

-- Location: LCFF_X59_Y34_N19
\breg|XREGS[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux9~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][22]~regout\);

-- Location: LCCOMB_X49_Y26_N22
\breg|XREGS[25][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[25][22]~feeder_combout\ = \Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux9~1_combout\,
	combout => \breg|XREGS[25][22]~feeder_combout\);

-- Location: LCFF_X49_Y26_N23
\breg|XREGS[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[25][22]~feeder_combout\,
	ena => \breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[25][22]~regout\);

-- Location: LCCOMB_X53_Y26_N2
\breg|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[25][22]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[17][22]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][22]~regout\,
	datab => \breg|XREGS[25][22]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux9~2_combout\);

-- Location: LCCOMB_X53_Y26_N16
\breg|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux9~2_combout\ & ((\breg|XREGS[29][22]~regout\))) # (!\breg|Mux9~2_combout\ & (\breg|XREGS[21][22]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][22]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[29][22]~regout\,
	datad => \breg|Mux9~2_combout\,
	combout => \breg|Mux9~3_combout\);

-- Location: LCCOMB_X54_Y29_N14
\breg|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux9~8_combout\ & (\breg|Mux9~10_combout\)) # (!\breg|Mux9~8_combout\ & ((\breg|Mux9~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux9~10_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux9~8_combout\,
	datad => \breg|Mux9~3_combout\,
	combout => \breg|Mux9~11_combout\);

-- Location: LCCOMB_X54_Y29_N24
\breg|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~16_combout\ = (\breg|Mux24~1_combout\ & (((\breg|Mux24~0_combout\)))) # (!\breg|Mux24~1_combout\ & ((\breg|Mux24~0_combout\ & ((\breg|Mux9~11_combout\))) # (!\breg|Mux24~0_combout\ & (\breg|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux9~15_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux9~11_combout\,
	datad => \breg|Mux24~0_combout\,
	combout => \breg|Mux9~16_combout\);

-- Location: LCCOMB_X54_Y29_N6
\breg|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux9~19_combout\ = (\breg|Mux9~16_combout\ & ((\breg|Mux9~18_combout\) # ((!\breg|Mux24~1_combout\)))) # (!\breg|Mux9~16_combout\ & (((\breg|Mux9~1_combout\ & \breg|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux9~18_combout\,
	datab => \breg|Mux9~1_combout\,
	datac => \breg|Mux9~16_combout\,
	datad => \breg|Mux24~1_combout\,
	combout => \breg|Mux9~19_combout\);

-- Location: LCCOMB_X58_Y32_N4
\ula|ShiftRight0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~11_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux7~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux7~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datad => \breg|Mux9~19_combout\,
	combout => \ula|ShiftRight0~11_combout\);

-- Location: LCCOMB_X58_Y32_N2
\ula|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~26_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftRight0~25_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftRight0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~25_combout\,
	datab => \ula|ShiftRight0~11_combout\,
	datad => \ulaB[0]~26_combout\,
	combout => \ula|ShiftRight0~26_combout\);

-- Location: LCCOMB_X58_Y39_N2
\ula|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~0_combout\ = (\ula|Selector17~4_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight0~26_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ula|ShiftRight0~26_combout\,
	datac => \ula|ShiftRight0~28_combout\,
	datad => \ula|Selector17~4_combout\,
	combout => \ula|Selector21~0_combout\);

-- Location: LCCOMB_X54_Y39_N22
\ula|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~1_combout\ = (!\ulaB[3]~5_combout\ & (\ula|ShiftRight0~31_combout\ & \ula|Selector29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight0~31_combout\,
	datad => \ula|Selector29~9_combout\,
	combout => \ula|Selector21~1_combout\);

-- Location: LCCOMB_X58_Y39_N18
\ula|Selector21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~6_combout\ = (\ula|Selector29~2_combout\ & ((\ula|ShiftLeft0~37_combout\) # ((\ula|Selector5~0_combout\ & \ula|Selector17~2_combout\)))) # (!\ula|Selector29~2_combout\ & (\ula|Selector5~0_combout\ & ((\ula|Selector17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector29~2_combout\,
	datab => \ula|Selector5~0_combout\,
	datac => \ula|ShiftLeft0~37_combout\,
	datad => \ula|Selector17~2_combout\,
	combout => \ula|Selector21~6_combout\);

-- Location: LCCOMB_X54_Y39_N24
\ula|Selector21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~4_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula_cnt|opcode.ADD_OP~combout\,
	datad => \ula|Add0~20_combout\,
	combout => \ula|Selector21~4_combout\);

-- Location: LCCOMB_X60_Y35_N6
\ula|Selector21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~2_combout\ = (\ulaB[10]~0_combout\ & ((\breg|Mux21~19_combout\ & (\ula_cnt|opcode.AND_OP~combout\)) # (!\breg|Mux21~19_combout\ & ((\ula_cnt|opcode.XOR_OP~combout\))))) # (!\ulaB[10]~0_combout\ & (\breg|Mux21~19_combout\ & 
-- ((\ula_cnt|opcode.XOR_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[10]~0_combout\,
	datab => \breg|Mux21~19_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector21~2_combout\);

-- Location: LCCOMB_X60_Y35_N8
\ula|Selector21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~3_combout\ = (\ulaB[10]~0_combout\ & ((\ula_cnt|opcode.OR_OP~combout\) # ((\ula|Selector21~2_combout\)))) # (!\ulaB[10]~0_combout\ & (\breg|Mux21~19_combout\ & ((\ula_cnt|opcode.OR_OP~combout\) # (\ula|Selector21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[10]~0_combout\,
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datac => \breg|Mux21~19_combout\,
	datad => \ula|Selector21~2_combout\,
	combout => \ula|Selector21~3_combout\);

-- Location: LCCOMB_X54_Y39_N30
\ula|Selector21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~5_combout\ = (\ula|Selector21~4_combout\) # ((\ula|Selector21~3_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula|Add1~20_combout\,
	datac => \ula|Selector21~4_combout\,
	datad => \ula|Selector21~3_combout\,
	combout => \ula|Selector21~5_combout\);

-- Location: LCCOMB_X54_Y39_N28
\ula|Selector21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~7_combout\ = (\ula|Selector17~0_combout\) # ((\ula|Selector21~1_combout\) # ((\ula|Selector21~6_combout\) # (\ula|Selector21~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~0_combout\,
	datab => \ula|Selector21~1_combout\,
	datac => \ula|Selector21~6_combout\,
	datad => \ula|Selector21~5_combout\,
	combout => \ula|Selector21~7_combout\);

-- Location: LCCOMB_X54_Y39_N26
\ula|Selector21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector21~8_combout\ = (\ula|Selector21~0_combout\) # ((\ula|Selector21~7_combout\) # ((\ula|ShiftRight1~48_combout\ & !\ula|Selector17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~48_combout\,
	datab => \ula|Selector17~3_combout\,
	datac => \ula|Selector21~0_combout\,
	datad => \ula|Selector21~7_combout\,
	combout => \ula|Selector21~8_combout\);

-- Location: LCCOMB_X52_Y38_N16
\Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~10_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[10]~18_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[10]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datac => \pcBranch[10]~20_combout\,
	datad => \pcJalr[10]~18_combout\,
	combout => \Add2~10_combout\);

-- Location: LCFF_X51_Y38_N19
\PC[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[10]~46_combout\,
	sdata => \Add2~10_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(10));

-- Location: LCFF_X53_Y40_N19
\pcAux[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(10));

-- Location: LCCOMB_X54_Y39_N12
\Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = (\contr|Mux5~3_combout\ & (((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector20~0_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector21~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector20~0_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector21~8_combout\,
	combout => \Mux21~0_combout\);

-- Location: LCCOMB_X54_Y39_N8
\Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux21~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux21~0_combout\ & ((\pcOld[10]~16_combout\))) # (!\Mux21~0_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(10))))) # (!\contr|Mux5~3_combout\ & (((\Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(10),
	datab => \contr|Mux5~3_combout\,
	datac => \pcOld[10]~16_combout\,
	datad => \Mux21~0_combout\,
	combout => \Mux21~1_combout\);

-- Location: LCFF_X52_Y30_N15
\breg|XREGS[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][10]~regout\);

-- Location: LCCOMB_X51_Y29_N14
\breg|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[5][10]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[5][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux53~12_combout\);

-- Location: LCCOMB_X51_Y29_N28
\breg|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~13_combout\ = (\breg|Mux53~12_combout\ & (((\breg|XREGS[7][10]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|Mux53~12_combout\ & (\breg|XREGS[6][10]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][10]~regout\,
	datab => \breg|XREGS[7][10]~regout\,
	datac => \breg|Mux53~12_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux53~13_combout\);

-- Location: LCCOMB_X52_Y30_N28
\breg|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~14_combout\ = (\breg|Mux58~8_combout\ & (((\breg|Mux53~13_combout\) # (!\breg|Mux58~7_combout\)))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][10]~regout\ & (\breg|Mux58~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~8_combout\,
	datab => \breg|XREGS[1][10]~regout\,
	datac => \breg|Mux58~7_combout\,
	datad => \breg|Mux53~13_combout\,
	combout => \breg|Mux53~14_combout\);

-- Location: LCCOMB_X52_Y30_N14
\breg|Mux53~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux53~14_combout\ & ((\breg|XREGS[3][10]~regout\))) # (!\breg|Mux53~14_combout\ & (\breg|XREGS[2][10]~regout\)))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux53~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][10]~regout\,
	datab => \breg|Mux58~6_combout\,
	datac => \breg|XREGS[3][10]~regout\,
	datad => \breg|Mux53~14_combout\,
	combout => \breg|Mux53~15_combout\);

-- Location: LCCOMB_X58_Y30_N0
\breg|XREGS[30][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[30][10]~feeder_combout\ = \Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux21~1_combout\,
	combout => \breg|XREGS[30][10]~feeder_combout\);

-- Location: LCFF_X58_Y30_N1
\breg|XREGS[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[30][10]~feeder_combout\,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][10]~regout\);

-- Location: LCFF_X62_Y30_N1
\breg|XREGS[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][10]~regout\);

-- Location: LCCOMB_X62_Y30_N0
\breg|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[22][10]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[18][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[18][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux53~2_combout\);

-- Location: LCCOMB_X58_Y30_N18
\breg|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~3_combout\ = (\breg|Mux53~2_combout\ & (((\breg|XREGS[30][10]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux53~2_combout\ & (\breg|XREGS[26][10]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][10]~regout\,
	datab => \breg|XREGS[30][10]~regout\,
	datac => \breg|Mux53~2_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux53~3_combout\);

-- Location: LCFF_X53_Y26_N5
\breg|XREGS[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][10]~regout\);

-- Location: LCCOMB_X53_Y26_N14
\breg|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][10]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][10]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[23][10]~regout\,
	datac => \breg|XREGS[19][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux53~9_combout\);

-- Location: LCCOMB_X53_Y26_N0
\breg|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~10_combout\ = (\breg|Mux53~9_combout\ & (((\breg|XREGS[31][10]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux53~9_combout\ & (\breg|XREGS[27][10]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][10]~regout\,
	datab => \breg|XREGS[31][10]~regout\,
	datac => \breg|Mux53~9_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux53~10_combout\);

-- Location: LCCOMB_X57_Y26_N0
\breg|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][10]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][10]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][10]~regout\,
	datab => \breg|XREGS[16][10]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux53~6_combout\);

-- Location: LCCOMB_X57_Y26_N10
\breg|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux53~6_combout\ & (\breg|XREGS[28][10]~regout\)) # (!\breg|Mux53~6_combout\ & ((\breg|XREGS[20][10]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[28][10]~regout\,
	datac => \breg|XREGS[20][10]~regout\,
	datad => \breg|Mux53~6_combout\,
	combout => \breg|Mux53~7_combout\);

-- Location: LCFF_X51_Y32_N9
\breg|XREGS[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][10]~regout\);

-- Location: LCFF_X51_Y32_N27
\breg|XREGS[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][10]~regout\);

-- Location: LCCOMB_X51_Y32_N26
\breg|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][10]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[17][10]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux53~4_combout\);

-- Location: LCCOMB_X51_Y32_N8
\breg|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux53~4_combout\ & (\breg|XREGS[29][10]~regout\)) # (!\breg|Mux53~4_combout\ & ((\breg|XREGS[21][10]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\breg|Mux53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][10]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][10]~regout\,
	datad => \breg|Mux53~4_combout\,
	combout => \breg|Mux53~5_combout\);

-- Location: LCCOMB_X56_Y30_N0
\breg|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|Mux53~5_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux53~7_combout\,
	datad => \breg|Mux53~5_combout\,
	combout => \breg|Mux53~8_combout\);

-- Location: LCCOMB_X56_Y30_N22
\breg|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux53~8_combout\ & ((\breg|Mux53~10_combout\))) # (!\breg|Mux53~8_combout\ & (\breg|Mux53~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux53~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux53~3_combout\,
	datac => \breg|Mux53~10_combout\,
	datad => \breg|Mux53~8_combout\,
	combout => \breg|Mux53~11_combout\);

-- Location: LCCOMB_X56_Y30_N8
\breg|Mux53~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~16_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\) # ((\breg|Mux53~11_combout\)))) # (!\breg|Mux58~5_combout\ & (!\breg|Mux58~4_combout\ & (\breg|Mux53~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux53~15_combout\,
	datad => \breg|Mux53~11_combout\,
	combout => \breg|Mux53~16_combout\);

-- Location: LCFF_X51_Y26_N17
\breg|XREGS[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux21~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][10]~regout\);

-- Location: LCCOMB_X52_Y32_N20
\breg|Mux53~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[13][10]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[12][10]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][10]~regout\,
	datab => \breg|XREGS[12][10]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux53~17_combout\);

-- Location: LCCOMB_X56_Y30_N2
\breg|Mux53~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux53~17_combout\ & ((\breg|XREGS[15][10]~regout\))) # (!\breg|Mux53~17_combout\ & (\breg|XREGS[14][10]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[14][10]~regout\,
	datac => \breg|XREGS[15][10]~regout\,
	datad => \breg|Mux53~17_combout\,
	combout => \breg|Mux53~18_combout\);

-- Location: LCCOMB_X56_Y30_N24
\breg|Mux53~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux53~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux53~16_combout\ & ((\breg|Mux53~18_combout\))) # (!\breg|Mux53~16_combout\ & (\breg|Mux53~1_combout\)))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux53~1_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux53~16_combout\,
	datad => \breg|Mux53~18_combout\,
	combout => \breg|Mux53~19_combout\);

-- Location: LCCOMB_X58_Y35_N8
\Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(3)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((!\contr|Mux4~1_combout\ & \ula|Selector28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(3),
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector28~9_combout\,
	combout => \Mux28~0_combout\);

-- Location: LCCOMB_X58_Y35_N20
\Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux28~0_combout\ & (\pcOld[3]~2_combout\)) # (!\Mux28~0_combout\ & ((\gerador_imm|Selector27~0_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[3]~2_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector27~0_combout\,
	datad => \Mux28~0_combout\,
	combout => \Mux28~1_combout\);

-- Location: LCCOMB_X52_Y34_N8
\breg|XREGS[15][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[15][3]~feeder_combout\);

-- Location: LCFF_X52_Y34_N9
\breg|XREGS[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][3]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][3]~regout\);

-- Location: LCCOMB_X52_Y34_N30
\breg|Mux60~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~23_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[14][3]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[12][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|XREGS[14][3]~regout\,
	combout => \breg|Mux60~23_combout\);

-- Location: LCCOMB_X52_Y34_N26
\breg|Mux60~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~24_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux60~23_combout\ & ((\breg|XREGS[15][3]~regout\))) # (!\breg|Mux60~23_combout\ & (\breg|XREGS[13][3]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux60~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][3]~regout\,
	datab => \breg|XREGS[15][3]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux60~23_combout\,
	combout => \breg|Mux60~24_combout\);

-- Location: LCCOMB_X52_Y26_N16
\breg|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~12_combout\ = (\breg|Mux60~11_combout\ & (((\breg|XREGS[31][3]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux60~11_combout\ & (\breg|XREGS[27][3]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux60~11_combout\,
	datab => \breg|XREGS[27][3]~regout\,
	datac => \breg|XREGS[31][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux60~12_combout\);

-- Location: LCCOMB_X51_Y28_N8
\breg|XREGS[26][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[26][3]~feeder_combout\);

-- Location: LCFF_X51_Y28_N9
\breg|XREGS[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][3]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][3]~regout\);

-- Location: LCCOMB_X51_Y28_N14
\breg|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][3]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][3]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[18][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux60~6_combout\);

-- Location: LCCOMB_X51_Y28_N20
\breg|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~7_combout\ = (\breg|Mux60~6_combout\ & ((\breg|XREGS[30][3]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux60~6_combout\ & (((\breg|XREGS[26][3]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][3]~regout\,
	datab => \breg|XREGS[26][3]~regout\,
	datac => \breg|Mux60~6_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux60~7_combout\);

-- Location: LCFF_X52_Y35_N25
\breg|XREGS[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][3]~regout\);

-- Location: LCCOMB_X49_Y34_N4
\breg|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][3]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][3]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[24][3]~regout\,
	datac => \breg|XREGS[16][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux60~8_combout\);

-- Location: LCCOMB_X50_Y34_N14
\breg|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~9_combout\ = (\breg|Mux60~8_combout\ & ((\breg|XREGS[28][3]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|Mux60~8_combout\ & (((\breg|XREGS[20][3]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][3]~regout\,
	datab => \breg|XREGS[20][3]~regout\,
	datac => \breg|Mux60~8_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux60~9_combout\);

-- Location: LCCOMB_X51_Y34_N26
\breg|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|Mux60~7_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux60~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux60~7_combout\,
	datad => \breg|Mux60~9_combout\,
	combout => \breg|Mux60~10_combout\);

-- Location: LCCOMB_X52_Y34_N4
\breg|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux60~10_combout\ & ((\breg|Mux60~12_combout\))) # (!\breg|Mux60~10_combout\ & (\breg|Mux60~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux60~5_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux60~12_combout\,
	datad => \breg|Mux60~10_combout\,
	combout => \breg|Mux60~13_combout\);

-- Location: LCFF_X52_Y33_N5
\breg|XREGS[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][3]~regout\);

-- Location: LCCOMB_X52_Y33_N2
\breg|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~14_combout\ = (\breg|Mux58~7_combout\ & (\breg|XREGS[1][3]~regout\ & !\breg|Mux58~8_combout\)) # (!\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|XREGS[1][3]~regout\,
	datac => \breg|Mux58~7_combout\,
	datad => \breg|Mux58~8_combout\,
	combout => \breg|Mux60~14_combout\);

-- Location: LCCOMB_X54_Y30_N24
\breg|XREGS[5][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[5][3]~feeder_combout\ = \Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux28~1_combout\,
	combout => \breg|XREGS[5][3]~feeder_combout\);

-- Location: LCFF_X54_Y30_N25
\breg|XREGS[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[5][3]~feeder_combout\,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][3]~regout\);

-- Location: LCCOMB_X51_Y33_N8
\breg|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~15_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[7][3]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[5][3]~regout\ & \mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][3]~regout\,
	datab => \breg|XREGS[5][3]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux60~15_combout\);

-- Location: LCCOMB_X51_Y33_N26
\breg|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~16_combout\ = (\breg|Mux58~8_combout\ & ((\breg|XREGS[4][3]~regout\) # (\breg|Mux60~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|XREGS[4][3]~regout\,
	datac => \breg|Mux60~15_combout\,
	datad => \breg|Mux58~8_combout\,
	combout => \breg|Mux60~16_combout\);

-- Location: LCCOMB_X51_Y33_N28
\breg|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~17_combout\ = (\breg|Mux60~16_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux60~15_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[6][3]~regout\) # 
-- (!\breg|Mux60~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|XREGS[6][3]~regout\,
	datac => \breg|Mux60~15_combout\,
	datad => \breg|Mux60~16_combout\,
	combout => \breg|Mux60~17_combout\);

-- Location: LCCOMB_X51_Y33_N10
\breg|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~18_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux60~17_combout\ & ((\breg|XREGS[3][3]~regout\))) # (!\breg|Mux60~17_combout\ & (\breg|XREGS[2][3]~regout\)))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][3]~regout\,
	datab => \breg|XREGS[3][3]~regout\,
	datac => \breg|Mux58~6_combout\,
	datad => \breg|Mux60~17_combout\,
	combout => \breg|Mux60~18_combout\);

-- Location: LCFF_X58_Y35_N31
\breg|XREGS[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux28~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][3]~regout\);

-- Location: LCCOMB_X58_Y35_N30
\breg|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~19_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[9][3]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[9][3]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux60~19_combout\);

-- Location: LCCOMB_X52_Y27_N26
\breg|Mux60~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~20_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux60~19_combout\ & ((\breg|XREGS[11][3]~regout\))) # (!\breg|Mux60~19_combout\ & (\breg|XREGS[10][3]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux60~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][3]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[11][3]~regout\,
	datad => \breg|Mux60~19_combout\,
	combout => \breg|Mux60~20_combout\);

-- Location: LCCOMB_X53_Y30_N18
\breg|Mux60~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~26_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(24) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|Mux60~20_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datad => \breg|Mux60~20_combout\,
	combout => \breg|Mux60~26_combout\);

-- Location: LCCOMB_X53_Y30_N4
\breg|Mux60~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~22_combout\ = (\breg|Mux60~26_combout\ & ((\breg|Mux60~21_combout\) # ((!\breg|Mux60~14_combout\ & \breg|Mux60~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux60~21_combout\,
	datab => \breg|Mux60~14_combout\,
	datac => \breg|Mux60~18_combout\,
	datad => \breg|Mux60~26_combout\,
	combout => \breg|Mux60~22_combout\);

-- Location: LCCOMB_X52_Y34_N28
\breg|Mux60~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux60~25_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux60~22_combout\ & (\breg|Mux60~24_combout\)) # (!\breg|Mux60~22_combout\ & ((\breg|Mux60~13_combout\))))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux60~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux60~24_combout\,
	datac => \breg|Mux60~13_combout\,
	datad => \breg|Mux60~22_combout\,
	combout => \breg|Mux60~25_combout\);

-- Location: LCCOMB_X59_Y38_N28
\Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(9)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((!\contr|Mux4~1_combout\ & \ula|Selector22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(9),
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector22~6_combout\,
	combout => \Mux22~0_combout\);

-- Location: LCCOMB_X59_Y38_N16
\Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux22~0_combout\ & (\pcOld[9]~14_combout\)) # (!\Mux22~0_combout\ & ((\gerador_imm|Selector21~0_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[9]~14_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector21~0_combout\,
	datad => \Mux22~0_combout\,
	combout => \Mux22~1_combout\);

-- Location: LCFF_X59_Y28_N25
\breg|XREGS[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][9]~regout\);

-- Location: LCCOMB_X47_Y32_N28
\breg|Mux54~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~23_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[14][9]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[12][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][9]~regout\,
	datab => \breg|XREGS[12][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux54~23_combout\);

-- Location: LCCOMB_X47_Y32_N18
\breg|Mux54~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~24_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux54~23_combout\ & ((\breg|XREGS[15][9]~regout\))) # (!\breg|Mux54~23_combout\ & (\breg|XREGS[13][9]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux54~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][9]~regout\,
	datab => \breg|XREGS[15][9]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|Mux54~23_combout\,
	combout => \breg|Mux54~24_combout\);

-- Location: LCCOMB_X52_Y33_N20
\breg|Mux54~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~14_combout\ = (\breg|Mux58~7_combout\ & (\breg|XREGS[1][9]~regout\ & !\breg|Mux58~8_combout\)) # (!\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|XREGS[1][9]~regout\,
	datac => \breg|Mux58~7_combout\,
	datad => \breg|Mux58~8_combout\,
	combout => \breg|Mux54~14_combout\);

-- Location: LCFF_X58_Y31_N17
\breg|XREGS[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][9]~regout\);

-- Location: LCCOMB_X50_Y33_N12
\breg|Mux54~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~19_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[9][9]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[8][9]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[8][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux54~19_combout\);

-- Location: LCCOMB_X50_Y33_N28
\breg|Mux54~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~20_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux54~19_combout\ & ((\breg|XREGS[11][9]~regout\))) # (!\breg|Mux54~19_combout\ & (\breg|XREGS[10][9]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux54~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[11][9]~regout\,
	datad => \breg|Mux54~19_combout\,
	combout => \breg|Mux54~20_combout\);

-- Location: LCCOMB_X53_Y30_N14
\breg|Mux54~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~26_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(24) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|Mux54~20_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datad => \breg|Mux54~20_combout\,
	combout => \breg|Mux54~26_combout\);

-- Location: LCFF_X54_Y30_N17
\breg|XREGS[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][9]~regout\);

-- Location: LCFF_X50_Y29_N13
\breg|XREGS[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][9]~regout\);

-- Location: LCFF_X51_Y29_N9
\breg|XREGS[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux22~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][9]~regout\);

-- Location: LCCOMB_X51_Y29_N8
\breg|Mux54~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~15_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[7][9]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[5][9]~regout\ & \mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][9]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[5][9]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux54~15_combout\);

-- Location: LCCOMB_X51_Y29_N26
\breg|Mux54~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~16_combout\ = (\breg|Mux58~8_combout\ & ((\breg|XREGS[4][9]~regout\) # (\breg|Mux54~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][9]~regout\,
	datab => \breg|Mux58~8_combout\,
	datad => \breg|Mux54~15_combout\,
	combout => \breg|Mux54~16_combout\);

-- Location: LCCOMB_X50_Y29_N14
\breg|Mux54~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~17_combout\ = (\breg|Mux54~16_combout\ & ((\breg|Mux54~15_combout\ & ((\breg|XREGS[6][9]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(20)))) # (!\breg|Mux54~15_combout\ & 
-- ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux54~15_combout\,
	datab => \breg|XREGS[6][9]~regout\,
	datac => \breg|Mux54~16_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux54~17_combout\);

-- Location: LCCOMB_X54_Y30_N4
\breg|Mux54~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~18_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux54~17_combout\ & (\breg|XREGS[3][9]~regout\)) # (!\breg|Mux54~17_combout\ & ((\breg|XREGS[2][9]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux54~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[3][9]~regout\,
	datac => \breg|XREGS[2][9]~regout\,
	datad => \breg|Mux54~17_combout\,
	combout => \breg|Mux54~18_combout\);

-- Location: LCCOMB_X53_Y30_N28
\breg|Mux54~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~22_combout\ = (\breg|Mux54~26_combout\ & ((\breg|Mux54~21_combout\) # ((!\breg|Mux54~14_combout\ & \breg|Mux54~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux54~21_combout\,
	datab => \breg|Mux54~14_combout\,
	datac => \breg|Mux54~26_combout\,
	datad => \breg|Mux54~18_combout\,
	combout => \breg|Mux54~22_combout\);

-- Location: LCCOMB_X53_Y30_N10
\breg|Mux54~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux54~25_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux54~22_combout\ & ((\breg|Mux54~24_combout\))) # (!\breg|Mux54~22_combout\ & (\breg|Mux54~13_combout\)))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux54~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux54~13_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux54~24_combout\,
	datad => \breg|Mux54~22_combout\,
	combout => \breg|Mux54~25_combout\);

-- Location: LCCOMB_X54_Y34_N2
\ulaB[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[9]~1_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector21~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux54~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector21~0_combout\,
	datad => \breg|Mux54~25_combout\,
	combout => \ulaB[9]~1_combout\);

-- Location: LCCOMB_X57_Y34_N14
\ula|ShiftRight1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~4_combout\ = (!\ulaB[5]~27_combout\ & (!\ulaB[6]~28_combout\ & (!\ulaB[7]~31_combout\ & !\ulaB[8]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[5]~27_combout\,
	datab => \ulaB[6]~28_combout\,
	datac => \ulaB[7]~31_combout\,
	datad => \ulaB[8]~30_combout\,
	combout => \ula|ShiftRight1~4_combout\);

-- Location: LCCOMB_X57_Y34_N12
\ula|ShiftRight1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~5_combout\ = (!\ulaB[13]~9_combout\ & (!\ulaB[12]~7_combout\ & (!\ulaB[11]~6_combout\ & !\ulaB[14]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[13]~9_combout\,
	datab => \ulaB[12]~7_combout\,
	datac => \ulaB[11]~6_combout\,
	datad => \ulaB[14]~8_combout\,
	combout => \ula|ShiftRight1~5_combout\);

-- Location: LCCOMB_X57_Y34_N6
\ula|ShiftRight1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~6_combout\ = (!\ulaB[10]~0_combout\ & (!\ulaB[9]~1_combout\ & (\ula|ShiftRight1~4_combout\ & \ula|ShiftRight1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[10]~0_combout\,
	datab => \ulaB[9]~1_combout\,
	datac => \ula|ShiftRight1~4_combout\,
	datad => \ula|ShiftRight1~5_combout\,
	combout => \ula|ShiftRight1~6_combout\);

-- Location: LCCOMB_X57_Y34_N22
\ula|Selector14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector14~5_combout\ = (\ula|ShiftRight1~11_combout\ & (\ula_cnt|opcode.SRL_OP~combout\ & (!\ulaB[4]~4_combout\ & \ula|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~11_combout\,
	datab => \ula_cnt|opcode.SRL_OP~combout\,
	datac => \ulaB[4]~4_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector14~5_combout\);

-- Location: LCCOMB_X58_Y35_N12
\ula|ShiftRight1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~53_combout\ = (\ulaB[2]~2_combout\ & (\ulaB[3]~5_combout\ & \breg|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \breg|Mux0~19_combout\,
	combout => \ula|ShiftRight1~53_combout\);

-- Location: LCCOMB_X58_Y32_N12
\ula|ShiftRight1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~52_combout\ = (!\ulaB[3]~5_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight0~32_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ula|ShiftRight0~32_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ula|ShiftRight0~33_combout\,
	combout => \ula|ShiftRight1~52_combout\);

-- Location: LCCOMB_X58_Y37_N18
\ula|ShiftRight1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~54_combout\ = (\ula|ShiftRight1~53_combout\) # ((\ula|ShiftRight1~52_combout\) # ((\ula|ShiftRight0~35_combout\ & \ula|ShiftRight0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~35_combout\,
	datab => \ula|ShiftRight0~45_combout\,
	datac => \ula|ShiftRight1~53_combout\,
	datad => \ula|ShiftRight1~52_combout\,
	combout => \ula|ShiftRight1~54_combout\);

-- Location: LCCOMB_X57_Y37_N8
\ula|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~1_combout\ = (\ula|Selector28~7_combout\ & ((\ula|Selector2~3_combout\) # ((\ula|ShiftRight1~54_combout\ & !\ula|Selector2~4_combout\)))) # (!\ula|Selector28~7_combout\ & (\ula|ShiftRight1~54_combout\ & ((!\ula|Selector2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector28~7_combout\,
	datab => \ula|ShiftRight1~54_combout\,
	datac => \ula|Selector2~3_combout\,
	datad => \ula|Selector2~4_combout\,
	combout => \ula|Selector12~1_combout\);

-- Location: LCCOMB_X57_Y37_N14
\ula|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~2_combout\ = (\ula|Selector12~1_combout\) # ((\ula|Selector2~2_combout\) # ((\ula|ShiftLeft0~64_combout\ & \ula|Selector14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~64_combout\,
	datab => \ula|Selector14~0_combout\,
	datac => \ula|Selector12~1_combout\,
	datad => \ula|Selector2~2_combout\,
	combout => \ula|Selector12~2_combout\);

-- Location: LCCOMB_X57_Y36_N10
\ula|Selector12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~6_combout\ = (\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~23_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftLeft0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~23_combout\,
	datad => \ula|ShiftLeft0~39_combout\,
	combout => \ula|Selector12~6_combout\);

-- Location: LCCOMB_X57_Y37_N2
\ula|Selector12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~4_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~38_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~38_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add1~38_combout\,
	datad => \ula|Add0~38_combout\,
	combout => \ula|Selector12~4_combout\);

-- Location: LCCOMB_X57_Y37_N12
\ula|Selector12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~5_combout\ = (\ula|Selector12~4_combout\) # ((\ulaB[19]~14_combout\ & (\ula_cnt|opcode.AND_OP~combout\ & \breg|Mux12~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[19]~14_combout\,
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \breg|Mux12~19_combout\,
	datad => \ula|Selector12~4_combout\,
	combout => \ula|Selector12~5_combout\);

-- Location: LCCOMB_X57_Y37_N18
\ula|Selector12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~7_combout\ = (\ula|Selector12~3_combout\) # ((\ula|Selector12~5_combout\) # ((\ula|Selector8~1_combout\ & \ula|Selector12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector12~3_combout\,
	datab => \ula|Selector8~1_combout\,
	datac => \ula|Selector12~6_combout\,
	datad => \ula|Selector12~5_combout\,
	combout => \ula|Selector12~7_combout\);

-- Location: LCCOMB_X57_Y37_N28
\ula|Selector12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~8_combout\ = (\ula|Selector12~2_combout\) # ((\ula|Selector12~7_combout\) # ((\ula|Selector12~0_combout\ & \ula|Selector14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector12~0_combout\,
	datab => \ula|Selector14~5_combout\,
	datac => \ula|Selector12~2_combout\,
	datad => \ula|Selector12~7_combout\,
	combout => \ula|Selector12~8_combout\);

-- Location: LCCOMB_X57_Y37_N6
\Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (\contr|Mux4~1_combout\ & (((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & ((\contr|Mux5~3_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(19))) # (!\contr|Mux5~3_combout\ & ((\ula|Selector12~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_d|altsyncram_component|auto_generated|q_a\(19),
	datab => \contr|Mux4~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector12~8_combout\,
	combout => \Mux12~0_combout\);

-- Location: LCCOMB_X57_Y37_N26
\Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux12~0_combout\ & (\pcOld[19]~34_combout\)) # (!\Mux12~0_combout\ & ((\gerador_imm|Selector11~3_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[19]~34_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector11~3_combout\,
	datad => \Mux12~0_combout\,
	combout => \Mux12~1_combout\);

-- Location: LCFF_X63_Y32_N3
\breg|XREGS[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][19]~regout\);

-- Location: LCCOMB_X63_Y32_N2
\breg|Mux44~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[14][19]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[12][19]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[12][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux44~17_combout\);

-- Location: LCCOMB_X63_Y32_N8
\breg|Mux44~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~18_combout\ = (\breg|Mux44~17_combout\ & (((\breg|XREGS[15][19]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\breg|Mux44~17_combout\ & (\breg|XREGS[13][19]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][19]~regout\,
	datab => \breg|Mux44~17_combout\,
	datac => \breg|XREGS[15][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux44~18_combout\);

-- Location: LCCOMB_X59_Y29_N16
\breg|XREGS[1][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[1][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[1][19]~feeder_combout\);

-- Location: LCFF_X59_Y29_N17
\breg|XREGS[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[1][19]~feeder_combout\,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][19]~regout\);

-- Location: LCFF_X58_Y29_N3
\breg|XREGS[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux12~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][19]~regout\);

-- Location: LCCOMB_X58_Y29_N2
\breg|Mux44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|XREGS[6][19]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[4][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[4][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux44~12_combout\);

-- Location: LCCOMB_X58_Y29_N8
\breg|Mux44~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux44~12_combout\ & (\breg|XREGS[7][19]~regout\)) # (!\breg|Mux44~12_combout\ & ((\breg|XREGS[5][19]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\breg|Mux44~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[5][19]~regout\,
	datad => \breg|Mux44~12_combout\,
	combout => \breg|Mux44~13_combout\);

-- Location: LCCOMB_X59_Y29_N2
\breg|Mux44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux44~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][19]~regout\)))) # (!\breg|Mux58~7_combout\ & (\breg|Mux58~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|Mux58~8_combout\,
	datac => \breg|XREGS[1][19]~regout\,
	datad => \breg|Mux44~13_combout\,
	combout => \breg|Mux44~14_combout\);

-- Location: LCCOMB_X59_Y29_N10
\breg|XREGS[2][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[2][19]~feeder_combout\ = \Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux12~1_combout\,
	combout => \breg|XREGS[2][19]~feeder_combout\);

-- Location: LCFF_X59_Y29_N11
\breg|XREGS[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[2][19]~feeder_combout\,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][19]~regout\);

-- Location: LCCOMB_X59_Y29_N4
\breg|Mux44~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux44~14_combout\ & (\breg|XREGS[3][19]~regout\)) # (!\breg|Mux44~14_combout\ & ((\breg|XREGS[2][19]~regout\))))) # (!\breg|Mux58~6_combout\ & (\breg|Mux44~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|Mux44~14_combout\,
	datac => \breg|XREGS[3][19]~regout\,
	datad => \breg|XREGS[2][19]~regout\,
	combout => \breg|Mux44~15_combout\);

-- Location: LCCOMB_X47_Y29_N26
\breg|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][19]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[8][19]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux44~10_combout\);

-- Location: LCCOMB_X47_Y29_N20
\breg|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux44~10_combout\ & ((\breg|XREGS[11][19]~regout\))) # (!\breg|Mux44~10_combout\ & (\breg|XREGS[10][19]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux44~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[10][19]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[11][19]~regout\,
	datad => \breg|Mux44~10_combout\,
	combout => \breg|Mux44~11_combout\);

-- Location: LCCOMB_X59_Y29_N6
\breg|Mux44~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~16_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux58~5_combout\) # ((\breg|Mux44~11_combout\)))) # (!\breg|Mux58~4_combout\ & (!\breg|Mux58~5_combout\ & (\breg|Mux44~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~4_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux44~15_combout\,
	datad => \breg|Mux44~11_combout\,
	combout => \breg|Mux44~16_combout\);

-- Location: LCCOMB_X59_Y29_N12
\breg|Mux44~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux44~19_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux44~16_combout\ & ((\breg|Mux44~18_combout\))) # (!\breg|Mux44~16_combout\ & (\breg|Mux44~9_combout\)))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux44~9_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux44~18_combout\,
	datad => \breg|Mux44~16_combout\,
	combout => \breg|Mux44~19_combout\);

-- Location: LCCOMB_X58_Y33_N24
\ulaB[19]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[19]~14_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector11~3_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|Mux44~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \breg|Mux44~19_combout\,
	datad => \gerador_imm|Selector11~3_combout\,
	combout => \ulaB[19]~14_combout\);

-- Location: LCCOMB_X58_Y33_N2
\ula|ShiftRight1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~8_combout\ = (!\ulaB[22]~16_combout\ & (!\ulaB[19]~14_combout\ & (!\ulaB[20]~15_combout\ & !\ulaB[21]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[22]~16_combout\,
	datab => \ulaB[19]~14_combout\,
	datac => \ulaB[20]~15_combout\,
	datad => \ulaB[21]~17_combout\,
	combout => \ula|ShiftRight1~8_combout\);

-- Location: LCCOMB_X53_Y32_N22
\ula|ShiftRight1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~9_combout\ = (!\ulaB[26]~20_combout\ & (!\ulaB[24]~19_combout\ & (!\ulaB[23]~18_combout\ & !\ulaB[25]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[26]~20_combout\,
	datab => \ulaB[24]~19_combout\,
	datac => \ulaB[23]~18_combout\,
	datad => \ulaB[25]~21_combout\,
	combout => \ula|ShiftRight1~9_combout\);

-- Location: LCCOMB_X58_Y33_N0
\ula|ShiftRight1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~7_combout\ = (!\ulaB[17]~13_combout\ & (!\ulaB[18]~12_combout\ & (!\ulaB[15]~10_combout\ & !\ulaB[16]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[17]~13_combout\,
	datab => \ulaB[18]~12_combout\,
	datac => \ulaB[15]~10_combout\,
	datad => \ulaB[16]~11_combout\,
	combout => \ula|ShiftRight1~7_combout\);

-- Location: LCCOMB_X57_Y34_N10
\ula|ShiftRight1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~11_combout\ = (\ula|ShiftRight1~10_combout\ & (\ula|ShiftRight1~8_combout\ & (\ula|ShiftRight1~9_combout\ & \ula|ShiftRight1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~10_combout\,
	datab => \ula|ShiftRight1~8_combout\,
	datac => \ula|ShiftRight1~9_combout\,
	datad => \ula|ShiftRight1~7_combout\,
	combout => \ula|ShiftRight1~11_combout\);

-- Location: LCCOMB_X57_Y37_N0
\ula|Selector29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~2_combout\ = (\ula_cnt|opcode.SLL_OP~combout\ & (!\ulaB[4]~4_combout\ & (\ula|ShiftRight1~11_combout\ & \ula|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SLL_OP~combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula|ShiftRight1~11_combout\,
	datad => \ula|ShiftRight1~6_combout\,
	combout => \ula|Selector29~2_combout\);

-- Location: LCCOMB_X54_Y36_N22
\ula|Selector23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~6_combout\ = (\breg|Mux23~19_combout\ & ((\ula_cnt|opcode.XOR_OP~combout\) # (\ula_cnt|opcode.OR_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \breg|Mux23~19_combout\,
	combout => \ula|Selector23~6_combout\);

-- Location: LCCOMB_X56_Y34_N28
\ula|Selector23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~4_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~16_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~16_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~16_combout\,
	datad => \ula|Add1~16_combout\,
	combout => \ula|Selector23~4_combout\);

-- Location: LCCOMB_X56_Y34_N6
\ula|Selector23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~7_combout\ = (\ula|Selector23~4_combout\) # ((\ulaB[8]~30_combout\ & (\ula|Selector23~5_combout\)) # (!\ulaB[8]~30_combout\ & ((\ula|Selector23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector23~5_combout\,
	datab => \ulaB[8]~30_combout\,
	datac => \ula|Selector23~6_combout\,
	datad => \ula|Selector23~4_combout\,
	combout => \ula|Selector23~7_combout\);

-- Location: LCCOMB_X56_Y34_N16
\ula|Selector23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~8_combout\ = (\ula|Selector17~0_combout\) # ((\ula|Selector23~7_combout\) # ((\ula|ShiftLeft0~29_combout\ & \ula|Selector29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~29_combout\,
	datab => \ula|Selector29~2_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector23~7_combout\,
	combout => \ula|Selector23~8_combout\);

-- Location: LCCOMB_X56_Y34_N10
\ula|Selector23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~1_combout\ = (\ula|Selector17~1_combout\ & ((\ulaB[3]~5_combout\ & (\ula|Selector23~0_combout\)) # (!\ulaB[3]~5_combout\ & ((\ula|ShiftRight1~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector23~0_combout\,
	datab => \ula|ShiftRight1~36_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ula|Selector17~1_combout\,
	combout => \ula|Selector23~1_combout\);

-- Location: LCCOMB_X56_Y34_N26
\ula|Selector23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector23~9_combout\ = (\ula|Selector23~3_combout\) # ((\ula|Selector23~8_combout\) # (\ula|Selector23~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector23~3_combout\,
	datac => \ula|Selector23~8_combout\,
	datad => \ula|Selector23~1_combout\,
	combout => \ula|Selector23~9_combout\);

-- Location: LCCOMB_X51_Y35_N26
\Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = (\contr|Mux4~1_combout\ & ((\gerador_imm|Selector26~0_combout\) # ((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((!\contr|Mux5~3_combout\ & \ula|Selector27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector26~0_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector27~8_combout\,
	combout => \Mux27~0_combout\);

-- Location: LCCOMB_X50_Y33_N20
\Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux27~0_combout\ & (\pcOld[4]~4_combout\)) # (!\Mux27~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(4)))))) # (!\contr|Mux5~3_combout\ & (((\Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[4]~4_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(4),
	datad => \Mux27~0_combout\,
	combout => \Mux27~1_combout\);

-- Location: LCFF_X52_Y27_N31
\breg|XREGS[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[11][4]~regout\);

-- Location: LCCOMB_X49_Y27_N14
\breg|XREGS[10][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[10][4]~feeder_combout\);

-- Location: LCFF_X49_Y27_N15
\breg|XREGS[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][4]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][4]~regout\);

-- Location: LCCOMB_X52_Y27_N28
\breg|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|XREGS[10][4]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|XREGS[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][4]~regout\,
	datab => \breg|XREGS[10][4]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux59~0_combout\);

-- Location: LCCOMB_X52_Y27_N30
\breg|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux59~0_combout\ & ((\breg|XREGS[11][4]~regout\))) # (!\breg|Mux59~0_combout\ & (\breg|XREGS[9][4]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) 
-- & (((\breg|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[9][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[11][4]~regout\,
	datad => \breg|Mux59~0_combout\,
	combout => \breg|Mux59~1_combout\);

-- Location: LCCOMB_X47_Y28_N16
\breg|XREGS[19][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[19][4]~feeder_combout\ = \Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux27~1_combout\,
	combout => \breg|XREGS[19][4]~feeder_combout\);

-- Location: LCFF_X47_Y28_N17
\breg|XREGS[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[19][4]~feeder_combout\,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][4]~regout\);

-- Location: LCCOMB_X47_Y28_N10
\breg|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][4]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[19][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux59~9_combout\);

-- Location: LCCOMB_X47_Y28_N24
\breg|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux59~9_combout\ & ((\breg|XREGS[31][4]~regout\))) # (!\breg|Mux59~9_combout\ & (\breg|XREGS[27][4]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux59~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[31][4]~regout\,
	datad => \breg|Mux59~9_combout\,
	combout => \breg|Mux59~10_combout\);

-- Location: LCFF_X50_Y28_N3
\breg|XREGS[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][4]~regout\);

-- Location: LCCOMB_X50_Y28_N2
\breg|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~3_combout\ = (\breg|Mux59~2_combout\ & (((\breg|XREGS[30][4]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux59~2_combout\ & (\breg|XREGS[26][4]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux59~2_combout\,
	datab => \breg|XREGS[26][4]~regout\,
	datac => \breg|XREGS[30][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux59~3_combout\);

-- Location: LCCOMB_X51_Y32_N30
\breg|Mux59~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][4]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[17][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux59~4_combout\);

-- Location: LCCOMB_X51_Y32_N16
\breg|Mux59~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux59~4_combout\ & (\breg|XREGS[29][4]~regout\)) # (!\breg|Mux59~4_combout\ & ((\breg|XREGS[21][4]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[21][4]~regout\,
	datad => \breg|Mux59~4_combout\,
	combout => \breg|Mux59~5_combout\);

-- Location: LCFF_X54_Y31_N13
\breg|XREGS[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux27~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][4]~regout\);

-- Location: LCCOMB_X54_Y31_N12
\breg|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][4]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][4]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][4]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux59~6_combout\);

-- Location: LCCOMB_X60_Y31_N0
\breg|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux59~6_combout\ & (\breg|XREGS[28][4]~regout\)) # (!\breg|Mux59~6_combout\ & ((\breg|XREGS[20][4]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][4]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[20][4]~regout\,
	datad => \breg|Mux59~6_combout\,
	combout => \breg|Mux59~7_combout\);

-- Location: LCCOMB_X51_Y32_N12
\breg|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|Mux59~5_combout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux59~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux59~5_combout\,
	datad => \breg|Mux59~7_combout\,
	combout => \breg|Mux59~8_combout\);

-- Location: LCCOMB_X51_Y32_N18
\breg|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux59~8_combout\ & (\breg|Mux59~10_combout\)) # (!\breg|Mux59~8_combout\ & ((\breg|Mux59~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux59~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux59~10_combout\,
	datac => \breg|Mux59~3_combout\,
	datad => \breg|Mux59~8_combout\,
	combout => \breg|Mux59~11_combout\);

-- Location: LCCOMB_X51_Y32_N0
\breg|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~16_combout\ = (\breg|Mux58~4_combout\ & (((\breg|Mux58~5_combout\)))) # (!\breg|Mux58~4_combout\ & ((\breg|Mux58~5_combout\ & ((\breg|Mux59~11_combout\))) # (!\breg|Mux58~5_combout\ & (\breg|Mux59~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux59~15_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux58~5_combout\,
	datad => \breg|Mux59~11_combout\,
	combout => \breg|Mux59~16_combout\);

-- Location: LCCOMB_X51_Y32_N10
\breg|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux59~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux59~16_combout\ & (\breg|Mux59~18_combout\)) # (!\breg|Mux59~16_combout\ & ((\breg|Mux59~1_combout\))))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux59~18_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux59~1_combout\,
	datad => \breg|Mux59~16_combout\,
	combout => \breg|Mux59~19_combout\);

-- Location: LCCOMB_X57_Y32_N22
\ulaB[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[4]~4_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector26~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux59~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector26~0_combout\,
	datad => \breg|Mux59~19_combout\,
	combout => \ulaB[4]~4_combout\);

-- Location: LCCOMB_X59_Y34_N2
\ula|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~2_combout\ = (\breg|Mux30~19_combout\ & ((\ulaB[1]~3_combout\ & (!\ula|Add1~1\)) # (!\ulaB[1]~3_combout\ & (\ula|Add1~1\ & VCC)))) # (!\breg|Mux30~19_combout\ & ((\ulaB[1]~3_combout\ & ((\ula|Add1~1\) # (GND))) # (!\ulaB[1]~3_combout\ & 
-- (!\ula|Add1~1\))))
-- \ula|Add1~3\ = CARRY((\breg|Mux30~19_combout\ & (\ulaB[1]~3_combout\ & !\ula|Add1~1\)) # (!\breg|Mux30~19_combout\ & ((\ulaB[1]~3_combout\) # (!\ula|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux30~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datad => VCC,
	cin => \ula|Add1~1\,
	combout => \ula|Add1~2_combout\,
	cout => \ula|Add1~3\);

-- Location: LCCOMB_X59_Y34_N4
\ula|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~4_combout\ = ((\breg|Mux29~19_combout\ $ (\ulaB[2]~2_combout\ $ (\ula|Add1~3\)))) # (GND)
-- \ula|Add1~5\ = CARRY((\breg|Mux29~19_combout\ & ((!\ula|Add1~3\) # (!\ulaB[2]~2_combout\))) # (!\breg|Mux29~19_combout\ & (!\ulaB[2]~2_combout\ & !\ula|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux29~19_combout\,
	datab => \ulaB[2]~2_combout\,
	datad => VCC,
	cin => \ula|Add1~3\,
	combout => \ula|Add1~4_combout\,
	cout => \ula|Add1~5\);

-- Location: LCCOMB_X59_Y34_N8
\ula|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~8_combout\ = ((\breg|Mux27~19_combout\ $ (\ulaB[4]~4_combout\ $ (\ula|Add1~7\)))) # (GND)
-- \ula|Add1~9\ = CARRY((\breg|Mux27~19_combout\ & ((!\ula|Add1~7\) # (!\ulaB[4]~4_combout\))) # (!\breg|Mux27~19_combout\ & (!\ulaB[4]~4_combout\ & !\ula|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux27~19_combout\,
	datab => \ulaB[4]~4_combout\,
	datad => VCC,
	cin => \ula|Add1~7\,
	combout => \ula|Add1~8_combout\,
	cout => \ula|Add1~9\);

-- Location: LCCOMB_X59_Y34_N10
\ula|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~10_combout\ = (\breg|Mux26~19_combout\ & ((\ulaB[5]~27_combout\ & (!\ula|Add1~9\)) # (!\ulaB[5]~27_combout\ & (\ula|Add1~9\ & VCC)))) # (!\breg|Mux26~19_combout\ & ((\ulaB[5]~27_combout\ & ((\ula|Add1~9\) # (GND))) # (!\ulaB[5]~27_combout\ & 
-- (!\ula|Add1~9\))))
-- \ula|Add1~11\ = CARRY((\breg|Mux26~19_combout\ & (\ulaB[5]~27_combout\ & !\ula|Add1~9\)) # (!\breg|Mux26~19_combout\ & ((\ulaB[5]~27_combout\) # (!\ula|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux26~19_combout\,
	datab => \ulaB[5]~27_combout\,
	datad => VCC,
	cin => \ula|Add1~9\,
	combout => \ula|Add1~10_combout\,
	cout => \ula|Add1~11\);

-- Location: LCCOMB_X59_Y34_N12
\ula|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add1~12_combout\ = ((\ulaB[6]~28_combout\ $ (\breg|Mux25~19_combout\ $ (\ula|Add1~11\)))) # (GND)
-- \ula|Add1~13\ = CARRY((\ulaB[6]~28_combout\ & (\breg|Mux25~19_combout\ & !\ula|Add1~11\)) # (!\ulaB[6]~28_combout\ & ((\breg|Mux25~19_combout\) # (!\ula|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[6]~28_combout\,
	datab => \breg|Mux25~19_combout\,
	datad => VCC,
	cin => \ula|Add1~11\,
	combout => \ula|Add1~12_combout\,
	cout => \ula|Add1~13\);

-- Location: LCCOMB_X54_Y36_N6
\ula|Selector24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~2_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~14_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~14_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~14_combout\,
	datad => \ula|Add0~14_combout\,
	combout => \ula|Selector24~2_combout\);

-- Location: LCCOMB_X54_Y36_N4
\ula|Selector24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~5_combout\ = (\ula|Selector24~2_combout\) # ((\ulaB[7]~31_combout\ & ((\ula|Selector24~3_combout\))) # (!\ulaB[7]~31_combout\ & (\ula|Selector24~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[7]~31_combout\,
	datab => \ula|Selector24~4_combout\,
	datac => \ula|Selector24~3_combout\,
	datad => \ula|Selector24~2_combout\,
	combout => \ula|Selector24~5_combout\);

-- Location: LCCOMB_X56_Y38_N10
\ula|Selector27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~9_combout\ = (!\ulaB[3]~5_combout\ & (\ula_cnt|opcode.SLL_OP~combout\ & \ula|ShiftLeft0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[3]~5_combout\,
	datac => \ula_cnt|opcode.SLL_OP~combout\,
	datad => \ula|ShiftLeft0~9_combout\,
	combout => \ula|Selector27~9_combout\);

-- Location: LCCOMB_X54_Y36_N30
\ula|Selector24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~6_combout\ = (\ula|Selector17~0_combout\) # ((\ula|Selector24~5_combout\) # ((\ula|ShiftLeft0~24_combout\ & \ula|Selector27~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~0_combout\,
	datab => \ula|ShiftLeft0~24_combout\,
	datac => \ula|Selector24~5_combout\,
	datad => \ula|Selector27~9_combout\,
	combout => \ula|Selector24~6_combout\);

-- Location: LCCOMB_X58_Y36_N20
\ula|Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~1_combout\ = (\ula|Selector17~4_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight0~33_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ula|ShiftRight0~33_combout\,
	datac => \ula|Selector17~4_combout\,
	datad => \ula|ShiftRight0~37_combout\,
	combout => \ula|Selector24~1_combout\);

-- Location: LCCOMB_X58_Y32_N6
\ula|ShiftRight1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~64_combout\ = (!\ulaB[3]~5_combout\ & ((\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~35_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftRight0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ula|ShiftRight0~32_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ula|ShiftRight0~35_combout\,
	combout => \ula|ShiftRight1~64_combout\);

-- Location: LCCOMB_X54_Y36_N20
\ula|Selector24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~7_combout\ = (\ula|ShiftRight1~63_combout\) # (\ula|ShiftRight1~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~63_combout\,
	datad => \ula|ShiftRight1~64_combout\,
	combout => \ula|Selector24~7_combout\);

-- Location: LCCOMB_X54_Y36_N26
\ula|Selector24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~8_combout\ = (\ula|ShiftRight0~44_combout\ & ((\ula|Selector29~9_combout\) # ((\ula|Selector24~7_combout\ & \ula|Selector17~2_combout\)))) # (!\ula|ShiftRight0~44_combout\ & (((\ula|Selector24~7_combout\ & \ula|Selector17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~44_combout\,
	datab => \ula|Selector29~9_combout\,
	datac => \ula|Selector24~7_combout\,
	datad => \ula|Selector17~2_combout\,
	combout => \ula|Selector24~8_combout\);

-- Location: LCCOMB_X54_Y36_N0
\ula|Selector24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector24~9_combout\ = (\ula|Selector24~0_combout\) # ((\ula|Selector24~6_combout\) # ((\ula|Selector24~1_combout\) # (\ula|Selector24~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector24~0_combout\,
	datab => \ula|Selector24~6_combout\,
	datac => \ula|Selector24~1_combout\,
	datad => \ula|Selector24~8_combout\,
	combout => \ula|Selector24~9_combout\);

-- Location: LCCOMB_X54_Y36_N28
\Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = (\contr|Mux5~3_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(7)) # ((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & (((!\contr|Mux4~1_combout\ & \ula|Selector24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(7),
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector24~9_combout\,
	combout => \Mux24~0_combout\);

-- Location: LCCOMB_X54_Y36_N18
\Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~1_combout\ = (\contr|Mux4~1_combout\ & ((\Mux24~0_combout\ & (\pcOld[7]~10_combout\)) # (!\Mux24~0_combout\ & ((\gerador_imm|Selector23~0_combout\))))) # (!\contr|Mux4~1_combout\ & (((\Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux4~1_combout\,
	datab => \pcOld[7]~10_combout\,
	datac => \gerador_imm|Selector23~0_combout\,
	datad => \Mux24~0_combout\,
	combout => \Mux24~1_combout\);

-- Location: LCFF_X48_Y30_N19
\breg|XREGS[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][7]~regout\);

-- Location: LCFF_X49_Y36_N11
\breg|XREGS[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][7]~regout\);

-- Location: LCCOMB_X52_Y29_N24
\breg|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~15_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\breg|XREGS[10][7]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[8][7]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][7]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|XREGS[10][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux24~15_combout\);

-- Location: LCCOMB_X52_Y29_N18
\breg|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~16_combout\ = (\breg|Mux24~15_combout\ & ((\breg|XREGS[11][7]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\breg|Mux24~15_combout\ & (((\breg|XREGS[9][7]~regout\ & 
-- \mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][7]~regout\,
	datab => \breg|XREGS[9][7]~regout\,
	datac => \breg|Mux24~15_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux24~16_combout\);

-- Location: LCFF_X52_Y29_N7
\breg|XREGS[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][7]~regout\);

-- Location: LCCOMB_X52_Y29_N0
\breg|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~18_combout\ = (\breg|Mux24~17_combout\ & (((\breg|XREGS[7][7]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux24~17_combout\ & (\breg|XREGS[6][7]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~17_combout\,
	datab => \breg|XREGS[6][7]~regout\,
	datac => \breg|XREGS[7][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux24~18_combout\);

-- Location: LCCOMB_X51_Y30_N24
\breg|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~19_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux24~18_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][7]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|XREGS[1][7]~regout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux24~18_combout\,
	combout => \breg|Mux24~19_combout\);

-- Location: LCCOMB_X51_Y30_N22
\breg|Mux24~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~20_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux24~19_combout\ & (\breg|XREGS[3][7]~regout\)) # (!\breg|Mux24~19_combout\ & ((\breg|XREGS[2][7]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux24~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~2_combout\,
	datab => \breg|XREGS[3][7]~regout\,
	datac => \breg|Mux24~19_combout\,
	datad => \breg|XREGS[2][7]~regout\,
	combout => \breg|Mux24~20_combout\);

-- Location: LCCOMB_X51_Y30_N8
\breg|Mux24~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~21_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux24~16_combout\) # ((\breg|Mux24~0_combout\)))) # (!\breg|Mux24~1_combout\ & (((!\breg|Mux24~0_combout\ & \breg|Mux24~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~1_combout\,
	datab => \breg|Mux24~16_combout\,
	datac => \breg|Mux24~0_combout\,
	datad => \breg|Mux24~20_combout\,
	combout => \breg|Mux24~21_combout\);

-- Location: LCFF_X62_Y30_N23
\breg|XREGS[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][7]~regout\);

-- Location: LCCOMB_X62_Y30_N22
\breg|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|XREGS[22][7]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[22][7]~regout\,
	datad => \breg|XREGS[18][7]~regout\,
	combout => \breg|Mux24~5_combout\);

-- Location: LCCOMB_X48_Y30_N12
\breg|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux24~5_combout\ & ((\breg|XREGS[30][7]~regout\))) # (!\breg|Mux24~5_combout\ & (\breg|XREGS[26][7]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][7]~regout\,
	datab => \breg|XREGS[30][7]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux24~5_combout\,
	combout => \breg|Mux24~6_combout\);

-- Location: LCCOMB_X54_Y36_N24
\breg|XREGS[20][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[20][7]~feeder_combout\);

-- Location: LCFF_X54_Y36_N25
\breg|XREGS[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][7]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][7]~regout\);

-- Location: LCFF_X60_Y30_N11
\breg|XREGS[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux24~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][7]~regout\);

-- Location: LCCOMB_X60_Y30_N10
\breg|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][7]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[16][7]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[16][7]~regout\,
	datac => \breg|XREGS[24][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux24~9_combout\);

-- Location: LCCOMB_X60_Y30_N30
\breg|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux24~9_combout\ & (\breg|XREGS[28][7]~regout\)) # (!\breg|Mux24~9_combout\ & ((\breg|XREGS[20][7]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][7]~regout\,
	datab => \breg|XREGS[20][7]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux24~9_combout\,
	combout => \breg|Mux24~10_combout\);

-- Location: LCCOMB_X53_Y36_N24
\breg|XREGS[29][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][7]~feeder_combout\ = \Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux24~1_combout\,
	combout => \breg|XREGS[29][7]~feeder_combout\);

-- Location: LCFF_X53_Y36_N25
\breg|XREGS[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][7]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][7]~regout\);

-- Location: LCCOMB_X59_Y31_N30
\breg|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[25][7]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][7]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|XREGS[17][7]~regout\,
	datac => \breg|XREGS[25][7]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux24~7_combout\);

-- Location: LCCOMB_X63_Y31_N30
\breg|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux24~7_combout\ & ((\breg|XREGS[29][7]~regout\))) # (!\breg|Mux24~7_combout\ & (\breg|XREGS[21][7]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[21][7]~regout\,
	datab => \breg|XREGS[29][7]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|Mux24~7_combout\,
	combout => \breg|Mux24~8_combout\);

-- Location: LCCOMB_X51_Y30_N14
\breg|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\mem_i|altsyncram_component|auto_generated|q_a\(15))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|Mux24~8_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux24~10_combout\,
	datad => \breg|Mux24~8_combout\,
	combout => \breg|Mux24~11_combout\);

-- Location: LCCOMB_X51_Y30_N12
\breg|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~14_combout\ = (\breg|Mux24~11_combout\ & ((\breg|Mux24~13_combout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|Mux24~11_combout\ & (((\breg|Mux24~6_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~13_combout\,
	datab => \breg|Mux24~6_combout\,
	datac => \breg|Mux24~11_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux24~14_combout\);

-- Location: LCCOMB_X51_Y30_N6
\breg|Mux24~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~24_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux24~21_combout\ & (\breg|Mux24~23_combout\)) # (!\breg|Mux24~21_combout\ & ((\breg|Mux24~14_combout\))))) # (!\breg|Mux24~0_combout\ & (((\breg|Mux24~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~23_combout\,
	datab => \breg|Mux24~0_combout\,
	datac => \breg|Mux24~21_combout\,
	datad => \breg|Mux24~14_combout\,
	combout => \breg|Mux24~24_combout\);

-- Location: LCCOMB_X58_Y31_N8
\ula|ShiftRight1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~27_combout\ = (\ulaB[1]~3_combout\ & ((\ulaB[0]~26_combout\ & ((\breg|Mux24~24_combout\))) # (!\ulaB[0]~26_combout\ & (\breg|Mux25~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datab => \breg|Mux25~19_combout\,
	datac => \breg|Mux24~24_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftRight1~27_combout\);

-- Location: LCCOMB_X58_Y31_N18
\ula|ShiftRight0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~6_combout\ = (\ulaB[0]~26_combout\ & ((\breg|Mux26~19_combout\))) # (!\ulaB[0]~26_combout\ & (\breg|Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \breg|Mux27~19_combout\,
	datad => \breg|Mux26~19_combout\,
	combout => \ula|ShiftRight0~6_combout\);

-- Location: LCCOMB_X58_Y31_N24
\ula|ShiftRight1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~28_combout\ = (\ula|ShiftRight1~27_combout\) # ((!\ulaB[1]~3_combout\ & \ula|ShiftRight0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datac => \ula|ShiftRight1~27_combout\,
	datad => \ula|ShiftRight0~6_combout\,
	combout => \ula|ShiftRight1~28_combout\);

-- Location: LCCOMB_X57_Y35_N14
\ula|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~0_combout\ = (!\ula|Selector17~3_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight1~35_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~35_combout\,
	datab => \ula|ShiftRight1~28_combout\,
	datac => \ulaB[2]~2_combout\,
	datad => \ula|Selector17~3_combout\,
	combout => \ula|Selector27~0_combout\);

-- Location: LCCOMB_X59_Y35_N22
\ula|ShiftLeft0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~13_combout\ = (\ulaB[2]~2_combout\ & (((\ula|ShiftLeft0~98_combout\ & \breg|Mux31~19_combout\)))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftLeft0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~12_combout\,
	datab => \ula|ShiftLeft0~98_combout\,
	datac => \breg|Mux31~19_combout\,
	datad => \ulaB[2]~2_combout\,
	combout => \ula|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X57_Y33_N6
\ula|Selector27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~3_combout\ = (\breg|Mux27~19_combout\ & (\ulaB[4]~4_combout\ & \ula_cnt|opcode.AND_OP~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux27~19_combout\,
	datac => \ulaB[4]~4_combout\,
	datad => \ula_cnt|opcode.AND_OP~combout\,
	combout => \ula|Selector27~3_combout\);

-- Location: LCCOMB_X60_Y35_N4
\ula|Selector27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~4_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~8_combout\) # ((\ula|Add0~8_combout\ & \ula_cnt|opcode.ADD_OP~combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add0~8_combout\ & (\ula_cnt|opcode.ADD_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula|Add0~8_combout\,
	datac => \ula_cnt|opcode.ADD_OP~combout\,
	datad => \ula|Add1~8_combout\,
	combout => \ula|Selector27~4_combout\);

-- Location: LCCOMB_X56_Y35_N6
\ula|Selector27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~5_combout\ = (\ula|Selector27~2_combout\) # ((\ula|Selector27~3_combout\) # ((\ula|Selector27~4_combout\) # (\ula|Selector17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector27~2_combout\,
	datab => \ula|Selector27~3_combout\,
	datac => \ula|Selector27~4_combout\,
	datad => \ula|Selector17~0_combout\,
	combout => \ula|Selector27~5_combout\);

-- Location: LCCOMB_X56_Y35_N8
\ula|Selector27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~6_combout\ = (\ula|Selector27~5_combout\) # ((\ula|Selector29~2_combout\ & (!\ulaB[3]~5_combout\ & \ula|ShiftLeft0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector29~2_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftLeft0~13_combout\,
	datad => \ula|Selector27~5_combout\,
	combout => \ula|Selector27~6_combout\);

-- Location: LCCOMB_X56_Y35_N30
\ula|Selector27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~7_combout\ = (\ula|ShiftRight1~57_combout\ & (\ula|ShiftRight1~53_combout\ & (\ula|Selector17~2_combout\))) # (!\ula|ShiftRight1~57_combout\ & (((\ula|Selector17~2_combout\) # (\ula|Selector29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~57_combout\,
	datab => \ula|ShiftRight1~53_combout\,
	datac => \ula|Selector17~2_combout\,
	datad => \ula|Selector29~9_combout\,
	combout => \ula|Selector27~7_combout\);

-- Location: LCCOMB_X56_Y35_N28
\ula|Selector27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector27~8_combout\ = (\ula|Selector27~1_combout\) # ((\ula|Selector27~0_combout\) # ((\ula|Selector27~6_combout\) # (\ula|Selector27~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector27~1_combout\,
	datab => \ula|Selector27~0_combout\,
	datac => \ula|Selector27~6_combout\,
	datad => \ula|Selector27~7_combout\,
	combout => \ula|Selector27~8_combout\);

-- Location: LCCOMB_X52_Y31_N16
\Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = (\contr|Mux5~3_combout\ & (\contr|Mux4~1_combout\)) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector30~0_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector31~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \gerador_imm|Selector30~0_combout\,
	datad => \ula|Selector31~10_combout\,
	combout => \Mux31~0_combout\);

-- Location: LCFF_X53_Y38_N3
\pcAux[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => PC(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => pcAux(0));

-- Location: LCCOMB_X52_Y31_N2
\Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux31~0_combout\ & ((pcAux(0)))) # (!\Mux31~0_combout\ & (\mem_d|altsyncram_component|auto_generated|q_a\(0))))) # (!\contr|Mux5~3_combout\ & (((\Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(0),
	datac => \Mux31~0_combout\,
	datad => pcAux(0),
	combout => \Mux31~1_combout\);

-- Location: LCCOMB_X49_Y28_N24
\breg|XREGS[15][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[15][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[15][0]~feeder_combout\);

-- Location: LCFF_X49_Y28_N25
\breg|XREGS[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[15][0]~feeder_combout\,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][0]~regout\);

-- Location: LCCOMB_X48_Y31_N24
\breg|XREGS[12][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[12][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[12][0]~feeder_combout\);

-- Location: LCFF_X48_Y31_N25
\breg|XREGS[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[12][0]~feeder_combout\,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][0]~regout\);

-- Location: LCCOMB_X48_Y31_N22
\breg|Mux63~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[13][0]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[12][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][0]~regout\,
	datab => \breg|XREGS[12][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux63~17_combout\);

-- Location: LCCOMB_X48_Y31_N16
\breg|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux63~17_combout\ & ((\breg|XREGS[15][0]~regout\))) # (!\breg|Mux63~17_combout\ & (\breg|XREGS[14][0]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][0]~regout\,
	datab => \breg|XREGS[15][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|Mux63~17_combout\,
	combout => \breg|Mux63~18_combout\);

-- Location: LCFF_X52_Y26_N29
\breg|XREGS[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][0]~regout\);

-- Location: LCFF_X52_Y26_N11
\breg|XREGS[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][0]~regout\);

-- Location: LCCOMB_X52_Y26_N10
\breg|Mux63~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][0]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][0]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux63~9_combout\);

-- Location: LCCOMB_X52_Y26_N28
\breg|Mux63~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux63~9_combout\ & ((\breg|XREGS[31][0]~regout\))) # (!\breg|Mux63~9_combout\ & (\breg|XREGS[27][0]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux63~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[31][0]~regout\,
	datad => \breg|Mux63~9_combout\,
	combout => \breg|Mux63~10_combout\);

-- Location: LCFF_X51_Y28_N13
\breg|XREGS[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][0]~regout\);

-- Location: LCCOMB_X51_Y28_N18
\breg|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][0]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][0]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[18][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux63~2_combout\);

-- Location: LCCOMB_X51_Y28_N12
\breg|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux63~2_combout\ & (\breg|XREGS[30][0]~regout\)) # (!\breg|Mux63~2_combout\ & ((\breg|XREGS[26][0]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[30][0]~regout\,
	datac => \breg|XREGS[26][0]~regout\,
	datad => \breg|Mux63~2_combout\,
	combout => \breg|Mux63~3_combout\);

-- Location: LCCOMB_X51_Y31_N28
\breg|Mux63~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][0]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][0]~regout\,
	datab => \breg|XREGS[17][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux63~4_combout\);

-- Location: LCCOMB_X51_Y31_N16
\breg|Mux63~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux63~4_combout\ & (\breg|XREGS[29][0]~regout\)) # (!\breg|Mux63~4_combout\ & ((\breg|XREGS[21][0]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[29][0]~regout\,
	datab => \breg|XREGS[21][0]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|Mux63~4_combout\,
	combout => \breg|Mux63~5_combout\);

-- Location: LCFF_X53_Y30_N1
\breg|XREGS[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][0]~regout\);

-- Location: LCFF_X53_Y30_N23
\breg|XREGS[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][0]~regout\);

-- Location: LCCOMB_X53_Y30_N22
\breg|Mux63~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][0]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][0]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][0]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][0]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux63~6_combout\);

-- Location: LCCOMB_X53_Y30_N0
\breg|Mux63~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux63~6_combout\ & ((\breg|XREGS[28][0]~regout\))) # (!\breg|Mux63~6_combout\ & (\breg|XREGS[20][0]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[20][0]~regout\,
	datac => \breg|XREGS[28][0]~regout\,
	datad => \breg|Mux63~6_combout\,
	combout => \breg|Mux63~7_combout\);

-- Location: LCCOMB_X53_Y30_N2
\breg|Mux63~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|Mux63~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux63~5_combout\,
	datad => \breg|Mux63~7_combout\,
	combout => \breg|Mux63~8_combout\);

-- Location: LCCOMB_X53_Y30_N24
\breg|Mux63~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux63~8_combout\ & (\breg|Mux63~10_combout\)) # (!\breg|Mux63~8_combout\ & ((\breg|Mux63~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux63~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux63~10_combout\,
	datac => \breg|Mux63~3_combout\,
	datad => \breg|Mux63~8_combout\,
	combout => \breg|Mux63~11_combout\);

-- Location: LCCOMB_X50_Y31_N22
\breg|XREGS[3][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[3][0]~feeder_combout\);

-- Location: LCFF_X50_Y31_N23
\breg|XREGS[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][0]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][0]~regout\);

-- Location: LCCOMB_X47_Y31_N16
\breg|XREGS[7][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[7][0]~feeder_combout\ = \Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux31~1_combout\,
	combout => \breg|XREGS[7][0]~feeder_combout\);

-- Location: LCFF_X47_Y31_N17
\breg|XREGS[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[7][0]~feeder_combout\,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][0]~regout\);

-- Location: LCFF_X56_Y30_N29
\breg|XREGS[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux31~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][0]~regout\);

-- Location: LCCOMB_X56_Y30_N28
\breg|Mux63~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(20))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\breg|XREGS[5][0]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\breg|XREGS[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[4][0]~regout\,
	datad => \breg|XREGS[5][0]~regout\,
	combout => \breg|Mux63~12_combout\);

-- Location: LCCOMB_X56_Y30_N14
\breg|Mux63~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux63~12_combout\ & (\breg|XREGS[7][0]~regout\)) # (!\breg|Mux63~12_combout\ & ((\breg|XREGS[6][0]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[7][0]~regout\,
	datac => \breg|XREGS[6][0]~regout\,
	datad => \breg|Mux63~12_combout\,
	combout => \breg|Mux63~13_combout\);

-- Location: LCCOMB_X52_Y32_N30
\breg|Mux63~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~14_combout\ = (\breg|Mux58~8_combout\ & (((\breg|Mux63~13_combout\) # (!\breg|Mux58~7_combout\)))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][0]~regout\ & (\breg|Mux58~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~8_combout\,
	datab => \breg|XREGS[1][0]~regout\,
	datac => \breg|Mux58~7_combout\,
	datad => \breg|Mux63~13_combout\,
	combout => \breg|Mux63~14_combout\);

-- Location: LCCOMB_X52_Y32_N12
\breg|Mux63~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux63~14_combout\ & ((\breg|XREGS[3][0]~regout\))) # (!\breg|Mux63~14_combout\ & (\breg|XREGS[2][0]~regout\)))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[2][0]~regout\,
	datac => \breg|XREGS[3][0]~regout\,
	datad => \breg|Mux63~14_combout\,
	combout => \breg|Mux63~15_combout\);

-- Location: LCCOMB_X56_Y30_N30
\breg|Mux63~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~16_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux58~4_combout\) # ((\breg|Mux63~11_combout\)))) # (!\breg|Mux58~5_combout\ & (!\breg|Mux58~4_combout\ & ((\breg|Mux63~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~5_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux63~11_combout\,
	datad => \breg|Mux63~15_combout\,
	combout => \breg|Mux63~16_combout\);

-- Location: LCCOMB_X56_Y30_N12
\breg|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux63~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux63~16_combout\ & ((\breg|Mux63~18_combout\))) # (!\breg|Mux63~16_combout\ & (\breg|Mux63~1_combout\)))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux63~1_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux63~18_combout\,
	datad => \breg|Mux63~16_combout\,
	combout => \breg|Mux63~19_combout\);

-- Location: LCCOMB_X56_Y30_N18
\ulaB[0]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[0]~26_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector30~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux63~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector30~0_combout\,
	datad => \breg|Mux63~19_combout\,
	combout => \ulaB[0]~26_combout\);

-- Location: LCCOMB_X56_Y37_N2
\ula|Selector29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~6_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~4_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~4_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add0~4_combout\,
	datad => \ula|Add1~4_combout\,
	combout => \ula|Selector29~6_combout\);

-- Location: LCCOMB_X56_Y37_N20
\ula|Selector29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~7_combout\ = (\ula|Selector29~6_combout\) # ((\breg|Mux29~19_combout\ & (\ulaB[2]~2_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux29~19_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector29~6_combout\,
	combout => \ula|Selector29~7_combout\);

-- Location: LCCOMB_X56_Y37_N18
\ula|Selector29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~8_combout\ = (\ula|Selector29~5_combout\) # ((\ula|Selector29~7_combout\) # (\ula|Selector17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector29~5_combout\,
	datac => \ula|Selector29~7_combout\,
	datad => \ula|Selector17~0_combout\,
	combout => \ula|Selector29~8_combout\);

-- Location: LCCOMB_X56_Y37_N14
\ula|Selector29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~10_combout\ = (\ula|Selector29~9_combout\ & ((\ula|Selector13~0_combout\) # ((\ula|Selector17~2_combout\ & \ula|Selector13~1_combout\)))) # (!\ula|Selector29~9_combout\ & (\ula|Selector17~2_combout\ & (\ula|Selector13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector29~9_combout\,
	datab => \ula|Selector17~2_combout\,
	datac => \ula|Selector13~1_combout\,
	datad => \ula|Selector13~0_combout\,
	combout => \ula|Selector29~10_combout\);

-- Location: LCCOMB_X59_Y39_N16
\ula|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~19_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux22~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux24~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~3_combout\,
	datac => \breg|Mux24~24_combout\,
	datad => \breg|Mux22~19_combout\,
	combout => \ula|ShiftRight0~19_combout\);

-- Location: LCCOMB_X59_Y39_N26
\ula|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~18_combout\ = (!\ulaB[0]~26_combout\ & ((\ulaB[1]~3_combout\ & (\breg|Mux23~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux25~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux23~19_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \breg|Mux25~19_combout\,
	combout => \ula|ShiftRight0~18_combout\);

-- Location: LCCOMB_X56_Y39_N4
\ula|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~20_combout\ = (\ula|ShiftRight0~18_combout\) # ((\ulaB[0]~26_combout\ & \ula|ShiftRight0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight0~19_combout\,
	datad => \ula|ShiftRight0~18_combout\,
	combout => \ula|ShiftRight0~20_combout\);

-- Location: LCCOMB_X56_Y37_N16
\ula|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~0_combout\ = (\ula|ShiftRight1~67_combout\ & (!\ula|Selector2~0_combout\ & (\ula|ShiftRight0~5_combout\))) # (!\ula|ShiftRight1~67_combout\ & ((\ula|Selector2~0_combout\) # ((\ula|ShiftRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~67_combout\,
	datab => \ula|Selector2~0_combout\,
	datac => \ula|ShiftRight0~5_combout\,
	datad => \ula|ShiftRight0~20_combout\,
	combout => \ula|Selector29~0_combout\);

-- Location: LCCOMB_X56_Y38_N28
\ula|ShiftRight0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~9_combout\ = (\ulaB[1]~3_combout\ & ((\breg|Mux19~19_combout\))) # (!\ulaB[1]~3_combout\ & (\breg|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux21~19_combout\,
	datac => \breg|Mux19~19_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftRight0~9_combout\);

-- Location: LCCOMB_X56_Y38_N18
\ula|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~24_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftRight0~23_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftRight0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight0~23_combout\,
	datad => \ula|ShiftRight0~9_combout\,
	combout => \ula|ShiftRight0~24_combout\);

-- Location: LCCOMB_X56_Y37_N10
\ula|ShiftRight1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~48_combout\ = (\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~22_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftRight0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight0~24_combout\,
	datad => \ula|ShiftRight0~22_combout\,
	combout => \ula|ShiftRight1~48_combout\);

-- Location: LCCOMB_X56_Y37_N24
\ula|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~1_combout\ = (\ula|Selector2~0_combout\ & ((\ula|Selector29~0_combout\ & ((\ula|ShiftRight1~48_combout\))) # (!\ula|Selector29~0_combout\ & (\ula|ShiftRight0~6_combout\)))) # (!\ula|Selector2~0_combout\ & (((\ula|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~6_combout\,
	datab => \ula|Selector2~0_combout\,
	datac => \ula|Selector29~0_combout\,
	datad => \ula|ShiftRight1~48_combout\,
	combout => \ula|Selector29~1_combout\);

-- Location: LCCOMB_X56_Y37_N12
\ula|Selector29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~4_combout\ = (\ula|Selector29~3_combout\ & ((\ula|Selector29~2_combout\) # ((\ula|Selector29~1_combout\ & \ula|Selector17~1_combout\)))) # (!\ula|Selector29~3_combout\ & (((\ula|Selector29~1_combout\ & \ula|Selector17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector29~3_combout\,
	datab => \ula|Selector29~2_combout\,
	datac => \ula|Selector29~1_combout\,
	datad => \ula|Selector17~1_combout\,
	combout => \ula|Selector29~4_combout\);

-- Location: LCCOMB_X56_Y37_N0
\ula|Selector29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector29~11_combout\ = (\ula|Selector29~8_combout\) # ((\ula|Selector29~10_combout\) # (\ula|Selector29~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Selector29~8_combout\,
	datac => \ula|Selector29~10_combout\,
	datad => \ula|Selector29~4_combout\,
	combout => \ula|Selector29~11_combout\);

-- Location: LCCOMB_X56_Y35_N26
\ula|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~2_combout\ = (!\ulaB[3]~5_combout\ & (\ula_cnt|opcode.SLL_OP~combout\ & (\ulaB[4]~4_combout\ & \ula|ShiftRight1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula_cnt|opcode.SLL_OP~combout\,
	datac => \ulaB[4]~4_combout\,
	datad => \ula|ShiftRight1~44_combout\,
	combout => \ula|Selector11~2_combout\);

-- Location: LCCOMB_X56_Y35_N14
\ula|ShiftRight1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~56_combout\ = (\ulaB[2]~2_combout\) # ((\ulaB[3]~5_combout\ & ((!\ula|ShiftRight1~13_combout\))) # (!\ulaB[3]~5_combout\ & (!\ula|ShiftRight1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight1~20_combout\,
	datad => \ula|ShiftRight1~13_combout\,
	combout => \ula|ShiftRight1~56_combout\);

-- Location: LCCOMB_X56_Y35_N20
\ula|ShiftRight1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~57_combout\ = (\ula|ShiftRight1~56_combout\ & (((\ulaB[3]~5_combout\) # (!\ula|ShiftRight1~16_combout\)) # (!\ulaB[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight1~16_combout\,
	datad => \ula|ShiftRight1~56_combout\,
	combout => \ula|ShiftRight1~57_combout\);

-- Location: LCCOMB_X56_Y35_N4
\ula|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~1_combout\ = (\ula|Selector2~4_combout\ & (\ula|Selector14~5_combout\ & (!\ula|ShiftRight1~57_combout\))) # (!\ula|Selector2~4_combout\ & (((\ula|ShiftRight1~53_combout\) # (!\ula|ShiftRight1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector14~5_combout\,
	datab => \ula|Selector2~4_combout\,
	datac => \ula|ShiftRight1~57_combout\,
	datad => \ula|ShiftRight1~53_combout\,
	combout => \ula|Selector11~1_combout\);

-- Location: LCCOMB_X56_Y35_N0
\ula|Selector11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~3_combout\ = (\ula|Selector11~1_combout\) # ((\ula|Selector2~2_combout\) # ((\ula|ShiftLeft0~13_combout\ & \ula|Selector11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~13_combout\,
	datab => \ula|Selector11~2_combout\,
	datac => \ula|Selector11~1_combout\,
	datad => \ula|Selector2~2_combout\,
	combout => \ula|Selector11~3_combout\);

-- Location: LCCOMB_X59_Y37_N14
\ula|Selector11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~4_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[20]~15_combout\) # ((\breg|Mux11~19_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\ulaB[20]~15_combout\ $ (\breg|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[20]~15_combout\,
	datab => \breg|Mux11~19_combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector11~4_combout\);

-- Location: LCCOMB_X59_Y37_N0
\ula|Selector11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~5_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~40_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~40_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add0~40_combout\,
	datad => \ula|Add1~40_combout\,
	combout => \ula|Selector11~5_combout\);

-- Location: LCCOMB_X59_Y37_N30
\ula|Selector11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~6_combout\ = (\ula|Selector11~5_combout\) # ((\ulaB[20]~15_combout\ & (\breg|Mux11~19_combout\ & \ula_cnt|opcode.AND_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[20]~15_combout\,
	datab => \breg|Mux11~19_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula|Selector11~5_combout\,
	combout => \ula|Selector11~6_combout\);

-- Location: LCCOMB_X59_Y37_N28
\ula|Selector11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~7_combout\ = (\ula|Selector11~4_combout\) # ((\ula|Selector11~6_combout\) # ((\ula|ShiftLeft0~67_combout\ & \ula|Selector14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~67_combout\,
	datab => \ula|Selector11~4_combout\,
	datac => \ula|Selector14~0_combout\,
	datad => \ula|Selector11~6_combout\,
	combout => \ula|Selector11~7_combout\);

-- Location: LCCOMB_X59_Y37_N26
\ula|Selector11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector11~8_combout\ = (\ula|Selector11~3_combout\) # ((\ula|Selector11~7_combout\) # ((\ula|Selector11~0_combout\ & \ula|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector11~0_combout\,
	datab => \ula|Selector8~1_combout\,
	datac => \ula|Selector11~3_combout\,
	datad => \ula|Selector11~7_combout\,
	combout => \ula|Selector11~8_combout\);

-- Location: LCCOMB_X59_Y37_N18
\Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (\contr|Mux5~3_combout\ & (((\contr|Mux4~1_combout\)))) # (!\contr|Mux5~3_combout\ & ((\contr|Mux4~1_combout\ & (\gerador_imm|Selector10~1_combout\)) # (!\contr|Mux4~1_combout\ & ((\ula|Selector11~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector10~1_combout\,
	datab => \contr|Mux5~3_combout\,
	datac => \contr|Mux4~1_combout\,
	datad => \ula|Selector11~8_combout\,
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X59_Y37_N10
\Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux11~0_combout\ & (\pcOld[20]~36_combout\)) # (!\Mux11~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(20)))))) # (!\contr|Mux5~3_combout\ & (((\Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcOld[20]~36_combout\,
	datab => \mem_d|altsyncram_component|auto_generated|q_a\(20),
	datac => \contr|Mux5~3_combout\,
	datad => \Mux11~0_combout\,
	combout => \Mux11~1_combout\);

-- Location: LCFF_X54_Y37_N15
\breg|XREGS[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][20]~regout\);

-- Location: LCFF_X58_Y27_N7
\breg|XREGS[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][20]~regout\);

-- Location: LCCOMB_X58_Y27_N6
\breg|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|XREGS[24][20]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|XREGS[16][20]~regout\ & ((!\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[16][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[24][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux11~6_combout\);

-- Location: LCCOMB_X58_Y27_N24
\breg|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux11~6_combout\ & ((\breg|XREGS[28][20]~regout\))) # (!\breg|Mux11~6_combout\ & (\breg|XREGS[20][20]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[20][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[28][20]~regout\,
	datad => \breg|Mux11~6_combout\,
	combout => \breg|Mux11~7_combout\);

-- Location: LCCOMB_X63_Y30_N18
\breg|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\mem_i|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|XREGS[22][20]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|XREGS[18][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][20]~regout\,
	datab => \breg|XREGS[18][20]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux11~4_combout\);

-- Location: LCCOMB_X63_Y30_N16
\breg|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux11~4_combout\ & (\breg|XREGS[30][20]~regout\)) # (!\breg|Mux11~4_combout\ & ((\breg|XREGS[26][20]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][20]~regout\,
	datab => \breg|XREGS[26][20]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux11~4_combout\,
	combout => \breg|Mux11~5_combout\);

-- Location: LCCOMB_X62_Y29_N20
\breg|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|Mux11~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux11~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux11~7_combout\,
	datad => \breg|Mux11~5_combout\,
	combout => \breg|Mux11~8_combout\);

-- Location: LCCOMB_X62_Y29_N16
\breg|XREGS[29][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][20]~feeder_combout\ = \Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux11~1_combout\,
	combout => \breg|XREGS[29][20]~feeder_combout\);

-- Location: LCFF_X62_Y29_N17
\breg|XREGS[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][20]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][20]~regout\);

-- Location: LCCOMB_X62_Y29_N2
\breg|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|XREGS[25][20]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (\breg|XREGS[17][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[17][20]~regout\,
	datab => \breg|XREGS[25][20]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux11~2_combout\);

-- Location: LCCOMB_X62_Y29_N30
\breg|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~3_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux11~2_combout\ & ((\breg|XREGS[29][20]~regout\))) # (!\breg|Mux11~2_combout\ & (\breg|XREGS[21][20]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[21][20]~regout\,
	datac => \breg|XREGS[29][20]~regout\,
	datad => \breg|Mux11~2_combout\,
	combout => \breg|Mux11~3_combout\);

-- Location: LCCOMB_X62_Y29_N14
\breg|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux11~8_combout\ & (\breg|Mux11~10_combout\)) # (!\breg|Mux11~8_combout\ & ((\breg|Mux11~3_combout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux11~10_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux11~8_combout\,
	datad => \breg|Mux11~3_combout\,
	combout => \breg|Mux11~11_combout\);

-- Location: LCFF_X51_Y29_N5
\breg|XREGS[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux11~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][20]~regout\);

-- Location: LCCOMB_X50_Y30_N6
\breg|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][20]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[6][20]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux11~12_combout\);

-- Location: LCCOMB_X51_Y29_N4
\breg|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux11~12_combout\ & (\breg|XREGS[7][20]~regout\)) # (!\breg|Mux11~12_combout\ & ((\breg|XREGS[5][20]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][20]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[5][20]~regout\,
	datad => \breg|Mux11~12_combout\,
	combout => \breg|Mux11~13_combout\);

-- Location: LCCOMB_X59_Y29_N28
\breg|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux11~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][20]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~3_combout\,
	datab => \breg|XREGS[1][20]~regout\,
	datac => \breg|Mux24~4_combout\,
	datad => \breg|Mux11~13_combout\,
	combout => \breg|Mux11~14_combout\);

-- Location: LCCOMB_X59_Y29_N8
\breg|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux11~14_combout\ & (\breg|XREGS[3][20]~regout\)) # (!\breg|Mux11~14_combout\ & ((\breg|XREGS[2][20]~regout\))))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~2_combout\,
	datab => \breg|XREGS[3][20]~regout\,
	datac => \breg|XREGS[2][20]~regout\,
	datad => \breg|Mux11~14_combout\,
	combout => \breg|Mux11~15_combout\);

-- Location: LCCOMB_X62_Y29_N12
\breg|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~16_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\) # ((\breg|Mux11~11_combout\)))) # (!\breg|Mux24~0_combout\ & (!\breg|Mux24~1_combout\ & ((\breg|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux11~11_combout\,
	datad => \breg|Mux11~15_combout\,
	combout => \breg|Mux11~16_combout\);

-- Location: LCFF_X59_Y37_N11
\breg|XREGS[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Mux11~1_combout\,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][20]~regout\);

-- Location: LCCOMB_X47_Y32_N0
\breg|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[14][20]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[12][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[12][20]~regout\,
	datab => \breg|XREGS[14][20]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux11~17_combout\);

-- Location: LCCOMB_X47_Y32_N10
\breg|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux11~17_combout\ & (\breg|XREGS[15][20]~regout\)) # (!\breg|Mux11~17_combout\ & ((\breg|XREGS[13][20]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[15][20]~regout\,
	datab => \breg|XREGS[13][20]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux11~17_combout\,
	combout => \breg|Mux11~18_combout\);

-- Location: LCCOMB_X61_Y29_N16
\breg|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux11~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux11~16_combout\ & ((\breg|Mux11~18_combout\))) # (!\breg|Mux11~16_combout\ & (\breg|Mux11~1_combout\)))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux11~1_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux11~16_combout\,
	datad => \breg|Mux11~18_combout\,
	combout => \breg|Mux11~19_combout\);

-- Location: LCCOMB_X60_Y36_N14
\ula|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~12_combout\ = (\ulaB[1]~3_combout\ & (\breg|Mux11~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\breg|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datac => \breg|Mux11~19_combout\,
	datad => \breg|Mux13~19_combout\,
	combout => \ula|ShiftRight0~12_combout\);

-- Location: LCCOMB_X60_Y36_N24
\ula|ShiftRight1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~42_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftRight0~12_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftRight1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight0~12_combout\,
	datad => \ula|ShiftRight1~21_combout\,
	combout => \ula|ShiftRight1~42_combout\);

-- Location: LCCOMB_X59_Y38_N4
\ula|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~1_combout\ = (\ula|Selector17~4_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight1~41_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~41_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight1~42_combout\,
	datad => \ula|Selector17~4_combout\,
	combout => \ula|Selector22~1_combout\);

-- Location: LCCOMB_X59_Y35_N4
\ula|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~32_combout\ = (\ulaB[3]~5_combout\ & (\ula|ShiftLeft0~5_combout\ & (!\ulaB[1]~3_combout\))) # (!\ulaB[3]~5_combout\ & (((\ula|ShiftLeft0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula|ShiftLeft0~5_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \ula|ShiftLeft0~31_combout\,
	combout => \ula|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X58_Y31_N12
\ula|ShiftLeft0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~15_combout\ = (\ulaB[0]~26_combout\ & (\ula|ShiftLeft0~11_combout\)) # (!\ulaB[0]~26_combout\ & ((\ula|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~11_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \ula|ShiftLeft0~14_combout\,
	combout => \ula|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X59_Y35_N10
\ula|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~33_combout\ = (\ulaB[2]~2_combout\ & (!\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~15_combout\)))) # (!\ulaB[2]~2_combout\ & (((\ula|ShiftLeft0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~32_combout\,
	datad => \ula|ShiftLeft0~15_combout\,
	combout => \ula|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X57_Y36_N6
\ula|ShiftRight1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~63_combout\ = (\breg|Mux0~19_combout\ & ((\contr|Mux7~1_combout\ & (\gerador_imm|Selector27~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux60~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datab => \gerador_imm|Selector27~0_combout\,
	datac => \breg|Mux60~25_combout\,
	datad => \breg|Mux0~19_combout\,
	combout => \ula|ShiftRight1~63_combout\);

-- Location: LCCOMB_X58_Y36_N10
\ula|ShiftRight1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~46_combout\ = (\ulaB[2]~2_combout\ & ((\ulaB[1]~3_combout\ & (\breg|Mux0~19_combout\)) # (!\ulaB[1]~3_combout\ & ((\ula|ShiftRight0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ulaB[1]~3_combout\,
	datac => \breg|Mux0~19_combout\,
	datad => \ula|ShiftRight0~14_combout\,
	combout => \ula|ShiftRight1~46_combout\);

-- Location: LCCOMB_X58_Y36_N12
\ula|ShiftRight1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~47_combout\ = (\ula|ShiftRight1~46_combout\) # ((!\ulaB[2]~2_combout\ & \ula|ShiftRight1~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight1~45_combout\,
	datad => \ula|ShiftRight1~46_combout\,
	combout => \ula|ShiftRight1~47_combout\);

-- Location: LCCOMB_X58_Y36_N30
\ula|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector6~0_combout\ = (\ula|ShiftRight1~63_combout\) # ((!\ulaB[3]~5_combout\ & \ula|ShiftRight1~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight1~63_combout\,
	datad => \ula|ShiftRight1~47_combout\,
	combout => \ula|Selector6~0_combout\);

-- Location: LCCOMB_X59_Y38_N8
\ula|Selector22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~5_combout\ = (\ula|Selector17~2_combout\ & ((\ula|Selector6~0_combout\) # ((\ula|ShiftLeft0~33_combout\ & \ula|Selector29~2_combout\)))) # (!\ula|Selector17~2_combout\ & (\ula|ShiftLeft0~33_combout\ & (\ula|Selector29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~2_combout\,
	datab => \ula|ShiftLeft0~33_combout\,
	datac => \ula|Selector29~2_combout\,
	datad => \ula|Selector6~0_combout\,
	combout => \ula|Selector22~5_combout\);

-- Location: LCCOMB_X58_Y36_N26
\ula|Selector22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~7_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\breg|Mux22~19_combout\) # ((\ulaB[9]~1_combout\)))) # (!\ula_cnt|opcode.OR_OP~combout\ & (\ula_cnt|opcode.XOR_OP~combout\ & (\breg|Mux22~19_combout\ $ (\ulaB[9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux22~19_combout\,
	datab => \ula_cnt|opcode.XOR_OP~combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ulaB[9]~1_combout\,
	combout => \ula|Selector22~7_combout\);

-- Location: LCCOMB_X59_Y38_N26
\ula|Selector22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~2_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~18_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~18_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add1~18_combout\,
	datad => \ula|Add0~18_combout\,
	combout => \ula|Selector22~2_combout\);

-- Location: LCCOMB_X59_Y38_N12
\ula|Selector22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~3_combout\ = (\ula|Selector22~2_combout\) # ((\ulaB[9]~1_combout\ & (\ula_cnt|opcode.AND_OP~combout\ & \breg|Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[9]~1_combout\,
	datab => \ula_cnt|opcode.AND_OP~combout\,
	datac => \breg|Mux22~19_combout\,
	datad => \ula|Selector22~2_combout\,
	combout => \ula|Selector22~3_combout\);

-- Location: LCCOMB_X59_Y38_N10
\ula|Selector22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~8_combout\ = (\ula|Selector22~7_combout\) # ((\ula|Selector17~0_combout\) # (\ula|Selector22~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Selector22~7_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector22~3_combout\,
	combout => \ula|Selector22~8_combout\);

-- Location: LCCOMB_X59_Y38_N2
\ula|Selector22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~4_combout\ = (\ula|Selector22~8_combout\) # ((\ula|Selector29~9_combout\ & (!\ulaB[3]~5_combout\ & \ula|ShiftRight0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector29~9_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight0~17_combout\,
	datad => \ula|Selector22~8_combout\,
	combout => \ula|Selector22~4_combout\);

-- Location: LCCOMB_X59_Y38_N30
\ula|Selector22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector22~6_combout\ = (\ula|Selector22~0_combout\) # ((\ula|Selector22~1_combout\) # ((\ula|Selector22~5_combout\) # (\ula|Selector22~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector22~0_combout\,
	datab => \ula|Selector22~1_combout\,
	datac => \ula|Selector22~5_combout\,
	datad => \ula|Selector22~4_combout\,
	combout => \ula|Selector22~6_combout\);

-- Location: LCCOMB_X52_Y38_N2
\Add2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~9_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[9]~16_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datac => \pcBranch[9]~18_combout\,
	datad => \pcJalr[9]~16_combout\,
	combout => \Add2~9_combout\);

-- Location: LCFF_X51_Y38_N17
\PC[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[9]~44_combout\,
	sdata => \Add2~9_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(9));

-- Location: LCCOMB_X56_Y32_N2
\gerador_imm|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Mux1~0_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(6) & (!\mem_i|altsyncram_component|auto_generated|q_a\(5) & (\mem_i|altsyncram_component|auto_generated|q_a\(4) & \gerador_imm|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	datad => \gerador_imm|Mux4~0_combout\,
	combout => \gerador_imm|Mux1~0_combout\);

-- Location: LCCOMB_X54_Y34_N14
\gerador_imm|Selector25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector25~1_combout\ = (\gerador_imm|Mux1~0_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(13)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	combout => \gerador_imm|Selector25~1_combout\);

-- Location: LCCOMB_X54_Y34_N6
\gerador_imm|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector22~0_combout\ = (\gerador_imm|Selector25~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(28) & ((\gerador_imm|Selector25~1_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(28),
	datab => \gerador_imm|Selector25~0_combout\,
	datac => \gerador_imm|Selector25~1_combout\,
	datad => \gerador_imm|Selector0~0_combout\,
	combout => \gerador_imm|Selector22~0_combout\);

-- Location: LCCOMB_X52_Y38_N12
\Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~8_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[8]~14_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datab => \pcBranch[8]~16_combout\,
	datac => \pcJalr[8]~14_combout\,
	combout => \Add2~8_combout\);

-- Location: LCFF_X51_Y38_N15
\PC[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[8]~42_combout\,
	sdata => \Add2~8_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(8));

-- Location: LCCOMB_X54_Y34_N0
\gerador_imm|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector25~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(31) & (!\mem_i|altsyncram_component|auto_generated|q_a\(13) & (\gerador_imm|Mux1~0_combout\ & \mem_i|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	datac => \gerador_imm|Mux1~0_combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	combout => \gerador_imm|Selector25~0_combout\);

-- Location: LCCOMB_X54_Y34_N18
\gerador_imm|Selector25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector25~2_combout\ = (\gerador_imm|Selector25~0_combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(25) & ((\gerador_imm|Selector25~1_combout\) # (!\gerador_imm|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(25),
	datab => \gerador_imm|Selector25~0_combout\,
	datac => \gerador_imm|Selector25~1_combout\,
	datad => \gerador_imm|Selector0~0_combout\,
	combout => \gerador_imm|Selector25~2_combout\);

-- Location: LCCOMB_X49_Y38_N8
\pcBranch[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pcBranch[4]~8_combout\ = ((PC(4) $ (\gerador_imm|Selector26~0_combout\ $ (!\pcBranch[3]~7\)))) # (GND)
-- \pcBranch[4]~9\ = CARRY((PC(4) & ((\gerador_imm|Selector26~0_combout\) # (!\pcBranch[3]~7\))) # (!PC(4) & (\gerador_imm|Selector26~0_combout\ & !\pcBranch[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => PC(4),
	datab => \gerador_imm|Selector26~0_combout\,
	datad => VCC,
	cin => \pcBranch[3]~7\,
	combout => \pcBranch[4]~8_combout\,
	cout => \pcBranch[4]~9\);

-- Location: LCCOMB_X52_Y38_N26
\Add2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~7_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[7]~12_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcBranch[7]~14_combout\,
	datac => \pcJalr[7]~12_combout\,
	datad => \contr|Mux2~2_combout\,
	combout => \Add2~7_combout\);

-- Location: LCFF_X51_Y38_N13
\PC[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[7]~40_combout\,
	sdata => \Add2~7_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(7));

-- Location: LCCOMB_X56_Y31_N2
\breg|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux24~1_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(19) & \mem_i|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(19),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux24~1_combout\);

-- Location: LCCOMB_X60_Y27_N24
\breg|XREGS[10][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[10][6]~feeder_combout\ = \Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux25~1_combout\,
	combout => \breg|XREGS[10][6]~feeder_combout\);

-- Location: LCFF_X60_Y27_N25
\breg|XREGS[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[10][6]~feeder_combout\,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][6]~regout\);

-- Location: LCFF_X52_Y28_N31
\breg|XREGS[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][6]~regout\);

-- Location: LCCOMB_X54_Y26_N18
\breg|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & (((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\breg|XREGS[9][6]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|XREGS[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[8][6]~regout\,
	datab => \breg|XREGS[9][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux25~0_combout\);

-- Location: LCCOMB_X53_Y25_N18
\breg|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~1_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|Mux25~0_combout\ & (\breg|XREGS[11][6]~regout\)) # (!\breg|Mux25~0_combout\ & ((\breg|XREGS[10][6]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) 
-- & (((\breg|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][6]~regout\,
	datab => \breg|XREGS[10][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|Mux25~0_combout\,
	combout => \breg|Mux25~1_combout\);

-- Location: LCFF_X52_Y28_N13
\breg|XREGS[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux25~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][6]~regout\);

-- Location: LCCOMB_X51_Y35_N22
\breg|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[6][6]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(15))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|XREGS[4][6]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][6]~regout\,
	datab => \breg|XREGS[4][6]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	combout => \breg|Mux25~12_combout\);

-- Location: LCCOMB_X52_Y28_N12
\breg|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux25~12_combout\ & (\breg|XREGS[7][6]~regout\)) # (!\breg|Mux25~12_combout\ & ((\breg|XREGS[5][6]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datab => \breg|XREGS[7][6]~regout\,
	datac => \breg|XREGS[5][6]~regout\,
	datad => \breg|Mux25~12_combout\,
	combout => \breg|Mux25~13_combout\);

-- Location: LCCOMB_X53_Y28_N18
\breg|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~14_combout\ = (\breg|Mux24~4_combout\ & (((\breg|Mux25~13_combout\) # (!\breg|Mux24~3_combout\)))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][6]~regout\ & (\breg|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][6]~regout\,
	datab => \breg|Mux24~4_combout\,
	datac => \breg|Mux24~3_combout\,
	datad => \breg|Mux25~13_combout\,
	combout => \breg|Mux25~14_combout\);

-- Location: LCCOMB_X57_Y28_N12
\breg|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~15_combout\ = (\breg|Mux24~2_combout\ & ((\breg|Mux25~14_combout\ & ((\breg|XREGS[3][6]~regout\))) # (!\breg|Mux25~14_combout\ & (\breg|XREGS[2][6]~regout\)))) # (!\breg|Mux24~2_combout\ & (((\breg|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][6]~regout\,
	datab => \breg|XREGS[3][6]~regout\,
	datac => \breg|Mux24~2_combout\,
	datad => \breg|Mux25~14_combout\,
	combout => \breg|Mux25~15_combout\);

-- Location: LCCOMB_X57_Y28_N6
\breg|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~16_combout\ = (\breg|Mux24~1_combout\ & (((\breg|Mux24~0_combout\)))) # (!\breg|Mux24~1_combout\ & ((\breg|Mux24~0_combout\ & (\breg|Mux25~11_combout\)) # (!\breg|Mux24~0_combout\ & ((\breg|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux25~11_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux24~0_combout\,
	datad => \breg|Mux25~15_combout\,
	combout => \breg|Mux25~16_combout\);

-- Location: LCCOMB_X57_Y28_N28
\breg|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux25~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux25~16_combout\ & (\breg|Mux25~18_combout\)) # (!\breg|Mux25~16_combout\ & ((\breg|Mux25~1_combout\))))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux25~18_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux25~1_combout\,
	datad => \breg|Mux25~16_combout\,
	combout => \breg|Mux25~19_combout\);

-- Location: LCCOMB_X53_Y36_N8
\ula|Selector25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~1_combout\ = (\breg|Mux25~19_combout\ & ((\ulaB[6]~28_combout\ & (\ula_cnt|opcode.AND_OP~combout\)) # (!\ulaB[6]~28_combout\ & ((\ula_cnt|opcode.XOR_OP~combout\))))) # (!\breg|Mux25~19_combout\ & (((\ulaB[6]~28_combout\ & 
-- \ula_cnt|opcode.XOR_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.AND_OP~combout\,
	datab => \breg|Mux25~19_combout\,
	datac => \ulaB[6]~28_combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector25~1_combout\);

-- Location: LCCOMB_X56_Y39_N28
\ula|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~0_combout\ = (\ula_cnt|opcode.SUB_OP~combout\ & ((\ula|Add1~12_combout\) # ((\ula_cnt|opcode.ADD_OP~combout\ & \ula|Add0~12_combout\)))) # (!\ula_cnt|opcode.SUB_OP~combout\ & (\ula_cnt|opcode.ADD_OP~combout\ & (\ula|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SUB_OP~combout\,
	datab => \ula_cnt|opcode.ADD_OP~combout\,
	datac => \ula|Add0~12_combout\,
	datad => \ula|Add1~12_combout\,
	combout => \ula|Selector25~0_combout\);

-- Location: LCCOMB_X56_Y39_N22
\ula|Selector25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~3_combout\ = (\ula|Selector25~2_combout\) # ((\ula|Selector25~1_combout\) # ((\ula|Selector17~0_combout\) # (\ula|Selector25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector25~2_combout\,
	datab => \ula|Selector25~1_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector25~0_combout\,
	combout => \ula|Selector25~3_combout\);

-- Location: LCCOMB_X56_Y39_N20
\ula|Selector25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~8_combout\ = (\ula_cnt|opcode.SLL_OP~combout\ & (!\ulaB[4]~4_combout\ & (!\ulaB[3]~5_combout\ & \ula|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SLL_OP~combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ula|ShiftLeft0~19_combout\,
	combout => \ula|Selector25~8_combout\);

-- Location: LCCOMB_X57_Y39_N22
\ula|ShiftLeft0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~20_combout\ = (\ulaB[0]~26_combout\) # ((\ulaB[2]~2_combout\) # (\ulaB[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ulaB[2]~2_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X57_Y39_N24
\ula|ShiftRight1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~61_combout\ = (\ulaB[3]~5_combout\ & ((\ula|ShiftLeft0~20_combout\ & (\breg|Mux0~19_combout\)) # (!\ula|ShiftLeft0~20_combout\ & ((\breg|Mux1~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula|ShiftLeft0~20_combout\,
	datac => \breg|Mux0~19_combout\,
	datad => \breg|Mux1~19_combout\,
	combout => \ula|ShiftRight1~61_combout\);

-- Location: LCCOMB_X57_Y39_N18
\ula|ShiftRight1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~62_combout\ = (\ula|ShiftRight1~61_combout\) # ((!\ulaB[3]~5_combout\ & \ula|Selector17~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight1~61_combout\,
	datad => \ula|Selector17~5_combout\,
	combout => \ula|ShiftRight1~62_combout\);

-- Location: LCCOMB_X56_Y39_N14
\ula|Selector25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~9_combout\ = (\ula|Selector25~8_combout\) # ((\ula_cnt|opcode.SRA_OP~combout\ & (\ulaB[4]~4_combout\ & \ula|ShiftRight1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRA_OP~combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula|Selector25~8_combout\,
	datad => \ula|ShiftRight1~62_combout\,
	combout => \ula|Selector25~9_combout\);

-- Location: LCCOMB_X56_Y39_N24
\ula|Selector25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~4_combout\ = (!\ulaB[3]~5_combout\ & ((\ulaB[2]~2_combout\ & (\ula|ShiftRight0~24_combout\)) # (!\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula|ShiftRight0~24_combout\,
	datac => \ulaB[2]~2_combout\,
	datad => \ula|ShiftRight0~20_combout\,
	combout => \ula|Selector25~4_combout\);

-- Location: LCCOMB_X56_Y39_N26
\ula|Selector25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~5_combout\ = (\ulaB[3]~5_combout\ & ((\ulaB[2]~2_combout\ & ((\ula|ShiftRight0~28_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight0~22_combout\,
	datad => \ula|ShiftRight0~28_combout\,
	combout => \ula|Selector25~5_combout\);

-- Location: LCCOMB_X56_Y39_N16
\ula|Selector25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~6_combout\ = (\ula|Selector31~11_combout\ & (!\ulaB[4]~4_combout\ & ((\ula|Selector25~4_combout\) # (\ula|Selector25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector31~11_combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula|Selector25~4_combout\,
	datad => \ula|Selector25~5_combout\,
	combout => \ula|Selector25~6_combout\);

-- Location: LCCOMB_X57_Y39_N8
\ula|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~42_combout\ = (\ulaB[3]~5_combout\ & (!\ulaB[1]~3_combout\ & (\ula|ShiftRight0~4_combout\))) # (!\ulaB[3]~5_combout\ & (((\ula|ShiftRight0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight0~4_combout\,
	datad => \ula|ShiftRight0~26_combout\,
	combout => \ula|ShiftRight0~42_combout\);

-- Location: LCCOMB_X57_Y39_N30
\ula|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~43_combout\ = (\ulaB[2]~2_combout\ & (!\ulaB[3]~5_combout\ & ((\ula|ShiftRight0~30_combout\)))) # (!\ulaB[2]~2_combout\ & (((\ula|ShiftRight0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight0~42_combout\,
	datad => \ula|ShiftRight0~30_combout\,
	combout => \ula|ShiftRight0~43_combout\);

-- Location: LCCOMB_X56_Y39_N18
\ula|Selector25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~7_combout\ = (\ula|Selector25~6_combout\) # ((\ula_cnt|opcode.SRL_OP~combout\ & (\ulaB[4]~4_combout\ & \ula|ShiftRight0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRL_OP~combout\,
	datab => \ulaB[4]~4_combout\,
	datac => \ula|Selector25~6_combout\,
	datad => \ula|ShiftRight0~43_combout\,
	combout => \ula|Selector25~7_combout\);

-- Location: LCCOMB_X56_Y39_N12
\ula|Selector25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector25~10_combout\ = (\ula|Selector25~3_combout\) # ((\ula|ShiftRight1~44_combout\ & ((\ula|Selector25~9_combout\) # (\ula|Selector25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~44_combout\,
	datab => \ula|Selector25~3_combout\,
	datac => \ula|Selector25~9_combout\,
	datad => \ula|Selector25~7_combout\,
	combout => \ula|Selector25~10_combout\);

-- Location: LCCOMB_X52_Y38_N28
\Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[6]~10_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[6]~12_combout\,
	datac => \pcJalr[6]~10_combout\,
	datad => \contr|Mux2~2_combout\,
	combout => \Add2~6_combout\);

-- Location: LCFF_X51_Y38_N11
\PC[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[6]~38_combout\,
	sdata => \Add2~6_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(6));

-- Location: LCCOMB_X60_Y25_N16
\breg|Decoder0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Decoder0~57_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(11) & (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\mem_i|altsyncram_component|auto_generated|q_a\(10) & \breg|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	datad => \breg|Decoder0~20_combout\,
	combout => \breg|Decoder0~57_combout\);

-- Location: LCFF_X53_Y33_N1
\breg|XREGS[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[14][2]~regout\);

-- Location: LCFF_X59_Y28_N23
\breg|XREGS[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[12][2]~regout\);

-- Location: LCCOMB_X59_Y28_N22
\breg|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[13][2]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(21))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|XREGS[12][2]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|XREGS[12][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Mux61~17_combout\);

-- Location: LCCOMB_X59_Y28_N12
\breg|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux61~17_combout\ & ((\breg|XREGS[15][2]~regout\))) # (!\breg|Mux61~17_combout\ & (\breg|XREGS[14][2]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[14][2]~regout\,
	datac => \breg|XREGS[15][2]~regout\,
	datad => \breg|Mux61~17_combout\,
	combout => \breg|Mux61~18_combout\);

-- Location: LCFF_X51_Y28_N31
\breg|XREGS[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][2]~regout\);

-- Location: LCCOMB_X51_Y28_N30
\breg|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~2_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][2]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][2]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[18][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux61~2_combout\);

-- Location: LCFF_X50_Y28_N23
\breg|XREGS[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[30][2]~regout\);

-- Location: LCCOMB_X50_Y28_N22
\breg|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~3_combout\ = (\breg|Mux61~2_combout\ & (((\breg|XREGS[30][2]~regout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|Mux61~2_combout\ & (\breg|XREGS[26][2]~regout\ & 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[26][2]~regout\,
	datab => \breg|Mux61~2_combout\,
	datac => \breg|XREGS[30][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux61~3_combout\);

-- Location: LCFF_X52_Y26_N1
\breg|XREGS[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[31][2]~regout\);

-- Location: LCFF_X52_Y26_N3
\breg|XREGS[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][2]~regout\);

-- Location: LCCOMB_X52_Y26_N2
\breg|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[23][2]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[19][2]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[19][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux61~9_combout\);

-- Location: LCCOMB_X52_Y26_N0
\breg|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux61~9_combout\ & ((\breg|XREGS[31][2]~regout\))) # (!\breg|Mux61~9_combout\ & (\breg|XREGS[27][2]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux61~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[27][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[31][2]~regout\,
	datad => \breg|Mux61~9_combout\,
	combout => \breg|Mux61~10_combout\);

-- Location: LCCOMB_X51_Y31_N0
\breg|XREGS[29][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[29][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[29][2]~feeder_combout\);

-- Location: LCFF_X51_Y31_N1
\breg|XREGS[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[29][2]~feeder_combout\,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][2]~regout\);

-- Location: LCFF_X51_Y32_N5
\breg|XREGS[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][2]~regout\);

-- Location: LCFF_X51_Y32_N23
\breg|XREGS[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][2]~regout\);

-- Location: LCCOMB_X51_Y32_N22
\breg|Mux61~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][2]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[17][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux61~4_combout\);

-- Location: LCCOMB_X51_Y32_N4
\breg|Mux61~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux61~4_combout\ & (\breg|XREGS[29][2]~regout\)) # (!\breg|Mux61~4_combout\ & ((\breg|XREGS[21][2]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[29][2]~regout\,
	datac => \breg|XREGS[21][2]~regout\,
	datad => \breg|Mux61~4_combout\,
	combout => \breg|Mux61~5_combout\);

-- Location: LCFF_X61_Y30_N1
\breg|XREGS[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][2]~regout\);

-- Location: LCFF_X54_Y31_N17
\breg|XREGS[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][2]~regout\);

-- Location: LCFF_X54_Y31_N23
\breg|XREGS[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][2]~regout\);

-- Location: LCCOMB_X54_Y31_N22
\breg|Mux61~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][2]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][2]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[16][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux61~6_combout\);

-- Location: LCCOMB_X54_Y31_N16
\breg|Mux61~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux61~6_combout\ & ((\breg|XREGS[28][2]~regout\))) # (!\breg|Mux61~6_combout\ & (\breg|XREGS[20][2]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[20][2]~regout\,
	datac => \breg|XREGS[28][2]~regout\,
	datad => \breg|Mux61~6_combout\,
	combout => \breg|Mux61~7_combout\);

-- Location: LCCOMB_X54_Y32_N26
\breg|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|Mux61~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux61~5_combout\,
	datad => \breg|Mux61~7_combout\,
	combout => \breg|Mux61~8_combout\);

-- Location: LCCOMB_X54_Y32_N4
\breg|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux61~8_combout\ & ((\breg|Mux61~10_combout\))) # (!\breg|Mux61~8_combout\ & (\breg|Mux61~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|Mux61~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|Mux61~3_combout\,
	datac => \breg|Mux61~10_combout\,
	datad => \breg|Mux61~8_combout\,
	combout => \breg|Mux61~11_combout\);

-- Location: LCCOMB_X49_Y32_N14
\breg|XREGS[3][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[3][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[3][2]~feeder_combout\);

-- Location: LCFF_X49_Y32_N15
\breg|XREGS[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[3][2]~feeder_combout\,
	ena => \breg|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[3][2]~regout\);

-- Location: LCFF_X50_Y32_N5
\breg|XREGS[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[2][2]~regout\);

-- Location: LCFF_X50_Y32_N3
\breg|XREGS[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[1][2]~regout\);

-- Location: LCFF_X54_Y32_N9
\breg|XREGS[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[7][2]~regout\);

-- Location: LCFF_X54_Y32_N19
\breg|XREGS[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[4][2]~regout\);

-- Location: LCCOMB_X54_Y32_N18
\breg|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[5][2]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[4][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[4][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux61~12_combout\);

-- Location: LCCOMB_X54_Y32_N8
\breg|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux61~12_combout\ & ((\breg|XREGS[7][2]~regout\))) # (!\breg|Mux61~12_combout\ & (\breg|XREGS[6][2]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[7][2]~regout\,
	datad => \breg|Mux61~12_combout\,
	combout => \breg|Mux61~13_combout\);

-- Location: LCCOMB_X50_Y32_N28
\breg|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~14_combout\ = (\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\ & ((\breg|Mux61~13_combout\))) # (!\breg|Mux58~8_combout\ & (\breg|XREGS[1][2]~regout\)))) # (!\breg|Mux58~7_combout\ & (((\breg|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~7_combout\,
	datab => \breg|XREGS[1][2]~regout\,
	datac => \breg|Mux58~8_combout\,
	datad => \breg|Mux61~13_combout\,
	combout => \breg|Mux61~14_combout\);

-- Location: LCCOMB_X50_Y32_N6
\breg|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~15_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux61~14_combout\ & (\breg|XREGS[3][2]~regout\)) # (!\breg|Mux61~14_combout\ & ((\breg|XREGS[2][2]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~6_combout\,
	datab => \breg|XREGS[3][2]~regout\,
	datac => \breg|XREGS[2][2]~regout\,
	datad => \breg|Mux61~14_combout\,
	combout => \breg|Mux61~15_combout\);

-- Location: LCCOMB_X54_Y32_N2
\breg|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~16_combout\ = (\breg|Mux58~4_combout\ & (\breg|Mux58~5_combout\)) # (!\breg|Mux58~4_combout\ & ((\breg|Mux58~5_combout\ & (\breg|Mux61~11_combout\)) # (!\breg|Mux58~5_combout\ & ((\breg|Mux61~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux58~4_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux61~11_combout\,
	datad => \breg|Mux61~15_combout\,
	combout => \breg|Mux61~16_combout\);

-- Location: LCCOMB_X54_Y32_N20
\breg|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux61~19_combout\ = (\breg|Mux58~4_combout\ & ((\breg|Mux61~16_combout\ & ((\breg|Mux61~18_combout\))) # (!\breg|Mux61~16_combout\ & (\breg|Mux61~1_combout\)))) # (!\breg|Mux58~4_combout\ & (((\breg|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux61~1_combout\,
	datab => \breg|Mux58~4_combout\,
	datac => \breg|Mux61~18_combout\,
	datad => \breg|Mux61~16_combout\,
	combout => \breg|Mux61~19_combout\);

-- Location: LCCOMB_X54_Y32_N28
\gerador_imm|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector28~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(9) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22) & \gerador_imm|WideOr4~combout\)) # (!\gerador_imm|imm32~0_combout\))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(9) & (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\gerador_imm|WideOr4~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \gerador_imm|imm32~0_combout\,
	datad => \gerador_imm|WideOr4~combout\,
	combout => \gerador_imm|Selector28~0_combout\);

-- Location: LCCOMB_X54_Y32_N6
\ulaB[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[2]~2_combout\ = (\contr|Mux7~1_combout\ & ((\gerador_imm|Selector28~0_combout\))) # (!\contr|Mux7~1_combout\ & (\breg|Mux61~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \breg|Mux61~19_combout\,
	datad => \gerador_imm|Selector28~0_combout\,
	combout => \ulaB[2]~2_combout\);

-- Location: LCCOMB_X57_Y38_N22
\ula|ShiftLeft0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~16_combout\ = (\ulaB[2]~2_combout\ & (!\ulaB[1]~3_combout\ & ((\ula|ShiftLeft0~5_combout\)))) # (!\ulaB[2]~2_combout\ & (((\ula|ShiftLeft0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftLeft0~15_combout\,
	datad => \ula|ShiftLeft0~5_combout\,
	combout => \ula|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X57_Y36_N26
\ula|Selector26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~4_combout\ = (\breg|Mux26~19_combout\ & ((\ula_cnt|opcode.OR_OP~combout\) # (\ula_cnt|opcode.XOR_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux26~19_combout\,
	datab => \ula_cnt|opcode.OR_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector26~4_combout\);

-- Location: LCCOMB_X59_Y36_N24
\ula|Selector26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~3_combout\ = (\ula_cnt|opcode.OR_OP~combout\) # ((\breg|Mux26~19_combout\ & (\ula_cnt|opcode.AND_OP~combout\)) # (!\breg|Mux26~19_combout\ & ((\ula_cnt|opcode.XOR_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.OR_OP~combout\,
	datab => \breg|Mux26~19_combout\,
	datac => \ula_cnt|opcode.AND_OP~combout\,
	datad => \ula_cnt|opcode.XOR_OP~combout\,
	combout => \ula|Selector26~3_combout\);

-- Location: LCCOMB_X56_Y38_N6
\ula|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~2_combout\ = (\ula_cnt|opcode.ADD_OP~combout\ & ((\ula|Add0~10_combout\) # ((\ula_cnt|opcode.SUB_OP~combout\ & \ula|Add1~10_combout\)))) # (!\ula_cnt|opcode.ADD_OP~combout\ & (\ula_cnt|opcode.SUB_OP~combout\ & (\ula|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.ADD_OP~combout\,
	datab => \ula_cnt|opcode.SUB_OP~combout\,
	datac => \ula|Add1~10_combout\,
	datad => \ula|Add0~10_combout\,
	combout => \ula|Selector26~2_combout\);

-- Location: LCCOMB_X56_Y38_N8
\ula|Selector26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~5_combout\ = (\ula|Selector26~2_combout\) # ((\ulaB[5]~27_combout\ & ((\ula|Selector26~3_combout\))) # (!\ulaB[5]~27_combout\ & (\ula|Selector26~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[5]~27_combout\,
	datab => \ula|Selector26~4_combout\,
	datac => \ula|Selector26~3_combout\,
	datad => \ula|Selector26~2_combout\,
	combout => \ula|Selector26~5_combout\);

-- Location: LCCOMB_X56_Y38_N20
\ula|Selector26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~6_combout\ = (\ula|Selector26~5_combout\) # ((\ula|Selector17~0_combout\) # ((\ula|Selector27~9_combout\ & \ula|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector27~9_combout\,
	datab => \ula|ShiftLeft0~16_combout\,
	datac => \ula|Selector26~5_combout\,
	datad => \ula|Selector17~0_combout\,
	combout => \ula|Selector26~6_combout\);

-- Location: LCCOMB_X58_Y31_N6
\ula|ShiftRight0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~8_combout\ = (\ulaB[0]~26_combout\ & (\breg|Mux25~19_combout\)) # (!\ulaB[0]~26_combout\ & ((\breg|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datab => \breg|Mux25~19_combout\,
	datad => \breg|Mux26~19_combout\,
	combout => \ula|ShiftRight0~8_combout\);

-- Location: LCCOMB_X58_Y31_N16
\ula|ShiftRight1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~40_combout\ = (\ula|ShiftRight1~39_combout\) # ((!\ulaB[1]~3_combout\ & \ula|ShiftRight0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~39_combout\,
	datab => \ulaB[1]~3_combout\,
	datad => \ula|ShiftRight0~8_combout\,
	combout => \ula|ShiftRight1~40_combout\);

-- Location: LCCOMB_X57_Y38_N6
\ula|ShiftRight1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~58_combout\ = (\ulaB[0]~26_combout\ & ((\ula|ShiftRight0~9_combout\))) # (!\ulaB[0]~26_combout\ & (\ula|ShiftRight1~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[0]~26_combout\,
	datac => \ula|ShiftRight1~33_combout\,
	datad => \ula|ShiftRight0~9_combout\,
	combout => \ula|ShiftRight1~58_combout\);

-- Location: LCCOMB_X57_Y38_N0
\ula|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~0_combout\ = (\ulaB[2]~2_combout\ & ((\ula|ShiftRight1~58_combout\))) # (!\ulaB[2]~2_combout\ & (\ula|ShiftRight1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[2]~2_combout\,
	datac => \ula|ShiftRight1~40_combout\,
	datad => \ula|ShiftRight1~58_combout\,
	combout => \ula|Selector26~0_combout\);

-- Location: LCCOMB_X56_Y38_N0
\ula|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~1_combout\ = (\ula|Selector17~1_combout\ & ((\ulaB[3]~5_combout\ & (\ula|Selector18~0_combout\)) # (!\ulaB[3]~5_combout\ & ((\ula|Selector26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[3]~5_combout\,
	datab => \ula|Selector18~0_combout\,
	datac => \ula|Selector26~0_combout\,
	datad => \ula|Selector17~1_combout\,
	combout => \ula|Selector26~1_combout\);

-- Location: LCCOMB_X56_Y38_N22
\ula|Selector26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector26~8_combout\ = (\ula|Selector26~7_combout\) # ((\ula|Selector26~6_combout\) # (\ula|Selector26~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector26~7_combout\,
	datac => \ula|Selector26~6_combout\,
	datad => \ula|Selector26~1_combout\,
	combout => \ula|Selector26~8_combout\);

-- Location: LCCOMB_X52_Y38_N30
\Add2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~5_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[5]~8_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcBranch[5]~10_combout\,
	datac => \pcJalr[5]~8_combout\,
	datad => \contr|Mux2~2_combout\,
	combout => \Add2~5_combout\);

-- Location: LCFF_X51_Y38_N9
\PC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[5]~36_combout\,
	sdata => \Add2~5_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(5));

-- Location: LCCOMB_X57_Y32_N28
\gerador_imm|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector26~0_combout\ = (\gerador_imm|imm32~0_combout\ & (\mem_i|altsyncram_component|auto_generated|q_a\(24) & (\gerador_imm|WideOr4~combout\))) # (!\gerador_imm|imm32~0_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(11)) # 
-- ((\mem_i|altsyncram_component|auto_generated|q_a\(24) & \gerador_imm|WideOr4~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|imm32~0_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datac => \gerador_imm|WideOr4~combout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	combout => \gerador_imm|Selector26~0_combout\);

-- Location: LCCOMB_X52_Y38_N4
\Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[4]~6_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datac => \pcBranch[4]~8_combout\,
	datad => \pcJalr[4]~6_combout\,
	combout => \Add2~4_combout\);

-- Location: LCFF_X51_Y38_N7
\PC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[4]~34_combout\,
	sdata => \Add2~4_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(4));

-- Location: LCCOMB_X56_Y30_N20
\breg|Mux58~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux58~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(24)) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & \mem_i|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux58~5_combout\);

-- Location: LCCOMB_X52_Y32_N0
\breg|Mux62~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~14_combout\ = (\breg|Mux58~7_combout\ & (\breg|XREGS[1][1]~regout\ & !\breg|Mux58~8_combout\)) # (!\breg|Mux58~7_combout\ & ((\breg|Mux58~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|XREGS[1][1]~regout\,
	datac => \breg|Mux58~7_combout\,
	datad => \breg|Mux58~8_combout\,
	combout => \breg|Mux62~14_combout\);

-- Location: LCFF_X51_Y30_N17
\breg|XREGS[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[5][1]~regout\);

-- Location: LCCOMB_X51_Y30_N16
\breg|Mux62~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~15_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|XREGS[7][1]~regout\) # ((!\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|XREGS[5][1]~regout\ & \mem_i|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[7][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[5][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux62~15_combout\);

-- Location: LCCOMB_X51_Y30_N30
\breg|Mux62~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~16_combout\ = (\breg|Mux58~8_combout\ & ((\breg|XREGS[4][1]~regout\) # (\breg|Mux62~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|XREGS[4][1]~regout\,
	datac => \breg|Mux62~15_combout\,
	datad => \breg|Mux58~8_combout\,
	combout => \breg|Mux62~16_combout\);

-- Location: LCCOMB_X51_Y30_N28
\breg|Mux62~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~17_combout\ = (\breg|Mux62~16_combout\ & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux62~15_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[6][1]~regout\) # 
-- (!\breg|Mux62~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[6][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Mux62~15_combout\,
	datad => \breg|Mux62~16_combout\,
	combout => \breg|Mux62~17_combout\);

-- Location: LCCOMB_X51_Y30_N2
\breg|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~18_combout\ = (\breg|Mux58~6_combout\ & ((\breg|Mux62~17_combout\ & (\breg|XREGS[3][1]~regout\)) # (!\breg|Mux62~17_combout\ & ((\breg|XREGS[2][1]~regout\))))) # (!\breg|Mux58~6_combout\ & (((\breg|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[3][1]~regout\,
	datab => \breg|Mux58~6_combout\,
	datac => \breg|XREGS[2][1]~regout\,
	datad => \breg|Mux62~17_combout\,
	combout => \breg|Mux62~18_combout\);

-- Location: LCFF_X52_Y27_N5
\breg|XREGS[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[10][1]~regout\);

-- Location: LCCOMB_X58_Y35_N28
\breg|XREGS[9][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[9][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[9][1]~feeder_combout\);

-- Location: LCFF_X58_Y35_N29
\breg|XREGS[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[9][1]~feeder_combout\,
	ena => \breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[9][1]~regout\);

-- Location: LCFF_X53_Y27_N25
\breg|XREGS[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[8][1]~regout\);

-- Location: LCCOMB_X53_Y27_N24
\breg|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~19_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\mem_i|altsyncram_component|auto_generated|q_a\(20))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (\breg|XREGS[9][1]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|XREGS[8][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|XREGS[9][1]~regout\,
	datac => \breg|XREGS[8][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	combout => \breg|Mux62~19_combout\);

-- Location: LCCOMB_X52_Y27_N4
\breg|Mux62~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~20_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\breg|Mux62~19_combout\ & (\breg|XREGS[11][1]~regout\)) # (!\breg|Mux62~19_combout\ & ((\breg|XREGS[10][1]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (((\breg|Mux62~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[11][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|XREGS[10][1]~regout\,
	datad => \breg|Mux62~19_combout\,
	combout => \breg|Mux62~20_combout\);

-- Location: LCCOMB_X53_Y30_N20
\breg|Mux62~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~26_combout\ = (!\mem_i|altsyncram_component|auto_generated|q_a\(24) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|Mux62~20_combout\) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	datad => \breg|Mux62~20_combout\,
	combout => \breg|Mux62~26_combout\);

-- Location: LCCOMB_X52_Y32_N24
\breg|Mux62~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~22_combout\ = (\breg|Mux62~26_combout\ & ((\breg|Mux62~21_combout\) # ((!\breg|Mux62~14_combout\ & \breg|Mux62~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux62~21_combout\,
	datab => \breg|Mux62~14_combout\,
	datac => \breg|Mux62~18_combout\,
	datad => \breg|Mux62~26_combout\,
	combout => \breg|Mux62~22_combout\);

-- Location: LCFF_X51_Y34_N23
\breg|XREGS[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[29][1]~regout\);

-- Location: LCFF_X51_Y32_N21
\breg|XREGS[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[21][1]~regout\);

-- Location: LCFF_X51_Y32_N7
\breg|XREGS[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[17][1]~regout\);

-- Location: LCCOMB_X51_Y32_N6
\breg|Mux62~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & (((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|XREGS[25][1]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[17][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[25][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[17][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux62~4_combout\);

-- Location: LCCOMB_X51_Y32_N20
\breg|Mux62~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux62~4_combout\ & (\breg|XREGS[29][1]~regout\)) # (!\breg|Mux62~4_combout\ & ((\breg|XREGS[21][1]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[29][1]~regout\,
	datac => \breg|XREGS[21][1]~regout\,
	datad => \breg|Mux62~4_combout\,
	combout => \breg|Mux62~5_combout\);

-- Location: LCFF_X52_Y26_N27
\breg|XREGS[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[19][1]~regout\);

-- Location: LCCOMB_X52_Y26_N26
\breg|Mux62~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|XREGS[23][1]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[19][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[23][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[19][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux62~11_combout\);

-- Location: LCCOMB_X52_Y26_N6
\breg|Mux62~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux62~11_combout\ & (\breg|XREGS[31][1]~regout\)) # (!\breg|Mux62~11_combout\ & ((\breg|XREGS[27][1]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & (((\breg|Mux62~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|XREGS[27][1]~regout\,
	datad => \breg|Mux62~11_combout\,
	combout => \breg|Mux62~12_combout\);

-- Location: LCCOMB_X61_Y30_N4
\breg|XREGS[20][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[20][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[20][1]~feeder_combout\);

-- Location: LCFF_X61_Y30_N5
\breg|XREGS[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[20][1]~feeder_combout\,
	ena => \breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[20][1]~regout\);

-- Location: LCFF_X54_Y31_N21
\breg|XREGS[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[28][1]~regout\);

-- Location: LCCOMB_X61_Y30_N22
\breg|XREGS[24][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[24][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[24][1]~feeder_combout\);

-- Location: LCFF_X61_Y30_N23
\breg|XREGS[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[24][1]~feeder_combout\,
	ena => \breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[24][1]~regout\);

-- Location: LCFF_X54_Y31_N31
\breg|XREGS[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[16][1]~regout\);

-- Location: LCCOMB_X54_Y31_N30
\breg|Mux62~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|XREGS[24][1]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(22))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|XREGS[16][1]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|XREGS[24][1]~regout\,
	datac => \breg|XREGS[16][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|Mux62~8_combout\);

-- Location: LCCOMB_X54_Y31_N26
\breg|Mux62~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|Mux62~8_combout\ & ((\breg|XREGS[28][1]~regout\))) # (!\breg|Mux62~8_combout\ & (\breg|XREGS[20][1]~regout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) 
-- & (((\breg|Mux62~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|XREGS[20][1]~regout\,
	datac => \breg|XREGS[28][1]~regout\,
	datad => \breg|Mux62~8_combout\,
	combout => \breg|Mux62~9_combout\);

-- Location: LCCOMB_X50_Y29_N16
\breg|XREGS[26][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][1]~feeder_combout\ = \Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux30~1_combout\,
	combout => \breg|XREGS[26][1]~feeder_combout\);

-- Location: LCFF_X50_Y29_N17
\breg|XREGS[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][1]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][1]~regout\);

-- Location: LCFF_X50_Y25_N29
\breg|XREGS[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux30~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[18][1]~regout\);

-- Location: LCCOMB_X50_Y25_N28
\breg|Mux62~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(22) & ((\breg|XREGS[22][1]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(23))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|XREGS[18][1]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[22][1]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|XREGS[18][1]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|Mux62~6_combout\);

-- Location: LCCOMB_X58_Y25_N4
\breg|Mux62~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(23) & ((\breg|Mux62~6_combout\ & (\breg|XREGS[30][1]~regout\)) # (!\breg|Mux62~6_combout\ & ((\breg|XREGS[26][1]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(23) 
-- & (((\breg|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][1]~regout\,
	datab => \breg|XREGS[26][1]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|Mux62~6_combout\,
	combout => \breg|Mux62~7_combout\);

-- Location: LCCOMB_X59_Y32_N0
\breg|Mux62~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & (\mem_i|altsyncram_component|auto_generated|q_a\(21))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\mem_i|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|Mux62~7_combout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\breg|Mux62~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|Mux62~9_combout\,
	datad => \breg|Mux62~7_combout\,
	combout => \breg|Mux62~10_combout\);

-- Location: LCCOMB_X59_Y32_N6
\breg|Mux62~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(20) & ((\breg|Mux62~10_combout\ & ((\breg|Mux62~12_combout\))) # (!\breg|Mux62~10_combout\ & (\breg|Mux62~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\breg|Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Mux62~5_combout\,
	datac => \breg|Mux62~12_combout\,
	datad => \breg|Mux62~10_combout\,
	combout => \breg|Mux62~13_combout\);

-- Location: LCCOMB_X59_Y32_N28
\breg|Mux62~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux62~25_combout\ = (\breg|Mux58~5_combout\ & ((\breg|Mux62~22_combout\ & (\breg|Mux62~24_combout\)) # (!\breg|Mux62~22_combout\ & ((\breg|Mux62~13_combout\))))) # (!\breg|Mux58~5_combout\ & (((\breg|Mux62~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux62~24_combout\,
	datab => \breg|Mux58~5_combout\,
	datac => \breg|Mux62~22_combout\,
	datad => \breg|Mux62~13_combout\,
	combout => \breg|Mux62~25_combout\);

-- Location: LCCOMB_X56_Y37_N22
\Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = (\contr|Mux4~1_combout\ & ((\gerador_imm|Selector28~0_combout\) # ((\contr|Mux5~3_combout\)))) # (!\contr|Mux4~1_combout\ & (((!\contr|Mux5~3_combout\ & \ula|Selector29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Selector28~0_combout\,
	datab => \contr|Mux4~1_combout\,
	datac => \contr|Mux5~3_combout\,
	datad => \ula|Selector29~11_combout\,
	combout => \Mux29~0_combout\);

-- Location: LCCOMB_X50_Y29_N30
\Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = (\contr|Mux5~3_combout\ & ((\Mux29~0_combout\ & (\pcOld[2]~0_combout\)) # (!\Mux29~0_combout\ & ((\mem_d|altsyncram_component|auto_generated|q_a\(2)))))) # (!\contr|Mux5~3_combout\ & (((\Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux5~3_combout\,
	datab => \pcOld[2]~0_combout\,
	datac => \mem_d|altsyncram_component|auto_generated|q_a\(2),
	datad => \Mux29~0_combout\,
	combout => \Mux29~1_combout\);

-- Location: LCFF_X59_Y28_N13
\breg|XREGS[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[15][2]~regout\);

-- Location: LCCOMB_X50_Y35_N2
\breg|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~17_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|XREGS[14][2]~regout\)) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\breg|XREGS[12][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[14][2]~regout\,
	datab => \breg|XREGS[12][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux29~17_combout\);

-- Location: LCCOMB_X50_Y35_N8
\breg|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~18_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux29~17_combout\ & ((\breg|XREGS[15][2]~regout\))) # (!\breg|Mux29~17_combout\ & (\breg|XREGS[13][2]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[13][2]~regout\,
	datab => \breg|XREGS[15][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|Mux29~17_combout\,
	combout => \breg|Mux29~18_combout\);

-- Location: LCCOMB_X61_Y30_N12
\breg|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~6_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|XREGS[24][2]~regout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(17))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|XREGS[16][2]~regout\ & !\mem_i|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[24][2]~regout\,
	datab => \breg|XREGS[16][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Mux29~6_combout\);

-- Location: LCCOMB_X61_Y30_N0
\breg|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~7_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & ((\breg|Mux29~6_combout\ & (\breg|XREGS[28][2]~regout\)) # (!\breg|Mux29~6_combout\ & ((\breg|XREGS[20][2]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) 
-- & (((\breg|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[28][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|XREGS[20][2]~regout\,
	datad => \breg|Mux29~6_combout\,
	combout => \breg|Mux29~7_combout\);

-- Location: LCCOMB_X50_Y29_N4
\breg|XREGS[26][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[26][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[26][2]~feeder_combout\);

-- Location: LCFF_X50_Y29_N5
\breg|XREGS[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[26][2]~feeder_combout\,
	ena => \breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[26][2]~regout\);

-- Location: LCFF_X50_Y28_N1
\breg|XREGS[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[22][2]~regout\);

-- Location: LCCOMB_X50_Y28_N0
\breg|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~4_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[22][2]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[18][2]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|XREGS[18][2]~regout\,
	datac => \breg|XREGS[22][2]~regout\,
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux29~4_combout\);

-- Location: LCCOMB_X50_Y29_N8
\breg|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~5_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux29~4_combout\ & (\breg|XREGS[30][2]~regout\)) # (!\breg|Mux29~4_combout\ & ((\breg|XREGS[26][2]~regout\))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(18) 
-- & (((\breg|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[30][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|XREGS[26][2]~regout\,
	datad => \breg|Mux29~4_combout\,
	combout => \breg|Mux29~5_combout\);

-- Location: LCCOMB_X51_Y31_N14
\breg|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~8_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(16) & ((\mem_i|altsyncram_component|auto_generated|q_a\(15)) # ((\breg|Mux29~5_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (\breg|Mux29~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux29~7_combout\,
	datad => \breg|Mux29~5_combout\,
	combout => \breg|Mux29~8_combout\);

-- Location: LCFF_X50_Y33_N23
\breg|XREGS[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[27][2]~regout\);

-- Location: LCFF_X51_Y26_N15
\breg|XREGS[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Mux29~1_combout\,
	sload => VCC,
	ena => \breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[23][2]~regout\);

-- Location: LCCOMB_X51_Y26_N22
\breg|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~9_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(17) & (((\breg|XREGS[23][2]~regout\) # (\mem_i|altsyncram_component|auto_generated|q_a\(18))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(17) & (\breg|XREGS[19][2]~regout\ 
-- & ((!\mem_i|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[19][2]~regout\,
	datab => \breg|XREGS[23][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|Mux29~9_combout\);

-- Location: LCCOMB_X50_Y33_N26
\breg|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~10_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(18) & ((\breg|Mux29~9_combout\ & (\breg|XREGS[31][2]~regout\)) # (!\breg|Mux29~9_combout\ & ((\breg|XREGS[27][2]~regout\))))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(18) & (((\breg|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[31][2]~regout\,
	datab => \breg|XREGS[27][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|Mux29~9_combout\,
	combout => \breg|Mux29~10_combout\);

-- Location: LCCOMB_X51_Y31_N24
\breg|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~11_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux29~8_combout\ & ((\breg|Mux29~10_combout\))) # (!\breg|Mux29~8_combout\ & (\breg|Mux29~3_combout\)))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\breg|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux29~3_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|Mux29~8_combout\,
	datad => \breg|Mux29~10_combout\,
	combout => \breg|Mux29~11_combout\);

-- Location: LCCOMB_X50_Y29_N18
\breg|XREGS[6][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|XREGS[6][2]~feeder_combout\ = \Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux29~1_combout\,
	combout => \breg|XREGS[6][2]~feeder_combout\);

-- Location: LCFF_X50_Y29_N19
\breg|XREGS[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \breg|XREGS[6][2]~feeder_combout\,
	ena => \breg|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|XREGS[6][2]~regout\);

-- Location: LCCOMB_X51_Y29_N2
\breg|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~12_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\mem_i|altsyncram_component|auto_generated|q_a\(16))))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\mem_i|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|XREGS[6][2]~regout\))) # (!\mem_i|altsyncram_component|auto_generated|q_a\(16) & (\breg|XREGS[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[4][2]~regout\,
	datab => \breg|XREGS[6][2]~regout\,
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|Mux29~12_combout\);

-- Location: LCCOMB_X50_Y32_N24
\breg|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~13_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(15) & ((\breg|Mux29~12_combout\ & ((\breg|XREGS[7][2]~regout\))) # (!\breg|Mux29~12_combout\ & (\breg|XREGS[5][2]~regout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(15) & (((\breg|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[5][2]~regout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	datac => \breg|XREGS[7][2]~regout\,
	datad => \breg|Mux29~12_combout\,
	combout => \breg|Mux29~13_combout\);

-- Location: LCCOMB_X50_Y32_N14
\breg|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~14_combout\ = (\breg|Mux24~3_combout\ & ((\breg|Mux24~4_combout\ & ((\breg|Mux29~13_combout\))) # (!\breg|Mux24~4_combout\ & (\breg|XREGS[1][2]~regout\)))) # (!\breg|Mux24~3_combout\ & (((\breg|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[1][2]~regout\,
	datab => \breg|Mux24~3_combout\,
	datac => \breg|Mux29~13_combout\,
	datad => \breg|Mux24~4_combout\,
	combout => \breg|Mux29~14_combout\);

-- Location: LCCOMB_X50_Y32_N0
\breg|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~15_combout\ = (\breg|Mux29~14_combout\ & (((\breg|XREGS[3][2]~regout\) # (!\breg|Mux24~2_combout\)))) # (!\breg|Mux29~14_combout\ & (\breg|XREGS[2][2]~regout\ & ((\breg|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|XREGS[2][2]~regout\,
	datab => \breg|XREGS[3][2]~regout\,
	datac => \breg|Mux29~14_combout\,
	datad => \breg|Mux24~2_combout\,
	combout => \breg|Mux29~15_combout\);

-- Location: LCCOMB_X51_Y31_N30
\breg|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~16_combout\ = (\breg|Mux24~0_combout\ & ((\breg|Mux24~1_combout\) # ((\breg|Mux29~11_combout\)))) # (!\breg|Mux24~0_combout\ & (!\breg|Mux24~1_combout\ & ((\breg|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux24~0_combout\,
	datab => \breg|Mux24~1_combout\,
	datac => \breg|Mux29~11_combout\,
	datad => \breg|Mux29~15_combout\,
	combout => \breg|Mux29~16_combout\);

-- Location: LCCOMB_X51_Y31_N8
\breg|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Mux29~19_combout\ = (\breg|Mux24~1_combout\ & ((\breg|Mux29~16_combout\ & ((\breg|Mux29~18_combout\))) # (!\breg|Mux29~16_combout\ & (\breg|Mux29~1_combout\)))) # (!\breg|Mux24~1_combout\ & (((\breg|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux29~1_combout\,
	datab => \breg|Mux29~18_combout\,
	datac => \breg|Mux24~1_combout\,
	datad => \breg|Mux29~16_combout\,
	combout => \breg|Mux29~19_combout\);

-- Location: LCCOMB_X54_Y35_N24
\ula|ShiftLeft0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~8_combout\ = (!\ulaB[1]~3_combout\ & ((\ulaB[0]~26_combout\ & ((\breg|Mux29~19_combout\))) # (!\ulaB[0]~26_combout\ & (\breg|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux28~19_combout\,
	datab => \breg|Mux29~19_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \ulaB[1]~3_combout\,
	combout => \ula|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X58_Y38_N16
\ula|Selector28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~7_combout\ = (\ula|ShiftRight1~67_combout\ & ((\ula|ShiftLeft0~8_combout\) # ((\ulaB[1]~3_combout\ & \ula|ShiftLeft0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datab => \ula|ShiftLeft0~8_combout\,
	datac => \ula|ShiftLeft0~5_combout\,
	datad => \ula|ShiftRight1~67_combout\,
	combout => \ula|Selector28~7_combout\);

-- Location: LCCOMB_X58_Y37_N26
\ula|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector12~0_combout\ = (\ula|ShiftRight1~52_combout\) # ((\ula|ShiftRight0~39_combout\ & \ulaB[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~39_combout\,
	datac => \ulaB[3]~5_combout\,
	datad => \ula|ShiftRight1~52_combout\,
	combout => \ula|Selector12~0_combout\);

-- Location: LCCOMB_X58_Y37_N4
\ula|Selector28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~8_combout\ = (\ula|Selector29~9_combout\ & ((\ula|Selector12~0_combout\) # ((\ula|Selector28~7_combout\ & \ula|Selector29~2_combout\)))) # (!\ula|Selector29~9_combout\ & (\ula|Selector28~7_combout\ & (\ula|Selector29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector29~9_combout\,
	datab => \ula|Selector28~7_combout\,
	datac => \ula|Selector29~2_combout\,
	datad => \ula|Selector12~0_combout\,
	combout => \ula|Selector28~8_combout\);

-- Location: LCCOMB_X58_Y37_N0
\ula|ShiftRight0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~10_combout\ = (\ulaB[0]~26_combout\ & ((\breg|Mux27~19_combout\))) # (!\ulaB[0]~26_combout\ & (\breg|Mux28~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|Mux28~19_combout\,
	datac => \ulaB[0]~26_combout\,
	datad => \breg|Mux27~19_combout\,
	combout => \ula|ShiftRight0~10_combout\);

-- Location: LCCOMB_X58_Y37_N30
\ula|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~0_combout\ = (\ula|ShiftRight1~67_combout\ & (((\ula|ShiftRight0~10_combout\ & !\ula|Selector2~0_combout\)))) # (!\ula|ShiftRight1~67_combout\ & ((\ula|ShiftRight0~36_combout\) # ((\ula|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~36_combout\,
	datab => \ula|ShiftRight0~10_combout\,
	datac => \ula|ShiftRight1~67_combout\,
	datad => \ula|Selector2~0_combout\,
	combout => \ula|Selector28~0_combout\);

-- Location: LCCOMB_X58_Y37_N20
\ula|Selector28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~1_combout\ = (\ula|Selector2~0_combout\ & ((\ula|Selector28~0_combout\ & ((\ula|ShiftRight1~55_combout\))) # (!\ula|Selector28~0_combout\ & (\ula|ShiftRight0~8_combout\)))) # (!\ula|Selector2~0_combout\ & (((\ula|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~8_combout\,
	datab => \ula|Selector2~0_combout\,
	datac => \ula|Selector28~0_combout\,
	datad => \ula|ShiftRight1~55_combout\,
	combout => \ula|Selector28~1_combout\);

-- Location: LCCOMB_X58_Y37_N6
\ula|Selector28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~2_combout\ = (\ula|Selector17~2_combout\ & ((\ula|ShiftRight1~54_combout\) # ((\ula|Selector28~1_combout\ & \ula|Selector17~1_combout\)))) # (!\ula|Selector17~2_combout\ & (((\ula|Selector28~1_combout\ & \ula|Selector17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector17~2_combout\,
	datab => \ula|ShiftRight1~54_combout\,
	datac => \ula|Selector28~1_combout\,
	datad => \ula|Selector17~1_combout\,
	combout => \ula|Selector28~2_combout\);

-- Location: LCCOMB_X58_Y37_N10
\ula|Selector28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector28~9_combout\ = (\ula|Selector28~6_combout\) # ((\ula|Selector28~8_combout\) # (\ula|Selector28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector28~6_combout\,
	datac => \ula|Selector28~8_combout\,
	datad => \ula|Selector28~2_combout\,
	combout => \ula|Selector28~9_combout\);

-- Location: LCCOMB_X51_Y38_N0
\Add2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~3_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[3]~4_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datac => \pcBranch[3]~6_combout\,
	datad => \pcJalr[3]~4_combout\,
	combout => \Add2~3_combout\);

-- Location: LCFF_X51_Y38_N5
\PC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[3]~32_combout\,
	sdata => \Add2~3_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(3));

-- Location: LCCOMB_X56_Y32_N16
\gerador_imm|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \gerador_imm|Selector29~0_combout\ = (\mem_i|altsyncram_component|auto_generated|q_a\(21) & ((\gerador_imm|WideOr4~combout\) # ((\mem_i|altsyncram_component|auto_generated|q_a\(8) & !\gerador_imm|imm32~0_combout\)))) # 
-- (!\mem_i|altsyncram_component|auto_generated|q_a\(21) & (\mem_i|altsyncram_component|auto_generated|q_a\(8) & ((!\gerador_imm|imm32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	datac => \gerador_imm|WideOr4~combout\,
	datad => \gerador_imm|imm32~0_combout\,
	combout => \gerador_imm|Selector29~0_combout\);

-- Location: LCCOMB_X59_Y32_N30
\ulaB[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ulaB[1]~3_combout\ = (\contr|Mux7~1_combout\ & (\gerador_imm|Selector29~0_combout\)) # (!\contr|Mux7~1_combout\ & ((\breg|Mux62~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux7~1_combout\,
	datac => \gerador_imm|Selector29~0_combout\,
	datad => \breg|Mux62~25_combout\,
	combout => \ulaB[1]~3_combout\);

-- Location: LCCOMB_X58_Y38_N26
\ula|Selector30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~7_combout\ = (\ula_cnt|opcode.OR_OP~combout\ & ((\ulaB[1]~3_combout\) # (\breg|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ulaB[1]~3_combout\,
	datac => \ula_cnt|opcode.OR_OP~combout\,
	datad => \breg|Mux30~19_combout\,
	combout => \ula|Selector30~7_combout\);

-- Location: LCCOMB_X62_Y38_N8
\ula|Selector30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~8_combout\ = (\ula|Add0~2_combout\ & ((\ula_cnt|opcode.ADD_OP~combout\) # ((\ula|Add1~2_combout\ & \ula_cnt|opcode.SUB_OP~combout\)))) # (!\ula|Add0~2_combout\ & (\ula|Add1~2_combout\ & (\ula_cnt|opcode.SUB_OP~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add0~2_combout\,
	datab => \ula|Add1~2_combout\,
	datac => \ula_cnt|opcode.SUB_OP~combout\,
	datad => \ula_cnt|opcode.ADD_OP~combout\,
	combout => \ula|Selector30~8_combout\);

-- Location: LCCOMB_X58_Y38_N28
\ula|Selector30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~9_combout\ = (\ula|Selector30~6_combout\) # ((\ula|Selector30~7_combout\) # ((\ula|Selector17~0_combout\) # (\ula|Selector30~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector30~6_combout\,
	datab => \ula|Selector30~7_combout\,
	datac => \ula|Selector17~0_combout\,
	datad => \ula|Selector30~8_combout\,
	combout => \ula|Selector30~9_combout\);

-- Location: LCCOMB_X57_Y34_N0
\ula|Selector31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector31~8_combout\ = (\ula|ShiftRight1~6_combout\ & (\ula|ShiftRight1~11_combout\ & ((\ula_cnt|opcode.SRA_OP~combout\) # (\ula_cnt|opcode.SRL_OP~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~6_combout\,
	datab => \ula_cnt|opcode.SRA_OP~combout\,
	datac => \ula_cnt|opcode.SRL_OP~combout\,
	datad => \ula|ShiftRight1~11_combout\,
	combout => \ula|Selector31~8_combout\);

-- Location: LCCOMB_X58_Y38_N8
\ula|Selector30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~2_combout\ = (!\ulaB[1]~3_combout\ & ((\ulaB[0]~26_combout\ & ((\breg|Mux29~19_combout\))) # (!\ulaB[0]~26_combout\ & (\breg|Mux30~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Mux30~19_combout\,
	datab => \ulaB[0]~26_combout\,
	datac => \ulaB[1]~3_combout\,
	datad => \breg|Mux29~19_combout\,
	combout => \ula|Selector30~2_combout\);

-- Location: LCCOMB_X58_Y38_N18
\ula|Selector30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~3_combout\ = (\ula|ShiftRight1~67_combout\ & ((\ula|Selector30~2_combout\) # ((\ulaB[1]~3_combout\ & \ula|ShiftRight0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[1]~3_combout\,
	datab => \ula|ShiftRight0~10_combout\,
	datac => \ula|Selector30~2_combout\,
	datad => \ula|ShiftRight1~67_combout\,
	combout => \ula|Selector30~3_combout\);

-- Location: LCCOMB_X58_Y38_N22
\ula|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~0_combout\ = (\ulaB[2]~2_combout\ & ((\ulaB[3]~5_combout\ & (\ula|ShiftRight1~38_combout\)) # (!\ulaB[3]~5_combout\ & ((\ula|ShiftRight1~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[2]~2_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ula|ShiftRight1~38_combout\,
	datad => \ula|ShiftRight1~40_combout\,
	combout => \ula|Selector30~0_combout\);

-- Location: LCCOMB_X58_Y38_N12
\ula|Selector30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~4_combout\ = (!\ulaB[4]~4_combout\ & ((\ula|Selector30~1_combout\) # ((\ula|Selector30~3_combout\) # (\ula|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector30~1_combout\,
	datab => \ula|Selector30~3_combout\,
	datac => \ulaB[4]~4_combout\,
	datad => \ula|Selector30~0_combout\,
	combout => \ula|Selector30~4_combout\);

-- Location: LCCOMB_X58_Y38_N14
\ula|Selector30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~5_combout\ = (\ula|Selector31~8_combout\ & ((\ula|Selector30~4_combout\) # ((\ulaB[4]~4_combout\ & \ula|ShiftRight1~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaB[4]~4_combout\,
	datab => \ula|ShiftRight1~43_combout\,
	datac => \ula|Selector31~8_combout\,
	datad => \ula|Selector30~4_combout\,
	combout => \ula|Selector30~5_combout\);

-- Location: LCCOMB_X58_Y38_N6
\ula|Selector30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~11_combout\ = (\ula_cnt|opcode.SRL_OP~combout\ & ((\ula|ShiftRight0~17_combout\) # ((\ula_cnt|opcode.SRA_OP~combout\ & \ula|ShiftRight1~47_combout\)))) # (!\ula_cnt|opcode.SRL_OP~combout\ & (\ula_cnt|opcode.SRA_OP~combout\ & 
-- ((\ula|ShiftRight1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_cnt|opcode.SRL_OP~combout\,
	datab => \ula_cnt|opcode.SRA_OP~combout\,
	datac => \ula|ShiftRight0~17_combout\,
	datad => \ula|ShiftRight1~47_combout\,
	combout => \ula|Selector30~11_combout\);

-- Location: LCCOMB_X58_Y38_N0
\ula|Selector30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~12_combout\ = (\ula|ShiftRight1~44_combout\ & (\ulaB[3]~5_combout\ & (\ulaB[4]~4_combout\ & \ula|Selector30~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~44_combout\,
	datab => \ulaB[3]~5_combout\,
	datac => \ulaB[4]~4_combout\,
	datad => \ula|Selector30~11_combout\,
	combout => \ula|Selector30~12_combout\);

-- Location: LCCOMB_X58_Y38_N2
\ula|Selector30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Selector30~13_combout\ = (\ula|Selector30~10_combout\) # ((\ula|Selector30~9_combout\) # ((\ula|Selector30~5_combout\) # (\ula|Selector30~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Selector30~10_combout\,
	datab => \ula|Selector30~9_combout\,
	datac => \ula|Selector30~5_combout\,
	datad => \ula|Selector30~12_combout\,
	combout => \ula|Selector30~13_combout\);

-- Location: LCCOMB_X52_Y38_N24
\Add2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~1_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[1]~0_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datac => \pcBranch[1]~2_combout\,
	datad => \pcJalr[1]~0_combout\,
	combout => \Add2~1_combout\);

-- Location: LCFF_X52_Y38_N25
\PC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \Add2~1_combout\,
	ena => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(1));

-- Location: LCCOMB_X52_Y38_N18
\Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[2]~2_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr|Mux2~2_combout\,
	datac => \pcBranch[2]~4_combout\,
	datad => \pcJalr[2]~2_combout\,
	combout => \Add2~2_combout\);

-- Location: LCFF_X51_Y38_N3
\PC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[2]~30_combout\,
	sdata => \Add2~2_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(2));

-- Location: LCCOMB_X59_Y39_N12
\contr|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr|Mux2~2_combout\ = (\gerador_imm|Mux5~1_combout\ & (!\mem_i|altsyncram_component|auto_generated|q_a\(3) & (\mem_i|altsyncram_component|auto_generated|q_a\(1) & \mem_i|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gerador_imm|Mux5~1_combout\,
	datab => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	datac => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	datad => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	combout => \contr|Mux2~2_combout\);

-- Location: LCCOMB_X54_Y34_N28
\Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = (!\contr|Mux2~2_combout\ & \pcBranch[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datad => \pcBranch[0]~0_combout\,
	combout => \Add2~0_combout\);

-- Location: LCFF_X56_Y35_N25
\PC[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	sdata => \Add2~0_combout\,
	sload => VCC,
	ena => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(0));

-- Location: LCCOMB_X52_Y37_N12
\Add2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~27_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[27]~52_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[27]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcBranch[27]~54_combout\,
	datad => \pcJalr[27]~52_combout\,
	combout => \Add2~27_combout\);

-- Location: LCFF_X51_Y37_N21
\PC[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[27]~80_combout\,
	sdata => \Add2~27_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(27));

-- Location: LCCOMB_X50_Y37_N0
\Add2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~29_combout\ = (\contr|Mux2~2_combout\ & ((\pcJalr[29]~56_combout\))) # (!\contr|Mux2~2_combout\ & (\pcBranch[29]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr|Mux2~2_combout\,
	datac => \pcBranch[29]~58_combout\,
	datad => \pcJalr[29]~56_combout\,
	combout => \Add2~29_combout\);

-- Location: LCFF_X51_Y37_N25
\PC[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \PC[29]~84_combout\,
	sdata => \Add2~29_combout\,
	sload => \branchCond[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => PC(29));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(0));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(1));

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(2));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(3));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(4));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(5));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(6));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(7));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(8));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(9));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(10));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(11));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(12));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(13));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(14));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(15));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(16));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(17));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(18));

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(19));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(20));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(21));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(22));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(23));

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(24));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(25));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(26));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(27));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(28));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(29));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(30));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc2[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => PC(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc2(31));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(0));

-- Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(1));

-- Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(2));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(3));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(4));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(5));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(6));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(7));

-- Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(8));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(9));

-- Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(10));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(11));

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(12));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(13));

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(14));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(15));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(16));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(17));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(18));

-- Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(19));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(20));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(21));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(22));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(23));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(24));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(25));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(26));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(27));

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(28));

-- Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(29));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(30));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instr2[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_i|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instr2(31));
END structure;


