#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec  9 21:27:52 2025
# Process ID: 18336
# Current directory: D:/FPGA/FPGA/digital_logic/led_multi_clock/led_multi_clock/led_multi_clock.runs/synth_1
# Command line: vivado.exe -log led_multi_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_multi_clock.tcl
# Log file: D:/FPGA/FPGA/digital_logic/led_multi_clock/led_multi_clock/led_multi_clock.runs/synth_1/led_multi_clock.vds
# Journal file: D:/FPGA/FPGA/digital_logic/led_multi_clock/led_multi_clock/led_multi_clock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source led_multi_clock.tcl -notrace
