s             CLK     per_rd_done      13170 -2147483648 -2147483648      13170
s             CLK   rdDataAddr[0]      10810 -2147483648 -2147483648      10810
s             CLK   rdDataAddr[1]      12410 -2147483648 -2147483648      12410
s             CLK   rdDataAddr[2]      12410 -2147483648 -2147483648      12410
s             CLK   rdDataAddr[3]       7610 -2147483648 -2147483648       7610
s             CLK   rdDataAddr[4]       9210 -2147483648 -2147483648       9210
s             CLK     rmw_rd_done       4210 -2147483648 -2147483648       4210
s             CLK      dBufAdr[0]      15310 -2147483648 -2147483648      15310
s             CLK      dBufAdr[1]      15310 -2147483648 -2147483648      15310
s             CLK      dBufAdr[2]      15310 -2147483648 -2147483648      15310
s             CLK      dBufAdr[3]      15310 -2147483648 -2147483648      15310
s             CLK      dBufAdr[4]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[0]      16810 -2147483648 -2147483648      16810
s             CLK txn_out_or_per[1]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[2]      16810 -2147483648 -2147483648      16810
s             CLK txn_out_or_per[3]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[4]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[5]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[6]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[7]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[8]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[9]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[10]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[11]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[12]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[13]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[14]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[15]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[16]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[17]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[18]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[19]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[20]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[21]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[22]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[23]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[24]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[25]      15310 -2147483648 -2147483648      15310
s             CLK txn_out_or_per[26]      15260 -2147483648 -2147483648      15260
s             CLK txn_out_or_per[27]      15260 -2147483648 -2147483648      15260
s             CLK txn_out_or_per[28]      15260 -2147483648 -2147483648      15260
s             CLK          useAdr      31210 -2147483648 -2147483648      31210
s             CLK             rst       4110 -2147483648 -2147483648       4110
s             CLK c0_init_calib_complete      31210 -2147483648 -2147483648      31210
t             CLK           wrCAS      31350 -2147483648 -2147483648      31350
c            Q[0]           wrCAS -2147483648 -2147483648      30200      30200
c            Q[1]           wrCAS -2147483648 -2147483648      30200      30200
t             CLK           rdCAS      31350 -2147483648 -2147483648      31350
s             CLK           rdCAS       5860 -2147483648 -2147483648       5860
c            Q[0]           rdCAS -2147483648 -2147483648      30200      30200
c            Q[1]           rdCAS -2147483648 -2147483648      30200      30200
t             CLK   gt_data_ready       7450 -2147483648 -2147483648       7450
s             CLK   gt_data_ready       -590 -2147483648 -2147483648       -590
c txn_out_or_per[0]       accept_ns      11100      11100 -2147483648 -2147483648
c txn_out_or_per[0]       accept_ns      11100      11100 -2147483648 -2147483648
c txn_out_or_per[2]       accept_ns      11100      11100 -2147483648 -2147483648
c txn_out_or_per[2]       accept_ns      11100      11100 -2147483648 -2147483648
c c0_init_calib_complete       accept_ns      11100      11100 -2147483648 -2147483648
t             CLK       accept_ns      12250 -2147483648 -2147483648      12250
t             CLK          winRmw      15500 -2147483648 -2147483648      15500
t             CLK       winBuf[0]      15450 -2147483648 -2147483648      15450
t             CLK       winBuf[1]      15450 -2147483648 -2147483648      15450
t             CLK       winBuf[2]      15450 -2147483648 -2147483648      15450
t             CLK       winBuf[3]      15450 -2147483648 -2147483648      15450
t             CLK       winBuf[4]      15450 -2147483648 -2147483648      15450
t             CLK            Q[0]       1150 -2147483648 -2147483648       1150
s             CLK            Q[0]      58510 -2147483648 -2147483648      58510
t             CLK            Q[1]       1150 -2147483648 -2147483648       1150
s             CLK            Q[1]      58510 -2147483648 -2147483648      58510
t             CLK       winInjTxn      10550 -2147483648 -2147483648      10550
s             CLK       winInjTxn       4210 -2147483648 -2147483648       4210
t             CLK      casSlot[0]      17250 -2147483648 -2147483648      17250
s             CLK      casSlot[0]       4110 -2147483648 -2147483648       4110
c            Q[0]      casSlot[0]      15900      15900      15900      15900
c            Q[1]      casSlot[0]      15900      15900      15900      15900
t             CLK       mc_ODT[0]      23450 -2147483648 -2147483648      23450
c            Q[0]       mc_ODT[0]      14300      14300      22300      22300
c            Q[1]       mc_ODT[0]      14300      14300      22300      22300
t             CLK       mc_ODT[1]      23450 -2147483648 -2147483648      23450
c            Q[0]       mc_ODT[1]      14300      14300      22300      22300
c            Q[1]       mc_ODT[1]      14300      14300      22300      22300
t             CLK       mc_ODT[2]      21850 -2147483648 -2147483648      21850
c            Q[0]       mc_ODT[2] -2147483648 -2147483648      20700      20700
c            Q[1]       mc_ODT[2] -2147483648 -2147483648      20700      20700
t             CLK       mc_ODT[3]      21850 -2147483648 -2147483648      21850
c            Q[0]       mc_ODT[3] -2147483648 -2147483648      20700      20700
c            Q[1]       mc_ODT[3] -2147483648 -2147483648      20700      20700
t             CLK      mc_CS_n[0]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_CS_n[0]      20700      20700      14300      14300
c            Q[1]      mc_CS_n[0]      20700      20700      14300      14300
t             CLK      mc_CS_n[1]      10650 -2147483648 -2147483648      10650
t             CLK      mc_CS_n[2]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_CS_n[2]      20700      20700      14300      14300
c            Q[1]      mc_CS_n[2]      20700      20700      14300      14300
t             CLK      mc_CS_n[3]      17050 -2147483648 -2147483648      17050
t             CLK       mc_CKE[0]       9050 -2147483648 -2147483648       9050
t             CLK       mc_CKE[1]       9050 -2147483648 -2147483648       9050
t             CLK        mc_BG[0]      21850 -2147483648 -2147483648      21850
c            Q[0]        mc_BG[0]      20700      20700      14300      14300
c            Q[1]        mc_BG[0]      20700      20700      14300      14300
t             CLK        mc_BG[1]      15140 -2147483648 -2147483648      15140
t             CLK        mc_BG[2]      21850 -2147483648 -2147483648      21850
c            Q[0]        mc_BG[2]      20700      20700      14300      14300
c            Q[1]        mc_BG[2]      20700      20700      14300      14300
t             CLK        mc_BG[3]      15140 -2147483648 -2147483648      15140
t             CLK        mc_BA[0]      21850 -2147483648 -2147483648      21850
c            Q[0]        mc_BA[0]      20700      20700      14300      14300
c            Q[1]        mc_BA[0]      20700      20700      14300      14300
t             CLK        mc_BA[1]      15140 -2147483648 -2147483648      15140
t             CLK        mc_BA[2]      21850 -2147483648 -2147483648      21850
c            Q[0]        mc_BA[2]      20700      20700      14300      14300
c            Q[1]        mc_BA[2]      20700      20700      14300      14300
t             CLK        mc_BA[3]      15140 -2147483648 -2147483648      15140
t             CLK        mc_BA[4]      21850 -2147483648 -2147483648      21850
c            Q[0]        mc_BA[4]      20700      20700      14300      14300
c            Q[1]        mc_BA[4]      20700      20700      14300      14300
t             CLK        mc_BA[5]      15140 -2147483648 -2147483648      15140
t             CLK        mc_BA[6]      21850 -2147483648 -2147483648      21850
c            Q[0]        mc_BA[6]      20700      20700      14300      14300
c            Q[1]        mc_BA[6]      20700      20700      14300      14300
t             CLK        mc_BA[7]      15140 -2147483648 -2147483648      15140
t             CLK       mc_ADR[0]      20250 -2147483648 -2147483648      20250
c            Q[0]       mc_ADR[0]      19100      19100 -2147483648 -2147483648
c            Q[1]       mc_ADR[0]      19100      19100 -2147483648 -2147483648
c       winInjTxn       mc_ADR[0]       3100       3100 -2147483648 -2147483648
t             CLK       mc_ADR[1]      21850 -2147483648 -2147483648      21850
c            Q[0]       mc_ADR[1]      20700      20700 -2147483648 -2147483648
c            Q[1]       mc_ADR[1]      20700      20700 -2147483648 -2147483648
t             CLK       mc_ADR[2]      20250 -2147483648 -2147483648      20250
c            Q[0]       mc_ADR[2]      19100      19100 -2147483648 -2147483648
c            Q[1]       mc_ADR[2]      19100      19100 -2147483648 -2147483648
c       winInjTxn       mc_ADR[2]       3100       3100 -2147483648 -2147483648
t             CLK       mc_ADR[3]      21850 -2147483648 -2147483648      21850
c            Q[0]       mc_ADR[3]      20700      20700 -2147483648 -2147483648
c            Q[1]       mc_ADR[3]      20700      20700 -2147483648 -2147483648
t             CLK       mc_ADR[4]      21850 -2147483648 -2147483648      21850
c            Q[0]       mc_ADR[4]      20700      20700 -2147483648 -2147483648
c            Q[1]       mc_ADR[4]      20700      20700 -2147483648 -2147483648
t             CLK       mc_ADR[5]      20250 -2147483648 -2147483648      20250
c            Q[0]       mc_ADR[5]      19100      19100 -2147483648 -2147483648
c            Q[1]       mc_ADR[5]      19100      19100 -2147483648 -2147483648
t             CLK       mc_ADR[6]      21850 -2147483648 -2147483648      21850
c            Q[0]       mc_ADR[6]      20700      20700 -2147483648 -2147483648
c            Q[1]       mc_ADR[6]      20700      20700 -2147483648 -2147483648
t             CLK       mc_ADR[7]      20250 -2147483648 -2147483648      20250
c            Q[0]       mc_ADR[7]      19100      19100 -2147483648 -2147483648
c            Q[1]       mc_ADR[7]      19100      19100 -2147483648 -2147483648
t             CLK       mc_ADR[8]      20250 -2147483648 -2147483648      20250
c            Q[0]       mc_ADR[8]      19100      19100 -2147483648 -2147483648
c            Q[1]       mc_ADR[8]      19100      19100 -2147483648 -2147483648
t             CLK       mc_ADR[9]      21850 -2147483648 -2147483648      21850
c            Q[0]       mc_ADR[9]      20700      20700 -2147483648 -2147483648
c            Q[1]       mc_ADR[9]      20700      20700 -2147483648 -2147483648
t             CLK      mc_ADR[10]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[10]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[10]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[11]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[11]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[11]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[12]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_ADR[12]      20700      20700 -2147483648 -2147483648
c            Q[1]      mc_ADR[12]      20700      20700 -2147483648 -2147483648
t             CLK      mc_ADR[13]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[13]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[13]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[14]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[14]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[14]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[15]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_ADR[15]      20700      20700 -2147483648 -2147483648
c            Q[1]      mc_ADR[15]      20700      20700 -2147483648 -2147483648
t             CLK      mc_ADR[16]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[16]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[16]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[17]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[17]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[17]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[18]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_ADR[18]      20700      20700 -2147483648 -2147483648
c            Q[1]      mc_ADR[18]      20700      20700 -2147483648 -2147483648
t             CLK      mc_ADR[19]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[19]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[19]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[20]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[20]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[20]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[21]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_ADR[21]      20700      20700 -2147483648 -2147483648
c            Q[1]      mc_ADR[21]      20700      20700 -2147483648 -2147483648
t             CLK      mc_ADR[22]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[22]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[22]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[23]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[23]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[23]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[24]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_ADR[24]      20700      20700 -2147483648 -2147483648
c            Q[1]      mc_ADR[24]      20700      20700 -2147483648 -2147483648
t             CLK      mc_ADR[25]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[25]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[25]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[26]      20350 -2147483648 -2147483648      20350
c            Q[0]      mc_ADR[26]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[26]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[27]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_ADR[27]      20700      20700 -2147483648 -2147483648
c            Q[1]      mc_ADR[27]      20700      20700 -2147483648 -2147483648
t             CLK      mc_ADR[28]      20350 -2147483648 -2147483648      20350
c            Q[0]      mc_ADR[28]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[28]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[29]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[29]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[29]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[30]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_ADR[30]      20700      20700 -2147483648 -2147483648
c            Q[1]      mc_ADR[30]      20700      20700 -2147483648 -2147483648
t             CLK      mc_ADR[31]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_ADR[31]      20700      20700 -2147483648 -2147483648
c            Q[1]      mc_ADR[31]      20700      20700 -2147483648 -2147483648
t             CLK      mc_ADR[32]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_ADR[32]      20700      20700 -2147483648 -2147483648
c            Q[1]      mc_ADR[32]      20700      20700 -2147483648 -2147483648
t             CLK      mc_ADR[33]      23450 -2147483648 -2147483648      23450
c            Q[0]      mc_ADR[33]      22300      22300 -2147483648 -2147483648
c            Q[1]      mc_ADR[33]      22300      22300 -2147483648 -2147483648
t             CLK      mc_ADR[34]      20250 -2147483648 -2147483648      20250
c            Q[0]      mc_ADR[34]      19100      19100 -2147483648 -2147483648
c            Q[1]      mc_ADR[34]      19100      19100 -2147483648 -2147483648
t             CLK      mc_ADR[35]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_ADR[35]      20700      20700      14300      14300
c            Q[1]      mc_ADR[35]      20700      20700      14300      14300
t             CLK      mc_ADR[36]      15140 -2147483648 -2147483648      15140
t             CLK      mc_ADR[37]      21850 -2147483648 -2147483648      21850
c            Q[0]      mc_ADR[37]      20700      20700      14300      14300
c            Q[1]      mc_ADR[37]      20700      20700      14300      14300
t             CLK      mc_ADR[38]      10650 -2147483648 -2147483648      10650
t             CLK      mc_ADR[39]      25050 -2147483648 -2147483648      25050
c            Q[0]      mc_ADR[39]      23900      23900      17500      17500
c            Q[1]      mc_ADR[39]      23900      23900      17500      17500
t             CLK      mc_ADR[40]       9050 -2147483648 -2147483648       9050
t             CLK      mc_ADR[41]      25050 -2147483648 -2147483648      25050
c            Q[0]      mc_ADR[41]      23900      23900      17500      17500
c            Q[1]      mc_ADR[41]      23900      23900      17500      17500
t             CLK      mc_ADR[42]      12250 -2147483648 -2147483648      12250
t             CLK      mc_ADR[43]       9050 -2147483648 -2147483648       9050
t             CLK      mc_ADR[44] -2147483648 -2147483648 -2147483648 -2147483648
t             CLK     mc_ACT_n[0]       1150 -2147483648 -2147483648       1150
