#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug  4 15:11:18 2020
# Process ID: 2136
# Current directory: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3356 F:\Experiment_of_SEA\FPGA_Experimental_Project\Lab_4_2\Lab_4_2.xpr
# Log file: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/vivado.log
# Journal file: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 696.004 ; gain = 134.363
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/sim_1/new/TestBench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/sim_1/new/TestBench.v
file delete -force F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/sim_1/new/TestBench.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/sim_1/new/Testbench.v w ]
add_files -fileset sim_1 F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/sim_1/new/Testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Aug  4 16:27:19 2020] Launched synth_1...
Run output will be captured here: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.runs/synth_1/runme.log
file mkdir F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/constrs_1
file mkdir F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/constrs_1/new
close [ open F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/constrs_1/new/system.xdc w ]
add_files -fileset constrs_1 F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/constrs_1/new/system.xdc
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bb77ec9c93c143028c45b9da70ff6b27 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab_4_2
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.sim/sim_1/behav/xsim/xsim.dir/Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug  4 16:30:41 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 737.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 748.582 ; gain = 11.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 2
[Tue Aug  4 16:32:00 2020] Launched synth_1...
Run output will be captured here: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.runs/synth_1/runme.log
[Tue Aug  4 16:32:00 2020] Launched impl_1...
Run output will be captured here: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Aug  4 16:34:11 2020] Launched impl_1...
Run output will be captured here: F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_2/Lab_4_2.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  4 16:35:32 2020...
