{"vcs1":{"timestamp_begin":1680522542.807550116, "rt":0.76, "ut":0.26, "st":0.14}}
{"vcselab":{"timestamp_begin":1680522543.597457540, "rt":0.85, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680522544.468295921, "rt":0.73, "ut":0.05, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680522542.530553441}
{"VCS_COMP_START_TIME": 1680522542.530553441}
{"VCS_COMP_END_TIME": 1680522545.882712341}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339528}}
{"stitch_vcselab": {"peak_mem": 239016}}
