================================================================================ 
Commit: 67368546952a82c52ff69ad3abe42b673760418a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:13:08 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3017_00

Hsd-es-id: N/A
Original commit date: Sun Jan 2 08:50:44 2022 -0800
Change-Id: I0235fb984c91c5cf01362315e15cd75f06a8d632
Original commit hash: 487a8d8e96935c0d85cf0580812e1e7973f28f93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7696a1155685742446c34d260d5ca48d326d1f23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:13:06 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3016_00

Hsd-es-id: N/A
Original commit date: Sat Jan 1 08:51:52 2022 -0800
Change-Id: I4d01eb64f9e7b683adae55d0d11fbbfc30d70d15
Original commit hash: fc112b592ec389b69b98a86ce1440d3cd588829a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8d25dbf1a6d04986b25aae53d74205757997f1d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:13:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3015_00

Hsd-es-id: N/A
Original commit date: Fri Dec 31 08:50:03 2021 -0800
Change-Id: If1b2f6222634dc7c6f332dda523da3f475010921
Original commit hash: 228ee067d5cc5a3bb5516562b48a5ba58fb0f36b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bcbbdfa1177a853c0cc0f0594d4d01d9b8ce5aac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:13:01 2022 +0800 
-------------------------------------------------------------------------------- 
Alderlake S and P HG not available via DXDIAG - Part2

Hsd-es-id: 14015766862
Original commit date: Thu Dec 30 00:28:45 2021 +0530
Change-Id: I402b342702b5053aa683552e078968d3af031c20
Original commit hash: 649bc6bfaee9dfec03eb564f5bb3b76148e1d42c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: caef88577a87576eac47306c6bf8a13e5129624a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:13:00 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3014_00

Hsd-es-id: N/A
Original commit date: Thu Dec 30 08:48:20 2021 -0800
Change-Id: I6161abf09417256ddd9f87d67c2e39e2d8c24678
Original commit hash: 5fb65e2495a41cd74083abba13d89a5c5a58d51b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c9937fcf2a102cc44569f7ae39e68bbd2b93b194 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:57 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for RPL S A0

Updated the Ucode 0x0000000c of A0

Hsd-es-id: N/A
Original commit date: Thu Dec 30 17:13:01 2021 +0800
Change-Id: I7eb1851de3905a915808aa35eabe4917b3199270
Original commit hash: 55b4d37f48a4574a591a84dec9e725118486c239

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f4eae89f8ab029a6afc04771a4be19657f06de88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:55 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.74

(cherry picked from commit 0d44d7774eb783ed45667fec712baf16f939113e)

Thu Dec 30 07:44:59 2021 +0000
Original commit date: Thu Dec 30 07:44:59 2021 +0000
Original commit hash: 3fc91fbbe08a46ab0fb3d424bc725619a4bdc238

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e2e82ccbb64f17b981036afc6e0d03d0040247df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:54 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010519786][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Set lpmode2gatingdis = 1 and dopgatingdis = 1.

[Feature Description]
Set the below two bits for
lpmode2gatingdis = 1
dopgatingdis = 1

[Resolution]
Set the below two bits for
lpmode2gatingdis = 1
dopgatingdis = 1

[Impacted Area]
Power and Margin

[Register Impacted]
PHY

Hsd-es-id: 15010519786
Original commit date: Thu Dec 30 09:10:42 2021 +0800
Change-Id: Ic5c88fb07f6e0b983e9b23d32507bcfa61c4ebf3
Original commit hash: 038cac984b825a68ddb3f242bffc22ebea48558b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ce869df18650b325881db27c1c4057a5af333bea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:52 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-Px][PO][Rework]Enable HDMI on TC-2

Use Display ID Bit2 to indicate HDMI rework on TC-2(TCP-1).
Update VBT and DDI config for HDMI.

Hsd-es-id: 15010509213
Original commit date: Wed Dec 22 10:30:21 2021 +0800
Change-Id: Id49682d625d9fffe6b1ca08e7d0ce2cc92206fe9
Original commit hash: 6517fd0c275ec23180a6172fb731475520b40574

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 97fd30ca004c2dfd6fce40eb6853d4b3dcf9a1a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:50 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000415

Hsd-es-id: N/A
Original commit date: Wed Dec 29 14:40:29 2021 +0530
Change-Id: Ic16f736d0c6e39a13ab7227a1a3325310e364990
Original commit hash: c8824962d1d42a6d9f1bd2374ed76064e08e781c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2851388fc7df42b4c35207b0e050ec35a4e34a64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_All CI BIOS Version to 3013_00

Hsd-es-id: N/A
Original commit date: Wed Dec 29 17:08:06 2021 -0800
Change-Id: I38b17134457c0f691d7dfe0617d37fa627c2b172
Original commit hash: d343a6eab5be22d03d57b1fce38eb29246e86270

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2e3e53b99e5f944b080ef02118c39fb5c3986654 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:46 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Dec 28 18:48:11 2021 -0800
Change-Id: I8d807d6b5b9398f371d91129d0d7829bdc5307cc
Original commit hash: 155b745164bbb16920f0eee011abd400f19cfe2a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 866044473604fd8341865626bd0b4655c85fffa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:43 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_All CI BIOS Version to 3012_01

Hsd-es-id: N/A
Original commit date: Tue Dec 28 18:21:03 2021 -0800
Change-Id: I0bc1c099829c0e0ce4153c1d3925195f9b808229
Original commit hash: 64e977f8f8de505486395a7cab792bcb48871d7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 38206a3b685c9c204df236d5f80ee80bd8ec9dbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:39 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.73

(cherry picked from commit 2a071024e001dc125f50ffeb2e7578fbc5e2c51d)

Tue Dec 28 18:14:46 2021 +0000
Original commit date: Tue Dec 28 18:14:46 2021 +0000
Original commit hash: 4b65c62e66d67cdc370d3677cea0e172170444ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dfa8c6160e1cace5519a8334e4329a890224e422 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:37 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][16015450308][ADL-P ADL-M | LP5] tWCK2CK Spec illegal - WCK leveling training is not aligning WCK to CLK within spec limit values on Gear2

[Issue Description]
At the end of WCK2CK Leveling, positive edge of WCK aligns with negative edge of CK causing
random MRC failures in Gear2.

[Resolution]
Subtract 256 PI from trained WckPi value after 'Jedec WCK2K Leveling' training on Gear2 to
keep WCK2CK edge aligned.

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
Phy

Hsd-es-id: 16015450308
Original commit date: Thu Dec 2 17:02:24 2021 +0530
Change-Id: Ic8c69bbd70f7004e857775f30d4cb35e56d206aa
Original commit hash: 9f5bfbdd73a67b8f5e099cc069b83eb93f366c16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: ffc9453e055ba5ffe86ab00e9aeb605f056895a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:36 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3012_00

Hsd-es-id: N/A
Original commit date: Tue Dec 28 08:50:28 2021 -0800
Change-Id: I0b86f991773bebadfde6557ba3e7c30c4f7f4c08
Original commit hash: 6f6590f74811dc32b67be4b03611c606cc4a9362

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 34cd0f9ebd9aec3ee4169bf57dc23d52f67f81cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:34 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.72

(cherry picked from commit 9a57259cf702e6026accd3dff53c18958826c810)

Tue Dec 28 14:29:06 2021 +0000
Original commit date: Tue Dec 28 14:29:06 2021 +0000
Original commit hash: c13b9b4a79e5d38bb1bfe7596fd55a25e0dc2064

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4b0a955c3537d3af81aedf02abe6d22ac422a59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:33 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][14015767066][ADL-S ADL-P ADL-M | DDR4] Enable DDR4 for MATS8 Memtest

[Feature Description]
1. Support DDR4 in CPGC-based MATS8 memtest for use in Post Package Repair

[Resolution]
1. Support 64-bit DQ channel
2. Support BG Interleave 2 for DDR4, preserve default BG Interleave 8 for DDR5

Additional changes:
  Update function headers for functions used in MATS8 memtest
  Improve readability of debug messages

[Impacted Area]
DDR4 with PPR enabled only

[Register Impacted]
CPGC

Hsd-es-id: 14015767066
Original commit date: Thu Dec 23 21:22:18 2021 -0800
Change-Id: I97929d484b926884fc398db61d6e4cb3acbfbf25
Original commit hash: 0b9bfa6e7a607d6ee01a18f63cd968449ff763cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 2d68a3fb83991d315a1553d7aac4fdef3bc7da9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:30 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010462605] SAGV needs to be default disabled for RPL-S 125W and 150W SKU and by default enabled for all the other RPL SKUs. Part2

[Feature Description]
1. SAGV needs to be default disabled for RPL-S 125W and 150W SKU and by default enabled for all the other RPL SKUs.

[Resolution]
1. SAGV needs to be default disabled for RPL-S 125W and 150W SKU and by default enabled for all the other RPL SKUs.

[Impacted Area]
SAGV

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010462605
Original commit date: Tue Dec 28 14:12:05 2021 +0800
Change-Id: I02f2221e5d6765c22ecf817cff0f4d4a32b3fe22
Original commit hash: e005038356ae0659828b672769fd7915e3fad40f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: cf91a0c7d88b4423ca75cd4bcdfd6487f723bf4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:28 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.71

(cherry picked from commit 9d0be97165ea6d6842087ddb7fb6f6f0475a7fae)

Tue Dec 28 08:09:20 2021 +0000
Original commit date: Tue Dec 28 08:09:20 2021 +0000
Original commit hash: ef9e3474a6ac9ca228e578993cfc22b51a954ab6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d30056d505a5b35a959775075b5a7f6bf85ded6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:27 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010503062][ADL | DDR5 DDR4 LP5] Rload update

[Feature Description]
Rload update to avoid rload saturation.

[Resolution]
1. Set the rload target with value 30 for all except LP5 freq > 2400.
2. For LP5 freq > 2400, will set the rload target with value 35.

[Impacted Area]
Margin

[Register Impacted]
PHY

Hsd-es-id: 15010503062
Original commit date: Thu Dec 23 23:52:03 2021 +0800
Change-Id: I4f2bc06dabbdcabef29147124b0f37c71114cd34
Original commit hash: ab22eee929483601564cb89089791aaef2485303

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5c4eb29751ae9399a47aca0aa88e30d167de84b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:25 2022 +0800 
-------------------------------------------------------------------------------- 
Alderlake S and P HG not available via DXDIAG

Hsd-es-id: 14015766862
Original commit date: Sun Dec 12 14:08:04 2021 +0530
Change-Id: I96e981a1e3cd29bbd9a049e69c1eea59361582d1
Original commit hash: 25e77e463228653b5dcc7dc7bd030c60e09025f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: fda68625b743a1c8dbe2e8bfdcfe6b1717694092 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:23 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.70

(cherry picked from commit c752e8cc8a890cd9b9a800e30ade5fbf88a94d63)

Tue Dec 28 06:04:48 2021 +0000
Original commit date: Tue Dec 28 06:04:48 2021 +0000
Original commit hash: a397a837a495935bd2a7ac84709ea86d2a591ab1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c555323b1a3767a659989bb63d131930889e0f66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:22 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M | LP5] TAT values need to be updated after UiLockCalibration

[Issue Description]
-> tRdRd and tWrRd are dependent on PreAmble value
-> Initial TAT Values are programmed in Mc Config which is executed before UiLockCalibration
-> TAT function picks up 1 tCK preamble value for timing calculation
-> This results in mismatch between PreAmble used for TAT calculation and actual PreAmble

[Resolution]
Program TAT values once again after UiLockCalibration in Phy Init

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [x] Phy [] Both []

Hsd-es-id: 16015451161
Original commit date: Wed Dec 22 13:53:11 2021 +0530
Change-Id: I26c4f2cd0f30a2a49e031f1fbe25b358e9b79f94
Original commit hash: d2e799bf0a362f7c2fd8c37eb2ed255d9e39649b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: bbdf144ecd0cc5c817e3486e58907c8a9a86a629 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:19 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][TCSS] PCIe RP should be disabled for Non-TBT and Fixed DP connections of Type-C

Disable iTBT PCIE RP and DMA by default for non-TBT PCIE Ports.
Also Enable both "AuxOriOverrideSupport" and "AuxOriOverride" for
 boards which have Aux Ori Override support in Board by Default.
Enable only "AuxOriOverrideSupport" for board which can support
 Aux Ori Override after some board rework, not by default configuration.

Hsd-es-id: 15010409925
Original commit date: Mon Dec 27 11:58:07 2021 +0530
Change-Id: I62059adc4edb361e54c60cbde295e999c4c56908
Original commit hash: cb4fc94ce9410b32d62154a92c48e995cf8d981f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: f14c1ebd4023e67e7751b5cfd18784b453080f55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:17 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.69

(cherry picked from commit 5e1c14421633f8ffc6ac2d20cbad181a54ee218f)

Tue Dec 28 04:03:53 2021 +0000
Original commit date: Tue Dec 28 04:03:53 2021 +0000
Original commit hash: 0993922ab4667456c11880d55bf73380647a08de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 15052d144a0d4bc927be02325a0678f190032b19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:16 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS]Enable native ASPM by default

Native ASPM to be enabled by default in BIOS
to improve Pkgc10 residency in S0 idle state

Hsd-es-id: 15010483749
Original commit date: Wed Dec 22 15:47:06 2021 +0800
Change-Id: If64ff6ed744065e77567118187491535a5a0f8e2
Original commit hash: db1f27e1c4667c4f602450312cb6b61142de2faa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: bfa506f3ddf65c062a962022b13efa58d788f6c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:14 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010462605] SAGV needs to be default disabled for RPL-S 125W and 150W SKU and by default enabled for all the other RPL SKUs.

[Feature Description]
1. SAGV needs to be default disabled for RPL-S 125W and 150W SKU and by default enabled for all the other RPL SKUs.

[Resolution]
1. SAGV needs to be default disabled for RPL-S 125W and 150W SKU and by default enabled for all the other RPL SKUs.

[Impacted Area]
SAGV

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010462605
Original commit date: Tue Dec 21 21:50:42 2021 +0800
Change-Id: Ic7f86de30053ab2bad8bb431e71031f24fc974b5
Original commit hash: 3a70a6d414cfb521940ef1a109bd099ff02120a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 1377012c629382fa2e1632e18b15d0a5e862c2e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:13 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][15010501548][ADL-P ADL-M | LP5] Correct tWTR for LP5.

[Feature Description]
1. Correct tWTR for LP5.

[Resolution]
1. Correct tWTR for LP5. 14ns for LP5 ByteMode, 12ns for LP5 x16.

[Impacted Area]
Timing

[Register Impacted]
MC, DRAM

Hsd-es-id: 15010501548
Original commit date: Thu Dec 23 14:51:01 2021 +0800
Change-Id: Ia2062691458ebdf264e1c34b143edcb36c37733d
Original commit hash: f3a52810308be5d2c46aa3f8a86caa9a46057e99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 38f7e58971c167688435dc62641d51f2ccb2cfd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:11 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Platform shall assert PS_ON#
only when all PCIe AIC devices in CEM Slots are in D3cold.

Hsd-es-id: 15010419220
Original commit date: Fri Dec 17 10:41:57 2021 +0800
Change-Id: I12bc56a32565bac89256b1c91fb302a90b85aa07
Original commit hash: e7df492502f0543027feaaa0ef01d08dd72b11ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpTbtRtd3.asl

================================================================================ 
Commit: f5e903bcdd70969b9beade80f7cc7ac2324a5d9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:09 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.68

(cherry picked from commit 9e182a58cdec52a45dd6854b20b2406bdb0b27f2)

Tue Dec 28 02:05:43 2021 +0000
Original commit date: Tue Dec 28 02:05:43 2021 +0000
Original commit hash: c844e00866f6b30f33fa94af65fc223d362ec67e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f4d55bf5a1ee573da7c92993bb6bcca8a8ef0ced 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:08 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010478185][ADL-P ADL-M | LP5] Use DRAM RDQS toggle mode to send back 2 back RDQS to PHY

[Feature Description]
Use DRAM RDQS toggle mode to send back 2 back RDQS to PHY

[Resolution]
Use DRAM RDQS toggle mode to send back 2 back RDQS to PHY
1. At the entry of SDL DCC training, enable the RDQS toggle mode.
2. At the end of SDL DCC training, disable the RDQS toggle mode.

[Impacted Area]
LP5 Duty Cycle

[Register Impacted]
PHY and DRAM

Hsd-es-id: 15010478185
Original commit date: Wed Dec 22 21:59:39 2021 +0800
Change-Id: I86ddb784d77fd5ad38b80a1660c9f8702e4e14db
Original commit hash: 39f7df9b05ccd1303bba234f318d9e6e60c1fdba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f908d9b918ceb9d8d7661ac5424eea9dc56650ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Dec 27 09:41:19 2021 -0800
Change-Id: Iec972e6b0d174134444d28836d77fd6cfb40338b
Original commit hash: efa751ea547dc4b1f76807be40879a69c08e07c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 63721b1d59d79882c7f8c99cd25c51a209558f3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:12:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3011_00

Hsd-es-id: N/A
Original commit date: Mon Dec 27 08:48:23 2021 -0800
Change-Id: I344a60a7fb7a2ee3019b712d996b5594795804ff
Original commit hash: 3733b0b8321592c3323be825781a56213d62f503

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fa20576778899f53a73b9b64225892cdfbb8f626 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:11:59 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N] Set camera default setting for ADL-N

Add a hfr file for ADL-N camera default setup options.

Hsd-es-id: 16015434705
Original commit date: Thu Dec 23 14:17:34 2021 +0800
Change-Id: I1e24e4f63bf2ed7a1ed3eeff48fefb844b917f81
Original commit hash: 800c347ef8cc15b0d12c86fbaaf06c1cca4608db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MipiCameraAdlN.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: c0417785a56eba299062dc18ff97f9935676d137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:11:56 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.67

(cherry picked from commit 80c6c64f103d3626ae201b6db1e01a80f3374c1c)

Mon Dec 27 12:35:51 2021 +0000
Original commit date: Mon Dec 27 12:35:51 2021 +0000
Original commit hash: be4ce4f474f369c7629c5565f0d6469b8f636130

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bb1120a5c2f4d6c05190e8e872e15ee575cf6f16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:11:53 2022 +0800 
-------------------------------------------------------------------------------- 
KeyEnroll: Fix the compile error using GCC 5.5 and openssl 1.1.x

The original code will get following compile error:

KeyEnroll.c: In function 'HashPeImage':
KeyEnroll.c:1382:40: error: storage size of 'ctx' isn't known
   EVP_MD_CTX                           ctx;
                                        ^
KeyEnroll.c:1382:40: error: unused variable 'ctx' [-Werror=unused-variable]
KeyEnroll.c: In function 'CreatePkX509CertificateListHash':
KeyEnroll.c:2038:27: error: storage size of 'ctx' isn't known
   EVP_MD_CTX              ctx;
                           ^
KeyEnroll.c:2038:27: error: unused variable 'ctx' [-Werror=unused-variable]

Root cause: starting with OpenSSL 1.1, the EVP_MD_CTX type
is an opaque type so we can't create an instance of it.

Solution: Use EVP_MD_CTX_create() to init a EVP_MD_CTX *ctx.

Hsd-es-id: 15010472754
Original commit date: Wed Dec 22 22:52:01 2021 +0800
Change-Id: I182eebe4ac7d0c4de5b3fd18ed022933a88e5829
Original commit hash: 96eddddfd5fa0181a1219177a2068a1211679b32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Tools/KeyEnroll/KeyEnroll.c

================================================================================ 
Commit: c95ec2066cea6d8c30a7f8471aa42090a313d98a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:11:49 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-S] Request to add Onboard MR TBT settings as default

Hsd-es-id: 15010204868
Original commit date: Fri Dec 24 16:27:01 2021 +0800
Change-Id: I054910c624d211430770a5661b27ff59135564c2
Original commit hash: 3552c812a44c9e4294d3f83e0c73588b2f212c4a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 56ee7ffc169167c3033e2ced273828fcfd9b23c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:11:47 2022 +0800 
-------------------------------------------------------------------------------- 
CpuPowerManagement: _PSS may be wrongly produced in SKU that supports ConfigTdp

Patch Configure tdp after initializing FVID Table

Hsd-es-id: 15010489684
Original commit date: Wed Dec 8 17:01:41 2021 +0800
Change-Id: If5f863ab391a0a49fe4ed89d60cc964f7889b1eb
Original commit hash: 02b03c2d902f19852a07494920c25c5fca96ab10

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c

================================================================================ 
Commit: c75a0dcb6b093542c0b197e5044b49057984f701 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:11:45 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] PHAT Revision value incorrect

Modify PHAT ACPI table Revision value to 1

Hsd-es-id: 15010472220
Original commit date: Wed Dec 22 18:50:32 2021 +0800
Change-Id: I55208b2a6e5e6ae2f6b99116de891be4421e82f3
Original commit hash: fe541e0d56369594b69d36cf8c91108662e6ffcd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c

================================================================================ 
Commit: 6ed103981c977bea2da6e75b5d2ca100daf59871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:11:43 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.66

(cherry picked from commit fdc00cfccd26000d7661649950409d00aea79725)

Mon Dec 27 02:42:51 2021 +0000
Original commit date: Mon Dec 27 02:42:51 2021 +0000
Original commit hash: ae2c511c2aa6db980a83104b26e386b78a89ec47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 36dce5872877e6d865b2c3b6eb2e992e2042d558 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:11:42 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][1508986979] Correct MC wrong MRR WCK Sync calculation in lp5 bg mode.

[Feature Description]
1. Correct MC wrong MRR WCK Sync calculation in lp5 bg mode.

[Resolution]
1. Correct MC wrong MRR WCK Sync calculation in lp5 bg mode.

[Impacted Area]
LP5 BG and 16 Bank Mode

[Register Impacted]
MC

Hsd-es-id: 1508986979
Original commit date: Sun Dec 26 21:26:33 2021 +0800
Change-Id: I5dba7fb55a0cef46c28428fb61cd38c6eace345a
Original commit hash: 82cad459a46690472174b9c0acc94ad90c43522b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: a9094ced31a6e566385aa0db1aff3bda345d323f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:11:39 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL-Px][PO][Rework]Enable HDMI on TC-2"

This reverts commit 9c585af3da7f85280050db5f858c52ac9c4b5c72.

Original commit date: Mon Jan 3 09:14:51 2022 +0800
Change-Id: Ic3ba1df436972d8c8e74a30a64ccdb3d234f60f7
Original commit hash: 3010fe425b5fad6009eb83da53e226c56c6df0b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: fea0c854d3017c91ad9f59334e3d1597e51f4222 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:11:38 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-S]Updated the ucode for RPL S A0"

This reverts commit aed3c2839fed79d1bbf31fc58951d97dc03775bb.

Mon Jan 3 09:14:36 2022 +0800
Original commit date: Mon Jan 3 09:14:36 2022 +0800
Original commit hash: 7747ddd98e925eeab657518d321b2e482136fe50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1f024e0c781bcf7ba11053f04dcbd2eb75fb4ff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:11:36 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for RPL S A0

Updated the Ucode 0x0000000c of A0

Hsd-es-id: N/A
Original commit date: Thu Dec 30 17:13:01 2021 +0800
Change-Id: I7eb1851de3905a915808aa35eabe4917b3199270
Original commit hash: aed3c2839fed79d1bbf31fc58951d97dc03775bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1324b102d841b950781db5c2f9747c27c9ef0272 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Feb 5 09:11:34 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-Px][PO][Rework]Enable HDMI on TC-2

Use Display ID Bit2 to indicate HDMI rework on TC-2(TCP-1).
Update VBT and DDI config for HDMI.

Hsd-es-id: 15010509213
Original commit date: Wed Dec 22 10:30:21 2021 +0800
Change-Id: Id49682d625d9fffe6b1ca08e7d0ce2cc92206fe9
Original commit hash: 9c585af3da7f85280050db5f858c52ac9c4b5c72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
