#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec 15 21:41:59 2017
# Process ID: 28048
# Current directory: C:/Users/l/Desktop/6463ADVHDes/code/project_12
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24776 C:\Users\l\Desktop\6463ADVHDes\code\project_12\project_12.xpr
# Log file: C:/Users/l/Desktop/6463ADVHDes/code/project_12/vivado.log
# Journal file: C:/Users/l/Desktop/6463ADVHDes/code/project_12\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.xpr
set_property source_mgmt_mode None [current_project]
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
source tb_processor.tcl
restart
run 600 us
relaunch_sim
restart
run 600 us
close_sim
launch_simulation -mode post-synthesis -type timing
reset_run synth_2
launch_runs synth_2 -jobs 2
wait_on_run synth_2
create_project project_17 C:/Users/l/Desktop/6463ADVHDes/code/project_17 -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
current_project project_12
close_design
file mkdir C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new
current_project project_17
close [ open C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/Mux.vhd w ]
add_files C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/Mux.vhd
update_compile_order -fileset sources_1
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/Mux.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/Mux.vhd
add_files -scan_for_includes {C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/segmentdecoder.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_alu.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/topdesign.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_decode.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_dm.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/rc5_segmentdriver.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/registerfile.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU_TB.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/topdesign.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_register.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/top.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/bd/design_1/design_1.bd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/clock_divider.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_IM.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/datamem.vhd}
export_ip_user_files -of_objects  [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/bd/design_1/design_1.bd] -lib_map_path [list {modelsim=C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.cache/compile_simlib/modelsim} {questa=C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.cache/compile_simlib/questa} {riviera=C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.cache/compile_simlib/riviera} {activehdl=C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.cache/compile_simlib/activehdl}] -force -quiet
import_files {C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/segmentdecoder.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_alu.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/topdesign.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_decode.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_dm.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/rc5_segmentdriver.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/registerfile.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU_TB.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/topdesign.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_register.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/top.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/bd/design_1/design_1.bd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/clock_divider.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_IM.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/datamem.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/topdesign.vhd]
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/new/registerfile.vhd]
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/new/top.vhd]
update_compile_order -fileset sources_1
current_project project_12
launch_simulation
source tb_processor.tcl
run 600 us
current_project project_17
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/datamem.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/datamem.vhd
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/new/datamem.vhd]
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd
import_files -norecurse C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_processor.vhd]
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/new/topdesign.vhd]
update_compile_order -fileset sources_1
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/top.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/top.vhd
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/bd/design_1/design_1.bd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/bd/design_1
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.ip_user_files/sim_scripts/design_1
remove_files  {C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/6463processor-ALU/ALU_TB.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_IM.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_alu.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_decode.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_dm.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_register.vhd}
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/6463processor-ALU/ALU_TB.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_IM.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_alu.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_decode.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_dm.vhd C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_register.vhd
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/topdesign.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/topdesign.vhd
update_compile_order -fileset sources_1
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/registerfile.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/registerfile.vhd
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/new/topdesign.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/imports/new/topdesign.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/topdesign.vhd
import_files -norecurse C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/topdesign.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close [ open C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/gan.vhd w ]
add_files C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/gan.vhd
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/new/gan.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_project
open_project C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
set_property used_in_synthesis false [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_processor.vhd]
set_property used_in_synthesis true [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_processor.vhd]
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/new/final_pkg.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/new/final_pkg.vhd
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/final_pkg.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sources_1/new/final_pkg.vhd
move_files -fileset sim_1 [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_17/project_17.srcs/sources_1/imports/project_12.srcs/sim_1/new/tb_processor.vhd]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
current_project project_12
close_sim
remove_files  -fileset sim_1 C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close [ open C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd w ]
add_files C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd
set_property library work [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_processor [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_2
launch_runs synth_2 -jobs 2
wait_on_run synth_2
launch_simulation -mode post-synthesis -type timing
current_project project_17
close_project
close_design
remove_files  C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/bd/design_1/design_1.bd
file delete -force C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/bd/design_1
move_files -fileset sim_1 [get_files  C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd]
update_compile_order -fileset sim_1
launch_simulation -mode post-synthesis -type timing
close_design
launch_simulation
source tb_processor.tcl
run 600 us
relaunch_sim
run 600 us
add_force {/tb_processor/reg[1]} -radix hex {ac13c0f7 228.77us} -cancel_after 399us
relaunch_sim
run 600 us
relaunch_sim
run 600 us
relaunch_sim
run 600 us
relaunch_sim
run 600 us
close_sim
