
*** Running vivado
    with args -log design_senzor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_senzor_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_senzor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Command: read_checkpoint -auto_incremental -incremental D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/utils_1/imports/synth_1/design_senzor_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/utils_1/imports/synth_1/design_senzor_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_senzor_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11900
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1206.141 ; gain = 408.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_senzor_wrapper' [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/hdl/design_senzor_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'design_senzor' declared at 'd:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/synth/design_senzor.vhd:14' bound to instance 'design_senzor_i' of component 'design_senzor' [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/hdl/design_senzor_wrapper.vhd:53]
INFO: [Synth 8-638] synthesizing module 'design_senzor' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/synth/design_senzor.vhd:37]
INFO: [Synth 8-3491] module 'design_senzor_afis_0_0' declared at 'd:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_afis_0_0/synth/design_senzor_afis_0_0.vhd:56' bound to instance 'afis_0' of component 'design_senzor_afis_0_0' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/synth/design_senzor.vhd:133]
INFO: [Synth 8-638] synthesizing module 'design_senzor_afis_0_0' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_afis_0_0/synth/design_senzor_afis_0_0.vhd:74]
INFO: [Synth 8-3491] module 'afis' declared at 'D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/afisaj.vhd:8' bound to instance 'U0' of component 'afis' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_afis_0_0/synth/design_senzor_afis_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'afis' [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/afisaj.vhd:24]
WARNING: [Synth 8-614] signal 'dd1' is read in the process but is not in the sensitivity list [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/afisaj.vhd:57]
WARNING: [Synth 8-614] signal 'dd2' is read in the process but is not in the sensitivity list [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/afisaj.vhd:57]
WARNING: [Synth 8-614] signal 'dd3' is read in the process but is not in the sensitivity list [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/afisaj.vhd:57]
WARNING: [Synth 8-614] signal 'dd4' is read in the process but is not in the sensitivity list [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/afisaj.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'afis' (0#1) [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/afisaj.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_senzor_afis_0_0' (0#1) [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_afis_0_0/synth/design_senzor_afis_0_0.vhd:74]
INFO: [Synth 8-3491] module 'design_senzor_controler_0_0' declared at 'd:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_controler_0_0/synth/design_senzor_controler_0_0.vhd:56' bound to instance 'controler_0' of component 'design_senzor_controler_0_0' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/synth/design_senzor.vhd:149]
INFO: [Synth 8-638] synthesizing module 'design_senzor_controler_0_0' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_controler_0_0/synth/design_senzor_controler_0_0.vhd:71]
	Parameter sys_clk_freq bound to: 100000000 - type: integer 
	Parameter temp_sensor_addr2 bound to: 7'b1011000 
	Parameter temp_sensor_addr bound to: 7'b0111000 
INFO: [Synth 8-3491] module 'controler' declared at 'D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/controler.vhd:4' bound to instance 'U0' of component 'controler' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_controler_0_0/synth/design_senzor_controler_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'controler' [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/controler.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'controler' (0#1) [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/controler.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_senzor_controler_0_0' (0#1) [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_controler_0_0/synth/design_senzor_controler_0_0.vhd:71]
INFO: [Synth 8-3491] module 'design_senzor_i2c_master_0_0' declared at 'd:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_i2c_master_0_0/synth/design_senzor_i2c_master_0_0.vhd:56' bound to instance 'i2c_master_0' of component 'design_senzor_i2c_master_0_0' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/synth/design_senzor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'design_senzor_i2c_master_0_0' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_i2c_master_0_0/synth/design_senzor_i2c_master_0_0.vhd:73]
	Parameter input_clk bound to: 100000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/master.vhd:5' bound to instance 'U0' of component 'i2c_master' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_i2c_master_0_0/synth/design_senzor_i2c_master_0_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/master.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (0#1) [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/master.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_senzor_i2c_master_0_0' (0#1) [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_i2c_master_0_0/synth/design_senzor_i2c_master_0_0.vhd:73]
INFO: [Synth 8-3491] module 'design_senzor_i2c_read_0_0' declared at 'd:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_i2c_read_0_0/synth/design_senzor_i2c_read_0_0.vhd:56' bound to instance 'i2c_read_0' of component 'design_senzor_i2c_read_0_0' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/synth/design_senzor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'design_senzor_i2c_read_0_0' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_i2c_read_0_0/synth/design_senzor_i2c_read_0_0.vhd:67]
INFO: [Synth 8-3491] module 'i2c_read' declared at 'D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/citire.vhd:7' bound to instance 'U0' of component 'i2c_read' [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_i2c_read_0_0/synth/design_senzor_i2c_read_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'i2c_read' [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/citire.vhd:16]
WARNING: [Synth 8-614] signal 'tempp' is read in the process but is not in the sensitivity list [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/citire.vhd:23]
WARNING: [Synth 8-614] signal 'd1' is read in the process but is not in the sensitivity list [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/citire.vhd:23]
WARNING: [Synth 8-614] signal 'd2' is read in the process but is not in the sensitivity list [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/citire.vhd:23]
WARNING: [Synth 8-614] signal 'd3' is read in the process but is not in the sensitivity list [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/citire.vhd:23]
WARNING: [Synth 8-614] signal 'd4' is read in the process but is not in the sensitivity list [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/citire.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'i2c_read' (0#1) [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/citire.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'design_senzor_i2c_read_0_0' (0#1) [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/ip/design_senzor_i2c_read_0_0/synth/design_senzor_i2c_read_0_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'design_senzor' (0#1) [d:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/synth/design_senzor.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'design_senzor_wrapper' (0#1) [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.gen/sources_1/bd/design_senzor/hdl/design_senzor_wrapper.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element trigger1_reg was removed.  [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/controler.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element humidity_data_reg was removed.  [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/controler.vhd:222]
WARNING: [Synth 8-6014] Unused sequential element m4_reg was removed.  [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/controler.vhd:281]
WARNING: [Synth 8-7129] Port clk in module i2c_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_ack_err in module controler is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1308.027 ; gain = 509.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1308.027 ; gain = 509.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1308.027 ; gain = 509.914
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1308.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/constrs_1/new/constraints_senzor_temp.xdc]
Finished Parsing XDC File [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/constrs_1/new/constraints_senzor_temp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/constrs_1/new/constraints_senzor_temp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_senzor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_senzor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1413.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1413.141 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1413.141 ; gain = 615.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1413.141 ; gain = 615.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_senzor_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_senzor_i/i2c_read_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_senzor_i/afis_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_senzor_i/controler_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_senzor_i/i2c_master_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1413.141 ; gain = 615.027
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'm3_reg' and it is trimmed from '8' to '4' bits. [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/controler.vhd:276]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controler'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.srcs/sources_1/new/afisaj.vhd:60]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                             0000 |                             0000
                 trigger |                             0001 |                             0001
                pause202 |                             0010 |                             1001
            read_command |                             0011 |                             0100
               read_data |                             0100 |                             1010
           output_result |                             0101 |                             1011
                trigger2 |                             0110 |                             0010
               pause2022 |                             0111 |                             0011
           read_command2 |                             1000 |                             0101
              read_data2 |                             1001 |                             0110
          output_result2 |                             1010 |                             0111
               pause2sec |                             1011 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                             0000 |                             0000
                   start |                             0001 |                             0001
                 command |                             0010 |                             0010
                slv_ack1 |                             0011 |                             0011
                      wr |                             0100 |                             0100
                slv_ack2 |                             0101 |                             0110
                    stop |                             0110 |                             1001
                     rd2 |                             0111 |                             0111
                      rd |                             1000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1413.141 ; gain = 615.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	  20 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Multipliers : 
	              11x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 8     
	  12 Input   31 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   7 Input   20 Bit        Muxes := 1     
	  12 Input   20 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 9     
	   4 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 3     
	   6 Input    8 Bit        Muxes := 1     
	  12 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 16    
	  12 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 25    
	   4 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 4     
	  12 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk in module i2c_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_ack_err in module design_senzor_controler_0_0 is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (U0/an_reg[3]) is unused and will be removed from module design_senzor_afis_0_0.
INFO: [Synth 8-3332] Sequential element (U0/an_reg[2]) is unused and will be removed from module design_senzor_afis_0_0.
INFO: [Synth 8-3332] Sequential element (U0/an_reg[1]) is unused and will be removed from module design_senzor_afis_0_0.
INFO: [Synth 8-3332] Sequential element (U0/an_reg[0]) is unused and will be removed from module design_senzor_afis_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1413.141 ; gain = 615.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1413.141 ; gain = 615.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1413.141 ; gain = 615.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1490.473 ; gain = 692.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1505.004 ; gain = 706.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1505.004 ; gain = 706.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1505.004 ; gain = 706.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1505.004 ; gain = 706.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1505.004 ; gain = 706.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1505.004 ; gain = 706.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   569|
|3     |LUT1   |    97|
|4     |LUT2   |   263|
|5     |LUT3   |   829|
|6     |LUT4   |   391|
|7     |LUT5   |   816|
|8     |LUT6   |  1474|
|9     |FDCE   |    66|
|10    |FDPE   |     4|
|11    |FDRE   |   131|
|12    |IBUF   |     2|
|13    |IOBUF  |     2|
|14    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1505.004 ; gain = 706.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1505.004 ; gain = 601.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1505.004 ; gain = 706.891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1511.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 571 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1515.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete, checksum: 639c52a6
INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 1515.262 ; gain = 1099.242
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/afisare_temperatura_i2c/afisare_temperatura_i2c.runs/synth_1/design_senzor_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_senzor_wrapper_utilization_synth.rpt -pb design_senzor_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  7 10:03:39 2023...
