
// Isize = 27 bits
// format: 3b opcode, 4b %dM, 4b %sM, 4b %sM, 4b %dM, 4b %sM, 4b %sM
// 
// HEX /////////// BINARY  ///////////////////// ASSEMBLER /////////
5000330 // 16'b101_0000_0000_0000_0011_0011_0000	LOAD  %3, %3, %0;  %3 = %0, load reg 0 in reg 3
4000001	// 16'b100_0000_0000_0000_0000_0000_0001	BEQ %0, %1, -1; branch if %1=0
5000442 // 16'b101_0000_0000_0000_0100_0100_0010	LOAD  %4, %2, %0;  %4 = %2, load reg 2 in reg 4 (ReW)
3000001 // 16'b011_0000_0000_0000_0000_0000_0001	BNE %0, %1, -1; branch if %1!=0
4000001 // 16'b100_0000_0000_0000_0000_0000_0001	BEQ %0, %1, -1; branch if %1=0
5000552 // 16'b101_0000_0000_0000_0101_0101_0010	LOAD  %5, %2, %0;  %5 = %2, load reg 2 in reg 5 (ImW)
5000330 // 16'b101_0000_0000_0000_0011_0011_0000	LOAD  %3, %3, %0;  %3 = %0, load reg 0 in reg 3
3000001	// 16'b011_0000_0000_0000_0000_0000_0001	BNE %0, %1, -1; branch if %1!=0
4000001	// 16'b100_0000_0000_0000_0000_0000_0001	BEQ %0, %1, -1; branch if %1=0
5000662	// 16'b101_0000_0000_0000_0110_0110_0010	LOAD  %6, %2, %0;  %6 = %2, load reg 2 in reg 6 (ReB)
3000001	// 16'b011_0000_0000_0000_0000_0000_0001	BNE %0, %1, -1; branch if %1!=0
4000001	// 16'b100_0000_0000_0000_0000_0000_0001	BEQ %0, %1, -1; branch if %1=0
5000772	// 16'b101_0000_0000_0000_0111_0111_0010	LOAD  %7, %2, %0;  %7 = %2, load reg 2 in reg 7 (ImB)
3000001	// 16'b011_0000_0000_0000_0000_0000_0001	BNE %0, %1, -1; branch if %1!=0
4000001	// 16'b100_0000_0000_0000_0000_0000_0001	BEQ %0, %1, -1; branch if %1=0
5000882	// 16'b101_0000_0000_0000_1000_1000_0010	LOAD  %8, %2, %0;  %8 = %2, load reg 2 in reg 8 (ReA)
3000001	// 16'b011_0000_0000_0000_0000_0000_0001	BNE %0, %1, -1; branch if %1!=0
4000001	// 16'b100_0000_0000_0000_0000_0000_0001	BEQ %0, %1, -1; branch if %1=0
5000992	// 16'b101_0000_0000_0000_1001_1001_0010	LOAD  %9, %2, %0;  %9 = %2, load reg 2 in reg 9 (ImA)
6A64000	// 16'b110_1010_0110_0100_0000_0000_0000	MUL %10, %6, %4; %10=%6*%4		(ReW*ReB)
7B74CA8	// 16'b111_1011_0111_0100_1100_1010_1000	ADDMUL %12, %10, %8, %11, %7, %4; %12=%10+%8 %11=%7*%4 (ReA+(ReW*ReB)) (ReW*ImB)
0D75EA8	// 16'b000_1110_1010_1000_1101_0111_0101	SUBMUL %14, %10, %8, %13, %7, %5; %14=%8-%10 %13=%7*%5 (ReA-(ReW*ReB)) (ImW*ImB)
0F564B9	// 16'b000_0100_1011_1001_1111_0101_0110	SUBMUL %4, %11, %9, %15, %7, %5; %4=%9-%11 %15=%5*%6 (ImA-(ReW*ImB)) (ImW*ReB)
200079B	// 16'b010_0000_0000_0000_0111_1001_1011	ADD %7, %9, %11;  %7=%9+%11 (ImA+(ReW*ImB))
10003DC	// 16'b001_0000_0000_0000_0011_1101_1100	SUB %3, %13, %12;  %3=%12-%13 ((ReA+(ReW*ReB))-(ImW*ImB))
3000001	// 16'b011_0000_0000_0000_0000_0000_0001	BNE %0, %1, -1; branch if %1!=0
4000001	// 16'b100_0000_0000_0000_0000_0000_0001	BEQ %0, %1, -1; branch if %1=0
200037F	// 16'b010_0000_0000_0000_0011_0111_1111	ADD %3, %7, %15;  %3=%7+%15 (ImA+(ReW*ImB)+(ImW*ReB)))
3000001	// 16'b011_0000_0000_0000_0000_0000_0001	BNE %0, %1, -1; branch if %1!=0
4000001	// 16'b100_0000_0000_0000_0000_0000_0001	BEQ %0, %1, -1; branch if %1=0
20003ED	// 16'b010_0000_0000_0000_0011_1110_1101	ADD %3, %14, %13;  %3=%14+%13 (ReA-(ReW*ReB)+(ImW*ImB))
3000001	// 16'b011_0000_0000_0000_0000_0000_0001	BNE %0, %1, -1; branch if %1!=0
4000001	// 16'b100_0000_0000_0000_0000_0000_0001	BEQ %0, %1, -1; branch if %1=0
10003F4	// 16'b001_0000_0000_0000_0011_1111_0100	SUB %3, %4, %15;  %3=%4-%15 (ImA-(ReW*ImB)-(ImW*ReB))
3000001	// 16'b011_0000_0000_0000_0000_0000_0001	BNE %0, %1, -1; branch if %1!=0
40E3001	// 16'b100_0000_1110_0011_0000_0000_0001	BEQ %0, %1, -34; branch if %1=0