{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710396228709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710396228725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 17:03:48 2024 " "Processing started: Thu Mar 14 17:03:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710396228725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710396228725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece3073project -c ece3073project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece3073project -c ece3073project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710396228725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710396229912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710396229912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/vga_controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710396244802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710396244802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_block.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_block " "Found entity 1: pll_block" {  } { { "pll_block.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/pll_block.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710396244817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710396244817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2port " "Found entity 1: ram2port" {  } { { "ram2port.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/ram2port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710396244817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710396244817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file init_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 init_vga " "Found entity 1: init_vga" {  } { { "init_vga.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/init_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710396244833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710396244833 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixelValid vga_controller.v(62) " "Verilog HDL Implicit Net warning at vga_controller.v(62): created implicit net for \"pixelValid\"" {  } { { "vga_controller.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/vga_controller.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710396244833 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "init_vga.v(12) " "Verilog HDL error at init_vga.v(12): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "init_vga.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/init_vga.v" 12 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1710396244833 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "init_vga.v(16) " "Verilog HDL error at init_vga.v(16): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "init_vga.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/init_vga.v" 16 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1710396244833 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "init_vga.v(18) " "Verilog HDL error at init_vga.v(18): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "init_vga.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/init_vga.v" 18 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1710396244833 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "init_vga.v(17) " "Verilog HDL error at init_vga.v(17): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "init_vga.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/init_vga.v" 17 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1710396244833 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "SW init_vga.v(29) " "Verilog HDL Expression error at init_vga.v(29): illegal part select of unpacked array \"SW\"" {  } { { "init_vga.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/init_vga.v" 29 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710396244833 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "VGA_ADDR init_vga.v(32) " "Verilog HDL Expression error at init_vga.v(32): illegal part select of unpacked array \"VGA_ADDR\"" {  } { { "init_vga.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/init_vga.v" 32 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710396244833 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "VGA_R init_vga.v(33) " "Verilog HDL Expression error at init_vga.v(33): illegal part select of unpacked array \"VGA_R\"" {  } { { "init_vga.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/init_vga.v" 33 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710396244833 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "VGA_G init_vga.v(34) " "Verilog HDL Expression error at init_vga.v(34): illegal part select of unpacked array \"VGA_G\"" {  } { { "init_vga.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/init_vga.v" 34 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710396244833 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "VGA_B init_vga.v(35) " "Verilog HDL Expression error at init_vga.v(35): illegal part select of unpacked array \"VGA_B\"" {  } { { "init_vga.v" "" { Text "C:/Users/katja/Documents/ECE3073/Project/init_vga.v" 35 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710396244833 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710396244958 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 14 17:04:04 2024 " "Processing ended: Thu Mar 14 17:04:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710396244958 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710396244958 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710396244958 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710396244958 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710396245614 ""}
