{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520116437477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520116437489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 03 14:33:57 2018 " "Processing started: Sat Mar 03 14:33:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520116437489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116437489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116437489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1520116438064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520116438064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520116452408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116452408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "driver.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520116452409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116452409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputuser.sv 2 2 " "Found 2 design units, including 2 entities, in source file inputuser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inputUser " "Found entity 1: inputUser" {  } { { "inputUser.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/inputUser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520116452411 ""} { "Info" "ISGN_ENTITY_NAME" "2 handleClick " "Found entity 2: handleClick" {  } { { "inputUser.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/inputUser.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520116452411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116452411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frog.sv 1 1 " "Found 1 design units, including 1 entities, in source file frog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frog " "Found entity 1: frog" {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520116452413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116452413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520116452449 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green_array\[1\]\[7..2\] 0 DE1_SoC.sv(3) " "Net \"green_array\[1\]\[7..2\]\" at DE1_SoC.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1520116452450 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green_array\[7..2\] 0 DE1_SoC.sv(3) " "Net \"green_array\[7..2\]\" at DE1_SoC.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1520116452450 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green_array\[0\]\[7..2\] 0 DE1_SoC.sv(3) " "Net \"green_array\[0\]\[7..2\]\" at DE1_SoC.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1520116452450 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0\[27..0\] DE1_SoC.sv(2) " "Output port \"GPIO_0\[27..0\]\" at DE1_SoC.sv(2) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1520116452450 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_array\[0\]\[0\] DE1_SoC.sv(24) " "Inferred latch for \"green_array\[0\]\[0\]\" at DE1_SoC.sv(24)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116452450 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_array\[0\]\[1\] DE1_SoC.sv(24) " "Inferred latch for \"green_array\[0\]\[1\]\" at DE1_SoC.sv(24)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116452451 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_array\[1\]\[0\] DE1_SoC.sv(24) " "Inferred latch for \"green_array\[1\]\[0\]\" at DE1_SoC.sv(24)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116452451 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_array\[1\]\[1\] DE1_SoC.sv(24) " "Inferred latch for \"green_array\[1\]\[1\]\" at DE1_SoC.sv(24)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116452451 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputUser inputUser:in " "Elaborating entity \"inputUser\" for hierarchy \"inputUser:in\"" {  } { { "DE1_SoC.sv" "in" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520116452452 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "L inputUser.sv(4) " "Output port \"L\" at inputUser.sv(4) has no driver" {  } { { "inputUser.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/inputUser.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1520116452452 "|DE1_SoC|inputUser:in"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "U inputUser.sv(4) " "Output port \"U\" at inputUser.sv(4) has no driver" {  } { { "inputUser.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/inputUser.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1520116452452 "|DE1_SoC|inputUser:in"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D inputUser.sv(4) " "Output port \"D\" at inputUser.sv(4) has no driver" {  } { { "inputUser.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/inputUser.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1520116452452 "|DE1_SoC|inputUser:in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handleClick inputUser:in\|handleClick:Right " "Elaborating entity \"handleClick\" for hierarchy \"inputUser:in\|handleClick:Right\"" {  } { { "inputUser.sv" "Right" { Text "C:/Users/Son Tran/Desktop/lab8/inputUser.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520116452453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frog frog:setFrog " "Elaborating entity \"frog\" for hierarchy \"frog:setFrog\"" {  } { { "DE1_SoC.sv" "setFrog" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520116452454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 frog.sv(14) " "Verilog HDL assignment warning at frog.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520116452455 "|DE1_SoC|frog:setFrog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 frog.sv(16) " "Verilog HDL assignment warning at frog.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520116452455 "|DE1_SoC|frog:setFrog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 frog.sv(18) " "Verilog HDL assignment warning at frog.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520116452455 "|DE1_SoC|frog:setFrog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 frog.sv(20) " "Verilog HDL assignment warning at frog.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520116452455 "|DE1_SoC|frog:setFrog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nsx frog.sv(13) " "Verilog HDL Always Construct warning at frog.sv(13): inferring latch(es) for variable \"nsx\", which holds its previous value in one or more paths through the always construct" {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520116452455 "|DE1_SoC|frog:setFrog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nsy frog.sv(13) " "Verilog HDL Always Construct warning at frog.sv(13): inferring latch(es) for variable \"nsy\", which holds its previous value in one or more paths through the always construct" {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520116452455 "|DE1_SoC|frog:setFrog"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "frog.sv(13) " "SystemVerilog RTL Coding error at frog.sv(13): always_comb construct does not infer purely combinational logic." {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 13 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1520116452455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 frog.sv(28) " "Verilog HDL assignment warning at frog.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520116452456 "|DE1_SoC|frog:setFrog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 frog.sv(29) " "Verilog HDL assignment warning at frog.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520116452456 "|DE1_SoC|frog:setFrog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nsy frog.sv(15) " "Inferred latch for \"nsy\" at frog.sv(15)" {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116452456 "|DE1_SoC|frog:setFrog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nsx frog.sv(15) " "Inferred latch for \"nsx\" at frog.sv(15)" {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116452456 "|DE1_SoC|frog:setFrog"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "frog:setFrog " "Can't elaborate user hierarchy \"frog:setFrog\"" {  } { { "DE1_SoC.sv" "setFrog" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 22 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520116452457 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Son Tran/Desktop/lab8/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Son Tran/Desktop/lab8/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116452491 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "690 " "Peak virtual memory: 690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520116452648 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 03 14:34:12 2018 " "Processing ended: Sat Mar 03 14:34:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520116452648 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520116452648 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520116452648 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520116452648 ""}
