<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file UartTest_First_Implementation.ncd.
Design name: top_tx_only
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Sun Jul 21 17:48:22 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o UartTest_First_Implementation.twr -gui -msgset /home/user/SDR-HLS/3.Testing/Uart Test/promote.xml UartTest_First_Implementation.ncd UartTest_First_Implementation.prf 
Design file:     UartTest_First_Implementation.ncd
Preference file: UartTest_First_Implementation.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "clk_25mhz" 25.000000 MHz (0 errors)</A></LI>            485 items scored, 0 timing errors detected.
Report:  157.853MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            485 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 33.665ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_SM_Main_i1  (to clk_25mhz_c +)

   Delay:               5.911ns  (8.9% logic, 91.1% route), 1 logic levels.

 Constraint Details:

      5.911ns physical path delay uart_tx1/SLICE_17 to uart_tx1/SLICE_11 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 33.665ns

 Physical Path Details:

      Data path uart_tx1/SLICE_17 to uart_tx1/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C32D.CLK to     R54C32D.Q0 uart_tx1/SLICE_17 (from clk_25mhz_c)
ROUTE        17     5.386     R54C32D.Q0 to    R53C32D.LSR uart_tx1/r_SM_Main_2 (to clk_25mhz_c)
                  --------
                    5.911   (8.9% logic, 91.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R54C32D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R53C32D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.665ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_SM_Main_i0  (to clk_25mhz_c +)

   Delay:               5.911ns  (8.9% logic, 91.1% route), 1 logic levels.

 Constraint Details:

      5.911ns physical path delay uart_tx1/SLICE_17 to uart_tx1/SLICE_16 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 33.665ns

 Physical Path Details:

      Data path uart_tx1/SLICE_17 to uart_tx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C32D.CLK to     R54C32D.Q0 uart_tx1/SLICE_17 (from clk_25mhz_c)
ROUTE        17     5.386     R54C32D.Q0 to    R54C32C.LSR uart_tx1/r_SM_Main_2 (to clk_25mhz_c)
                  --------
                    5.911   (8.9% logic, 91.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R54C32D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R54C32C.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/o_Tx_Serial_47  (to clk_25mhz_c +)

   Delay:               5.911ns  (8.9% logic, 91.1% route), 1 logic levels.

 Constraint Details:

      5.911ns physical path delay uart_tx1/SLICE_17 to uart_tx1/SLICE_10 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.216ns

 Physical Path Details:

      Data path uart_tx1/SLICE_17 to uart_tx1/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C32D.CLK to     R54C32D.Q0 uart_tx1/SLICE_17 (from clk_25mhz_c)
ROUTE        17     5.386     R54C32D.Q0 to     R55C31B.CE uart_tx1/r_SM_Main_2 (to clk_25mhz_c)
                  --------
                    5.911   (8.9% logic, 91.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R54C32D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R55C31B.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Clock_Count_76__i14  (to clk_25mhz_c +)
                   FF                        uart_tx1/r_Clock_Count_76__i13

   Delay:               5.911ns  (8.9% logic, 91.1% route), 1 logic levels.

 Constraint Details:

      5.911ns physical path delay uart_tx1/SLICE_17 to uart_tx1/SLICE_1 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.216ns

 Physical Path Details:

      Data path uart_tx1/SLICE_17 to uart_tx1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C32D.CLK to     R54C32D.Q0 uart_tx1/SLICE_17 (from clk_25mhz_c)
ROUTE        17     5.386     R54C32D.Q0 to     R53C31D.CE uart_tx1/r_SM_Main_2 (to clk_25mhz_c)
                  --------
                    5.911   (8.9% logic, 91.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R54C32D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R53C31D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Clock_Count_76__i2  (to clk_25mhz_c +)
                   FF                        uart_tx1/r_Clock_Count_76__i1

   Delay:               5.911ns  (8.9% logic, 91.1% route), 1 logic levels.

 Constraint Details:

      5.911ns physical path delay uart_tx1/SLICE_17 to uart_tx1/SLICE_7 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.216ns

 Physical Path Details:

      Data path uart_tx1/SLICE_17 to uart_tx1/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C32D.CLK to     R54C32D.Q0 uart_tx1/SLICE_17 (from clk_25mhz_c)
ROUTE        17     5.386     R54C32D.Q0 to     R53C30B.CE uart_tx1/r_SM_Main_2 (to clk_25mhz_c)
                  --------
                    5.911   (8.9% logic, 91.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R54C32D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R53C30B.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Clock_Count_76__i12  (to clk_25mhz_c +)
                   FF                        uart_tx1/r_Clock_Count_76__i11

   Delay:               5.911ns  (8.9% logic, 91.1% route), 1 logic levels.

 Constraint Details:

      5.911ns physical path delay uart_tx1/SLICE_17 to uart_tx1/SLICE_2 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.216ns

 Physical Path Details:

      Data path uart_tx1/SLICE_17 to uart_tx1/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C32D.CLK to     R54C32D.Q0 uart_tx1/SLICE_17 (from clk_25mhz_c)
ROUTE        17     5.386     R54C32D.Q0 to     R53C31C.CE uart_tx1/r_SM_Main_2 (to clk_25mhz_c)
                  --------
                    5.911   (8.9% logic, 91.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R54C32D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R53C31C.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Clock_Count_76__i0  (to clk_25mhz_c +)

   Delay:               5.911ns  (8.9% logic, 91.1% route), 1 logic levels.

 Constraint Details:

      5.911ns physical path delay uart_tx1/SLICE_17 to uart_tx1/SLICE_8 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.216ns

 Physical Path Details:

      Data path uart_tx1/SLICE_17 to uart_tx1/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C32D.CLK to     R54C32D.Q0 uart_tx1/SLICE_17 (from clk_25mhz_c)
ROUTE        17     5.386     R54C32D.Q0 to     R53C30A.CE uart_tx1/r_SM_Main_2 (to clk_25mhz_c)
                  --------
                    5.911   (8.9% logic, 91.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R54C32D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R53C30A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Clock_Count_76__i4  (to clk_25mhz_c +)
                   FF                        uart_tx1/r_Clock_Count_76__i3

   Delay:               5.911ns  (8.9% logic, 91.1% route), 1 logic levels.

 Constraint Details:

      5.911ns physical path delay uart_tx1/SLICE_17 to uart_tx1/SLICE_6 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.216ns

 Physical Path Details:

      Data path uart_tx1/SLICE_17 to uart_tx1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C32D.CLK to     R54C32D.Q0 uart_tx1/SLICE_17 (from clk_25mhz_c)
ROUTE        17     5.386     R54C32D.Q0 to     R53C30C.CE uart_tx1/r_SM_Main_2 (to clk_25mhz_c)
                  --------
                    5.911   (8.9% logic, 91.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R54C32D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R53C30C.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Clock_Count_76__i15  (to clk_25mhz_c +)

   Delay:               5.911ns  (8.9% logic, 91.1% route), 1 logic levels.

 Constraint Details:

      5.911ns physical path delay uart_tx1/SLICE_17 to uart_tx1/SLICE_0 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.216ns

 Physical Path Details:

      Data path uart_tx1/SLICE_17 to uart_tx1/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C32D.CLK to     R54C32D.Q0 uart_tx1/SLICE_17 (from clk_25mhz_c)
ROUTE        17     5.386     R54C32D.Q0 to     R53C32A.CE uart_tx1/r_SM_Main_2 (to clk_25mhz_c)
                  --------
                    5.911   (8.9% logic, 91.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R54C32D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R53C32A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Clock_Count_76__i8  (to clk_25mhz_c +)
                   FF                        uart_tx1/r_Clock_Count_76__i7

   Delay:               5.911ns  (8.9% logic, 91.1% route), 1 logic levels.

 Constraint Details:

      5.911ns physical path delay uart_tx1/SLICE_17 to uart_tx1/SLICE_4 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.216ns

 Physical Path Details:

      Data path uart_tx1/SLICE_17 to uart_tx1/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C32D.CLK to     R54C32D.Q0 uart_tx1/SLICE_17 (from clk_25mhz_c)
ROUTE        17     5.386     R54C32D.Q0 to     R53C31A.CE uart_tx1/r_SM_Main_2 (to clk_25mhz_c)
                  --------
                    5.911   (8.9% logic, 91.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R54C32D.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.781       G2.PADDI to    R53C31A.CLK clk_25mhz_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

Report:  157.853MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |   25.000 MHz|  157.853 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 18
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 485 paths, 1 nets, and 180 connections (99.45% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Sun Jul 21 17:48:23 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o UartTest_First_Implementation.twr -gui -msgset /home/user/SDR-HLS/3.Testing/Uart Test/promote.xml UartTest_First_Implementation.ncd UartTest_First_Implementation.prf 
Design file:     UartTest_First_Implementation.ncd
Preference file: UartTest_First_Implementation.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "clk_25mhz" 25.000000 MHz (0 errors)</A></LI>            485 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            485 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_Bit_Index_i0  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Bit_Index_i0  (to clk_25mhz_c +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay uart_tx1/SLICE_14 to uart_tx1/SLICE_14 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path uart_tx1/SLICE_14 to uart_tx1/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R55C32D.CLK to     R55C32D.Q0 uart_tx1/SLICE_14 (from clk_25mhz_c)
ROUTE         4     0.071     R55C32D.Q0 to     R55C32D.C0 uart_tx1/r_Bit_Index_0
CTOF_DEL    ---     0.076     R55C32D.C0 to     R55C32D.F0 uart_tx1/SLICE_14
ROUTE         1     0.000     R55C32D.F0 to    R55C32D.DI0 uart_tx1/n529 (to clk_25mhz_c)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R55C32D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R55C32D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i0  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_SM_Main_i0  (to clk_25mhz_c +)

   Delay:               0.335ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.335ns physical path delay uart_tx1/SLICE_16 to uart_tx1/SLICE_16 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.216ns

 Physical Path Details:

      Data path uart_tx1/SLICE_16 to uart_tx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C32C.CLK to     R54C32C.Q0 uart_tx1/SLICE_16 (from clk_25mhz_c)
ROUTE        12     0.073     R54C32C.Q0 to     R54C32C.C0 uart_tx1/r_SM_Main_0
CTOOFX_DEL  ---     0.098     R54C32C.C0 to   R54C32C.OFX0 uart_tx1/SLICE_16
ROUTE         1     0.000   R54C32C.OFX0 to    R54C32C.DI0 uart_tx1/n630 (to clk_25mhz_c)
                  --------
                    0.335   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R54C32C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R54C32C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_Tx_Done_46  (from clk_25mhz_c +)
   Destination:    FF         Data in        i_Tx_DV_8  (to clk_25mhz_c +)

   Delay:               0.371ns  (64.7% logic, 35.3% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay uart_tx1/SLICE_9 to SLICE_12 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.252ns

 Physical Path Details:

      Data path uart_tx1/SLICE_9 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C32B.CLK to     R54C32B.Q0 uart_tx1/SLICE_9 (from clk_25mhz_c)
ROUTE         1     0.131     R54C32B.Q0 to     R54C31A.D0 o_Tx_Done
CTOF_DEL    ---     0.076     R54C31A.D0 to     R54C31A.F0 SLICE_12
ROUTE         1     0.000     R54C31A.F0 to    R54C31A.DI0 o_Tx_Done_N_2 (to clk_25mhz_c)
                  --------
                    0.371   (64.7% logic, 35.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R54C32B.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R54C31A.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.267ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i2  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Tx_Done_46  (to clk_25mhz_c +)

   Delay:               0.386ns  (62.2% logic, 37.8% route), 2 logic levels.

 Constraint Details:

      0.386ns physical path delay uart_tx1/SLICE_17 to uart_tx1/SLICE_9 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.267ns

 Physical Path Details:

      Data path uart_tx1/SLICE_17 to uart_tx1/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C32D.CLK to     R54C32D.Q0 uart_tx1/SLICE_17 (from clk_25mhz_c)
ROUTE        17     0.146     R54C32D.Q0 to     R54C32B.D0 uart_tx1/r_SM_Main_2
CTOF_DEL    ---     0.076     R54C32B.D0 to     R54C32B.F0 uart_tx1/SLICE_9
ROUTE         1     0.000     R54C32B.F0 to    R54C32B.DI0 uart_tx1/o_Tx_Done_N_78 (to clk_25mhz_c)
                  --------
                    0.386   (62.2% logic, 37.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R54C32D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R54C32B.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_Tx_DV_8  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_SM_Main_i0  (to clk_25mhz_c +)

   Delay:               0.395ns  (66.3% logic, 33.7% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_12 to uart_tx1/SLICE_16 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_12 to uart_tx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C31A.CLK to     R54C31A.Q0 SLICE_12 (from clk_25mhz_c)
ROUTE         2     0.133     R54C31A.Q0 to     R54C32C.D0 r_SM_Main_2_N_42_0
CTOOFX_DEL  ---     0.098     R54C32C.D0 to   R54C32C.OFX0 uart_tx1/SLICE_16
ROUTE         1     0.000   R54C32C.OFX0 to    R54C32C.DI0 uart_tx1/n630 (to clk_25mhz_c)
                  --------
                    0.395   (66.3% logic, 33.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R54C31A.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R54C32C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_Clock_Count_76__i14  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Clock_Count_76__i14  (to clk_25mhz_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay uart_tx1/SLICE_1 to uart_tx1/SLICE_1 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path uart_tx1/SLICE_1 to uart_tx1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C31D.CLK to     R53C31D.Q1 uart_tx1/SLICE_1 (from clk_25mhz_c)
ROUTE         2     0.156     R53C31D.Q1 to     R53C31D.A1 uart_tx1/r_Clock_Count_14
CTOF_DEL    ---     0.076     R53C31D.A1 to     R53C31D.F1 uart_tx1/SLICE_1
ROUTE         1     0.000     R53C31D.F1 to    R53C31D.DI1 uart_tx1/n71 (to clk_25mhz_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R53C31D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R53C31D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_Clock_Count_76__i4  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Clock_Count_76__i4  (to clk_25mhz_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay uart_tx1/SLICE_6 to uart_tx1/SLICE_6 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path uart_tx1/SLICE_6 to uart_tx1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C30C.CLK to     R53C30C.Q1 uart_tx1/SLICE_6 (from clk_25mhz_c)
ROUTE         2     0.156     R53C30C.Q1 to     R53C30C.A1 uart_tx1/r_Clock_Count_4
CTOF_DEL    ---     0.076     R53C30C.A1 to     R53C30C.F1 uart_tx1/SLICE_6
ROUTE         1     0.000     R53C30C.F1 to    R53C30C.DI1 uart_tx1/n81 (to clk_25mhz_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R53C30C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R53C30C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_SM_Main_i0  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_SM_Main_i1  (to clk_25mhz_c +)

   Delay:               0.395ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay uart_tx1/SLICE_16 to uart_tx1/SLICE_11 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path uart_tx1/SLICE_16 to uart_tx1/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C32C.CLK to     R54C32C.Q0 uart_tx1/SLICE_16 (from clk_25mhz_c)
ROUTE        12     0.155     R54C32C.Q0 to     R53C32D.C0 uart_tx1/r_SM_Main_0
CTOF_DEL    ---     0.076     R53C32D.C0 to     R53C32D.F0 uart_tx1/SLICE_11
ROUTE         1     0.000     R53C32D.F0 to    R53C32D.DI0 uart_tx1/n3 (to clk_25mhz_c)
                  --------
                    0.395   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R54C32C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R53C32D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_Clock_Count_76__i6  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Clock_Count_76__i6  (to clk_25mhz_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay uart_tx1/SLICE_5 to uart_tx1/SLICE_5 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path uart_tx1/SLICE_5 to uart_tx1/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C30D.CLK to     R53C30D.Q1 uart_tx1/SLICE_5 (from clk_25mhz_c)
ROUTE         2     0.156     R53C30D.Q1 to     R53C30D.A1 uart_tx1/r_Clock_Count_6
CTOF_DEL    ---     0.076     R53C30D.A1 to     R53C30D.F1 uart_tx1/SLICE_5
ROUTE         1     0.000     R53C30D.F1 to    R53C30D.DI1 uart_tx1/n79 (to clk_25mhz_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R53C30D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R53C30D.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx1/r_Clock_Count_76__i12  (from clk_25mhz_c +)
   Destination:    FF         Data in        uart_tx1/r_Clock_Count_76__i12  (to clk_25mhz_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay uart_tx1/SLICE_2 to uart_tx1/SLICE_2 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path uart_tx1/SLICE_2 to uart_tx1/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C31C.CLK to     R53C31C.Q1 uart_tx1/SLICE_2 (from clk_25mhz_c)
ROUTE         2     0.156     R53C31C.Q1 to     R53C31C.A1 uart_tx1/r_Clock_Count_12
CTOF_DEL    ---     0.076     R53C31C.A1 to     R53C31C.F1 uart_tx1/SLICE_2
ROUTE         1     0.000     R53C31C.F1 to    R53C31C.DI1 uart_tx1/n73 (to clk_25mhz_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_tx1/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R53C31C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25mhz to uart_tx1/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.911       G2.PADDI to    R53C31C.CLK clk_25mhz_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 18
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 485 paths, 1 nets, and 180 connections (99.45% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
