

================================================================
== Vitis HLS Report for 'Debayer'
================================================================
* Date:           Thu May  8 10:10:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline |
    |   min   |   max   |    min   |    max   | min |     max    |   Type   |
    +---------+---------+----------+----------+-----+------------+----------+
    |    65594|  2152989|  0.262 ms|  8.612 ms|   50|  4296540185|  dataflow|
    +---------+---------+----------+----------+-----+------------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+------------+-----------+------------+-----+------------+---------+
        |                      |                   |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
        |       Instance       |       Module      |   min   |     max    |    min    |     max    | min |     max    |   Type  |
        +----------------------+-------------------+---------+------------+-----------+------------+-----+------------+---------+
        |DebayerG_U0           |DebayerG           |       49|  4296540184|   0.196 us|  17.186 sec|   49|  4296540184|       no|
        |DebayerRatBorBatR_U0  |DebayerRatBorBatR  |       12|     2087412|  48.000 ns|    8.350 ms|   12|     2087412|       no|
        |DebayerRandBatG_U0    |DebayerRandBatG    |       11|     2086331|  44.000 ns|    8.345 ms|   11|     2086331|       no|
        +----------------------+-------------------+---------+------------+-----------+------------+-----+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|     396|     268|    -|
|Instance         |       30|     8|    8647|    9489|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       9|    -|
|Register         |        -|     -|       1|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       30|     8|    9044|    9768|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       10|    ~0|       3|       8|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------+-------------------+---------+----+------+------+-----+
    |DebayerG_U0           |DebayerG           |       14|   8|  4258|  5023|    0|
    |DebayerRandBatG_U0    |DebayerRandBatG    |        8|   0|  1691|  2038|    0|
    |DebayerRatBorBatR_U0  |DebayerRatBorBatR  |        8|   0|  2698|  2428|    0|
    +----------------------+-------------------+---------+----+------+------+-----+
    |Total                 |                   |       30|   8|  8647|  9489|    0|
    +----------------------+-------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |bayerPhase_c9_U  |        0|  99|   0|    -|     2|   16|       32|
    |bayerPhase_c_U   |        0|  99|   0|    -|     2|   16|       32|
    |imgG_U           |        0|  99|   0|    -|     2|   30|       60|
    |imgRB_U          |        0|  99|   0|    -|     2|   30|       60|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0| 396|   0|    0|     8|   92|      184|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_start                 |   in|    1|  ap_ctrl_hs|       Debayer|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|       Debayer|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|       Debayer|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|       Debayer|  return value|
|ap_clk                   |   in|    1|  ap_ctrl_hs|       Debayer|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|       Debayer|  return value|
|imgBayer_num_data_valid  |   in|    3|  ap_ctrl_hs|       Debayer|  return value|
|imgBayer_fifo_cap        |   in|    3|  ap_ctrl_hs|       Debayer|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|       Debayer|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|       Debayer|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|       Debayer|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|       Debayer|  return value|
|imgBayer_dout            |   in|   10|     ap_fifo|      imgBayer|       pointer|
|imgBayer_empty_n         |   in|    1|     ap_fifo|      imgBayer|       pointer|
|imgBayer_read            |  out|    1|     ap_fifo|      imgBayer|       pointer|
|imgRgb_din               |  out|   30|     ap_fifo|        imgRgb|       pointer|
|imgRgb_full_n            |   in|    1|     ap_fifo|        imgRgb|       pointer|
|imgRgb_write             |  out|    1|     ap_fifo|        imgRgb|       pointer|
|height                   |   in|   16|   ap_stable|        height|        scalar|
|height_ap_vld            |   in|    1|   ap_stable|        height|        scalar|
|width                    |   in|   16|   ap_stable|         width|        scalar|
|width_ap_vld             |   in|    1|   ap_stable|         width|        scalar|
|p_read                   |   in|   16|     ap_none|        p_read|        scalar|
|p_read_ap_vld            |   in|    1|     ap_none|        p_read|        scalar|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 7 [1/1] (1.46ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025]   --->   Operation 7 'read' 'p_read_2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %width" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025]   --->   Operation 8 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %height" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025]   --->   Operation 9 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln1025 = trunc i16 %width_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025]   --->   Operation 10 'trunc' 'trunc_ln1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln1025_1 = trunc i16 %height_read" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025]   --->   Operation 11 'trunc' 'trunc_ln1025_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bayerPhase_c9 = alloca i64 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025]   --->   Operation 12 'alloca' 'bayerPhase_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bayerPhase_c = alloca i64 1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025]   --->   Operation 13 'alloca' 'bayerPhase_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%imgG = alloca i64 1"   --->   Operation 14 'alloca' 'imgG' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%imgRB = alloca i64 1"   --->   Operation 15 'alloca' 'imgRB' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_1 : Operation 16 [2/2] (1.46ns)   --->   "%call_ln1026 = call void @DebayerG, i10 %imgBayer, i30 %imgG, i16 %height_read, i16 %width_read, i16 %p_read_2, i16 %bayerPhase_c9, i10 %DIV1_TABLE, i18 %DIV2_TABLE" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1026]   --->   Operation 16 'call' 'call_ln1026' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln1026 = call void @DebayerG, i10 %imgBayer, i30 %imgG, i16 %height_read, i16 %width_read, i16 %p_read_2, i16 %bayerPhase_c9, i10 %DIV1_TABLE, i18 %DIV2_TABLE" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1026]   --->   Operation 17 'call' 'call_ln1026' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 18 [2/2] (2.25ns)   --->   "%call_ln1027 = call void @DebayerRatBorBatR, i30 %imgG, i30 %imgRB, i11 %trunc_ln1025_1, i11 %trunc_ln1025, i16 %bayerPhase_c9, i16 %bayerPhase_c" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1027]   --->   Operation 18 'call' 'call_ln1027' <Predicate = true> <Delay = 2.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln1027 = call void @DebayerRatBorBatR, i30 %imgG, i30 %imgRB, i11 %trunc_ln1025_1, i11 %trunc_ln1025, i16 %bayerPhase_c9, i16 %bayerPhase_c" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1027]   --->   Operation 19 'call' 'call_ln1027' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.25>
ST_5 : Operation 20 [2/2] (2.25ns)   --->   "%call_ln1028 = call void @DebayerRandBatG, i30 %imgRB, i30 %imgRgb, i11 %trunc_ln1025_1, i11 %trunc_ln1025, i16 %bayerPhase_c" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 20 'call' 'call_ln1028' <Predicate = true> <Delay = 2.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @bayerPhase_c9_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %bayerPhase_c9, i16 %bayerPhase_c9" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025]   --->   Operation 21 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln1025 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025]   --->   Operation 22 'specinterface' 'specinterface_ln1025' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @bayerPhase_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %bayerPhase_c, i16 %bayerPhase_c" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025]   --->   Operation 23 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln1025 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025]   --->   Operation 24 'specinterface' 'specinterface_ln1025' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln1025 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025]   --->   Operation 25 'specdataflowpipeline' 'specdataflowpipeline_ln1025' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRgb, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgBayer, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%empty_135 = specchannel i32 @_ssdm_op_SpecChannel, void @imgG_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i30 %imgG, i30 %imgG"   --->   Operation 30 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgG, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%empty_136 = specchannel i32 @_ssdm_op_SpecChannel, void @imgRB_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i30 %imgRB, i30 %imgRB"   --->   Operation 32 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRB, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln1028 = call void @DebayerRandBatG, i30 %imgRB, i30 %imgRgb, i11 %trunc_ln1025_1, i11 %trunc_ln1025, i16 %bayerPhase_c" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1028]   --->   Operation 34 'call' 'call_ln1028' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln1029 = ret" [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1029]   --->   Operation 35 'ret' 'ret_ln1029' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgBayer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgRgb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DIV1_TABLE]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ DIV2_TABLE]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_2                    (read                ) [ 0010000]
width_read                  (read                ) [ 0010000]
height_read                 (read                ) [ 0010000]
trunc_ln1025                (trunc               ) [ 0011111]
trunc_ln1025_1              (trunc               ) [ 0011111]
bayerPhase_c9               (alloca              ) [ 0111111]
bayerPhase_c                (alloca              ) [ 0011111]
imgG                        (alloca              ) [ 0111111]
imgRB                       (alloca              ) [ 0011111]
call_ln1026                 (call                ) [ 0000000]
call_ln1027                 (call                ) [ 0000000]
empty                       (specchannel         ) [ 0000000]
specinterface_ln1025        (specinterface       ) [ 0000000]
empty_134                   (specchannel         ) [ 0000000]
specinterface_ln1025        (specinterface       ) [ 0000000]
specdataflowpipeline_ln1025 (specdataflowpipeline) [ 0000000]
specinterface_ln0           (specinterface       ) [ 0000000]
specinterface_ln0           (specinterface       ) [ 0000000]
specinterface_ln0           (specinterface       ) [ 0000000]
specinterface_ln0           (specinterface       ) [ 0000000]
empty_135                   (specchannel         ) [ 0000000]
specinterface_ln0           (specinterface       ) [ 0000000]
empty_136                   (specchannel         ) [ 0000000]
specinterface_ln0           (specinterface       ) [ 0000000]
call_ln1028                 (call                ) [ 0000000]
ret_ln1029                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgBayer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgBayer"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgRgb">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgRgb"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DIV1_TABLE">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DIV1_TABLE"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DIV2_TABLE">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DIV2_TABLE"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DebayerG"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DebayerRatBorBatR"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DebayerRandBatG"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bayerPhase_c9_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bayerPhase_c_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgG_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgRB_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="bayerPhase_c9_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bayerPhase_c9/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="bayerPhase_c_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bayerPhase_c/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="imgG_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgG/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="imgRB_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgRB/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_2_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="width_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="height_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_DebayerG_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="10" slack="0"/>
<pin id="97" dir="0" index="2" bw="30" slack="0"/>
<pin id="98" dir="0" index="3" bw="16" slack="0"/>
<pin id="99" dir="0" index="4" bw="16" slack="0"/>
<pin id="100" dir="0" index="5" bw="16" slack="0"/>
<pin id="101" dir="0" index="6" bw="16" slack="0"/>
<pin id="102" dir="0" index="7" bw="10" slack="0"/>
<pin id="103" dir="0" index="8" bw="18" slack="0"/>
<pin id="104" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1026/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_DebayerRatBorBatR_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="30" slack="2"/>
<pin id="115" dir="0" index="2" bw="30" slack="2"/>
<pin id="116" dir="0" index="3" bw="11" slack="2"/>
<pin id="117" dir="0" index="4" bw="11" slack="2"/>
<pin id="118" dir="0" index="5" bw="16" slack="2"/>
<pin id="119" dir="0" index="6" bw="16" slack="2"/>
<pin id="120" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1027/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_DebayerRandBatG_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="30" slack="4"/>
<pin id="125" dir="0" index="2" bw="30" slack="0"/>
<pin id="126" dir="0" index="3" bw="11" slack="4"/>
<pin id="127" dir="0" index="4" bw="11" slack="4"/>
<pin id="128" dir="0" index="5" bw="16" slack="4"/>
<pin id="129" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1028/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln1025_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1025/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln1025_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1025_1/1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="p_read_2_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="1"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="width_read_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="150" class="1005" name="height_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="1"/>
<pin id="152" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="155" class="1005" name="trunc_ln1025_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="2"/>
<pin id="157" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1025 "/>
</bind>
</comp>

<comp id="161" class="1005" name="trunc_ln1025_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="2"/>
<pin id="163" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1025_1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="bayerPhase_c9_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="bayerPhase_c9 "/>
</bind>
</comp>

<comp id="173" class="1005" name="bayerPhase_c_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="2"/>
<pin id="175" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="bayerPhase_c "/>
</bind>
</comp>

<comp id="179" class="1005" name="imgG_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="30" slack="0"/>
<pin id="181" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="imgG "/>
</bind>
</comp>

<comp id="185" class="1005" name="imgRB_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="30" slack="2"/>
<pin id="187" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="imgRB "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="107"><net_src comp="88" pin="2"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="82" pin="2"/><net_sink comp="94" pin=4"/></net>

<net id="109"><net_src comp="76" pin="2"/><net_sink comp="94" pin=5"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="82" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="88" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="76" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="94" pin=5"/></net>

<net id="148"><net_src comp="82" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="153"><net_src comp="88" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="94" pin=3"/></net>

<net id="158"><net_src comp="132" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="164"><net_src comp="136" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="112" pin=3"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="170"><net_src comp="60" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="112" pin=5"/></net>

<net id="176"><net_src comp="64" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="122" pin=5"/></net>

<net id="182"><net_src comp="68" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="188"><net_src comp="72" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgRgb | {5 6 }
	Port: DIV1_TABLE | {}
	Port: DIV2_TABLE | {}
 - Input state : 
	Port: Debayer : imgBayer | {1 2 }
	Port: Debayer : height | {1 }
	Port: Debayer : width | {1 }
	Port: Debayer : p_read | {1 }
	Port: Debayer : DIV1_TABLE | {1 2 }
	Port: Debayer : DIV2_TABLE | {1 2 }
  - Chain level:
	State 1
		call_ln1026 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |      grp_DebayerG_fu_94      |    8    |    8    |  12.481 |   2718  |   3675  |    0    |
|   call   | grp_DebayerRatBorBatR_fu_112 |    8    |    0    |  4.697  |   1318  |   1172  |    0    |
|          |  grp_DebayerRandBatG_fu_122  |    8    |    0    |  0.854  |   1132  |   1293  |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |      p_read_2_read_fu_76     |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |     width_read_read_fu_82    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    height_read_read_fu_88    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |      trunc_ln1025_fu_132     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln1025_1_fu_136    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                              |    24   |    8    |  18.032 |   5168  |   6140  |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| bayerPhase_c9_reg_167|   16   |
| bayerPhase_c_reg_173 |   16   |
|  height_read_reg_150 |   16   |
|     imgG_reg_179     |   30   |
|     imgRB_reg_185    |   30   |
|   p_read_2_reg_140   |   16   |
|trunc_ln1025_1_reg_161|   11   |
| trunc_ln1025_reg_155 |   11   |
|  width_read_reg_145  |   16   |
+----------------------+--------+
|         Total        |   162  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_DebayerG_fu_94 |  p3  |   2  |  16  |   32   ||    9    |
| grp_DebayerG_fu_94 |  p4  |   2  |  16  |   32   ||    9    |
| grp_DebayerG_fu_94 |  p5  |   2  |  16  |   32   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   96   ||  1.281  ||    27   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   24   |    8   |   18   |  5168  |  6140  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   162  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   24   |    8   |   19   |  5330  |  6167  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
