Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: usb.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "usb.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "usb"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : usb
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/yuan/Desktop/FPGA/usb/freq_divider.v" into library work
Parsing module <freq_divider>.
Analyzing Verilog file "/home/yuan/Desktop/FPGA/usb/usb.v" into library work
Parsing module <usb>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <usb>.

Elaborating module <freq_divider>.
WARNING:HDLCompiler:1127 - "/home/yuan/Desktop/FPGA/usb/usb.v" Line 41: Assignment to clk_1 ignored, since the identifier is never used
WARNING:Xst:2972 - "/home/yuan/Desktop/FPGA/usb/usb.v" line 38. All outputs of instance <CLK_1hz> of block <freq_divider> are unconnected in block <usb>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <usb>.
    Related source file is "/home/yuan/Desktop/FPGA/usb/usb.v".
INFO:Xst:3210 - "/home/yuan/Desktop/FPGA/usb/usb.v" line 38: Output port <clk_out> of the instance <CLK_1hz> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <isRunning>.
    Found 1-bit register for signal <isCorrect>.
    Found 4-bit register for signal <true_states>.
    Found 4-bit register for signal <false_states>.
    Found 4-bit register for signal <LED>.
    Found 1-bit register for signal <mode>.
    Found 4-bit adder for signal <true_states[3]_GND_1_o_add_14_OUT> created at line 66.
    Found 4-bit adder for signal <false_states[3]_GND_1_o_add_23_OUT> created at line 86.
    Found 16x4-bit Read Only RAM for signal <true_states[3]_PWR_1_o_wide_mux_18_OUT>
    Found 8x4-bit Read Only RAM for signal <_n0122>
    Found 4-bit comparator greater for signal <true_states[3]_PWR_1_o_LessThan_14_o> created at line 65
    Found 4-bit comparator greater for signal <false_states[3]_GND_1_o_LessThan_23_o> created at line 85
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <usb> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port Read Only RAM                    : 1
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Registers                                            : 6
 1-bit register                                        : 3
 4-bit register                                        : 3
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <usb>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <false_states> prevents it from being combined with the RAM <Mram__n0122> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <false_states<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <true_states> prevents it from being combined with the RAM <Mram_true_states[3]_PWR_1_o_wide_mux_18_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <true_states>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <usb> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port distributed Read Only RAM        : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Registers                                            : 15
 Flip-Flops                                            : 15
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <usb> ...
WARNING:Xst:1293 - FF/Latch <false_states_3> has a constant value of 0 in block <usb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <false_states_3> has a constant value of 0 in block <usb>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block usb, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : usb.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 30
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 4
#      LUT4                        : 12
#      LUT5                        : 5
#      LUT6                        : 6
# FlipFlops/Latches                : 14
#      FD                          : 3
#      FDRE                        : 9
#      FDSE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 9
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              14  out of  18224     0%  
 Number of Slice LUTs:                   29  out of   9112     0%  
    Number used as Logic:                29  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     29
   Number with an unused Flip Flop:      15  out of     29    51%  
   Number with an unused LUT:             0  out of     29     0%  
   Number of fully used LUT-FF pairs:    14  out of     29    48%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.957ns (Maximum Frequency: 252.694MHz)
   Minimum input arrival time before clock: 4.422ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.957ns (frequency: 252.694MHz)
  Total number of paths / destination ports: 279 / 31
-------------------------------------------------------------------------
Delay:               3.957ns (Levels of Logic = 2)
  Source:            true_states_1 (FF)
  Destination:       false_states_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: true_states_1 to false_states_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.447   1.111  true_states_1 (true_states_1)
     LUT6:I3->O           12   0.205   0.909  GND_1_o_true_states[3]_OR_38_o1 (GND_1_o_true_states[3]_OR_38_o)
     LUT4:I3->O            3   0.205   0.650  _n01331 (_n0133)
     FDRE:R                    0.430          false_states_0
    ----------------------------------------
    Total                      3.957ns (1.287ns logic, 2.670ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 46 / 14
-------------------------------------------------------------------------
Offset:              4.422ns (Levels of Logic = 3)
  Source:            IO_mode<3> (PAD)
  Destination:       false_states_0 (FF)
  Destination Clock: clk rising

  Data Path: IO_mode<3> to false_states_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  IO_mode_3_IBUF (IO_mode_3_IBUF)
     LUT4:I0->O            3   0.203   0.995  IO_mode[3]_PWR_1_o_equal_2_o<3>1 (IO_mode[3]_PWR_1_o_equal_2_o)
     LUT6:I1->O            3   0.203   0.650  _n0228_inv1 (_n0228_inv)
     FDRE:CE                   0.322          false_states_0
    ----------------------------------------
    Total                      4.422ns (1.950ns logic, 2.472ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            led_reg_3 (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      clk rising

  Data Path: led_reg_3 to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.447   0.579  led_reg_3 (led_reg_3)
     OBUF:I->O                 2.571          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.957|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.32 secs
 
--> 


Total memory usage is 377924 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    3 (   0 filtered)

