<html>
<head>
<title>fifoMux.v</title>
<link rel="stylesheet" href="./../../../css/hde.css">
<meta name="Author" content="Steve, Base2Designs">
<meta name="Generator" content="Active-HDL, Version 6.3.1444, Expiration Date: September 30, 2004\n\nCopyright © ALDEC, Inc. All rights reserved.">
</head>
<body>
<pre>
<span id=t_com>//////////////////////////////////////////////////////////////////////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// fifoMux.v                                                    ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This file is part of the usbhostslave opencores effort.</span>
<span id=t_com>//// &lt;http://www.opencores.org/cores//&gt;                           ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// Module Description:                                          ////</span>
<span id=t_com>//// </span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// To Do:                                                       ////</span>
<span id=t_com>//// </span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// Author(s):                                                   ////</span>
<span id=t_com>//// - Steve Fielding, sfielding@base2designs.com                 ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//////////////////////////////////////////////////////////////////////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG          ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This source file may be used and distributed without         ////</span>
<span id=t_com>//// restriction provided that this copyright statement is not    ////</span>
<span id=t_com>//// removed from the file and that any derivative work contains  ////</span>
<span id=t_com>//// the original copyright notice and the associated disclaimer. ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This source file is free software; you can redistribute it   ////</span>
<span id=t_com>//// and/or modify it under the terms of the GNU Lesser General   ////</span>
<span id=t_com>//// Public License as published by the Free Software Foundation; ////</span>
<span id=t_com>//// either version 2.1 of the License, or (at your option) any   ////</span>
<span id=t_com>//// later version.                                               ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This source is distributed in the hope that it will be       ////</span>
<span id=t_com>//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////</span>
<span id=t_com>//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////</span>
<span id=t_com>//// PURPOSE. See the GNU Lesser General Public License for more  ////</span>
<span id=t_com>//// details.                                                     ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// You should have received a copy of the GNU Lesser General    ////</span>
<span id=t_com>//// Public License along with this source; if not, download it   ////</span>
<span id=t_com>//// from &lt;http://www.opencores.org/lgpl.shtml&gt;                   ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//////////////////////////////////////////////////////////////////////</span>
<span id=t_com>//</span>
<span id=t_com>// $Id: index.htm,v 1.1.1.1 2004-10-11 04:00:09 sfielding Exp $</span>
<span id=t_com>//</span>
<span id=t_com>// CVS Revision History</span>
<span id=t_com>//</span>
<span id=t_com>// $Log: not supported by cvs2svn $</span>
<span id=t_com>//</span>

<span id=t_kwd>module</span> <span id=t_idt>fifoMux</span> (
  <span id=t_idt>currEndP</span>,
  <span id=t_com>//TxFifo</span>
  <span id=t_idt>TxFifoREn</span>,
  <span id=t_idt>TxFifoEP0REn</span>,
  <span id=t_idt>TxFifoEP1REn</span>,
  <span id=t_idt>TxFifoEP2REn</span>,
  <span id=t_idt>TxFifoEP3REn</span>,
  <span id=t_idt>TxFifoData</span>,
  <span id=t_idt>TxFifoEP0Data</span>,
  <span id=t_idt>TxFifoEP1Data</span>,
  <span id=t_idt>TxFifoEP2Data</span>,
  <span id=t_idt>TxFifoEP3Data</span>,
  <span id=t_idt>TxFifoEmpty</span>,
  <span id=t_idt>TxFifoEP0Empty</span>,
  <span id=t_idt>TxFifoEP1Empty</span>,
  <span id=t_idt>TxFifoEP2Empty</span>,
  <span id=t_idt>TxFifoEP3Empty</span>,
  <span id=t_com>//RxFifo</span>
  <span id=t_idt>RxFifoWEn</span>,
  <span id=t_idt>RxFifoEP0WEn</span>,
  <span id=t_idt>RxFifoEP1WEn</span>,
  <span id=t_idt>RxFifoEP2WEn</span>,
  <span id=t_idt>RxFifoEP3WEn</span>,
  <span id=t_idt>RxFifoFull</span>,
  <span id=t_idt>RxFifoEP0Full</span>,
  <span id=t_idt>RxFifoEP1Full</span>,
  <span id=t_idt>RxFifoEP2Full</span>,
  <span id=t_idt>RxFifoEP3Full</span>
    );


<span id=t_kwd>input</span> [<span id=t_cns>3</span>:<span id=t_cns>0</span>] <span id=t_idt>currEndP</span>;
<span id=t_com>//TxFifo</span>
<span id=t_kwd>input</span> <span id=t_idt>TxFifoREn</span>;
<span id=t_kwd>output</span> <span id=t_idt>TxFifoEP0REn</span>;
<span id=t_kwd>output</span> <span id=t_idt>TxFifoEP1REn</span>;
<span id=t_kwd>output</span> <span id=t_idt>TxFifoEP2REn</span>;
<span id=t_kwd>output</span> <span id=t_idt>TxFifoEP3REn</span>;
<span id=t_kwd>output</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>TxFifoData</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>TxFifoEP0Data</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>TxFifoEP1Data</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>TxFifoEP2Data</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>TxFifoEP3Data</span>;
<span id=t_kwd>output</span> <span id=t_idt>TxFifoEmpty</span>;
<span id=t_kwd>input</span> <span id=t_idt>TxFifoEP0Empty</span>;
<span id=t_kwd>input</span> <span id=t_idt>TxFifoEP1Empty</span>;
<span id=t_kwd>input</span> <span id=t_idt>TxFifoEP2Empty</span>;
<span id=t_kwd>input</span> <span id=t_idt>TxFifoEP3Empty</span>;
  <span id=t_com>//RxFifo</span>
<span id=t_kwd>input</span> <span id=t_idt>RxFifoWEn</span>;
<span id=t_kwd>output</span> <span id=t_idt>RxFifoEP0WEn</span>;
<span id=t_kwd>output</span> <span id=t_idt>RxFifoEP1WEn</span>;
<span id=t_kwd>output</span> <span id=t_idt>RxFifoEP2WEn</span>;
<span id=t_kwd>output</span> <span id=t_idt>RxFifoEP3WEn</span>;
<span id=t_kwd>output</span> <span id=t_idt>RxFifoFull</span>;
<span id=t_kwd>input</span> <span id=t_idt>RxFifoEP0Full</span>;
<span id=t_kwd>input</span> <span id=t_idt>RxFifoEP1Full</span>;
<span id=t_kwd>input</span> <span id=t_idt>RxFifoEP2Full</span>;
<span id=t_kwd>input</span> <span id=t_idt>RxFifoEP3Full</span>;

<span id=t_kwd>wire</span> [<span id=t_cns>3</span>:<span id=t_cns>0</span>] <span id=t_idt>currEndP</span>;
<span id=t_com>//TxFifo</span>
<span id=t_kwd>wire</span> <span id=t_idt>TxFifoREn</span>;
<span id=t_kwd>reg</span> <span id=t_idt>TxFifoEP0REn</span>;
<span id=t_kwd>reg</span> <span id=t_idt>TxFifoEP1REn</span>;
<span id=t_kwd>reg</span> <span id=t_idt>TxFifoEP2REn</span>;
<span id=t_kwd>reg</span> <span id=t_idt>TxFifoEP3REn</span>;
<span id=t_kwd>reg</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>TxFifoData</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>TxFifoEP0Data</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>TxFifoEP1Data</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>TxFifoEP2Data</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>TxFifoEP3Data</span>;
<span id=t_kwd>reg</span> <span id=t_idt>TxFifoEmpty</span>;
<span id=t_kwd>wire</span> <span id=t_idt>TxFifoEP0Empty</span>;
<span id=t_kwd>wire</span> <span id=t_idt>TxFifoEP1Empty</span>;
<span id=t_kwd>wire</span> <span id=t_idt>TxFifoEP2Empty</span>;
<span id=t_kwd>wire</span> <span id=t_idt>TxFifoEP3Empty</span>;
  <span id=t_com>//RxFifo</span>
<span id=t_kwd>wire</span> <span id=t_idt>RxFifoWEn</span>;
<span id=t_kwd>reg</span> <span id=t_idt>RxFifoEP0WEn</span>;
<span id=t_kwd>reg</span> <span id=t_idt>RxFifoEP1WEn</span>;
<span id=t_kwd>reg</span> <span id=t_idt>RxFifoEP2WEn</span>;
<span id=t_kwd>reg</span> <span id=t_idt>RxFifoEP3WEn</span>;
<span id=t_kwd>reg</span> <span id=t_idt>RxFifoFull</span>;
<span id=t_kwd>wire</span> <span id=t_idt>RxFifoEP0Full</span>;
<span id=t_kwd>wire</span> <span id=t_idt>RxFifoEP1Full</span>;
<span id=t_kwd>wire</span> <span id=t_idt>RxFifoEP2Full</span>;
<span id=t_kwd>wire</span> <span id=t_idt>RxFifoEP3Full</span>;

<span id=t_com>//internal wires and regs</span>

<span id=t_com>//combinatorially mux TX and RX fifos for end points 0 through 3</span>
<span id=t_kwd>always</span> @(<span id=t_idt>currEndP</span> <span id=t_kwd>or</span>
  <span id=t_idt>TxFifoREn</span> <span id=t_kwd>or</span>
  <span id=t_idt>RxFifoWEn</span> <span id=t_kwd>or</span>
  <span id=t_idt>TxFifoEP0Data</span> <span id=t_kwd>or</span>
  <span id=t_idt>TxFifoEP1Data</span> <span id=t_kwd>or</span>
  <span id=t_idt>TxFifoEP2Data</span> <span id=t_kwd>or</span>
  <span id=t_idt>TxFifoEP3Data</span> <span id=t_kwd>or</span>
  <span id=t_idt>TxFifoEP0Empty</span> <span id=t_kwd>or</span>
  <span id=t_idt>TxFifoEP1Empty</span> <span id=t_kwd>or</span>
  <span id=t_idt>TxFifoEP2Empty</span> <span id=t_kwd>or</span>
  <span id=t_idt>TxFifoEP3Empty</span> <span id=t_kwd>or</span>
  <span id=t_idt>RxFifoEP0Full</span> <span id=t_kwd>or</span>
  <span id=t_idt>RxFifoEP1Full</span> <span id=t_kwd>or</span>
  <span id=t_idt>RxFifoEP2Full</span> <span id=t_kwd>or</span>
  <span id=t_idt>RxFifoEP3Full</span>)
<span id=t_kwd>begin</span>
  <span id=t_kwd>case</span> (<span id=t_idt>currEndP</span>[<span id=t_cns>1</span>:<span id=t_cns>0</span>])
    <span id=t_cns>2'b00</span>: <span id=t_kwd>begin</span>
      <span id=t_idt>TxFifoEP0REn</span> &lt;= <span id=t_idt>TxFifoREn</span>;
      <span id=t_idt>TxFifoEP1REn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>TxFifoEP2REn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>TxFifoEP3REn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>TxFifoData</span> &lt;= <span id=t_idt>TxFifoEP0Data</span>;
      <span id=t_idt>TxFifoEmpty</span> &lt;= <span id=t_idt>TxFifoEP0Empty</span>;
      <span id=t_idt>RxFifoEP0WEn</span> &lt;= <span id=t_idt>RxFifoWEn</span>;
      <span id=t_idt>RxFifoEP1WEn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>RxFifoEP2WEn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>RxFifoEP3WEn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>RxFifoFull</span> &lt;= <span id=t_idt>RxFifoEP0Full</span>;
    <span id=t_kwd>end</span>
    <span id=t_cns>2'b01</span>: <span id=t_kwd>begin</span>
      <span id=t_idt>TxFifoEP0REn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>TxFifoEP1REn</span> &lt;= <span id=t_idt>TxFifoREn</span>;
      <span id=t_idt>TxFifoEP2REn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>TxFifoEP3REn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>TxFifoData</span> &lt;= <span id=t_idt>TxFifoEP1Data</span>;
      <span id=t_idt>TxFifoEmpty</span> &lt;= <span id=t_idt>TxFifoEP1Empty</span>;
      <span id=t_idt>RxFifoEP0WEn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>RxFifoEP1WEn</span> &lt;= <span id=t_idt>RxFifoWEn</span>;
      <span id=t_idt>RxFifoEP2WEn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>RxFifoEP3WEn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>RxFifoFull</span> &lt;= <span id=t_idt>RxFifoEP1Full</span>;
    <span id=t_kwd>end</span>
    <span id=t_cns>2'b10</span>: <span id=t_kwd>begin</span>
      <span id=t_idt>TxFifoEP0REn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>TxFifoEP1REn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>TxFifoEP2REn</span> &lt;= <span id=t_idt>TxFifoREn</span>;
      <span id=t_idt>TxFifoEP3REn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>TxFifoData</span> &lt;= <span id=t_idt>TxFifoEP2Data</span>;
      <span id=t_idt>TxFifoEmpty</span> &lt;= <span id=t_idt>TxFifoEP2Empty</span>;
      <span id=t_idt>RxFifoEP0WEn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>RxFifoEP1WEn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>RxFifoEP2WEn</span> &lt;= <span id=t_idt>RxFifoWEn</span>;
      <span id=t_idt>RxFifoEP3WEn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>RxFifoFull</span> &lt;= <span id=t_idt>RxFifoEP2Full</span>;
    <span id=t_kwd>end</span>
    <span id=t_cns>2'b11</span>: <span id=t_kwd>begin</span>
      <span id=t_idt>TxFifoEP0REn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>TxFifoEP1REn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>TxFifoEP2REn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>TxFifoEP3REn</span> &lt;= <span id=t_idt>TxFifoREn</span>;
      <span id=t_idt>TxFifoData</span> &lt;= <span id=t_idt>TxFifoEP3Data</span>;
      <span id=t_idt>TxFifoEmpty</span> &lt;= <span id=t_idt>TxFifoEP3Empty</span>;
      <span id=t_idt>RxFifoEP0WEn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>RxFifoEP1WEn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>RxFifoEP2WEn</span> &lt;= <span id=t_cns>1'b0</span>;
      <span id=t_idt>RxFifoEP3WEn</span> &lt;= <span id=t_idt>RxFifoWEn</span>;
      <span id=t_idt>RxFifoFull</span> &lt;= <span id=t_idt>RxFifoEP3Full</span>;
    <span id=t_kwd>end</span>
  <span id=t_kwd>endcase</span>  
<span id=t_kwd>end</span>      


<span id=t_kwd>endmodule</span>
</pre>
</body>
</html>
