<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:5s</data>
            <data>94</data>
            <data>CENTOS 7 x86_64</data>
            <data>Intel(R) Xeon(R) Gold 6246 CPU @ 3.30GHz</data>
            <data>251</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)</data>
        </row>
        <row>
            <data message="4">[/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 33)] Convert attribute name from syn_dspstyle to PAP_DSP_STYLE</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.DMCqDh</data>
        </row>
        <row>
            <data message="4">Module &quot;ipsxe_floating_point_div_inv_v1_0&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci</data>
        </row>
        <row>
            <data message="4">Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom</data>
        </row>
        <row>
            <data message="5">Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.</data>
        </row>
        <row>
            <data message="4">Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Elaborating instance u0_GTP_APM_E2</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Elaborating instance u1_GTP_APM_E2</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2</data>
        </row>
        <row>
            <data message="5">Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N28 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N13 (bmsWIDEMUX).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PG2T390H-6FFBG900</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ipsxe_floating_point_div_inv_v1_0</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>