{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682576646447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682576646454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 14:24:06 2023 " "Processing started: Thu Apr 27 14:24:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682576646454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682576646454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SEG_Clock -c SEG_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off SEG_Clock -c SEG_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682576646455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682576646851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682576646851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/seg_clock/rtl/time_count_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/seg_clock/rtl/time_count_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_count " "Found entity 1: time_count" {  } { { "../rtl/time_count_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/time_count_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682576656449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682576656449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/seg_clock/rtl/segshow_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/seg_clock/rtl/segshow_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 segshow " "Found entity 1: segshow" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682576656451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682576656451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/seg_clock/rtl/seg_clock_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/seg_clock/rtl/seg_clock_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_Clock " "Found entity 1: SEG_Clock" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682576656453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682576656453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SEG_Clock " "Elaborating entity \"SEG_Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682576656505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_count time_count:u_time_count " "Elaborating entity \"time_count\" for hierarchy \"time_count:u_time_count\"" {  } { { "../rtl/SEG_Clock_8.v" "u_time_count" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682576656507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 5 time_count_8.v(62) " "Verilog HDL assignment warning at time_count_8.v(62): truncated value with size 17 to match size of target (5)" {  } { { "../rtl/time_count_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/time_count_8.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682576656508 "|SEG_Clock|time_count:u_time_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 6 time_count_8.v(63) " "Verilog HDL assignment warning at time_count_8.v(63): truncated value with size 17 to match size of target (6)" {  } { { "../rtl/time_count_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/time_count_8.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682576656508 "|SEG_Clock|time_count:u_time_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 6 time_count_8.v(64) " "Verilog HDL assignment warning at time_count_8.v(64): truncated value with size 17 to match size of target (6)" {  } { { "../rtl/time_count_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/time_count_8.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682576656508 "|SEG_Clock|time_count:u_time_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segshow segshow:u_segshow " "Elaborating entity \"segshow\" for hierarchy \"segshow:u_segshow\"" {  } { { "../rtl/SEG_Clock_8.v" "u_segshow" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682576656509 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "segshow_8.v(41) " "Verilog HDL Case Statement warning at segshow_8.v(41): incomplete case statement has no default case item" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682576656510 "|SEG_Clock|segshow:u_segshow"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num segshow_8.v(41) " "Verilog HDL Always Construct warning at segshow_8.v(41): inferring latch(es) for variable \"num\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682576656510 "|SEG_Clock|segshow:u_segshow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 segshow_8.v(71) " "Verilog HDL assignment warning at segshow_8.v(71): truncated value with size 6 to match size of target (4)" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682576656510 "|SEG_Clock|segshow:u_segshow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 segshow_8.v(72) " "Verilog HDL assignment warning at segshow_8.v(72): truncated value with size 6 to match size of target (4)" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682576656510 "|SEG_Clock|segshow:u_segshow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 segshow_8.v(73) " "Verilog HDL assignment warning at segshow_8.v(73): truncated value with size 6 to match size of target (4)" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682576656510 "|SEG_Clock|segshow:u_segshow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 segshow_8.v(74) " "Verilog HDL assignment warning at segshow_8.v(74): truncated value with size 6 to match size of target (4)" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682576656510 "|SEG_Clock|segshow:u_segshow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 segshow_8.v(75) " "Verilog HDL assignment warning at segshow_8.v(75): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682576656510 "|SEG_Clock|segshow:u_segshow"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 segshow_8.v(76) " "Verilog HDL assignment warning at segshow_8.v(76): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682576656510 "|SEG_Clock|segshow:u_segshow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] segshow_8.v(41) " "Inferred latch for \"num\[0\]\" at segshow_8.v(41)" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682576656510 "|SEG_Clock|segshow:u_segshow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] segshow_8.v(41) " "Inferred latch for \"num\[1\]\" at segshow_8.v(41)" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682576656510 "|SEG_Clock|segshow:u_segshow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] segshow_8.v(41) " "Inferred latch for \"num\[2\]\" at segshow_8.v(41)" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682576656510 "|SEG_Clock|segshow:u_segshow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[3\] segshow_8.v(41) " "Inferred latch for \"num\[3\]\" at segshow_8.v(41)" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682576656511 "|SEG_Clock|segshow:u_segshow"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "segshow:u_segshow\|num\[1\] " "LATCH primitive \"segshow:u_segshow\|num\[1\]\" is permanently disabled" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1682576656648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "segshow:u_segshow\|num\[2\] " "LATCH primitive \"segshow:u_segshow\|num\[2\]\" is permanently disabled" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1682576656649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "segshow:u_segshow\|num\[3\] " "LATCH primitive \"segshow:u_segshow\|num\[3\]\" is permanently disabled" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1682576656649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "segshow:u_segshow\|num\[0\] " "LATCH primitive \"segshow:u_segshow\|num\[0\]\" is permanently disabled" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1682576656649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "segshow:u_segshow\|num\[1\] " "LATCH primitive \"segshow:u_segshow\|num\[1\]\" is permanently disabled" {  } { { "../rtl/segshow_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/segshow_8.v" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1682576656650 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[0\] GND " "Pin \"sel\[0\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[1\] GND " "Pin \"sel\[1\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[2\] GND " "Pin \"sel\[2\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] GND " "Pin \"sel\[3\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[4\] GND " "Pin \"sel\[4\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[5\] GND " "Pin \"sel\[5\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[6\] GND " "Pin \"sel\[6\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|sel[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[7\] GND " "Pin \"sel\[7\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|sel[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] VCC " "Pin \"seg\[6\]\" is stuck at VCC" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682576656781 "|SEG_Clock|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682576656781 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682576656786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682576656871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682576656871 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682576656893 "|SEG_Clock|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rstn " "No output dependent on input pin \"rstn\"" {  } { { "../rtl/SEG_Clock_8.v" "" { Text "D:/code-file/fpga_prj/seg_clock/rtl/SEG_Clock_8.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682576656893 "|SEG_Clock|rstn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682576656893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682576656893 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682576656893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682576656893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682576656911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 14:24:16 2023 " "Processing ended: Thu Apr 27 14:24:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682576656911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682576656911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682576656911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682576656911 ""}
