

================================================================
== Vivado HLS Report for 'poly_challenge'
================================================================
* Date:           Tue Apr  4 23:21:00 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 6.812 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_keccak_squeezeblocks_1_fu_328  |keccak_squeezeblocks_1  |      241|      241| 2.410 ms | 2.410 ms |  241|  241|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       25|       25|         1|          -|          -|    25|    no    |
        |- Loop 2     |       76|       76|        19|          -|          -|     4|    no    |
        | + Loop 2.1  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 3     |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 4     |      256|      256|         1|          -|          -|   256|    no    |
        |- Loop 5     |        ?|        ?|         ?|          -|          -|    39|    no    |
        | + Loop 5.1  |        ?|        ?|  4 ~ 245 |          -|          -|     ?|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 7 4 
4 --> 5 6 
5 --> 4 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 12 
11 --> 10 
12 --> 12 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 14 18 
18 --> 19 
19 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 20 [1/1] (2.77ns)   --->   "%buf = alloca [136 x i8], align 16" [poly.c:514]   --->   Operation 20 'alloca' 'buf' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 21 [1/1] (2.77ns)   --->   "%state_s = alloca [25 x i64], align 8" [poly.c:515]   --->   Operation 21 'alloca' 'state_s' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 22 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:362->fips202.c:648->poly.c:517]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i5 [ 0, %0 ], [ %i_24, %2 ]"   --->   Operation 23 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.21ns)   --->   "%icmp_ln362 = icmp eq i5 %i_0_i_i, -7" [fips202.c:362->fips202.c:648->poly.c:517]   --->   Operation 24 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.54ns)   --->   "%i_24 = add i5 %i_0_i_i, 1" [fips202.c:362->fips202.c:648->poly.c:517]   --->   Operation 26 'add' 'i_24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362, label %shake256_init.1.exit, label %2" [fips202.c:362->fips202.c:648->poly.c:517]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i5 %i_0_i_i to i64" [fips202.c:363->fips202.c:648->poly.c:517]   --->   Operation 28 'zext' 'zext_ln363' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363" [fips202.c:363->fips202.c:648->poly.c:517]   --->   Operation 29 'getelementptr' 'state_s_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.77ns)   --->   "store i64 0, i64* %state_s_addr, align 8" [fips202.c:363->fips202.c:648->poly.c:517]   --->   Operation 30 'store' <Predicate = (!icmp_ln362)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:362->fips202.c:648->poly.c:517]   --->   Operation 31 'br' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 32 'speclooptripcount' 'empty_46' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.35ns)   --->   "br label %.preheader.i" [fips202.c:416->fips202.c:663->poly.c:518]   --->   Operation 33 'br' <Predicate = (icmp_ln362)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_3_i = phi i3 [ %add_ln416, %load64.2.exit14.i ], [ 0, %shake256_init.1.exit ]" [fips202.c:416->fips202.c:663->poly.c:518]   --->   Operation 34 'phi' 'i_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i_3_i to i64" [fips202.c:416->fips202.c:663->poly.c:518]   --->   Operation 35 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 36 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp eq i3 %i_3_i, -4" [fips202.c:416->fips202.c:663->poly.c:518]   --->   Operation 37 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.34ns)   --->   "%add_ln416 = add i3 %i_3_i, 1" [fips202.c:416->fips202.c:663->poly.c:518]   --->   Operation 38 'add' 'add_ln416' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %keccak_absorb.1.exit, label %3" [fips202.c:416->fips202.c:663->poly.c:518]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln417 = trunc i3 %i_3_i to i2" [fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 40 'trunc' 'trunc_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln417, i3 0)" [fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.35ns)   --->   "br label %4" [fips202.c:30->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 42 'br' <Predicate = (!icmp_ln416)> <Delay = 1.35>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%state_s_addr_7 = getelementptr [25 x i64]* %state_s, i64 0, i64 4" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 43 'getelementptr' 'state_s_addr_7' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr_7, align 8" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 44 'load' 'state_s_load' <Predicate = (icmp_ln416)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%state_s_addr_8 = getelementptr [25 x i64]* %state_s, i64 0, i64 16" [fips202.c:451->fips202.c:675->poly.c:519]   --->   Operation 45 'getelementptr' 'state_s_addr_8' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.77ns)   --->   "%state_s_load_5 = load i64* %state_s_addr_8, align 8" [fips202.c:451->fips202.c:675->poly.c:519]   --->   Operation 46 'load' 'state_s_load_5' <Predicate = (icmp_ln416)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 4.32>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i_0_i1_i = phi i4 [ 0, %3 ], [ %i_25, %5 ]"   --->   Operation 47 'phi' 'i_0_i1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%r_0_i2_i = phi i64 [ 0, %3 ], [ %r, %5 ]"   --->   Operation 48 'phi' 'r_0_i2_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0_i1_i, -8" [fips202.c:30->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 49 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 50 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.49ns)   --->   "%i_25 = add i4 %i_0_i1_i, 1" [fips202.c:30->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 51 'add' 'i_25' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %load64.2.exit14.i, label %5" [fips202.c:30->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %i_0_i1_i to i5" [fips202.c:31->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 53 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.54ns)   --->   "%add_ln31 = add i5 %shl_ln, %zext_ln31" [fips202.c:31->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 54 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i5 %add_ln31 to i64" [fips202.c:31->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 55 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%seed_addr = getelementptr [5720 x i8]* %seed, i64 0, i64 %zext_ln31_6" [fips202.c:31->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 56 'getelementptr' 'seed_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [fips202.c:31->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 57 'load' 'seed_load' <Predicate = (!icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%state_s_addr_9 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln416" [fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 58 'getelementptr' 'state_s_addr_9' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.77ns)   --->   "%state_s_load_6 = load i64* %state_s_addr_9, align 8" [fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 59 'load' 'state_s_load_6' <Predicate = (icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 60 [1/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [fips202.c:31->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 60 'load' 'seed_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_7 = zext i8 %seed_load to i64" [fips202.c:31->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 61 'zext' 'zext_ln31_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31 = trunc i4 %i_0_i1_i to i3" [fips202.c:31->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 62 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln14 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)" [fips202.c:31->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 63 'bitconcatenate' 'shl_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_8 = zext i6 %shl_ln14 to i64" [fips202.c:31->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 64 'zext' 'zext_ln31_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln31 = shl i64 %zext_ln31_7, %zext_ln31_8" [fips202.c:31->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 65 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %shl_ln31, %r_0_i2_i" [fips202.c:31->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 66 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:30->fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 6.35>
ST_6 : Operation 68 [1/2] (2.77ns)   --->   "%state_s_load_6 = load i64* %state_s_addr_9, align 8" [fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 68 'load' 'state_s_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 69 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %state_s_load_6, %r_0_i2_i" [fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 69 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (2.77ns)   --->   "store i64 %xor_ln417, i64* %state_s_addr_9, align 8" [fips202.c:417->fips202.c:663->poly.c:518]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader.i" [fips202.c:416->fips202.c:663->poly.c:518]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 6.35>
ST_7 : Operation 72 [1/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr_7, align 8" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 72 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 73 [1/1] (0.80ns)   --->   "%xor_ln450 = xor i64 %state_s_load, 31" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 73 'xor' 'xor_ln450' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (2.77ns)   --->   "store i64 %xor_ln450, i64* %state_s_addr_7, align 8" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 74 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 75 [1/2] (2.77ns)   --->   "%state_s_load_5 = load i64* %state_s_addr_8, align 8" [fips202.c:451->fips202.c:675->poly.c:519]   --->   Operation 75 'load' 'state_s_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 76 [1/1] (0.80ns)   --->   "%xor_ln451 = xor i64 %state_s_load_5, -9223372036854775808" [fips202.c:451->fips202.c:675->poly.c:519]   --->   Operation 76 'xor' 'xor_ln451' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (2.77ns)   --->   "store i64 %xor_ln451, i64* %state_s_addr_8, align 8" [fips202.c:451->fips202.c:675->poly.c:519]   --->   Operation 77 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 4> <Delay = 1.35>
ST_8 : Operation 78 [2/2] (1.35ns)   --->   "call fastcc void @keccak_squeezeblocks.1([136 x i8]* %buf, [25 x i64]* %state_s)" [fips202.c:694->poly.c:520]   --->   Operation 78 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 1.35>
ST_9 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks.1([136 x i8]* %buf, [25 x i64]* %state_s)" [fips202.c:694->poly.c:520]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 80 [1/1] (1.35ns)   --->   "br label %6" [poly.c:523]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.35>

State 10 <SV = 6> <Delay = 2.77>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %keccak_absorb.1.exit ], [ %i, %7 ]"   --->   Operation 81 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%signs_0 = phi i64 [ 0, %keccak_absorb.1.exit ], [ %signs, %7 ]"   --->   Operation 82 'phi' 'signs_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (1.21ns)   --->   "%icmp_ln523 = icmp eq i4 %i_0, -8" [poly.c:523]   --->   Operation 83 'icmp' 'icmp_ln523' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 84 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (1.49ns)   --->   "%i = add i4 %i_0, 1" [poly.c:523]   --->   Operation 85 'add' 'i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln523, label %.preheader4.preheader, label %7" [poly.c:523]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln524 = zext i4 %i_0 to i64" [poly.c:524]   --->   Operation 87 'zext' 'zext_ln524' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr inbounds [136 x i8]* %buf, i64 0, i64 %zext_ln524" [poly.c:524]   --->   Operation 88 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_10 : Operation 89 [2/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:524]   --->   Operation 89 'load' 'buf_load' <Predicate = (!icmp_ln523)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 90 [1/1] (1.35ns)   --->   "br label %.preheader4" [poly.c:527]   --->   Operation 90 'br' <Predicate = (icmp_ln523)> <Delay = 1.35>

State 11 <SV = 7> <Delay = 5.19>
ST_11 : Operation 91 [1/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:524]   --->   Operation 91 'load' 'buf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%zext_ln524_1 = zext i8 %buf_load to i64" [poly.c:524]   --->   Operation 92 'zext' 'zext_ln524_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%trunc_ln524 = trunc i4 %i_0 to i3" [poly.c:524]   --->   Operation 93 'trunc' 'trunc_ln524' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%shl_ln13 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln524, i3 0)" [poly.c:524]   --->   Operation 94 'bitconcatenate' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%zext_ln524_2 = zext i6 %shl_ln13 to i64" [poly.c:524]   --->   Operation 95 'zext' 'zext_ln524_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%shl_ln524 = shl i64 %zext_ln524_1, %zext_ln524_2" [poly.c:524]   --->   Operation 96 'shl' 'shl_ln524' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (2.42ns) (out node of the LUT)   --->   "%signs = or i64 %shl_ln524, %signs_0" [poly.c:524]   --->   Operation 97 'or' 'signs' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "br label %6" [poly.c:523]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 2.77>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i_26, %8 ], [ 0, %.preheader4.preheader ]"   --->   Operation 99 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (1.34ns)   --->   "%icmp_ln527 = icmp eq i9 %i_1, -256" [poly.c:527]   --->   Operation 100 'icmp' 'icmp_ln527' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 101 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (1.73ns)   --->   "%i_26 = add i9 %i_1, 1" [poly.c:527]   --->   Operation 102 'add' 'i_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln527, label %.preheader3.preheader, label %8" [poly.c:527]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln528 = zext i9 %i_1 to i64" [poly.c:528]   --->   Operation 104 'zext' 'zext_ln528' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%c_coeffs_addr = getelementptr [256 x i32]* %c_coeffs, i64 0, i64 %zext_ln528" [poly.c:528]   --->   Operation 105 'getelementptr' 'c_coeffs_addr' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (2.77ns)   --->   "store i32 0, i32* %c_coeffs_addr, align 4" [poly.c:528]   --->   Operation 106 'store' <Predicate = (!icmp_ln527)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader4" [poly.c:527]   --->   Operation 107 'br' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (1.35ns)   --->   "br label %.preheader3" [poly.c:529]   --->   Operation 108 'br' <Predicate = (icmp_ln527)> <Delay = 1.35>

State 13 <SV = 8> <Delay = 1.35>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ %i_27, %10 ], [ 217, %.preheader3.preheader ]"   --->   Operation 109 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%pos_0 = phi i32 [ %pos, %10 ], [ 8, %.preheader3.preheader ]"   --->   Operation 110 'phi' 'pos_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%signs_1 = phi i64 [ %signs_3, %10 ], [ %signs_0, %.preheader3.preheader ]"   --->   Operation 111 'phi' 'signs_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (1.34ns)   --->   "%icmp_ln529 = icmp eq i9 %i_2, -256" [poly.c:529]   --->   Operation 112 'icmp' 'icmp_ln529' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 39, i64 39, i64 39)"   --->   Operation 113 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln529, label %11, label %.preheader.preheader" [poly.c:529]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:531]   --->   Operation 115 'br' <Predicate = (!icmp_ln529)> <Delay = 1.35>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "ret void" [poly.c:543]   --->   Operation 116 'ret' <Predicate = (icmp_ln529)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 3.46>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%pos_1 = phi i32 [ %pos, %.preheader._crit_edge ], [ %pos_0, %.preheader.preheader ]"   --->   Operation 117 'phi' 'pos_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (2.11ns)   --->   "%icmp_ln531 = icmp ugt i32 %pos_1, 135" [poly.c:531]   --->   Operation 118 'icmp' 'icmp_ln531' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (1.35ns)   --->   "br i1 %icmp_ln531, label %9, label %.preheader._crit_edge" [poly.c:531]   --->   Operation 119 'br' <Predicate = true> <Delay = 1.35>
ST_14 : Operation 120 [2/2] (1.35ns)   --->   "call fastcc void @keccak_squeezeblocks.1([136 x i8]* %buf, [25 x i64]* %state_s)" [fips202.c:694->poly.c:532]   --->   Operation 120 'call' <Predicate = (icmp_ln531)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 1.35>
ST_15 : Operation 121 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks.1([136 x i8]* %buf, [25 x i64]* %state_s)" [fips202.c:694->poly.c:532]   --->   Operation 121 'call' <Predicate = (icmp_ln531)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 122 [1/1] (1.35ns)   --->   "br label %.preheader._crit_edge" [poly.c:534]   --->   Operation 122 'br' <Predicate = (icmp_ln531)> <Delay = 1.35>

State 16 <SV = 11> <Delay = 2.77>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%pos_2 = phi i32 [ 0, %9 ], [ %pos_1, %.preheader ]" [poly.c:536]   --->   Operation 123 'phi' 'pos_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (2.18ns)   --->   "%pos = add i32 %pos_2, 1" [poly.c:536]   --->   Operation 124 'add' 'pos' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln536 = zext i32 %pos_2 to i64" [poly.c:536]   --->   Operation 125 'zext' 'zext_ln536' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%buf_addr_12 = getelementptr inbounds [136 x i8]* %buf, i64 0, i64 %zext_ln536" [poly.c:536]   --->   Operation 126 'getelementptr' 'buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [2/2] (2.77ns)   --->   "%buf_load_11 = load i8* %buf_addr_12, align 1" [poly.c:536]   --->   Operation 127 'load' 'buf_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 17 <SV = 12> <Delay = 5.54>
ST_17 : Operation 128 [1/2] (2.77ns)   --->   "%buf_load_11 = load i8* %buf_addr_12, align 1" [poly.c:536]   --->   Operation 128 'load' 'buf_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln536_1 = zext i8 %buf_load_11 to i9" [poly.c:536]   --->   Operation 129 'zext' 'zext_ln536_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (1.34ns)   --->   "%icmp_ln537 = icmp ugt i9 %zext_ln536_1, %i_2" [poly.c:537]   --->   Operation 130 'icmp' 'icmp_ln537' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln537, label %.preheader, label %10" [poly.c:537]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln539 = zext i8 %buf_load_11 to i64" [poly.c:539]   --->   Operation 132 'zext' 'zext_ln539' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%c_coeffs_addr_1 = getelementptr [256 x i32]* %c_coeffs, i64 0, i64 %zext_ln539" [poly.c:539]   --->   Operation 133 'getelementptr' 'c_coeffs_addr_1' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_17 : Operation 134 [2/2] (2.77ns)   --->   "%c_coeffs_load = load i32* %c_coeffs_addr_1, align 4" [poly.c:539]   --->   Operation 134 'load' 'c_coeffs_load' <Predicate = (!icmp_ln537)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln540 = trunc i64 %signs_1 to i1" [poly.c:540]   --->   Operation 135 'trunc' 'trunc_ln540' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%signs_2 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %signs_1, i32 1, i32 63)" [poly.c:541]   --->   Operation 136 'partselect' 'signs_2' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%signs_3 = zext i63 %signs_2 to i64" [poly.c:541]   --->   Operation 137 'zext' 'signs_3' <Predicate = (!icmp_ln537)> <Delay = 0.00>

State 18 <SV = 13> <Delay = 5.54>
ST_18 : Operation 138 [1/2] (2.77ns)   --->   "%c_coeffs_load = load i32* %c_coeffs_addr_1, align 4" [poly.c:539]   --->   Operation 138 'load' 'c_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln539_1 = zext i9 %i_2 to i64" [poly.c:539]   --->   Operation 139 'zext' 'zext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%c_coeffs_addr_2 = getelementptr [256 x i32]* %c_coeffs, i64 0, i64 %zext_ln539_1" [poly.c:539]   --->   Operation 140 'getelementptr' 'c_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (2.77ns)   --->   "store i32 %c_coeffs_load, i32* %c_coeffs_addr_2, align 4" [poly.c:539]   --->   Operation 141 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 142 [1/1] (1.73ns)   --->   "%i_27 = add i9 1, %i_2" [poly.c:529]   --->   Operation 142 'add' 'i_27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 3.97>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln15 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln540, i1 false)" [poly.c:540]   --->   Operation 143 'bitconcatenate' 'shl_ln15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (1.20ns)   --->   "%sub_ln540 = sub i2 1, %shl_ln15" [poly.c:540]   --->   Operation 144 'sub' 'sub_ln540' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln540 = sext i2 %sub_ln540 to i32" [poly.c:540]   --->   Operation 145 'sext' 'sext_ln540' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (2.77ns)   --->   "store i32 %sext_ln540, i32* %c_coeffs_addr_1, align 4" [poly.c:540]   --->   Operation 146 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader3" [poly.c:529]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ seed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf             (alloca           ) [ 00111111111111111111]
state_s         (alloca           ) [ 00111111111111111111]
br_ln362        (br               ) [ 01100000000000000000]
i_0_i_i         (phi              ) [ 00100000000000000000]
icmp_ln362      (icmp             ) [ 00100000000000000000]
empty           (speclooptripcount) [ 00000000000000000000]
i_24            (add              ) [ 01100000000000000000]
br_ln362        (br               ) [ 00000000000000000000]
zext_ln363      (zext             ) [ 00000000000000000000]
state_s_addr    (getelementptr    ) [ 00000000000000000000]
store_ln363     (store            ) [ 00000000000000000000]
br_ln362        (br               ) [ 01100000000000000000]
empty_46        (speclooptripcount) [ 00000000000000000000]
br_ln416        (br               ) [ 00111110000000000000]
i_3_i           (phi              ) [ 00010000000000000000]
zext_ln416      (zext             ) [ 00001100000000000000]
empty_47        (speclooptripcount) [ 00000000000000000000]
icmp_ln416      (icmp             ) [ 00011110000000000000]
add_ln416       (add              ) [ 00111110000000000000]
br_ln416        (br               ) [ 00000000000000000000]
trunc_ln417     (trunc            ) [ 00000000000000000000]
shl_ln          (bitconcatenate   ) [ 00001100000000000000]
br_ln30         (br               ) [ 00011110000000000000]
state_s_addr_7  (getelementptr    ) [ 00000001000000000000]
state_s_addr_8  (getelementptr    ) [ 00000001000000000000]
i_0_i1_i        (phi              ) [ 00001100000000000000]
r_0_i2_i        (phi              ) [ 00001110000000000000]
icmp_ln30       (icmp             ) [ 00011110000000000000]
empty_48        (speclooptripcount) [ 00000000000000000000]
i_25            (add              ) [ 00011110000000000000]
br_ln30         (br               ) [ 00000000000000000000]
zext_ln31       (zext             ) [ 00000000000000000000]
add_ln31        (add              ) [ 00000000000000000000]
zext_ln31_6     (zext             ) [ 00000000000000000000]
seed_addr       (getelementptr    ) [ 00000100000000000000]
state_s_addr_9  (getelementptr    ) [ 00000010000000000000]
seed_load       (load             ) [ 00000000000000000000]
zext_ln31_7     (zext             ) [ 00000000000000000000]
trunc_ln31      (trunc            ) [ 00000000000000000000]
shl_ln14        (bitconcatenate   ) [ 00000000000000000000]
zext_ln31_8     (zext             ) [ 00000000000000000000]
shl_ln31        (shl              ) [ 00000000000000000000]
r               (or               ) [ 00011110000000000000]
br_ln30         (br               ) [ 00011110000000000000]
state_s_load_6  (load             ) [ 00000000000000000000]
xor_ln417       (xor              ) [ 00000000000000000000]
store_ln417     (store            ) [ 00000000000000000000]
br_ln416        (br               ) [ 00111110000000000000]
state_s_load    (load             ) [ 00000000000000000000]
xor_ln450       (xor              ) [ 00000000000000000000]
store_ln450     (store            ) [ 00000000000000000000]
state_s_load_5  (load             ) [ 00000000000000000000]
xor_ln451       (xor              ) [ 00000000000000000000]
store_ln451     (store            ) [ 00000000000000000000]
call_ln694      (call             ) [ 00000000000000000000]
br_ln523        (br               ) [ 00000000011100000000]
i_0             (phi              ) [ 00000000001100000000]
signs_0         (phi              ) [ 00000000001111111111]
icmp_ln523      (icmp             ) [ 00000000001100000000]
empty_49        (speclooptripcount) [ 00000000000000000000]
i               (add              ) [ 00000000011100000000]
br_ln523        (br               ) [ 00000000000000000000]
zext_ln524      (zext             ) [ 00000000000000000000]
buf_addr        (getelementptr    ) [ 00000000000100000000]
br_ln527        (br               ) [ 00000000001110000000]
buf_load        (load             ) [ 00000000000000000000]
zext_ln524_1    (zext             ) [ 00000000000000000000]
trunc_ln524     (trunc            ) [ 00000000000000000000]
shl_ln13        (bitconcatenate   ) [ 00000000000000000000]
zext_ln524_2    (zext             ) [ 00000000000000000000]
shl_ln524       (shl              ) [ 00000000000000000000]
signs           (or               ) [ 00000000011100000000]
br_ln523        (br               ) [ 00000000011100000000]
i_1             (phi              ) [ 00000000000010000000]
icmp_ln527      (icmp             ) [ 00000000000010000000]
empty_50        (speclooptripcount) [ 00000000000000000000]
i_26            (add              ) [ 00000000001010000000]
br_ln527        (br               ) [ 00000000000000000000]
zext_ln528      (zext             ) [ 00000000000000000000]
c_coeffs_addr   (getelementptr    ) [ 00000000000000000000]
store_ln528     (store            ) [ 00000000000000000000]
br_ln527        (br               ) [ 00000000001010000000]
br_ln529        (br               ) [ 00000000000011111111]
i_2             (phi              ) [ 00000000000001111110]
pos_0           (phi              ) [ 00000000000001111100]
signs_1         (phi              ) [ 00000000000001111100]
icmp_ln529      (icmp             ) [ 00000000000001111111]
empty_51        (speclooptripcount) [ 00000000000000000000]
br_ln529        (br               ) [ 00000000000000000000]
br_ln531        (br               ) [ 00000000000001111111]
ret_ln543       (ret              ) [ 00000000000000000000]
pos_1           (phi              ) [ 00000000000000111000]
icmp_ln531      (icmp             ) [ 00000000000001111111]
br_ln531        (br               ) [ 00000000000001111111]
call_ln694      (call             ) [ 00000000000000000000]
br_ln534        (br               ) [ 00000000000001111111]
pos_2           (phi              ) [ 00000000000000001000]
pos             (add              ) [ 00000000000011100111]
zext_ln536      (zext             ) [ 00000000000000000000]
buf_addr_12     (getelementptr    ) [ 00000000000000000100]
buf_load_11     (load             ) [ 00000000000000000000]
zext_ln536_1    (zext             ) [ 00000000000000000000]
icmp_ln537      (icmp             ) [ 00000000000001111111]
br_ln537        (br               ) [ 00000000000001111111]
zext_ln539      (zext             ) [ 00000000000000000000]
c_coeffs_addr_1 (getelementptr    ) [ 00000000000000000011]
trunc_ln540     (trunc            ) [ 00000000000000000011]
signs_2         (partselect       ) [ 00000000000000000000]
signs_3         (zext             ) [ 00000000000011000011]
c_coeffs_load   (load             ) [ 00000000000000000000]
zext_ln539_1    (zext             ) [ 00000000000000000000]
c_coeffs_addr_2 (getelementptr    ) [ 00000000000000000000]
store_ln539     (store            ) [ 00000000000000000000]
i_27            (add              ) [ 00000000000011000001]
shl_ln15        (bitconcatenate   ) [ 00000000000000000000]
sub_ln540       (sub              ) [ 00000000000000000000]
sext_ln540      (sext             ) [ 00000000000000000000]
store_ln540     (store            ) [ 00000000000000000000]
br_ln529        (br               ) [ 00000000000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_coeffs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="seed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_squeezeblocks.1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="buf_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="state_s_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_s/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="state_s_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="5" slack="0"/>
<pin id="115" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="64" slack="0"/>
<pin id="117" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln363/2 state_s_load/3 state_s_load_5/3 state_s_load_6/4 store_ln417/6 store_ln450/7 store_ln451/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="state_s_addr_7_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_7/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="state_s_addr_8_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_8/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="seed_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seed_load/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="state_s_addr_9_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="1"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_9/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buf_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/10 buf_load_11/16 "/>
</bind>
</comp>

<comp id="151" class="1004" name="c_coeffs_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="9" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr/12 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln528/12 c_coeffs_load/17 store_ln539/18 store_ln540/19 "/>
</bind>
</comp>

<comp id="165" class="1004" name="buf_addr_12_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_12/16 "/>
</bind>
</comp>

<comp id="172" class="1004" name="c_coeffs_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr_1/17 "/>
</bind>
</comp>

<comp id="180" class="1004" name="c_coeffs_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="9" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr_2/18 "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_0_i_i_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_0_i_i_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_3_i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="1"/>
<pin id="202" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3_i (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_3_i_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_i/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_0_i1_i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1_i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_0_i1_i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1_i/4 "/>
</bind>
</comp>

<comp id="223" class="1005" name="r_0_i2_i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i2_i (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="r_0_i2_i_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="64" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i2_i/4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_0_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_0_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/10 "/>
</bind>
</comp>

<comp id="247" class="1005" name="signs_0_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="signs_0 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="signs_0_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="64" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="signs_0/10 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="1"/>
<pin id="261" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_1_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/12 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_2_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="1"/>
<pin id="272" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_2_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="9" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="282" class="1005" name="pos_0_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_0 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="pos_0_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="5" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_0/13 "/>
</bind>
</comp>

<comp id="294" class="1005" name="signs_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="4"/>
<pin id="296" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="signs_1 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="signs_1_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="63" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="64" slack="2"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="signs_1/13 "/>
</bind>
</comp>

<comp id="305" class="1005" name="pos_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="2"/>
<pin id="307" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pos_1 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="pos_1_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="32" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_1/14 "/>
</bind>
</comp>

<comp id="316" class="1005" name="pos_2_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_2 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="pos_2_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="32" slack="2"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_2/16 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_keccak_squeezeblocks_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="0" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="332" dir="0" index="3" bw="64" slack="0"/>
<pin id="333" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln694/8 call_ln694/14 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln362_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_24_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_24/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln363_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln363/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln416_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln416_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="0" index="1" bw="3" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln416_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln417_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln417/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="shl_ln_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln30_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="i_25_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_25/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln31_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln31_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="1"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln31_6_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_6/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln31_7_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_7/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln31_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shl_ln14_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="0" index="1" bw="3" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln31_8_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_8/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="shl_ln31_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="6" slack="0"/>
<pin id="430" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="r_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="1"/>
<pin id="436" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="xor_ln417_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="0" index="1" bw="64" slack="1"/>
<pin id="442" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln417/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="xor_ln450_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="0" index="1" bw="6" slack="0"/>
<pin id="449" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln450/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="xor_ln451_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="0" index="1" bw="64" slack="0"/>
<pin id="456" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln451/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln523_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="0" index="1" bw="4" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln523/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln524_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln524_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524_1/11 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln524_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="1"/>
<pin id="483" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln524/11 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shl_ln13_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="0" index="1" bw="3" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13/11 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln524_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524_2/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="shl_ln524_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="6" slack="0"/>
<pin id="500" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln524/11 "/>
</bind>
</comp>

<comp id="503" class="1004" name="signs_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="1"/>
<pin id="506" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="signs/11 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln527_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="9" slack="0"/>
<pin id="511" dir="0" index="1" bw="9" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln527/12 "/>
</bind>
</comp>

<comp id="515" class="1004" name="i_26_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_26/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln528_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="9" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln528/12 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln529_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="0" index="1" bw="9" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln529/13 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln531_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="9" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln531/14 "/>
</bind>
</comp>

<comp id="538" class="1004" name="pos_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos/16 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln536_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln536/16 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln536_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln536_1/17 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln537_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="9" slack="4"/>
<pin id="556" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln537/17 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln539_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln539/17 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln540_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="4"/>
<pin id="566" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln540/17 "/>
</bind>
</comp>

<comp id="568" class="1004" name="signs_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="63" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="4"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="0" index="3" bw="7" slack="0"/>
<pin id="573" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="signs_2/17 "/>
</bind>
</comp>

<comp id="578" class="1004" name="signs_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="63" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="signs_3/17 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln539_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="9" slack="5"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln539_1/18 "/>
</bind>
</comp>

<comp id="587" class="1004" name="i_27_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="9" slack="5"/>
<pin id="590" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_27/18 "/>
</bind>
</comp>

<comp id="593" class="1004" name="shl_ln15_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="2"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln15/19 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sub_ln540_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="2" slack="0"/>
<pin id="603" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln540/19 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln540_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln540/19 "/>
</bind>
</comp>

<comp id="614" class="1005" name="i_24_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="0"/>
<pin id="616" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="619" class="1005" name="zext_ln416_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln416 "/>
</bind>
</comp>

<comp id="627" class="1005" name="add_ln416_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="0"/>
<pin id="629" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln416 "/>
</bind>
</comp>

<comp id="632" class="1005" name="shl_ln_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="1"/>
<pin id="634" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="637" class="1005" name="state_s_addr_7_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="1"/>
<pin id="639" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr_7 "/>
</bind>
</comp>

<comp id="643" class="1005" name="state_s_addr_8_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="1"/>
<pin id="645" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr_8 "/>
</bind>
</comp>

<comp id="652" class="1005" name="i_25_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="0"/>
<pin id="654" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="657" class="1005" name="seed_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="13" slack="1"/>
<pin id="659" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="state_s_addr_9_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="1"/>
<pin id="664" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr_9 "/>
</bind>
</comp>

<comp id="668" class="1005" name="r_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="1"/>
<pin id="670" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="676" class="1005" name="i_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="681" class="1005" name="buf_addr_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="1"/>
<pin id="683" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="686" class="1005" name="signs_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="1"/>
<pin id="688" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="signs "/>
</bind>
</comp>

<comp id="694" class="1005" name="i_26_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="9" slack="0"/>
<pin id="696" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_26 "/>
</bind>
</comp>

<comp id="702" class="1005" name="icmp_ln531_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln531 "/>
</bind>
</comp>

<comp id="706" class="1005" name="pos_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos "/>
</bind>
</comp>

<comp id="712" class="1005" name="buf_addr_12_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="1"/>
<pin id="714" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_12 "/>
</bind>
</comp>

<comp id="720" class="1005" name="c_coeffs_addr_1_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="1"/>
<pin id="722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="725" class="1005" name="trunc_ln540_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="2"/>
<pin id="727" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln540 "/>
</bind>
</comp>

<comp id="730" class="1005" name="signs_3_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="1"/>
<pin id="732" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="signs_3 "/>
</bind>
</comp>

<comp id="735" class="1005" name="i_27_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="9" slack="1"/>
<pin id="737" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="132" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="158" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="188"><net_src comp="180" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="303"><net_src comp="247" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="314"><net_src comp="282" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="305" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="340"><net_src comp="193" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="10" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="193" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="16" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="193" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="356"><net_src comp="204" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="204" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="24" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="204" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="26" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="204" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="28" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="20" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="215" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="34" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="215" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="215" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="410"><net_src comp="126" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="211" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="20" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="407" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="223" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="92" pin="7"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="223" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="439" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="450"><net_src comp="92" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="42" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="446" pin="2"/><net_sink comp="92" pin=4"/></net>

<net id="457"><net_src comp="92" pin="7"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="44" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="453" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="464"><net_src comp="239" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="34" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="239" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="239" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="480"><net_src comp="145" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="235" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="40" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="20" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="477" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="247" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="263" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="263" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="54" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="263" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="530"><net_src comp="274" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="50" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="308" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="64" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="320" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="66" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="320" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="552"><net_src comp="145" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="270" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="145" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="567"><net_src comp="294" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="68" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="294" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="66" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="70" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="581"><net_src comp="568" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="270" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="591"><net_src comp="54" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="270" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="72" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="74" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="76" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="593" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="617"><net_src comp="342" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="622"><net_src comp="353" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="630"><net_src comp="363" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="635"><net_src comp="373" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="640"><net_src comp="99" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="646"><net_src comp="107" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="655"><net_src comp="387" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="660"><net_src comp="119" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="665"><net_src comp="132" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="671"><net_src comp="433" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="679"><net_src comp="466" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="684"><net_src comp="139" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="689"><net_src comp="503" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="697"><net_src comp="515" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="705"><net_src comp="532" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="538" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="715"><net_src comp="165" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="723"><net_src comp="172" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="728"><net_src comp="564" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="733"><net_src comp="578" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="738"><net_src comp="587" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="274" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_coeffs | {12 18 19 }
 - Input state : 
	Port: poly_challenge : c_coeffs | {17 18 }
	Port: poly_challenge : seed | {4 5 }
	Port: poly_challenge : KeccakF_RoundConstan | {8 9 14 15 }
  - Chain level:
	State 1
	State 2
		icmp_ln362 : 1
		i_24 : 1
		br_ln362 : 2
		zext_ln363 : 1
		state_s_addr : 2
		store_ln363 : 3
	State 3
		zext_ln416 : 1
		icmp_ln416 : 1
		add_ln416 : 1
		br_ln416 : 2
		trunc_ln417 : 1
		shl_ln : 2
		state_s_load : 1
		state_s_load_5 : 1
	State 4
		icmp_ln30 : 1
		i_25 : 1
		br_ln30 : 2
		zext_ln31 : 1
		add_ln31 : 2
		zext_ln31_6 : 3
		seed_addr : 4
		seed_load : 5
		state_s_load_6 : 1
	State 5
		zext_ln31_7 : 1
		shl_ln14 : 1
		zext_ln31_8 : 2
		shl_ln31 : 3
		r : 4
	State 6
		xor_ln417 : 1
		store_ln417 : 1
	State 7
		xor_ln450 : 1
		store_ln450 : 1
		xor_ln451 : 1
		store_ln451 : 1
	State 8
	State 9
	State 10
		icmp_ln523 : 1
		i : 1
		br_ln523 : 2
		zext_ln524 : 1
		buf_addr : 2
		buf_load : 3
	State 11
		zext_ln524_1 : 1
		shl_ln13 : 1
		zext_ln524_2 : 2
		shl_ln524 : 3
		signs : 4
	State 12
		icmp_ln527 : 1
		i_26 : 1
		br_ln527 : 2
		zext_ln528 : 1
		c_coeffs_addr : 2
		store_ln528 : 3
	State 13
		icmp_ln529 : 1
		br_ln529 : 2
	State 14
		icmp_ln531 : 1
		br_ln531 : 2
	State 15
	State 16
		pos : 1
		zext_ln536 : 1
		buf_addr_12 : 2
		buf_load_11 : 3
	State 17
		zext_ln536_1 : 1
		icmp_ln537 : 2
		br_ln537 : 3
		zext_ln539 : 1
		c_coeffs_addr_1 : 2
		c_coeffs_load : 3
		signs_3 : 1
	State 18
		c_coeffs_addr_2 : 1
		store_ln539 : 2
	State 19
		sub_ln540 : 1
		sext_ln540 : 2
		store_ln540 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   call   | grp_keccak_squeezeblocks_1_fu_328 | 16.9955 |   5057  |  16895  |
|----------|-----------------------------------|---------|---------|---------|
|          |          xor_ln417_fu_439         |    0    |    0    |    64   |
|    xor   |          xor_ln450_fu_446         |    0    |    0    |    64   |
|          |          xor_ln451_fu_453         |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|
|          |            i_24_fu_342            |    0    |    0    |    15   |
|          |          add_ln416_fu_363         |    0    |    0    |    12   |
|          |            i_25_fu_387            |    0    |    0    |    13   |
|    add   |          add_ln31_fu_397          |    0    |    0    |    15   |
|          |              i_fu_466             |    0    |    0    |    13   |
|          |            i_26_fu_515            |    0    |    0    |    16   |
|          |             pos_fu_538            |    0    |    0    |    39   |
|          |            i_27_fu_587            |    0    |    0    |    16   |
|----------|-----------------------------------|---------|---------|---------|
|    or    |              r_fu_433             |    0    |    0    |    64   |
|          |            signs_fu_503           |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln362_fu_336         |    0    |    0    |    11   |
|          |         icmp_ln416_fu_357         |    0    |    0    |    9    |
|          |          icmp_ln30_fu_381         |    0    |    0    |    9    |
|   icmp   |         icmp_ln523_fu_460         |    0    |    0    |    9    |
|          |         icmp_ln527_fu_509         |    0    |    0    |    13   |
|          |         icmp_ln529_fu_526         |    0    |    0    |    13   |
|          |         icmp_ln531_fu_532         |    0    |    0    |    18   |
|          |         icmp_ln537_fu_553         |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|    shl   |          shl_ln31_fu_427          |    0    |    0    |    19   |
|          |          shl_ln524_fu_497         |    0    |    0    |    19   |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |          sub_ln540_fu_600         |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln363_fu_348         |    0    |    0    |    0    |
|          |         zext_ln416_fu_353         |    0    |    0    |    0    |
|          |          zext_ln31_fu_393         |    0    |    0    |    0    |
|          |         zext_ln31_6_fu_402        |    0    |    0    |    0    |
|          |         zext_ln31_7_fu_407        |    0    |    0    |    0    |
|          |         zext_ln31_8_fu_423        |    0    |    0    |    0    |
|          |         zext_ln524_fu_472         |    0    |    0    |    0    |
|   zext   |        zext_ln524_1_fu_477        |    0    |    0    |    0    |
|          |        zext_ln524_2_fu_493        |    0    |    0    |    0    |
|          |         zext_ln528_fu_521         |    0    |    0    |    0    |
|          |         zext_ln536_fu_544         |    0    |    0    |    0    |
|          |        zext_ln536_1_fu_549        |    0    |    0    |    0    |
|          |         zext_ln539_fu_559         |    0    |    0    |    0    |
|          |           signs_3_fu_578          |    0    |    0    |    0    |
|          |        zext_ln539_1_fu_582        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         trunc_ln417_fu_369        |    0    |    0    |    0    |
|   trunc  |         trunc_ln31_fu_411         |    0    |    0    |    0    |
|          |         trunc_ln524_fu_481        |    0    |    0    |    0    |
|          |         trunc_ln540_fu_564        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           shl_ln_fu_373           |    0    |    0    |    0    |
|bitconcatenate|          shl_ln14_fu_415          |    0    |    0    |    0    |
|          |          shl_ln13_fu_485          |    0    |    0    |    0    |
|          |          shl_ln15_fu_593          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|           signs_2_fu_568          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |         sext_ln540_fu_606         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   | 16.9955 |   5057  |  17497  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|  buf  |    1   |    0   |    0   |    0   |
|state_s|    4   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    5   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln416_reg_627   |    3   |
|  buf_addr_12_reg_712  |    8   |
|    buf_addr_reg_681   |    8   |
|c_coeffs_addr_1_reg_720|    8   |
|    i_0_i1_i_reg_211   |    4   |
|    i_0_i_i_reg_189    |    5   |
|      i_0_reg_235      |    4   |
|      i_1_reg_259      |    9   |
|      i_24_reg_614     |    5   |
|      i_25_reg_652     |    4   |
|      i_26_reg_694     |    9   |
|      i_27_reg_735     |    9   |
|      i_2_reg_270      |    9   |
|     i_3_i_reg_200     |    3   |
|       i_reg_676       |    4   |
|   icmp_ln531_reg_702  |    1   |
|     pos_0_reg_282     |   32   |
|     pos_1_reg_305     |   32   |
|     pos_2_reg_316     |   32   |
|      pos_reg_706      |   32   |
|    r_0_i2_i_reg_223   |   64   |
|       r_reg_668       |   64   |
|   seed_addr_reg_657   |   13   |
|     shl_ln_reg_632    |    5   |
|    signs_0_reg_247    |   64   |
|    signs_1_reg_294    |   64   |
|    signs_3_reg_730    |   64   |
|     signs_reg_686     |   64   |
| state_s_addr_7_reg_637|    5   |
| state_s_addr_8_reg_643|    5   |
| state_s_addr_9_reg_662|    5   |
|  trunc_ln540_reg_725  |    1   |
|   zext_ln416_reg_619  |   64   |
+-----------------------+--------+
|         Total         |   703  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |   5  |   5  |   25   ||    27   |
|  grp_access_fu_92 |  p1  |   3  |  64  |   192  ||    15   |
|  grp_access_fu_92 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_126 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_145 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_158 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_158 |  p1  |   3  |  32  |   96   ||    15   |
|  i_0_i1_i_reg_211 |  p0  |   2  |   4  |    8   ||    9    |
|  r_0_i2_i_reg_223 |  p0  |   2  |  64  |   128  ||    9    |
|    i_0_reg_235    |  p0  |   2  |   4  |    8   ||    9    |
|  signs_0_reg_247  |  p0  |   2  |  64  |   128  ||    9    |
|    i_2_reg_270    |  p0  |   2  |   9  |   18   ||    9    |
|   pos_0_reg_282   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   757  ||  18.771 ||   189   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |  5057  |  17497 |    -   |
|   Memory  |    5   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   18   |    -   |   189  |    -   |
|  Register |    -   |    -   |   703  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   35   |  5760  |  17686 |    0   |
+-----------+--------+--------+--------+--------+--------+
