#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555cf64cb940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555cf647cbd0 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale 0 0;
P_0x555cf64a0ab0 .param/str "RAM_INIT_FILE" 0 3 56, "test1_ram.mem";
P_0x555cf64a0af0 .param/str "ROM_INIT_FILE" 0 3 55, "test0_rom.mem";
L_0x555cf6513b70 .functor AND 1, v0x555cf64f7d30_0, L_0x555cf6513a80, C4<1>, C4<1>;
v0x555cf64fffa0_0 .net *"_ivl_1", 7 0, L_0x555cf6512c80;  1 drivers
v0x555cf65000a0_0 .net *"_ivl_12", 5 0, L_0x555cf6513030;  1 drivers
L_0x7f118a390138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555cf6500180_0 .net *"_ivl_14", 1 0, L_0x7f118a390138;  1 drivers
v0x555cf6500240_0 .net *"_ivl_17", 23 0, L_0x555cf65132a0;  1 drivers
L_0x7f118a390180 .functor BUFT 1, C4<101111111100000000000000>, C4<0>, C4<0>, C4<0>;
v0x555cf6500320_0 .net/2u *"_ivl_18", 23 0, L_0x7f118a390180;  1 drivers
v0x555cf6500450_0 .net *"_ivl_20", 0 0, L_0x555cf6513340;  1 drivers
v0x555cf6500510_0 .net *"_ivl_22", 31 0, L_0x555cf65134d0;  1 drivers
v0x555cf65005f0_0 .net *"_ivl_24", 9 0, L_0x555cf6513570;  1 drivers
L_0x7f118a3901c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555cf65006d0_0 .net *"_ivl_27", 1 0, L_0x7f118a3901c8;  1 drivers
L_0x7f118a390210 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x555cf6500840_0 .net *"_ivl_28", 31 0, L_0x7f118a390210;  1 drivers
v0x555cf6500920_0 .net *"_ivl_33", 23 0, L_0x555cf65138e0;  1 drivers
L_0x7f118a390258 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555cf6500a00_0 .net/2u *"_ivl_34", 23 0, L_0x7f118a390258;  1 drivers
v0x555cf6500ae0_0 .net *"_ivl_36", 0 0, L_0x555cf6513a80;  1 drivers
v0x555cf6500ba0_0 .net *"_ivl_39", 0 0, L_0x555cf6513b70;  1 drivers
v0x555cf6500c60_0 .net *"_ivl_4", 5 0, L_0x555cf6512d20;  1 drivers
v0x555cf6500d40_0 .net *"_ivl_40", 31 0, L_0x555cf6513c70;  1 drivers
v0x555cf6500e20_0 .net *"_ivl_42", 9 0, L_0x555cf6513d90;  1 drivers
L_0x7f118a3902a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555cf6501010_0 .net *"_ivl_45", 1 0, L_0x7f118a3902a0;  1 drivers
L_0x7f118a3902e8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x555cf65010f0_0 .net *"_ivl_46", 31 0, L_0x7f118a3902e8;  1 drivers
L_0x7f118a3900f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555cf65011d0_0 .net *"_ivl_6", 1 0, L_0x7f118a3900f0;  1 drivers
v0x555cf65012b0_0 .net *"_ivl_9", 7 0, L_0x555cf6512f00;  1 drivers
v0x555cf6501390_0 .net "active", 0 0, v0x555cf64fee60_0;  1 drivers
v0x555cf6501430_0 .var "clk", 0 0;
v0x555cf65014d0_0 .var "clk_enable", 0 0;
v0x555cf6501570_0 .net "data_address", 31 0, L_0x555cf64cd3d0;  1 drivers
v0x555cf6501610_0 .net "data_read", 0 0, v0x555cf64f7d30_0;  1 drivers
v0x555cf65016b0_0 .net "data_readdata", 31 0, L_0x555cf6513f20;  1 drivers
v0x555cf65017a0_0 .net "data_write", 0 0, v0x555cf64f7df0_0;  1 drivers
v0x555cf6501840_0 .net "data_writedata", 31 0, L_0x555cf64b8ce0;  1 drivers
v0x555cf6501950_0 .net "instr_address", 31 0, v0x555cf64f9540_0;  1 drivers
v0x555cf6501a10_0 .net "instr_readdata", 31 0, L_0x555cf6513710;  1 drivers
v0x555cf6501ad0 .array "ram", 255 0, 31 0;
v0x555cf6501b90_0 .net "ram_wordaddr", 7 0, L_0x555cf6513120;  1 drivers
v0x555cf6501c70_0 .net "register_v0", 31 0, v0x555cf64ffa60_0;  1 drivers
v0x555cf6501d30_0 .var "reset", 0 0;
v0x555cf6501dd0 .array "rom", 255 0, 31 0;
v0x555cf6501e70_0 .net "rom_wordaddr", 7 0, L_0x555cf6512dc0;  1 drivers
E_0x555cf648c840 .event negedge, v0x555cf64f9750_0;
L_0x555cf6512c80 .part v0x555cf64f9540_0, 0, 8;
L_0x555cf6512d20 .part L_0x555cf6512c80, 2, 6;
L_0x555cf6512dc0 .concat [ 6 2 0 0], L_0x555cf6512d20, L_0x7f118a3900f0;
L_0x555cf6512f00 .part L_0x555cf64cd3d0, 0, 8;
L_0x555cf6513030 .part L_0x555cf6512f00, 2, 6;
L_0x555cf6513120 .concat [ 6 2 0 0], L_0x555cf6513030, L_0x7f118a390138;
L_0x555cf65132a0 .part v0x555cf64f9540_0, 8, 24;
L_0x555cf6513340 .cmp/eq 24, L_0x555cf65132a0, L_0x7f118a390180;
L_0x555cf65134d0 .array/port v0x555cf6501dd0, L_0x555cf6513570;
L_0x555cf6513570 .concat [ 8 2 0 0], L_0x555cf6512dc0, L_0x7f118a3901c8;
L_0x555cf6513710 .functor MUXZ 32, L_0x7f118a390210, L_0x555cf65134d0, L_0x555cf6513340, C4<>;
L_0x555cf65138e0 .part L_0x555cf64cd3d0, 8, 24;
L_0x555cf6513a80 .cmp/eq 24, L_0x555cf65138e0, L_0x7f118a390258;
L_0x555cf6513c70 .array/port v0x555cf6501ad0, L_0x555cf6513d90;
L_0x555cf6513d90 .concat [ 8 2 0 0], L_0x555cf6513120, L_0x7f118a3902a0;
L_0x555cf6513f20 .functor MUXZ 32, L_0x7f118a3902e8, L_0x555cf6513c70, L_0x555cf6513b70, C4<>;
S_0x555cf64d9a90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 60, 3 60 0, S_0x555cf647cbd0;
 .timescale 0 0;
v0x555cf64dde30_0 .var/i "i", 31 0;
S_0x555cf64f72e0 .scope module, "dut" "mips_cpu_harvard" 3 26, 4 1 0, S_0x555cf647cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
v0x555cf64fe9b0_0 .net "ALUOp", 5 0, v0x555cf64de610_0;  1 drivers
v0x555cf64fea90_0 .net "ALUSrc", 0 0, v0x555cf64cd4f0_0;  1 drivers
v0x555cf64feb50_0 .net "Branch", 0 0, v0x555cf6464aa0_0;  1 drivers
v0x555cf64febf0_0 .net "MemtoReg", 0 0, v0x555cf64f7f00_0;  1 drivers
v0x555cf64fec90_0 .net "RegDst", 0 0, v0x555cf64f7fc0_0;  1 drivers
v0x555cf64fed30_0 .net "RegWrite", 0 0, v0x555cf64f8080_0;  1 drivers
v0x555cf64fee60_0 .var "active", 0 0;
v0x555cf64fef00_0 .net "alu_immediate", 15 0, v0x555cf64f87a0_0;  1 drivers
v0x555cf64fefa0_0 .net "clk", 0 0, v0x555cf6501430_0;  1 drivers
v0x555cf64ff160_0 .net "clk_enable", 0 0, v0x555cf65014d0_0;  1 drivers
v0x555cf64ff220_0 .net "data_address", 31 0, L_0x555cf64cd3d0;  alias, 1 drivers
v0x555cf64ff2e0_0 .net "data_read", 0 0, v0x555cf64f7d30_0;  alias, 1 drivers
v0x555cf64ff380_0 .net "data_readdata", 31 0, L_0x555cf6513f20;  alias, 1 drivers
v0x555cf64ff420_0 .net "data_write", 0 0, v0x555cf64f7df0_0;  alias, 1 drivers
v0x555cf64ff4c0_0 .net "data_writedata", 31 0, L_0x555cf64b8ce0;  alias, 1 drivers
v0x555cf64ff560_0 .net "func_code", 5 0, v0x555cf64f88a0_0;  1 drivers
v0x555cf64ff600_0 .net "instr_address", 31 0, v0x555cf64f9540_0;  alias, 1 drivers
v0x555cf64ff7d0_0 .net "instr_readdata", 31 0, L_0x555cf6513710;  alias, 1 drivers
v0x555cf64ff8e0_0 .net "rd", 4 0, v0x555cf64f8aa0_0;  1 drivers
v0x555cf64ff9a0_0 .net "reg_read_data_0", 31 0, v0x555cf64fc270_0;  1 drivers
v0x555cf64ffa60_0 .var "register_v0", 31 0;
v0x555cf64ffb40_0 .net "reset", 0 0, v0x555cf6501d30_0;  1 drivers
v0x555cf64ffbe0_0 .net "rs", 4 0, v0x555cf64f8cb0_0;  1 drivers
v0x555cf64ffca0_0 .net "rt", 4 0, v0x555cf64f8d90_0;  1 drivers
v0x555cf64ffd60_0 .net "shamt", 4 0, v0x555cf64f8e70_0;  1 drivers
S_0x555cf64f75c0 .scope module, "controlpathblock" "controlpath" 4 30, 5 1 0, S_0x555cf64f72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_read_data";
    .port_info 1 /INPUT 32 "reg_read_data_0";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 16 "alu_immediate";
    .port_info 5 /OUTPUT 5 "rs";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 5 "rt";
    .port_info 8 /OUTPUT 5 "shamt";
    .port_info 9 /OUTPUT 1 "RegDst";
    .port_info 10 /OUTPUT 1 "Branch";
    .port_info 11 /OUTPUT 1 "MemtoReg";
    .port_info 12 /OUTPUT 6 "ALUOp";
    .port_info 13 /OUTPUT 1 "ALUSrc";
    .port_info 14 /OUTPUT 1 "RegWrite";
    .port_info 15 /OUTPUT 32 "instr_read_addr";
    .port_info 16 /OUTPUT 6 "func_code";
    .port_info 17 /OUTPUT 1 "data_read";
    .port_info 18 /OUTPUT 1 "data_write";
v0x555cf64f9a20_0 .net "ALUOp", 5 0, v0x555cf64de610_0;  alias, 1 drivers
v0x555cf64f9b00_0 .net "ALUSrc", 0 0, v0x555cf64cd4f0_0;  alias, 1 drivers
v0x555cf64f9bd0_0 .net "Branch", 0 0, v0x555cf6464aa0_0;  alias, 1 drivers
v0x555cf64f9cf0_0 .net "MemtoReg", 0 0, v0x555cf64f7f00_0;  alias, 1 drivers
v0x555cf64f9d90_0 .net "RegDst", 0 0, v0x555cf64f7fc0_0;  alias, 1 drivers
v0x555cf64f9e80_0 .net "RegWrite", 0 0, v0x555cf64f8080_0;  alias, 1 drivers
v0x555cf64f9f50_0 .net "alu_immediate", 15 0, v0x555cf64f87a0_0;  alias, 1 drivers
v0x555cf64fa020_0 .net "clk", 0 0, v0x555cf6501430_0;  alias, 1 drivers
v0x555cf64fa0f0_0 .net "data_read", 0 0, v0x555cf64f7d30_0;  alias, 1 drivers
v0x555cf64fa1c0_0 .net "data_write", 0 0, v0x555cf64f7df0_0;  alias, 1 drivers
v0x555cf64fa290_0 .net "func_code", 5 0, v0x555cf64f88a0_0;  alias, 1 drivers
v0x555cf64fa330_0 .net "instr_read_addr", 31 0, v0x555cf64f9540_0;  alias, 1 drivers
v0x555cf64fa3d0_0 .net "instr_read_data", 31 0, L_0x555cf6513710;  alias, 1 drivers
v0x555cf64fa4a0_0 .net "instruction_opcode", 5 0, v0x555cf64f8960_0;  1 drivers
v0x555cf64fa590_0 .net "instruction_word", 31 0, v0x555cf64f8a00_0;  1 drivers
v0x555cf64fa630_0 .net "rd", 4 0, v0x555cf64f8aa0_0;  alias, 1 drivers
v0x555cf64fa700_0 .net "reg_read_data_0", 31 0, v0x555cf64fc270_0;  alias, 1 drivers
v0x555cf64fa7d0_0 .net "reset", 0 0, v0x555cf6501d30_0;  alias, 1 drivers
v0x555cf64fa8a0_0 .net "rs", 4 0, v0x555cf64f8cb0_0;  alias, 1 drivers
v0x555cf64fa970_0 .net "rt", 4 0, v0x555cf64f8d90_0;  alias, 1 drivers
v0x555cf64faa40_0 .net "shamt", 4 0, v0x555cf64f8e70_0;  alias, 1 drivers
S_0x555cf64f7970 .scope module, "controlblock" "control" 5 41, 6 1 0, S_0x555cf64f75c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instruction_opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 6 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
v0x555cf64de610_0 .var "ALUOp", 5 0;
v0x555cf64cd4f0_0 .var "ALUSrc", 0 0;
v0x555cf6464aa0_0 .var "Branch", 0 0;
v0x555cf64f7d30_0 .var "MemRead", 0 0;
v0x555cf64f7df0_0 .var "MemWrite", 0 0;
v0x555cf64f7f00_0 .var "MemtoReg", 0 0;
v0x555cf64f7fc0_0 .var "RegDst", 0 0;
v0x555cf64f8080_0 .var "RegWrite", 0 0;
v0x555cf64f8140_0 .net "func_code", 5 0, v0x555cf64f88a0_0;  alias, 1 drivers
v0x555cf64f8220_0 .net "instruction_opcode", 5 0, v0x555cf64f8960_0;  alias, 1 drivers
E_0x555cf6454280 .event anyedge, v0x555cf64f8220_0, v0x555cf64f8140_0;
S_0x555cf64f84a0 .scope module, "irblock" "ir" 5 21, 7 1 0, S_0x555cf64f75c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data";
    .port_info 1 /OUTPUT 6 "instruction_opcode";
    .port_info 2 /OUTPUT 32 "instruction_word";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 5 "rt";
    .port_info 6 /OUTPUT 5 "shamt";
    .port_info 7 /OUTPUT 16 "alu_immediate";
    .port_info 8 /OUTPUT 6 "func_code";
v0x555cf64f87a0_0 .var "alu_immediate", 15 0;
v0x555cf64f88a0_0 .var "func_code", 5 0;
v0x555cf64f8960_0 .var "instruction_opcode", 5 0;
v0x555cf64f8a00_0 .var "instruction_word", 31 0;
v0x555cf64f8aa0_0 .var "rd", 4 0;
v0x555cf64f8bd0_0 .net "read_data", 31 0, L_0x555cf6513710;  alias, 1 drivers
v0x555cf64f8cb0_0 .var "rs", 4 0;
v0x555cf64f8d90_0 .var "rt", 4 0;
v0x555cf64f8e70_0 .var "shamt", 4 0;
E_0x555cf6454560 .event anyedge, v0x555cf64f8bd0_0, v0x555cf64f8a00_0;
S_0x555cf64f9070 .scope module, "pcblock" "pc" 5 33, 8 1 0, S_0x555cf64f75c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "immediate";
    .port_info 1 /INPUT 32 "Rd";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "addr";
v0x555cf64f92a0_0 .net "Rd", 31 0, v0x555cf64fc270_0;  alias, 1 drivers
L_0x7f118a390018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555cf64f93a0_0 .net/2u *"_ivl_0", 31 0, L_0x7f118a390018;  1 drivers
v0x555cf64f9480_0 .net *"_ivl_2", 31 0, L_0x555cf6511f60;  1 drivers
v0x555cf64f9540_0 .var "addr", 31 0;
v0x555cf64f9620_0 .net "addr_next", 31 0, L_0x555cf6512000;  1 drivers
v0x555cf64f9750_0 .net "clk", 0 0, v0x555cf6501430_0;  alias, 1 drivers
v0x555cf64f9810_0 .net "immediate", 0 0, v0x555cf6464aa0_0;  alias, 1 drivers
v0x555cf64f98b0_0 .net "reset", 0 0, v0x555cf6501d30_0;  alias, 1 drivers
E_0x555cf6477800 .event posedge, v0x555cf64f9750_0;
L_0x555cf6511f60 .arith/sum 32, v0x555cf64f9540_0, L_0x7f118a390018;
L_0x555cf6512000 .functor MUXZ 32, L_0x555cf6511f60, v0x555cf64fc270_0, v0x555cf6464aa0_0, C4<>;
S_0x555cf64fad10 .scope module, "datapathblock" "datapath" 4 52, 9 1 0, S_0x555cf64f72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "MemtoReg";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 5 "rs";
    .port_info 7 /INPUT 5 "rt";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /INPUT 6 "func_code";
    .port_info 10 /INPUT 6 "ALUOp";
    .port_info 11 /INPUT 16 "alu_immediate";
    .port_info 12 /INPUT 32 "data_readdata";
    .port_info 13 /OUTPUT 32 "data_address";
    .port_info 14 /OUTPUT 32 "data_writedata";
    .port_info 15 /OUTPUT 32 "reg_read_data_0";
L_0x555cf64dc2a0 .functor BUFZ 5, v0x555cf64f8cb0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x555cf64de4f0 .functor BUFZ 5, v0x555cf64f8d90_0, C4<00000>, C4<00000>, C4<00000>;
L_0x555cf64cd3d0 .functor BUFZ 32, v0x555cf64fb410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555cf64b8ce0 .functor BUFZ 32, v0x555cf64fc330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555cf64fce70_0 .net "ALUOp", 5 0, v0x555cf64de610_0;  alias, 1 drivers
v0x555cf64fcf50_0 .net "ALUSrc", 0 0, v0x555cf64cd4f0_0;  alias, 1 drivers
v0x555cf64fd010_0 .net "MemtoReg", 0 0, v0x555cf64f7f00_0;  alias, 1 drivers
v0x555cf64fd100_0 .net "RegDst", 0 0, v0x555cf64f7fc0_0;  alias, 1 drivers
v0x555cf64fd1f0_0 .net "RegWrite", 0 0, v0x555cf64f8080_0;  alias, 1 drivers
v0x555cf64fd2e0_0 .net *"_ivl_10", 31 0, L_0x555cf65125f0;  1 drivers
L_0x7f118a3900a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555cf64fd380_0 .net/2u *"_ivl_12", 15 0, L_0x7f118a3900a8;  1 drivers
v0x555cf64fd460_0 .net *"_ivl_14", 31 0, L_0x555cf6512690;  1 drivers
v0x555cf64fd540_0 .net *"_ivl_7", 0 0, L_0x555cf65124c0;  1 drivers
L_0x7f118a390060 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555cf64fd6b0_0 .net/2u *"_ivl_8", 15 0, L_0x7f118a390060;  1 drivers
v0x555cf64fd790_0 .net "alu_immediate", 15 0, v0x555cf64f87a0_0;  alias, 1 drivers
v0x555cf64fd850_0 .net "alu_out", 31 0, v0x555cf64fb410_0;  1 drivers
v0x555cf64fd910_0 .net "clk", 0 0, v0x555cf6501430_0;  alias, 1 drivers
v0x555cf64fd9b0_0 .net "data_address", 31 0, L_0x555cf64cd3d0;  alias, 1 drivers
v0x555cf64fda70_0 .net "data_readdata", 31 0, L_0x555cf6513f20;  alias, 1 drivers
v0x555cf64fdb50_0 .net "data_writedata", 31 0, L_0x555cf64b8ce0;  alias, 1 drivers
v0x555cf64fdc30_0 .net "func_code", 5 0, v0x555cf64f88a0_0;  alias, 1 drivers
v0x555cf64fde00_0 .net "op2", 31 0, L_0x555cf65128a0;  1 drivers
v0x555cf64fdec0_0 .net "rd", 4 0, v0x555cf64f8aa0_0;  alias, 1 drivers
v0x555cf64fdf60_0 .net "reg_read_addr_0", 4 0, L_0x555cf64dc2a0;  1 drivers
v0x555cf64fe020_0 .net "reg_read_addr_1", 4 0, L_0x555cf64de4f0;  1 drivers
v0x555cf64fe0c0_0 .net "reg_read_data_0", 31 0, v0x555cf64fc270_0;  alias, 1 drivers
v0x555cf64fe1f0_0 .net "reg_read_data_1", 31 0, v0x555cf64fc330_0;  1 drivers
v0x555cf64fe2b0_0 .net "reg_write_addr", 4 0, L_0x555cf65122c0;  1 drivers
v0x555cf64fe350_0 .net "reg_write_data", 31 0, L_0x555cf6512b00;  1 drivers
v0x555cf64fe3f0_0 .net "reset", 0 0, v0x555cf6501d30_0;  alias, 1 drivers
v0x555cf64fe490_0 .net "rs", 4 0, v0x555cf64f8cb0_0;  alias, 1 drivers
v0x555cf64fe530_0 .net "rt", 4 0, v0x555cf64f8d90_0;  alias, 1 drivers
v0x555cf64fe640_0 .net "sign_extended", 31 0, L_0x555cf6512760;  1 drivers
L_0x555cf65122c0 .functor MUXZ 5, v0x555cf64f8aa0_0, v0x555cf64f8d90_0, v0x555cf64f7fc0_0, C4<>;
L_0x555cf65124c0 .part v0x555cf64f87a0_0, 15, 1;
L_0x555cf65125f0 .concat [ 16 16 0 0], v0x555cf64f87a0_0, L_0x7f118a390060;
L_0x555cf6512690 .concat [ 16 16 0 0], v0x555cf64f87a0_0, L_0x7f118a3900a8;
L_0x555cf6512760 .functor MUXZ 32, L_0x555cf6512690, L_0x555cf65125f0, L_0x555cf65124c0, C4<>;
L_0x555cf65128a0 .functor MUXZ 32, v0x555cf64fc330_0, L_0x555cf6512760, v0x555cf64cd4f0_0, C4<>;
L_0x555cf6512b00 .functor MUXZ 32, v0x555cf64fb410_0, L_0x555cf6513f20, v0x555cf64f7f00_0, C4<>;
S_0x555cf64fb0a0 .scope module, "alu_0" "alu" 9 40, 10 3 0, S_0x555cf64fad10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 6 "ALUOp";
    .port_info 3 /INPUT 6 "func_code";
    .port_info 4 /OUTPUT 32 "alu_out";
v0x555cf64de2f0_0 .net "ALUOp", 5 0, v0x555cf64de610_0;  alias, 1 drivers
v0x555cf64fb410_0 .var "alu_out", 31 0;
v0x555cf64fb4f0_0 .net "func_code", 5 0, v0x555cf64f88a0_0;  alias, 1 drivers
v0x555cf64fb590_0 .net "op1", 31 0, v0x555cf64fc270_0;  alias, 1 drivers
v0x555cf64fb6a0_0 .net "op2", 31 0, L_0x555cf65128a0;  alias, 1 drivers
E_0x555cf64dedd0 .event anyedge, v0x555cf64de610_0, v0x555cf64f8140_0, v0x555cf64f92a0_0, v0x555cf64fb6a0_0;
S_0x555cf64fb870 .scope module, "regfile_0" "regfile" 9 25, 11 1 0, S_0x555cf64fad10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 5 "read_addr_0";
    .port_info 6 /INPUT 5 "read_addr_1";
    .port_info 7 /OUTPUT 32 "read_data_0";
    .port_info 8 /OUTPUT 32 "read_data_1";
v0x555cf64fbfc0_0 .net "clk", 0 0, v0x555cf6501430_0;  alias, 1 drivers
v0x555cf64fc0d0_0 .net "read_addr_0", 4 0, L_0x555cf64dc2a0;  alias, 1 drivers
v0x555cf64fc1b0_0 .net "read_addr_1", 4 0, L_0x555cf64de4f0;  alias, 1 drivers
v0x555cf64fc270_0 .var "read_data_0", 31 0;
v0x555cf64fc330_0 .var "read_data_1", 31 0;
v0x555cf64fc460 .array "regs", 0 31, 31 0;
v0x555cf64fc920_0 .net "reset", 0 0, v0x555cf6501d30_0;  alias, 1 drivers
v0x555cf64fca10_0 .net "wen", 0 0, v0x555cf64f8080_0;  alias, 1 drivers
v0x555cf64fcb00_0 .net "write_addr", 4 0, L_0x555cf65122c0;  alias, 1 drivers
v0x555cf64fcc70_0 .net "write_data", 31 0, L_0x555cf6512b00;  alias, 1 drivers
v0x555cf64fc460_0 .array/port v0x555cf64fc460, 0;
v0x555cf64fc460_1 .array/port v0x555cf64fc460, 1;
v0x555cf64fc460_2 .array/port v0x555cf64fc460, 2;
E_0x555cf64ddff0/0 .event anyedge, v0x555cf64fc0d0_0, v0x555cf64fc460_0, v0x555cf64fc460_1, v0x555cf64fc460_2;
v0x555cf64fc460_3 .array/port v0x555cf64fc460, 3;
v0x555cf64fc460_4 .array/port v0x555cf64fc460, 4;
v0x555cf64fc460_5 .array/port v0x555cf64fc460, 5;
v0x555cf64fc460_6 .array/port v0x555cf64fc460, 6;
E_0x555cf64ddff0/1 .event anyedge, v0x555cf64fc460_3, v0x555cf64fc460_4, v0x555cf64fc460_5, v0x555cf64fc460_6;
v0x555cf64fc460_7 .array/port v0x555cf64fc460, 7;
v0x555cf64fc460_8 .array/port v0x555cf64fc460, 8;
v0x555cf64fc460_9 .array/port v0x555cf64fc460, 9;
v0x555cf64fc460_10 .array/port v0x555cf64fc460, 10;
E_0x555cf64ddff0/2 .event anyedge, v0x555cf64fc460_7, v0x555cf64fc460_8, v0x555cf64fc460_9, v0x555cf64fc460_10;
v0x555cf64fc460_11 .array/port v0x555cf64fc460, 11;
v0x555cf64fc460_12 .array/port v0x555cf64fc460, 12;
v0x555cf64fc460_13 .array/port v0x555cf64fc460, 13;
v0x555cf64fc460_14 .array/port v0x555cf64fc460, 14;
E_0x555cf64ddff0/3 .event anyedge, v0x555cf64fc460_11, v0x555cf64fc460_12, v0x555cf64fc460_13, v0x555cf64fc460_14;
v0x555cf64fc460_15 .array/port v0x555cf64fc460, 15;
v0x555cf64fc460_16 .array/port v0x555cf64fc460, 16;
v0x555cf64fc460_17 .array/port v0x555cf64fc460, 17;
v0x555cf64fc460_18 .array/port v0x555cf64fc460, 18;
E_0x555cf64ddff0/4 .event anyedge, v0x555cf64fc460_15, v0x555cf64fc460_16, v0x555cf64fc460_17, v0x555cf64fc460_18;
v0x555cf64fc460_19 .array/port v0x555cf64fc460, 19;
v0x555cf64fc460_20 .array/port v0x555cf64fc460, 20;
v0x555cf64fc460_21 .array/port v0x555cf64fc460, 21;
v0x555cf64fc460_22 .array/port v0x555cf64fc460, 22;
E_0x555cf64ddff0/5 .event anyedge, v0x555cf64fc460_19, v0x555cf64fc460_20, v0x555cf64fc460_21, v0x555cf64fc460_22;
v0x555cf64fc460_23 .array/port v0x555cf64fc460, 23;
v0x555cf64fc460_24 .array/port v0x555cf64fc460, 24;
v0x555cf64fc460_25 .array/port v0x555cf64fc460, 25;
v0x555cf64fc460_26 .array/port v0x555cf64fc460, 26;
E_0x555cf64ddff0/6 .event anyedge, v0x555cf64fc460_23, v0x555cf64fc460_24, v0x555cf64fc460_25, v0x555cf64fc460_26;
v0x555cf64fc460_27 .array/port v0x555cf64fc460, 27;
v0x555cf64fc460_28 .array/port v0x555cf64fc460, 28;
v0x555cf64fc460_29 .array/port v0x555cf64fc460, 29;
v0x555cf64fc460_30 .array/port v0x555cf64fc460, 30;
E_0x555cf64ddff0/7 .event anyedge, v0x555cf64fc460_27, v0x555cf64fc460_28, v0x555cf64fc460_29, v0x555cf64fc460_30;
v0x555cf64fc460_31 .array/port v0x555cf64fc460, 31;
E_0x555cf64ddff0/8 .event anyedge, v0x555cf64fc460_31, v0x555cf64fc1b0_0;
E_0x555cf64ddff0 .event/or E_0x555cf64ddff0/0, E_0x555cf64ddff0/1, E_0x555cf64ddff0/2, E_0x555cf64ddff0/3, E_0x555cf64ddff0/4, E_0x555cf64ddff0/5, E_0x555cf64ddff0/6, E_0x555cf64ddff0/7, E_0x555cf64ddff0/8;
S_0x555cf64fbcc0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 13, 11 13 0, S_0x555cf64fb870;
 .timescale 0 0;
v0x555cf64fbec0_0 .var/i "i", 31 0;
    .scope S_0x555cf64f84a0;
T_0 ;
    %wait E_0x555cf6454560;
    %load/vec4 v0x555cf64f8bd0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x555cf64f8960_0, 0, 6;
    %load/vec4 v0x555cf64f8bd0_0;
    %store/vec4 v0x555cf64f8a00_0, 0, 32;
    %load/vec4 v0x555cf64f8a00_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555cf64f8cb0_0, 0, 5;
    %load/vec4 v0x555cf64f8a00_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555cf64f8d90_0, 0, 5;
    %load/vec4 v0x555cf64f8a00_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555cf64f8aa0_0, 0, 5;
    %load/vec4 v0x555cf64f8a00_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x555cf64f8e70_0, 0, 5;
    %load/vec4 v0x555cf64f8a00_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555cf64f87a0_0, 0, 16;
    %load/vec4 v0x555cf64f8a00_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x555cf64f88a0_0, 0, 6;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555cf64f9070;
T_1 ;
    %wait E_0x555cf6477800;
    %load/vec4 v0x555cf64f98b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x555cf64f9540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555cf64f9620_0;
    %assign/vec4 v0x555cf64f9540_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555cf64f7970;
T_2 ;
Ewait_0 .event/or E_0x555cf6454280, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555cf64f8220_0;
    %store/vec4 v0x555cf64de610_0, 0, 6;
    %load/vec4 v0x555cf64f8220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cf64f7fc0_0, 0, 1;
    %load/vec4 v0x555cf64f8140_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %pad/s 1;
    %store/vec4 v0x555cf6464aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64cd4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cf64f8080_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555cf64f8220_0;
    %cmpi/e 2, 1, 6;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cf6464aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64cd4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f8080_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cf64f7fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf6464aa0_0, 0, 1;
    %load/vec4 v0x555cf64f8220_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cf64cd4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cf64f8080_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x555cf64f8220_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cf64f7d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cf64f7f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cf64cd4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cf64f8080_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f7df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cf64cd4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf64f8080_0, 0, 1;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555cf64fb870;
T_3 ;
    %wait E_0x555cf6477800;
    %load/vec4 v0x555cf64fc920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %fork t_1, S_0x555cf64fbcc0;
    %jmp t_0;
    .scope S_0x555cf64fbcc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555cf64fbec0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x555cf64fbec0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555cf64fbec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555cf64fc460, 0, 4;
    %load/vec4 v0x555cf64fbec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555cf64fbec0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x555cf64fb870;
t_0 %join;
T_3.0 ;
    %load/vec4 v0x555cf64fca10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x555cf64fcb00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x555cf64fcc70_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %load/vec4 v0x555cf64fcb00_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x555cf64fc460, 4, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555cf64fb870;
T_4 ;
Ewait_1 .event/or E_0x555cf64ddff0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555cf64fc0d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x555cf64fc0d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555cf64fc460, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x555cf64fc270_0, 0, 32;
    %load/vec4 v0x555cf64fc1b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x555cf64fc1b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555cf64fc460, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x555cf64fc330_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555cf64fb0a0;
T_5 ;
Ewait_2 .event/or E_0x555cf64dedd0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x555cf64de2f0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x555cf64fb4f0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x555cf64fb590_0;
    %load/vec4 v0x555cf64fb6a0_0;
    %add;
    %store/vec4 v0x555cf64fb410_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x555cf64fb590_0;
    %load/vec4 v0x555cf64fb6a0_0;
    %add;
    %store/vec4 v0x555cf64fb410_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555cf64de2f0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x555cf64fb410_0, 0, 32;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x555cf64fb590_0;
    %load/vec4 v0x555cf64fb6a0_0;
    %add;
    %store/vec4 v0x555cf64fb410_0, 0, 32;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x555cf64fb590_0;
    %load/vec4 v0x555cf64fb6a0_0;
    %add;
    %store/vec4 v0x555cf64fb410_0, 0, 32;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x555cf64fb590_0;
    %load/vec4 v0x555cf64fb6a0_0;
    %add;
    %store/vec4 v0x555cf64fb410_0, 0, 32;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555cf647cbd0;
T_6 ;
    %vpi_call/w 3 42 "$dumpfile", "mips_cpu_harvard_tb.vcd" {0 0 0};
    %vpi_call/w 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555cf647cbd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf6501430_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x555cf6501430_0;
    %nor/r;
    %store/vec4 v0x555cf6501430_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$fatal", 32'sb00000000000000000000000000000010, "Simulation ended in 100 clock cycles" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x555cf647cbd0;
T_7 ;
    %fork t_3, S_0x555cf64d9a90;
    %jmp t_2;
    .scope S_0x555cf64d9a90;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555cf64dde30_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x555cf64dde30_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555cf64dde30_0;
    %store/vec4a v0x555cf6501dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555cf64dde30_0;
    %store/vec4a v0x555cf6501ad0, 4, 0;
    %load/vec4 v0x555cf64dde30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555cf64dde30_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x555cf647cbd0;
t_2 %join;
    %vpi_call/w 3 66 "$display", "ROM : INIT : Loading RAM contents from %s", P_0x555cf64a0af0 {0 0 0};
    %vpi_call/w 3 67 "$readmemb", P_0x555cf64a0af0, v0x555cf6501dd0 {0 0 0};
    %vpi_call/w 3 71 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x555cf64a0ab0 {0 0 0};
    %vpi_call/w 3 72 "$readmemh", P_0x555cf64a0ab0, v0x555cf6501ad0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x555cf647cbd0;
T_8 ;
    %wait E_0x555cf6477800;
    %load/vec4 v0x555cf65017a0_0;
    %load/vec4 v0x555cf6501570_0;
    %parti/s 24, 8, 5;
    %pushi/vec4 0, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x555cf6501840_0;
    %load/vec4 v0x555cf6501570_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555cf6501ad0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555cf647cbd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf6501d30_0, 0, 1;
    %vpi_call/w 3 94 "$monitor", "[ROM] PC: %h, WordADDR: %h, Instruction: %h", v0x555cf6501950_0, v0x555cf6501e70_0, v0x555cf6501a10_0 {0 0 0};
    %wait E_0x555cf648c840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cf6501d30_0, 0, 1;
    %wait E_0x555cf648c840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cf6501d30_0, 0, 1;
    %wait E_0x555cf648c840;
    %delay 20, 0;
    %vpi_call/w 3 103 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_harvard_tb.v";
    "mips_cpu_harvard.v";
    "controlpath.v";
    "control.v";
    "ir.v";
    "pc.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
