Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Feb 28 20:40:00 2025
| Host         : DESKTOP-C5JARVU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          36          
TIMING-18  Warning   Missing input or output delay  103         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (85)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (85)
-------------------------------
 There are 85 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.479    -1047.980                     36                   36        0.712        0.000                      0                   36        4.500        0.000                       0                    81  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock             -29.479    -1047.980                     36                   36        0.712        0.000                      0                   36        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           36  Failing Endpoints,  Worst Slack      -29.479ns,  Total Violation    -1047.980ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.479ns  (required time - arrival time)
  Source:                 d_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        38.875ns  (logic 25.661ns (66.009%)  route 13.214ns (33.991%))
  Logic Levels:           106  (CARRY4=88 LUT2=1 LUT3=16 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.576    clk_IBUF_BUFG
    SLICE_X17Y0          FDRE                                         r  d_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456     5.032 r  d_r_reg[0]/Q
                         net (fo=5, routed)           0.467     5.499    d_r[0]
    SLICE_X16Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.623 r  out[17]_i_386/O
                         net (fo=1, routed)           0.000     5.623    out[17]_i_386_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.155 r  out_reg[17]_i_289/CO[3]
                         net (fo=1, routed)           0.000     6.155    out_reg[17]_i_289_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  out_reg[17]_i_200/CO[3]
                         net (fo=1, routed)           0.000     6.269    out_reg[17]_i_200_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  out_reg[17]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.383    out_reg[17]_i_109_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  out_reg[17]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.497    out_reg[17]_i_45_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.654 r  out_reg[17]_i_44/CO[1]
                         net (fo=21, routed)          0.825     7.480    out2[16]
    SLICE_X17Y1          LUT3 (Prop_lut3_I0_O)        0.329     7.809 r  out[17]_i_292/O
                         net (fo=1, routed)           0.000     7.809    out[17]_i_292_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.359 r  out_reg[17]_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.359    out_reg[17]_i_199_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  out_reg[17]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.473    out_reg[17]_i_108_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  out_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.587    out_reg[17]_i_43_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.815 r  out_reg[17]_i_10/CO[2]
                         net (fo=22, routed)          0.695     9.509    out2[15]
    SLICE_X18Y0          LUT3 (Prop_lut3_I0_O)        0.313     9.822 r  out[17]_i_389/O
                         net (fo=1, routed)           0.000     9.822    out[17]_i_389_n_0
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.355 r  out_reg[17]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.355    out_reg[17]_i_302_n_0
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  out_reg[17]_i_213/CO[3]
                         net (fo=1, routed)           0.000    10.472    out_reg[17]_i_213_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.589 r  out_reg[17]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.589    out_reg[17]_i_124_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.706 r  out_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.706    out_reg[17]_i_49_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.935 r  out_reg[17]_i_11/CO[2]
                         net (fo=22, routed)          0.826    11.762    out2[14]
    SLICE_X19Y0          LUT3 (Prop_lut3_I0_O)        0.310    12.072 r  out[17]_i_390/O
                         net (fo=1, routed)           0.000    12.072    out[17]_i_390_n_0
    SLICE_X19Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.473 r  out_reg[17]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.473    out_reg[17]_i_307_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.587 r  out_reg[17]_i_218/CO[3]
                         net (fo=1, routed)           0.000    12.587    out_reg[17]_i_218_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.701 r  out_reg[17]_i_129/CO[3]
                         net (fo=1, routed)           0.000    12.701    out_reg[17]_i_129_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.815 r  out_reg[17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.815    out_reg[17]_i_53_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.043 r  out_reg[17]_i_12/CO[2]
                         net (fo=22, routed)          0.714    13.757    out2[13]
    SLICE_X20Y0          LUT3 (Prop_lut3_I0_O)        0.313    14.070 r  out[17]_i_395/O
                         net (fo=1, routed)           0.000    14.070    out[17]_i_395_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.620 r  out_reg[17]_i_312/CO[3]
                         net (fo=1, routed)           0.000    14.620    out_reg[17]_i_312_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.734 r  out_reg[17]_i_223/CO[3]
                         net (fo=1, routed)           0.000    14.734    out_reg[17]_i_223_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.848 r  out_reg[17]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.848    out_reg[17]_i_134_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.962 r  out_reg[17]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.962    out_reg[17]_i_57_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.190 r  out_reg[17]_i_13/CO[2]
                         net (fo=22, routed)          0.694    15.884    out2[12]
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.197 r  out[17]_i_432/O
                         net (fo=1, routed)           0.000    16.197    out[17]_i_432_n_0
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.730 r  out_reg[17]_i_368/CO[3]
                         net (fo=1, routed)           0.000    16.730    out_reg[17]_i_368_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.847 r  out_reg[17]_i_279/CO[3]
                         net (fo=1, routed)           0.000    16.847    out_reg[17]_i_279_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.964 r  out_reg[17]_i_185/CO[3]
                         net (fo=1, routed)           0.000    16.964    out_reg[17]_i_185_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.081 r  out_reg[17]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.081    out_reg[17]_i_93_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.310 r  out_reg[17]_i_35/CO[2]
                         net (fo=22, routed)          0.557    17.868    out2[11]
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.310    18.178 r  out[17]_i_429/O
                         net (fo=1, routed)           0.000    18.178    out[17]_i_429_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.728 r  out_reg[17]_i_363/CO[3]
                         net (fo=1, routed)           0.000    18.728    out_reg[17]_i_363_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  out_reg[17]_i_270/CO[3]
                         net (fo=1, routed)           0.000    18.842    out_reg[17]_i_270_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  out_reg[17]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.956    out_reg[17]_i_190_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  out_reg[17]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.070    out_reg[17]_i_97_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.298 r  out_reg[17]_i_36/CO[2]
                         net (fo=22, routed)          0.771    20.069    out2[10]
    SLICE_X24Y4          LUT3 (Prop_lut3_I0_O)        0.313    20.382 r  out[17]_i_426/O
                         net (fo=1, routed)           0.000    20.382    out[17]_i_426_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.932 r  out_reg[17]_i_358/CO[3]
                         net (fo=1, routed)           0.000    20.932    out_reg[17]_i_358_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  out_reg[17]_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.046    out_reg[17]_i_265_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.160 r  out_reg[17]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.160    out_reg[17]_i_171_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.274 r  out_reg[17]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.274    out_reg[17]_i_101_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.502 r  out_reg[17]_i_37/CO[2]
                         net (fo=22, routed)          0.777    22.279    out2[9]
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.592 r  out[17]_i_423/O
                         net (fo=1, routed)           0.000    22.592    out[17]_i_423_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.125 r  out_reg[17]_i_353/CO[3]
                         net (fo=1, routed)           0.000    23.125    out_reg[17]_i_353_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  out_reg[17]_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.242    out_reg[17]_i_260_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.359 r  out_reg[17]_i_166/CO[3]
                         net (fo=1, routed)           0.000    23.359    out_reg[17]_i_166_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.476 r  out_reg[17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.476    out_reg[17]_i_78_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.705 r  out_reg[17]_i_38/CO[2]
                         net (fo=22, routed)          0.820    24.525    out2[8]
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310    24.835 r  out[17]_i_410/O
                         net (fo=1, routed)           0.000    24.835    out[17]_i_410_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.385 r  out_reg[17]_i_333/CO[3]
                         net (fo=1, routed)           0.000    25.385    out_reg[17]_i_333_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.499 r  out_reg[17]_i_259/CO[3]
                         net (fo=1, routed)           0.000    25.499    out_reg[17]_i_259_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.613 r  out_reg[17]_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.613    out_reg[17]_i_165_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.727 r  out_reg[17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.727    out_reg[17]_i_77_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.955 r  out_reg[17]_i_27/CO[2]
                         net (fo=22, routed)          0.524    26.479    out2[7]
    SLICE_X20Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.792 r  out[17]_i_407/O
                         net (fo=1, routed)           0.000    26.792    out[17]_i_407_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.342 r  out_reg[17]_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.342    out_reg[17]_i_328_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.456 r  out_reg[17]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.456    out_reg[17]_i_239_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.570 r  out_reg[17]_i_176/CO[3]
                         net (fo=1, routed)           0.000    27.570    out_reg[17]_i_176_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.684 r  out_reg[17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.684    out_reg[17]_i_82_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.912 r  out_reg[17]_i_28/CO[2]
                         net (fo=22, routed)          0.545    28.457    out2[6]
    SLICE_X19Y13         LUT3 (Prop_lut3_I0_O)        0.313    28.770 r  out[17]_i_404/O
                         net (fo=1, routed)           0.000    28.770    out[17]_i_404_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.320 r  out_reg[17]_i_323/CO[3]
                         net (fo=1, routed)           0.000    29.320    out_reg[17]_i_323_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.434 r  out_reg[17]_i_234/CO[3]
                         net (fo=1, routed)           0.000    29.434    out_reg[17]_i_234_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.548 r  out_reg[17]_i_145/CO[3]
                         net (fo=1, routed)           0.000    29.548    out_reg[17]_i_145_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  out_reg[17]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.662    out_reg[17]_i_86_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.890 r  out_reg[17]_i_29/CO[2]
                         net (fo=22, routed)          0.479    30.369    out2[5]
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.313    30.682 r  out[17]_i_401/O
                         net (fo=1, routed)           0.000    30.682    out[17]_i_401_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.232 r  out_reg[17]_i_318/CO[3]
                         net (fo=1, routed)           0.000    31.232    out_reg[17]_i_318_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.346 r  out_reg[17]_i_229/CO[3]
                         net (fo=1, routed)           0.000    31.346    out_reg[17]_i_229_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.460 r  out_reg[17]_i_140/CO[3]
                         net (fo=1, routed)           0.000    31.460    out_reg[17]_i_140_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.574 r  out_reg[17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    31.574    out_reg[17]_i_62_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.802 r  out_reg[17]_i_30/CO[2]
                         net (fo=22, routed)          0.515    32.317    out2[4]
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.313    32.630 r  out[17]_i_398/O
                         net (fo=1, routed)           0.000    32.630    out[17]_i_398_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.180 r  out_reg[17]_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.180    out_reg[17]_i_317_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.294 r  out_reg[17]_i_228/CO[3]
                         net (fo=1, routed)           0.000    33.294    out_reg[17]_i_228_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.408 r  out_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    33.408    out_reg[17]_i_139_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.522 r  out_reg[17]_i_61/CO[3]
                         net (fo=1, routed)           0.009    33.531    out_reg[17]_i_61_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.759 r  out_reg[17]_i_19/CO[2]
                         net (fo=22, routed)          0.694    34.453    out2[3]
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.313    34.766 r  out[17]_i_342/O
                         net (fo=1, routed)           0.000    34.766    out[17]_i_342_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.298 r  out_reg[17]_i_244/CO[3]
                         net (fo=1, routed)           0.000    35.298    out_reg[17]_i_244_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.412 r  out_reg[17]_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.412    out_reg[17]_i_150_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.526 r  out_reg[17]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.526    out_reg[17]_i_66_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.754 r  out_reg[17]_i_20/CO[2]
                         net (fo=22, routed)          0.489    36.243    out2[2]
    SLICE_X19Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.556 r  out[17]_i_416/O
                         net (fo=1, routed)           0.000    36.556    out[17]_i_416_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.106 r  out_reg[17]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.106    out_reg[17]_i_343_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.220 r  out_reg[17]_i_249/CO[3]
                         net (fo=1, routed)           0.000    37.220    out_reg[17]_i_249_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  out_reg[17]_i_155/CO[3]
                         net (fo=1, routed)           0.000    37.333    out_reg[17]_i_155_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.447 r  out_reg[17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.447    out_reg[17]_i_70_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.675 r  out_reg[17]_i_21/CO[2]
                         net (fo=22, routed)          0.654    38.330    out2[1]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.313    38.643 r  out[17]_i_420/O
                         net (fo=1, routed)           0.000    38.643    out[17]_i_420_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.175 r  out_reg[17]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.175    out_reg[17]_i_348_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.289 r  out_reg[17]_i_254/CO[3]
                         net (fo=1, routed)           0.000    39.289    out_reg[17]_i_254_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.403 r  out_reg[17]_i_160/CO[3]
                         net (fo=1, routed)           0.000    39.403    out_reg[17]_i_160_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.517 r  out_reg[17]_i_74/CO[3]
                         net (fo=1, routed)           0.000    39.517    out_reg[17]_i_74_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.674 r  out_reg[17]_i_22/CO[1]
                         net (fo=2, routed)           0.628    40.302    out2[0]
    SLICE_X22Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.755    41.057 r  out_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.057    out_reg[17]_i_7_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.174 r  out_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.174    out_reg[17]_i_8_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.291 r  out_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.291    out_reg[17]_i_9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.408 r  out_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.408    out_reg[17]_i_3_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.627 r  out_reg[17]_i_4/O[0]
                         net (fo=1, routed)           1.149    42.776    out1__0[16]
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.295    43.071 r  out[17]_i_1/O
                         net (fo=18, routed)          0.380    43.451    out[17]_i_1_n_0
    SLICE_X18Y36         FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.438    14.209    clk_IBUF_BUFG
    SLICE_X18Y36         FDRE                                         r  out_reg[0]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.495    
    SLICE_X18Y36         FDRE (Setup_fdre_C_R)       -0.524    13.971    out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                         -43.451    
  -------------------------------------------------------------------
                         slack                                -29.479    

Slack (VIOLATED) :        -29.479ns  (required time - arrival time)
  Source:                 d_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        38.875ns  (logic 25.661ns (66.009%)  route 13.214ns (33.991%))
  Logic Levels:           106  (CARRY4=88 LUT2=1 LUT3=16 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.576    clk_IBUF_BUFG
    SLICE_X17Y0          FDRE                                         r  d_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456     5.032 r  d_r_reg[0]/Q
                         net (fo=5, routed)           0.467     5.499    d_r[0]
    SLICE_X16Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.623 r  out[17]_i_386/O
                         net (fo=1, routed)           0.000     5.623    out[17]_i_386_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.155 r  out_reg[17]_i_289/CO[3]
                         net (fo=1, routed)           0.000     6.155    out_reg[17]_i_289_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  out_reg[17]_i_200/CO[3]
                         net (fo=1, routed)           0.000     6.269    out_reg[17]_i_200_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  out_reg[17]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.383    out_reg[17]_i_109_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  out_reg[17]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.497    out_reg[17]_i_45_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.654 r  out_reg[17]_i_44/CO[1]
                         net (fo=21, routed)          0.825     7.480    out2[16]
    SLICE_X17Y1          LUT3 (Prop_lut3_I0_O)        0.329     7.809 r  out[17]_i_292/O
                         net (fo=1, routed)           0.000     7.809    out[17]_i_292_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.359 r  out_reg[17]_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.359    out_reg[17]_i_199_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  out_reg[17]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.473    out_reg[17]_i_108_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  out_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.587    out_reg[17]_i_43_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.815 r  out_reg[17]_i_10/CO[2]
                         net (fo=22, routed)          0.695     9.509    out2[15]
    SLICE_X18Y0          LUT3 (Prop_lut3_I0_O)        0.313     9.822 r  out[17]_i_389/O
                         net (fo=1, routed)           0.000     9.822    out[17]_i_389_n_0
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.355 r  out_reg[17]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.355    out_reg[17]_i_302_n_0
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  out_reg[17]_i_213/CO[3]
                         net (fo=1, routed)           0.000    10.472    out_reg[17]_i_213_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.589 r  out_reg[17]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.589    out_reg[17]_i_124_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.706 r  out_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.706    out_reg[17]_i_49_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.935 r  out_reg[17]_i_11/CO[2]
                         net (fo=22, routed)          0.826    11.762    out2[14]
    SLICE_X19Y0          LUT3 (Prop_lut3_I0_O)        0.310    12.072 r  out[17]_i_390/O
                         net (fo=1, routed)           0.000    12.072    out[17]_i_390_n_0
    SLICE_X19Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.473 r  out_reg[17]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.473    out_reg[17]_i_307_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.587 r  out_reg[17]_i_218/CO[3]
                         net (fo=1, routed)           0.000    12.587    out_reg[17]_i_218_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.701 r  out_reg[17]_i_129/CO[3]
                         net (fo=1, routed)           0.000    12.701    out_reg[17]_i_129_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.815 r  out_reg[17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.815    out_reg[17]_i_53_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.043 r  out_reg[17]_i_12/CO[2]
                         net (fo=22, routed)          0.714    13.757    out2[13]
    SLICE_X20Y0          LUT3 (Prop_lut3_I0_O)        0.313    14.070 r  out[17]_i_395/O
                         net (fo=1, routed)           0.000    14.070    out[17]_i_395_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.620 r  out_reg[17]_i_312/CO[3]
                         net (fo=1, routed)           0.000    14.620    out_reg[17]_i_312_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.734 r  out_reg[17]_i_223/CO[3]
                         net (fo=1, routed)           0.000    14.734    out_reg[17]_i_223_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.848 r  out_reg[17]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.848    out_reg[17]_i_134_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.962 r  out_reg[17]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.962    out_reg[17]_i_57_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.190 r  out_reg[17]_i_13/CO[2]
                         net (fo=22, routed)          0.694    15.884    out2[12]
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.197 r  out[17]_i_432/O
                         net (fo=1, routed)           0.000    16.197    out[17]_i_432_n_0
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.730 r  out_reg[17]_i_368/CO[3]
                         net (fo=1, routed)           0.000    16.730    out_reg[17]_i_368_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.847 r  out_reg[17]_i_279/CO[3]
                         net (fo=1, routed)           0.000    16.847    out_reg[17]_i_279_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.964 r  out_reg[17]_i_185/CO[3]
                         net (fo=1, routed)           0.000    16.964    out_reg[17]_i_185_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.081 r  out_reg[17]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.081    out_reg[17]_i_93_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.310 r  out_reg[17]_i_35/CO[2]
                         net (fo=22, routed)          0.557    17.868    out2[11]
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.310    18.178 r  out[17]_i_429/O
                         net (fo=1, routed)           0.000    18.178    out[17]_i_429_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.728 r  out_reg[17]_i_363/CO[3]
                         net (fo=1, routed)           0.000    18.728    out_reg[17]_i_363_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  out_reg[17]_i_270/CO[3]
                         net (fo=1, routed)           0.000    18.842    out_reg[17]_i_270_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  out_reg[17]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.956    out_reg[17]_i_190_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  out_reg[17]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.070    out_reg[17]_i_97_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.298 r  out_reg[17]_i_36/CO[2]
                         net (fo=22, routed)          0.771    20.069    out2[10]
    SLICE_X24Y4          LUT3 (Prop_lut3_I0_O)        0.313    20.382 r  out[17]_i_426/O
                         net (fo=1, routed)           0.000    20.382    out[17]_i_426_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.932 r  out_reg[17]_i_358/CO[3]
                         net (fo=1, routed)           0.000    20.932    out_reg[17]_i_358_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  out_reg[17]_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.046    out_reg[17]_i_265_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.160 r  out_reg[17]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.160    out_reg[17]_i_171_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.274 r  out_reg[17]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.274    out_reg[17]_i_101_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.502 r  out_reg[17]_i_37/CO[2]
                         net (fo=22, routed)          0.777    22.279    out2[9]
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.592 r  out[17]_i_423/O
                         net (fo=1, routed)           0.000    22.592    out[17]_i_423_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.125 r  out_reg[17]_i_353/CO[3]
                         net (fo=1, routed)           0.000    23.125    out_reg[17]_i_353_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  out_reg[17]_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.242    out_reg[17]_i_260_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.359 r  out_reg[17]_i_166/CO[3]
                         net (fo=1, routed)           0.000    23.359    out_reg[17]_i_166_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.476 r  out_reg[17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.476    out_reg[17]_i_78_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.705 r  out_reg[17]_i_38/CO[2]
                         net (fo=22, routed)          0.820    24.525    out2[8]
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310    24.835 r  out[17]_i_410/O
                         net (fo=1, routed)           0.000    24.835    out[17]_i_410_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.385 r  out_reg[17]_i_333/CO[3]
                         net (fo=1, routed)           0.000    25.385    out_reg[17]_i_333_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.499 r  out_reg[17]_i_259/CO[3]
                         net (fo=1, routed)           0.000    25.499    out_reg[17]_i_259_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.613 r  out_reg[17]_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.613    out_reg[17]_i_165_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.727 r  out_reg[17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.727    out_reg[17]_i_77_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.955 r  out_reg[17]_i_27/CO[2]
                         net (fo=22, routed)          0.524    26.479    out2[7]
    SLICE_X20Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.792 r  out[17]_i_407/O
                         net (fo=1, routed)           0.000    26.792    out[17]_i_407_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.342 r  out_reg[17]_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.342    out_reg[17]_i_328_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.456 r  out_reg[17]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.456    out_reg[17]_i_239_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.570 r  out_reg[17]_i_176/CO[3]
                         net (fo=1, routed)           0.000    27.570    out_reg[17]_i_176_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.684 r  out_reg[17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.684    out_reg[17]_i_82_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.912 r  out_reg[17]_i_28/CO[2]
                         net (fo=22, routed)          0.545    28.457    out2[6]
    SLICE_X19Y13         LUT3 (Prop_lut3_I0_O)        0.313    28.770 r  out[17]_i_404/O
                         net (fo=1, routed)           0.000    28.770    out[17]_i_404_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.320 r  out_reg[17]_i_323/CO[3]
                         net (fo=1, routed)           0.000    29.320    out_reg[17]_i_323_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.434 r  out_reg[17]_i_234/CO[3]
                         net (fo=1, routed)           0.000    29.434    out_reg[17]_i_234_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.548 r  out_reg[17]_i_145/CO[3]
                         net (fo=1, routed)           0.000    29.548    out_reg[17]_i_145_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  out_reg[17]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.662    out_reg[17]_i_86_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.890 r  out_reg[17]_i_29/CO[2]
                         net (fo=22, routed)          0.479    30.369    out2[5]
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.313    30.682 r  out[17]_i_401/O
                         net (fo=1, routed)           0.000    30.682    out[17]_i_401_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.232 r  out_reg[17]_i_318/CO[3]
                         net (fo=1, routed)           0.000    31.232    out_reg[17]_i_318_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.346 r  out_reg[17]_i_229/CO[3]
                         net (fo=1, routed)           0.000    31.346    out_reg[17]_i_229_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.460 r  out_reg[17]_i_140/CO[3]
                         net (fo=1, routed)           0.000    31.460    out_reg[17]_i_140_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.574 r  out_reg[17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    31.574    out_reg[17]_i_62_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.802 r  out_reg[17]_i_30/CO[2]
                         net (fo=22, routed)          0.515    32.317    out2[4]
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.313    32.630 r  out[17]_i_398/O
                         net (fo=1, routed)           0.000    32.630    out[17]_i_398_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.180 r  out_reg[17]_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.180    out_reg[17]_i_317_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.294 r  out_reg[17]_i_228/CO[3]
                         net (fo=1, routed)           0.000    33.294    out_reg[17]_i_228_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.408 r  out_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    33.408    out_reg[17]_i_139_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.522 r  out_reg[17]_i_61/CO[3]
                         net (fo=1, routed)           0.009    33.531    out_reg[17]_i_61_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.759 r  out_reg[17]_i_19/CO[2]
                         net (fo=22, routed)          0.694    34.453    out2[3]
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.313    34.766 r  out[17]_i_342/O
                         net (fo=1, routed)           0.000    34.766    out[17]_i_342_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.298 r  out_reg[17]_i_244/CO[3]
                         net (fo=1, routed)           0.000    35.298    out_reg[17]_i_244_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.412 r  out_reg[17]_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.412    out_reg[17]_i_150_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.526 r  out_reg[17]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.526    out_reg[17]_i_66_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.754 r  out_reg[17]_i_20/CO[2]
                         net (fo=22, routed)          0.489    36.243    out2[2]
    SLICE_X19Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.556 r  out[17]_i_416/O
                         net (fo=1, routed)           0.000    36.556    out[17]_i_416_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.106 r  out_reg[17]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.106    out_reg[17]_i_343_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.220 r  out_reg[17]_i_249/CO[3]
                         net (fo=1, routed)           0.000    37.220    out_reg[17]_i_249_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  out_reg[17]_i_155/CO[3]
                         net (fo=1, routed)           0.000    37.333    out_reg[17]_i_155_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.447 r  out_reg[17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.447    out_reg[17]_i_70_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.675 r  out_reg[17]_i_21/CO[2]
                         net (fo=22, routed)          0.654    38.330    out2[1]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.313    38.643 r  out[17]_i_420/O
                         net (fo=1, routed)           0.000    38.643    out[17]_i_420_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.175 r  out_reg[17]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.175    out_reg[17]_i_348_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.289 r  out_reg[17]_i_254/CO[3]
                         net (fo=1, routed)           0.000    39.289    out_reg[17]_i_254_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.403 r  out_reg[17]_i_160/CO[3]
                         net (fo=1, routed)           0.000    39.403    out_reg[17]_i_160_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.517 r  out_reg[17]_i_74/CO[3]
                         net (fo=1, routed)           0.000    39.517    out_reg[17]_i_74_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.674 r  out_reg[17]_i_22/CO[1]
                         net (fo=2, routed)           0.628    40.302    out2[0]
    SLICE_X22Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.755    41.057 r  out_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.057    out_reg[17]_i_7_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.174 r  out_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.174    out_reg[17]_i_8_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.291 r  out_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.291    out_reg[17]_i_9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.408 r  out_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.408    out_reg[17]_i_3_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.627 r  out_reg[17]_i_4/O[0]
                         net (fo=1, routed)           1.149    42.776    out1__0[16]
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.295    43.071 r  out[17]_i_1/O
                         net (fo=18, routed)          0.380    43.451    out[17]_i_1_n_0
    SLICE_X18Y36         FDRE                                         r  out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.438    14.209    clk_IBUF_BUFG
    SLICE_X18Y36         FDRE                                         r  out_reg[9]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.495    
    SLICE_X18Y36         FDRE (Setup_fdre_C_R)       -0.524    13.971    out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                         -43.451    
  -------------------------------------------------------------------
                         slack                                -29.479    

Slack (VIOLATED) :        -29.384ns  (required time - arrival time)
  Source:                 d_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        38.875ns  (logic 25.661ns (66.009%)  route 13.214ns (33.991%))
  Logic Levels:           106  (CARRY4=88 LUT2=1 LUT3=16 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.576    clk_IBUF_BUFG
    SLICE_X17Y0          FDRE                                         r  d_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456     5.032 r  d_r_reg[0]/Q
                         net (fo=5, routed)           0.467     5.499    d_r[0]
    SLICE_X16Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.623 r  out[17]_i_386/O
                         net (fo=1, routed)           0.000     5.623    out[17]_i_386_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.155 r  out_reg[17]_i_289/CO[3]
                         net (fo=1, routed)           0.000     6.155    out_reg[17]_i_289_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  out_reg[17]_i_200/CO[3]
                         net (fo=1, routed)           0.000     6.269    out_reg[17]_i_200_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  out_reg[17]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.383    out_reg[17]_i_109_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  out_reg[17]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.497    out_reg[17]_i_45_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.654 r  out_reg[17]_i_44/CO[1]
                         net (fo=21, routed)          0.825     7.480    out2[16]
    SLICE_X17Y1          LUT3 (Prop_lut3_I0_O)        0.329     7.809 r  out[17]_i_292/O
                         net (fo=1, routed)           0.000     7.809    out[17]_i_292_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.359 r  out_reg[17]_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.359    out_reg[17]_i_199_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  out_reg[17]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.473    out_reg[17]_i_108_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  out_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.587    out_reg[17]_i_43_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.815 r  out_reg[17]_i_10/CO[2]
                         net (fo=22, routed)          0.695     9.509    out2[15]
    SLICE_X18Y0          LUT3 (Prop_lut3_I0_O)        0.313     9.822 r  out[17]_i_389/O
                         net (fo=1, routed)           0.000     9.822    out[17]_i_389_n_0
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.355 r  out_reg[17]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.355    out_reg[17]_i_302_n_0
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  out_reg[17]_i_213/CO[3]
                         net (fo=1, routed)           0.000    10.472    out_reg[17]_i_213_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.589 r  out_reg[17]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.589    out_reg[17]_i_124_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.706 r  out_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.706    out_reg[17]_i_49_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.935 r  out_reg[17]_i_11/CO[2]
                         net (fo=22, routed)          0.826    11.762    out2[14]
    SLICE_X19Y0          LUT3 (Prop_lut3_I0_O)        0.310    12.072 r  out[17]_i_390/O
                         net (fo=1, routed)           0.000    12.072    out[17]_i_390_n_0
    SLICE_X19Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.473 r  out_reg[17]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.473    out_reg[17]_i_307_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.587 r  out_reg[17]_i_218/CO[3]
                         net (fo=1, routed)           0.000    12.587    out_reg[17]_i_218_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.701 r  out_reg[17]_i_129/CO[3]
                         net (fo=1, routed)           0.000    12.701    out_reg[17]_i_129_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.815 r  out_reg[17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.815    out_reg[17]_i_53_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.043 r  out_reg[17]_i_12/CO[2]
                         net (fo=22, routed)          0.714    13.757    out2[13]
    SLICE_X20Y0          LUT3 (Prop_lut3_I0_O)        0.313    14.070 r  out[17]_i_395/O
                         net (fo=1, routed)           0.000    14.070    out[17]_i_395_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.620 r  out_reg[17]_i_312/CO[3]
                         net (fo=1, routed)           0.000    14.620    out_reg[17]_i_312_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.734 r  out_reg[17]_i_223/CO[3]
                         net (fo=1, routed)           0.000    14.734    out_reg[17]_i_223_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.848 r  out_reg[17]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.848    out_reg[17]_i_134_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.962 r  out_reg[17]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.962    out_reg[17]_i_57_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.190 r  out_reg[17]_i_13/CO[2]
                         net (fo=22, routed)          0.694    15.884    out2[12]
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.197 r  out[17]_i_432/O
                         net (fo=1, routed)           0.000    16.197    out[17]_i_432_n_0
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.730 r  out_reg[17]_i_368/CO[3]
                         net (fo=1, routed)           0.000    16.730    out_reg[17]_i_368_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.847 r  out_reg[17]_i_279/CO[3]
                         net (fo=1, routed)           0.000    16.847    out_reg[17]_i_279_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.964 r  out_reg[17]_i_185/CO[3]
                         net (fo=1, routed)           0.000    16.964    out_reg[17]_i_185_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.081 r  out_reg[17]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.081    out_reg[17]_i_93_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.310 r  out_reg[17]_i_35/CO[2]
                         net (fo=22, routed)          0.557    17.868    out2[11]
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.310    18.178 r  out[17]_i_429/O
                         net (fo=1, routed)           0.000    18.178    out[17]_i_429_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.728 r  out_reg[17]_i_363/CO[3]
                         net (fo=1, routed)           0.000    18.728    out_reg[17]_i_363_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  out_reg[17]_i_270/CO[3]
                         net (fo=1, routed)           0.000    18.842    out_reg[17]_i_270_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  out_reg[17]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.956    out_reg[17]_i_190_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  out_reg[17]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.070    out_reg[17]_i_97_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.298 r  out_reg[17]_i_36/CO[2]
                         net (fo=22, routed)          0.771    20.069    out2[10]
    SLICE_X24Y4          LUT3 (Prop_lut3_I0_O)        0.313    20.382 r  out[17]_i_426/O
                         net (fo=1, routed)           0.000    20.382    out[17]_i_426_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.932 r  out_reg[17]_i_358/CO[3]
                         net (fo=1, routed)           0.000    20.932    out_reg[17]_i_358_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  out_reg[17]_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.046    out_reg[17]_i_265_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.160 r  out_reg[17]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.160    out_reg[17]_i_171_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.274 r  out_reg[17]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.274    out_reg[17]_i_101_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.502 r  out_reg[17]_i_37/CO[2]
                         net (fo=22, routed)          0.777    22.279    out2[9]
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.592 r  out[17]_i_423/O
                         net (fo=1, routed)           0.000    22.592    out[17]_i_423_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.125 r  out_reg[17]_i_353/CO[3]
                         net (fo=1, routed)           0.000    23.125    out_reg[17]_i_353_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  out_reg[17]_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.242    out_reg[17]_i_260_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.359 r  out_reg[17]_i_166/CO[3]
                         net (fo=1, routed)           0.000    23.359    out_reg[17]_i_166_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.476 r  out_reg[17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.476    out_reg[17]_i_78_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.705 r  out_reg[17]_i_38/CO[2]
                         net (fo=22, routed)          0.820    24.525    out2[8]
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310    24.835 r  out[17]_i_410/O
                         net (fo=1, routed)           0.000    24.835    out[17]_i_410_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.385 r  out_reg[17]_i_333/CO[3]
                         net (fo=1, routed)           0.000    25.385    out_reg[17]_i_333_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.499 r  out_reg[17]_i_259/CO[3]
                         net (fo=1, routed)           0.000    25.499    out_reg[17]_i_259_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.613 r  out_reg[17]_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.613    out_reg[17]_i_165_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.727 r  out_reg[17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.727    out_reg[17]_i_77_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.955 r  out_reg[17]_i_27/CO[2]
                         net (fo=22, routed)          0.524    26.479    out2[7]
    SLICE_X20Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.792 r  out[17]_i_407/O
                         net (fo=1, routed)           0.000    26.792    out[17]_i_407_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.342 r  out_reg[17]_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.342    out_reg[17]_i_328_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.456 r  out_reg[17]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.456    out_reg[17]_i_239_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.570 r  out_reg[17]_i_176/CO[3]
                         net (fo=1, routed)           0.000    27.570    out_reg[17]_i_176_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.684 r  out_reg[17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.684    out_reg[17]_i_82_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.912 r  out_reg[17]_i_28/CO[2]
                         net (fo=22, routed)          0.545    28.457    out2[6]
    SLICE_X19Y13         LUT3 (Prop_lut3_I0_O)        0.313    28.770 r  out[17]_i_404/O
                         net (fo=1, routed)           0.000    28.770    out[17]_i_404_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.320 r  out_reg[17]_i_323/CO[3]
                         net (fo=1, routed)           0.000    29.320    out_reg[17]_i_323_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.434 r  out_reg[17]_i_234/CO[3]
                         net (fo=1, routed)           0.000    29.434    out_reg[17]_i_234_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.548 r  out_reg[17]_i_145/CO[3]
                         net (fo=1, routed)           0.000    29.548    out_reg[17]_i_145_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  out_reg[17]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.662    out_reg[17]_i_86_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.890 r  out_reg[17]_i_29/CO[2]
                         net (fo=22, routed)          0.479    30.369    out2[5]
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.313    30.682 r  out[17]_i_401/O
                         net (fo=1, routed)           0.000    30.682    out[17]_i_401_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.232 r  out_reg[17]_i_318/CO[3]
                         net (fo=1, routed)           0.000    31.232    out_reg[17]_i_318_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.346 r  out_reg[17]_i_229/CO[3]
                         net (fo=1, routed)           0.000    31.346    out_reg[17]_i_229_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.460 r  out_reg[17]_i_140/CO[3]
                         net (fo=1, routed)           0.000    31.460    out_reg[17]_i_140_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.574 r  out_reg[17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    31.574    out_reg[17]_i_62_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.802 r  out_reg[17]_i_30/CO[2]
                         net (fo=22, routed)          0.515    32.317    out2[4]
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.313    32.630 r  out[17]_i_398/O
                         net (fo=1, routed)           0.000    32.630    out[17]_i_398_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.180 r  out_reg[17]_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.180    out_reg[17]_i_317_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.294 r  out_reg[17]_i_228/CO[3]
                         net (fo=1, routed)           0.000    33.294    out_reg[17]_i_228_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.408 r  out_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    33.408    out_reg[17]_i_139_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.522 r  out_reg[17]_i_61/CO[3]
                         net (fo=1, routed)           0.009    33.531    out_reg[17]_i_61_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.759 r  out_reg[17]_i_19/CO[2]
                         net (fo=22, routed)          0.694    34.453    out2[3]
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.313    34.766 r  out[17]_i_342/O
                         net (fo=1, routed)           0.000    34.766    out[17]_i_342_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.298 r  out_reg[17]_i_244/CO[3]
                         net (fo=1, routed)           0.000    35.298    out_reg[17]_i_244_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.412 r  out_reg[17]_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.412    out_reg[17]_i_150_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.526 r  out_reg[17]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.526    out_reg[17]_i_66_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.754 r  out_reg[17]_i_20/CO[2]
                         net (fo=22, routed)          0.489    36.243    out2[2]
    SLICE_X19Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.556 r  out[17]_i_416/O
                         net (fo=1, routed)           0.000    36.556    out[17]_i_416_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.106 r  out_reg[17]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.106    out_reg[17]_i_343_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.220 r  out_reg[17]_i_249/CO[3]
                         net (fo=1, routed)           0.000    37.220    out_reg[17]_i_249_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  out_reg[17]_i_155/CO[3]
                         net (fo=1, routed)           0.000    37.333    out_reg[17]_i_155_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.447 r  out_reg[17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.447    out_reg[17]_i_70_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.675 r  out_reg[17]_i_21/CO[2]
                         net (fo=22, routed)          0.654    38.330    out2[1]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.313    38.643 r  out[17]_i_420/O
                         net (fo=1, routed)           0.000    38.643    out[17]_i_420_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.175 r  out_reg[17]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.175    out_reg[17]_i_348_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.289 r  out_reg[17]_i_254/CO[3]
                         net (fo=1, routed)           0.000    39.289    out_reg[17]_i_254_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.403 r  out_reg[17]_i_160/CO[3]
                         net (fo=1, routed)           0.000    39.403    out_reg[17]_i_160_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.517 r  out_reg[17]_i_74/CO[3]
                         net (fo=1, routed)           0.000    39.517    out_reg[17]_i_74_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.674 r  out_reg[17]_i_22/CO[1]
                         net (fo=2, routed)           0.628    40.302    out2[0]
    SLICE_X22Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.755    41.057 r  out_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.057    out_reg[17]_i_7_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.174 r  out_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.174    out_reg[17]_i_8_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.291 r  out_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.291    out_reg[17]_i_9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.408 r  out_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.408    out_reg[17]_i_3_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.627 r  out_reg[17]_i_4/O[0]
                         net (fo=1, routed)           1.149    42.776    out1__0[16]
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.295    43.071 r  out[17]_i_1/O
                         net (fo=18, routed)          0.380    43.451    out[17]_i_1_n_0
    SLICE_X19Y36         FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.438    14.209    clk_IBUF_BUFG
    SLICE_X19Y36         FDRE                                         r  out_reg[1]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.495    
    SLICE_X19Y36         FDRE (Setup_fdre_C_R)       -0.429    14.066    out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -43.451    
  -------------------------------------------------------------------
                         slack                                -29.384    

Slack (VIOLATED) :        -29.384ns  (required time - arrival time)
  Source:                 d_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        38.875ns  (logic 25.661ns (66.009%)  route 13.214ns (33.991%))
  Logic Levels:           106  (CARRY4=88 LUT2=1 LUT3=16 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.576    clk_IBUF_BUFG
    SLICE_X17Y0          FDRE                                         r  d_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456     5.032 r  d_r_reg[0]/Q
                         net (fo=5, routed)           0.467     5.499    d_r[0]
    SLICE_X16Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.623 r  out[17]_i_386/O
                         net (fo=1, routed)           0.000     5.623    out[17]_i_386_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.155 r  out_reg[17]_i_289/CO[3]
                         net (fo=1, routed)           0.000     6.155    out_reg[17]_i_289_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  out_reg[17]_i_200/CO[3]
                         net (fo=1, routed)           0.000     6.269    out_reg[17]_i_200_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  out_reg[17]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.383    out_reg[17]_i_109_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  out_reg[17]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.497    out_reg[17]_i_45_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.654 r  out_reg[17]_i_44/CO[1]
                         net (fo=21, routed)          0.825     7.480    out2[16]
    SLICE_X17Y1          LUT3 (Prop_lut3_I0_O)        0.329     7.809 r  out[17]_i_292/O
                         net (fo=1, routed)           0.000     7.809    out[17]_i_292_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.359 r  out_reg[17]_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.359    out_reg[17]_i_199_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  out_reg[17]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.473    out_reg[17]_i_108_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  out_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.587    out_reg[17]_i_43_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.815 r  out_reg[17]_i_10/CO[2]
                         net (fo=22, routed)          0.695     9.509    out2[15]
    SLICE_X18Y0          LUT3 (Prop_lut3_I0_O)        0.313     9.822 r  out[17]_i_389/O
                         net (fo=1, routed)           0.000     9.822    out[17]_i_389_n_0
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.355 r  out_reg[17]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.355    out_reg[17]_i_302_n_0
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  out_reg[17]_i_213/CO[3]
                         net (fo=1, routed)           0.000    10.472    out_reg[17]_i_213_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.589 r  out_reg[17]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.589    out_reg[17]_i_124_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.706 r  out_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.706    out_reg[17]_i_49_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.935 r  out_reg[17]_i_11/CO[2]
                         net (fo=22, routed)          0.826    11.762    out2[14]
    SLICE_X19Y0          LUT3 (Prop_lut3_I0_O)        0.310    12.072 r  out[17]_i_390/O
                         net (fo=1, routed)           0.000    12.072    out[17]_i_390_n_0
    SLICE_X19Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.473 r  out_reg[17]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.473    out_reg[17]_i_307_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.587 r  out_reg[17]_i_218/CO[3]
                         net (fo=1, routed)           0.000    12.587    out_reg[17]_i_218_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.701 r  out_reg[17]_i_129/CO[3]
                         net (fo=1, routed)           0.000    12.701    out_reg[17]_i_129_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.815 r  out_reg[17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.815    out_reg[17]_i_53_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.043 r  out_reg[17]_i_12/CO[2]
                         net (fo=22, routed)          0.714    13.757    out2[13]
    SLICE_X20Y0          LUT3 (Prop_lut3_I0_O)        0.313    14.070 r  out[17]_i_395/O
                         net (fo=1, routed)           0.000    14.070    out[17]_i_395_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.620 r  out_reg[17]_i_312/CO[3]
                         net (fo=1, routed)           0.000    14.620    out_reg[17]_i_312_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.734 r  out_reg[17]_i_223/CO[3]
                         net (fo=1, routed)           0.000    14.734    out_reg[17]_i_223_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.848 r  out_reg[17]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.848    out_reg[17]_i_134_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.962 r  out_reg[17]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.962    out_reg[17]_i_57_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.190 r  out_reg[17]_i_13/CO[2]
                         net (fo=22, routed)          0.694    15.884    out2[12]
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.197 r  out[17]_i_432/O
                         net (fo=1, routed)           0.000    16.197    out[17]_i_432_n_0
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.730 r  out_reg[17]_i_368/CO[3]
                         net (fo=1, routed)           0.000    16.730    out_reg[17]_i_368_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.847 r  out_reg[17]_i_279/CO[3]
                         net (fo=1, routed)           0.000    16.847    out_reg[17]_i_279_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.964 r  out_reg[17]_i_185/CO[3]
                         net (fo=1, routed)           0.000    16.964    out_reg[17]_i_185_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.081 r  out_reg[17]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.081    out_reg[17]_i_93_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.310 r  out_reg[17]_i_35/CO[2]
                         net (fo=22, routed)          0.557    17.868    out2[11]
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.310    18.178 r  out[17]_i_429/O
                         net (fo=1, routed)           0.000    18.178    out[17]_i_429_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.728 r  out_reg[17]_i_363/CO[3]
                         net (fo=1, routed)           0.000    18.728    out_reg[17]_i_363_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  out_reg[17]_i_270/CO[3]
                         net (fo=1, routed)           0.000    18.842    out_reg[17]_i_270_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  out_reg[17]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.956    out_reg[17]_i_190_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  out_reg[17]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.070    out_reg[17]_i_97_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.298 r  out_reg[17]_i_36/CO[2]
                         net (fo=22, routed)          0.771    20.069    out2[10]
    SLICE_X24Y4          LUT3 (Prop_lut3_I0_O)        0.313    20.382 r  out[17]_i_426/O
                         net (fo=1, routed)           0.000    20.382    out[17]_i_426_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.932 r  out_reg[17]_i_358/CO[3]
                         net (fo=1, routed)           0.000    20.932    out_reg[17]_i_358_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  out_reg[17]_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.046    out_reg[17]_i_265_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.160 r  out_reg[17]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.160    out_reg[17]_i_171_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.274 r  out_reg[17]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.274    out_reg[17]_i_101_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.502 r  out_reg[17]_i_37/CO[2]
                         net (fo=22, routed)          0.777    22.279    out2[9]
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.592 r  out[17]_i_423/O
                         net (fo=1, routed)           0.000    22.592    out[17]_i_423_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.125 r  out_reg[17]_i_353/CO[3]
                         net (fo=1, routed)           0.000    23.125    out_reg[17]_i_353_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  out_reg[17]_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.242    out_reg[17]_i_260_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.359 r  out_reg[17]_i_166/CO[3]
                         net (fo=1, routed)           0.000    23.359    out_reg[17]_i_166_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.476 r  out_reg[17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.476    out_reg[17]_i_78_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.705 r  out_reg[17]_i_38/CO[2]
                         net (fo=22, routed)          0.820    24.525    out2[8]
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310    24.835 r  out[17]_i_410/O
                         net (fo=1, routed)           0.000    24.835    out[17]_i_410_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.385 r  out_reg[17]_i_333/CO[3]
                         net (fo=1, routed)           0.000    25.385    out_reg[17]_i_333_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.499 r  out_reg[17]_i_259/CO[3]
                         net (fo=1, routed)           0.000    25.499    out_reg[17]_i_259_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.613 r  out_reg[17]_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.613    out_reg[17]_i_165_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.727 r  out_reg[17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.727    out_reg[17]_i_77_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.955 r  out_reg[17]_i_27/CO[2]
                         net (fo=22, routed)          0.524    26.479    out2[7]
    SLICE_X20Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.792 r  out[17]_i_407/O
                         net (fo=1, routed)           0.000    26.792    out[17]_i_407_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.342 r  out_reg[17]_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.342    out_reg[17]_i_328_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.456 r  out_reg[17]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.456    out_reg[17]_i_239_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.570 r  out_reg[17]_i_176/CO[3]
                         net (fo=1, routed)           0.000    27.570    out_reg[17]_i_176_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.684 r  out_reg[17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.684    out_reg[17]_i_82_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.912 r  out_reg[17]_i_28/CO[2]
                         net (fo=22, routed)          0.545    28.457    out2[6]
    SLICE_X19Y13         LUT3 (Prop_lut3_I0_O)        0.313    28.770 r  out[17]_i_404/O
                         net (fo=1, routed)           0.000    28.770    out[17]_i_404_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.320 r  out_reg[17]_i_323/CO[3]
                         net (fo=1, routed)           0.000    29.320    out_reg[17]_i_323_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.434 r  out_reg[17]_i_234/CO[3]
                         net (fo=1, routed)           0.000    29.434    out_reg[17]_i_234_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.548 r  out_reg[17]_i_145/CO[3]
                         net (fo=1, routed)           0.000    29.548    out_reg[17]_i_145_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  out_reg[17]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.662    out_reg[17]_i_86_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.890 r  out_reg[17]_i_29/CO[2]
                         net (fo=22, routed)          0.479    30.369    out2[5]
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.313    30.682 r  out[17]_i_401/O
                         net (fo=1, routed)           0.000    30.682    out[17]_i_401_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.232 r  out_reg[17]_i_318/CO[3]
                         net (fo=1, routed)           0.000    31.232    out_reg[17]_i_318_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.346 r  out_reg[17]_i_229/CO[3]
                         net (fo=1, routed)           0.000    31.346    out_reg[17]_i_229_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.460 r  out_reg[17]_i_140/CO[3]
                         net (fo=1, routed)           0.000    31.460    out_reg[17]_i_140_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.574 r  out_reg[17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    31.574    out_reg[17]_i_62_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.802 r  out_reg[17]_i_30/CO[2]
                         net (fo=22, routed)          0.515    32.317    out2[4]
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.313    32.630 r  out[17]_i_398/O
                         net (fo=1, routed)           0.000    32.630    out[17]_i_398_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.180 r  out_reg[17]_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.180    out_reg[17]_i_317_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.294 r  out_reg[17]_i_228/CO[3]
                         net (fo=1, routed)           0.000    33.294    out_reg[17]_i_228_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.408 r  out_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    33.408    out_reg[17]_i_139_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.522 r  out_reg[17]_i_61/CO[3]
                         net (fo=1, routed)           0.009    33.531    out_reg[17]_i_61_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.759 r  out_reg[17]_i_19/CO[2]
                         net (fo=22, routed)          0.694    34.453    out2[3]
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.313    34.766 r  out[17]_i_342/O
                         net (fo=1, routed)           0.000    34.766    out[17]_i_342_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.298 r  out_reg[17]_i_244/CO[3]
                         net (fo=1, routed)           0.000    35.298    out_reg[17]_i_244_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.412 r  out_reg[17]_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.412    out_reg[17]_i_150_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.526 r  out_reg[17]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.526    out_reg[17]_i_66_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.754 r  out_reg[17]_i_20/CO[2]
                         net (fo=22, routed)          0.489    36.243    out2[2]
    SLICE_X19Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.556 r  out[17]_i_416/O
                         net (fo=1, routed)           0.000    36.556    out[17]_i_416_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.106 r  out_reg[17]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.106    out_reg[17]_i_343_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.220 r  out_reg[17]_i_249/CO[3]
                         net (fo=1, routed)           0.000    37.220    out_reg[17]_i_249_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  out_reg[17]_i_155/CO[3]
                         net (fo=1, routed)           0.000    37.333    out_reg[17]_i_155_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.447 r  out_reg[17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.447    out_reg[17]_i_70_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.675 r  out_reg[17]_i_21/CO[2]
                         net (fo=22, routed)          0.654    38.330    out2[1]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.313    38.643 r  out[17]_i_420/O
                         net (fo=1, routed)           0.000    38.643    out[17]_i_420_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.175 r  out_reg[17]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.175    out_reg[17]_i_348_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.289 r  out_reg[17]_i_254/CO[3]
                         net (fo=1, routed)           0.000    39.289    out_reg[17]_i_254_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.403 r  out_reg[17]_i_160/CO[3]
                         net (fo=1, routed)           0.000    39.403    out_reg[17]_i_160_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.517 r  out_reg[17]_i_74/CO[3]
                         net (fo=1, routed)           0.000    39.517    out_reg[17]_i_74_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.674 r  out_reg[17]_i_22/CO[1]
                         net (fo=2, routed)           0.628    40.302    out2[0]
    SLICE_X22Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.755    41.057 r  out_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.057    out_reg[17]_i_7_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.174 r  out_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.174    out_reg[17]_i_8_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.291 r  out_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.291    out_reg[17]_i_9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.408 r  out_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.408    out_reg[17]_i_3_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.627 r  out_reg[17]_i_4/O[0]
                         net (fo=1, routed)           1.149    42.776    out1__0[16]
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.295    43.071 r  out[17]_i_1/O
                         net (fo=18, routed)          0.380    43.451    out[17]_i_1_n_0
    SLICE_X19Y36         FDRE                                         r  out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.438    14.209    clk_IBUF_BUFG
    SLICE_X19Y36         FDRE                                         r  out_reg[5]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.495    
    SLICE_X19Y36         FDRE (Setup_fdre_C_R)       -0.429    14.066    out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -43.451    
  -------------------------------------------------------------------
                         slack                                -29.384    

Slack (VIOLATED) :        -29.384ns  (required time - arrival time)
  Source:                 d_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        38.875ns  (logic 25.661ns (66.009%)  route 13.214ns (33.991%))
  Logic Levels:           106  (CARRY4=88 LUT2=1 LUT3=16 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.576    clk_IBUF_BUFG
    SLICE_X17Y0          FDRE                                         r  d_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456     5.032 r  d_r_reg[0]/Q
                         net (fo=5, routed)           0.467     5.499    d_r[0]
    SLICE_X16Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.623 r  out[17]_i_386/O
                         net (fo=1, routed)           0.000     5.623    out[17]_i_386_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.155 r  out_reg[17]_i_289/CO[3]
                         net (fo=1, routed)           0.000     6.155    out_reg[17]_i_289_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  out_reg[17]_i_200/CO[3]
                         net (fo=1, routed)           0.000     6.269    out_reg[17]_i_200_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  out_reg[17]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.383    out_reg[17]_i_109_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  out_reg[17]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.497    out_reg[17]_i_45_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.654 r  out_reg[17]_i_44/CO[1]
                         net (fo=21, routed)          0.825     7.480    out2[16]
    SLICE_X17Y1          LUT3 (Prop_lut3_I0_O)        0.329     7.809 r  out[17]_i_292/O
                         net (fo=1, routed)           0.000     7.809    out[17]_i_292_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.359 r  out_reg[17]_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.359    out_reg[17]_i_199_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  out_reg[17]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.473    out_reg[17]_i_108_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  out_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.587    out_reg[17]_i_43_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.815 r  out_reg[17]_i_10/CO[2]
                         net (fo=22, routed)          0.695     9.509    out2[15]
    SLICE_X18Y0          LUT3 (Prop_lut3_I0_O)        0.313     9.822 r  out[17]_i_389/O
                         net (fo=1, routed)           0.000     9.822    out[17]_i_389_n_0
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.355 r  out_reg[17]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.355    out_reg[17]_i_302_n_0
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  out_reg[17]_i_213/CO[3]
                         net (fo=1, routed)           0.000    10.472    out_reg[17]_i_213_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.589 r  out_reg[17]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.589    out_reg[17]_i_124_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.706 r  out_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.706    out_reg[17]_i_49_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.935 r  out_reg[17]_i_11/CO[2]
                         net (fo=22, routed)          0.826    11.762    out2[14]
    SLICE_X19Y0          LUT3 (Prop_lut3_I0_O)        0.310    12.072 r  out[17]_i_390/O
                         net (fo=1, routed)           0.000    12.072    out[17]_i_390_n_0
    SLICE_X19Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.473 r  out_reg[17]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.473    out_reg[17]_i_307_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.587 r  out_reg[17]_i_218/CO[3]
                         net (fo=1, routed)           0.000    12.587    out_reg[17]_i_218_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.701 r  out_reg[17]_i_129/CO[3]
                         net (fo=1, routed)           0.000    12.701    out_reg[17]_i_129_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.815 r  out_reg[17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.815    out_reg[17]_i_53_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.043 r  out_reg[17]_i_12/CO[2]
                         net (fo=22, routed)          0.714    13.757    out2[13]
    SLICE_X20Y0          LUT3 (Prop_lut3_I0_O)        0.313    14.070 r  out[17]_i_395/O
                         net (fo=1, routed)           0.000    14.070    out[17]_i_395_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.620 r  out_reg[17]_i_312/CO[3]
                         net (fo=1, routed)           0.000    14.620    out_reg[17]_i_312_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.734 r  out_reg[17]_i_223/CO[3]
                         net (fo=1, routed)           0.000    14.734    out_reg[17]_i_223_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.848 r  out_reg[17]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.848    out_reg[17]_i_134_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.962 r  out_reg[17]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.962    out_reg[17]_i_57_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.190 r  out_reg[17]_i_13/CO[2]
                         net (fo=22, routed)          0.694    15.884    out2[12]
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.197 r  out[17]_i_432/O
                         net (fo=1, routed)           0.000    16.197    out[17]_i_432_n_0
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.730 r  out_reg[17]_i_368/CO[3]
                         net (fo=1, routed)           0.000    16.730    out_reg[17]_i_368_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.847 r  out_reg[17]_i_279/CO[3]
                         net (fo=1, routed)           0.000    16.847    out_reg[17]_i_279_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.964 r  out_reg[17]_i_185/CO[3]
                         net (fo=1, routed)           0.000    16.964    out_reg[17]_i_185_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.081 r  out_reg[17]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.081    out_reg[17]_i_93_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.310 r  out_reg[17]_i_35/CO[2]
                         net (fo=22, routed)          0.557    17.868    out2[11]
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.310    18.178 r  out[17]_i_429/O
                         net (fo=1, routed)           0.000    18.178    out[17]_i_429_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.728 r  out_reg[17]_i_363/CO[3]
                         net (fo=1, routed)           0.000    18.728    out_reg[17]_i_363_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  out_reg[17]_i_270/CO[3]
                         net (fo=1, routed)           0.000    18.842    out_reg[17]_i_270_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  out_reg[17]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.956    out_reg[17]_i_190_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  out_reg[17]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.070    out_reg[17]_i_97_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.298 r  out_reg[17]_i_36/CO[2]
                         net (fo=22, routed)          0.771    20.069    out2[10]
    SLICE_X24Y4          LUT3 (Prop_lut3_I0_O)        0.313    20.382 r  out[17]_i_426/O
                         net (fo=1, routed)           0.000    20.382    out[17]_i_426_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.932 r  out_reg[17]_i_358/CO[3]
                         net (fo=1, routed)           0.000    20.932    out_reg[17]_i_358_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  out_reg[17]_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.046    out_reg[17]_i_265_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.160 r  out_reg[17]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.160    out_reg[17]_i_171_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.274 r  out_reg[17]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.274    out_reg[17]_i_101_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.502 r  out_reg[17]_i_37/CO[2]
                         net (fo=22, routed)          0.777    22.279    out2[9]
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.592 r  out[17]_i_423/O
                         net (fo=1, routed)           0.000    22.592    out[17]_i_423_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.125 r  out_reg[17]_i_353/CO[3]
                         net (fo=1, routed)           0.000    23.125    out_reg[17]_i_353_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  out_reg[17]_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.242    out_reg[17]_i_260_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.359 r  out_reg[17]_i_166/CO[3]
                         net (fo=1, routed)           0.000    23.359    out_reg[17]_i_166_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.476 r  out_reg[17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.476    out_reg[17]_i_78_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.705 r  out_reg[17]_i_38/CO[2]
                         net (fo=22, routed)          0.820    24.525    out2[8]
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310    24.835 r  out[17]_i_410/O
                         net (fo=1, routed)           0.000    24.835    out[17]_i_410_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.385 r  out_reg[17]_i_333/CO[3]
                         net (fo=1, routed)           0.000    25.385    out_reg[17]_i_333_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.499 r  out_reg[17]_i_259/CO[3]
                         net (fo=1, routed)           0.000    25.499    out_reg[17]_i_259_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.613 r  out_reg[17]_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.613    out_reg[17]_i_165_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.727 r  out_reg[17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.727    out_reg[17]_i_77_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.955 r  out_reg[17]_i_27/CO[2]
                         net (fo=22, routed)          0.524    26.479    out2[7]
    SLICE_X20Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.792 r  out[17]_i_407/O
                         net (fo=1, routed)           0.000    26.792    out[17]_i_407_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.342 r  out_reg[17]_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.342    out_reg[17]_i_328_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.456 r  out_reg[17]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.456    out_reg[17]_i_239_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.570 r  out_reg[17]_i_176/CO[3]
                         net (fo=1, routed)           0.000    27.570    out_reg[17]_i_176_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.684 r  out_reg[17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.684    out_reg[17]_i_82_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.912 r  out_reg[17]_i_28/CO[2]
                         net (fo=22, routed)          0.545    28.457    out2[6]
    SLICE_X19Y13         LUT3 (Prop_lut3_I0_O)        0.313    28.770 r  out[17]_i_404/O
                         net (fo=1, routed)           0.000    28.770    out[17]_i_404_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.320 r  out_reg[17]_i_323/CO[3]
                         net (fo=1, routed)           0.000    29.320    out_reg[17]_i_323_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.434 r  out_reg[17]_i_234/CO[3]
                         net (fo=1, routed)           0.000    29.434    out_reg[17]_i_234_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.548 r  out_reg[17]_i_145/CO[3]
                         net (fo=1, routed)           0.000    29.548    out_reg[17]_i_145_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  out_reg[17]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.662    out_reg[17]_i_86_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.890 r  out_reg[17]_i_29/CO[2]
                         net (fo=22, routed)          0.479    30.369    out2[5]
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.313    30.682 r  out[17]_i_401/O
                         net (fo=1, routed)           0.000    30.682    out[17]_i_401_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.232 r  out_reg[17]_i_318/CO[3]
                         net (fo=1, routed)           0.000    31.232    out_reg[17]_i_318_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.346 r  out_reg[17]_i_229/CO[3]
                         net (fo=1, routed)           0.000    31.346    out_reg[17]_i_229_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.460 r  out_reg[17]_i_140/CO[3]
                         net (fo=1, routed)           0.000    31.460    out_reg[17]_i_140_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.574 r  out_reg[17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    31.574    out_reg[17]_i_62_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.802 r  out_reg[17]_i_30/CO[2]
                         net (fo=22, routed)          0.515    32.317    out2[4]
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.313    32.630 r  out[17]_i_398/O
                         net (fo=1, routed)           0.000    32.630    out[17]_i_398_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.180 r  out_reg[17]_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.180    out_reg[17]_i_317_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.294 r  out_reg[17]_i_228/CO[3]
                         net (fo=1, routed)           0.000    33.294    out_reg[17]_i_228_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.408 r  out_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    33.408    out_reg[17]_i_139_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.522 r  out_reg[17]_i_61/CO[3]
                         net (fo=1, routed)           0.009    33.531    out_reg[17]_i_61_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.759 r  out_reg[17]_i_19/CO[2]
                         net (fo=22, routed)          0.694    34.453    out2[3]
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.313    34.766 r  out[17]_i_342/O
                         net (fo=1, routed)           0.000    34.766    out[17]_i_342_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.298 r  out_reg[17]_i_244/CO[3]
                         net (fo=1, routed)           0.000    35.298    out_reg[17]_i_244_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.412 r  out_reg[17]_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.412    out_reg[17]_i_150_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.526 r  out_reg[17]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.526    out_reg[17]_i_66_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.754 r  out_reg[17]_i_20/CO[2]
                         net (fo=22, routed)          0.489    36.243    out2[2]
    SLICE_X19Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.556 r  out[17]_i_416/O
                         net (fo=1, routed)           0.000    36.556    out[17]_i_416_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.106 r  out_reg[17]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.106    out_reg[17]_i_343_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.220 r  out_reg[17]_i_249/CO[3]
                         net (fo=1, routed)           0.000    37.220    out_reg[17]_i_249_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  out_reg[17]_i_155/CO[3]
                         net (fo=1, routed)           0.000    37.333    out_reg[17]_i_155_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.447 r  out_reg[17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.447    out_reg[17]_i_70_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.675 r  out_reg[17]_i_21/CO[2]
                         net (fo=22, routed)          0.654    38.330    out2[1]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.313    38.643 r  out[17]_i_420/O
                         net (fo=1, routed)           0.000    38.643    out[17]_i_420_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.175 r  out_reg[17]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.175    out_reg[17]_i_348_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.289 r  out_reg[17]_i_254/CO[3]
                         net (fo=1, routed)           0.000    39.289    out_reg[17]_i_254_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.403 r  out_reg[17]_i_160/CO[3]
                         net (fo=1, routed)           0.000    39.403    out_reg[17]_i_160_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.517 r  out_reg[17]_i_74/CO[3]
                         net (fo=1, routed)           0.000    39.517    out_reg[17]_i_74_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.674 r  out_reg[17]_i_22/CO[1]
                         net (fo=2, routed)           0.628    40.302    out2[0]
    SLICE_X22Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.755    41.057 r  out_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.057    out_reg[17]_i_7_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.174 r  out_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.174    out_reg[17]_i_8_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.291 r  out_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.291    out_reg[17]_i_9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.408 r  out_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.408    out_reg[17]_i_3_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.627 r  out_reg[17]_i_4/O[0]
                         net (fo=1, routed)           1.149    42.776    out1__0[16]
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.295    43.071 r  out[17]_i_1/O
                         net (fo=18, routed)          0.380    43.451    out[17]_i_1_n_0
    SLICE_X19Y36         FDRE                                         r  out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.438    14.209    clk_IBUF_BUFG
    SLICE_X19Y36         FDRE                                         r  out_reg[7]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.495    
    SLICE_X19Y36         FDRE (Setup_fdre_C_R)       -0.429    14.066    out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -43.451    
  -------------------------------------------------------------------
                         slack                                -29.384    

Slack (VIOLATED) :        -29.372ns  (required time - arrival time)
  Source:                 d_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        38.864ns  (logic 25.661ns (66.027%)  route 13.203ns (33.973%))
  Logic Levels:           106  (CARRY4=88 LUT2=1 LUT3=16 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.576    clk_IBUF_BUFG
    SLICE_X17Y0          FDRE                                         r  d_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456     5.032 r  d_r_reg[0]/Q
                         net (fo=5, routed)           0.467     5.499    d_r[0]
    SLICE_X16Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.623 r  out[17]_i_386/O
                         net (fo=1, routed)           0.000     5.623    out[17]_i_386_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.155 r  out_reg[17]_i_289/CO[3]
                         net (fo=1, routed)           0.000     6.155    out_reg[17]_i_289_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  out_reg[17]_i_200/CO[3]
                         net (fo=1, routed)           0.000     6.269    out_reg[17]_i_200_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  out_reg[17]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.383    out_reg[17]_i_109_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  out_reg[17]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.497    out_reg[17]_i_45_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.654 r  out_reg[17]_i_44/CO[1]
                         net (fo=21, routed)          0.825     7.480    out2[16]
    SLICE_X17Y1          LUT3 (Prop_lut3_I0_O)        0.329     7.809 r  out[17]_i_292/O
                         net (fo=1, routed)           0.000     7.809    out[17]_i_292_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.359 r  out_reg[17]_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.359    out_reg[17]_i_199_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  out_reg[17]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.473    out_reg[17]_i_108_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  out_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.587    out_reg[17]_i_43_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.815 r  out_reg[17]_i_10/CO[2]
                         net (fo=22, routed)          0.695     9.509    out2[15]
    SLICE_X18Y0          LUT3 (Prop_lut3_I0_O)        0.313     9.822 r  out[17]_i_389/O
                         net (fo=1, routed)           0.000     9.822    out[17]_i_389_n_0
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.355 r  out_reg[17]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.355    out_reg[17]_i_302_n_0
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  out_reg[17]_i_213/CO[3]
                         net (fo=1, routed)           0.000    10.472    out_reg[17]_i_213_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.589 r  out_reg[17]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.589    out_reg[17]_i_124_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.706 r  out_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.706    out_reg[17]_i_49_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.935 r  out_reg[17]_i_11/CO[2]
                         net (fo=22, routed)          0.826    11.762    out2[14]
    SLICE_X19Y0          LUT3 (Prop_lut3_I0_O)        0.310    12.072 r  out[17]_i_390/O
                         net (fo=1, routed)           0.000    12.072    out[17]_i_390_n_0
    SLICE_X19Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.473 r  out_reg[17]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.473    out_reg[17]_i_307_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.587 r  out_reg[17]_i_218/CO[3]
                         net (fo=1, routed)           0.000    12.587    out_reg[17]_i_218_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.701 r  out_reg[17]_i_129/CO[3]
                         net (fo=1, routed)           0.000    12.701    out_reg[17]_i_129_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.815 r  out_reg[17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.815    out_reg[17]_i_53_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.043 r  out_reg[17]_i_12/CO[2]
                         net (fo=22, routed)          0.714    13.757    out2[13]
    SLICE_X20Y0          LUT3 (Prop_lut3_I0_O)        0.313    14.070 r  out[17]_i_395/O
                         net (fo=1, routed)           0.000    14.070    out[17]_i_395_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.620 r  out_reg[17]_i_312/CO[3]
                         net (fo=1, routed)           0.000    14.620    out_reg[17]_i_312_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.734 r  out_reg[17]_i_223/CO[3]
                         net (fo=1, routed)           0.000    14.734    out_reg[17]_i_223_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.848 r  out_reg[17]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.848    out_reg[17]_i_134_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.962 r  out_reg[17]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.962    out_reg[17]_i_57_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.190 r  out_reg[17]_i_13/CO[2]
                         net (fo=22, routed)          0.694    15.884    out2[12]
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.197 r  out[17]_i_432/O
                         net (fo=1, routed)           0.000    16.197    out[17]_i_432_n_0
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.730 r  out_reg[17]_i_368/CO[3]
                         net (fo=1, routed)           0.000    16.730    out_reg[17]_i_368_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.847 r  out_reg[17]_i_279/CO[3]
                         net (fo=1, routed)           0.000    16.847    out_reg[17]_i_279_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.964 r  out_reg[17]_i_185/CO[3]
                         net (fo=1, routed)           0.000    16.964    out_reg[17]_i_185_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.081 r  out_reg[17]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.081    out_reg[17]_i_93_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.310 r  out_reg[17]_i_35/CO[2]
                         net (fo=22, routed)          0.557    17.868    out2[11]
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.310    18.178 r  out[17]_i_429/O
                         net (fo=1, routed)           0.000    18.178    out[17]_i_429_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.728 r  out_reg[17]_i_363/CO[3]
                         net (fo=1, routed)           0.000    18.728    out_reg[17]_i_363_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  out_reg[17]_i_270/CO[3]
                         net (fo=1, routed)           0.000    18.842    out_reg[17]_i_270_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  out_reg[17]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.956    out_reg[17]_i_190_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  out_reg[17]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.070    out_reg[17]_i_97_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.298 r  out_reg[17]_i_36/CO[2]
                         net (fo=22, routed)          0.771    20.069    out2[10]
    SLICE_X24Y4          LUT3 (Prop_lut3_I0_O)        0.313    20.382 r  out[17]_i_426/O
                         net (fo=1, routed)           0.000    20.382    out[17]_i_426_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.932 r  out_reg[17]_i_358/CO[3]
                         net (fo=1, routed)           0.000    20.932    out_reg[17]_i_358_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  out_reg[17]_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.046    out_reg[17]_i_265_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.160 r  out_reg[17]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.160    out_reg[17]_i_171_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.274 r  out_reg[17]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.274    out_reg[17]_i_101_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.502 r  out_reg[17]_i_37/CO[2]
                         net (fo=22, routed)          0.777    22.279    out2[9]
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.592 r  out[17]_i_423/O
                         net (fo=1, routed)           0.000    22.592    out[17]_i_423_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.125 r  out_reg[17]_i_353/CO[3]
                         net (fo=1, routed)           0.000    23.125    out_reg[17]_i_353_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  out_reg[17]_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.242    out_reg[17]_i_260_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.359 r  out_reg[17]_i_166/CO[3]
                         net (fo=1, routed)           0.000    23.359    out_reg[17]_i_166_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.476 r  out_reg[17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.476    out_reg[17]_i_78_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.705 r  out_reg[17]_i_38/CO[2]
                         net (fo=22, routed)          0.820    24.525    out2[8]
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310    24.835 r  out[17]_i_410/O
                         net (fo=1, routed)           0.000    24.835    out[17]_i_410_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.385 r  out_reg[17]_i_333/CO[3]
                         net (fo=1, routed)           0.000    25.385    out_reg[17]_i_333_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.499 r  out_reg[17]_i_259/CO[3]
                         net (fo=1, routed)           0.000    25.499    out_reg[17]_i_259_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.613 r  out_reg[17]_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.613    out_reg[17]_i_165_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.727 r  out_reg[17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.727    out_reg[17]_i_77_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.955 r  out_reg[17]_i_27/CO[2]
                         net (fo=22, routed)          0.524    26.479    out2[7]
    SLICE_X20Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.792 r  out[17]_i_407/O
                         net (fo=1, routed)           0.000    26.792    out[17]_i_407_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.342 r  out_reg[17]_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.342    out_reg[17]_i_328_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.456 r  out_reg[17]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.456    out_reg[17]_i_239_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.570 r  out_reg[17]_i_176/CO[3]
                         net (fo=1, routed)           0.000    27.570    out_reg[17]_i_176_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.684 r  out_reg[17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.684    out_reg[17]_i_82_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.912 r  out_reg[17]_i_28/CO[2]
                         net (fo=22, routed)          0.545    28.457    out2[6]
    SLICE_X19Y13         LUT3 (Prop_lut3_I0_O)        0.313    28.770 r  out[17]_i_404/O
                         net (fo=1, routed)           0.000    28.770    out[17]_i_404_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.320 r  out_reg[17]_i_323/CO[3]
                         net (fo=1, routed)           0.000    29.320    out_reg[17]_i_323_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.434 r  out_reg[17]_i_234/CO[3]
                         net (fo=1, routed)           0.000    29.434    out_reg[17]_i_234_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.548 r  out_reg[17]_i_145/CO[3]
                         net (fo=1, routed)           0.000    29.548    out_reg[17]_i_145_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  out_reg[17]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.662    out_reg[17]_i_86_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.890 r  out_reg[17]_i_29/CO[2]
                         net (fo=22, routed)          0.479    30.369    out2[5]
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.313    30.682 r  out[17]_i_401/O
                         net (fo=1, routed)           0.000    30.682    out[17]_i_401_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.232 r  out_reg[17]_i_318/CO[3]
                         net (fo=1, routed)           0.000    31.232    out_reg[17]_i_318_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.346 r  out_reg[17]_i_229/CO[3]
                         net (fo=1, routed)           0.000    31.346    out_reg[17]_i_229_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.460 r  out_reg[17]_i_140/CO[3]
                         net (fo=1, routed)           0.000    31.460    out_reg[17]_i_140_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.574 r  out_reg[17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    31.574    out_reg[17]_i_62_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.802 r  out_reg[17]_i_30/CO[2]
                         net (fo=22, routed)          0.515    32.317    out2[4]
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.313    32.630 r  out[17]_i_398/O
                         net (fo=1, routed)           0.000    32.630    out[17]_i_398_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.180 r  out_reg[17]_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.180    out_reg[17]_i_317_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.294 r  out_reg[17]_i_228/CO[3]
                         net (fo=1, routed)           0.000    33.294    out_reg[17]_i_228_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.408 r  out_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    33.408    out_reg[17]_i_139_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.522 r  out_reg[17]_i_61/CO[3]
                         net (fo=1, routed)           0.009    33.531    out_reg[17]_i_61_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.759 r  out_reg[17]_i_19/CO[2]
                         net (fo=22, routed)          0.694    34.453    out2[3]
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.313    34.766 r  out[17]_i_342/O
                         net (fo=1, routed)           0.000    34.766    out[17]_i_342_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.298 r  out_reg[17]_i_244/CO[3]
                         net (fo=1, routed)           0.000    35.298    out_reg[17]_i_244_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.412 r  out_reg[17]_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.412    out_reg[17]_i_150_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.526 r  out_reg[17]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.526    out_reg[17]_i_66_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.754 r  out_reg[17]_i_20/CO[2]
                         net (fo=22, routed)          0.489    36.243    out2[2]
    SLICE_X19Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.556 r  out[17]_i_416/O
                         net (fo=1, routed)           0.000    36.556    out[17]_i_416_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.106 r  out_reg[17]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.106    out_reg[17]_i_343_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.220 r  out_reg[17]_i_249/CO[3]
                         net (fo=1, routed)           0.000    37.220    out_reg[17]_i_249_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  out_reg[17]_i_155/CO[3]
                         net (fo=1, routed)           0.000    37.333    out_reg[17]_i_155_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.447 r  out_reg[17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.447    out_reg[17]_i_70_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.675 r  out_reg[17]_i_21/CO[2]
                         net (fo=22, routed)          0.654    38.330    out2[1]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.313    38.643 r  out[17]_i_420/O
                         net (fo=1, routed)           0.000    38.643    out[17]_i_420_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.175 r  out_reg[17]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.175    out_reg[17]_i_348_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.289 r  out_reg[17]_i_254/CO[3]
                         net (fo=1, routed)           0.000    39.289    out_reg[17]_i_254_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.403 r  out_reg[17]_i_160/CO[3]
                         net (fo=1, routed)           0.000    39.403    out_reg[17]_i_160_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.517 r  out_reg[17]_i_74/CO[3]
                         net (fo=1, routed)           0.000    39.517    out_reg[17]_i_74_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.674 r  out_reg[17]_i_22/CO[1]
                         net (fo=2, routed)           0.628    40.302    out2[0]
    SLICE_X22Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.755    41.057 r  out_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.057    out_reg[17]_i_7_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.174 r  out_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.174    out_reg[17]_i_8_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.291 r  out_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.291    out_reg[17]_i_9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.408 r  out_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.408    out_reg[17]_i_3_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.627 r  out_reg[17]_i_4/O[0]
                         net (fo=1, routed)           1.149    42.776    out1__0[16]
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.295    43.071 r  out[17]_i_1/O
                         net (fo=18, routed)          0.369    43.440    out[17]_i_1_n_0
    SLICE_X21Y37         FDRE                                         r  out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.440    14.211    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[16]/C
                         clock pessimism              0.322    14.533    
                         clock uncertainty           -0.035    14.497    
    SLICE_X21Y37         FDRE (Setup_fdre_C_R)       -0.429    14.068    out_reg[16]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -43.440    
  -------------------------------------------------------------------
                         slack                                -29.372    

Slack (VIOLATED) :        -29.372ns  (required time - arrival time)
  Source:                 d_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        38.864ns  (logic 25.661ns (66.027%)  route 13.203ns (33.973%))
  Logic Levels:           106  (CARRY4=88 LUT2=1 LUT3=16 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.576    clk_IBUF_BUFG
    SLICE_X17Y0          FDRE                                         r  d_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456     5.032 r  d_r_reg[0]/Q
                         net (fo=5, routed)           0.467     5.499    d_r[0]
    SLICE_X16Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.623 r  out[17]_i_386/O
                         net (fo=1, routed)           0.000     5.623    out[17]_i_386_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.155 r  out_reg[17]_i_289/CO[3]
                         net (fo=1, routed)           0.000     6.155    out_reg[17]_i_289_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  out_reg[17]_i_200/CO[3]
                         net (fo=1, routed)           0.000     6.269    out_reg[17]_i_200_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  out_reg[17]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.383    out_reg[17]_i_109_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  out_reg[17]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.497    out_reg[17]_i_45_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.654 r  out_reg[17]_i_44/CO[1]
                         net (fo=21, routed)          0.825     7.480    out2[16]
    SLICE_X17Y1          LUT3 (Prop_lut3_I0_O)        0.329     7.809 r  out[17]_i_292/O
                         net (fo=1, routed)           0.000     7.809    out[17]_i_292_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.359 r  out_reg[17]_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.359    out_reg[17]_i_199_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  out_reg[17]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.473    out_reg[17]_i_108_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  out_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.587    out_reg[17]_i_43_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.815 r  out_reg[17]_i_10/CO[2]
                         net (fo=22, routed)          0.695     9.509    out2[15]
    SLICE_X18Y0          LUT3 (Prop_lut3_I0_O)        0.313     9.822 r  out[17]_i_389/O
                         net (fo=1, routed)           0.000     9.822    out[17]_i_389_n_0
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.355 r  out_reg[17]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.355    out_reg[17]_i_302_n_0
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  out_reg[17]_i_213/CO[3]
                         net (fo=1, routed)           0.000    10.472    out_reg[17]_i_213_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.589 r  out_reg[17]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.589    out_reg[17]_i_124_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.706 r  out_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.706    out_reg[17]_i_49_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.935 r  out_reg[17]_i_11/CO[2]
                         net (fo=22, routed)          0.826    11.762    out2[14]
    SLICE_X19Y0          LUT3 (Prop_lut3_I0_O)        0.310    12.072 r  out[17]_i_390/O
                         net (fo=1, routed)           0.000    12.072    out[17]_i_390_n_0
    SLICE_X19Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.473 r  out_reg[17]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.473    out_reg[17]_i_307_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.587 r  out_reg[17]_i_218/CO[3]
                         net (fo=1, routed)           0.000    12.587    out_reg[17]_i_218_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.701 r  out_reg[17]_i_129/CO[3]
                         net (fo=1, routed)           0.000    12.701    out_reg[17]_i_129_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.815 r  out_reg[17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.815    out_reg[17]_i_53_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.043 r  out_reg[17]_i_12/CO[2]
                         net (fo=22, routed)          0.714    13.757    out2[13]
    SLICE_X20Y0          LUT3 (Prop_lut3_I0_O)        0.313    14.070 r  out[17]_i_395/O
                         net (fo=1, routed)           0.000    14.070    out[17]_i_395_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.620 r  out_reg[17]_i_312/CO[3]
                         net (fo=1, routed)           0.000    14.620    out_reg[17]_i_312_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.734 r  out_reg[17]_i_223/CO[3]
                         net (fo=1, routed)           0.000    14.734    out_reg[17]_i_223_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.848 r  out_reg[17]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.848    out_reg[17]_i_134_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.962 r  out_reg[17]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.962    out_reg[17]_i_57_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.190 r  out_reg[17]_i_13/CO[2]
                         net (fo=22, routed)          0.694    15.884    out2[12]
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.197 r  out[17]_i_432/O
                         net (fo=1, routed)           0.000    16.197    out[17]_i_432_n_0
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.730 r  out_reg[17]_i_368/CO[3]
                         net (fo=1, routed)           0.000    16.730    out_reg[17]_i_368_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.847 r  out_reg[17]_i_279/CO[3]
                         net (fo=1, routed)           0.000    16.847    out_reg[17]_i_279_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.964 r  out_reg[17]_i_185/CO[3]
                         net (fo=1, routed)           0.000    16.964    out_reg[17]_i_185_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.081 r  out_reg[17]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.081    out_reg[17]_i_93_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.310 r  out_reg[17]_i_35/CO[2]
                         net (fo=22, routed)          0.557    17.868    out2[11]
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.310    18.178 r  out[17]_i_429/O
                         net (fo=1, routed)           0.000    18.178    out[17]_i_429_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.728 r  out_reg[17]_i_363/CO[3]
                         net (fo=1, routed)           0.000    18.728    out_reg[17]_i_363_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  out_reg[17]_i_270/CO[3]
                         net (fo=1, routed)           0.000    18.842    out_reg[17]_i_270_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  out_reg[17]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.956    out_reg[17]_i_190_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  out_reg[17]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.070    out_reg[17]_i_97_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.298 r  out_reg[17]_i_36/CO[2]
                         net (fo=22, routed)          0.771    20.069    out2[10]
    SLICE_X24Y4          LUT3 (Prop_lut3_I0_O)        0.313    20.382 r  out[17]_i_426/O
                         net (fo=1, routed)           0.000    20.382    out[17]_i_426_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.932 r  out_reg[17]_i_358/CO[3]
                         net (fo=1, routed)           0.000    20.932    out_reg[17]_i_358_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  out_reg[17]_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.046    out_reg[17]_i_265_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.160 r  out_reg[17]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.160    out_reg[17]_i_171_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.274 r  out_reg[17]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.274    out_reg[17]_i_101_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.502 r  out_reg[17]_i_37/CO[2]
                         net (fo=22, routed)          0.777    22.279    out2[9]
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.592 r  out[17]_i_423/O
                         net (fo=1, routed)           0.000    22.592    out[17]_i_423_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.125 r  out_reg[17]_i_353/CO[3]
                         net (fo=1, routed)           0.000    23.125    out_reg[17]_i_353_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  out_reg[17]_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.242    out_reg[17]_i_260_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.359 r  out_reg[17]_i_166/CO[3]
                         net (fo=1, routed)           0.000    23.359    out_reg[17]_i_166_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.476 r  out_reg[17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.476    out_reg[17]_i_78_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.705 r  out_reg[17]_i_38/CO[2]
                         net (fo=22, routed)          0.820    24.525    out2[8]
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310    24.835 r  out[17]_i_410/O
                         net (fo=1, routed)           0.000    24.835    out[17]_i_410_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.385 r  out_reg[17]_i_333/CO[3]
                         net (fo=1, routed)           0.000    25.385    out_reg[17]_i_333_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.499 r  out_reg[17]_i_259/CO[3]
                         net (fo=1, routed)           0.000    25.499    out_reg[17]_i_259_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.613 r  out_reg[17]_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.613    out_reg[17]_i_165_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.727 r  out_reg[17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.727    out_reg[17]_i_77_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.955 r  out_reg[17]_i_27/CO[2]
                         net (fo=22, routed)          0.524    26.479    out2[7]
    SLICE_X20Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.792 r  out[17]_i_407/O
                         net (fo=1, routed)           0.000    26.792    out[17]_i_407_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.342 r  out_reg[17]_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.342    out_reg[17]_i_328_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.456 r  out_reg[17]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.456    out_reg[17]_i_239_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.570 r  out_reg[17]_i_176/CO[3]
                         net (fo=1, routed)           0.000    27.570    out_reg[17]_i_176_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.684 r  out_reg[17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.684    out_reg[17]_i_82_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.912 r  out_reg[17]_i_28/CO[2]
                         net (fo=22, routed)          0.545    28.457    out2[6]
    SLICE_X19Y13         LUT3 (Prop_lut3_I0_O)        0.313    28.770 r  out[17]_i_404/O
                         net (fo=1, routed)           0.000    28.770    out[17]_i_404_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.320 r  out_reg[17]_i_323/CO[3]
                         net (fo=1, routed)           0.000    29.320    out_reg[17]_i_323_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.434 r  out_reg[17]_i_234/CO[3]
                         net (fo=1, routed)           0.000    29.434    out_reg[17]_i_234_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.548 r  out_reg[17]_i_145/CO[3]
                         net (fo=1, routed)           0.000    29.548    out_reg[17]_i_145_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  out_reg[17]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.662    out_reg[17]_i_86_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.890 r  out_reg[17]_i_29/CO[2]
                         net (fo=22, routed)          0.479    30.369    out2[5]
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.313    30.682 r  out[17]_i_401/O
                         net (fo=1, routed)           0.000    30.682    out[17]_i_401_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.232 r  out_reg[17]_i_318/CO[3]
                         net (fo=1, routed)           0.000    31.232    out_reg[17]_i_318_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.346 r  out_reg[17]_i_229/CO[3]
                         net (fo=1, routed)           0.000    31.346    out_reg[17]_i_229_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.460 r  out_reg[17]_i_140/CO[3]
                         net (fo=1, routed)           0.000    31.460    out_reg[17]_i_140_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.574 r  out_reg[17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    31.574    out_reg[17]_i_62_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.802 r  out_reg[17]_i_30/CO[2]
                         net (fo=22, routed)          0.515    32.317    out2[4]
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.313    32.630 r  out[17]_i_398/O
                         net (fo=1, routed)           0.000    32.630    out[17]_i_398_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.180 r  out_reg[17]_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.180    out_reg[17]_i_317_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.294 r  out_reg[17]_i_228/CO[3]
                         net (fo=1, routed)           0.000    33.294    out_reg[17]_i_228_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.408 r  out_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    33.408    out_reg[17]_i_139_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.522 r  out_reg[17]_i_61/CO[3]
                         net (fo=1, routed)           0.009    33.531    out_reg[17]_i_61_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.759 r  out_reg[17]_i_19/CO[2]
                         net (fo=22, routed)          0.694    34.453    out2[3]
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.313    34.766 r  out[17]_i_342/O
                         net (fo=1, routed)           0.000    34.766    out[17]_i_342_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.298 r  out_reg[17]_i_244/CO[3]
                         net (fo=1, routed)           0.000    35.298    out_reg[17]_i_244_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.412 r  out_reg[17]_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.412    out_reg[17]_i_150_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.526 r  out_reg[17]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.526    out_reg[17]_i_66_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.754 r  out_reg[17]_i_20/CO[2]
                         net (fo=22, routed)          0.489    36.243    out2[2]
    SLICE_X19Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.556 r  out[17]_i_416/O
                         net (fo=1, routed)           0.000    36.556    out[17]_i_416_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.106 r  out_reg[17]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.106    out_reg[17]_i_343_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.220 r  out_reg[17]_i_249/CO[3]
                         net (fo=1, routed)           0.000    37.220    out_reg[17]_i_249_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  out_reg[17]_i_155/CO[3]
                         net (fo=1, routed)           0.000    37.333    out_reg[17]_i_155_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.447 r  out_reg[17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.447    out_reg[17]_i_70_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.675 r  out_reg[17]_i_21/CO[2]
                         net (fo=22, routed)          0.654    38.330    out2[1]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.313    38.643 r  out[17]_i_420/O
                         net (fo=1, routed)           0.000    38.643    out[17]_i_420_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.175 r  out_reg[17]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.175    out_reg[17]_i_348_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.289 r  out_reg[17]_i_254/CO[3]
                         net (fo=1, routed)           0.000    39.289    out_reg[17]_i_254_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.403 r  out_reg[17]_i_160/CO[3]
                         net (fo=1, routed)           0.000    39.403    out_reg[17]_i_160_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.517 r  out_reg[17]_i_74/CO[3]
                         net (fo=1, routed)           0.000    39.517    out_reg[17]_i_74_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.674 r  out_reg[17]_i_22/CO[1]
                         net (fo=2, routed)           0.628    40.302    out2[0]
    SLICE_X22Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.755    41.057 r  out_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.057    out_reg[17]_i_7_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.174 r  out_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.174    out_reg[17]_i_8_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.291 r  out_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.291    out_reg[17]_i_9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.408 r  out_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.408    out_reg[17]_i_3_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.627 r  out_reg[17]_i_4/O[0]
                         net (fo=1, routed)           1.149    42.776    out1__0[16]
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.295    43.071 r  out[17]_i_1/O
                         net (fo=18, routed)          0.369    43.440    out[17]_i_1_n_0
    SLICE_X21Y37         FDRE                                         r  out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.440    14.211    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[2]/C
                         clock pessimism              0.322    14.533    
                         clock uncertainty           -0.035    14.497    
    SLICE_X21Y37         FDRE (Setup_fdre_C_R)       -0.429    14.068    out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -43.440    
  -------------------------------------------------------------------
                         slack                                -29.372    

Slack (VIOLATED) :        -29.372ns  (required time - arrival time)
  Source:                 d_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        38.864ns  (logic 25.661ns (66.027%)  route 13.203ns (33.973%))
  Logic Levels:           106  (CARRY4=88 LUT2=1 LUT3=16 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.576    clk_IBUF_BUFG
    SLICE_X17Y0          FDRE                                         r  d_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456     5.032 r  d_r_reg[0]/Q
                         net (fo=5, routed)           0.467     5.499    d_r[0]
    SLICE_X16Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.623 r  out[17]_i_386/O
                         net (fo=1, routed)           0.000     5.623    out[17]_i_386_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.155 r  out_reg[17]_i_289/CO[3]
                         net (fo=1, routed)           0.000     6.155    out_reg[17]_i_289_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  out_reg[17]_i_200/CO[3]
                         net (fo=1, routed)           0.000     6.269    out_reg[17]_i_200_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  out_reg[17]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.383    out_reg[17]_i_109_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  out_reg[17]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.497    out_reg[17]_i_45_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.654 r  out_reg[17]_i_44/CO[1]
                         net (fo=21, routed)          0.825     7.480    out2[16]
    SLICE_X17Y1          LUT3 (Prop_lut3_I0_O)        0.329     7.809 r  out[17]_i_292/O
                         net (fo=1, routed)           0.000     7.809    out[17]_i_292_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.359 r  out_reg[17]_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.359    out_reg[17]_i_199_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  out_reg[17]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.473    out_reg[17]_i_108_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  out_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.587    out_reg[17]_i_43_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.815 r  out_reg[17]_i_10/CO[2]
                         net (fo=22, routed)          0.695     9.509    out2[15]
    SLICE_X18Y0          LUT3 (Prop_lut3_I0_O)        0.313     9.822 r  out[17]_i_389/O
                         net (fo=1, routed)           0.000     9.822    out[17]_i_389_n_0
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.355 r  out_reg[17]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.355    out_reg[17]_i_302_n_0
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  out_reg[17]_i_213/CO[3]
                         net (fo=1, routed)           0.000    10.472    out_reg[17]_i_213_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.589 r  out_reg[17]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.589    out_reg[17]_i_124_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.706 r  out_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.706    out_reg[17]_i_49_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.935 r  out_reg[17]_i_11/CO[2]
                         net (fo=22, routed)          0.826    11.762    out2[14]
    SLICE_X19Y0          LUT3 (Prop_lut3_I0_O)        0.310    12.072 r  out[17]_i_390/O
                         net (fo=1, routed)           0.000    12.072    out[17]_i_390_n_0
    SLICE_X19Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.473 r  out_reg[17]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.473    out_reg[17]_i_307_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.587 r  out_reg[17]_i_218/CO[3]
                         net (fo=1, routed)           0.000    12.587    out_reg[17]_i_218_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.701 r  out_reg[17]_i_129/CO[3]
                         net (fo=1, routed)           0.000    12.701    out_reg[17]_i_129_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.815 r  out_reg[17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.815    out_reg[17]_i_53_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.043 r  out_reg[17]_i_12/CO[2]
                         net (fo=22, routed)          0.714    13.757    out2[13]
    SLICE_X20Y0          LUT3 (Prop_lut3_I0_O)        0.313    14.070 r  out[17]_i_395/O
                         net (fo=1, routed)           0.000    14.070    out[17]_i_395_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.620 r  out_reg[17]_i_312/CO[3]
                         net (fo=1, routed)           0.000    14.620    out_reg[17]_i_312_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.734 r  out_reg[17]_i_223/CO[3]
                         net (fo=1, routed)           0.000    14.734    out_reg[17]_i_223_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.848 r  out_reg[17]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.848    out_reg[17]_i_134_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.962 r  out_reg[17]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.962    out_reg[17]_i_57_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.190 r  out_reg[17]_i_13/CO[2]
                         net (fo=22, routed)          0.694    15.884    out2[12]
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.197 r  out[17]_i_432/O
                         net (fo=1, routed)           0.000    16.197    out[17]_i_432_n_0
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.730 r  out_reg[17]_i_368/CO[3]
                         net (fo=1, routed)           0.000    16.730    out_reg[17]_i_368_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.847 r  out_reg[17]_i_279/CO[3]
                         net (fo=1, routed)           0.000    16.847    out_reg[17]_i_279_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.964 r  out_reg[17]_i_185/CO[3]
                         net (fo=1, routed)           0.000    16.964    out_reg[17]_i_185_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.081 r  out_reg[17]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.081    out_reg[17]_i_93_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.310 r  out_reg[17]_i_35/CO[2]
                         net (fo=22, routed)          0.557    17.868    out2[11]
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.310    18.178 r  out[17]_i_429/O
                         net (fo=1, routed)           0.000    18.178    out[17]_i_429_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.728 r  out_reg[17]_i_363/CO[3]
                         net (fo=1, routed)           0.000    18.728    out_reg[17]_i_363_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  out_reg[17]_i_270/CO[3]
                         net (fo=1, routed)           0.000    18.842    out_reg[17]_i_270_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  out_reg[17]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.956    out_reg[17]_i_190_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  out_reg[17]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.070    out_reg[17]_i_97_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.298 r  out_reg[17]_i_36/CO[2]
                         net (fo=22, routed)          0.771    20.069    out2[10]
    SLICE_X24Y4          LUT3 (Prop_lut3_I0_O)        0.313    20.382 r  out[17]_i_426/O
                         net (fo=1, routed)           0.000    20.382    out[17]_i_426_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.932 r  out_reg[17]_i_358/CO[3]
                         net (fo=1, routed)           0.000    20.932    out_reg[17]_i_358_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  out_reg[17]_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.046    out_reg[17]_i_265_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.160 r  out_reg[17]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.160    out_reg[17]_i_171_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.274 r  out_reg[17]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.274    out_reg[17]_i_101_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.502 r  out_reg[17]_i_37/CO[2]
                         net (fo=22, routed)          0.777    22.279    out2[9]
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.592 r  out[17]_i_423/O
                         net (fo=1, routed)           0.000    22.592    out[17]_i_423_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.125 r  out_reg[17]_i_353/CO[3]
                         net (fo=1, routed)           0.000    23.125    out_reg[17]_i_353_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  out_reg[17]_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.242    out_reg[17]_i_260_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.359 r  out_reg[17]_i_166/CO[3]
                         net (fo=1, routed)           0.000    23.359    out_reg[17]_i_166_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.476 r  out_reg[17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.476    out_reg[17]_i_78_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.705 r  out_reg[17]_i_38/CO[2]
                         net (fo=22, routed)          0.820    24.525    out2[8]
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310    24.835 r  out[17]_i_410/O
                         net (fo=1, routed)           0.000    24.835    out[17]_i_410_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.385 r  out_reg[17]_i_333/CO[3]
                         net (fo=1, routed)           0.000    25.385    out_reg[17]_i_333_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.499 r  out_reg[17]_i_259/CO[3]
                         net (fo=1, routed)           0.000    25.499    out_reg[17]_i_259_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.613 r  out_reg[17]_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.613    out_reg[17]_i_165_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.727 r  out_reg[17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.727    out_reg[17]_i_77_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.955 r  out_reg[17]_i_27/CO[2]
                         net (fo=22, routed)          0.524    26.479    out2[7]
    SLICE_X20Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.792 r  out[17]_i_407/O
                         net (fo=1, routed)           0.000    26.792    out[17]_i_407_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.342 r  out_reg[17]_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.342    out_reg[17]_i_328_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.456 r  out_reg[17]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.456    out_reg[17]_i_239_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.570 r  out_reg[17]_i_176/CO[3]
                         net (fo=1, routed)           0.000    27.570    out_reg[17]_i_176_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.684 r  out_reg[17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.684    out_reg[17]_i_82_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.912 r  out_reg[17]_i_28/CO[2]
                         net (fo=22, routed)          0.545    28.457    out2[6]
    SLICE_X19Y13         LUT3 (Prop_lut3_I0_O)        0.313    28.770 r  out[17]_i_404/O
                         net (fo=1, routed)           0.000    28.770    out[17]_i_404_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.320 r  out_reg[17]_i_323/CO[3]
                         net (fo=1, routed)           0.000    29.320    out_reg[17]_i_323_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.434 r  out_reg[17]_i_234/CO[3]
                         net (fo=1, routed)           0.000    29.434    out_reg[17]_i_234_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.548 r  out_reg[17]_i_145/CO[3]
                         net (fo=1, routed)           0.000    29.548    out_reg[17]_i_145_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  out_reg[17]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.662    out_reg[17]_i_86_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.890 r  out_reg[17]_i_29/CO[2]
                         net (fo=22, routed)          0.479    30.369    out2[5]
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.313    30.682 r  out[17]_i_401/O
                         net (fo=1, routed)           0.000    30.682    out[17]_i_401_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.232 r  out_reg[17]_i_318/CO[3]
                         net (fo=1, routed)           0.000    31.232    out_reg[17]_i_318_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.346 r  out_reg[17]_i_229/CO[3]
                         net (fo=1, routed)           0.000    31.346    out_reg[17]_i_229_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.460 r  out_reg[17]_i_140/CO[3]
                         net (fo=1, routed)           0.000    31.460    out_reg[17]_i_140_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.574 r  out_reg[17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    31.574    out_reg[17]_i_62_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.802 r  out_reg[17]_i_30/CO[2]
                         net (fo=22, routed)          0.515    32.317    out2[4]
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.313    32.630 r  out[17]_i_398/O
                         net (fo=1, routed)           0.000    32.630    out[17]_i_398_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.180 r  out_reg[17]_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.180    out_reg[17]_i_317_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.294 r  out_reg[17]_i_228/CO[3]
                         net (fo=1, routed)           0.000    33.294    out_reg[17]_i_228_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.408 r  out_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    33.408    out_reg[17]_i_139_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.522 r  out_reg[17]_i_61/CO[3]
                         net (fo=1, routed)           0.009    33.531    out_reg[17]_i_61_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.759 r  out_reg[17]_i_19/CO[2]
                         net (fo=22, routed)          0.694    34.453    out2[3]
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.313    34.766 r  out[17]_i_342/O
                         net (fo=1, routed)           0.000    34.766    out[17]_i_342_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.298 r  out_reg[17]_i_244/CO[3]
                         net (fo=1, routed)           0.000    35.298    out_reg[17]_i_244_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.412 r  out_reg[17]_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.412    out_reg[17]_i_150_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.526 r  out_reg[17]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.526    out_reg[17]_i_66_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.754 r  out_reg[17]_i_20/CO[2]
                         net (fo=22, routed)          0.489    36.243    out2[2]
    SLICE_X19Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.556 r  out[17]_i_416/O
                         net (fo=1, routed)           0.000    36.556    out[17]_i_416_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.106 r  out_reg[17]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.106    out_reg[17]_i_343_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.220 r  out_reg[17]_i_249/CO[3]
                         net (fo=1, routed)           0.000    37.220    out_reg[17]_i_249_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  out_reg[17]_i_155/CO[3]
                         net (fo=1, routed)           0.000    37.333    out_reg[17]_i_155_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.447 r  out_reg[17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.447    out_reg[17]_i_70_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.675 r  out_reg[17]_i_21/CO[2]
                         net (fo=22, routed)          0.654    38.330    out2[1]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.313    38.643 r  out[17]_i_420/O
                         net (fo=1, routed)           0.000    38.643    out[17]_i_420_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.175 r  out_reg[17]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.175    out_reg[17]_i_348_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.289 r  out_reg[17]_i_254/CO[3]
                         net (fo=1, routed)           0.000    39.289    out_reg[17]_i_254_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.403 r  out_reg[17]_i_160/CO[3]
                         net (fo=1, routed)           0.000    39.403    out_reg[17]_i_160_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.517 r  out_reg[17]_i_74/CO[3]
                         net (fo=1, routed)           0.000    39.517    out_reg[17]_i_74_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.674 r  out_reg[17]_i_22/CO[1]
                         net (fo=2, routed)           0.628    40.302    out2[0]
    SLICE_X22Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.755    41.057 r  out_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.057    out_reg[17]_i_7_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.174 r  out_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.174    out_reg[17]_i_8_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.291 r  out_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.291    out_reg[17]_i_9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.408 r  out_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.408    out_reg[17]_i_3_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.627 r  out_reg[17]_i_4/O[0]
                         net (fo=1, routed)           1.149    42.776    out1__0[16]
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.295    43.071 r  out[17]_i_1/O
                         net (fo=18, routed)          0.369    43.440    out[17]_i_1_n_0
    SLICE_X21Y37         FDRE                                         r  out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.440    14.211    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[4]/C
                         clock pessimism              0.322    14.533    
                         clock uncertainty           -0.035    14.497    
    SLICE_X21Y37         FDRE (Setup_fdre_C_R)       -0.429    14.068    out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -43.440    
  -------------------------------------------------------------------
                         slack                                -29.372    

Slack (VIOLATED) :        -29.372ns  (required time - arrival time)
  Source:                 d_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        38.864ns  (logic 25.661ns (66.027%)  route 13.203ns (33.973%))
  Logic Levels:           106  (CARRY4=88 LUT2=1 LUT3=16 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.576    clk_IBUF_BUFG
    SLICE_X17Y0          FDRE                                         r  d_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456     5.032 r  d_r_reg[0]/Q
                         net (fo=5, routed)           0.467     5.499    d_r[0]
    SLICE_X16Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.623 r  out[17]_i_386/O
                         net (fo=1, routed)           0.000     5.623    out[17]_i_386_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.155 r  out_reg[17]_i_289/CO[3]
                         net (fo=1, routed)           0.000     6.155    out_reg[17]_i_289_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  out_reg[17]_i_200/CO[3]
                         net (fo=1, routed)           0.000     6.269    out_reg[17]_i_200_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  out_reg[17]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.383    out_reg[17]_i_109_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  out_reg[17]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.497    out_reg[17]_i_45_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.654 r  out_reg[17]_i_44/CO[1]
                         net (fo=21, routed)          0.825     7.480    out2[16]
    SLICE_X17Y1          LUT3 (Prop_lut3_I0_O)        0.329     7.809 r  out[17]_i_292/O
                         net (fo=1, routed)           0.000     7.809    out[17]_i_292_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.359 r  out_reg[17]_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.359    out_reg[17]_i_199_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  out_reg[17]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.473    out_reg[17]_i_108_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  out_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.587    out_reg[17]_i_43_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.815 r  out_reg[17]_i_10/CO[2]
                         net (fo=22, routed)          0.695     9.509    out2[15]
    SLICE_X18Y0          LUT3 (Prop_lut3_I0_O)        0.313     9.822 r  out[17]_i_389/O
                         net (fo=1, routed)           0.000     9.822    out[17]_i_389_n_0
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.355 r  out_reg[17]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.355    out_reg[17]_i_302_n_0
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  out_reg[17]_i_213/CO[3]
                         net (fo=1, routed)           0.000    10.472    out_reg[17]_i_213_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.589 r  out_reg[17]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.589    out_reg[17]_i_124_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.706 r  out_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.706    out_reg[17]_i_49_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.935 r  out_reg[17]_i_11/CO[2]
                         net (fo=22, routed)          0.826    11.762    out2[14]
    SLICE_X19Y0          LUT3 (Prop_lut3_I0_O)        0.310    12.072 r  out[17]_i_390/O
                         net (fo=1, routed)           0.000    12.072    out[17]_i_390_n_0
    SLICE_X19Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.473 r  out_reg[17]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.473    out_reg[17]_i_307_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.587 r  out_reg[17]_i_218/CO[3]
                         net (fo=1, routed)           0.000    12.587    out_reg[17]_i_218_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.701 r  out_reg[17]_i_129/CO[3]
                         net (fo=1, routed)           0.000    12.701    out_reg[17]_i_129_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.815 r  out_reg[17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.815    out_reg[17]_i_53_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.043 r  out_reg[17]_i_12/CO[2]
                         net (fo=22, routed)          0.714    13.757    out2[13]
    SLICE_X20Y0          LUT3 (Prop_lut3_I0_O)        0.313    14.070 r  out[17]_i_395/O
                         net (fo=1, routed)           0.000    14.070    out[17]_i_395_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.620 r  out_reg[17]_i_312/CO[3]
                         net (fo=1, routed)           0.000    14.620    out_reg[17]_i_312_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.734 r  out_reg[17]_i_223/CO[3]
                         net (fo=1, routed)           0.000    14.734    out_reg[17]_i_223_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.848 r  out_reg[17]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.848    out_reg[17]_i_134_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.962 r  out_reg[17]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.962    out_reg[17]_i_57_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.190 r  out_reg[17]_i_13/CO[2]
                         net (fo=22, routed)          0.694    15.884    out2[12]
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.197 r  out[17]_i_432/O
                         net (fo=1, routed)           0.000    16.197    out[17]_i_432_n_0
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.730 r  out_reg[17]_i_368/CO[3]
                         net (fo=1, routed)           0.000    16.730    out_reg[17]_i_368_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.847 r  out_reg[17]_i_279/CO[3]
                         net (fo=1, routed)           0.000    16.847    out_reg[17]_i_279_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.964 r  out_reg[17]_i_185/CO[3]
                         net (fo=1, routed)           0.000    16.964    out_reg[17]_i_185_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.081 r  out_reg[17]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.081    out_reg[17]_i_93_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.310 r  out_reg[17]_i_35/CO[2]
                         net (fo=22, routed)          0.557    17.868    out2[11]
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.310    18.178 r  out[17]_i_429/O
                         net (fo=1, routed)           0.000    18.178    out[17]_i_429_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.728 r  out_reg[17]_i_363/CO[3]
                         net (fo=1, routed)           0.000    18.728    out_reg[17]_i_363_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  out_reg[17]_i_270/CO[3]
                         net (fo=1, routed)           0.000    18.842    out_reg[17]_i_270_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  out_reg[17]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.956    out_reg[17]_i_190_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  out_reg[17]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.070    out_reg[17]_i_97_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.298 r  out_reg[17]_i_36/CO[2]
                         net (fo=22, routed)          0.771    20.069    out2[10]
    SLICE_X24Y4          LUT3 (Prop_lut3_I0_O)        0.313    20.382 r  out[17]_i_426/O
                         net (fo=1, routed)           0.000    20.382    out[17]_i_426_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.932 r  out_reg[17]_i_358/CO[3]
                         net (fo=1, routed)           0.000    20.932    out_reg[17]_i_358_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  out_reg[17]_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.046    out_reg[17]_i_265_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.160 r  out_reg[17]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.160    out_reg[17]_i_171_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.274 r  out_reg[17]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.274    out_reg[17]_i_101_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.502 r  out_reg[17]_i_37/CO[2]
                         net (fo=22, routed)          0.777    22.279    out2[9]
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.592 r  out[17]_i_423/O
                         net (fo=1, routed)           0.000    22.592    out[17]_i_423_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.125 r  out_reg[17]_i_353/CO[3]
                         net (fo=1, routed)           0.000    23.125    out_reg[17]_i_353_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  out_reg[17]_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.242    out_reg[17]_i_260_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.359 r  out_reg[17]_i_166/CO[3]
                         net (fo=1, routed)           0.000    23.359    out_reg[17]_i_166_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.476 r  out_reg[17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.476    out_reg[17]_i_78_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.705 r  out_reg[17]_i_38/CO[2]
                         net (fo=22, routed)          0.820    24.525    out2[8]
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310    24.835 r  out[17]_i_410/O
                         net (fo=1, routed)           0.000    24.835    out[17]_i_410_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.385 r  out_reg[17]_i_333/CO[3]
                         net (fo=1, routed)           0.000    25.385    out_reg[17]_i_333_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.499 r  out_reg[17]_i_259/CO[3]
                         net (fo=1, routed)           0.000    25.499    out_reg[17]_i_259_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.613 r  out_reg[17]_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.613    out_reg[17]_i_165_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.727 r  out_reg[17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.727    out_reg[17]_i_77_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.955 r  out_reg[17]_i_27/CO[2]
                         net (fo=22, routed)          0.524    26.479    out2[7]
    SLICE_X20Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.792 r  out[17]_i_407/O
                         net (fo=1, routed)           0.000    26.792    out[17]_i_407_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.342 r  out_reg[17]_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.342    out_reg[17]_i_328_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.456 r  out_reg[17]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.456    out_reg[17]_i_239_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.570 r  out_reg[17]_i_176/CO[3]
                         net (fo=1, routed)           0.000    27.570    out_reg[17]_i_176_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.684 r  out_reg[17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.684    out_reg[17]_i_82_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.912 r  out_reg[17]_i_28/CO[2]
                         net (fo=22, routed)          0.545    28.457    out2[6]
    SLICE_X19Y13         LUT3 (Prop_lut3_I0_O)        0.313    28.770 r  out[17]_i_404/O
                         net (fo=1, routed)           0.000    28.770    out[17]_i_404_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.320 r  out_reg[17]_i_323/CO[3]
                         net (fo=1, routed)           0.000    29.320    out_reg[17]_i_323_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.434 r  out_reg[17]_i_234/CO[3]
                         net (fo=1, routed)           0.000    29.434    out_reg[17]_i_234_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.548 r  out_reg[17]_i_145/CO[3]
                         net (fo=1, routed)           0.000    29.548    out_reg[17]_i_145_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  out_reg[17]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.662    out_reg[17]_i_86_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.890 r  out_reg[17]_i_29/CO[2]
                         net (fo=22, routed)          0.479    30.369    out2[5]
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.313    30.682 r  out[17]_i_401/O
                         net (fo=1, routed)           0.000    30.682    out[17]_i_401_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.232 r  out_reg[17]_i_318/CO[3]
                         net (fo=1, routed)           0.000    31.232    out_reg[17]_i_318_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.346 r  out_reg[17]_i_229/CO[3]
                         net (fo=1, routed)           0.000    31.346    out_reg[17]_i_229_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.460 r  out_reg[17]_i_140/CO[3]
                         net (fo=1, routed)           0.000    31.460    out_reg[17]_i_140_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.574 r  out_reg[17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    31.574    out_reg[17]_i_62_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.802 r  out_reg[17]_i_30/CO[2]
                         net (fo=22, routed)          0.515    32.317    out2[4]
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.313    32.630 r  out[17]_i_398/O
                         net (fo=1, routed)           0.000    32.630    out[17]_i_398_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.180 r  out_reg[17]_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.180    out_reg[17]_i_317_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.294 r  out_reg[17]_i_228/CO[3]
                         net (fo=1, routed)           0.000    33.294    out_reg[17]_i_228_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.408 r  out_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    33.408    out_reg[17]_i_139_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.522 r  out_reg[17]_i_61/CO[3]
                         net (fo=1, routed)           0.009    33.531    out_reg[17]_i_61_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.759 r  out_reg[17]_i_19/CO[2]
                         net (fo=22, routed)          0.694    34.453    out2[3]
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.313    34.766 r  out[17]_i_342/O
                         net (fo=1, routed)           0.000    34.766    out[17]_i_342_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.298 r  out_reg[17]_i_244/CO[3]
                         net (fo=1, routed)           0.000    35.298    out_reg[17]_i_244_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.412 r  out_reg[17]_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.412    out_reg[17]_i_150_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.526 r  out_reg[17]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.526    out_reg[17]_i_66_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.754 r  out_reg[17]_i_20/CO[2]
                         net (fo=22, routed)          0.489    36.243    out2[2]
    SLICE_X19Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.556 r  out[17]_i_416/O
                         net (fo=1, routed)           0.000    36.556    out[17]_i_416_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.106 r  out_reg[17]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.106    out_reg[17]_i_343_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.220 r  out_reg[17]_i_249/CO[3]
                         net (fo=1, routed)           0.000    37.220    out_reg[17]_i_249_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  out_reg[17]_i_155/CO[3]
                         net (fo=1, routed)           0.000    37.333    out_reg[17]_i_155_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.447 r  out_reg[17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.447    out_reg[17]_i_70_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.675 r  out_reg[17]_i_21/CO[2]
                         net (fo=22, routed)          0.654    38.330    out2[1]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.313    38.643 r  out[17]_i_420/O
                         net (fo=1, routed)           0.000    38.643    out[17]_i_420_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.175 r  out_reg[17]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.175    out_reg[17]_i_348_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.289 r  out_reg[17]_i_254/CO[3]
                         net (fo=1, routed)           0.000    39.289    out_reg[17]_i_254_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.403 r  out_reg[17]_i_160/CO[3]
                         net (fo=1, routed)           0.000    39.403    out_reg[17]_i_160_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.517 r  out_reg[17]_i_74/CO[3]
                         net (fo=1, routed)           0.000    39.517    out_reg[17]_i_74_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.674 r  out_reg[17]_i_22/CO[1]
                         net (fo=2, routed)           0.628    40.302    out2[0]
    SLICE_X22Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.755    41.057 r  out_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.057    out_reg[17]_i_7_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.174 r  out_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.174    out_reg[17]_i_8_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.291 r  out_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.291    out_reg[17]_i_9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.408 r  out_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.408    out_reg[17]_i_3_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.627 r  out_reg[17]_i_4/O[0]
                         net (fo=1, routed)           1.149    42.776    out1__0[16]
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.295    43.071 r  out[17]_i_1/O
                         net (fo=18, routed)          0.369    43.440    out[17]_i_1_n_0
    SLICE_X21Y37         FDRE                                         r  out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.440    14.211    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[6]/C
                         clock pessimism              0.322    14.533    
                         clock uncertainty           -0.035    14.497    
    SLICE_X21Y37         FDRE (Setup_fdre_C_R)       -0.429    14.068    out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -43.440    
  -------------------------------------------------------------------
                         slack                                -29.372    

Slack (VIOLATED) :        -29.371ns  (required time - arrival time)
  Source:                 d_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        38.862ns  (logic 25.661ns (66.030%)  route 13.201ns (33.970%))
  Logic Levels:           106  (CARRY4=88 LUT2=1 LUT3=16 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.563     4.576    clk_IBUF_BUFG
    SLICE_X17Y0          FDRE                                         r  d_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456     5.032 r  d_r_reg[0]/Q
                         net (fo=5, routed)           0.467     5.499    d_r[0]
    SLICE_X16Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.623 r  out[17]_i_386/O
                         net (fo=1, routed)           0.000     5.623    out[17]_i_386_n_0
    SLICE_X16Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.155 r  out_reg[17]_i_289/CO[3]
                         net (fo=1, routed)           0.000     6.155    out_reg[17]_i_289_n_0
    SLICE_X16Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  out_reg[17]_i_200/CO[3]
                         net (fo=1, routed)           0.000     6.269    out_reg[17]_i_200_n_0
    SLICE_X16Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  out_reg[17]_i_109/CO[3]
                         net (fo=1, routed)           0.000     6.383    out_reg[17]_i_109_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  out_reg[17]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.497    out_reg[17]_i_45_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.654 r  out_reg[17]_i_44/CO[1]
                         net (fo=21, routed)          0.825     7.480    out2[16]
    SLICE_X17Y1          LUT3 (Prop_lut3_I0_O)        0.329     7.809 r  out[17]_i_292/O
                         net (fo=1, routed)           0.000     7.809    out[17]_i_292_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.359 r  out_reg[17]_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.359    out_reg[17]_i_199_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  out_reg[17]_i_108/CO[3]
                         net (fo=1, routed)           0.000     8.473    out_reg[17]_i_108_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  out_reg[17]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.587    out_reg[17]_i_43_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.815 r  out_reg[17]_i_10/CO[2]
                         net (fo=22, routed)          0.695     9.509    out2[15]
    SLICE_X18Y0          LUT3 (Prop_lut3_I0_O)        0.313     9.822 r  out[17]_i_389/O
                         net (fo=1, routed)           0.000     9.822    out[17]_i_389_n_0
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.355 r  out_reg[17]_i_302/CO[3]
                         net (fo=1, routed)           0.000    10.355    out_reg[17]_i_302_n_0
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.472 r  out_reg[17]_i_213/CO[3]
                         net (fo=1, routed)           0.000    10.472    out_reg[17]_i_213_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.589 r  out_reg[17]_i_124/CO[3]
                         net (fo=1, routed)           0.000    10.589    out_reg[17]_i_124_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.706 r  out_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.706    out_reg[17]_i_49_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.935 r  out_reg[17]_i_11/CO[2]
                         net (fo=22, routed)          0.826    11.762    out2[14]
    SLICE_X19Y0          LUT3 (Prop_lut3_I0_O)        0.310    12.072 r  out[17]_i_390/O
                         net (fo=1, routed)           0.000    12.072    out[17]_i_390_n_0
    SLICE_X19Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.473 r  out_reg[17]_i_307/CO[3]
                         net (fo=1, routed)           0.000    12.473    out_reg[17]_i_307_n_0
    SLICE_X19Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.587 r  out_reg[17]_i_218/CO[3]
                         net (fo=1, routed)           0.000    12.587    out_reg[17]_i_218_n_0
    SLICE_X19Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.701 r  out_reg[17]_i_129/CO[3]
                         net (fo=1, routed)           0.000    12.701    out_reg[17]_i_129_n_0
    SLICE_X19Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.815 r  out_reg[17]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.815    out_reg[17]_i_53_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.043 r  out_reg[17]_i_12/CO[2]
                         net (fo=22, routed)          0.714    13.757    out2[13]
    SLICE_X20Y0          LUT3 (Prop_lut3_I0_O)        0.313    14.070 r  out[17]_i_395/O
                         net (fo=1, routed)           0.000    14.070    out[17]_i_395_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.620 r  out_reg[17]_i_312/CO[3]
                         net (fo=1, routed)           0.000    14.620    out_reg[17]_i_312_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.734 r  out_reg[17]_i_223/CO[3]
                         net (fo=1, routed)           0.000    14.734    out_reg[17]_i_223_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.848 r  out_reg[17]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.848    out_reg[17]_i_134_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.962 r  out_reg[17]_i_57/CO[3]
                         net (fo=1, routed)           0.000    14.962    out_reg[17]_i_57_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.190 r  out_reg[17]_i_13/CO[2]
                         net (fo=22, routed)          0.694    15.884    out2[12]
    SLICE_X22Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.197 r  out[17]_i_432/O
                         net (fo=1, routed)           0.000    16.197    out[17]_i_432_n_0
    SLICE_X22Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.730 r  out_reg[17]_i_368/CO[3]
                         net (fo=1, routed)           0.000    16.730    out_reg[17]_i_368_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.847 r  out_reg[17]_i_279/CO[3]
                         net (fo=1, routed)           0.000    16.847    out_reg[17]_i_279_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.964 r  out_reg[17]_i_185/CO[3]
                         net (fo=1, routed)           0.000    16.964    out_reg[17]_i_185_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.081 r  out_reg[17]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.081    out_reg[17]_i_93_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.310 r  out_reg[17]_i_35/CO[2]
                         net (fo=22, routed)          0.557    17.868    out2[11]
    SLICE_X23Y3          LUT3 (Prop_lut3_I0_O)        0.310    18.178 r  out[17]_i_429/O
                         net (fo=1, routed)           0.000    18.178    out[17]_i_429_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.728 r  out_reg[17]_i_363/CO[3]
                         net (fo=1, routed)           0.000    18.728    out_reg[17]_i_363_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  out_reg[17]_i_270/CO[3]
                         net (fo=1, routed)           0.000    18.842    out_reg[17]_i_270_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  out_reg[17]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.956    out_reg[17]_i_190_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  out_reg[17]_i_97/CO[3]
                         net (fo=1, routed)           0.000    19.070    out_reg[17]_i_97_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.298 r  out_reg[17]_i_36/CO[2]
                         net (fo=22, routed)          0.771    20.069    out2[10]
    SLICE_X24Y4          LUT3 (Prop_lut3_I0_O)        0.313    20.382 r  out[17]_i_426/O
                         net (fo=1, routed)           0.000    20.382    out[17]_i_426_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.932 r  out_reg[17]_i_358/CO[3]
                         net (fo=1, routed)           0.000    20.932    out_reg[17]_i_358_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  out_reg[17]_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.046    out_reg[17]_i_265_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.160 r  out_reg[17]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.160    out_reg[17]_i_171_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.274 r  out_reg[17]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.274    out_reg[17]_i_101_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.502 r  out_reg[17]_i_37/CO[2]
                         net (fo=22, routed)          0.777    22.279    out2[9]
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.592 r  out[17]_i_423/O
                         net (fo=1, routed)           0.000    22.592    out[17]_i_423_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.125 r  out_reg[17]_i_353/CO[3]
                         net (fo=1, routed)           0.000    23.125    out_reg[17]_i_353_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.242 r  out_reg[17]_i_260/CO[3]
                         net (fo=1, routed)           0.000    23.242    out_reg[17]_i_260_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.359 r  out_reg[17]_i_166/CO[3]
                         net (fo=1, routed)           0.000    23.359    out_reg[17]_i_166_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.476 r  out_reg[17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.476    out_reg[17]_i_78_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.705 r  out_reg[17]_i_38/CO[2]
                         net (fo=22, routed)          0.820    24.525    out2[8]
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310    24.835 r  out[17]_i_410/O
                         net (fo=1, routed)           0.000    24.835    out[17]_i_410_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.385 r  out_reg[17]_i_333/CO[3]
                         net (fo=1, routed)           0.000    25.385    out_reg[17]_i_333_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.499 r  out_reg[17]_i_259/CO[3]
                         net (fo=1, routed)           0.000    25.499    out_reg[17]_i_259_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.613 r  out_reg[17]_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.613    out_reg[17]_i_165_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.727 r  out_reg[17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.727    out_reg[17]_i_77_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.955 r  out_reg[17]_i_27/CO[2]
                         net (fo=22, routed)          0.524    26.479    out2[7]
    SLICE_X20Y9          LUT3 (Prop_lut3_I0_O)        0.313    26.792 r  out[17]_i_407/O
                         net (fo=1, routed)           0.000    26.792    out[17]_i_407_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.342 r  out_reg[17]_i_328/CO[3]
                         net (fo=1, routed)           0.000    27.342    out_reg[17]_i_328_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.456 r  out_reg[17]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.456    out_reg[17]_i_239_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.570 r  out_reg[17]_i_176/CO[3]
                         net (fo=1, routed)           0.000    27.570    out_reg[17]_i_176_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.684 r  out_reg[17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.684    out_reg[17]_i_82_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.912 r  out_reg[17]_i_28/CO[2]
                         net (fo=22, routed)          0.545    28.457    out2[6]
    SLICE_X19Y13         LUT3 (Prop_lut3_I0_O)        0.313    28.770 r  out[17]_i_404/O
                         net (fo=1, routed)           0.000    28.770    out[17]_i_404_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.320 r  out_reg[17]_i_323/CO[3]
                         net (fo=1, routed)           0.000    29.320    out_reg[17]_i_323_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.434 r  out_reg[17]_i_234/CO[3]
                         net (fo=1, routed)           0.000    29.434    out_reg[17]_i_234_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.548 r  out_reg[17]_i_145/CO[3]
                         net (fo=1, routed)           0.000    29.548    out_reg[17]_i_145_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.662 r  out_reg[17]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.662    out_reg[17]_i_86_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.890 r  out_reg[17]_i_29/CO[2]
                         net (fo=22, routed)          0.479    30.369    out2[5]
    SLICE_X19Y18         LUT3 (Prop_lut3_I0_O)        0.313    30.682 r  out[17]_i_401/O
                         net (fo=1, routed)           0.000    30.682    out[17]_i_401_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.232 r  out_reg[17]_i_318/CO[3]
                         net (fo=1, routed)           0.000    31.232    out_reg[17]_i_318_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.346 r  out_reg[17]_i_229/CO[3]
                         net (fo=1, routed)           0.000    31.346    out_reg[17]_i_229_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.460 r  out_reg[17]_i_140/CO[3]
                         net (fo=1, routed)           0.000    31.460    out_reg[17]_i_140_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.574 r  out_reg[17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    31.574    out_reg[17]_i_62_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.802 r  out_reg[17]_i_30/CO[2]
                         net (fo=22, routed)          0.515    32.317    out2[4]
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.313    32.630 r  out[17]_i_398/O
                         net (fo=1, routed)           0.000    32.630    out[17]_i_398_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.180 r  out_reg[17]_i_317/CO[3]
                         net (fo=1, routed)           0.000    33.180    out_reg[17]_i_317_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.294 r  out_reg[17]_i_228/CO[3]
                         net (fo=1, routed)           0.000    33.294    out_reg[17]_i_228_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.408 r  out_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    33.408    out_reg[17]_i_139_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.522 r  out_reg[17]_i_61/CO[3]
                         net (fo=1, routed)           0.009    33.531    out_reg[17]_i_61_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.759 r  out_reg[17]_i_19/CO[2]
                         net (fo=22, routed)          0.694    34.453    out2[3]
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.313    34.766 r  out[17]_i_342/O
                         net (fo=1, routed)           0.000    34.766    out[17]_i_342_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.298 r  out_reg[17]_i_244/CO[3]
                         net (fo=1, routed)           0.000    35.298    out_reg[17]_i_244_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.412 r  out_reg[17]_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.412    out_reg[17]_i_150_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.526 r  out_reg[17]_i_66/CO[3]
                         net (fo=1, routed)           0.000    35.526    out_reg[17]_i_66_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.754 r  out_reg[17]_i_20/CO[2]
                         net (fo=22, routed)          0.489    36.243    out2[2]
    SLICE_X19Y29         LUT3 (Prop_lut3_I0_O)        0.313    36.556 r  out[17]_i_416/O
                         net (fo=1, routed)           0.000    36.556    out[17]_i_416_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.106 r  out_reg[17]_i_343/CO[3]
                         net (fo=1, routed)           0.000    37.106    out_reg[17]_i_343_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.220 r  out_reg[17]_i_249/CO[3]
                         net (fo=1, routed)           0.000    37.220    out_reg[17]_i_249_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.333 r  out_reg[17]_i_155/CO[3]
                         net (fo=1, routed)           0.000    37.333    out_reg[17]_i_155_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.447 r  out_reg[17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    37.447    out_reg[17]_i_70_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.675 r  out_reg[17]_i_21/CO[2]
                         net (fo=22, routed)          0.654    38.330    out2[1]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.313    38.643 r  out[17]_i_420/O
                         net (fo=1, routed)           0.000    38.643    out[17]_i_420_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.175 r  out_reg[17]_i_348/CO[3]
                         net (fo=1, routed)           0.000    39.175    out_reg[17]_i_348_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.289 r  out_reg[17]_i_254/CO[3]
                         net (fo=1, routed)           0.000    39.289    out_reg[17]_i_254_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.403 r  out_reg[17]_i_160/CO[3]
                         net (fo=1, routed)           0.000    39.403    out_reg[17]_i_160_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.517 r  out_reg[17]_i_74/CO[3]
                         net (fo=1, routed)           0.000    39.517    out_reg[17]_i_74_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.674 r  out_reg[17]_i_22/CO[1]
                         net (fo=2, routed)           0.628    40.302    out2[0]
    SLICE_X22Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.755    41.057 r  out_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.057    out_reg[17]_i_7_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.174 r  out_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.174    out_reg[17]_i_8_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.291 r  out_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.291    out_reg[17]_i_9_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.408 r  out_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.408    out_reg[17]_i_3_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.627 r  out_reg[17]_i_4/O[0]
                         net (fo=1, routed)           1.149    42.776    out1__0[16]
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.295    43.071 r  out[17]_i_1/O
                         net (fo=18, routed)          0.367    43.438    out[17]_i_1_n_0
    SLICE_X16Y37         FDRE                                         r  out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.439    14.210    clk_IBUF_BUFG
    SLICE_X16Y37         FDRE                                         r  out_reg[11]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.496    
    SLICE_X16Y37         FDRE (Setup_fdre_C_R)       -0.429    14.067    out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                         -43.438    
  -------------------------------------------------------------------
                         slack                                -29.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 e_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.361ns (44.014%)  route 0.459ns (55.986%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.395    clk_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  e_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  e_r_reg[0]/Q
                         net (fo=1, routed)           0.210     1.746    e_r[0]
    SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  out[17]_i_26/O
                         net (fo=1, routed)           0.000     1.791    out[17]_i_26_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.861 r  out_reg[17]_i_7/O[0]
                         net (fo=18, routed)          0.249     2.110    out1__0[0]
    SLICE_X21Y37         LUT3 (Prop_lut3_I1_O)        0.105     2.215 r  out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.215    out[4]_i_1_n_0
    SLICE_X21Y37         FDRE                                         r  out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.910    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[4]/C
                         clock pessimism             -0.499     1.411    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.092     1.503    out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 e_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.361ns (43.423%)  route 0.470ns (56.577%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.395    clk_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  e_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  e_r_reg[0]/Q
                         net (fo=1, routed)           0.210     1.746    e_r[0]
    SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  out[17]_i_26/O
                         net (fo=1, routed)           0.000     1.791    out[17]_i_26_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.861 r  out_reg[17]_i_7/O[0]
                         net (fo=18, routed)          0.260     2.121    out1__0[0]
    SLICE_X21Y37         LUT6 (Prop_lut6_I2_O)        0.105     2.226 r  out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.226    out[6]_i_1_n_0
    SLICE_X21Y37         FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.910    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[6]/C
                         clock pessimism             -0.499     1.411    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.092     1.503    out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 e_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.361ns (41.685%)  route 0.505ns (58.315%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.395    clk_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  e_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  e_r_reg[0]/Q
                         net (fo=1, routed)           0.210     1.746    e_r[0]
    SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  out[17]_i_26/O
                         net (fo=1, routed)           0.000     1.791    out[17]_i_26_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.861 f  out_reg[17]_i_7/O[0]
                         net (fo=18, routed)          0.295     2.156    out1__0[0]
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.105     2.261 r  out[17]_i_2/O
                         net (fo=1, routed)           0.000     2.261    out[17]_i_2_n_0
    SLICE_X17Y37         FDRE                                         r  out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.827     1.909    clk_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  out_reg[17]/C
                         clock pessimism             -0.479     1.430    
    SLICE_X17Y37         FDRE (Hold_fdre_C_D)         0.092     1.522    out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 e_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.361ns (42.304%)  route 0.492ns (57.696%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.395    clk_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  e_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  e_r_reg[0]/Q
                         net (fo=1, routed)           0.210     1.746    e_r[0]
    SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  out[17]_i_26/O
                         net (fo=1, routed)           0.000     1.791    out[17]_i_26_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.861 r  out_reg[17]_i_7/O[0]
                         net (fo=18, routed)          0.282     2.143    out1__0[0]
    SLICE_X21Y37         LUT6 (Prop_lut6_I2_O)        0.105     2.248 r  out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.248    out[2]_i_1_n_0
    SLICE_X21Y37         FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.910    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[2]/C
                         clock pessimism             -0.499     1.411    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.092     1.503    out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 e_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.361ns (41.283%)  route 0.513ns (58.717%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.395    clk_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  e_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  e_r_reg[0]/Q
                         net (fo=1, routed)           0.210     1.746    e_r[0]
    SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  out[17]_i_26/O
                         net (fo=1, routed)           0.000     1.791    out[17]_i_26_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.861 r  out_reg[17]_i_7/O[0]
                         net (fo=18, routed)          0.303     2.164    out1__0[0]
    SLICE_X19Y36         LUT5 (Prop_lut5_I3_O)        0.105     2.269 r  out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.269    out[1]_i_1_n_0
    SLICE_X19Y36         FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.826     1.908    clk_IBUF_BUFG
    SLICE_X19Y36         FDRE                                         r  out_reg[1]/C
                         clock pessimism             -0.479     1.429    
    SLICE_X19Y36         FDRE (Hold_fdre_C_D)         0.092     1.521    out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 e_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.361ns (40.200%)  route 0.537ns (59.800%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.395    clk_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  e_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  e_r_reg[0]/Q
                         net (fo=1, routed)           0.210     1.746    e_r[0]
    SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  out[17]_i_26/O
                         net (fo=1, routed)           0.000     1.791    out[17]_i_26_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.861 r  out_reg[17]_i_7/O[0]
                         net (fo=18, routed)          0.327     2.188    out1__0[0]
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.105     2.293 r  out[15]_i_1/O
                         net (fo=1, routed)           0.000     2.293    out[15]_i_1_n_0
    SLICE_X17Y37         FDRE                                         r  out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.827     1.909    clk_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  out_reg[15]/C
                         clock pessimism             -0.479     1.430    
    SLICE_X17Y37         FDRE (Hold_fdre_C_D)         0.092     1.522    out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 e_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.361ns (39.234%)  route 0.559ns (60.766%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.395    clk_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  e_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  e_r_reg[0]/Q
                         net (fo=1, routed)           0.210     1.746    e_r[0]
    SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  out[17]_i_26/O
                         net (fo=1, routed)           0.000     1.791    out[17]_i_26_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.861 r  out_reg[17]_i_7/O[0]
                         net (fo=18, routed)          0.349     2.210    out1__0[0]
    SLICE_X16Y37         LUT5 (Prop_lut5_I1_O)        0.105     2.315 r  out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.315    out[3]_i_1_n_0
    SLICE_X16Y37         FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.827     1.909    clk_IBUF_BUFG
    SLICE_X16Y37         FDRE                                         r  out_reg[3]/C
                         clock pessimism             -0.479     1.430    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.092     1.522    out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 e_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.361ns (38.957%)  route 0.566ns (61.043%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.395    clk_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  e_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  e_r_reg[0]/Q
                         net (fo=1, routed)           0.210     1.746    e_r[0]
    SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  out[17]_i_26/O
                         net (fo=1, routed)           0.000     1.791    out[17]_i_26_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.861 r  out_reg[17]_i_7/O[0]
                         net (fo=18, routed)          0.356     2.216    out1__0[0]
    SLICE_X16Y37         LUT3 (Prop_lut3_I1_O)        0.105     2.321 r  out[14]_i_1/O
                         net (fo=1, routed)           0.000     2.321    out[14]_i_1_n_0
    SLICE_X16Y37         FDRE                                         r  out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.827     1.909    clk_IBUF_BUFG
    SLICE_X16Y37         FDRE                                         r  out_reg[14]/C
                         clock pessimism             -0.479     1.430    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.092     1.522    out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 e_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.361ns (38.844%)  route 0.568ns (61.156%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.395    clk_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  e_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  e_r_reg[0]/Q
                         net (fo=1, routed)           0.210     1.746    e_r[0]
    SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  out[17]_i_26/O
                         net (fo=1, routed)           0.000     1.791    out[17]_i_26_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.861 r  out_reg[17]_i_7/O[0]
                         net (fo=18, routed)          0.358     2.219    out1__0[0]
    SLICE_X16Y37         LUT5 (Prop_lut5_I4_O)        0.105     2.324 r  out[11]_i_1/O
                         net (fo=1, routed)           0.000     2.324    out[11]_i_1_n_0
    SLICE_X16Y37         FDRE                                         r  out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.827     1.909    clk_IBUF_BUFG
    SLICE_X16Y37         FDRE                                         r  out_reg[11]/C
                         clock pessimism             -0.479     1.430    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.091     1.521    out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 e_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.361ns (39.438%)  route 0.554ns (60.562%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.558     1.395    clk_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  e_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  e_r_reg[0]/Q
                         net (fo=1, routed)           0.210     1.746    e_r[0]
    SLICE_X22Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  out[17]_i_26/O
                         net (fo=1, routed)           0.000     1.791    out[17]_i_26_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.861 r  out_reg[17]_i_7/O[0]
                         net (fo=18, routed)          0.344     2.205    out1__0[0]
    SLICE_X21Y37         LUT3 (Prop_lut3_I1_O)        0.105     2.310 r  out[16]_i_1/O
                         net (fo=1, routed)           0.000     2.310    out[16]_i_1_n_0
    SLICE_X21Y37         FDRE                                         r  out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.910    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[16]/C
                         clock pessimism             -0.499     1.411    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.091     1.502    out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.808    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y31   c_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y3    c_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y2    c_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y0    c_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y0    c_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y1    c_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y0    c_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y1    c_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y29   c_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y31   c_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y31   c_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y3    c_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y3    c_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y2    c_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y2    c_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y0    c_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y0    c_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y0    c_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y0    c_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y31   c_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y31   c_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y3    c_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y3    c_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y2    c_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y2    c_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y0    c_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y0    c_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y0    c_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y0    c_r_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 3.079ns (50.036%)  route 3.075ns (49.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.560     4.573    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     5.029 r  out_reg[2]/Q
                         net (fo=1, routed)           3.075     8.103    out_OBUF[2]
    T18                  OBUF (Prop_obuf_I_O)         2.623    10.726 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.726    out[2]
    T18                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.142ns  (logic 3.080ns (50.152%)  route 3.062ns (49.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.557     4.570    clk_IBUF_BUFG
    SLICE_X19Y36         FDRE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456     5.026 r  out_reg[1]/Q
                         net (fo=1, routed)           3.062     8.087    out_OBUF[1]
    T17                  OBUF (Prop_obuf_I_O)         2.624    10.712 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.712    out[1]
    T17                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.063ns  (logic 3.143ns (51.835%)  route 2.920ns (48.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.557     4.570    clk_IBUF_BUFG
    SLICE_X18Y36         FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.518     5.088 r  out_reg[0]/Q
                         net (fo=1, routed)           2.920     8.008    out_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         2.625    10.633 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.633    out[0]
    U17                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.989ns  (logic 3.081ns (51.437%)  route 2.909ns (48.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.558     4.571    clk_IBUF_BUFG
    SLICE_X16Y37         FDRE                                         r  out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.456     5.027 r  out_reg[3]/Q
                         net (fo=1, routed)           2.909     7.935    out_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         2.625    10.560 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.560    out[3]
    R18                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.962ns  (logic 3.081ns (51.674%)  route 2.881ns (48.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.557     4.570    clk_IBUF_BUFG
    SLICE_X19Y36         FDRE                                         r  out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456     5.026 r  out_reg[5]/Q
                         net (fo=1, routed)           2.881     7.907    out_OBUF[5]
    R16                  OBUF (Prop_obuf_I_O)         2.625    10.532 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.532    out[5]
    R16                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.950ns  (logic 3.077ns (51.708%)  route 2.874ns (48.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.560     4.573    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     5.029 r  out_reg[4]/Q
                         net (fo=1, routed)           2.874     7.902    out_OBUF[4]
    R17                  OBUF (Prop_obuf_I_O)         2.621    10.523 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.523    out[4]
    R17                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.951ns  (logic 3.085ns (51.845%)  route 2.866ns (48.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.557     4.570    clk_IBUF_BUFG
    SLICE_X19Y36         FDRE                                         r  out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456     5.026 r  out_reg[7]/Q
                         net (fo=1, routed)           2.866     7.892    out_OBUF[7]
    T14                  OBUF (Prop_obuf_I_O)         2.629    10.521 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.521    out[7]
    T14                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.946ns  (logic 3.137ns (52.755%)  route 2.809ns (47.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.557     4.570    clk_IBUF_BUFG
    SLICE_X18Y36         FDRE                                         r  out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.518     5.088 r  out_reg[9]/Q
                         net (fo=1, routed)           2.809     7.897    out_OBUF[9]
    P14                  OBUF (Prop_obuf_I_O)         2.619    10.516 r  out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.516    out[9]
    P14                                                               r  out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.815ns  (logic 3.209ns (55.189%)  route 2.606ns (44.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.558     4.571    clk_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.419     4.990 r  out_reg[12]/Q
                         net (fo=1, routed)           2.606     7.595    out_OBUF[12]
    N18                  OBUF (Prop_obuf_I_O)         2.790    10.386 r  out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.386    out[12]
    N18                                                               r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 3.084ns (53.160%)  route 2.718ns (46.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.560     4.573    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     5.029 r  out_reg[6]/Q
                         net (fo=1, routed)           2.718     7.746    out_OBUF[6]
    T15                  OBUF (Prop_obuf_I_O)         2.628    10.375 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.375    out[6]
    T15                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.266ns (62.557%)  route 0.758ns (37.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.557     1.394    clk_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  out_reg[17]/Q
                         net (fo=1, routed)           0.758     2.292    out_OBUF[17]
    M17                  OBUF (Prop_obuf_I_O)         1.125     3.418 r  out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.418    out[17]
    M17                                                               r  out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.272ns (61.873%)  route 0.784ns (38.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.557     1.394    clk_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  out_reg[13]/Q
                         net (fo=1, routed)           0.784     2.318    out_OBUF[13]
    N17                  OBUF (Prop_obuf_I_O)         1.131     3.449 r  out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.449    out[13]
    N17                                                               r  out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.273ns (60.947%)  route 0.816ns (39.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.557     1.394    clk_IBUF_BUFG
    SLICE_X16Y37         FDRE                                         r  out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  out_reg[11]/Q
                         net (fo=1, routed)           0.816     2.350    out_OBUF[11]
    P18                  OBUF (Prop_obuf_I_O)         1.132     3.482 r  out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.482    out[11]
    P18                                                               r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.277ns (60.952%)  route 0.818ns (39.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.557     1.394    clk_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  out_reg[15]/Q
                         net (fo=1, routed)           0.818     2.353    out_OBUF[15]
    N14                  OBUF (Prop_obuf_I_O)         1.136     3.489 r  out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.489    out[15]
    N14                                                               r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.272ns (60.606%)  route 0.827ns (39.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.557     1.394    clk_IBUF_BUFG
    SLICE_X16Y37         FDRE                                         r  out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  out_reg[14]/Q
                         net (fo=1, routed)           0.827     2.361    out_OBUF[14]
    N16                  OBUF (Prop_obuf_I_O)         1.131     3.492 r  out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.492    out[14]
    N16                                                               r  out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.271ns (59.816%)  route 0.854ns (40.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.557     1.394    clk_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  out_reg[10]/Q
                         net (fo=1, routed)           0.854     2.388    out_OBUF[10]
    P16                  OBUF (Prop_obuf_I_O)         1.130     3.518 r  out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.518    out[10]
    P16                                                               r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.314ns (61.732%)  route 0.815ns (38.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.557     1.394    clk_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.128     1.522 r  out_reg[12]/Q
                         net (fo=1, routed)           0.815     2.336    out_OBUF[12]
    N18                  OBUF (Prop_obuf_I_O)         1.186     3.522 r  out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.522    out[12]
    N18                                                               r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.286ns (60.190%)  route 0.851ns (39.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.559     1.396    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  out_reg[6]/Q
                         net (fo=1, routed)           0.851     2.387    out_OBUF[6]
    T15                  OBUF (Prop_obuf_I_O)         1.145     3.532 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.532    out[6]
    T15                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.274ns (59.489%)  route 0.868ns (40.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.559     1.396    clk_IBUF_BUFG
    SLICE_X21Y37         FDRE                                         r  out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  out_reg[16]/Q
                         net (fo=1, routed)           0.868     2.404    out_OBUF[16]
    M14                  OBUF (Prop_obuf_I_O)         1.133     3.537 r  out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.537    out[16]
    M14                                                               r  out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.273ns (58.938%)  route 0.887ns (41.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.557     1.394    clk_IBUF_BUFG
    SLICE_X16Y37         FDRE                                         r  out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  out_reg[8]/Q
                         net (fo=1, routed)           0.887     2.421    out_OBUF[8]
    R15                  OBUF (Prop_obuf_I_O)         1.132     3.553 r  out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.553    out[8]
    R15                                                               r  out[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c[11]
                            (input port)
  Destination:            c_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 0.960ns (18.072%)  route 4.354ns (81.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  c[11] (IN)
                         net (fo=0)                   0.000     0.000    c[11]
    F18                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  c_IBUF[11]_inst/O
                         net (fo=1, routed)           4.354     5.314    c_IBUF[11]
    SLICE_X22Y2          FDRE                                         r  c_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.445     4.216    clk_IBUF_BUFG
    SLICE_X22Y2          FDRE                                         r  c_r_reg[11]/C

Slack:                    inf
  Source:                 c[16]
                            (input port)
  Destination:            c_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.226ns  (logic 0.967ns (18.513%)  route 4.258ns (81.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  c[16] (IN)
                         net (fo=0)                   0.000     0.000    c[16]
    E17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  c_IBUF[16]_inst/O
                         net (fo=1, routed)           4.258     5.226    c_IBUF[16]
    SLICE_X17Y1          FDRE                                         r  c_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444     4.215    clk_IBUF_BUFG
    SLICE_X17Y1          FDRE                                         r  c_r_reg[16]/C

Slack:                    inf
  Source:                 c[14]
                            (input port)
  Destination:            c_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 0.993ns (19.028%)  route 4.226ns (80.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  c[14] (IN)
                         net (fo=0)                   0.000     0.000    c[14]
    C17                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  c_IBUF[14]_inst/O
                         net (fo=1, routed)           4.226     5.219    c_IBUF[14]
    SLICE_X18Y1          FDRE                                         r  c_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444     4.215    clk_IBUF_BUFG
    SLICE_X18Y1          FDRE                                         r  c_r_reg[14]/C

Slack:                    inf
  Source:                 c[13]
                            (input port)
  Destination:            c_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.199ns  (logic 0.984ns (18.934%)  route 4.215ns (81.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  c[13] (IN)
                         net (fo=0)                   0.000     0.000    c[13]
    C18                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  c_IBUF[13]_inst/O
                         net (fo=1, routed)           4.215     5.199    c_IBUF[13]
    SLICE_X17Y0          FDRE                                         r  c_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444     4.215    clk_IBUF_BUFG
    SLICE_X17Y0          FDRE                                         r  c_r_reg[13]/C

Slack:                    inf
  Source:                 c[10]
                            (input port)
  Destination:            c_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.153ns  (logic 0.951ns (18.462%)  route 4.202ns (81.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  c[10] (IN)
                         net (fo=0)                   0.000     0.000    c[10]
    H16                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  c_IBUF[10]_inst/O
                         net (fo=1, routed)           4.202     5.153    c_IBUF[10]
    SLICE_X22Y3          FDRE                                         r  c_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444     4.215    clk_IBUF_BUFG
    SLICE_X22Y3          FDRE                                         r  c_r_reg[10]/C

Slack:                    inf
  Source:                 c[15]
                            (input port)
  Destination:            c_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.048ns  (logic 0.968ns (19.181%)  route 4.080ns (80.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  c[15] (IN)
                         net (fo=0)                   0.000     0.000    c[15]
    D18                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  c_IBUF[15]_inst/O
                         net (fo=1, routed)           4.080     5.048    c_IBUF[15]
    SLICE_X16Y0          FDRE                                         r  c_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444     4.215    clk_IBUF_BUFG
    SLICE_X16Y0          FDRE                                         r  c_r_reg[15]/C

Slack:                    inf
  Source:                 c[9]
                            (input port)
  Destination:            c_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.748ns  (logic 0.952ns (20.043%)  route 3.797ns (79.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  c[9] (IN)
                         net (fo=0)                   0.000     0.000    c[9]
    G16                  IBUF (Prop_ibuf_I_O)         0.952     0.952 r  c_IBUF[9]_inst/O
                         net (fo=1, routed)           3.797     4.748    c_IBUF[9]
    SLICE_X24Y4          FDRE                                         r  c_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.447     4.218    clk_IBUF_BUFG
    SLICE_X24Y4          FDRE                                         r  c_r_reg[9]/C

Slack:                    inf
  Source:                 c[8]
                            (input port)
  Destination:            c_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.566ns  (logic 0.962ns (21.066%)  route 3.604ns (78.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  c[8] (IN)
                         net (fo=0)                   0.000     0.000    c[8]
    G15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  c_IBUF[8]_inst/O
                         net (fo=1, routed)           3.604     4.566    c_IBUF[8]
    SLICE_X22Y6          FDRE                                         r  c_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444     4.215    clk_IBUF_BUFG
    SLICE_X22Y6          FDRE                                         r  c_r_reg[8]/C

Slack:                    inf
  Source:                 c[7]
                            (input port)
  Destination:            c_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.561ns  (logic 0.958ns (21.007%)  route 3.603ns (78.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  c[7] (IN)
                         net (fo=0)                   0.000     0.000    c[7]
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  c_IBUF[7]_inst/O
                         net (fo=1, routed)           3.603     4.561    c_IBUF[7]
    SLICE_X21Y6          FDRE                                         r  c_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.444     4.215    clk_IBUF_BUFG
    SLICE_X21Y6          FDRE                                         r  c_r_reg[7]/C

Slack:                    inf
  Source:                 c[12]
                            (input port)
  Destination:            c_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.554ns  (logic 0.967ns (21.232%)  route 3.587ns (78.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  c[12] (IN)
                         net (fo=0)                   0.000     0.000    c[12]
    G17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  c_IBUF[12]_inst/O
                         net (fo=1, routed)           3.587     4.554    c_IBUF[12]
    SLICE_X21Y0          FDRE                                         r  c_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.445     4.216    clk_IBUF_BUFG
    SLICE_X21Y0          FDRE                                         r  c_r_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[13]
                            (input port)
  Destination:            out1/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.163ns (20.505%)  route 0.633ns (79.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  b[13] (IN)
                         net (fo=0)                   0.000     0.000    b[13]
    M4                   IBUF (Prop_ibuf_I_O)         0.163     0.163 r  b_IBUF[13]_inst/O
                         net (fo=1, routed)           0.633     0.796    b_IBUF[13]
    DSP48_X1Y10          DSP48E1                                      r  out1/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.909     1.991    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  out1/CLK

Slack:                    inf
  Source:                 b[11]
                            (input port)
  Destination:            out1/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.172ns (21.501%)  route 0.626ns (78.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  b[11] (IN)
                         net (fo=0)                   0.000     0.000    b[11]
    N3                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  b_IBUF[11]_inst/O
                         net (fo=1, routed)           0.626     0.798    b_IBUF[11]
    DSP48_X1Y10          DSP48E1                                      r  out1/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.909     1.991    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  out1/CLK

Slack:                    inf
  Source:                 b[9]
                            (input port)
  Destination:            out1/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.178ns (21.733%)  route 0.640ns (78.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  b[9] (IN)
                         net (fo=0)                   0.000     0.000    b[9]
    P4                   IBUF (Prop_ibuf_I_O)         0.178     0.178 r  b_IBUF[9]_inst/O
                         net (fo=1, routed)           0.640     0.817    b_IBUF[9]
    DSP48_X1Y10          DSP48E1                                      r  out1/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.909     1.991    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  out1/CLK

Slack:                    inf
  Source:                 b[10]
                            (input port)
  Destination:            out1/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.173ns (21.103%)  route 0.646ns (78.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  b[10] (IN)
                         net (fo=0)                   0.000     0.000    b[10]
    N2                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  b_IBUF[10]_inst/O
                         net (fo=1, routed)           0.646     0.818    b_IBUF[10]
    DSP48_X1Y10          DSP48E1                                      r  out1/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.909     1.991    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  out1/CLK

Slack:                    inf
  Source:                 b[12]
                            (input port)
  Destination:            out1/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.171ns (20.881%)  route 0.648ns (79.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  b[12] (IN)
                         net (fo=0)                   0.000     0.000    b[12]
    N4                   IBUF (Prop_ibuf_I_O)         0.171     0.171 r  b_IBUF[12]_inst/O
                         net (fo=1, routed)           0.648     0.819    b_IBUF[12]
    DSP48_X1Y10          DSP48E1                                      r  out1/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.909     1.991    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  out1/CLK

Slack:                    inf
  Source:                 b[16]
                            (input port)
  Destination:            out1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.180ns (21.339%)  route 0.663ns (78.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  b[16] (IN)
                         net (fo=0)                   0.000     0.000    b[16]
    N6                   IBUF (Prop_ibuf_I_O)         0.180     0.180 r  b_IBUF[16]_inst/O
                         net (fo=1, routed)           0.663     0.843    b_IBUF[16]
    DSP48_X1Y10          DSP48E1                                      r  out1/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.909     1.991    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  out1/CLK

Slack:                    inf
  Source:                 b[14]
                            (input port)
  Destination:            out1/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.186ns (22.010%)  route 0.660ns (77.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  b[14] (IN)
                         net (fo=0)                   0.000     0.000    b[14]
    P1                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  b_IBUF[14]_inst/O
                         net (fo=1, routed)           0.660     0.847    b_IBUF[14]
    DSP48_X1Y10          DSP48E1                                      r  out1/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.909     1.991    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  out1/CLK

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            out1/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.183ns (20.883%)  route 0.695ns (79.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    R3                   IBUF (Prop_ibuf_I_O)         0.183     0.183 r  b_IBUF[5]_inst/O
                         net (fo=1, routed)           0.695     0.878    b_IBUF[5]
    DSP48_X1Y10          DSP48E1                                      r  out1/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.909     1.991    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  out1/CLK

Slack:                    inf
  Source:                 b[8]
                            (input port)
  Destination:            out1/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.174ns (19.518%)  route 0.716ns (80.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  b[8] (IN)
                         net (fo=0)                   0.000     0.000    b[8]
    P3                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  b_IBUF[8]_inst/O
                         net (fo=1, routed)           0.716     0.889    b_IBUF[8]
    DSP48_X1Y10          DSP48E1                                      r  out1/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.909     1.991    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  out1/CLK

Slack:                    inf
  Source:                 b[15]
                            (input port)
  Destination:            out1/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.186ns (20.456%)  route 0.722ns (79.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  b[15] (IN)
                         net (fo=0)                   0.000     0.000    b[15]
    N1                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  b_IBUF[15]_inst/O
                         net (fo=1, routed)           0.722     0.908    b_IBUF[15]
    DSP48_X1Y10          DSP48E1                                      r  out1/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.909     1.991    clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  out1/CLK





