# Copyright (C) 2023  AGH University of Science and Technology
# MTM UEC2
#
# Description:
# List of files defining the modules used during the test.
# Specify the file paths relative to THIS file.
# For syntax detail see AMD Xilinx UG 900:
# https://docs.xilinx.com/r/en-US/ug900-vivado-logic-simulation/Project-File-.prj-Syntax


sv work ../../rtl/variables/vga_pkg.sv \
        ../../rtl/rectangle_pic/draw_rect_ctl.sv \
        ../../rtl/interface/vga_if.sv \
           draw_rect_ctl_tb.sv
