<!DOCTYPE html>
<html lang="en">

<head>
  <link type="text/css" href="../css/style.css" rel="stylesheet" />
  <link rel="icon" type="image/png" href="../img/processingFavicon-32x32.png" sizes="32x32" />
  <link rel="icon" type="image/png" href="../img/processingFavicon-16x16.png" sizes="16x16" />
  <link href='https://fonts.googleapis.com/css?family=Open+Sans' rel='stylesheet' type='text/css'>

</head>

<body class="Processing">
  <div class="navigation">
    <a href="index.html" class="button">Home</a>
    <a href="Processing.html" class="button">Processing</a>
    <a href="Systems.html" class="button">Systems</a>
    <a href="Programming.html" class="button">Programming</a>
    <a href="Development.html" class="button">Development</a>
    <a href="Data.html" class="button">Data</a>
    <a href="Computation.html" class="button">Computation</a>
    <a href="Connectivity.html" class="button">Connectivity</a>
  </div>
  <div class="container" id="home">
    <div class="row text-center">
      <div class="col-md-12">
        <h1 class="head-main"> <img src="../img/processingIcon.png">ROCESSING</h1>
        <h2 class="head-sub-main">A Level Computer Science</h2>
      </div>
    </div>
  </div>
  </div>
  <section class="color-white " id="about">
    <div class="container">
      <div class="row text-center">
        <div class="col-md-8 col-md-offset-2 ">
          <h2 style="padding-top:50px;">GPUs</h2>
          <p>
            <h3>GPUs are much faster than CPUs at completing repetitive tasks.<br>
                This makes them invaluable for things like rendering graphics,<br>
                or carrying out algorithms.
            </h3>
          </p>
              <iframe src="https://docs.google.com/presentation/d/e/2PACX-1vT3VkS91vE5JLGBntQgC01ZHSF2CJowXQqDvVjlCFnkOD7uhZFeAWhFNatiNta5364vNGS_Egzj_n0l/embed?start=true&loop=false&delayms=15000" frameborder="0" width="960" height="569" allowfullscreen="true" mozallowfullscreen="true" webkitallowfullscreen="true"></iframe>
        </div>
      </div>
    </div>
  </section>
  <section class=" color-light">
    <div class="container">

      <div class="row text-center">
        <div class="col-md-12">
          <h2>Pipelining and Parallel Processing</h2>
          <p>
            <h3>Flynn's Taxonomy</h3>
            <ul class="row text-left">
              <h4 style="background-color:#f95436">Instructions vs Data Streams</h4>
              <li>SISD: Single instruction Single Datastream - <i>Single core CPUs</i></li>
              <li>SIMD: Single Instruction Multiple Datastreams, Vector/Array processors - <i>GPUs (The same instruction on lots of data)</i></li>
              <li>MIMD: Multiple Instructions Multiple Datastreams - <i>Multi core CPUs</i></li>
              <li>MISD: Multiple instructions on one dataset - <i>Not really used/unusual, but possible</i></li>
            </ul>
          </p>

          <h3>Fetch-Decode-Execute Cycle</h3>
          <img src="../img/VonNeumann.png" width="50%">
          <ul class="row text-left">
            <h4 style="background-color:#f95436">FETCH</h4>
            <li> <b>1.</b> Address of the next instruction is taken from the PC to the MAR </li>
            <li> <b>2.</b> The Control Unit loads the address onto the address bus and sends a signal to main memory to read the instruction held at the address</li>
            <li> <b>3.</b> The instruction is passed to the data bus and copied to the MDR. The PC is incremented to hold the next instruction address</li>
            <li> <b>4.</b> The contents of the MDR are copied to the CIR</li>
            <h4 style="background-color:#f95436">DECODE</h4>
            <li> <b>5.</b> The instrucion in the CIR is decoded by the Control Unit and split into opcode and operand</li>
            <li> <b>6.</b> If the operand holds an address it is copied to the MAR</li>
            <h4 style="background-color:#f95436">EXECUTE</h4>
            <li> <b>7.</b> The instruction (opcode) is carried out on the operand</li>
          </ul>
          <h3>Pipelining</h3>
            <div id="container">
              <div id="first" padding-left="10px">
                <p>
                Pipelining is a process in which a CPU can complete multiple instructions at once.
                This means the CPU does not have to wait for one instrucion to finish before starting work on another.
                This optimises the Fetch-Decode-Execute cycle, resulting in much faster processing of instructions.
                The instructions are queued up, then begin executing. There are several stages of instruction execution,
                ranging from architecture to architecture. Modern x86 chips can have up to 20 pipeline stages.
                <p>
                The RISC pipeline has five stages, IF, ID, EX, MEM and WB, these refer to Fetch, Decode, Execute,
                Memory Access and Register Writeback, respectively. Each of these must be carried out on every instruction sent to the CPU, in order.
                Pipelining is applied after each stage to queue up the next instruction, as can be seen in the diagram to the right.
                During each iteration, one instruction is executed, next is decoded, the following is fetched, and so on.
              </div>
              <div id="second">
                <img src="../img/pipeline.png">
              </div>
        </div>
        <p>
           <h3>Scheduling</h3>
           When supplied a list of tasks, processors need to be able to organise and deal with them in the most efficient manner.
           Without scheduling, long tasks would occupy the CPU and prevent multi-tasking and other applications from running effectively.
           
        </p>

        </div>
      </div>
    </div>
  </section>
  </div>
  <h4 align="right">James McNicholas 2017-2018</h4>
</body>

</html>
