\doxysection{stm32g4xx\+\_\+hal\+\_\+tim.\+h}
\hypertarget{stm32g4xx__hal__tim_8h_source}{}\label{stm32g4xx__hal__tim_8h_source}\index{stm32g4xx\_hal\_tim.h@{stm32g4xx\_hal\_tim.h}}
\mbox{\hyperlink{stm32g4xx__hal__tim_8h}{Aller Ã  la documentation de ce fichier.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32G4xx\_HAL\_TIM\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32G4xx\_HAL\_TIM\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32g4xx__hal__def_8h}{stm32g4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00033\ }
\DoxyCodeLine{00037\ }
\DoxyCodeLine{00038\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00046\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00047\ \{}
\DoxyCodeLine{00048\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00051\ }
\DoxyCodeLine{00052\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00054\ }
\DoxyCodeLine{00055\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a49500eef6a2354eeee4adc005bf9cef6}{Period}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00061\ }
\DoxyCodeLine{00062\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}};\ \ \ \ \ }
\DoxyCodeLine{00064\ }
\DoxyCodeLine{00065\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a3c2ea8434bbce30aa191a816e27f9c1f}{RepetitionCounter}};\ \ }
\DoxyCodeLine{00075\ }
\DoxyCodeLine{00076\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}};\ \ }
\DoxyCodeLine{00078\ \}\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}};}
\DoxyCodeLine{00079\ }
\DoxyCodeLine{00083\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00084\ \{}
\DoxyCodeLine{00085\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00087\ }
\DoxyCodeLine{00088\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00093\ }
\DoxyCodeLine{00094\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}};\ \ \ \ }
\DoxyCodeLine{00096\ }
\DoxyCodeLine{00097\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}};\ \ \ }
\DoxyCodeLine{00100\ }
\DoxyCodeLine{00101\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}};\ \ \ \ }
\DoxyCodeLine{00104\ }
\DoxyCodeLine{00105\ }
\DoxyCodeLine{00106\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}};\ \ \ }
\DoxyCodeLine{00109\ }
\DoxyCodeLine{00110\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}};\ \ }
\DoxyCodeLine{00113\ \}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}};}
\DoxyCodeLine{00114\ }
\DoxyCodeLine{00118\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00119\ \{}
\DoxyCodeLine{00120\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00122\ }
\DoxyCodeLine{00123\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00128\ }
\DoxyCodeLine{00129\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}};\ \ \ \ }
\DoxyCodeLine{00131\ }
\DoxyCodeLine{00132\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}};\ \ \ }
\DoxyCodeLine{00135\ }
\DoxyCodeLine{00136\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}};\ \ \ }
\DoxyCodeLine{00139\ }
\DoxyCodeLine{00140\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}};\ \ }
\DoxyCodeLine{00143\ }
\DoxyCodeLine{00144\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}};\ \ \ \ }
\DoxyCodeLine{00146\ }
\DoxyCodeLine{00147\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}};\ \ \ }
\DoxyCodeLine{00149\ }
\DoxyCodeLine{00150\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}};\ \ \ \ \ \ }
\DoxyCodeLine{00152\ \}\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}};}
\DoxyCodeLine{00153\ }
\DoxyCodeLine{00157\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00158\ \{}
\DoxyCodeLine{00159\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}};\ \ }
\DoxyCodeLine{00161\ }
\DoxyCodeLine{00162\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}};\ \ }
\DoxyCodeLine{00164\ }
\DoxyCodeLine{00165\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_adc795cd98eeaa7725743856652cd2b4a}{ICPrescaler}};\ \ }
\DoxyCodeLine{00167\ }
\DoxyCodeLine{00168\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}};\ \ \ \ \ }
\DoxyCodeLine{00170\ \}\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}};}
\DoxyCodeLine{00171\ }
\DoxyCodeLine{00175\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00176\ \{}
\DoxyCodeLine{00177\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab451cb61e197d30ca8d3ce1c820ae1a4}{EncoderMode}};\ \ \ }
\DoxyCodeLine{00179\ }
\DoxyCodeLine{00180\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}};\ \ \ }
\DoxyCodeLine{00182\ }
\DoxyCodeLine{00183\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ae0c7ebe03057c1dd939555d1d924afd1}{IC1Selection}};\ \ }
\DoxyCodeLine{00185\ }
\DoxyCodeLine{00186\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}};\ \ }
\DoxyCodeLine{00188\ }
\DoxyCodeLine{00189\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}};\ \ \ \ \ }
\DoxyCodeLine{00191\ }
\DoxyCodeLine{00192\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a67a8a854c58aedd9d37aa9f2ad4f49b4}{IC2Polarity}};\ \ \ }
\DoxyCodeLine{00194\ }
\DoxyCodeLine{00195\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_af5b15660e7593a0fa62ee00059b3a9f4}{IC2Selection}};\ \ }
\DoxyCodeLine{00197\ }
\DoxyCodeLine{00198\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a0ce08ea64b9e8986336acf65fbfc1976}{IC2Prescaler}};\ \ }
\DoxyCodeLine{00200\ }
\DoxyCodeLine{00201\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab64eaec6065c8729c961721901f6a8d7}{IC2Filter}};\ \ \ \ \ }
\DoxyCodeLine{00203\ \}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}};}
\DoxyCodeLine{00204\ }
\DoxyCodeLine{00208\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00209\ \{}
\DoxyCodeLine{00210\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_afe27815154e535b96e8fa1b4d2fdd596}{ClockSource}};\ \ \ \ \ }
\DoxyCodeLine{00212\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}};\ \ \ }
\DoxyCodeLine{00214\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_ab791f8fac403d508e1c53b6f27cf1f24}{ClockPrescaler}};\ \ }
\DoxyCodeLine{00216\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}};\ \ \ \ \ }
\DoxyCodeLine{00218\ \}\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}};}
\DoxyCodeLine{00219\ }
\DoxyCodeLine{00223\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00224\ \{}
\DoxyCodeLine{00225\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_ae375822fd9a07ebafaf13fc47db211db}{ClearInputState}};\ \ \ \ \ \ }
\DoxyCodeLine{00227\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a53908db365bf0aa50a9217dcee98b61c}{ClearInputSource}};\ \ \ \ \ }
\DoxyCodeLine{00229\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a952f89c595fc06fe7e0ad41f8992fda2}{ClearInputPolarity}};\ \ \ }
\DoxyCodeLine{00231\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a177e485feed1a56dbb578aa11f758c79}{ClearInputPrescaler}};\ \ }
\DoxyCodeLine{00234\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a79dfd4545a2fa8ca202bf0e80374db66}{ClearInputFilter}};\ \ \ \ \ }
\DoxyCodeLine{00236\ \}\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}};}
\DoxyCodeLine{00237\ }
\DoxyCodeLine{00243\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00244\ \{}
\DoxyCodeLine{00245\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___master_config_type_def_aafb70c2c7a9a93a3dad59a350df2b00f}{MasterOutputTrigger}};\ \ \ }
\DoxyCodeLine{00247\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___master_config_type_def_a77efb471135bc618157fa16dac2ac502}{MasterOutputTrigger2}};\ \ }
\DoxyCodeLine{00249\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___master_config_type_def_aa17903ecbee15ce7a6d51de5e9602d3f}{MasterSlaveMode}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00256\ \}\ \mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\_MasterConfigTypeDef}};}
\DoxyCodeLine{00257\ }
\DoxyCodeLine{00261\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00262\ \{}
\DoxyCodeLine{00263\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2b0001c7fceb00968ca503040874b4a}{SlaveMode}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00265\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a11eb45de70bcf3e3111a2d39bfc77074}{InputTrigger}};\ \ \ \ \ \ }
\DoxyCodeLine{00267\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_afd12184c6e590581c775504a2e6c048c}{TriggerPolarity}};\ \ \ }
\DoxyCodeLine{00269\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2906798e3808ed40ac203a741512b55}{TriggerPrescaler}};\ \ }
\DoxyCodeLine{00271\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}};\ \ \ \ \ }
\DoxyCodeLine{00273\ }
\DoxyCodeLine{00274\ \}\ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}};}
\DoxyCodeLine{00275\ }
\DoxyCodeLine{00281\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00282\ \{}
\DoxyCodeLine{00283\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_af45695121f3b3fe1ab24e8fbdb56d781}{OffStateRunMode}};\ \ \ \ \ \ }
\DoxyCodeLine{00284\ }
\DoxyCodeLine{00285\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a24f5a355f44432458801392e40a80faa}{OffStateIDLEMode}};\ \ \ \ \ }
\DoxyCodeLine{00286\ }
\DoxyCodeLine{00287\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5fb4b2ca5382b21df284a2d0ce75d32c}{LockLevel}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00288\ }
\DoxyCodeLine{00289\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5a08cf07668e90bc708f8cccf709f2b4}{DeadTime}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00290\ }
\DoxyCodeLine{00291\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a2a1604bd7f46bd571a2507c5f873474f}{BreakState}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00292\ }
\DoxyCodeLine{00293\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a9ac85dcd5135063196b8954d9b779aa7}{BreakPolarity}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00294\ }
\DoxyCodeLine{00295\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a9832cc0d752f1106cd4fc5a2f0e510c0}{BreakFilter}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00296\ }
\DoxyCodeLine{00297\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a7749ed4e40d6ae410f7dead1f068d302}{BreakAFMode}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00298\ }
\DoxyCodeLine{00299\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_af7a86a8196eec5ef1eb19b215a1cd0ac}{Break2State}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00300\ }
\DoxyCodeLine{00301\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_ab6c707aba3ac6f861611a3c2a5915b40}{Break2Polarity}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00302\ }
\DoxyCodeLine{00303\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a6c7bdf2bf348b43c789dfa31153b6df2}{Break2Filter}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00304\ }
\DoxyCodeLine{00305\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a91bdf51958fab8eb0f6ec2e538646c53}{Break2AFMode}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00306\ }
\DoxyCodeLine{00307\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a811ab6cfce79a2aadab7fc040413c037}{AutomaticOutput}};\ \ \ \ \ \ }
\DoxyCodeLine{00308\ }
\DoxyCodeLine{00309\ \}\ \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\_BreakDeadTimeConfigTypeDef}};}
\DoxyCodeLine{00310\ }
\DoxyCodeLine{00314\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00315\ \{}
\DoxyCodeLine{00316\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00317\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00318\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00319\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371}{HAL\_TIM\_STATE\_TIMEOUT}}\ \ \ \ \ \ \ \ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{00320\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea}{HAL\_TIM\_STATE\_ERROR}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x04U\ \ \ \ \ }
\DoxyCodeLine{00321\ \}\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}};}
\DoxyCodeLine{00322\ }
\DoxyCodeLine{00326\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00327\ \{}
\DoxyCodeLine{00328\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00329\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00330\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00331\ \}\ \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}};}
\DoxyCodeLine{00332\ }
\DoxyCodeLine{00336\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00337\ \{}
\DoxyCodeLine{00338\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00339\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00340\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca2de45462aabea1ed8b0d249441404e82}{HAL\_DMA\_BURST\_STATE\_BUSY}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00341\ \}\ \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}};}
\DoxyCodeLine{00342\ }
\DoxyCodeLine{00346\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00347\ \{}
\DoxyCodeLine{00348\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}}\ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00349\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}}\ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00350\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}}\ \ \ \ \ \ \ \ =\ 0x04U,\ \ \ \ }
\DoxyCodeLine{00351\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}}\ \ \ \ \ \ \ \ =\ 0x08U,\ \ \ \ }
\DoxyCodeLine{00352\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a50b9b4be055407e9f566d8da0a7e07cc}{HAL\_TIM\_ACTIVE\_CHANNEL\_5}}\ \ \ \ \ \ \ \ =\ 0x10U,\ \ \ \ }
\DoxyCodeLine{00353\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a368a574b486286c87f763957a0ef9d93}{HAL\_TIM\_ACTIVE\_CHANNEL\_6}}\ \ \ \ \ \ \ \ =\ 0x20U,\ \ \ \ }
\DoxyCodeLine{00354\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}}\ \ =\ 0x00U\ \ \ \ \ }
\DoxyCodeLine{00355\ \}\ \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}};}
\DoxyCodeLine{00356\ }
\DoxyCodeLine{00360\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00361\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef}
\DoxyCodeLine{00362\ \#else}
\DoxyCodeLine{00363\ typedef\ struct}
\DoxyCodeLine{00364\ \#endif\ \textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}}
\DoxyCodeLine{00365\ \{}
\DoxyCodeLine{00366\ \ \ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00367\ \ \ \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00368\ \ \ \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00369\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[7];\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00371\ \ \ \mbox{\hyperlink{stm32g4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00372\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00373\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_a69604c9883d863bc756d419905248d17}{ChannelState}}[6];\ \ \ }
\DoxyCodeLine{00374\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ \ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_a2d1fe96f7ffe53fe7a958dbccc125beb}{ChannelNState}}[4];\ \ }
\DoxyCodeLine{00375\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}}\ \ \mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}};\ \ \ \ \ }
\DoxyCodeLine{00376\ }
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{00378\ \ \ void\ (*\ Base\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00379\ \ \ void\ (*\ Base\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00380\ \ \ void\ (*\ IC\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00381\ \ \ void\ (*\ IC\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00382\ \ \ void\ (*\ OC\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00383\ \ \ void\ (*\ OC\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00384\ \ \ void\ (*\ PWM\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00385\ \ \ void\ (*\ PWM\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00386\ \ \ void\ (*\ OnePulse\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00387\ \ \ void\ (*\ OnePulse\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00388\ \ \ void\ (*\ Encoder\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00389\ \ \ void\ (*\ Encoder\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00390\ \ \ void\ (*\ HallSensor\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00391\ \ \ void\ (*\ HallSensor\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ }
\DoxyCodeLine{00392\ \ \ void\ (*\ PeriodElapsedCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00393\ \ \ void\ (*\ PeriodElapsedHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ }
\DoxyCodeLine{00394\ \ \ void\ (*\ TriggerCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00395\ \ \ void\ (*\ TriggerHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00396\ \ \ void\ (*\ IC\_CaptureCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00397\ \ \ void\ (*\ IC\_CaptureHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00398\ \ \ void\ (*\ OC\_DelayElapsedCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00399\ \ \ void\ (*\ PWM\_PulseFinishedCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00400\ \ \ void\ (*\ PWM\_PulseFinishedHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ }
\DoxyCodeLine{00401\ \ \ void\ (*\ ErrorCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00402\ \ \ void\ (*\ CommutationCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00403\ \ \ void\ (*\ CommutationHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ }
\DoxyCodeLine{00404\ \ \ void\ (*\ BreakCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00405\ \ \ void\ (*\ Break2Callback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00406\ \ \ void\ (*\ EncoderIndexCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00407\ \ \ void\ (*\ DirectionChangeCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00408\ \ \ void\ (*\ IndexErrorCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00409\ \ \ void\ (*\ TransitionErrorCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00411\ \}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}};}
\DoxyCodeLine{00412\ }
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00417\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00418\ \{}
\DoxyCodeLine{00419\ \ \ HAL\_TIM\_BASE\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U\ \ \ }
\DoxyCodeLine{00420\ \ \ ,\ HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ =\ 0x01U\ \ \ }
\DoxyCodeLine{00421\ \ \ ,\ HAL\_TIM\_IC\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U\ \ \ }
\DoxyCodeLine{00422\ \ \ ,\ HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x03U\ \ \ }
\DoxyCodeLine{00423\ \ \ ,\ HAL\_TIM\_OC\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x04U\ \ \ }
\DoxyCodeLine{00424\ \ \ ,\ HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x05U\ \ \ }
\DoxyCodeLine{00425\ \ \ ,\ HAL\_TIM\_PWM\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x06U\ \ \ }
\DoxyCodeLine{00426\ \ \ ,\ HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ =\ 0x07U\ \ \ }
\DoxyCodeLine{00427\ \ \ ,\ HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ =\ 0x08U\ \ \ }
\DoxyCodeLine{00428\ \ \ ,\ HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID\ \ \ \ \ =\ 0x09U\ \ \ }
\DoxyCodeLine{00429\ \ \ ,\ HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ =\ 0x0AU\ \ \ }
\DoxyCodeLine{00430\ \ \ ,\ HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ =\ 0x0BU\ \ \ }
\DoxyCodeLine{00431\ \ \ ,\ HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID\ \ \ \ \ =\ 0x0CU\ \ \ }
\DoxyCodeLine{00432\ \ \ ,\ HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID\ \ \ =\ 0x0DU\ \ \ }
\DoxyCodeLine{00433\ \ \ ,\ HAL\_TIM\_PERIOD\_ELAPSED\_CB\_ID\ \ \ \ \ \ \ \ \ \ =\ 0x0EU\ \ \ }
\DoxyCodeLine{00434\ \ \ ,\ HAL\_TIM\_PERIOD\_ELAPSED\_HALF\_CB\_ID\ \ \ \ \ =\ 0x0FU\ \ \ }
\DoxyCodeLine{00435\ \ \ ,\ HAL\_TIM\_TRIGGER\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x10U\ \ \ }
\DoxyCodeLine{00436\ \ \ ,\ HAL\_TIM\_TRIGGER\_HALF\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x11U\ \ \ }
\DoxyCodeLine{00437\ \ \ ,\ HAL\_TIM\_IC\_CAPTURE\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x12U\ \ \ }
\DoxyCodeLine{00438\ \ \ ,\ HAL\_TIM\_IC\_CAPTURE\_HALF\_CB\_ID\ \ \ \ \ \ \ \ \ =\ 0x13U\ \ \ }
\DoxyCodeLine{00439\ \ \ ,\ HAL\_TIM\_OC\_DELAY\_ELAPSED\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x14U\ \ \ }
\DoxyCodeLine{00440\ \ \ ,\ HAL\_TIM\_PWM\_PULSE\_FINISHED\_CB\_ID\ \ \ \ \ \ =\ 0x15U\ \ \ }
\DoxyCodeLine{00441\ \ \ ,\ HAL\_TIM\_PWM\_PULSE\_FINISHED\_HALF\_CB\_ID\ =\ 0x16U\ \ \ }
\DoxyCodeLine{00442\ \ \ ,\ HAL\_TIM\_ERROR\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x17U\ \ \ }
\DoxyCodeLine{00443\ \ \ ,\ HAL\_TIM\_COMMUTATION\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x18U\ \ \ }
\DoxyCodeLine{00444\ \ \ ,\ HAL\_TIM\_COMMUTATION\_HALF\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x19U\ \ \ }
\DoxyCodeLine{00445\ \ \ ,\ HAL\_TIM\_BREAK\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x1AU\ \ \ }
\DoxyCodeLine{00446\ \ \ ,\ HAL\_TIM\_BREAK2\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x1BU\ \ \ }
\DoxyCodeLine{00447\ \ \ ,\ HAL\_TIM\_ENCODER\_INDEX\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ =\ 0x1CU\ \ \ }
\DoxyCodeLine{00448\ \ \ ,\ HAL\_TIM\_DIRECTION\_CHANGE\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x1DU\ \ \ }
\DoxyCodeLine{00449\ \ \ ,\ HAL\_TIM\_INDEX\_ERROR\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x1EU\ \ \ }
\DoxyCodeLine{00450\ \ \ ,\ HAL\_TIM\_TRANSITION\_ERROR\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x1FU\ \ \ }
\DoxyCodeLine{00451\ \}\ HAL\_TIM\_CallbackIDTypeDef;}
\DoxyCodeLine{00452\ }
\DoxyCodeLine{00456\ \textcolor{keyword}{typedef}\ \ void\ (*pTIM\_CallbackTypeDef)(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);\ \ }
\DoxyCodeLine{00457\ }
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00459\ }
\DoxyCodeLine{00463\ \textcolor{comment}{/*\ End\ of\ exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00464\ }
\DoxyCodeLine{00465\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00469\ }
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_NONE\ \ \ \ \ 0xFFFFFFFFU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_ETR\ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_COMP1\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00476\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_COMP2\ \ \ \ TIM1\_AF2\_OCRSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_COMP3\ \ \ \ TIM1\_AF2\_OCRSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_COMP4\ \ \ \ (TIM1\_AF2\_OCRSEL\_1\ |\ TIM1\_AF2\_OCRSEL\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\#if\ defined\ (COMP5)}}
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_COMP5\ \ \ \ TIM1\_AF2\_OCRSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00481\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00482\ \textcolor{preprocessor}{\#if\ defined\ (COMP6)}}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_COMP6\ \ \ \ (TIM1\_AF2\_OCRSEL\_2\ |\ TIM1\_AF2\_OCRSEL\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\#if\ defined\ (COMP7)}}
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_COMP7\ \ \ \ (TIM1\_AF2\_OCRSEL\_2\ |\ TIM1\_AF2\_OCRSEL\_1)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP7\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00491\ }
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00497\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_SMCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_DIER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U}}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_EGR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U}}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCMR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCMR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U}}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000009U}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000AU}}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000BU}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000CU}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000DU}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000EU}}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000FU}}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{00512\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_BDTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000011U}}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000012U}}
\DoxyCodeLine{00514\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000013U}}
\DoxyCodeLine{00515\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCMR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000014U}}
\DoxyCodeLine{00516\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_DTR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000015U}}
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_ECR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000016U}}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_TISEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000017U}}
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_AF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000018U}}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_AF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000019U}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_OR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000001AU}\textcolor{preprocessor}{}}
\DoxyCodeLine{00525\ }
\DoxyCodeLine{00529\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_UG\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC1G\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC2G\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC3G\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC4G\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_COMG\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_TG\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_BG\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_BREAK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_B2G\ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00541\ }
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#define\ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00546\ \textcolor{preprocessor}{\#define\ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\#define\ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ \ \ (TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP)\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00551\ }
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\#define\ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\#define\ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00560\ }
\DoxyCodeLine{00564\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00571\ }
\DoxyCodeLine{00575\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00576\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_CENTERALIGNED1\ \ \ \ \ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_CENTERALIGNED2\ \ \ \ \ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_CENTERALIGNED3\ \ \ \ \ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00583\ }
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#define\ TIM\_UIFREMAP\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ TIM\_UIFREMAP\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UIFREMAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00592\ }
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKDIVISION\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKDIVISION\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKDIVISION\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00602\ }
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00607\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00611\ }
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#define\ TIM\_AUTORELOAD\_PRELOAD\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\#define\ TIM\_AUTORELOAD\_PRELOAD\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_ARPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00617\ }
\DoxyCodeLine{00621\ }
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\#define\ TIM\_OCFAST\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#define\ TIM\_OCFAST\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00630\ }
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTNSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTNSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00639\ }
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\#define\ TIM\_OCPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#define\ TIM\_OCPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00648\ }
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#define\ TIM\_OCNPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#define\ TIM\_OCNPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00657\ }
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\#define\ TIM\_OCIDLESTATE\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#define\ TIM\_OCIDLESTATE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00666\ }
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\#define\ TIM\_OCNIDLESTATE\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#define\ TIM\_OCNIDLESTATE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00675\ }
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00680\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPOLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00685\ }
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#define\ \ TIM\_ENCODERINPUTPOLARITY\_RISING\ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#define\ \ TIM\_ENCODERINPUTPOLARITY\_FALLING\ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00694\ }
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#define\ TIM\_ICSELECTION\_DIRECTTI\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ TIM\_ICSELECTION\_INDIRECTTI\ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ TIM\_ICSELECTION\_TRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00704\ }
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00715\ }
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#define\ TIM\_OPMODE\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ TIM\_OPMODE\_REPETITIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00724\ }
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_TI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X2\ \ \ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X1\ \ \ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X2\ \ \ \ \ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X1\_TI12\ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_X1\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00736\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_X1\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00740\ }
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\#define\ TIM\_IT\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00746\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#define\ TIM\_IT\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ TIM\_IT\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#define\ TIM\_IT\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ TIM\_IT\_IDX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_IDXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\#define\ TIM\_IT\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_DIRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\#define\ TIM\_IT\_IERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_IERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#define\ TIM\_IT\_TERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00759\ }
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#define\ TIM\_COMMUTATION\_TRGI\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\#define\ TIM\_COMMUTATION\_SOFTWARE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00768\ }
\DoxyCodeLine{00772\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1DE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2DE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00775\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3DE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4DE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00782\ }
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\#define\ TIM\_CCDMAREQUEST\_CC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#define\ TIM\_CCDMAREQUEST\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00791\ }
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC5IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC6IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00805\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_BREAK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_B2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_SYSTEM\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_SBIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00808\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_IDX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_IDXF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00812\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_DIRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_IERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_IERRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_TERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TERRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00818\ }
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000CU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000014U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000003CU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00832\ }
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_INTERNAL\ \ \ \ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ETRMODE1\ \ \ \ TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ETRMODE2\ \ \ \ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_TI1ED\ \ \ \ \ \ \ TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_TI1\ \ \ \ \ \ \ \ \ TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00841\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_TI2\ \ \ \ \ \ \ \ \ TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00842\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR0\ \ \ \ \ \ \ \ TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR1\ \ \ \ \ \ \ \ TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR2\ \ \ \ \ \ \ \ TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR3\ \ \ \ \ \ \ \ TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#if\ defined\ (TIM5)}}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR4\ \ \ \ \ \ \ \ TIM\_TS\_ITR4\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR5\ \ \ \ \ \ \ \ TIM\_TS\_ITR5\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR6\ \ \ \ \ \ \ \ TIM\_TS\_ITR6\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR7\ \ \ \ \ \ \ \ TIM\_TS\_ITR7\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR8\ \ \ \ \ \ \ \ TIM\_TS\_ITR8\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\#if\ defined\ (TIM20)}}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR9\ \ \ \ \ \ \ \ TIM\_TS\_ITR9\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR10\ \ \ \ \ \ \ TIM\_TS\_ITR10\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR11\ \ \ \ \ \ \ TIM\_TS\_ITR11\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00861\ }
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00873\ }
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00884\ }
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00893\ }
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00904\ }
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ TIM\_OSSR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\#define\ TIM\_OSSR\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00913\ }
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\#define\ TIM\_OSSI\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#define\ TIM\_OSSI\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLEVEL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00932\ }
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00941\ }
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ TIM\_BREAKPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ TIM\_BREAKPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00950\ }
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_AFMODE\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_AFMODE\_BIDIRECTIONAL\ \ \ \ \ TIM\_BDTR\_BKBID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00959\ }
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#define\ TIM\_BREAK2\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#define\ TIM\_BREAK2\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2E\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00968\ }
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ TIM\_BREAK2POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ TIM\_BREAK2POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00977\ }
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ TIM\_BREAK2\_AFMODE\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ TIM\_BREAK2\_AFMODE\_BIDIRECTIONAL\ \ \ \ TIM\_BDTR\_BK2BID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00986\ }
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ TIM\_AUTOMATICOUTPUT\_DISABLE\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ TIM\_AUTOMATICOUTPUT\_ENABLE\ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00995\ }
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\#define\ TIM\_GROUPCH5\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#define\ TIM\_GROUPCH5\_OC1REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\#define\ TIM\_GROUPCH5\_OC2REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#define\ TIM\_GROUPCH5\_OC3REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01006\ }
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_RESET\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_ENABLE\ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_UPDATE\ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC1REF\ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC2REF\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC3REF\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC4REF\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_ENCODER\_CLK\ \ \ \ \ \ TIM\_CR2\_MMS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01022\ }
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC1REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC2REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC3REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC4REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC5REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC6REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC4REF\_RISINGFALLING\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC6REF\_RISINGFALLING\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_RISING\ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_FALLING\ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_RISING\ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_FALLING\ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01045\ }
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#define\ TIM\_MASTERSLAVEMODE\_ENABLE\ \ \ \ \ \ \ \ \ TIM\_SMCR\_MSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\#define\ TIM\_MASTERSLAVEMODE\_DISABLE\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01054\ }
\DoxyCodeLine{01058\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_GATED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_EXTERNAL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER\ \ TIM\_SMCR\_SMS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_COMBINED\_GATEDRESET\ \ \ \ (TIM\_SMCR\_SMS\_3\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01068\ }
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_TIMING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_INACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_FORCED\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_FORCED\_INACTIVE\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_RETRIGERRABLE\_OPM1\ \ \ \ \ \ TIM\_CCMR1\_OC1M\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_RETRIGERRABLE\_OPM2\ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_COMBINED\_PWM1\ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_COMBINED\_PWM2\ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_0\ |\ TIM\_CCMR1\_OC1M\_2)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_ASYMMETRIC\_PWM1\ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_2)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_ASYMMETRIC\_PWM2\ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_PULSE\_ON\_COMPARE\ \ \ \ \ \ \ \ (TIM\_CCMR2\_OC3M\_3\ |\ TIM\_CCMR2\_OC3M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_DIRECTION\_OUTPUT\ \ \ \ \ \ \ \ (TIM\_CCMR2\_OC3M\_3\ |\ TIM\_CCMR2\_OC3M\_1\ |\ TIM\_CCMR2\_OC3M\_0)\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01091\ }
\DoxyCodeLine{01095\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01096\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\#if\ defined\ (TIM5)}}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR4\ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR5\ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR6\ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR7\ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR8\ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01106\ \textcolor{preprocessor}{\#if\ defined\ (TIM20)}}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR9\ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01108\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01109\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR10\ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01110\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR11\ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_3)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01111\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01112\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01114\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#define\ TIM\_TS\_NONE\ \ \ \ \ \ \ \ \ \ 0x0000FFFFU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01119\ }
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01125\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01126\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01127\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01131\ }
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01142\ }
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\#define\ TIM\_TI1SELECTION\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\#define\ TIM\_TI1SELECTION\_XORCOMBINATION\ \ \ \ TIM\_CR2\_TI1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01151\ }
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_1TRANSFER\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01156\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_2TRANSFERS\ \ \ \ \ \ 0x00000100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_3TRANSFERS\ \ \ \ \ \ 0x00000200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_4TRANSFERS\ \ \ \ \ \ 0x00000300U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01159\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_5TRANSFERS\ \ \ \ \ \ 0x00000400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_6TRANSFERS\ \ \ \ \ \ 0x00000500U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_7TRANSFERS\ \ \ \ \ \ 0x00000600U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_8TRANSFERS\ \ \ \ \ \ 0x00000700U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_9TRANSFERS\ \ \ \ \ \ 0x00000800U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_10TRANSFERS\ \ \ \ \ 0x00000900U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_11TRANSFERS\ \ \ \ \ 0x00000A00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_12TRANSFERS\ \ \ \ \ 0x00000B00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_13TRANSFERS\ \ \ \ \ 0x00000C00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_14TRANSFERS\ \ \ \ \ 0x00000D00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_15TRANSFERS\ \ \ \ \ 0x00000E00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_16TRANSFERS\ \ \ \ \ 0x00000F00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_17TRANSFERS\ \ \ \ \ 0x00001000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_18TRANSFERS\ \ \ \ \ 0x00001100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_19TRANSFERS\ \ \ \ \ 0x00001200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_20TRANSFERS\ \ \ \ \ 0x00001300U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_21TRANSFERS\ \ \ \ \ 0x00001400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_22TRANSFERS\ \ \ \ \ 0x00001500U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_23TRANSFERS\ \ \ \ \ 0x00001600U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_24TRANSFERS\ \ \ \ \ 0x00001700U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_25TRANSFERS\ \ \ \ \ 0x00001800U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_26TRANSFERS\ \ \ \ \ 0x00001900U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01184\ }
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0000)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0001)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0002)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0003)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0004)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_COMMUTATION\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0005)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0006)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01198\ }
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\#define\ TIM\_CCx\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\#define\ TIM\_CCx\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\#define\ TIM\_CCxN\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\#define\ TIM\_CCxN\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01209\ }
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_SYSTEM\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_ECCL\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01214\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_SYSTEM\_PVD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PVDL\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR\ \ \ SYSCFG\_CFGR2\_SPL\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_SYSTEM\_LOCKUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_CLL\ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01220\ }
\DoxyCodeLine{01224\ \textcolor{comment}{/*\ End\ of\ exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01225\ }
\DoxyCodeLine{01226\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01230\ }
\DoxyCodeLine{01235\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ \ \ \ \ \ \ \ \ \ \ \ =\ HAL\_TIM\_STATE\_RESET;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[0]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[1]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[2]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[3]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[4]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[5]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[0]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[1]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[2]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[3]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>DMABurstState\ \ \ \ =\ HAL\_DMA\_BURST\_STATE\_RESET;\ \ \ \(\backslash\)}}
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Base\_MspInitCallback\ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Base\_MspDeInitCallback\ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>IC\_MspInitCallback\ \ \ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>IC\_MspDeInitCallback\ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>OC\_MspInitCallback\ \ \ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>OC\_MspDeInitCallback\ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>PWM\_MspInitCallback\ \ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>PWM\_MspDeInitCallback\ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>OnePulse\_MspInitCallback\ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>OnePulse\_MspDeInitCallback\ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Encoder\_MspInitCallback\ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Encoder\_MspDeInitCallback\ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>HallSensor\_MspInitCallback\ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>HallSensor\_MspDeInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ \ \ \ \ \ \ \ \ \ \ \ =\ HAL\_TIM\_STATE\_RESET;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[0]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[1]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[2]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[3]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[4]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[5]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[0]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[1]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[2]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[3]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>DMABurstState\ \ \ \ =\ HAL\_DMA\_BURST\_STATE\_RESET;\ \ \ \(\backslash\)}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01280\ }
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1|=(TIM\_CR1\_CEN))}}
\DoxyCodeLine{01287\ }
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_MOE\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>BDTR|=(TIM\_BDTR\_MOE))}}
\DoxyCodeLine{01294\ }
\DoxyCodeLine{01300\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE(\_\_HANDLE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01301\ \textcolor{preprocessor}{\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01302\ \textcolor{preprocessor}{\ \ \ \ if\ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ TIM\_CCER\_CCxE\_MASK)\ ==\ 0UL)\ \(\backslash\)}}
\DoxyCodeLine{01303\ \textcolor{preprocessor}{\ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01304\ \textcolor{preprocessor}{\ \ \ \ \ \ if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ TIM\_CCER\_CCxNE\_MASK)\ ==\ 0UL)\ \(\backslash\)}}
\DoxyCodeLine{01305\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&=\ \string~(TIM\_CR1\_CEN);\ \(\backslash\)}}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{01310\ }
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_MOE\_DISABLE(\_\_HANDLE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\ \ \ \ if\ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ TIM\_CCER\_CCxE\_MASK)\ ==\ 0UL)\ \(\backslash\)}}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\ \ \ \ \ \ if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ TIM\_CCER\_CCxNE\_MASK)\ ==\ 0UL)\ \(\backslash\)}}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>BDTR\ \&=\ \string~(TIM\_BDTR\_MOE);\ \(\backslash\)}}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{01328\ }
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_MOE\_DISABLE\_UNCONDITIONALLY(\_\_HANDLE\_\_)\ \ (\_\_HANDLE\_\_)-\/>Instance-\/>BDTR\ \&=\ \string~(TIM\_BDTR\_MOE)}}
\DoxyCodeLine{01336\ }
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01356\ }
\DoxyCodeLine{01375\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01376\ }
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_DMA(\_\_HANDLE\_\_,\ \_\_DMA\_\_)\ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ |=\ (\_\_DMA\_\_))}}
\DoxyCodeLine{01391\ }
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_DMA(\_\_HANDLE\_\_,\ \_\_DMA\_\_)\ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ \&=\ \string~(\_\_DMA\_\_))}}
\DoxyCodeLine{01406\ }
\DoxyCodeLine{01433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{01434\ }
\DoxyCodeLine{01461\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ =\ \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{01462\ }
\DoxyCodeLine{01482\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ \&\ (\_\_INTERRUPT\_\_))\ \(\backslash\)}}
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ==\ (\_\_INTERRUPT\_\_))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{01484\ }
\DoxyCodeLine{01503\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_CLEAR\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ =\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01504\ }
\DoxyCodeLine{01513\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_UIFREMAP\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ |=\ TIM\_CR1\_UIFREMAP))}}
\DoxyCodeLine{01514\ }
\DoxyCodeLine{01521\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_UIFREMAP\_DISABLE(\_\_HANDLE\_\_)\ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&=\ \string~TIM\_CR1\_UIFREMAP))}}
\DoxyCodeLine{01522\ }
\DoxyCodeLine{01529\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_UIFCPY(\_\_COUNTER\_\_)\ \ \ \ (((\_\_COUNTER\_\_)\ \&\ (TIM\_CNT\_UIFCPY))\ ==\ (TIM\_CNT\_UIFCPY))}}
\DoxyCodeLine{01530\ }
\DoxyCodeLine{01538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_IS\_TIM\_COUNTING\_DOWN(\_\_HANDLE\_\_)\ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&(TIM\_CR1\_DIR))\ ==\ (TIM\_CR1\_DIR))}}
\DoxyCodeLine{01539\ }
\DoxyCodeLine{01546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_PRESCALER(\_\_HANDLE\_\_,\ \_\_PRESC\_\_)\ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>PSC\ =\ (\_\_PRESC\_\_))}}
\DoxyCodeLine{01547\ }
\DoxyCodeLine{01557\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_COUNTER(\_\_HANDLE\_\_,\ \_\_COUNTER\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT\ =\ (\_\_COUNTER\_\_))}}
\DoxyCodeLine{01558\ }
\DoxyCodeLine{01564\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_COUNTER(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT)}}
\DoxyCodeLine{01565\ }
\DoxyCodeLine{01572\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_AUTORELOAD(\_\_HANDLE\_\_,\ \_\_AUTORELOAD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>ARR\ =\ (\_\_AUTORELOAD\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Init.Period\ =\ (\_\_AUTORELOAD\_\_);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{01577\ }
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_AUTORELOAD(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>ARR)}}
\DoxyCodeLine{01584\ }
\DoxyCodeLine{01595\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_CLOCKDIVISION(\_\_HANDLE\_\_,\ \_\_CKD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01596\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01597\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&=\ (\string~TIM\_CR1\_CKD);\ \ \(\backslash\)}}
\DoxyCodeLine{01598\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ |=\ (\_\_CKD\_\_);\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01599\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Init.ClockDivision\ =\ (\_\_CKD\_\_);\ \ \ \(\backslash\)}}
\DoxyCodeLine{01600\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{01601\ }
\DoxyCodeLine{01610\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_CLOCKDIVISION(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&\ TIM\_CR1\_CKD)}}
\DoxyCodeLine{01611\ }
\DoxyCodeLine{01630\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_ICPRESCALER(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_ICPSC\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01631\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01632\ \textcolor{preprocessor}{\ \ \ \ TIM\_RESET\_ICPRESCALERVALUE((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_));\ \ \(\backslash\)}}
\DoxyCodeLine{01633\ \textcolor{preprocessor}{\ \ \ \ TIM\_SET\_ICPRESCALERVALUE((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_),\ (\_\_ICPSC\_\_));\ \(\backslash\)}}
\DoxyCodeLine{01634\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{01635\ }
\DoxyCodeLine{01651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_ICPRESCALER(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&\ TIM\_CCMR1\_IC1PSC)\ :\(\backslash\)}}
\DoxyCodeLine{01653\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&\ TIM\_CCMR1\_IC2PSC)\ >>\ 8U)\ :\(\backslash\)}}
\DoxyCodeLine{01654\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&\ TIM\_CCMR2\_IC3PSC)\ :\(\backslash\)}}
\DoxyCodeLine{01655\ \textcolor{preprocessor}{\ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&\ TIM\_CCMR2\_IC4PSC))\ >>\ 8U)}}
\DoxyCodeLine{01656\ }
\DoxyCodeLine{01671\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_COMPARE(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_COMPARE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01672\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR2\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01674\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR3\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR4\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01676\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR5\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{01677\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR6\ =\ (\_\_COMPARE\_\_)))}}
\DoxyCodeLine{01678\ }
\DoxyCodeLine{01692\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_COMPARE(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01693\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1)\ :\(\backslash\)}}
\DoxyCodeLine{01694\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR2)\ :\(\backslash\)}}
\DoxyCodeLine{01695\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR3)\ :\(\backslash\)}}
\DoxyCodeLine{01696\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR4)\ :\(\backslash\)}}
\DoxyCodeLine{01697\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR5)\ :\(\backslash\)}}
\DoxyCodeLine{01698\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR6))}}
\DoxyCodeLine{01699\ }
\DoxyCodeLine{01713\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_OCxPRELOAD(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ TIM\_CCMR1\_OC1PE)\ :\(\backslash\)}}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ TIM\_CCMR1\_OC2PE)\ :\(\backslash\)}}
\DoxyCodeLine{01716\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ TIM\_CCMR2\_OC3PE)\ :\(\backslash\)}}
\DoxyCodeLine{01717\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ TIM\_CCMR2\_OC4PE)\ :\(\backslash\)}}
\DoxyCodeLine{01718\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ |=\ TIM\_CCMR3\_OC5PE)\ :\(\backslash\)}}
\DoxyCodeLine{01719\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ |=\ TIM\_CCMR3\_OC6PE))}}
\DoxyCodeLine{01720\ }
\DoxyCodeLine{01734\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_OCxPRELOAD(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_OC1PE)\ :\(\backslash\)}}
\DoxyCodeLine{01736\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_OC2PE)\ :\(\backslash\)}}
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_OC3PE)\ :\(\backslash\)}}
\DoxyCodeLine{01738\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_OC4PE)\ :\(\backslash\)}}
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ \&=\ \string~TIM\_CCMR3\_OC5PE)\ :\(\backslash\)}}
\DoxyCodeLine{01740\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ \&=\ \string~TIM\_CCMR3\_OC6PE))}}
\DoxyCodeLine{01741\ }
\DoxyCodeLine{01759\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_OCxFAST(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01760\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ TIM\_CCMR1\_OC1FE)\ :\(\backslash\)}}
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ TIM\_CCMR1\_OC2FE)\ :\(\backslash\)}}
\DoxyCodeLine{01762\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ TIM\_CCMR2\_OC3FE)\ :\(\backslash\)}}
\DoxyCodeLine{01763\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ TIM\_CCMR2\_OC4FE)\ :\(\backslash\)}}
\DoxyCodeLine{01764\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ |=\ TIM\_CCMR3\_OC5FE)\ :\(\backslash\)}}
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ |=\ TIM\_CCMR3\_OC6FE))}}
\DoxyCodeLine{01766\ }
\DoxyCodeLine{01784\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_OCxFAST(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01785\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_OC1FE)\ :\(\backslash\)}}
\DoxyCodeLine{01786\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_OC2FE)\ :\(\backslash\)}}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_OC3FE)\ :\(\backslash\)}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_OC4FE)\ :\(\backslash\)}}
\DoxyCodeLine{01789\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ \&=\ \string~TIM\_CCMR3\_OC5FE)\ :\(\backslash\)}}
\DoxyCodeLine{01790\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ \&=\ \string~TIM\_CCMR3\_OC6FE))}}
\DoxyCodeLine{01791\ }
\DoxyCodeLine{01800\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_URS\_ENABLE(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1|=\ TIM\_CR1\_URS)}}
\DoxyCodeLine{01801\ }
\DoxyCodeLine{01813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_URS\_DISABLE(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\&=\string~TIM\_CR1\_URS)}}
\DoxyCodeLine{01814\ }
\DoxyCodeLine{01830\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_CAPTUREPOLARITY(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_POLARITY\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01832\ \textcolor{preprocessor}{\ \ \ \ TIM\_RESET\_CAPTUREPOLARITY((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_));\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01833\ \textcolor{preprocessor}{\ \ \ \ TIM\_SET\_CAPTUREPOLARITY((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_),\ (\_\_POLARITY\_\_));\ \(\backslash\)}}
\DoxyCodeLine{01834\ \textcolor{preprocessor}{\ \ \}while(0)}}
\DoxyCodeLine{01835\ }
\DoxyCodeLine{01844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SELECT\_CCDMAREQUEST(\_\_HANDLE\_\_,\ \_\_CCDMA\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\ \ MODIFY\_REG((\_\_HANDLE\_\_)-\/>Instance-\/>CR2,\ TIM\_CR2\_CCDS,\ (\_\_CCDMA\_\_))}}
\DoxyCodeLine{01846\ }
\DoxyCodeLine{01850\ \textcolor{comment}{/*\ End\ of\ exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01851\ }
\DoxyCodeLine{01852\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01856\ \textcolor{comment}{/*\ The\ counter\ of\ a\ timer\ instance\ is\ disabled\ only\ if\ all\ the\ CCx\ and\ CCxN}}
\DoxyCodeLine{01857\ \textcolor{comment}{\ \ \ channels\ have\ been\ disabled\ */}}
\DoxyCodeLine{01858\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CCxE\_MASK\ \ ((uint32\_t)(TIM\_CCER\_CC1E\ |\ TIM\_CCER\_CC2E\ |\ TIM\_CCER\_CC3E\ |\ TIM\_CCER\_CC4E))}}
\DoxyCodeLine{01859\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CCxNE\_MASK\ ((uint32\_t)(TIM\_CCER\_CC1NE\ |\ TIM\_CCER\_CC2NE\ |\ TIM\_CCER\_CC3NE\ |\ TIM\_CCER\_CC4NE))}\textcolor{preprocessor}{}}
\DoxyCodeLine{01863\ \textcolor{comment}{/*\ End\ of\ private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01864\ }
\DoxyCodeLine{01865\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01869\ \textcolor{preprocessor}{\#if\ defined(COMP5)\ \&\&\ defined(COMP6)\ \&\&\ defined(COMP7)}}
\DoxyCodeLine{01870\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_SOURCE(\_\_MODE\_\_)\ \ (((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_ETR)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01871\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01873\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01874\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP4)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01875\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP5)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01876\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP6)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01877\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP7)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_NONE))}}
\DoxyCodeLine{01879\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ COMP5\ \&\&\ COMP6\ \&\&\ COMP7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01880\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_SOURCE(\_\_MODE\_\_)\ \ (((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_ETR)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01882\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01883\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01884\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP4)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_NONE))}}
\DoxyCodeLine{01886\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ COMP5\ \&\&\ COMP6\ \&\&\ COMP7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01887\ }
\DoxyCodeLine{01888\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_BASE(\_\_BASE\_\_)\ (((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CR1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01889\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CR2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01890\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_SMCR)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01891\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_DIER)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01892\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_SR)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01893\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_EGR)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01894\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCMR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01895\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCMR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01896\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCER)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01897\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CNT)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01898\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_PSC)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01899\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_ARR)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_RCR)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01901\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01902\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01903\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01905\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_BDTR)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01906\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCMR3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01907\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01908\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR6)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_AF1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01910\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_AF2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_TISEL)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_DTR2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_ECR)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_OR))}}
\DoxyCodeLine{01915\ }
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\#define\ IS\_TIM\_EVENT\_SOURCE(\_\_SOURCE\_\_)\ ((((\_\_SOURCE\_\_)\ \&\ 0xFFFFFE00U)\ ==\ 0x00000000U)\ \&\&\ ((\_\_SOURCE\_\_)\ !=\ 0x00000000U))}}
\DoxyCodeLine{01917\ }
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_UP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_DOWN)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_CENTERALIGNED1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_CENTERALIGNED2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_CENTERALIGNED3))}}
\DoxyCodeLine{01923\ }
\DoxyCodeLine{01924\ \textcolor{preprocessor}{\#define\ IS\_TIM\_UIFREMAP\_MODE(\_\_MODE\_\_)\ \ \ \ \ (((\_\_MODE\_\_)\ ==\ TIM\_UIFREMAP\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_UIFREMAP\_ENABLE))}}
\DoxyCodeLine{01926\ }
\DoxyCodeLine{01927\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKDIVISION\_DIV(\_\_DIV\_\_)\ \ (((\_\_DIV\_\_)\ ==\ TIM\_CLOCKDIVISION\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ TIM\_CLOCKDIVISION\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ TIM\_CLOCKDIVISION\_DIV4))}}
\DoxyCodeLine{01930\ }
\DoxyCodeLine{01931\ \textcolor{preprocessor}{\#define\ IS\_TIM\_AUTORELOAD\_PRELOAD(PRELOAD)\ (((PRELOAD)\ ==\ TIM\_AUTORELOAD\_PRELOAD\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01932\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRELOAD)\ ==\ TIM\_AUTORELOAD\_PRELOAD\_ENABLE))}}
\DoxyCodeLine{01933\ }
\DoxyCodeLine{01934\ \textcolor{preprocessor}{\#define\ IS\_TIM\_FAST\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OCFAST\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OCFAST\_ENABLE))}}
\DoxyCodeLine{01936\ }
\DoxyCodeLine{01937\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OC\_POLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_OCPOLARITY\_HIGH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_OCPOLARITY\_LOW))}}
\DoxyCodeLine{01939\ }
\DoxyCodeLine{01940\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCN\_POLARITY(\_\_POLARITY\_\_)\ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_OCNPOLARITY\_HIGH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01941\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_OCNPOLARITY\_LOW))}}
\DoxyCodeLine{01942\ }
\DoxyCodeLine{01943\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCIDLE\_STATE(\_\_STATE\_\_)\ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OCIDLESTATE\_SET)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OCIDLESTATE\_RESET))}}
\DoxyCodeLine{01945\ }
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCNIDLE\_STATE(\_\_STATE\_\_)\ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OCNIDLESTATE\_SET)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01947\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OCNIDLESTATE\_RESET))}}
\DoxyCodeLine{01948\ }
\DoxyCodeLine{01949\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODERINPUT\_POLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_ENCODERINPUTPOLARITY\_RISING)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01950\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_ENCODERINPUTPOLARITY\_FALLING))}}
\DoxyCodeLine{01951\ }
\DoxyCodeLine{01952\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_POLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_ICPOLARITY\_RISING)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_ICPOLARITY\_FALLING)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_ICPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{01955\ }
\DoxyCodeLine{01956\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_SELECTION(\_\_SELECTION\_\_)\ (((\_\_SELECTION\_\_)\ ==\ TIM\_ICSELECTION\_DIRECTTI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_ICSELECTION\_INDIRECTTI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_ICSELECTION\_TRC))}}
\DoxyCodeLine{01959\ }
\DoxyCodeLine{01960\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_PRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ TIM\_ICPSC\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_ICPSC\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_ICPSC\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_ICPSC\_DIV8))}}
\DoxyCodeLine{01964\ }
\DoxyCodeLine{01965\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCX\_CHANNEL(\_\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ (IS\_TIM\_CCX\_INSTANCE(\_\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{01966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ !=\ (TIM\_CHANNEL\_5))\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{01967\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ !=\ (TIM\_CHANNEL\_6)))}}
\DoxyCodeLine{01968\ }
\DoxyCodeLine{01969\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OPM\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ TIM\_OPMODE\_SINGLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OPMODE\_REPETITIVE))}}
\DoxyCodeLine{01971\ }
\DoxyCodeLine{01972\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_TI1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_TI2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_TI12)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X2)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X1\_TI12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_X1\_TI1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_X1\_TI2))}}
\DoxyCodeLine{01981\ }
\DoxyCodeLine{01982\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_SOURCE(\_\_SOURCE\_\_)\ ((((\_\_SOURCE\_\_)\ \&\ 0xFFFF80FFU)\ ==\ 0x00000000U)\ \&\&\ ((\_\_SOURCE\_\_)\ !=\ 0x00000000U))}}
\DoxyCodeLine{01983\ }
\DoxyCodeLine{01984\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CHANNELS(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_ALL))}}
\DoxyCodeLine{01991\ }
\DoxyCodeLine{01992\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OPM\_CHANNELS(\_\_CHANNEL\_\_)\ \ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2))}}
\DoxyCodeLine{01994\ }
\DoxyCodeLine{01995\ \textcolor{preprocessor}{\#define\ IS\_TIM\_PERIOD(\_\_HANDLE\_\_,\ \_\_PERIOD\_\_)\ ((IS\_TIM\_32B\_COUNTER\_INSTANCE(((\_\_HANDLE\_\_)-\/>Instance))\ ==\ 0U)\ ?\ \ \(\backslash\)}}
\DoxyCodeLine{01996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((READ\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ TIM\_CR1\_DITHEN)\ ==\ 0U)\ ?\ \(\backslash\)}}
\DoxyCodeLine{01997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PERIOD\_\_)\ >\ 0U)\ \&\&\ ((\_\_PERIOD\_\_)\ <=\ 0x0000FFFFU))\ :\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PERIOD\_\_)\ >\ 0U)\ \&\&\ ((\_\_PERIOD\_\_)\ <=\ 0x000FFFEFU)))\ :\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PERIOD\_\_)\ >\ 0U\ ))}}
\DoxyCodeLine{02000\ }
\DoxyCodeLine{02001\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMPLEMENTARY\_CHANNELS(\_\_CHANNEL\_\_)\ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4))}}
\DoxyCodeLine{02005\ }
\DoxyCodeLine{02006\ \textcolor{preprocessor}{\#if\ defined(TIM5)\ \&\&\ defined(TIM20)}}
\DoxyCodeLine{02007\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE(\_\_CLOCK\_\_)\ (((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_INTERNAL)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI1ED)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI1)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI2)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR0)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR1)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR2)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR3)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR4)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR5)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR6)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR7)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR8)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR9)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR10)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR11))}}
\DoxyCodeLine{02025\ \textcolor{preprocessor}{\#elif\ defined(TIM5)}}
\DoxyCodeLine{02026\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE(\_\_CLOCK\_\_)\ (((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_INTERNAL)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI1ED)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI1)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI2)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR0)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR1)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR2)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR3)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR4)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR5)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR6)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR7)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR8)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR11))}}
\DoxyCodeLine{02042\ \textcolor{preprocessor}{\#elif\ defined(TIM20)}}
\DoxyCodeLine{02043\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE(\_\_CLOCK\_\_)\ (((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_INTERNAL)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI1ED)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI1)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI2)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR0)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR1)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR2)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR3)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR5)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR6)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR7)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR8)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR9)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR11))}}
\DoxyCodeLine{02059\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02060\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE(\_\_CLOCK\_\_)\ (((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_INTERNAL)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI1ED)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI1)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI2)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR0)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR1)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR2)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR3)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR5)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR6)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR7)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR8)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR11))}}
\DoxyCodeLine{02075\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ \&\&\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02076\ }
\DoxyCodeLine{02077\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKPOLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_INVERTED)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_NONINVERTED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_RISING)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_FALLING)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{02082\ }
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKPRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ TIM\_CLOCKPRESCALER\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLOCKPRESCALER\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLOCKPRESCALER\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLOCKPRESCALER\_DIV8))}}
\DoxyCodeLine{02087\ }
\DoxyCodeLine{02088\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKFILTER(\_\_ICFILTER\_\_)\ \ \ \ \ \ ((\_\_ICFILTER\_\_)\ <=\ 0xFU)}}
\DoxyCodeLine{02089\ }
\DoxyCodeLine{02090\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ TIM\_CLEARINPUTPOLARITY\_INVERTED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLEARINPUTPOLARITY\_NONINVERTED))}}
\DoxyCodeLine{02092\ }
\DoxyCodeLine{02093\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_PRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV8))}}
\DoxyCodeLine{02097\ }
\DoxyCodeLine{02098\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_FILTER(\_\_ICFILTER\_\_)\ ((\_\_ICFILTER\_\_)\ <=\ 0xFU)}}
\DoxyCodeLine{02099\ }
\DoxyCodeLine{02100\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OSSR\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OSSR\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OSSR\_DISABLE))}}
\DoxyCodeLine{02102\ }
\DoxyCodeLine{02103\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OSSI\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OSSI\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OSSI\_DISABLE))}}
\DoxyCodeLine{02105\ }
\DoxyCodeLine{02106\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LOCK\_LEVEL(\_\_LEVEL\_\_)\ \ \ \ \ \ \ (((\_\_LEVEL\_\_)\ ==\ TIM\_LOCKLEVEL\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LEVEL\_\_)\ ==\ TIM\_LOCKLEVEL\_1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LEVEL\_\_)\ ==\ TIM\_LOCKLEVEL\_2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LEVEL\_\_)\ ==\ TIM\_LOCKLEVEL\_3))}}
\DoxyCodeLine{02110\ }
\DoxyCodeLine{02111\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_FILTER(\_\_BRKFILTER\_\_)\ ((\_\_BRKFILTER\_\_)\ <=\ 0xFUL)}}
\DoxyCodeLine{02112\ }
\DoxyCodeLine{02113\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_BREAK\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_BREAK\_DISABLE))}}
\DoxyCodeLine{02115\ }
\DoxyCodeLine{02116\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ TIM\_BREAKPOLARITY\_LOW)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_BREAKPOLARITY\_HIGH))}}
\DoxyCodeLine{02118\ }
\DoxyCodeLine{02119\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_AFMODE(\_\_AFMODE\_\_)\ (((\_\_AFMODE\_\_)\ ==\ TIM\_BREAK\_AFMODE\_INPUT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_AFMODE\_\_)\ ==\ TIM\_BREAK\_AFMODE\_BIDIRECTIONAL))}}
\DoxyCodeLine{02121\ }
\DoxyCodeLine{02122\ }
\DoxyCodeLine{02123\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK2\_STATE(\_\_STATE\_\_)\ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_BREAK2\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_BREAK2\_DISABLE))}}
\DoxyCodeLine{02125\ }
\DoxyCodeLine{02126\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK2\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ TIM\_BREAK2POLARITY\_LOW)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_BREAK2POLARITY\_HIGH))}}
\DoxyCodeLine{02128\ }
\DoxyCodeLine{02129\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK2\_AFMODE(\_\_AFMODE\_\_)\ (((\_\_AFMODE\_\_)\ ==\ TIM\_BREAK2\_AFMODE\_INPUT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_AFMODE\_\_)\ ==\ TIM\_BREAK2\_AFMODE\_BIDIRECTIONAL))}}
\DoxyCodeLine{02131\ }
\DoxyCodeLine{02132\ }
\DoxyCodeLine{02133\ \textcolor{preprocessor}{\#define\ IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ TIM\_AUTOMATICOUTPUT\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_AUTOMATICOUTPUT\_DISABLE))}}
\DoxyCodeLine{02135\ }
\DoxyCodeLine{02136\ \textcolor{preprocessor}{\#define\ IS\_TIM\_GROUPCH5(\_\_OCREF\_\_)\ ((((\_\_OCREF\_\_)\ \&\ 0x1FFFFFFFU)\ ==\ 0x00000000U))}}
\DoxyCodeLine{02137\ }
\DoxyCodeLine{02138\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRGO\_SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_RESET)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_UPDATE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC1REF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC2REF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC3REF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC4REF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_ENCODER\_CLK))}}
\DoxyCodeLine{02147\ }
\DoxyCodeLine{02148\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRGO2\_SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_RESET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_ENABLE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_UPDATE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC1REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC2REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC3REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC3REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC4REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC5REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC6REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC4REF\_RISINGFALLING)\ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC6REF\_RISINGFALLING)\ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_RISING)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_FALLING)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_RISING)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_FALLING))}}
\DoxyCodeLine{02165\ }
\DoxyCodeLine{02166\ \textcolor{preprocessor}{\#define\ IS\_TIM\_MSM\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_MASTERSLAVEMODE\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_MASTERSLAVEMODE\_DISABLE))}}
\DoxyCodeLine{02168\ }
\DoxyCodeLine{02169\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_DISABLE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_RESET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_GATED)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_TRIGGER)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_EXTERNAL1)\ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_COMBINED\_GATEDRESET))}}
\DoxyCodeLine{02176\ }
\DoxyCodeLine{02177\ \textcolor{preprocessor}{\#define\ IS\_TIM\_PWM\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_PWM1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_PWM2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_COMBINED\_PWM1)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_COMBINED\_PWM2)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_ASYMMETRIC\_PWM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_ASYMMETRIC\_PWM2))}}
\DoxyCodeLine{02183\ }
\DoxyCodeLine{02184\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OC\_MODE(\_\_MODE\_\_)\ \ (((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_TIMING)\ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_ACTIVE)\ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_INACTIVE)\ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_TOGGLE)\ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_FORCED\_ACTIVE)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_FORCED\_INACTIVE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_RETRIGERRABLE\_OPM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_RETRIGERRABLE\_OPM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_DIRECTION\_OUTPUT)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_PULSE\_ON\_COMPARE))}}
\DoxyCodeLine{02194\ }
\DoxyCodeLine{02195\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGERPOLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_INVERTED\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{02196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_NONINVERTED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_RISING\ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{02198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_FALLING\ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{02199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_BOTHEDGE\ \ \ ))}}
\DoxyCodeLine{02200\ }
\DoxyCodeLine{02201\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGERPRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ TIM\_TRIGGERPRESCALER\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_TRIGGERPRESCALER\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_TRIGGERPRESCALER\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_TRIGGERPRESCALER\_DIV8))}}
\DoxyCodeLine{02205\ }
\DoxyCodeLine{02206\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGERFILTER(\_\_ICFILTER\_\_)\ ((\_\_ICFILTER\_\_)\ <=\ 0xFU)}}
\DoxyCodeLine{02207\ }
\DoxyCodeLine{02208\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TI1SELECTION(\_\_TI1SELECTION\_\_)\ \ (((\_\_TI1SELECTION\_\_)\ ==\ TIM\_TI1SELECTION\_CH1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TI1SELECTION\_\_)\ ==\ TIM\_TI1SELECTION\_XORCOMBINATION))}}
\DoxyCodeLine{02210\ }
\DoxyCodeLine{02211\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_LENGTH(\_\_LENGTH\_\_)\ \ \ \ \ \ (((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_1TRANSFER)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_2TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_3TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_4TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_5TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_6TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_7TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_8TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_9TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_10TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_11TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_12TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_13TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_14TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_15TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_16TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_17TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_18TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_19TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_20TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_21TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_22TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_23TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_24TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_25TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_26TRANSFERS))}}
\DoxyCodeLine{02237\ }
\DoxyCodeLine{02238\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_DATA\_LENGTH(LENGTH)\ (((LENGTH)\ >=\ 0x1U)\ \&\&\ ((LENGTH)\ <\ 0x10000U))}}
\DoxyCodeLine{02239\ }
\DoxyCodeLine{02240\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_FILTER(\_\_ICFILTER\_\_)\ \ \ ((\_\_ICFILTER\_\_)\ <=\ 0xFU)}}
\DoxyCodeLine{02241\ }
\DoxyCodeLine{02242\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DEADTIME(\_\_DEADTIME\_\_)\ \ \ \ ((\_\_DEADTIME\_\_)\ <=\ 0xFFU)}}
\DoxyCodeLine{02243\ }
\DoxyCodeLine{02244\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_SYSTEM(\_\_CONFIG\_\_)\ \ \ \ (((\_\_CONFIG\_\_)\ ==\ TIM\_BREAK\_SYSTEM\_ECC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CONFIG\_\_)\ ==\ TIM\_BREAK\_SYSTEM\_PVD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CONFIG\_\_)\ ==\ TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{02247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CONFIG\_\_)\ ==\ TIM\_BREAK\_SYSTEM\_LOCKUP))}}
\DoxyCodeLine{02248\ }
\DoxyCodeLine{02249\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(\_\_TRIGGER\_\_)\ (((\_\_TRIGGER\_\_)\ ==\ TIM\_SLAVEMODE\_TRIGGER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{02250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TRIGGER\_\_)\ ==\ TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER))}}
\DoxyCodeLine{02251\ }
\DoxyCodeLine{02252\ \textcolor{preprocessor}{\#define\ TIM\_SET\_ICPRESCALERVALUE(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_ICPSC\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02253\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ (\_\_ICPSC\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{02254\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ ((\_\_ICPSC\_\_)\ <<\ 8U))\ :\(\backslash\)}}
\DoxyCodeLine{02255\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ (\_\_ICPSC\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{02256\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ ((\_\_ICPSC\_\_)\ <<\ 8U)))}}
\DoxyCodeLine{02257\ }
\DoxyCodeLine{02258\ \textcolor{preprocessor}{\#define\ TIM\_RESET\_ICPRESCALERVALUE(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02259\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_IC1PSC)\ :\(\backslash\)}}
\DoxyCodeLine{02260\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_IC2PSC)\ :\(\backslash\)}}
\DoxyCodeLine{02261\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_IC3PSC)\ :\(\backslash\)}}
\DoxyCodeLine{02262\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_IC4PSC))}}
\DoxyCodeLine{02263\ }
\DoxyCodeLine{02264\ \textcolor{preprocessor}{\#define\ TIM\_SET\_CAPTUREPOLARITY(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_POLARITY\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02265\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ |=\ (\_\_POLARITY\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{02266\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ |=\ ((\_\_POLARITY\_\_)\ <<\ 4U))\ :\(\backslash\)}}
\DoxyCodeLine{02267\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ |=\ ((\_\_POLARITY\_\_)\ <<\ 8U))\ :\(\backslash\)}}
\DoxyCodeLine{02268\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ |=\ (((\_\_POLARITY\_\_)\ <<\ 12U))))}}
\DoxyCodeLine{02269\ }
\DoxyCodeLine{02270\ \textcolor{preprocessor}{\#define\ TIM\_RESET\_CAPTUREPOLARITY(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02271\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&=\ \string~(TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP))\ :\(\backslash\)}}
\DoxyCodeLine{02272\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&=\ \string~(TIM\_CCER\_CC2P\ |\ TIM\_CCER\_CC2NP))\ :\(\backslash\)}}
\DoxyCodeLine{02273\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&=\ \string~(TIM\_CCER\_CC3P\ |\ TIM\_CCER\_CC3NP))\ :\(\backslash\)}}
\DoxyCodeLine{02274\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&=\ \string~(TIM\_CCER\_CC4P\ |\ TIM\_CCER\_CC4NP)))}}
\DoxyCodeLine{02275\ }
\DoxyCodeLine{02276\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_STATE\_GET(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\(\backslash\)}}
\DoxyCodeLine{02277\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[0]\ :\(\backslash\)}}
\DoxyCodeLine{02278\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[1]\ :\(\backslash\)}}
\DoxyCodeLine{02279\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[2]\ :\(\backslash\)}}
\DoxyCodeLine{02280\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[3]\ :\(\backslash\)}}
\DoxyCodeLine{02281\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[4]\ :\(\backslash\)}}
\DoxyCodeLine{02282\ \textcolor{preprocessor}{\ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[5])}}
\DoxyCodeLine{02283\ }
\DoxyCodeLine{02284\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_STATE\_SET(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_CHANNEL\_STATE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02285\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[0]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{02286\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[1]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{02287\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[2]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{02288\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[3]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{02289\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[4]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{02290\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>ChannelState[5]\ =\ (\_\_CHANNEL\_STATE\_\_)))}}
\DoxyCodeLine{02291\ }
\DoxyCodeLine{02292\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_STATE\_SET\_ALL(\_\_HANDLE\_\_,\ \ \_\_CHANNEL\_STATE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[0]\ \ =\ \(\backslash\)}}
\DoxyCodeLine{02294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{02295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[1]\ \ =\ \(\backslash\)}}
\DoxyCodeLine{02296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{02297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[2]\ \ =\ \(\backslash\)}}
\DoxyCodeLine{02298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{02299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[3]\ \ =\ \(\backslash\)}}
\DoxyCodeLine{02300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{02301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[4]\ \ =\ \(\backslash\)}}
\DoxyCodeLine{02302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{02303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[5]\ \ =\ \(\backslash\)}}
\DoxyCodeLine{02304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{02305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{02306\ }
\DoxyCodeLine{02307\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_N\_STATE\_GET(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\(\backslash\)}}
\DoxyCodeLine{02308\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelNState[0]\ :\(\backslash\)}}
\DoxyCodeLine{02309\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelNState[1]\ :\(\backslash\)}}
\DoxyCodeLine{02310\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelNState[2]\ :\(\backslash\)}}
\DoxyCodeLine{02311\ \textcolor{preprocessor}{\ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[3])}}
\DoxyCodeLine{02312\ }
\DoxyCodeLine{02313\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_N\_STATE\_SET(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_CHANNEL\_STATE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02314\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelNState[0]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{02315\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelNState[1]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{02316\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelNState[2]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{02317\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>ChannelNState[3]\ =\ (\_\_CHANNEL\_STATE\_\_)))}}
\DoxyCodeLine{02318\ }
\DoxyCodeLine{02319\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_N\_STATE\_SET\_ALL(\_\_HANDLE\_\_,\ \ \_\_CHANNEL\_STATE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{02320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[0]\ =\ \(\backslash\)}}
\DoxyCodeLine{02321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{02322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[1]\ =\ \(\backslash\)}}
\DoxyCodeLine{02323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{02324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[2]\ =\ \(\backslash\)}}
\DoxyCodeLine{02325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{02326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[3]\ =\ \(\backslash\)}}
\DoxyCodeLine{02327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{02328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{02329\ }
\DoxyCodeLine{02333\ \textcolor{comment}{/*\ End\ of\ private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02334\ }
\DoxyCodeLine{02335\ \textcolor{comment}{/*\ Include\ TIM\ HAL\ Extended\ module\ */}}
\DoxyCodeLine{02336\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32g4xx__hal__tim__ex_8h}{stm32g4xx\_hal\_tim\_ex.h}}"{}}}
\DoxyCodeLine{02337\ }
\DoxyCodeLine{02338\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02342\ }
\DoxyCodeLine{02347\ \textcolor{comment}{/*\ Time\ Base\ functions\ ********************************************************/}}
\DoxyCodeLine{02348\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga1b288eb68eb52c97b8d187cdd6e9088f}{HAL\_TIM\_Base\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02349\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group1_gaaf97adbc39e48456a1c83c54895de83b}{HAL\_TIM\_Base\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02350\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga818f4d5d1e2f417438d281b4ac9efb9c}{HAL\_TIM\_Base\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02351\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga13352a6c9cb3225511e5f29dbb894e84}{HAL\_TIM\_Base\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02352\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{02353\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group1_gaf7e5ee80207a338050413e14f7bd24f9}{HAL\_TIM\_Base\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02354\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga78697261126cd2facc463b81e8c4b238}{HAL\_TIM\_Base\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02355\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{02356\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group1_gae517d80e2ac713069767df8e8915971e}{HAL\_TIM\_Base\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02357\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga19443605c97f15b5ede7d8337534ece4}{HAL\_TIM\_Base\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02358\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{02359\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga263ffa0db8285daa9ca0010690079203}{HAL\_TIM\_Base\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ uint32\_t\ *pData,\ uint16\_t\ Length);}
\DoxyCodeLine{02360\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga7673776de6e35f5cbe887e62e13e87b5}{HAL\_TIM\_Base\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02364\ }
\DoxyCodeLine{02369\ \textcolor{comment}{/*\ Timer\ Output\ Compare\ functions\ *********************************************/}}
\DoxyCodeLine{02370\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga7541c3db71ec7c0b4b54afa473bdb19a}{HAL\_TIM\_OC\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02371\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga79f0c3e3015a81c535a578edc2fee8ca}{HAL\_TIM\_OC\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02372\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gab7ea7555b79c4544ad90dc6d063d2f13}{HAL\_TIM\_OC\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02373\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga2f01705566708fcaceb32bcad01f7498}{HAL\_TIM\_OC\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02374\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{02375\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga5dbbafc75b341b79d29bc41f8ec15492}{HAL\_TIM\_OC\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02376\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga9cb1f62afb99aea0db8cc28b378b68ad}{HAL\_TIM\_OC\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02377\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{02378\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gad3116f3b344392f7b947ff1218ba9ed8}{HAL\_TIM\_OC\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02379\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gacc324ef35c0b207a8331c657d86fc1bd}{HAL\_TIM\_OC\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02380\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{02381\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga1e4410b534d2381ff535bb987f340cba}{HAL\_TIM\_OC\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ uint32\_t\ *pData,}
\DoxyCodeLine{02382\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ Length);}
\DoxyCodeLine{02383\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga27f1f66d2d38ec428580a5feb3628c48}{HAL\_TIM\_OC\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02387\ }
\DoxyCodeLine{02392\ \textcolor{comment}{/*\ Timer\ PWM\ functions\ ********************************************************/}}
\DoxyCodeLine{02393\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga25824b2eed564cc37a8983b99a83bdc7}{HAL\_TIM\_PWM\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02394\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga5bb7b197ace5bab9ef120163ff1520bd}{HAL\_TIM\_PWM\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02395\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gaf94d3d2003a4eebed73744ccd5c85974}{HAL\_TIM\_PWM\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02396\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga3abff1ab9a918c30db77c7890e6e2b07}{HAL\_TIM\_PWM\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02397\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{02398\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga11da9bda53a5d21c293bb01da91e592d}{HAL\_TIM\_PWM\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02399\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gae087011858379feeb770ecb4568829d3}{HAL\_TIM\_PWM\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02400\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{02401\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gaca1f5fbc35101d0fc7e8af31c9a0c26c}{HAL\_TIM\_PWM\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02402\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga0559af125dc5fb2bb183a6a4b86808b5}{HAL\_TIM\_PWM\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02403\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{02404\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga3621f6126e33c1abb80cb572499f335c}{HAL\_TIM\_PWM\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ uint32\_t\ *pData,}
\DoxyCodeLine{02405\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ Length);}
\DoxyCodeLine{02406\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gad77367f9b8d8d17842a913f7d6ce274b}{HAL\_TIM\_PWM\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02410\ }
\DoxyCodeLine{02415\ \textcolor{comment}{/*\ Timer\ Input\ Capture\ functions\ **********************************************/}}
\DoxyCodeLine{02416\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga342aa1098891f55f59c7867afff589c1}{HAL\_TIM\_IC\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02417\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga2fc9af96c4ec45ba9057e182012f3586}{HAL\_TIM\_IC\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02418\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga202723f23bc46b29b16145f9cceabbbb}{HAL\_TIM\_IC\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02419\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gad1aa484ec0f0559908d9d8128614e7ad}{HAL\_TIM\_IC\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02420\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{02421\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gaab393018ca6f8fad04a815feb1796ce7}{HAL\_TIM\_IC\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02422\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga1b5edb103cb27dbd5380e9b24d12658f}{HAL\_TIM\_IC\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02423\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{02424\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gac0e3515f374ec6b9d30609cd683649d6}{HAL\_TIM\_IC\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02425\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gaf5664e207667c99ef50378813056e5f6}{HAL\_TIM\_IC\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02426\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{02427\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gac3b7deffff43a8bdc3e2eea42115efff}{HAL\_TIM\_IC\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ uint32\_t\ *pData,\ uint16\_t\ Length);}
\DoxyCodeLine{02428\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga8e7dc17f058ef9c826774436d68f80b5}{HAL\_TIM\_IC\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02432\ }
\DoxyCodeLine{02437\ \textcolor{comment}{/*\ Timer\ One\ Pulse\ functions\ **************************************************/}}
\DoxyCodeLine{02438\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga476d67a220c23ebdc69fac7b09dbaa72}{HAL\_TIM\_OnePulse\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OnePulseMode);}
\DoxyCodeLine{02439\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group5_gae60b468b11199522c6c83a943439c7b7}{HAL\_TIM\_OnePulse\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02440\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga6579726753cb2b769a21d10bec75219f}{HAL\_TIM\_OnePulse\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02441\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga9b73c7135e8348613f30f3a4d84478e7}{HAL\_TIM\_OnePulse\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02442\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{02443\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga40e43e4f2484df59079e0316d6a6fd23}{HAL\_TIM\_OnePulse\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{02444\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group5_gac7744a2a063e8bf2909319d70fc764fd}{HAL\_TIM\_OnePulse\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{02445\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{02446\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group5_gafcde302725d20c6f992f26660d491bb9}{HAL\_TIM\_OnePulse\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{02447\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga6bbce5414404228fde71dadd8d1cddc7}{HAL\_TIM\_OnePulse\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{02451\ }
\DoxyCodeLine{02456\ \textcolor{comment}{/*\ Timer\ Encoder\ functions\ ****************************************************/}}
\DoxyCodeLine{02457\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group6_gabbd8d70ab36161f83e1c09087789955d}{HAL\_TIM\_Encoder\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}}\ *sConfig);}
\DoxyCodeLine{02458\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group6_gaaf99281fd7635e20c08e48bfc9ea11e3}{HAL\_TIM\_Encoder\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02459\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga1a8e1103bfcc56c2626ed5cf546391d1}{HAL\_TIM\_Encoder\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02460\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga77c8216735a5b1374ea948737eed8a18}{HAL\_TIM\_Encoder\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02461\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{02462\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga6450b21fa2bf6bf71a0f85c0a1519e21}{HAL\_TIM\_Encoder\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02463\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga2d603e9167803b080be1f2915e972bbf}{HAL\_TIM\_Encoder\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02464\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{02465\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga9a573a3203752709841acab8412f541e}{HAL\_TIM\_Encoder\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02466\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group6_gac07923b4764255a1e0b82c975689542d}{HAL\_TIM\_Encoder\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02467\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{02468\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga8b9798534ad0917d31d581afe720d8cf}{HAL\_TIM\_Encoder\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ uint32\_t\ *pData1,}
\DoxyCodeLine{02469\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ *pData2,\ uint16\_t\ Length);}
\DoxyCodeLine{02470\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga12ea48505e269532feff5b64f605b56f}{HAL\_TIM\_Encoder\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02474\ }
\DoxyCodeLine{02479\ \textcolor{comment}{/*\ Interrupt\ Handler\ functions\ \ ***********************************************/}}
\DoxyCodeLine{02480\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group7_ga2dc3ef34340412aa8a01d734d2ff8f88}{HAL\_TIM\_IRQHandler}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02484\ }
\DoxyCodeLine{02489\ \textcolor{comment}{/*\ Control\ functions\ \ *********************************************************/}}
\DoxyCodeLine{02490\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga8fb64ba07b18cc24f8f9191369ed2d02}{HAL\_TIM\_OC\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}}\ *sConfig,}
\DoxyCodeLine{02491\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Channel);}
\DoxyCodeLine{02492\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga258d2356d817adaa3d39d2d0b6de9223}{HAL\_TIM\_PWM\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}}\ *sConfig,}
\DoxyCodeLine{02493\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Channel);}
\DoxyCodeLine{02494\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga031c508e41997d53c059665ebd3638a3}{HAL\_TIM\_IC\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}}\ *sConfig,}
\DoxyCodeLine{02495\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Channel);}
\DoxyCodeLine{02496\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gaefb1913440053c45a4f9a50a8c05c6be}{HAL\_TIM\_OnePulse\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}}\ *sConfig,}
\DoxyCodeLine{02497\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ OutputChannel,\ \ uint32\_t\ InputChannel);}
\DoxyCodeLine{02498\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gae194787f5481c163b6eec962ed7ff205}{HAL\_TIM\_ConfigOCrefClear}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,}
\DoxyCodeLine{02499\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}}\ *sClearInputConfig,}
\DoxyCodeLine{02500\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Channel);}
\DoxyCodeLine{02501\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gaa29ed013caefca2a181a1cabac66d521}{HAL\_TIM\_ConfigClockSource}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}}\ *sClockSourceConfig);}
\DoxyCodeLine{02502\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga7dfab2adafd2f2e315a9531f1150c201}{HAL\_TIM\_ConfigTI1Input}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ TI1\_Selection);}
\DoxyCodeLine{02503\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga50ddcf971c747fa974c7b89ff5d3fe18}{HAL\_TIM\_SlaveConfigSynchro}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}}\ *sSlaveConfig);}
\DoxyCodeLine{02504\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga5ac6bc06273d5b5b848eda023a32fe2f}{HAL\_TIM\_SlaveConfigSynchro\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}}\ *sSlaveConfig);}
\DoxyCodeLine{02505\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga35788d18e435d06a76a40fda5d6c13e7}{HAL\_TIM\_DMABurst\_WriteStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstBaseAddress,}
\DoxyCodeLine{02506\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstRequestSrc,\ \textcolor{keyword}{const}\ uint32\_t\ \ *BurstBuffer,}
\DoxyCodeLine{02507\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ \ BurstLength);}
\DoxyCodeLine{02508\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga0c198603c11b2e0140dabd8dcdb5a0ff}{HAL\_TIM\_DMABurst\_MultiWriteStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstBaseAddress,}
\DoxyCodeLine{02509\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstRequestSrc,\ \textcolor{keyword}{const}\ uint32\_t\ *BurstBuffer,}
\DoxyCodeLine{02510\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstLength,\ \ uint32\_t\ DataLength);}
\DoxyCodeLine{02511\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga8f5649baaf219f2559bbe9e8e2c3658e}{HAL\_TIM\_DMABurst\_WriteStop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstRequestSrc);}
\DoxyCodeLine{02512\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga39c612c473747448615e2e3cb2668224}{HAL\_TIM\_DMABurst\_ReadStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstBaseAddress,}
\DoxyCodeLine{02513\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstRequestSrc,\ uint32\_t\ \ *BurstBuffer,\ uint32\_t\ \ BurstLength);}
\DoxyCodeLine{02514\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga741807469bb3349d9a63fb492d277b41}{HAL\_TIM\_DMABurst\_MultiReadStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstBaseAddress,}
\DoxyCodeLine{02515\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstRequestSrc,\ uint32\_t\ \ *BurstBuffer,}
\DoxyCodeLine{02516\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ \ BurstLength,\ uint32\_t\ \ DataLength);}
\DoxyCodeLine{02517\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga41cfa290ee87229cba1962e78e2a9d01}{HAL\_TIM\_DMABurst\_ReadStop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstRequestSrc);}
\DoxyCodeLine{02518\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gab4a60fe7cbb64a321bdce2ee1b9c8730}{HAL\_TIM\_GenerateEvent}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ EventSource);}
\DoxyCodeLine{02519\ uint32\_t\ \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga726cf270b20654c4094da3eca1648f92}{HAL\_TIM\_ReadCapturedValue}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{02523\ }
\DoxyCodeLine{02528\ \textcolor{comment}{/*\ Callback\ in\ non\ blocking\ modes\ (Interrupt\ and\ DMA)\ *************************/}}
\DoxyCodeLine{02529\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga8a3b0ad512a6e6c6157440b68d395eac}{HAL\_TIM\_PeriodElapsedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02530\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1f7478d689916e5888f62f97cf4acef3}{HAL\_TIM\_PeriodElapsedHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02531\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1fc39499fe9db8b7fb88005e9f107a36}{HAL\_TIM\_OC\_DelayElapsedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02532\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\_TIM\_IC\_CaptureCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02533\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga25ada83fb758075401f1bb9ba1925322}{HAL\_TIM\_IC\_CaptureHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02534\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02535\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group9_gaf669ea0eacb07d5fee199704b612841f}{HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02536\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga189577c72b1963671b26820d8161d678}{HAL\_TIM\_TriggerCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02537\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6fb4827960b3fcbc72f81152c3c7a2c3}{HAL\_TIM\_TriggerHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02538\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6f0868af383d592940700dbb52fac016}{HAL\_TIM\_ErrorCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02539\ }
\DoxyCodeLine{02540\ \textcolor{comment}{/*\ Callbacks\ Register/UnRegister\ functions\ \ ***********************************/}}
\DoxyCodeLine{02541\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{02542\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_RegisterCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ HAL\_TIM\_CallbackIDTypeDef\ CallbackID,}
\DoxyCodeLine{02543\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pTIM\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{02544\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_UnRegisterCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ HAL\_TIM\_CallbackIDTypeDef\ CallbackID);}
\DoxyCodeLine{02545\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02546\ }
\DoxyCodeLine{02550\ }
\DoxyCodeLine{02555\ \textcolor{comment}{/*\ Peripheral\ State\ functions\ \ ************************************************/}}
\DoxyCodeLine{02556\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga42bb3b65bc8be378b82748feb9898b75}{HAL\_TIM\_Base\_GetState}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02557\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group10_gad1aa07ea9327c409b78b36fe0ed78a6e}{HAL\_TIM\_OC\_GetState}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02558\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga795c42446ffd11385c8b66087fe695f6}{HAL\_TIM\_PWM\_GetState}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02559\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga39d5fb67dc3867b6f9bd6a0a99fa0b82}{HAL\_TIM\_IC\_GetState}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02560\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga28deed8246fb5225ee2ae354250e8e37}{HAL\_TIM\_OnePulse\_GetState}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02561\ \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga727c46df756e06eb4730ab5413c52b6d}{HAL\_TIM\_Encoder\_GetState}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02562\ }
\DoxyCodeLine{02563\ \textcolor{comment}{/*\ Peripheral\ Channel\ state\ functions\ \ ************************************************/}}
\DoxyCodeLine{02564\ \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga878b1bc139a257de3a427b235cd639f3}{HAL\_TIM\_GetActiveChannel}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02565\ \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga3ce6635814be512115f217d3ad798a64}{HAL\_TIM\_GetChannelState}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim,\ \ uint32\_t\ Channel);}
\DoxyCodeLine{02566\ \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}}\ \mbox{\hyperlink{group___t_i_m___exported___functions___group10_gac66bce244fd83b4a1ef9cc5a594f8ac5}{HAL\_TIM\_DMABurstState}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02570\ }
\DoxyCodeLine{02574\ \textcolor{comment}{/*\ End\ of\ exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02575\ }
\DoxyCodeLine{02576\ \textcolor{comment}{/*\ Private\ functions-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02580\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___private___functions_gae0f82ff07c1973cf4fb132740a8e24ae}{TIM\_Base\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}}\ *Structure);}
\DoxyCodeLine{02581\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___private___functions_ga83c847710a92f0558c862dd0dc889ff3}{TIM\_TI1\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TIM\_ICPolarity,\ uint32\_t\ TIM\_ICSelection,\ uint32\_t\ TIM\_ICFilter);}
\DoxyCodeLine{02582\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___private___functions_ga5d921b105aeea15c381e7a265af9092e}{TIM\_OC2\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}}\ *OC\_Config);}
\DoxyCodeLine{02583\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___private___functions_ga0dc6b90093e2510142a5b21d75e025e0}{TIM\_ETR\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TIM\_ExtTRGPrescaler,}
\DoxyCodeLine{02584\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ TIM\_ExtTRGPolarity,\ uint32\_t\ ExtTRGFilter);}
\DoxyCodeLine{02585\ }
\DoxyCodeLine{02586\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}}(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{02587\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}}(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{02588\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}}(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{02589\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}}(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{02590\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ChannelState);}
\DoxyCodeLine{02591\ }
\DoxyCodeLine{02592\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{02593\ \textcolor{keywordtype}{void}\ TIM\_ResetCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{02594\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02595\ }
\DoxyCodeLine{02599\ \textcolor{comment}{/*\ End\ of\ private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02600\ }
\DoxyCodeLine{02604\ }
\DoxyCodeLine{02608\ }
\DoxyCodeLine{02609\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{02610\ \}}
\DoxyCodeLine{02611\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02612\ }
\DoxyCodeLine{02613\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G4xx\_HAL\_TIM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
