###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Feb 16 00:16:09 2023
#  Design:            minimips
#  Command:           time_design -post_route
###############################################################
Path 1: MET (2.952 ns) Latch Borrowed Time Check with Pin U3_di_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) U3_di_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          2.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.636 (P)          0.000 (I)
          Arrival:=          2.636              0.000
 
    Time Borrowed:+          1.027
    Required Time:=          3.663
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.512
            Slack:=          2.952
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  R     (arrival)       5  0.003   0.015    0.215  
  ram_ack                           -      -        -     (net)           5      -       -        -  
  g4387/Q                           -      D->Q     F     ON22X1          4  0.030   0.164    0.379  
  stop_all                          -      -        -     (net)           4      -       -        -  
  U3_di_g11969/Q                    -      B->Q     R     NA2I1X0         1  0.425   0.210    0.589  
  U3_di_n_16979                     -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g7/Q       -      A->Q     R     OR2X1           1  0.191   0.123    0.712  
  U3_di_RC_CG_HIER_INST4/n_0        -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/D  -      D        R     DLLQX1          1  0.070   0.000    0.712  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)       1  0.003   0.000    2.000  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   R     INX16           2  0.004   0.158    2.158  
  clock__L1_N0                       -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                     -      A->Q   F     INX8           21  0.057   0.057    2.216  
  clock__L2_N0                       -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                     -      A->Q   R     INX16           1  0.087   0.160    2.375  
  clock__L3_N0                       -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                     -      A->Q   F     INX20           3  0.036   0.146    2.522  
  clock__L4_N0                       -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                     -      A->Q   F     BUX16          32  0.064   0.114    2.636  
  clock__L5_N1                       -      -      -     (net)          32      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/GN  -      GN     F     DLLQX1         32  0.092   0.007    2.636  
#-------------------------------------------------------------------------------------------------
Path 2: MET (2.984 ns) Latch Borrowed Time Check with Pin RC_CG_DECLONE_HIER_INST/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) RC_CG_DECLONE_HIER_INST/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          2.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.636 (P)          0.000 (I)
          Arrival:=          2.636              0.000
 
    Time Borrowed:+          1.012
    Required Time:=          3.648
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.464
            Slack:=          2.984
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  ram_ack                            -      ram_ack  R     (arrival)       5  0.003   0.015    0.215  
  ram_ack                            -      -        -     (net)           5      -       -        -  
  g4387/Q                            -      D->Q     F     ON22X1          4  0.030   0.164    0.379  
  stop_all                           -      -        -     (net)           4      -       -        -  
  g3749/Q                            -      A->Q     R     NA2X1           1  0.425   0.144    0.523  
  U4_ex_n_3562                       -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g7/Q       -      A->Q     R     OR2X1           1  0.243   0.141    0.664  
  RC_CG_DECLONE_HIER_INST/n_0        -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/D  -      D        R     DLLQX1          1  0.090   0.000    0.664  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clock                               -      clock  F     (arrival)       1  0.003   0.000    2.000  
  clock                               -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                      -      A->Q   R     INX16           2  0.004   0.158    2.158  
  clock__L1_N0                        -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                      -      A->Q   F     INX8           21  0.057   0.057    2.216  
  clock__L2_N0                        -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                      -      A->Q   R     INX16           1  0.087   0.160    2.375  
  clock__L3_N0                        -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                      -      A->Q   F     INX20           3  0.036   0.146    2.522  
  clock__L4_N0                        -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                      -      A->Q   F     BUX16          32  0.064   0.114    2.636  
  clock__L5_N1                        -      -      -     (net)          32      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/GN  -      GN     F     DLLQX1         32  0.092   0.007    2.636  
#--------------------------------------------------------------------------------------------------
Path 3: MET (3.013 ns) Latch Borrowed Time Check with Pin U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          2.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.636 (P)          0.000 (I)
          Arrival:=          2.636              0.000
 
    Time Borrowed:+          1.344
    Required Time:=          3.980
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.768
            Slack:=          3.013
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       5  0.003   0.015    0.215  
  ram_ack                           -      -        -     (net)           5      -       -        -  
  g4387/Q                           -      D->Q     R     ON22X1          4  0.030   0.261    0.476  
  stop_all                          -      -        -     (net)           4      -       -        -  
  g4384/Q                           -      A->Q     F     INX1            2  0.467   0.102    0.579  
  n_656                             -      -        -     (net)           2      -       -        -  
  g3891/Q                           -      C->Q     R     NA3X1           1  0.144   0.145    0.723  
  n_657                             -      -        -     (net)           1      -       -        -  
  g3737/Q                           -      A->Q     F     NA3X1           1  0.156   0.066    0.789  
  U1_pf_n_936                       -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q     F     OR2X1           1  0.188   0.178    0.968  
  U1_pf_RC_CG_HIER_INST1/n_0        -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D        F     DLLQX1          1  0.062   0.000    0.968  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)       1  0.003   0.000    2.000  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   R     INX16           2  0.004   0.158    2.158  
  clock__L1_N0                       -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                     -      A->Q   F     INX8           21  0.057   0.057    2.216  
  clock__L2_N0                       -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                     -      A->Q   R     INX16           1  0.087   0.160    2.375  
  clock__L3_N0                       -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                     -      A->Q   F     INX20           3  0.036   0.146    2.522  
  clock__L4_N0                       -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                     -      A->Q   F     BUX16          32  0.064   0.115    2.636  
  clock__L5_N1                       -      -      -     (net)          32      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      GN     F     DLLQX1         32  0.092   0.007    2.636  
#-------------------------------------------------------------------------------------------------
Path 4: MET (3.059 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          2.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.636 (P)          0.000 (I)
          Arrival:=          2.636              0.000
 
    Time Borrowed:+          1.326
    Required Time:=          3.962
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.703
            Slack:=          3.059
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       5  0.003   0.015    0.215  
  ram_ack                           -      -        -     (net)           5      -       -        -  
  g4387/Q                           -      D->Q     R     ON22X1          4  0.030   0.261    0.476  
  stop_all                          -      -        -     (net)           4      -       -        -  
  g3896/Q                           -      B->Q     F     NO2X2           2  0.467   0.106    0.582  
  n_659                             -      -        -     (net)           2      -       -        -  
  g3800/Q                           -      A->Q     R     NO2X1           1  0.145   0.091    0.674  
  n_663                             -      -        -     (net)           1      -       -        -  
  g94659/Q                          -      A->Q     F     NA2X1           1  0.204   0.050    0.724  
  n_16002                           -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q     F     OR2X1           1  0.142   0.179    0.903  
  U2_ei_RC_CG_HIER_INST2/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D        F     DLLQX1          1  0.078   0.000    0.903  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)       1  0.003   0.000    2.000  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   R     INX16           2  0.004   0.158    2.158  
  clock__L1_N0                       -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                     -      A->Q   F     INX8           21  0.057   0.057    2.216  
  clock__L2_N0                       -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                     -      A->Q   R     INX16           1  0.087   0.160    2.375  
  clock__L3_N0                       -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                     -      A->Q   F     INX20           3  0.036   0.146    2.522  
  clock__L4_N0                       -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                     -      A->Q   F     BUX16          32  0.064   0.114    2.636  
  clock__L5_N1                       -      -      -     (net)          32      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      GN     F     DLLQX1         32  0.092   0.007    2.636  
#-------------------------------------------------------------------------------------------------
Path 5: MET (3.059 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          2.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.636 (P)          0.000 (I)
          Arrival:=          2.636              0.000
 
    Time Borrowed:+          1.320
    Required Time:=          3.957
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.698
            Slack:=          3.059
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       5  0.003   0.015    0.215  
  ram_ack                           -      -        -     (net)           5      -       -        -  
  g4387/Q                           -      D->Q     R     ON22X1          4  0.030   0.261    0.476  
  stop_all                          -      -        -     (net)           4      -       -        -  
  g3896/Q                           -      B->Q     F     NO2X2           2  0.467   0.106    0.582  
  n_659                             -      -        -     (net)           2      -       -        -  
  g3881/Q                           -      A->Q     R     INX1            1  0.145   0.058    0.641  
  n_660                             -      -        -     (net)           1      -       -        -  
  g3721/Q                           -      B->Q     F     ON21X1          1  0.062   0.075    0.716  
  U2_ei_n_1262                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q     F     OR2X1           1  0.216   0.182    0.898  
  U2_ei_RC_CG_HIER_INST3/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D        F     DLLQX1          1  0.059   0.000    0.898  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)       1  0.003   0.000    2.000  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   R     INX16           2  0.004   0.158    2.158  
  clock__L1_N0                       -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                     -      A->Q   F     INX8           21  0.057   0.057    2.216  
  clock__L2_N0                       -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                     -      A->Q   R     INX16           1  0.087   0.160    2.375  
  clock__L3_N0                       -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                     -      A->Q   F     INX20           3  0.036   0.146    2.522  
  clock__L4_N0                       -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q                     -      A->Q   F     BUX16          32  0.064   0.115    2.636  
  clock__L5_N1                       -      -      -     (net)          32      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      GN     F     DLLQX1         32  0.092   0.007    2.636  
#-------------------------------------------------------------------------------------------------
Path 6: MET (3.606 ns) Setup Check with Pin U2_ei_EI_instr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.588 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.151
    Required Time:=          4.437
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.631
            Slack:=          3.606
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[27]              -      ram_data[27]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[27]              -      -             -     (net)           2      -       -        -  
  g3702/Q                   -      A->Q          R     AND2X1          3  0.009   0.319    0.523  
  n_246                     -      -             -     (net)           3      -       -        -  
  g3535/Q                   -      IN0->Q        F     MU2IX1          1  0.357   0.105    0.628  
  n_321                     -      -             -     (net)           1      -       -        -  
  g3265/Q                   -      B->Q          R     NO3X1           1  0.262   0.203    0.831  
  n_675                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[27]/D  -      D             R     DFRQX4          1  0.291   0.000    0.831  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[27]/C      -      C      R     DFRQX4         17  0.088   0.002    4.588  
#--------------------------------------------------------------------------------------------
Path 7: MET (3.612 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[31]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.000 (I)
          Arrival:=          4.655              0.000
 
            Setup:-          0.127
    Required Time:=          4.528
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.716
            Slack:=          3.612
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[31]                   -      ram_data[31]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[31]                   -      -             -     (net)           2      -       -        -  
  g3694/Q                        -      A->Q          R     AND2X1          3  0.010   0.269    0.474  
  n_238                          -      -             -     (net)           3      -       -        -  
  g3459/Q                        -      A->Q          F     AN22X1          1  0.330   0.205    0.680  
  n_239                          -      -             -     (net)           1      -       -        -  
  g3328/Q                        -      A->Q          R     NO2X1           1  0.498   0.237    0.916  
  n_293                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/D  -      D             R     DFRQX1          1  0.215   0.000    0.916  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.193    4.556  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I1/Q               -      A->Q   R     INX8           34  0.105   0.100    4.655  
  rc_gclk__L2_N1                 -      -      -     (net)          34      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/C  -      C      R     DFRQX1         34  0.131   0.003    4.655  
#---------------------------------------------------------------------------------------------
Path 8: MET (3.616 ns) Setup Check with Pin U2_ei_EI_instr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[30]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.588 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.153
    Required Time:=          4.435
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.620
            Slack:=          3.616
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[30]              -      ram_data[30]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[30]              -      -             -     (net)           2      -       -        -  
  g3693/Q                   -      A->Q          R     AND2X1          3  0.010   0.244    0.449  
  n_240                     -      -             -     (net)           3      -       -        -  
  g3520/Q                   -      IN0->Q        F     MU2IX1          1  0.314   0.113    0.561  
  n_317                     -      -             -     (net)           1      -       -        -  
  g3269/Q                   -      B->Q          R     NO3X1           1  0.274   0.258    0.820  
  n_672                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[30]/D  -      D             R     DFRQX4          1  0.327   0.000    0.820  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[30]/C      -      C      R     DFRQX4         17  0.088   0.002    4.588  
#--------------------------------------------------------------------------------------------
Path 9: MET (3.619 ns) Setup Check with Pin U2_ei_EI_instr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[2]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.585 (P)          0.000 (I)
          Arrival:=          4.585              0.000
 
            Setup:-          0.146
    Required Time:=          4.439
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.620
            Slack:=          3.619
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[2]              -      ram_data[2]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[2]              -      -            -     (net)           2      -       -        -  
  g3692/Q                  -      A->Q         R     AND2X1          3  0.019   0.213    0.423  
  n_880                    -      -            -     (net)           3      -       -        -  
  g3519/Q                  -      IN0->Q       F     MU2IX1          1  0.270   0.108    0.531  
  n_898                    -      -            -     (net)           1      -       -        -  
  g3268/Q                  -      B->Q         R     NO3X1           1  0.271   0.289    0.820  
  n_901                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[2]/D  -      D            R     DFRQX2          1  0.353   0.001    0.820  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           16  0.048   0.059    4.585  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          16      -       -        -  
  U2_ei_EI_instr_reg[2]/C       -      C      R     DFRQX2         16  0.085   0.004    4.585  
#--------------------------------------------------------------------------------------------
Path 10: MET (3.626 ns) Setup Check with Pin U2_ei_EI_instr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[1]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.588 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.145
    Required Time:=          4.443
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.617
            Slack:=          3.626
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[1]              -      ram_data[1]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[1]              -      -            -     (net)           2      -       -        -  
  g3685/Q                  -      A->Q         R     AND2X1          3  0.018   0.270    0.480  
  n_884                    -      -            -     (net)           3      -       -        -  
  g3509/Q                  -      IN0->Q       F     MU2IX1          1  0.300   0.096    0.576  
  n_897                    -      -            -     (net)           1      -       -        -  
  g3257/Q                  -      B->Q         R     NO3X1           1  0.254   0.241    0.817  
  n_903                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[1]/D  -      D            R     DFRQX2          1  0.318   0.000    0.817  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[1]/C       -      C      R     DFRQX2         17  0.088   0.003    4.588  
#--------------------------------------------------------------------------------------------
Path 11: MET (3.633 ns) Setup Check with Pin U2_ei_EI_instr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.588 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.143
    Required Time:=          4.445
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.612
            Slack:=          3.633
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[20]              -      ram_data[20]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[20]              -      -             -     (net)           2      -       -        -  
  g3686/Q                   -      A->Q          R     AND2X1          3  0.009   0.238    0.442  
  n_254                     -      -             -     (net)           3      -       -        -  
  g3510/Q                   -      IN0->Q        F     MU2IX1          1  0.305   0.125    0.567  
  n_332                     -      -             -     (net)           1      -       -        -  
  g3258/Q                   -      B->Q          R     NO3X1           1  0.291   0.245    0.812  
  n_682                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[20]/D  -      D             R     DFRQX2          1  0.279   0.000    0.812  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[20]/C      -      C      R     DFRQX2         17  0.088   0.003    4.588  
#--------------------------------------------------------------------------------------------
Path 12: MET (3.638 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.659 (P)          0.000 (I)
          Arrival:=          4.659              0.000
 
            Setup:-          0.127
    Required Time:=          4.532
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.694
            Slack:=          3.638
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[27]                   -      ram_data[27]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[27]                   -      -             -     (net)           2      -       -        -  
  g3702/Q                        -      A->Q          R     AND2X1          3  0.009   0.319    0.523  
  n_246                          -      -             -     (net)           3      -       -        -  
  g3454/Q                        -      A->Q          F     AN22X1          1  0.357   0.199    0.722  
  n_247                          -      -             -     (net)           1      -       -        -  
  g3324/Q                        -      A->Q          R     NO2X1           1  0.447   0.171    0.894  
  n_296                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/D  -      D             R     DFRQX1          1  0.213   0.000    0.894  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.194    4.556  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX8           32  0.105   0.102    4.659  
  rc_gclk__L2_N2                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/C  -      C      R     DFRQX1         32  0.137   0.005    4.659  
#---------------------------------------------------------------------------------------------
Path 13: MET (3.638 ns) Setup Check with Pin U9_bus_ctrl_cs_reg/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) U9_bus_ctrl_cs_reg/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.587 (P)          0.000 (I)
          Arrival:=          4.587              0.000
 
            Setup:-          0.149
    Required Time:=          4.438
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.600
            Slack:=          3.638
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point          Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  ram_ack               -      ram_ack  R     (arrival)       5  0.003   0.015    0.215  
  ram_ack               -      -        -     (net)           5      -       -        -  
  g3543/Q               -      A->Q     R     EN2X0           1  0.030   0.267    0.482  
  n_38                  -      -        -     (net)           1      -       -        -  
  g3529/Q               -      B->Q     F     NA2X1           1  0.371   0.043    0.525  
  n_139                 -      -        -     (net)           1      -       -        -  
  g3364/Q               -      D->Q     R     AN211X0         1  0.142   0.275    0.800  
  n_193                 -      -        -     (net)           1      -       -        -  
  U9_bus_ctrl_cs_reg/D  -      D        R     DFRQX2          1  0.404   0.000    0.800  
#--------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  clock                 -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                 -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q        -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0          -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q        -      A->Q   R     INX8           21  0.053   0.060    4.197  
  clock__L2_N0          -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q        -      A->Q   F     INX16           1  0.098   0.137    4.333  
  clock__L3_N0          -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q        -      A->Q   R     INX20           3  0.032   0.149    4.483  
  clock__L4_N0          -      -      -     (net)           3      -       -        -  
  clock__L5_I1/Q        -      A->Q   R     BUX16          32  0.069   0.104    4.587  
  clock__L5_N1          -      -      -     (net)          32      -       -        -  
  U9_bus_ctrl_cs_reg/C  -      C      R     DFRQX2         32  0.100   0.007    4.587  
#------------------------------------------------------------------------------------
Path 14: MET (3.639 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.000 (I)
          Arrival:=          4.655              0.000
 
            Setup:-          0.127
    Required Time:=          4.528
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.688
            Slack:=          3.639
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[28]                   -      ram_data[28]  R     (arrival)       2  0.003   0.005    0.204  
  ram_data[28]                   -      -             -     (net)           2      -       -        -  
  g3690/Q                        -      A->Q          R     AND2X1          3  0.009   0.260    0.465  
  n_244                          -      -             -     (net)           3      -       -        -  
  g3455/Q                        -      A->Q          F     AN22X1          1  0.334   0.176    0.641  
  n_245                          -      -             -     (net)           1      -       -        -  
  g3323/Q                        -      A->Q          R     NO2X1           1  0.460   0.248    0.888  
  n_297                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/D  -      D             R     DFRQX1          1  0.221   0.000    0.888  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.193    4.556  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I1/Q               -      A->Q   R     INX8           34  0.105   0.100    4.655  
  rc_gclk__L2_N1                 -      -      -     (net)          34      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/C  -      C      R     DFRQX1         34  0.131   0.003    4.655  
#---------------------------------------------------------------------------------------------
Path 15: MET (3.640 ns) Setup Check with Pin U2_ei_EI_instr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[15]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.588 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.128
    Required Time:=          4.460
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.620
            Slack:=          3.640
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[15]              -      ram_data[15]  R     (arrival)       2  0.003   0.010    0.211  
  ram_data[15]              -      -             -     (net)           2      -       -        -  
  g3681/Q                   -      A->Q          R     AND2X1          3  0.020   0.309    0.519  
  n_288                     -      -             -     (net)           3      -       -        -  
  g3504/Q                   -      IN0->Q        F     MU2IX1          1  0.373   0.131    0.651  
  n_337                     -      -             -     (net)           1      -       -        -  
  g3252/Q                   -      B->Q          R     NO3X1           1  0.287   0.169    0.820  
  n_687                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[15]/D  -      D             R     DFRQX1          1  0.264   0.000    0.820  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[15]/C      -      C      R     DFRQX1         17  0.088   0.003    4.588  
#--------------------------------------------------------------------------------------------
Path 16: MET (3.646 ns) Setup Check with Pin U2_ei_EI_instr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.588 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.153
    Required Time:=          4.435
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.589
            Slack:=          3.646
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[29]              -      ram_data[29]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[29]              -      -             -     (net)           2      -       -        -  
  g3691/Q                   -      A->Q          R     AND2X1          3  0.010   0.265    0.470  
  n_242                     -      -             -     (net)           3      -       -        -  
  g3518/Q                   -      IN0->Q        F     MU2IX1          1  0.355   0.097    0.568  
  n_318                     -      -             -     (net)           1      -       -        -  
  g3267/Q                   -      B->Q          R     NO3X1           1  0.251   0.222    0.789  
  n_673                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[29]/D  -      D             R     DFRQX4          1  0.333   0.000    0.789  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[29]/C      -      C      R     DFRQX4         17  0.088   0.003    4.588  
#--------------------------------------------------------------------------------------------
Path 17: MET (3.647 ns) Setup Check with Pin U2_ei_EI_instr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.588 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.151
    Required Time:=          4.438
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.590
            Slack:=          3.647
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[26]              -      ram_data[26]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[26]              -      -             -     (net)           2      -       -        -  
  g3699/Q                   -      A->Q          R     AND2X1          3  0.007   0.259    0.463  
  n_284                     -      -             -     (net)           3      -       -        -  
  g3516/Q                   -      IN0->Q        F     MU2IX1          1  0.333   0.133    0.596  
  n_320                     -      -             -     (net)           1      -       -        -  
  g3264/Q                   -      B->Q          R     NO3X1           1  0.290   0.195    0.790  
  n_676                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[26]/D  -      D             R     DFRQX4          1  0.292   0.000    0.790  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[26]/C      -      C      R     DFRQX4         17  0.088   0.003    4.588  
#--------------------------------------------------------------------------------------------
Path 18: MET (3.648 ns) Setup Check with Pin U2_ei_EI_instr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[23]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.584 (P)          0.000 (I)
          Arrival:=          4.584              0.000
 
            Setup:-          0.139
    Required Time:=          4.445
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.596
            Slack:=          3.648
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[23]              -      ram_data[23]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[23]              -      -             -     (net)           2      -       -        -  
  g3689/Q                   -      A->Q          R     AND2X1          3  0.012   0.296    0.503  
  n_268                     -      -             -     (net)           3      -       -        -  
  g3513/Q                   -      IN0->Q        F     MU2IX1          1  0.350   0.146    0.649  
  n_329                     -      -             -     (net)           1      -       -        -  
  g3261/Q                   -      B->Q          R     NO3X1           1  0.298   0.147    0.796  
  n_679                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[23]/D  -      D             R     DFRQX2          1  0.183   0.000    0.796  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           16  0.048   0.058    4.584  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          16      -       -        -  
  U2_ei_EI_instr_reg[23]/C      -      C      R     DFRQX2         16  0.084   0.003    4.584  
#--------------------------------------------------------------------------------------------
Path 19: MET (3.649 ns) Setup Check with Pin U2_ei_EI_instr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.588 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.152
    Required Time:=          4.436
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.587
            Slack:=          3.649
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[28]              -      ram_data[28]  R     (arrival)       2  0.003   0.005    0.204  
  ram_data[28]              -      -             -     (net)           2      -       -        -  
  g3690/Q                   -      A->Q          R     AND2X1          3  0.009   0.260    0.465  
  n_244                     -      -             -     (net)           3      -       -        -  
  g3517/Q                   -      IN0->Q        F     MU2IX1          1  0.334   0.101    0.565  
  n_344                     -      -             -     (net)           1      -       -        -  
  g3266/Q                   -      B->Q          R     NO3X1           1  0.258   0.222    0.787  
  n_674                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[28]/D  -      D             R     DFRQX4          1  0.308   0.000    0.787  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[28]/C      -      C      R     DFRQX4         17  0.088   0.002    4.588  
#--------------------------------------------------------------------------------------------
Path 20: MET (3.661 ns) Setup Check with Pin U2_ei_EI_instr_reg[25]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[25]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.587 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.128
    Required Time:=          4.460
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.599
            Slack:=          3.661
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[25]              -      ram_data[25]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[25]              -      -             -     (net)           2      -       -        -  
  g3700/Q                   -      A->Q          R     AND2X1          3  0.010   0.270    0.476  
  n_270                     -      -             -     (net)           3      -       -        -  
  g3515/Q                   -      IN0->Q        F     MU2IX1          1  0.358   0.142    0.618  
  n_327                     -      -             -     (net)           1      -       -        -  
  g3263/Q                   -      B->Q          R     NO3X1           1  0.307   0.181    0.799  
  n_670                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[25]/D  -      D             R     DFRQX1          1  0.261   0.000    0.799  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.061    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[25]/C      -      C      R     DFRQX1         17  0.088   0.002    4.588  
#--------------------------------------------------------------------------------------------
Path 21: MET (3.666 ns) Setup Check with Pin U2_ei_EI_instr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.587 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.143
    Required Time:=          4.444
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.579
            Slack:=          3.666
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[17]              -      ram_data[17]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[17]              -      -             -     (net)           2      -       -        -  
  g3678/Q                   -      A->Q          R     AND2X1          3  0.018   0.202    0.412  
  n_260                     -      -             -     (net)           3      -       -        -  
  g3506/Q                   -      IN0->Q        F     MU2IX1          1  0.268   0.132    0.544  
  n_335                     -      -             -     (net)           1      -       -        -  
  g3254/Q                   -      B->Q          R     NO3X1           1  0.311   0.235    0.779  
  n_692                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[17]/D  -      D             R     DFRQX2          1  0.275   0.000    0.779  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.061    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[17]/C      -      C      R     DFRQX2         17  0.088   0.002    4.588  
#--------------------------------------------------------------------------------------------
Path 22: MET (3.666 ns) Setup Check with Pin U2_ei_EI_instr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[31]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.588 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.151
    Required Time:=          4.437
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.571
            Slack:=          3.666
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[31]              -      ram_data[31]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[31]              -      -             -     (net)           2      -       -        -  
  g3694/Q                   -      A->Q          R     AND2X1          3  0.010   0.269    0.475  
  n_238                     -      -             -     (net)           3      -       -        -  
  g3521/Q                   -      IN0->Q        F     MU2IX1          1  0.330   0.104    0.579  
  n_319                     -      -             -     (net)           1      -       -        -  
  g3270/Q                   -      B->Q          R     NO3X1           1  0.264   0.192    0.771  
  n_671                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[31]/D  -      D             R     DFRQX4          1  0.304   0.000    0.771  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[31]/C      -      C      R     DFRQX4         17  0.088   0.002    4.588  
#--------------------------------------------------------------------------------------------
Path 23: MET (3.672 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[15]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.660 (P)          0.000 (I)
          Arrival:=          4.660              0.000
 
            Setup:-          0.129
    Required Time:=          4.532
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.659
            Slack:=          3.672
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[15]                   -      ram_data[15]  R     (arrival)       2  0.003   0.010    0.211  
  ram_data[15]                   -      -             -     (net)           2      -       -        -  
  g3681/Q                        -      A->Q          R     AND2X1          3  0.020   0.308    0.518  
  n_288                          -      -             -     (net)           3      -       -        -  
  g3444/Q                        -      A->Q          F     AN22X1          1  0.373   0.152    0.670  
  n_289                          -      -             -     (net)           1      -       -        -  
  g3312/Q                        -      A->Q          R     NO2X1           1  0.404   0.189    0.859  
  n_307                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[15]/D  -      D             R     DFRQX1          1  0.263   0.000    0.859  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.194    4.556  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX8           32  0.105   0.104    4.660  
  rc_gclk__L2_N2                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[15]/C  -      C      R     DFRQX1         32  0.137   0.006    4.660  
#---------------------------------------------------------------------------------------------
Path 24: MET (3.682 ns) Setup Check with Pin U2_ei_EI_instr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.588 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.141
    Required Time:=          4.446
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.565
            Slack:=          3.682
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[18]              -      ram_data[18]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[18]              -      -             -     (net)           2      -       -        -  
  g3683/Q                   -      A->Q          R     AND2X1          3  0.011   0.215    0.421  
  n_258                     -      -             -     (net)           3      -       -        -  
  g3507/Q                   -      IN0->Q        F     MU2IX1          1  0.292   0.146    0.567  
  n_334                     -      -             -     (net)           1      -       -        -  
  g3255/Q                   -      B->Q          R     NO3X1           1  0.305   0.198    0.765  
  n_684                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[18]/D  -      D             R     DFRQX2          1  0.231   0.000    0.765  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[18]/C      -      C      R     DFRQX2         17  0.088   0.002    4.588  
#--------------------------------------------------------------------------------------------
Path 25: MET (3.690 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.661 (P)          0.000 (I)
          Arrival:=          4.661              0.000
 
            Setup:-          0.130
    Required Time:=          4.531
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.642
            Slack:=          3.690
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[17]                   -      ram_data[17]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[17]                   -      -             -     (net)           2      -       -        -  
  g3678/Q                        -      A->Q          R     AND2X1          3  0.018   0.202    0.412  
  n_260                          -      -             -     (net)           3      -       -        -  
  g3446/Q                        -      A->Q          F     AN22X1          1  0.268   0.148    0.559  
  n_261                          -      -             -     (net)           1      -       -        -  
  g3311/Q                        -      A->Q          R     NO2X1           1  0.432   0.282    0.842  
  n_308                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/D  -      D             R     DFRQX1          1  0.313   0.000    0.842  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.195    4.557  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I0/Q               -      A->Q   R     INX8           32  0.105   0.104    4.661  
  rc_gclk__L2_N0                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/C  -      C      R     DFRQX1         32  0.140   0.003    4.661  
#---------------------------------------------------------------------------------------------
Path 26: MET (3.696 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[30]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.000 (I)
          Arrival:=          4.655              0.000
 
            Setup:-          0.127
    Required Time:=          4.528
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.632
            Slack:=          3.696
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[30]                   -      ram_data[30]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[30]                   -      -             -     (net)           2      -       -        -  
  g3693/Q                        -      A->Q          R     AND2X1          3  0.010   0.244    0.449  
  n_240                          -      -             -     (net)           3      -       -        -  
  g3458/Q                        -      A->Q          F     AN22X1          1  0.314   0.180    0.629  
  n_241                          -      -             -     (net)           1      -       -        -  
  g3327/Q                        -      A->Q          R     NO2X1           1  0.471   0.203    0.832  
  n_294                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/D  -      D             R     DFRQX1          1  0.212   0.001    0.832  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.193    4.556  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I1/Q               -      A->Q   R     INX8           34  0.105   0.100    4.655  
  rc_gclk__L2_N1                 -      -      -     (net)          34      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/C  -      C      R     DFRQX1         34  0.131   0.003    4.655  
#---------------------------------------------------------------------------------------------
Path 27: MET (3.699 ns) Setup Check with Pin U2_ei_EI_instr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[22]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.584 (P)          0.000 (I)
          Arrival:=          4.584              0.000
 
            Setup:-          0.142
    Required Time:=          4.442
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.543
            Slack:=          3.699
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[22]              -      ram_data[22]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[22]              -      -             -     (net)           2      -       -        -  
  g3688/Q                   -      A->Q          R     AND2X1          3  0.012   0.174    0.381  
  n_250                     -      -             -     (net)           3      -       -        -  
  g3512/Q                   -      IN0->Q        F     MU2IX1          1  0.211   0.147    0.528  
  n_330                     -      -             -     (net)           1      -       -        -  
  g3260/Q                   -      B->Q          R     NO3X1           1  0.324   0.215    0.743  
  n_680                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[22]/D  -      D             R     DFRQX2          1  0.247   0.000    0.743  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           16  0.048   0.058    4.584  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          16      -       -        -  
  U2_ei_EI_instr_reg[22]/C      -      C      R     DFRQX2         16  0.084   0.003    4.584  
#--------------------------------------------------------------------------------------------
Path 28: MET (3.699 ns) Setup Check with Pin U2_ei_EI_instr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[3]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.584 (P)          0.000 (I)
          Arrival:=          4.584              0.000
 
            Setup:-          0.147
    Required Time:=          4.437
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.538
            Slack:=          3.699
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[3]              -      ram_data[3]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[3]              -      -            -     (net)           2      -       -        -  
  g3695/Q                  -      A->Q         R     AND2X1          3  0.015   0.219    0.427  
  n_878                    -      -            -     (net)           3      -       -        -  
  g3522/Q                  -      IN0->Q       F     MU2IX1          1  0.282   0.119    0.546  
  n_894                    -      -            -     (net)           1      -       -        -  
  g3271/Q                  -      B->Q         R     NO3X1           1  0.280   0.192    0.738  
  n_899                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[3]/D  -      D            R     DFRQX4          1  0.227   0.000    0.738  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           16  0.048   0.058    4.584  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          16      -       -        -  
  U2_ei_EI_instr_reg[3]/C       -      C      R     DFRQX4         16  0.084   0.003    4.584  
#--------------------------------------------------------------------------------------------
Path 29: MET (3.713 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[8]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.662 (P)          0.000 (I)
          Arrival:=          4.662              0.000
 
            Setup:-          0.131
    Required Time:=          4.531
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.618
            Slack:=          3.713
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[8]                   -      ram_data[8]  R     (arrival)       2  0.003   0.010    0.211  
  ram_data[8]                   -      -            -     (net)           2      -       -        -  
  g4251/Q                       -      A->Q         R     AND2X1          3  0.017   0.170    0.381  
  n_280                         -      -            -     (net)           3      -       -        -  
  g4203/Q                       -      A->Q         F     AN22X1          1  0.226   0.144    0.525  
  n_281                         -      -            -     (net)           1      -       -        -  
  g4194/Q                       -      A->Q         R     NO2X1           1  0.427   0.293    0.818  
  n_291                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/D  -      D            R     DFRQX1          1  0.350   0.001    0.818  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.195    4.557  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I0/Q               -      A->Q   R     INX8           32  0.105   0.105    4.662  
  rc_gclk__L2_N0                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/C   -      C      R     DFRQX1         32  0.140   0.004    4.662  
#---------------------------------------------------------------------------------------------
Path 30: MET (3.720 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[3]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.659 (P)          0.000 (I)
          Arrival:=          4.659              0.000
 
            Setup:-          0.128
    Required Time:=          4.531
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.611
            Slack:=          3.720
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[3]                   -      ram_data[3]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[3]                   -      -            -     (net)           2      -       -        -  
  g3695/Q                       -      A->Q         R     AND2X1          3  0.015   0.219    0.427  
  n_878                         -      -            -     (net)           3      -       -        -  
  g3460/Q                       -      A->Q         F     AN22X1          1  0.282   0.143    0.570  
  n_879                         -      -            -     (net)           1      -       -        -  
  g3331/Q                       -      A->Q         R     NO2X1           1  0.417   0.241    0.811  
  n_888                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[3]/D  -      D            R     DFRQX1          1  0.231   0.000    0.811  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.194    4.556  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX8           32  0.105   0.102    4.659  
  rc_gclk__L2_N2                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[3]/C   -      C      R     DFRQX1         32  0.137   0.005    4.659  
#---------------------------------------------------------------------------------------------
Path 31: MET (3.722 ns) Setup Check with Pin U2_ei_EI_instr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[16]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.589 (P)          0.000 (I)
          Arrival:=          4.589              0.000
 
            Setup:-          0.142
    Required Time:=          4.447
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.524
            Slack:=          3.722
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[16]              -      ram_data[16]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[16]              -      -             -     (net)           2      -       -        -  
  g3682/Q                   -      A->Q          R     AND2X1          3  0.017   0.240    0.450  
  n_286                     -      -             -     (net)           3      -       -        -  
  g3505/Q                   -      IN0->Q        F     MU2IX1          1  0.306   0.116    0.567  
  n_336                     -      -             -     (net)           1      -       -        -  
  g3253/Q                   -      B->Q          R     NO3X1           1  0.284   0.158    0.724  
  n_686                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[16]/D  -      D             R     DFRQX2          1  0.247   0.000    0.724  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.589  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[16]/C      -      C      R     DFRQX2         17  0.088   0.003    4.589  
#--------------------------------------------------------------------------------------------
Path 32: MET (3.725 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[1]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.658 (P)          0.000 (I)
          Arrival:=          4.658              0.000
 
            Setup:-          0.128
    Required Time:=          4.531
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.606
            Slack:=          3.725
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[1]                   -      ram_data[1]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[1]                   -      -            -     (net)           2      -       -        -  
  g3685/Q                       -      A->Q         R     AND2X1          3  0.018   0.270    0.480  
  n_884                         -      -            -     (net)           3      -       -        -  
  g3441/Q                       -      A->Q         F     AN22X1          1  0.300   0.159    0.638  
  n_885                         -      -            -     (net)           1      -       -        -  
  g3315/Q                       -      A->Q         R     NO2X1           1  0.433   0.168    0.806  
  n_891                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[1]/D  -      D            R     DFRQX1          1  0.222   0.000    0.806  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.194    4.557  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX8           32  0.105   0.102    4.658  
  rc_gclk__L2_N2                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[1]/C   -      C      R     DFRQX1         32  0.137   0.004    4.658  
#---------------------------------------------------------------------------------------------
Path 33: MET (3.727 ns) Setup Check with Pin U2_ei_EI_instr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[21]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.584 (P)          0.000 (I)
          Arrival:=          4.584              0.000
 
            Setup:-          0.140
    Required Time:=          4.444
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.518
            Slack:=          3.727
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[21]              -      ram_data[21]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[21]              -      -             -     (net)           2      -       -        -  
  g3687/Q                   -      A->Q          R     AND2X1          3  0.009   0.235    0.440  
  n_252                     -      -             -     (net)           3      -       -        -  
  g3511/Q                   -      IN0->Q        F     MU2IX1          1  0.305   0.121    0.561  
  n_331                     -      -             -     (net)           1      -       -        -  
  g3259/Q                   -      B->Q          R     NO3X1           1  0.282   0.157    0.718  
  n_681                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[21]/D  -      D             R     DFRQX2          1  0.203   0.000    0.718  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           16  0.048   0.058    4.584  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          16      -       -        -  
  U2_ei_EI_instr_reg[21]/C      -      C      R     DFRQX2         16  0.084   0.003    4.584  
#--------------------------------------------------------------------------------------------
Path 34: MET (3.728 ns) Setup Check with Pin U2_ei_EI_instr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[19]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.588 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.140
    Required Time:=          4.447
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.519
            Slack:=          3.728
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[19]              -      ram_data[19]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[19]              -      -             -     (net)           2      -       -        -  
  g3684/Q                   -      A->Q          R     AND2X1          3  0.010   0.198    0.404  
  n_256                     -      -             -     (net)           3      -       -        -  
  g3508/Q                   -      IN0->Q        F     MU2IX1          1  0.248   0.148    0.552  
  n_333                     -      -             -     (net)           1      -       -        -  
  g3256/Q                   -      B->Q          R     NO3X1           1  0.319   0.167    0.719  
  n_683                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[19]/D  -      D             R     DFRQX2          1  0.210   0.000    0.719  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[19]/C      -      C      R     DFRQX2         17  0.088   0.002    4.588  
#--------------------------------------------------------------------------------------------
Path 35: MET (3.729 ns) Setup Check with Pin U2_ei_EI_instr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[4]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.588 (P)          0.000 (I)
          Arrival:=          4.588              0.000
 
            Setup:-          0.143
    Required Time:=          4.446
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.517
            Slack:=          3.729
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[4]              -      ram_data[4]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[4]              -      -            -     (net)           2      -       -        -  
  g3696/Q                  -      A->Q         R     AND2X1          3  0.017   0.206    0.416  
  n_876                    -      -            -     (net)           3      -       -        -  
  g3523/Q                  -      IN0->Q       F     MU2IX1          1  0.271   0.111    0.527  
  n_893                    -      -            -     (net)           1      -       -        -  
  g3272/Q                  -      B->Q         R     NO3X1           1  0.281   0.190    0.717  
  n_900                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[4]/D  -      D            R     DFRQX2          1  0.270   0.000    0.717  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I1/Q        -      A->Q   R     INX8           17  0.048   0.062    4.588  
  U2_ei_rc_gclk__L2_N1          -      -      -     (net)          17      -       -        -  
  U2_ei_EI_instr_reg[4]/C       -      C      R     DFRQX2         17  0.088   0.003    4.588  
#--------------------------------------------------------------------------------------------
Path 36: MET (3.729 ns) Setup Check with Pin U2_ei_EI_instr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[12]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.586 (P)          0.000 (I)
          Arrival:=          4.586              0.000
 
            Setup:-          0.128
    Required Time:=          4.459
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.530
            Slack:=          3.729
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[12]              -      ram_data[12]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[12]              -      -             -     (net)           2      -       -        -  
  g3679/Q                   -      A->Q          R     AND2X1          3  0.018   0.212    0.422  
  n_266                     -      -             -     (net)           3      -       -        -  
  g3501/Q                   -      IN0->Q        F     MU2IX1          1  0.275   0.093    0.515  
  n_340                     -      -             -     (net)           1      -       -        -  
  g3249/Q                   -      B->Q          R     NO3X1           1  0.251   0.215    0.730  
  n_689                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[12]/D  -      D             R     DFRQX1          1  0.250   0.000    0.730  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           16  0.048   0.060    4.586  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          16      -       -        -  
  U2_ei_EI_instr_reg[12]/C      -      C      R     DFRQX1         16  0.085   0.005    4.586  
#--------------------------------------------------------------------------------------------
Path 37: MET (3.731 ns) Setup Check with Pin U2_ei_EI_instr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[14]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.586 (P)          0.000 (I)
          Arrival:=          4.586              0.000
 
            Setup:-          0.128
    Required Time:=          4.458
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.526
            Slack:=          3.731
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[14]              -      ram_data[14]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[14]              -      -             -     (net)           2      -       -        -  
  g3680/Q                   -      A->Q          R     AND2X1          3  0.016   0.195    0.403  
  n_236                     -      -             -     (net)           3      -       -        -  
  g3503/Q                   -      IN0->Q        F     MU2IX1          1  0.254   0.098    0.501  
  n_338                     -      -             -     (net)           1      -       -        -  
  g3251/Q                   -      B->Q          R     NO3X1           1  0.259   0.225    0.726  
  n_688                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[14]/D  -      D             R     DFRQX1          1  0.261   0.000    0.726  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           16  0.048   0.059    4.586  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          16      -       -        -  
  U2_ei_EI_instr_reg[14]/C      -      C      R     DFRQX1         16  0.085   0.005    4.586  
#--------------------------------------------------------------------------------------------
Path 38: MET (3.740 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[23]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.662 (P)          0.000 (I)
          Arrival:=          4.662              0.000
 
            Setup:-          0.127
    Required Time:=          4.535
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.595
            Slack:=          3.740
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[23]                   -      ram_data[23]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[23]                   -      -             -     (net)           2      -       -        -  
  g3689/Q                        -      A->Q          R     AND2X1          3  0.012   0.296    0.503  
  n_268                          -      -             -     (net)           3      -       -        -  
  g3438/Q                        -      A->Q          F     AN22X1          1  0.350   0.144    0.647  
  n_269                          -      -             -     (net)           1      -       -        -  
  g3319/Q                        -      A->Q          R     NO2X1           1  0.394   0.149    0.795  
  n_301                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/D  -      D             R     DFRQX1          1  0.215   0.000    0.795  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.195    4.557  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I0/Q               -      A->Q   R     INX8           32  0.105   0.105    4.662  
  rc_gclk__L2_N0                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/C  -      C      R     DFRQX1         32  0.140   0.004    4.662  
#---------------------------------------------------------------------------------------------
Path 39: MET (3.740 ns) Setup Check with Pin U2_ei_EI_instr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.584 (P)          0.000 (I)
          Arrival:=          4.584              0.000
 
            Setup:-          0.140
    Required Time:=          4.444
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.504
            Slack:=          3.740
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[24]              -      ram_data[24]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[24]              -      -             -     (net)           2      -       -        -  
  g3701/Q                   -      A->Q          R     AND2X1          3  0.010   0.234    0.439  
  n_248                     -      -             -     (net)           3      -       -        -  
  g3514/Q                   -      IN0->Q        F     MU2IX1          1  0.310   0.110    0.550  
  n_328                     -      -             -     (net)           1      -       -        -  
  g3262/Q                   -      B->Q          R     NO3X1           1  0.276   0.154    0.704  
  n_678                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[24]/D  -      D             R     DFRQX2          1  0.200   0.000    0.704  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           16  0.048   0.058    4.584  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          16      -       -        -  
  U2_ei_EI_instr_reg[24]/C      -      C      R     DFRQX2         16  0.084   0.003    4.584  
#--------------------------------------------------------------------------------------------
Path 40: MET (3.746 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[16]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.662 (P)          0.000 (I)
          Arrival:=          4.662              0.000
 
            Setup:-          0.141
    Required Time:=          4.521
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.575
            Slack:=          3.746
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[16]                   -      ram_data[16]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[16]                   -      -             -     (net)           2      -       -        -  
  g3682/Q                        -      A->Q          R     AND2X1          3  0.017   0.240    0.450  
  n_286                          -      -             -     (net)           3      -       -        -  
  g3445/Q                        -      A->Q          F     AN22X1          1  0.306   0.174    0.624  
  n_287                          -      -             -     (net)           1      -       -        -  
  g3310/Q                        -      A->Q          R     NO2X1           1  0.442   0.151    0.775  
  n_309                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/D  -      D             R     DFRQX2          1  0.207   0.000    0.775  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.195    4.557  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I0/Q               -      A->Q   R     INX8           32  0.105   0.104    4.662  
  rc_gclk__L2_N0                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/C  -      C      R     DFRQX2         32  0.140   0.004    4.662  
#---------------------------------------------------------------------------------------------
Path 41: MET (3.747 ns) Setup Check with Pin U2_ei_EI_instr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.587 (P)          0.000 (I)
          Arrival:=          4.587              0.000
 
            Setup:-          0.129
    Required Time:=          4.458
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.511
            Slack:=          3.747
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[7]              -      ram_data[7]  R     (arrival)       2  0.003   0.009    0.209  
  ram_data[7]              -      -            -     (net)           2      -       -        -  
  g4263/Q                  -      A->Q         R     AND2X1          3  0.014   0.230    0.439  
  n_272                    -      -            -     (net)           3      -       -        -  
  g3526/Q                  -      IN0->Q       F     MU2IX1          1  0.290   0.099    0.538  
  n_324                    -      -            -     (net)           1      -       -        -  
  g3275/Q                  -      B->Q         R     NO3X1           1  0.259   0.173    0.711  
  n_668                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[7]/D  -      D            R     DFRQX1          1  0.292   0.000    0.711  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           16  0.048   0.060    4.587  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          16      -       -        -  
  U2_ei_EI_instr_reg[7]/C       -      C      R     DFRQX1         16  0.085   0.006    4.587  
#--------------------------------------------------------------------------------------------
Path 42: MET (3.751 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[2]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.659 (P)          0.000 (I)
          Arrival:=          4.659              0.000
 
            Setup:-          0.127
    Required Time:=          4.532
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.581
            Slack:=          3.751
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[2]                   -      ram_data[2]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[2]                   -      -            -     (net)           2      -       -        -  
  g3692/Q                       -      A->Q         R     AND2X1          3  0.019   0.213    0.423  
  n_880                         -      -            -     (net)           3      -       -        -  
  g3457/Q                       -      A->Q         F     AN22X1          1  0.270   0.147    0.570  
  n_881                         -      -            -     (net)           1      -       -        -  
  g3326/Q                       -      A->Q         R     NO2X1           1  0.413   0.211    0.781  
  n_890                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[2]/D  -      D            R     DFRQX1          1  0.199   0.000    0.781  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.194    4.556  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX8           32  0.105   0.102    4.659  
  rc_gclk__L2_N2                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[2]/C   -      C      R     DFRQX1         32  0.137   0.004    4.659  
#---------------------------------------------------------------------------------------------
Path 43: MET (3.753 ns) Setup Check with Pin U2_ei_EI_instr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[5]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.586 (P)          0.000 (I)
          Arrival:=          4.587              0.000
 
            Setup:-          0.142
    Required Time:=          4.445
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.492
            Slack:=          3.753
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[5]              -      ram_data[5]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[5]              -      -            -     (net)           2      -       -        -  
  g3697/Q                  -      A->Q         R     AND2X1          3  0.014   0.227    0.435  
  n_262                    -      -            -     (net)           3      -       -        -  
  g3524/Q                  -      IN0->Q       F     MU2IX1          1  0.314   0.102    0.536  
  n_326                    -      -            -     (net)           1      -       -        -  
  g3273/Q                  -      B->Q         R     NO3X1           1  0.261   0.155    0.692  
  n_677                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[5]/D  -      D            R     DFRQX2          1  0.249   0.000    0.692  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           16  0.048   0.060    4.587  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          16      -       -        -  
  U2_ei_EI_instr_reg[5]/C       -      C      R     DFRQX2         16  0.085   0.005    4.587  
#--------------------------------------------------------------------------------------------
Path 44: MET (3.754 ns) Setup Check with Pin U2_ei_EI_instr_reg[10]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[10]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.586 (P)          0.000 (I)
          Arrival:=          4.586              0.000
 
            Setup:-          0.129
    Required Time:=          4.457
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.503
            Slack:=          3.754
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[10]              -      ram_data[10]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[10]              -      -             -     (net)           2      -       -        -  
  g4252/Q                   -      A->Q          R     AND2X1          3  0.013   0.223    0.430  
  n_274                     -      -             -     (net)           3      -       -        -  
  g3499/Q                   -      IN0->Q        F     MU2IX1          1  0.259   0.091    0.521  
  n_343                     -      -             -     (net)           1      -       -        -  
  g3247/Q                   -      B->Q          R     NO3X1           1  0.250   0.181    0.703  
  n_685                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[10]/D  -      D             R     DFRQX1          1  0.315   0.000    0.703  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           16  0.048   0.060    4.586  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          16      -       -        -  
  U2_ei_EI_instr_reg[10]/C      -      C      R     DFRQX1         16  0.085   0.005    4.586  
#--------------------------------------------------------------------------------------------
Path 45: MET (3.759 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.000 (I)
          Arrival:=          4.655              0.000
 
            Setup:-          0.127
    Required Time:=          4.529
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.570
            Slack:=          3.759
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[29]                   -      ram_data[29]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[29]                   -      -             -     (net)           2      -       -        -  
  g3691/Q                        -      A->Q          R     AND2X1          3  0.010   0.264    0.470  
  n_242                          -      -             -     (net)           3      -       -        -  
  g3456/Q                        -      A->Q          F     AN22X1          1  0.355   0.159    0.629  
  n_243                          -      -             -     (net)           1      -       -        -  
  g3325/Q                        -      A->Q          R     NO2X1           1  0.419   0.141    0.770  
  n_295                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/D  -      D             R     DFRQX1          1  0.201   0.000    0.770  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.193    4.556  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I1/Q               -      A->Q   R     INX8           34  0.105   0.100    4.655  
  rc_gclk__L2_N1                 -      -      -     (net)          34      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/C  -      C      R     DFRQX1         34  0.131   0.003    4.655  
#---------------------------------------------------------------------------------------------
Path 46: MET (3.763 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.662 (P)          0.000 (I)
          Arrival:=          4.662              0.000
 
            Setup:-          0.129
    Required Time:=          4.533
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.571
            Slack:=          3.763
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[7]                   -      ram_data[7]  R     (arrival)       2  0.003   0.009    0.209  
  ram_data[7]                   -      -            -     (net)           2      -       -        -  
  g4263/Q                       -      A->Q         R     AND2X1          3  0.014   0.230    0.439  
  n_272                         -      -            -     (net)           3      -       -        -  
  g4208/Q                       -      A->Q         F     AN22X1          1  0.290   0.137    0.576  
  n_273                         -      -            -     (net)           1      -       -        -  
  g4196/Q                       -      A->Q         R     NO2X1           1  0.395   0.195    0.771  
  n_314                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/D  -      D            R     DFRQX1          1  0.278   0.000    0.771  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.195    4.557  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I0/Q               -      A->Q   R     INX8           32  0.105   0.105    4.662  
  rc_gclk__L2_N0                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/C   -      C      R     DFRQX1         32  0.140   0.004    4.662  
#---------------------------------------------------------------------------------------------
Path 47: MET (3.764 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.659 (P)          0.000 (I)
          Arrival:=          4.659              0.000
 
            Setup:-          0.127
    Required Time:=          4.532
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.568
            Slack:=          3.764
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[26]                   -      ram_data[26]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[26]                   -      -             -     (net)           2      -       -        -  
  g3699/Q                        -      A->Q          R     AND2X1          3  0.007   0.259    0.463  
  n_284                          -      -             -     (net)           3      -       -        -  
  g3496/Q                        -      A->Q          F     AN22X1          1  0.333   0.160    0.623  
  n_285                          -      -             -     (net)           1      -       -        -  
  g3322/Q                        -      A->Q          R     NO2X1           1  0.417   0.145    0.768  
  n_298                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/D  -      D             R     DFRQX1          1  0.206   0.000    0.768  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.194    4.556  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX8           32  0.105   0.102    4.659  
  rc_gclk__L2_N2                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/C  -      C      R     DFRQX1         32  0.137   0.005    4.659  
#---------------------------------------------------------------------------------------------
Path 48: MET (3.767 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[10]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[10]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.661 (P)          0.000 (I)
          Arrival:=          4.661              0.000
 
            Setup:-          0.130
    Required Time:=          4.531
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.564
            Slack:=          3.767
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[10]                   -      ram_data[10]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[10]                   -      -             -     (net)           2      -       -        -  
  g4252/Q                        -      A->Q          R     AND2X1          3  0.013   0.223    0.430  
  n_274                          -      -             -     (net)           3      -       -        -  
  g4207/Q                        -      A->Q          F     AN22X1          1  0.259   0.132    0.563  
  n_275                          -      -             -     (net)           1      -       -        -  
  g4197/Q                        -      A->Q          R     NO2X1           1  0.395   0.202    0.764  
  n_316                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/D  -      D             R     DFRQX1          1  0.304   0.001    0.764  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.195    4.557  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I0/Q               -      A->Q   R     INX8           32  0.105   0.103    4.661  
  rc_gclk__L2_N0                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/C  -      C      R     DFRQX1         32  0.140   0.003    4.661  
#---------------------------------------------------------------------------------------------
Path 49: MET (3.771 ns) Setup Check with Pin U2_ei_EI_instr_reg[11]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[11]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[11]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.587 (P)          0.000 (I)
          Arrival:=          4.587              0.000
 
            Setup:-          0.128
    Required Time:=          4.459
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.488
            Slack:=          3.771
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[11]              -      ram_data[11]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[11]              -      -             -     (net)           2      -       -        -  
  g4262/Q                   -      A->Q          R     AND2X1          3  0.014   0.223    0.431  
  n_282                     -      -             -     (net)           3      -       -        -  
  g3500/Q                   -      IN0->Q        F     MU2IX1          1  0.268   0.103    0.533  
  n_342                     -      -             -     (net)           1      -       -        -  
  g3248/Q                   -      B->Q          R     NO3X1           1  0.269   0.155    0.688  
  n_691                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[11]/D  -      D             R     DFRQX1          1  0.271   0.000    0.688  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.053   0.086    4.223  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.148    4.370  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX16           2  0.139   0.156    4.526  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           2      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           16  0.048   0.061    4.587  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          16      -       -        -  
  U2_ei_EI_instr_reg[11]/C      -      C      R     DFRQX1         16  0.085   0.006    4.587  
#--------------------------------------------------------------------------------------------
Path 50: MET (3.774 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[25]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[25]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+          4.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.663 (P)          0.000 (I)
          Arrival:=          4.662              0.000
 
            Setup:-          0.127
    Required Time:=          4.536
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.561
            Slack:=          3.774
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[25]                   -      ram_data[25]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[25]                   -      -             -     (net)           2      -       -        -  
  g3700/Q                        -      A->Q          R     AND2X1          3  0.010   0.270    0.476  
  n_270                          -      -             -     (net)           3      -       -        -  
  g3410/Q                        -      A->Q          F     AN22X1          1  0.358   0.151    0.626  
  n_271                          -      -             -     (net)           1      -       -        -  
  g3321/Q                        -      A->Q          R     NO2X1           1  0.399   0.135    0.761  
  n_299                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/D  -      D             R     DFRQX1          1  0.197   0.000    0.761  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.000    4.000  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.004   0.137    4.137  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.053   0.086    4.222  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.127   0.140    4.363  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           6  0.127   0.195    4.557  
  rc_gclk__L1_N0                 -      -      -     (net)           6      -       -        -  
  rc_gclk__L2_I0/Q               -      A->Q   R     INX8           32  0.105   0.105    4.662  
  rc_gclk__L2_N0                 -      -      -     (net)          32      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/C  -      C      R     DFRQX1         32  0.140   0.004    4.662  
#---------------------------------------------------------------------------------------------

