\hypertarget{moxie_2include_2rtems_2score_2cpu_8h}{}\section{cpukit/score/cpu/moxie/include/rtems/score/cpu.h File Reference}
\label{moxie_2include_2rtems_2score_2cpu_8h}\index{cpukit/score/cpu/moxie/include/rtems/score/cpu.h@{cpukit/score/cpu/moxie/include/rtems/score/cpu.h}}
{\ttfamily \#include $<$rtems/score/basedefs.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/moxie.\+h$>$}\newline
{\ttfamily \#include $<$rtems/bsp\+Io.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}}
\begin{DoxyCompactList}\small\item\em Thread register context. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCPU__Interrupt__frame}{C\+P\+U\+\_\+\+Interrupt\+\_\+frame}}
\begin{DoxyCompactList}\small\item\em Interrupt stack frame (I\+SF). \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}}
\begin{DoxyCompactList}\small\item\em The set of registers that specifies the complete processor state. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a4bb5ebee96a07feb59e6adf03f00cee9}\label{moxie_2include_2rtems_2score_2cpu_8h_a4bb5ebee96a07feb59e6adf03f00cee9}} 
\#define {\bfseries R\+T\+E\+M\+S\+\_\+\+U\+S\+E\+\_\+32\+\_\+\+B\+I\+T\+\_\+\+O\+B\+J\+E\+CT}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a1eca01dbb1ef2873349cc4e222509f0a}\label{moxie_2include_2rtems_2score_2cpu_8h_a1eca01dbb1ef2873349cc4e222509f0a}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+I\+M\+P\+L\+E\+\_\+\+V\+E\+C\+T\+O\+R\+E\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa8cecfc5c5c054d2875c03e77b7be15d}{T\+R\+UE}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a112f88f13afe8bb8f1b13f1ca7e09b8d}\label{moxie_2include_2rtems_2score_2cpu_8h_a112f88f13afe8bb8f1b13f1ca7e09b8d}} 
\#define {\bfseries C\+P\+U\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a304f78c61edce38bb88e909f90a326dc}\label{moxie_2include_2rtems_2score_2cpu_8h_a304f78c61edce38bb88e909f90a326dc}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a225de03a8647bf307a73cf907969778d}\label{moxie_2include_2rtems_2score_2cpu_8h_a225de03a8647bf307a73cf907969778d}} 
\#define {\bfseries C\+P\+U\+\_\+\+A\+L\+L\+\_\+\+T\+A\+S\+K\+S\+\_\+\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_af1c906c8ee4c3d012dc456285e42d3ee}\label{moxie_2include_2rtems_2score_2cpu_8h_af1c906c8ee4c3d012dc456285e42d3ee}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+D\+L\+E\+\_\+\+T\+A\+S\+K\+\_\+\+I\+S\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a155bcf88149016c6c58f30eeab9f1598}\label{moxie_2include_2rtems_2score_2cpu_8h_a155bcf88149016c6c58f30eeab9f1598}} 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+D\+E\+F\+E\+R\+R\+E\+D\+\_\+\+F\+P\+\_\+\+S\+W\+I\+T\+CH}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a0c634f4a6bc9236bcacafc9b6119e011}\label{moxie_2include_2rtems_2score_2cpu_8h_a0c634f4a6bc9236bcacafc9b6119e011}} 
\#define {\bfseries C\+P\+U\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+R\+O\+B\+U\+S\+T\+\_\+\+T\+H\+R\+E\+A\+D\+\_\+\+D\+I\+S\+P\+A\+T\+CH}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_ac40d98a563f63934a5775f1366ba1b67}\label{moxie_2include_2rtems_2score_2cpu_8h_ac40d98a563f63934a5775f1366ba1b67}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+G\+R\+O\+W\+S\+\_\+\+UP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}\label{moxie_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}} 
\#define {\bfseries C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}~32
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_acd43704c7821a2c042d212801156584e}\label{moxie_2include_2rtems_2score_2cpu_8h_acd43704c7821a2c042d212801156584e}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+R\+U\+C\+T\+U\+R\+E\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_af8823e651e33b9683e0d89e5a8054ee6}\label{moxie_2include_2rtems_2score_2cpu_8h_af8823e651e33b9683e0d89e5a8054ee6}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+O\+D\+E\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+A\+SK}~0x00000001
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_adea68a7fa02909edcebee08748f94223}\label{moxie_2include_2rtems_2score_2cpu_8h_adea68a7fa02909edcebee08748f94223}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+A\+X\+I\+M\+U\+M\+\_\+\+P\+R\+O\+C\+E\+S\+S\+O\+RS}~32
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a78eb395e7b153110bf9090fb39008599}\label{moxie_2include_2rtems_2score_2cpu_8h_a78eb395e7b153110bf9090fb39008599}} 
\#define {\bfseries nogap}~\mbox{\hyperlink{struct____attribute____}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}} ((packed))
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a896055157b72692a6141f7c0039eabdf}\label{moxie_2include_2rtems_2score_2cpu_8h_a896055157b72692a6141f7c0039eabdf}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Get\+\_\+\+SP}(\+\_\+context)~(\+\_\+context)-\/$>$\mbox{\hyperlink{group__mips__regs_ga8d40798874dab99986478ef00ff3e297}{sp}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_ab94869be93a41da88a10fa59771ce2c9}\label{moxie_2include_2rtems_2score_2cpu_8h_ab94869be93a41da88a10fa59771ce2c9}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+P\+C\+I\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+S\+E\+R\+V\+E\+R\+\_\+\+E\+X\+T\+R\+A\+\_\+\+S\+T\+A\+CK}~0
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a937007b12441849696a0462fee2b8d3e}\label{moxie_2include_2rtems_2score_2cpu_8h_a937007b12441849696a0462fee2b8d3e}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+U\+M\+B\+E\+R\+\_\+\+O\+F\+\_\+\+V\+E\+C\+T\+O\+RS}~64
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a3c2363ae6ca6575fc9147b1b7585b3b4}\label{moxie_2include_2rtems_2score_2cpu_8h_a3c2363ae6ca6575fc9147b1b7585b3b4}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+A\+X\+I\+M\+U\+M\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+\+N\+U\+M\+B\+ER}~(\mbox{\hyperlink{sparc_2include_2rtems_2score_2cpu_8h_a937007b12441849696a0462fee2b8d3e}{C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+U\+M\+B\+E\+R\+\_\+\+O\+F\+\_\+\+V\+E\+C\+T\+O\+RS}} -\/ 1)
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a47f6e4d60c72b5f65fc775b0b5dd14ec}\label{moxie_2include_2rtems_2score_2cpu_8h_a47f6e4d60c72b5f65fc775b0b5dd14ec}} 
\#define {\bfseries C\+P\+U\+\_\+\+P\+R\+O\+V\+I\+D\+E\+S\+\_\+\+I\+S\+R\+\_\+\+I\+S\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a4c92ceea7549cc7b21db2c466916b733}\label{moxie_2include_2rtems_2score_2cpu_8h_a4c92ceea7549cc7b21db2c466916b733}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+M\+I\+N\+I\+M\+U\+M\+\_\+\+S\+I\+ZE}~(1536)
\item 
\#define \mbox{\hyperlink{moxie_2include_2rtems_2score_2cpu_8h_aea4bd2905092d69bc92fbff6103ced8b}{C\+P\+U\+\_\+\+S\+I\+Z\+E\+O\+F\+\_\+\+P\+O\+I\+N\+T\+ER}}~4
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_ae526a309e32001688261048b19cdb7d8}\label{moxie_2include_2rtems_2score_2cpu_8h_ae526a309e32001688261048b19cdb7d8}} 
\#define {\bfseries C\+P\+U\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~8
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_ac71c1e0159c32144a04f18646ede252b}\label{moxie_2include_2rtems_2score_2cpu_8h_ac71c1e0159c32144a04f18646ede252b}} 
\#define {\bfseries C\+P\+U\+\_\+\+H\+E\+A\+P\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{v850_2include_2rtems_2score_2cpu_8h_ae526a309e32001688261048b19cdb7d8}{C\+P\+U\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a8aed43eb1b3c346772c127482b4b5372}\label{moxie_2include_2rtems_2score_2cpu_8h_a8aed43eb1b3c346772c127482b4b5372}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~0
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a6a578627686e1020a28f5a295703ca74}\label{moxie_2include_2rtems_2score_2cpu_8h_a6a578627686e1020a28f5a295703ca74}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}{C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_ad1ef5062849284d81496e1e6d33fb7ff}\label{moxie_2include_2rtems_2score_2cpu_8h_ad1ef5062849284d81496e1e6d33fb7ff}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Initialize\+\_\+vectors}()
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Disable}(\+\_\+isr\+\_\+cookie)
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Enable}(\+\_\+isr\+\_\+cookie)
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Flash}(\+\_\+isr\+\_\+cookie)
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Set\+\_\+level}(\+\_\+new\+\_\+level)
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_afdb87a6dd607e80102bfcdd1d1812156}\label{moxie_2include_2rtems_2score_2cpu_8h_afdb87a6dd607e80102bfcdd1d1812156}} 
\#define {\bfseries C\+P\+U\+\_\+\+C\+C\+R\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+S\+\_\+\+ON}~0x80
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a875b9052827480b5f5b9d88601db991c}\label{moxie_2include_2rtems_2score_2cpu_8h_a875b9052827480b5f5b9d88601db991c}} 
\#define {\bfseries C\+P\+U\+\_\+\+C\+C\+R\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+S\+\_\+\+O\+FF}~0x00
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize}(\+\_\+the\+\_\+context,  \+\_\+stack\+\_\+base,  \+\_\+size,  \+\_\+isr,  \+\_\+entry\+\_\+point,  \+\_\+is\+\_\+fp,  \+\_\+tls\+\_\+area)
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a3fb67e174d7b61251322cd32126acd1a}\label{moxie_2include_2rtems_2score_2cpu_8h_a3fb67e174d7b61251322cd32126acd1a}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Restart\+\_\+self}(\+\_\+the\+\_\+context)~\mbox{\hyperlink{group__RTEMSScoreCPUARM_ga80726ebfe00f31a88b086cc4474c472f}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore}}( (\+\_\+the\+\_\+context) );
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Fatal\+\_\+halt}(\+\_\+source,  \+\_\+error)
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_ab0aff7a561b9c030a4d88eff201f4688}\label{moxie_2include_2rtems_2score_2cpu_8h_ab0aff7a561b9c030a4d88eff201f4688}} 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+B\+I\+T\+F\+I\+E\+L\+D\+\_\+\+C\+O\+DE}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa8cecfc5c5c054d2875c03e77b7be15d}{T\+R\+UE}}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a1936ecb0107e5875a7b538374c1f621d}\label{moxie_2include_2rtems_2score_2cpu_8h_a1936ecb0107e5875a7b538374c1f621d}} 
\#define {\bfseries C\+P\+U\+\_\+swap\+\_\+u16}(value)~(((value\&0xff) $<$$<$ 8) $\vert$ ((value $>$$>$ 8)\&0xff))
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a6d0204fc99c704f9f7c1e7b4e8b3657a}\label{moxie_2include_2rtems_2score_2cpu_8h_a6d0204fc99c704f9f7c1e7b4e8b3657a}} 
typedef void($\ast$ {\bfseries C\+P\+U\+\_\+\+I\+S\+R\+\_\+handler}) (uint32\+\_\+t)
\item 
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a67f8550aad58bccb6fcb4589894444ad}\label{moxie_2include_2rtems_2score_2cpu_8h_a67f8550aad58bccb6fcb4589894444ad}} 
typedef uint32\+\_\+t {\bfseries C\+P\+U\+\_\+\+Counter\+\_\+ticks}
\item 
typedef uintptr\+\_\+t \mbox{\hyperlink{moxie_2include_2rtems_2score_2cpu_8h_a9fca17f81f850e128fcc8ed5b87ff2ab}{C\+P\+U\+\_\+\+Uint32ptr}}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} bool {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Is\+\_\+enabled} (uint32\+\_\+t level)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga1d9dcab9170d532b6634a5620385adbd}{\+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Get\+\_\+level}} (void)
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga869484e3d851b032fd826c69ff21fc72}{\+\_\+\+C\+P\+U\+\_\+\+Initialize}} (void)
\begin{DoxyCompactList}\small\item\em C\+PU initialization. \end{DoxyCompactList}\item 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+install\+\_\+vector} (uint32\+\_\+t vector, C\+P\+U\+\_\+\+I\+S\+R\+\_\+handler new\+\_\+handler, C\+P\+U\+\_\+\+I\+S\+R\+\_\+handler $\ast$old\+\_\+handler)
\item 
void $\ast$ {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Thread\+\_\+\+Idle\+\_\+body} (uintptr\+\_\+t)
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_gaa9f8cc989454b28232e5375e30c90970}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+switch}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$run, \mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$heir)
\begin{DoxyCompactList}\small\item\em C\+PU switch context. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga80726ebfe00f31a88b086cc4474c472f}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$new\+\_\+context) \mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa2f0ed67aa174f684bb31b7e8bdb386f}{R\+T\+E\+M\+S\+\_\+\+N\+O\+\_\+\+R\+E\+T\+U\+RN}}
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_gaa34a35de496258577c1454ba1ee07ce0}{\+\_\+\+C\+P\+U\+\_\+\+Exception\+\_\+frame\+\_\+print}} (const \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}} $\ast$frame)
\begin{DoxyCompactList}\small\item\em Prints the exception frame via \mbox{\hyperlink{bspIo_8h_a380cfecc8035cec8a13b68c0cb90f32f}{printk()}}. \end{DoxyCompactList}\item 
uint32\+\_\+t {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Counter\+\_\+frequency} (void)
\item 
\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_a67f8550aad58bccb6fcb4589894444ad}{C\+P\+U\+\_\+\+Counter\+\_\+ticks}} {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Counter\+\_\+read} (void)
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a0eb108f0a842cd0659e42289f5757bb3}\label{moxie_2include_2rtems_2score_2cpu_8h_a0eb108f0a842cd0659e42289f5757bb3}} 
\index{cpu.h@{cpu.h}!\_CPU\_Context\_Initialize@{\_CPU\_Context\_Initialize}}
\index{\_CPU\_Context\_Initialize@{\_CPU\_Context\_Initialize}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_Context\_Initialize}{\_CPU\_Context\_Initialize}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize(\begin{DoxyParamCaption}\item[{}]{\+\_\+the\+\_\+context,  }\item[{}]{\+\_\+stack\+\_\+base,  }\item[{}]{\+\_\+size,  }\item[{}]{\+\_\+isr,  }\item[{}]{\+\_\+entry\+\_\+point,  }\item[{}]{\+\_\+is\+\_\+fp,  }\item[{}]{\+\_\+tls\+\_\+area }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{comment}{/* Locate Me */}                                                  \(\backslash\)}
\DoxyCodeLine{  do \{                                                             \(\backslash\)}
\DoxyCodeLine{    uintptr\_t   \_stack;                                            \(\backslash\)}
\DoxyCodeLine{                                                                   \(\backslash\)}
\DoxyCodeLine{    (void) \_is\_fp; \textcolor{comment}{/* avoid warning for being unused */}            \(\backslash\)}
\DoxyCodeLine{    (void) \_isr;   \textcolor{comment}{/* avoid warning for being unused */}            \(\backslash\)}
\DoxyCodeLine{    \_stack = ((uintptr\_t)(\_stack\_base)) + (\_size) - 8;             \(\backslash\)}
\DoxyCodeLine{    *((void (**)(void))(\_stack)) = (\_entry\_point);                 \(\backslash\)}
\DoxyCodeLine{    \_stack -= 4;                                                   \(\backslash\)}
\DoxyCodeLine{    (\_the\_context)->\mbox{\hyperlink{group__mips__regs_gae771351dd440a8640270282362e338d0}{fp}} = (\textcolor{keywordtype}{void} *)\_stack;                           \(\backslash\)}
\DoxyCodeLine{    (\_the\_context)->\mbox{\hyperlink{group__mips__regs_ga8d40798874dab99986478ef00ff3e297}{sp}} = (\textcolor{keywordtype}{void} *)\_stack;                           \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a4c07c0150ec7894dd128993e931ceee5}\label{moxie_2include_2rtems_2score_2cpu_8h_a4c07c0150ec7894dd128993e931ceee5}} 
\index{cpu.h@{cpu.h}!\_CPU\_Fatal\_halt@{\_CPU\_Fatal\_halt}}
\index{\_CPU\_Fatal\_halt@{\_CPU\_Fatal\_halt}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_Fatal\_halt}{\_CPU\_Fatal\_halt}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+Fatal\+\_\+halt(\begin{DoxyParamCaption}\item[{}]{\+\_\+source,  }\item[{}]{\+\_\+error }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{bspIo_8h_a380cfecc8035cec8a13b68c0cb90f32f}{printk}}(\textcolor{stringliteral}{"Fatal Error \%d.\%lu Halted\(\backslash\)n"},\_source,\_error); \(\backslash\)}
\DoxyCodeLine{        for(;;)}

\end{DoxyCode}
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_aca3fde6f372ee51fdd893c260e7d7146}\label{moxie_2include_2rtems_2score_2cpu_8h_aca3fde6f372ee51fdd893c260e7d7146}} 
\index{cpu.h@{cpu.h}!\_CPU\_ISR\_Disable@{\_CPU\_ISR\_Disable}}
\index{\_CPU\_ISR\_Disable@{\_CPU\_ISR\_Disable}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_ISR\_Disable}{\_CPU\_ISR\_Disable}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Disable(\begin{DoxyParamCaption}\item[{}]{\+\_\+isr\+\_\+cookie }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    (\_isr\_cookie) = 0; \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_ae3b1e2cd1ea4020d229e759569459664}\label{moxie_2include_2rtems_2score_2cpu_8h_ae3b1e2cd1ea4020d229e759569459664}} 
\index{cpu.h@{cpu.h}!\_CPU\_ISR\_Enable@{\_CPU\_ISR\_Enable}}
\index{\_CPU\_ISR\_Enable@{\_CPU\_ISR\_Enable}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_ISR\_Enable}{\_CPU\_ISR\_Enable}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Enable(\begin{DoxyParamCaption}\item[{}]{\+\_\+isr\+\_\+cookie }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    (\_isr\_cookie) = (\_isr\_cookie); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_ac7e58e16c6b558daf31fe8f9dbec5a69}\label{moxie_2include_2rtems_2score_2cpu_8h_ac7e58e16c6b558daf31fe8f9dbec5a69}} 
\index{cpu.h@{cpu.h}!\_CPU\_ISR\_Flash@{\_CPU\_ISR\_Flash}}
\index{\_CPU\_ISR\_Flash@{\_CPU\_ISR\_Flash}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_ISR\_Flash}{\_CPU\_ISR\_Flash}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Flash(\begin{DoxyParamCaption}\item[{}]{\+\_\+isr\+\_\+cookie }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    \_CPU\_ISR\_Enable( \_isr\_cookie ); \(\backslash\)}
\DoxyCodeLine{    \_CPU\_ISR\_Disable( \_isr\_cookie ); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a0d657d03b719953545e72902cad21689}\label{moxie_2include_2rtems_2score_2cpu_8h_a0d657d03b719953545e72902cad21689}} 
\index{cpu.h@{cpu.h}!\_CPU\_ISR\_Set\_level@{\_CPU\_ISR\_Set\_level}}
\index{\_CPU\_ISR\_Set\_level@{\_CPU\_ISR\_Set\_level}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_ISR\_Set\_level}{\_CPU\_ISR\_Set\_level}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Set\+\_\+level(\begin{DoxyParamCaption}\item[{}]{\+\_\+new\+\_\+level }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{                                                     \(\backslash\)}
\DoxyCodeLine{    if (\_new\_level)   \textcolor{keyword}{asm} \textcolor{keyword}{volatile} ( \textcolor{stringliteral}{"nop\(\backslash\)n"} );         \(\backslash\)}
\DoxyCodeLine{    else              \textcolor{keyword}{asm} \textcolor{keyword}{volatile} ( \textcolor{stringliteral}{"nop\(\backslash\)n"} );         \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_aea4bd2905092d69bc92fbff6103ced8b}\label{moxie_2include_2rtems_2score_2cpu_8h_aea4bd2905092d69bc92fbff6103ced8b}} 
\index{cpu.h@{cpu.h}!CPU\_SIZEOF\_POINTER@{CPU\_SIZEOF\_POINTER}}
\index{CPU\_SIZEOF\_POINTER@{CPU\_SIZEOF\_POINTER}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{CPU\_SIZEOF\_POINTER}{CPU\_SIZEOF\_POINTER}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+S\+I\+Z\+E\+O\+F\+\_\+\+P\+O\+I\+N\+T\+ER~4}

Size of a pointer.

This must be an integer literal that can be used by the assembler. This value will be used to calculate offsets of structure members. These offsets will be used in assembler code. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{moxie_2include_2rtems_2score_2cpu_8h_a9fca17f81f850e128fcc8ed5b87ff2ab}\label{moxie_2include_2rtems_2score_2cpu_8h_a9fca17f81f850e128fcc8ed5b87ff2ab}} 
\index{cpu.h@{cpu.h}!CPU\_Uint32ptr@{CPU\_Uint32ptr}}
\index{CPU\_Uint32ptr@{CPU\_Uint32ptr}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{CPU\_Uint32ptr}{CPU\_Uint32ptr}}
{\footnotesize\ttfamily typedef uintptr\+\_\+t \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga9fca17f81f850e128fcc8ed5b87ff2ab}{C\+P\+U\+\_\+\+Uint32ptr}}}

Type that can store a 32-\/bit integer or a pointer. 