<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: stm32f1xx_hal_rcc.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_hal_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment">  ******************************************************************************</span>
<a name="l00003"></a>00003 <span class="comment">  * @file    stm32f1xx_hal_rcc.h</span>
<a name="l00004"></a>00004 <span class="comment">  * @author  MCD Application Team</span>
<a name="l00005"></a>00005 <span class="comment">  * @brief   Header file of RCC HAL module.</span>
<a name="l00006"></a>00006 <span class="comment">  ******************************************************************************</span>
<a name="l00007"></a>00007 <span class="comment">  * @attention</span>
<a name="l00008"></a>00008 <span class="comment">  *</span>
<a name="l00009"></a>00009 <span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; Copyright (c) 2016 STMicroelectronics.</span>
<a name="l00010"></a>00010 <span class="comment">  * All rights reserved.&lt;/center&gt;&lt;/h2&gt;</span>
<a name="l00011"></a>00011 <span class="comment">  *</span>
<a name="l00012"></a>00012 <span class="comment">  * This software component is licensed by ST under BSD 3-Clause license,</span>
<a name="l00013"></a>00013 <span class="comment">  * the &quot;License&quot;; You may not use this file except in compliance with the</span>
<a name="l00014"></a>00014 <span class="comment">  * License. You may obtain a copy of the License at:</span>
<a name="l00015"></a>00015 <span class="comment">  *                        opensource.org/licenses/BSD-3-Clause</span>
<a name="l00016"></a>00016 <span class="comment">  *</span>
<a name="l00017"></a>00017 <span class="comment">  ******************************************************************************</span>
<a name="l00018"></a>00018 <span class="comment">  */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span>
<a name="l00021"></a>00021 <span class="preprocessor">#ifndef __STM32F1xx_HAL_RCC_H</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span><span class="preprocessor">#define __STM32F1xx_HAL_RCC_H</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span>
<a name="l00024"></a>00024 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00026"></a>00026 <span class="preprocessor">#endif</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span>
<a name="l00028"></a>00028 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;stm32f1xx_hal_def.h&quot;</span>
<a name="l00030"></a>00030 <span class="comment"></span>
<a name="l00031"></a>00031 <span class="comment">/** @addtogroup STM32F1xx_HAL_Driver</span>
<a name="l00032"></a>00032 <span class="comment">  * @{</span>
<a name="l00033"></a>00033 <span class="comment">  */</span>
<a name="l00034"></a>00034 <span class="comment"></span>
<a name="l00035"></a>00035 <span class="comment">/** @addtogroup RCC</span>
<a name="l00036"></a>00036 <span class="comment">  * @{</span>
<a name="l00037"></a>00037 <span class="comment">  */</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="comment">/* Exported types ------------------------------------------------------------*/</span>
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/** @defgroup RCC_Exported_Types RCC Exported Types</span>
<a name="l00042"></a>00042 <span class="comment">  * @{</span>
<a name="l00043"></a>00043 <span class="comment">  */</span>
<a name="l00044"></a>00044 <span class="comment"></span>
<a name="l00045"></a>00045 <span class="comment">/** </span>
<a name="l00046"></a>00046 <span class="comment">  * @brief  RCC PLL configuration structure definition  </span>
<a name="l00047"></a>00047 <span class="comment">  */</span>
<a name="l00048"></a><a class="code" href="structRCC__PLLInitTypeDef.html">00048</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00049"></a>00049 {
<a name="l00050"></a><a class="code" href="structRCC__PLLInitTypeDef.html#a6cbaf84f6566af15e6e4f97a339d5759">00050</a>   uint32_t PLLState;      <span class="comment">/*!&lt; PLLState: The new state of the PLL.</span>
<a name="l00051"></a>00051 <span class="comment">                              This parameter can be a value of @ref RCC_PLL_Config */</span>
<a name="l00052"></a>00052 
<a name="l00053"></a><a class="code" href="structRCC__PLLInitTypeDef.html#a72806832a179af8756b9330de7f7c6a8">00053</a>   uint32_t PLLSource;     <span class="comment">/*!&lt; PLLSource: PLL entry clock source.</span>
<a name="l00054"></a>00054 <span class="comment">                              This parameter must be a value of @ref RCC_PLL_Clock_Source */</span>          
<a name="l00055"></a>00055 
<a name="l00056"></a><a class="code" href="structRCC__PLLInitTypeDef.html#a351617c365fad2d58aedb7335308044b">00056</a>   uint32_t PLLMUL;        <span class="comment">/*!&lt; PLLMUL: Multiplication factor for PLL VCO input clock</span>
<a name="l00057"></a>00057 <span class="comment">                              This parameter must be a value of @ref RCCEx_PLL_Multiplication_Factor */</span>
<a name="l00058"></a>00058 } <a class="code" href="structRCC__PLLInitTypeDef.html" title="RCC PLL configuration structure definition.">RCC_PLLInitTypeDef</a>;
<a name="l00059"></a>00059    <span class="comment"></span>
<a name="l00060"></a>00060 <span class="comment">/**</span>
<a name="l00061"></a>00061 <span class="comment">  * @brief  RCC System, AHB and APB busses clock configuration structure definition  </span>
<a name="l00062"></a>00062 <span class="comment">  */</span>
<a name="l00063"></a><a class="code" href="structRCC__ClkInitTypeDef.html">00063</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00064"></a>00064 {
<a name="l00065"></a><a class="code" href="structRCC__ClkInitTypeDef.html#a93a53676a1cfc5b55b8b990e7ff4dac5">00065</a>   uint32_t ClockType;             <span class="comment">/*!&lt; The clock to be configured.</span>
<a name="l00066"></a>00066 <span class="comment">                                       This parameter can be a value of @ref RCC_System_Clock_Type */</span>
<a name="l00067"></a>00067 
<a name="l00068"></a><a class="code" href="structRCC__ClkInitTypeDef.html#a4ceff1fdbf423e347c63052ca2c1d7e1">00068</a>   uint32_t SYSCLKSource;          <span class="comment">/*!&lt; The clock source (SYSCLKS) used as system clock.</span>
<a name="l00069"></a>00069 <span class="comment">                                       This parameter can be a value of @ref RCC_System_Clock_Source */</span>
<a name="l00070"></a>00070 
<a name="l00071"></a><a class="code" href="structRCC__ClkInitTypeDef.html#abd9bcaa8dcf4b816462ee2930ab3e993">00071</a>   uint32_t AHBCLKDivider;         <span class="comment">/*!&lt; The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).</span>
<a name="l00072"></a>00072 <span class="comment">                                       This parameter can be a value of @ref RCC_AHB_Clock_Source */</span>
<a name="l00073"></a>00073 
<a name="l00074"></a><a class="code" href="structRCC__ClkInitTypeDef.html#a21ceb024102adc3c4dc7eb270cf02ebd">00074</a>   uint32_t APB1CLKDivider;        <span class="comment">/*!&lt; The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).</span>
<a name="l00075"></a>00075 <span class="comment">                                       This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */</span>
<a name="l00076"></a>00076 
<a name="l00077"></a><a class="code" href="structRCC__ClkInitTypeDef.html#aa75c110cd93855d49249f38da8cf94f7">00077</a>   uint32_t APB2CLKDivider;        <span class="comment">/*!&lt; The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK).</span>
<a name="l00078"></a>00078 <span class="comment">                                       This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */</span>
<a name="l00079"></a>00079 } <a class="code" href="structRCC__ClkInitTypeDef.html" title="RCC System, AHB and APB busses clock configuration structure definition.">RCC_ClkInitTypeDef</a>;
<a name="l00080"></a>00080 <span class="comment"></span>
<a name="l00081"></a>00081 <span class="comment">/**</span>
<a name="l00082"></a>00082 <span class="comment">  * @}</span>
<a name="l00083"></a>00083 <span class="comment">  */</span>
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 <span class="comment">/* Exported constants --------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00086"></a>00086 <span class="comment">/** @defgroup RCC_Exported_Constants RCC Exported Constants</span>
<a name="l00087"></a>00087 <span class="comment">  * @{</span>
<a name="l00088"></a>00088 <span class="comment">  */</span>
<a name="l00089"></a>00089 <span class="comment"></span>
<a name="l00090"></a>00090 <span class="comment">/** @defgroup RCC_PLL_Clock_Source PLL Clock Source</span>
<a name="l00091"></a>00091 <span class="comment">  * @{</span>
<a name="l00092"></a>00092 <span class="comment">  */</span>
<a name="l00093"></a>00093 
<a name="l00094"></a><a class="code" href="group__RCC__PLL__Clock__Source.html#ga09fff12a4e92f4da5980321b7f99b632">00094</a> <span class="preprocessor">#define RCC_PLLSOURCE_HSI_DIV2      0x00000000U     </span><span class="comment">/*!&lt; HSI clock divided by 2 selected as PLL entry clock source */</span>
<a name="l00095"></a><a class="code" href="group__RCC__PLL__Clock__Source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">00095</a> <span class="preprocessor">#define RCC_PLLSOURCE_HSE           RCC_CFGR_PLLSRC            </span><span class="comment">/*!&lt; HSE clock selected as PLL entry clock source */</span>
<a name="l00096"></a>00096 <span class="comment"></span>
<a name="l00097"></a>00097 <span class="comment">/**</span>
<a name="l00098"></a>00098 <span class="comment">  * @}</span>
<a name="l00099"></a>00099 <span class="comment">  */</span>
<a name="l00100"></a>00100 <span class="comment"></span>
<a name="l00101"></a>00101 <span class="comment">/** @defgroup RCC_Oscillator_Type Oscillator Type</span>
<a name="l00102"></a>00102 <span class="comment">  * @{</span>
<a name="l00103"></a>00103 <span class="comment">  */</span>
<a name="l00104"></a><a class="code" href="group__RCC__Oscillator__Type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">00104</a> <span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE            0x00000000U</span>
<a name="l00105"></a><a class="code" href="group__RCC__Oscillator__Type.html#ga28cacd402dec84e548c9e4ba86d4603f">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE             0x00000001U</span>
<a name="l00106"></a><a class="code" href="group__RCC__Oscillator__Type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI             0x00000002U</span>
<a name="l00107"></a><a class="code" href="group__RCC__Oscillator__Type.html#ga7036aec5659343c695d795e04d9152ba">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE             0x00000004U</span>
<a name="l00108"></a><a class="code" href="group__RCC__Oscillator__Type.html#ga3b7abb8ce0544cca0aa4550540194ce2">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI             0x00000008U</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00110"></a>00110 <span class="comment">  * @}</span>
<a name="l00111"></a>00111 <span class="comment">  */</span>
<a name="l00112"></a>00112 <span class="comment"></span>
<a name="l00113"></a>00113 <span class="comment">/** @defgroup RCC_HSE_Config HSE Config</span>
<a name="l00114"></a>00114 <span class="comment">  * @{</span>
<a name="l00115"></a>00115 <span class="comment">  */</span>
<a name="l00116"></a><a class="code" href="group__RCC__HSE__Config.html#ga1616626d23fbce440398578855df6f97">00116</a> <span class="preprocessor">#define RCC_HSE_OFF                      0x00000000U                                </span><span class="comment">/*!&lt; HSE clock deactivation */</span>
<a name="l00117"></a><a class="code" href="group__RCC__HSE__Config.html#gabc4f70a44776c557af20496b04d9a9db">00117</a> <span class="preprocessor">#define RCC_HSE_ON                       RCC_CR_HSEON                               </span><span class="comment">/*!&lt; HSE clock activation */</span>
<a name="l00118"></a><a class="code" href="group__RCC__HSE__Config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">00118</a> <span class="preprocessor">#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) </span><span class="comment">/*!&lt; External clock source for HSE clock */</span>
<a name="l00119"></a>00119 <span class="comment">/**</span>
<a name="l00120"></a>00120 <span class="comment">  * @}</span>
<a name="l00121"></a>00121 <span class="comment">  */</span>
<a name="l00122"></a>00122 <span class="comment"></span>
<a name="l00123"></a>00123 <span class="comment">/** @defgroup RCC_LSE_Config LSE Config</span>
<a name="l00124"></a>00124 <span class="comment">  * @{</span>
<a name="l00125"></a>00125 <span class="comment">  */</span>
<a name="l00126"></a><a class="code" href="group__RCC__LSE__Config.html#ga6645c27708d0cad1a4ab61d2abb24c77">00126</a> <span class="preprocessor">#define RCC_LSE_OFF                      0x00000000U                                    </span><span class="comment">/*!&lt; LSE clock deactivation */</span>
<a name="l00127"></a><a class="code" href="group__RCC__LSE__Config.html#gac981ea636c2f215e4473901e0912f55a">00127</a> <span class="preprocessor">#define RCC_LSE_ON                       RCC_BDCR_LSEON                                 </span><span class="comment">/*!&lt; LSE clock activation */</span>
<a name="l00128"></a><a class="code" href="group__RCC__LSE__Config.html#gaad580157edbae878edbcc83c5a68e767">00128</a> <span class="preprocessor">#define RCC_LSE_BYPASS                   ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) </span><span class="comment">/*!&lt; External clock source for LSE clock */</span>
<a name="l00129"></a>00129 <span class="comment"></span>
<a name="l00130"></a>00130 <span class="comment">/**</span>
<a name="l00131"></a>00131 <span class="comment">  * @}</span>
<a name="l00132"></a>00132 <span class="comment">  */</span>
<a name="l00133"></a>00133 <span class="comment"></span>
<a name="l00134"></a>00134 <span class="comment">/** @defgroup RCC_HSI_Config HSI Config</span>
<a name="l00135"></a>00135 <span class="comment">  * @{</span>
<a name="l00136"></a>00136 <span class="comment">  */</span>
<a name="l00137"></a><a class="code" href="group__RCC__HSI__Config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">00137</a> <span class="preprocessor">#define RCC_HSI_OFF                      0x00000000U                      </span><span class="comment">/*!&lt; HSI clock deactivation */</span>
<a name="l00138"></a><a class="code" href="group__RCC__HSI__Config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">00138</a> <span class="preprocessor">#define RCC_HSI_ON                       RCC_CR_HSION                     </span><span class="comment">/*!&lt; HSI clock activation */</span>
<a name="l00139"></a>00139 
<a name="l00140"></a><a class="code" href="group__RCC__HSI__Config.html#ga03cf582e263fb7e31a7783d8adabd7a0">00140</a> <span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT       0x10U         </span><span class="comment">/* Default HSI calibration trimming value */</span>
<a name="l00141"></a>00141 <span class="comment"></span>
<a name="l00142"></a>00142 <span class="comment">/**</span>
<a name="l00143"></a>00143 <span class="comment">  * @}</span>
<a name="l00144"></a>00144 <span class="comment">  */</span>
<a name="l00145"></a>00145 <span class="comment"></span>
<a name="l00146"></a>00146 <span class="comment">/** @defgroup RCC_LSI_Config LSI Config</span>
<a name="l00147"></a>00147 <span class="comment">  * @{</span>
<a name="l00148"></a>00148 <span class="comment">  */</span>
<a name="l00149"></a><a class="code" href="group__RCC__LSI__Config.html#gaa1710927d79a2032f87f039c4a27356a">00149</a> <span class="preprocessor">#define RCC_LSI_OFF                      0x00000000U              </span><span class="comment">/*!&lt; LSI clock deactivation */</span>
<a name="l00150"></a><a class="code" href="group__RCC__LSI__Config.html#ga6b364ac3500e60b6bff695ee518c87d6">00150</a> <span class="preprocessor">#define RCC_LSI_ON                       RCC_CSR_LSION            </span><span class="comment">/*!&lt; LSI clock activation */</span>
<a name="l00151"></a>00151 <span class="comment"></span>
<a name="l00152"></a>00152 <span class="comment">/**</span>
<a name="l00153"></a>00153 <span class="comment">  * @}</span>
<a name="l00154"></a>00154 <span class="comment">  */</span>
<a name="l00155"></a>00155 <span class="comment"></span>
<a name="l00156"></a>00156 <span class="comment">/** @defgroup RCC_PLL_Config PLL Config</span>
<a name="l00157"></a>00157 <span class="comment">  * @{</span>
<a name="l00158"></a>00158 <span class="comment">  */</span>
<a name="l00159"></a><a class="code" href="group__RCC__PLL__Config.html#gae47a612f8e15c32917ee2181362d88f3">00159</a> <span class="preprocessor">#define RCC_PLL_NONE                      0x00000000U  </span><span class="comment">/*!&lt; PLL is not configured */</span>
<a name="l00160"></a><a class="code" href="group__RCC__PLL__Config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">00160</a> <span class="preprocessor">#define RCC_PLL_OFF                       0x00000001U  </span><span class="comment">/*!&lt; PLL deactivation */</span>
<a name="l00161"></a><a class="code" href="group__RCC__PLL__Config.html#gaf86dbee130304ba5760818f56d34ec91">00161</a> <span class="preprocessor">#define RCC_PLL_ON                        0x00000002U  </span><span class="comment">/*!&lt; PLL activation */</span>
<a name="l00162"></a>00162 <span class="comment"></span>
<a name="l00163"></a>00163 <span class="comment">/**</span>
<a name="l00164"></a>00164 <span class="comment">  * @}</span>
<a name="l00165"></a>00165 <span class="comment">  */</span>
<a name="l00166"></a>00166 <span class="comment"></span>
<a name="l00167"></a>00167 <span class="comment">/** @defgroup RCC_System_Clock_Type System Clock Type</span>
<a name="l00168"></a>00168 <span class="comment">  * @{</span>
<a name="l00169"></a>00169 <span class="comment">  */</span>
<a name="l00170"></a><a class="code" href="group__RCC__System__Clock__Type.html#ga7e721f5bf3fe925f78dae0356165332e">00170</a> <span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK             0x00000001U </span><span class="comment">/*!&lt; SYSCLK to configure */</span>
<a name="l00171"></a><a class="code" href="group__RCC__System__Clock__Type.html#gaa5330efbd790632856a2b15851517ef9">00171</a> <span class="preprocessor">#define RCC_CLOCKTYPE_HCLK               0x00000002U </span><span class="comment">/*!&lt; HCLK to configure */</span>
<a name="l00172"></a><a class="code" href="group__RCC__System__Clock__Type.html#gab00c7b70f0770a616be4b5df45a454c4">00172</a> <span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1              0x00000004U </span><span class="comment">/*!&lt; PCLK1 to configure */</span>
<a name="l00173"></a><a class="code" href="group__RCC__System__Clock__Type.html#gaef7e78706e597a6551d71f5f9ad60cc0">00173</a> <span class="preprocessor">#define RCC_CLOCKTYPE_PCLK2              0x00000008U </span><span class="comment">/*!&lt; PCLK2 to configure */</span>
<a name="l00174"></a>00174 <span class="comment"></span>
<a name="l00175"></a>00175 <span class="comment">/**</span>
<a name="l00176"></a>00176 <span class="comment">  * @}</span>
<a name="l00177"></a>00177 <span class="comment">  */</span>
<a name="l00178"></a>00178 <span class="comment"></span>
<a name="l00179"></a>00179 <span class="comment">/** @defgroup RCC_System_Clock_Source System Clock Source</span>
<a name="l00180"></a>00180 <span class="comment">  * @{</span>
<a name="l00181"></a>00181 <span class="comment">  */</span>
<a name="l00182"></a><a class="code" href="group__RCC__System__Clock__Source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">00182</a> <span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI </span><span class="comment">/*!&lt; HSI selected as system clock */</span>
<a name="l00183"></a><a class="code" href="group__RCC__System__Clock__Source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">00183</a> <span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE </span><span class="comment">/*!&lt; HSE selected as system clock */</span>
<a name="l00184"></a><a class="code" href="group__RCC__System__Clock__Source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">00184</a> <span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL </span><span class="comment">/*!&lt; PLL selected as system clock */</span>
<a name="l00185"></a>00185 <span class="comment"></span>
<a name="l00186"></a>00186 <span class="comment">/**</span>
<a name="l00187"></a>00187 <span class="comment">  * @}</span>
<a name="l00188"></a>00188 <span class="comment">  */</span>
<a name="l00189"></a>00189 <span class="comment"></span>
<a name="l00190"></a>00190 <span class="comment">/** @defgroup RCC_System_Clock_Source_Status System Clock Source Status</span>
<a name="l00191"></a>00191 <span class="comment">  * @{</span>
<a name="l00192"></a>00192 <span class="comment">  */</span>
<a name="l00193"></a><a class="code" href="group__RCC__System__Clock__Source__Status.html#ga0d6c2b0b2d59e6591295649853bb2abd">00193</a> <span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI      RCC_CFGR_SWS_HSI            </span><span class="comment">/*!&lt; HSI used as system clock */</span>
<a name="l00194"></a><a class="code" href="group__RCC__System__Clock__Source__Status.html#ga3847769265bf19becf7b976a7e908a64">00194</a> <span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE      RCC_CFGR_SWS_HSE            </span><span class="comment">/*!&lt; HSE used as system clock */</span>
<a name="l00195"></a><a class="code" href="group__RCC__System__Clock__Source__Status.html#ga4f05019ec09da478d084f44dbaad7d6d">00195</a> <span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK   RCC_CFGR_SWS_PLL            </span><span class="comment">/*!&lt; PLL used as system clock */</span>
<a name="l00196"></a>00196 <span class="comment"></span>
<a name="l00197"></a>00197 <span class="comment">/**</span>
<a name="l00198"></a>00198 <span class="comment">  * @}</span>
<a name="l00199"></a>00199 <span class="comment">  */</span>
<a name="l00200"></a>00200 <span class="comment"></span>
<a name="l00201"></a>00201 <span class="comment">/** @defgroup RCC_AHB_Clock_Source AHB Clock Source</span>
<a name="l00202"></a>00202 <span class="comment">  * @{</span>
<a name="l00203"></a>00203 <span class="comment">  */</span>
<a name="l00204"></a><a class="code" href="group__RCC__AHB__Clock__Source.html#ga226f5bf675015ea677868132b6b83494">00204</a> <span class="preprocessor">#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1   </span><span class="comment">/*!&lt; SYSCLK not divided */</span>
<a name="l00205"></a><a class="code" href="group__RCC__AHB__Clock__Source.html#gac37c0610458a92e3cb32ec81014625c3">00205</a> <span class="preprocessor">#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2   </span><span class="comment">/*!&lt; SYSCLK divided by 2 */</span>
<a name="l00206"></a><a class="code" href="group__RCC__AHB__Clock__Source.html#ga6fd3652d6853563cdf388a4386b9d22f">00206</a> <span class="preprocessor">#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4   </span><span class="comment">/*!&lt; SYSCLK divided by 4 */</span>
<a name="l00207"></a><a class="code" href="group__RCC__AHB__Clock__Source.html#ga7def31373854ba9c72bb76b1d13e3aad">00207</a> <span class="preprocessor">#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8   </span><span class="comment">/*!&lt; SYSCLK divided by 8 */</span>
<a name="l00208"></a><a class="code" href="group__RCC__AHB__Clock__Source.html#ga895462b261e03eade3d0139cc1327a51">00208</a> <span class="preprocessor">#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16  </span><span class="comment">/*!&lt; SYSCLK divided by 16 */</span>
<a name="l00209"></a><a class="code" href="group__RCC__AHB__Clock__Source.html#ga73814b5a7ee000687ec8334637ca5b14">00209</a> <span class="preprocessor">#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64  </span><span class="comment">/*!&lt; SYSCLK divided by 64 */</span>
<a name="l00210"></a><a class="code" href="group__RCC__AHB__Clock__Source.html#ga43eddf4d4160df30548a714dce102ad8">00210</a> <span class="preprocessor">#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128 </span><span class="comment">/*!&lt; SYSCLK divided by 128 */</span>
<a name="l00211"></a><a class="code" href="group__RCC__AHB__Clock__Source.html#ga94956d6e9c3a78230bf660b838f987e2">00211</a> <span class="preprocessor">#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256 </span><span class="comment">/*!&lt; SYSCLK divided by 256 */</span>
<a name="l00212"></a><a class="code" href="group__RCC__AHB__Clock__Source.html#gabe18a9d55c0858bbfe3db657fb64c76d">00212</a> <span class="preprocessor">#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512 </span><span class="comment">/*!&lt; SYSCLK divided by 512 */</span>
<a name="l00213"></a>00213 <span class="comment"></span>
<a name="l00214"></a>00214 <span class="comment">/**</span>
<a name="l00215"></a>00215 <span class="comment">  * @}</span>
<a name="l00216"></a>00216 <span class="comment">  */</span>
<a name="l00217"></a>00217   <span class="comment"></span>
<a name="l00218"></a>00218 <span class="comment">/** @defgroup RCC_APB1_APB2_Clock_Source APB1 APB2 Clock Source</span>
<a name="l00219"></a>00219 <span class="comment">  * @{</span>
<a name="l00220"></a>00220 <span class="comment">  */</span>
<a name="l00221"></a><a class="code" href="group__RCC__APB1__APB2__Clock__Source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">00221</a> <span class="preprocessor">#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1  </span><span class="comment">/*!&lt; HCLK not divided */</span>
<a name="l00222"></a><a class="code" href="group__RCC__APB1__APB2__Clock__Source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">00222</a> <span class="preprocessor">#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2  </span><span class="comment">/*!&lt; HCLK divided by 2 */</span>
<a name="l00223"></a><a class="code" href="group__RCC__APB1__APB2__Clock__Source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">00223</a> <span class="preprocessor">#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4  </span><span class="comment">/*!&lt; HCLK divided by 4 */</span>
<a name="l00224"></a><a class="code" href="group__RCC__APB1__APB2__Clock__Source.html#gadb18bc60e2c639cb59244bedb54f7bb3">00224</a> <span class="preprocessor">#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8  </span><span class="comment">/*!&lt; HCLK divided by 8 */</span>
<a name="l00225"></a><a class="code" href="group__RCC__APB1__APB2__Clock__Source.html#ga27ac27d48360121bc2dc68b99dc8845d">00225</a> <span class="preprocessor">#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16 </span><span class="comment">/*!&lt; HCLK divided by 16 */</span>
<a name="l00226"></a>00226 <span class="comment"></span>
<a name="l00227"></a>00227 <span class="comment">/**</span>
<a name="l00228"></a>00228 <span class="comment">  * @}</span>
<a name="l00229"></a>00229 <span class="comment">  */</span>
<a name="l00230"></a>00230 <span class="comment"></span>
<a name="l00231"></a>00231 <span class="comment">/** @defgroup RCC_RTC_Clock_Source RTC Clock Source</span>
<a name="l00232"></a>00232 <span class="comment">  * @{</span>
<a name="l00233"></a>00233 <span class="comment">  */</span>
<a name="l00234"></a><a class="code" href="group__RCC__RTC__Clock__Source.html#gacce0b2f54d103340d8c3a218e86e295d">00234</a> <span class="preprocessor">#define RCC_RTCCLKSOURCE_NO_CLK          0x00000000U                 </span><span class="comment">/*!&lt; No clock */</span>
<a name="l00235"></a><a class="code" href="group__RCC__RTC__Clock__Source.html#ga5dca8d63f250a20bd6bc005670d0c150">00235</a> <span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE             RCC_BDCR_RTCSEL_LSE                  </span><span class="comment">/*!&lt; LSE oscillator clock used as RTC clock */</span>
<a name="l00236"></a><a class="code" href="group__RCC__RTC__Clock__Source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">00236</a> <span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI             RCC_BDCR_RTCSEL_LSI                  </span><span class="comment">/*!&lt; LSI oscillator clock used as RTC clock */</span>
<a name="l00237"></a><a class="code" href="group__RCC__RTC__Clock__Source.html#ga7e022374ec3ceffa94e5bb6310c35c83">00237</a> <span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV128      RCC_BDCR_RTCSEL_HSE                    </span><span class="comment">/*!&lt; HSE oscillator clock divided by 128 used as RTC clock */</span>
<a name="l00238"></a>00238 <span class="comment">/**</span>
<a name="l00239"></a>00239 <span class="comment">  * @}</span>
<a name="l00240"></a>00240 <span class="comment">  */</span>
<a name="l00241"></a>00241 
<a name="l00242"></a>00242 <span class="comment"></span>
<a name="l00243"></a>00243 <span class="comment">/** @defgroup RCC_MCO_Index MCO Index</span>
<a name="l00244"></a>00244 <span class="comment">  * @{</span>
<a name="l00245"></a>00245 <span class="comment">  */</span>
<a name="l00246"></a><a class="code" href="group__RCC__MCO__Index.html#ga152dd1ae9455e528526c4e23a817937b">00246</a> <span class="preprocessor">#define RCC_MCO1                         0x00000000U</span>
<a name="l00247"></a><a class="code" href="group__RCC__MCO__Index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_MCO                          RCC_MCO1               </span><span class="comment">/*!&lt; MCO1 to be compliant with other families with 2 MCOs*/</span>
<a name="l00248"></a>00248 <span class="comment"></span>
<a name="l00249"></a>00249 <span class="comment">/**</span>
<a name="l00250"></a>00250 <span class="comment">  * @}</span>
<a name="l00251"></a>00251 <span class="comment">  */</span>
<a name="l00252"></a>00252 <span class="comment"></span>
<a name="l00253"></a>00253 <span class="comment">/** @defgroup RCC_MCOx_Clock_Prescaler MCO Clock Prescaler</span>
<a name="l00254"></a>00254 <span class="comment">  * @{</span>
<a name="l00255"></a>00255 <span class="comment">  */</span>
<a name="l00256"></a><a class="code" href="group__RCC__MCOx__Clock__Prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">00256</a> <span class="preprocessor">#define RCC_MCODIV_1                    0x00000000U</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00258"></a>00258 <span class="comment">/**</span>
<a name="l00259"></a>00259 <span class="comment">  * @}</span>
<a name="l00260"></a>00260 <span class="comment">  */</span>
<a name="l00261"></a>00261 <span class="comment"></span>
<a name="l00262"></a>00262 <span class="comment">/** @defgroup RCC_Interrupt Interrupts</span>
<a name="l00263"></a>00263 <span class="comment">  * @{</span>
<a name="l00264"></a>00264 <span class="comment">  */</span>
<a name="l00265"></a><a class="code" href="group__RCC__Interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">00265</a> <span class="preprocessor">#define RCC_IT_LSIRDY                    ((uint8_t)RCC_CIR_LSIRDYF)   </span><span class="comment">/*!&lt; LSI Ready Interrupt flag */</span>
<a name="l00266"></a><a class="code" href="group__RCC__Interrupt.html#gad6b6e78a426850f595ef180d292a673d">00266</a> <span class="preprocessor">#define RCC_IT_LSERDY                    ((uint8_t)RCC_CIR_LSERDYF)   </span><span class="comment">/*!&lt; LSE Ready Interrupt flag */</span>
<a name="l00267"></a><a class="code" href="group__RCC__Interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">00267</a> <span class="preprocessor">#define RCC_IT_HSIRDY                    ((uint8_t)RCC_CIR_HSIRDYF)   </span><span class="comment">/*!&lt; HSI Ready Interrupt flag */</span>
<a name="l00268"></a><a class="code" href="group__RCC__Interrupt.html#gad13eaede352bca59611e6cae68665866">00268</a> <span class="preprocessor">#define RCC_IT_HSERDY                    ((uint8_t)RCC_CIR_HSERDYF)   </span><span class="comment">/*!&lt; HSE Ready Interrupt flag */</span>
<a name="l00269"></a><a class="code" href="group__RCC__Interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">00269</a> <span class="preprocessor">#define RCC_IT_PLLRDY                    ((uint8_t)RCC_CIR_PLLRDYF)   </span><span class="comment">/*!&lt; PLL Ready Interrupt flag */</span>
<a name="l00270"></a><a class="code" href="group__RCC__Interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">00270</a> <span class="preprocessor">#define RCC_IT_CSS                       ((uint8_t)RCC_CIR_CSSF)      </span><span class="comment">/*!&lt; Clock Security System Interrupt flag */</span>
<a name="l00271"></a>00271 <span class="comment">/**</span>
<a name="l00272"></a>00272 <span class="comment">  * @}</span>
<a name="l00273"></a>00273 <span class="comment">  */</span> 
<a name="l00274"></a>00274   <span class="comment"></span>
<a name="l00275"></a>00275 <span class="comment">/** @defgroup RCC_Flag Flags</span>
<a name="l00276"></a>00276 <span class="comment">  *        Elements values convention: XXXYYYYYb</span>
<a name="l00277"></a>00277 <span class="comment">  *           - YYYYY  : Flag position in the register</span>
<a name="l00278"></a>00278 <span class="comment">  *           - XXX  : Register index</span>
<a name="l00279"></a>00279 <span class="comment">  *                 - 001: CR register</span>
<a name="l00280"></a>00280 <span class="comment">  *                 - 010: BDCR register</span>
<a name="l00281"></a>00281 <span class="comment">  *                 - 011: CSR register</span>
<a name="l00282"></a>00282 <span class="comment">  * @{</span>
<a name="l00283"></a>00283 <span class="comment">  */</span>
<a name="l00284"></a>00284 <span class="comment">/* Flags in the CR register */</span>
<a name="l00285"></a><a class="code" href="group__RCC__Flag.html#ga827d986723e7ce652fa733bb8184d216">00285</a> <span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSIRDY_Pos)) </span><span class="comment">/*!&lt; Internal High Speed clock ready flag */</span>
<a name="l00286"></a><a class="code" href="group__RCC__Flag.html#ga173edf47bec93cf269a0e8d0fec9997c">00286</a> <span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSERDY_Pos)) </span><span class="comment">/*!&lt; External High Speed clock ready flag */</span>
<a name="l00287"></a><a class="code" href="group__RCC__Flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">00287</a> <span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLLRDY_Pos)) </span><span class="comment">/*!&lt; PLL clock ready flag */</span>
<a name="l00288"></a>00288 
<a name="l00289"></a>00289 <span class="comment">/* Flags in the CSR register */</span>
<a name="l00290"></a><a class="code" href="group__RCC__Flag.html#ga8c5e4992314d347597621bfe7ab10d72">00290</a> <span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LSIRDY_Pos))   </span><span class="comment">/*!&lt; Internal Low Speed oscillator Ready */</span>
<a name="l00291"></a><a class="code" href="group__RCC__Flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">00291</a> <span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PINRSTF_Pos))  </span><span class="comment">/*!&lt; PIN reset flag */</span>
<a name="l00292"></a><a class="code" href="group__RCC__Flag.html#ga39ad309070f416720207eece5da7dc2c">00292</a> <span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PORRSTF_Pos))  </span><span class="comment">/*!&lt; POR/PDR reset flag */</span>
<a name="l00293"></a><a class="code" href="group__RCC__Flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">00293</a> <span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_SFTRSTF_Pos))  </span><span class="comment">/*!&lt; Software Reset flag */</span>
<a name="l00294"></a><a class="code" href="group__RCC__Flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">00294</a> <span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_IWDGRSTF_Pos)) </span><span class="comment">/*!&lt; Independent Watchdog reset flag */</span>
<a name="l00295"></a><a class="code" href="group__RCC__Flag.html#gaa80b60b2d497ccd7b7de1075009999a7">00295</a> <span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_WWDGRSTF_Pos)) </span><span class="comment">/*!&lt; Window watchdog reset flag */</span>
<a name="l00296"></a><a class="code" href="group__RCC__Flag.html#ga67049531354aed7546971163d02c9920">00296</a> <span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LPWRRSTF_Pos)) </span><span class="comment">/*!&lt; Low-Power reset flag */</span>
<a name="l00297"></a>00297 
<a name="l00298"></a>00298 <span class="comment">/* Flags in the BDCR register */</span>
<a name="l00299"></a><a class="code" href="group__RCC__Flag.html#gac9fb963db446c16e46a18908f7fe1927">00299</a> <span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)((BDCR_REG_INDEX &lt;&lt; 5U) | RCC_BDCR_LSERDY_Pos)) </span><span class="comment">/*!&lt; External Low Speed oscillator Ready */</span>
<a name="l00300"></a>00300 <span class="comment"></span>
<a name="l00301"></a>00301 <span class="comment">/**</span>
<a name="l00302"></a>00302 <span class="comment">  * @}</span>
<a name="l00303"></a>00303 <span class="comment">  */</span>
<a name="l00304"></a>00304 <span class="comment"></span>
<a name="l00305"></a>00305 <span class="comment">/**</span>
<a name="l00306"></a>00306 <span class="comment">  * @}</span>
<a name="l00307"></a>00307 <span class="comment">  */</span>
<a name="l00308"></a>00308 
<a name="l00309"></a>00309 <span class="comment">/* Exported macro ------------------------------------------------------------*/</span>
<a name="l00310"></a>00310 <span class="comment"></span>
<a name="l00311"></a>00311 <span class="comment">/** @defgroup RCC_Exported_Macros RCC Exported Macros</span>
<a name="l00312"></a>00312 <span class="comment">  * @{</span>
<a name="l00313"></a>00313 <span class="comment">  */</span>
<a name="l00314"></a>00314 <span class="comment"></span>
<a name="l00315"></a>00315 <span class="comment">/** @defgroup RCC_Peripheral_Clock_Enable_Disable Peripheral Clock Enable Disable</span>
<a name="l00316"></a>00316 <span class="comment">  * @brief  Enable or disable the AHB1 peripheral clock.</span>
<a name="l00317"></a>00317 <span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span>
<a name="l00318"></a>00318 <span class="comment">  *         is disabled and the application software has to enable this clock before </span>
<a name="l00319"></a>00319 <span class="comment">  *         using it.   </span>
<a name="l00320"></a>00320 <span class="comment">  * @{</span>
<a name="l00321"></a>00321 <span class="comment">  */</span>
<a name="l00322"></a><a class="code" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">00322</a> <span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()   do { \</span>
<a name="l00323"></a>00323 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00324"></a>00324 <span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span>
<a name="l00325"></a>00325 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00326"></a>00326                                         tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\
<a name="l00327"></a>00327                                         UNUSED(tmpreg); \
<a name="l00328"></a>00328                                       } while(0U)
<a name="l00329"></a>00329 
<a name="l00330"></a><a class="code" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga93ba92ddc3fa1efc4d840a19795b6888">00330</a> <span class="preprocessor">#define __HAL_RCC_SRAM_CLK_ENABLE()   do { \</span>
<a name="l00331"></a>00331 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00332"></a>00332 <span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN);\</span>
<a name="l00333"></a>00333 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00334"></a>00334                                         tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SRAMEN);\
<a name="l00335"></a>00335                                         UNUSED(tmpreg); \
<a name="l00336"></a>00336                                       } while(0U)
<a name="l00337"></a>00337 
<a name="l00338"></a><a class="code" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga17a2870f308b7ccc5aba84d963484bac">00338</a> <span class="preprocessor">#define __HAL_RCC_FLITF_CLK_ENABLE()   do { \</span>
<a name="l00339"></a>00339 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00340"></a>00340 <span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN);\</span>
<a name="l00341"></a>00341 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00342"></a>00342                                         tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN);\
<a name="l00343"></a>00343                                         UNUSED(tmpreg); \
<a name="l00344"></a>00344                                       } while(0U)
<a name="l00345"></a>00345 
<a name="l00346"></a><a class="code" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga5222bac3ebfec517c93055ae065303da">00346</a> <span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()   do { \</span>
<a name="l00347"></a>00347 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00348"></a>00348 <span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span>
<a name="l00349"></a>00349 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00350"></a>00350                                         tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\
<a name="l00351"></a>00351                                         UNUSED(tmpreg); \
<a name="l00352"></a>00352                                       } while(0U)
<a name="l00353"></a>00353 
<a name="l00354"></a><a class="code" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">00354</a> <span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()      (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA1EN))</span>
<a name="l00355"></a><a class="code" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga429ce8eecde9788d3daf85226b5c171b">00355</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SRAM_CLK_DISABLE()      (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_SRAMEN))</span>
<a name="l00356"></a><a class="code" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga3ecbf76738d7f2b8deb65847614f7574">00356</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_FLITFEN))</span>
<a name="l00357"></a><a class="code" href="group__RCC__Peripheral__Clock__Enable__Disable.html#ga170a30954a78a81a8f9b381378e0c9af">00357</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()       (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_CRCEN))</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00359"></a>00359 <span class="comment">/**</span>
<a name="l00360"></a>00360 <span class="comment">  * @}</span>
<a name="l00361"></a>00361 <span class="comment">  */</span>
<a name="l00362"></a>00362 <span class="comment"></span>
<a name="l00363"></a>00363 <span class="comment">/** @defgroup RCC_AHB_Peripheral_Clock_Enable_Disable_Status AHB Peripheral Clock Enable Disable Status</span>
<a name="l00364"></a>00364 <span class="comment">  * @brief  Get the enable or disable status of the AHB peripheral clock.</span>
<a name="l00365"></a>00365 <span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span>
<a name="l00366"></a>00366 <span class="comment">  *         is disabled and the application software has to enable this clock before</span>
<a name="l00367"></a>00367 <span class="comment">  *         using it.</span>
<a name="l00368"></a>00368 <span class="comment">  * @{</span>
<a name="l00369"></a>00369 <span class="comment">  */</span>
<a name="l00370"></a>00370 
<a name="l00371"></a><a class="code" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#gaab05e603c9cadd72e4b6397837b46cef">00371</a> <span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN)) != RESET)</span>
<a name="l00372"></a><a class="code" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#gae89d94d6252c79e450623f69eb939ed6">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN)) == RESET)</span>
<a name="l00373"></a><a class="code" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#ga87efa23f18c79992ea64654c4d159f3b">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SRAM_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SRAMEN)) != RESET)</span>
<a name="l00374"></a><a class="code" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#ga44b59a52419512fd34d2d87190bf39c8">00374</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SRAM_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SRAMEN)) == RESET)</span>
<a name="l00375"></a><a class="code" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#ga40f5675d8f45c678b8a2f43fca8f991e">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) != RESET)</span>
<a name="l00376"></a><a class="code" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#gaeab36991bb98be402aae3d70b0887658">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) == RESET)</span>
<a name="l00377"></a><a class="code" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#ga0e1b25cbf589c1c47c1d069e4c803d56">00377</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN)) != RESET)</span>
<a name="l00378"></a><a class="code" href="group__RCC__AHB__Peripheral__Clock__Enable__Disable__Status.html#ga3d2645916b9ee9bad8c724a719c621d9">00378</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN)) == RESET)</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00380"></a>00380 <span class="comment">/**</span>
<a name="l00381"></a>00381 <span class="comment">  * @}</span>
<a name="l00382"></a>00382 <span class="comment">  */</span>
<a name="l00383"></a>00383 <span class="comment"></span>
<a name="l00384"></a>00384 <span class="comment">/** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Clock Enable Disable</span>
<a name="l00385"></a>00385 <span class="comment">  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.</span>
<a name="l00386"></a>00386 <span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span>
<a name="l00387"></a>00387 <span class="comment">  *         is disabled and the application software has to enable this clock before </span>
<a name="l00388"></a>00388 <span class="comment">  *         using it. </span>
<a name="l00389"></a>00389 <span class="comment">  * @{   </span>
<a name="l00390"></a>00390 <span class="comment">  */</span>
<a name="l00391"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#ga2e895257faa38376b9cdfcd756909a43">00391</a> <span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()   do { \</span>
<a name="l00392"></a>00392 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00393"></a>00393 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span>
<a name="l00394"></a>00394 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00395"></a>00395                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\
<a name="l00396"></a>00396                                         UNUSED(tmpreg); \
<a name="l00397"></a>00397                                       } while(0U)
<a name="l00398"></a>00398 
<a name="l00399"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#gaf62d32fdde03df10072d856515692c8d">00399</a> <span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()   do { \</span>
<a name="l00400"></a>00400 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00401"></a>00401 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span>
<a name="l00402"></a>00402 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00403"></a>00403                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\
<a name="l00404"></a>00404                                         UNUSED(tmpreg); \
<a name="l00405"></a>00405                                       } while(0U)
<a name="l00406"></a>00406 
<a name="l00407"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#gab0c13cc10b36c32d750be226d2fda3b2">00407</a> <span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()   do { \</span>
<a name="l00408"></a>00408 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00409"></a>00409 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span>
<a name="l00410"></a>00410 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00411"></a>00411                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\
<a name="l00412"></a>00412                                         UNUSED(tmpreg); \
<a name="l00413"></a>00413                                       } while(0U)
<a name="l00414"></a>00414 
<a name="l00415"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#gaaf50c7d2265d978fab8fbb68a518096d">00415</a> <span class="preprocessor">#define __HAL_RCC_USART2_CLK_ENABLE()   do { \</span>
<a name="l00416"></a>00416 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00417"></a>00417 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span>
<a name="l00418"></a>00418 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00419"></a>00419                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\
<a name="l00420"></a>00420                                         UNUSED(tmpreg); \
<a name="l00421"></a>00421                                       } while(0U)
<a name="l00422"></a>00422 
<a name="l00423"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#gaaeae5b9e93721dd4e34274600996baeb">00423</a> <span class="preprocessor">#define __HAL_RCC_I2C1_CLK_ENABLE()   do { \</span>
<a name="l00424"></a>00424 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00425"></a>00425 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span>
<a name="l00426"></a>00426 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00427"></a>00427                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\
<a name="l00428"></a>00428                                         UNUSED(tmpreg); \
<a name="l00429"></a>00429                                       } while(0U)
<a name="l00430"></a>00430 
<a name="l00431"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#gaffaa413a270a2a8311d54103372aa232">00431</a> <span class="preprocessor">#define __HAL_RCC_BKP_CLK_ENABLE()   do { \</span>
<a name="l00432"></a>00432 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00433"></a>00433 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_BKPEN);\</span>
<a name="l00434"></a>00434 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00435"></a>00435                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_BKPEN);\
<a name="l00436"></a>00436                                         UNUSED(tmpreg); \
<a name="l00437"></a>00437                                       } while(0U)
<a name="l00438"></a>00438 
<a name="l00439"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#ga6c7399cc977622172aeda52a86ceed92">00439</a> <span class="preprocessor">#define __HAL_RCC_PWR_CLK_ENABLE()   do { \</span>
<a name="l00440"></a>00440 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00441"></a>00441 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span>
<a name="l00442"></a>00442 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00443"></a>00443                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\
<a name="l00444"></a>00444                                         UNUSED(tmpreg); \
<a name="l00445"></a>00445                                       } while(0U)
<a name="l00446"></a>00446 
<a name="l00447"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#gad2def81b1df0e62cd322ab60b31ba59f">00447</a> <span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span>
<a name="l00448"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#ga9fb7035f007ec272b725e51018a36b23">00448</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span>
<a name="l00449"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#ga6afa0a633cf2553743a494d97aa5b997">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_WWDGEN))</span>
<a name="l00450"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#ga1edc6c83fbebf8b4265ef9500aa04b04">00450</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART2EN))</span>
<a name="l00451"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#ga490a853eae72da96aad5379a6e939dd8">00451</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C1EN))</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span>
<a name="l00453"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#ga92487028f056da1dd56871832db91cf6">00453</a> <span class="preprocessor">#define __HAL_RCC_BKP_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_BKPEN))</span>
<a name="l00454"></a><a class="code" href="group__RCC__APB1__Clock__Enable__Disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">00454</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_PWR_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_PWREN))</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00456"></a>00456 <span class="comment">/**</span>
<a name="l00457"></a>00457 <span class="comment">  * @}</span>
<a name="l00458"></a>00458 <span class="comment">  */</span>
<a name="l00459"></a>00459 <span class="comment"></span>
<a name="l00460"></a>00460 <span class="comment">/** @defgroup RCC_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status</span>
<a name="l00461"></a>00461 <span class="comment">  * @brief  Get the enable or disable status of the APB1 peripheral clock.</span>
<a name="l00462"></a>00462 <span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span>
<a name="l00463"></a>00463 <span class="comment">  *         is disabled and the application software has to enable this clock before</span>
<a name="l00464"></a>00464 <span class="comment">  *         using it.</span>
<a name="l00465"></a>00465 <span class="comment">  * @{</span>
<a name="l00466"></a>00466 <span class="comment">  */</span>
<a name="l00467"></a>00467 
<a name="l00468"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#gadee5016adb1c8b62a5bb05f055859de0">00468</a> <span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)</span>
<a name="l00469"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#gacaaa75c78c8ef4cf85f30fb20d522054">00469</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)</span>
<a name="l00470"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#gaf6090239db6a8a6917b3f3accea15ed0">00470</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET)</span>
<a name="l00471"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga50f8e043a42eaf534c1efa2477078c0a">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET)</span>
<a name="l00472"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga9b26aff2638d1e0613b0ce0530f0cd48">00472</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) != RESET)</span>
<a name="l00473"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga21d4e081c859ddccd4492343743bb245">00473</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) == RESET)</span>
<a name="l00474"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#gad3bbe0639658ed2cc56f8328b26373ea">00474</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) != RESET)</span>
<a name="l00475"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga61e4b1f3e82831cdc7508d4c38312eab">00475</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) == RESET)</span>
<a name="l00476"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga7570e5654fd61b44dabe0546e524c906">00476</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) != RESET)</span>
<a name="l00477"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga8868ab331b4bb14a1d5cc55c9133e4de">00477</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) == RESET)</span>
<a name="l00478"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#gabec2fa9dccfe0e8e239b02303f2a56c4">00478</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_BKP_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_BKPEN)) != RESET)</span>
<a name="l00479"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#gaa6e91221fef5277d99489a232e0d6d6f">00479</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_BKP_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_BKPEN)) == RESET)</span>
<a name="l00480"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga850f4fd113303ed7322577ad023cf748">00480</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) != RESET)</span>
<a name="l00481"></a><a class="code" href="group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2">00481</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) == RESET)</span>
<a name="l00482"></a>00482 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00483"></a>00483 <span class="comment">/**</span>
<a name="l00484"></a>00484 <span class="comment">  * @}</span>
<a name="l00485"></a>00485 <span class="comment">  */</span>
<a name="l00486"></a>00486 <span class="comment"></span>
<a name="l00487"></a>00487 <span class="comment">/** @defgroup RCC_APB2_Clock_Enable_Disable APB2 Clock Enable Disable</span>
<a name="l00488"></a>00488 <span class="comment">  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.</span>
<a name="l00489"></a>00489 <span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span>
<a name="l00490"></a>00490 <span class="comment">  *         is disabled and the application software has to enable this clock before </span>
<a name="l00491"></a>00491 <span class="comment">  *         using it.</span>
<a name="l00492"></a>00492 <span class="comment">  * @{   </span>
<a name="l00493"></a>00493 <span class="comment">  */</span>
<a name="l00494"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#ga045c3af72300d80014bbd1bdc9d40797">00494</a> <span class="preprocessor">#define __HAL_RCC_AFIO_CLK_ENABLE()   do { \</span>
<a name="l00495"></a>00495 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00496"></a>00496 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_AFIOEN);\</span>
<a name="l00497"></a>00497 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00498"></a>00498                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_AFIOEN);\
<a name="l00499"></a>00499                                         UNUSED(tmpreg); \
<a name="l00500"></a>00500                                       } while(0U)
<a name="l00501"></a>00501 
<a name="l00502"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#ga1fde58d775fd2458002df817a68f486e">00502</a> <span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \</span>
<a name="l00503"></a>00503 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00504"></a>00504 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPAEN);\</span>
<a name="l00505"></a>00505 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00506"></a>00506                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPAEN);\
<a name="l00507"></a>00507                                         UNUSED(tmpreg); \
<a name="l00508"></a>00508                                       } while(0U)
<a name="l00509"></a>00509 
<a name="l00510"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">00510</a> <span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \</span>
<a name="l00511"></a>00511 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00512"></a>00512 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPBEN);\</span>
<a name="l00513"></a>00513 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00514"></a>00514                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPBEN);\
<a name="l00515"></a>00515                                         UNUSED(tmpreg); \
<a name="l00516"></a>00516                                       } while(0U)
<a name="l00517"></a>00517 
<a name="l00518"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#ga5ebfeb136612f370950f52306d29b6fd">00518</a> <span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()   do { \</span>
<a name="l00519"></a>00519 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00520"></a>00520 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPCEN);\</span>
<a name="l00521"></a>00521 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00522"></a>00522                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPCEN);\
<a name="l00523"></a>00523                                         UNUSED(tmpreg); \
<a name="l00524"></a>00524                                       } while(0U)
<a name="l00525"></a>00525 
<a name="l00526"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#ga74340ce0f556e370aafc2b8ecdf2dd31">00526</a> <span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span>
<a name="l00527"></a>00527 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00528"></a>00528 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPDEN);\</span>
<a name="l00529"></a>00529 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00530"></a>00530                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPDEN);\
<a name="l00531"></a>00531                                         UNUSED(tmpreg); \
<a name="l00532"></a>00532                                       } while(0U)
<a name="l00533"></a>00533 
<a name="l00534"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#gaa28c08d39ba2ec206a131f0861d7c1a1">00534</a> <span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()   do { \</span>
<a name="l00535"></a>00535 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00536"></a>00536 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span>
<a name="l00537"></a>00537 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00538"></a>00538                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\
<a name="l00539"></a>00539                                         UNUSED(tmpreg); \
<a name="l00540"></a>00540                                       } while(0U)
<a name="l00541"></a>00541 
<a name="l00542"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#gad693d7300ed7134b60bb1a645e762358">00542</a> <span class="preprocessor">#define __HAL_RCC_TIM1_CLK_ENABLE()   do { \</span>
<a name="l00543"></a>00543 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00544"></a>00544 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span>
<a name="l00545"></a>00545 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00546"></a>00546                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\
<a name="l00547"></a>00547                                         UNUSED(tmpreg); \
<a name="l00548"></a>00548                                       } while(0U)
<a name="l00549"></a>00549 
<a name="l00550"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#ga856c7460aa481976644736c703c6702d">00550</a> <span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()   do { \</span>
<a name="l00551"></a>00551 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00552"></a>00552 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span>
<a name="l00553"></a>00553 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00554"></a>00554                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\
<a name="l00555"></a>00555                                         UNUSED(tmpreg); \
<a name="l00556"></a>00556                                       } while(0U)
<a name="l00557"></a>00557 
<a name="l00558"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">00558</a> <span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()   do { \</span>
<a name="l00559"></a>00559 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00560"></a>00560 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span>
<a name="l00561"></a>00561 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span>\
<a name="l00562"></a>00562                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\
<a name="l00563"></a>00563                                         UNUSED(tmpreg); \
<a name="l00564"></a>00564                                       } while(0U)
<a name="l00565"></a>00565 
<a name="l00566"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#ga56e350288f38c91c0c4cdb38ffa84f5e">00566</a> <span class="preprocessor">#define __HAL_RCC_AFIO_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_AFIOEN))</span>
<a name="l00567"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#ga7083e491e6a1e165d064d199304bd2f0">00567</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPAEN))</span>
<a name="l00568"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#ga60be1be419b57dafbbb93df67d68a424">00568</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPBEN))</span>
<a name="l00569"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">00569</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPCEN))</span>
<a name="l00570"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#gaeaefe364dafdc0c22353969595421422">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPDEN))</span>
<a name="l00571"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#ga80a9e4852bac07d3d9cc6390a361302a">00571</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC1EN))</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span>
<a name="l00573"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#gaa9eacfb8ee244074ec63dae0b9f621c2">00573</a> <span class="preprocessor">#define __HAL_RCC_TIM1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM1EN))</span>
<a name="l00574"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe">00574</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span>
<a name="l00575"></a><a class="code" href="group__RCC__APB2__Clock__Enable__Disable.html#gae0050944298552e9f02f56ec8634f5a6">00575</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART1EN))</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00577"></a>00577 <span class="comment">/**</span>
<a name="l00578"></a>00578 <span class="comment">  * @}</span>
<a name="l00579"></a>00579 <span class="comment">  */</span>
<a name="l00580"></a>00580   <span class="comment"></span>
<a name="l00581"></a>00581 <span class="comment">/** @defgroup RCC_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status</span>
<a name="l00582"></a>00582 <span class="comment">  * @brief  Get the enable or disable status of the APB2 peripheral clock.</span>
<a name="l00583"></a>00583 <span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span>
<a name="l00584"></a>00584 <span class="comment">  *         is disabled and the application software has to enable this clock before</span>
<a name="l00585"></a>00585 <span class="comment">  *         using it.</span>
<a name="l00586"></a>00586 <span class="comment">  * @{</span>
<a name="l00587"></a>00587 <span class="comment">  */</span>
<a name="l00588"></a>00588 
<a name="l00589"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#gaa1991a9155c5dcc5c006fa7077075ed1">00589</a> <span class="preprocessor">#define __HAL_RCC_AFIO_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_AFIOEN)) != RESET)</span>
<a name="l00590"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga2e3ea557d617246f51514913a6a273ff">00590</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_AFIO_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_AFIOEN)) == RESET)</span>
<a name="l00591"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#gad1edbd9407c814110f04c1a609a214e4">00591</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPAEN)) != RESET)</span>
<a name="l00592"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga2d73b007700fe1576c7965ce677148bd">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPAEN)) == RESET)</span>
<a name="l00593"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f">00593</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPBEN)) != RESET)</span>
<a name="l00594"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga9b9353035473ac5f144f6e5385c4bebb">00594</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPBEN)) == RESET)</span>
<a name="l00595"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga528029c120a0154dfd7cfd6159e8debe">00595</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPCEN)) != RESET)</span>
<a name="l00596"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga5e939d98ecca025c028bd1d837b84c81">00596</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPCEN)) == RESET)</span>
<a name="l00597"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga7a8a0e334d69163b25692f0450dc569a">00597</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPDEN)) != RESET)</span>
<a name="l00598"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga01c2b4166bbcf59a529cd3c5f8b93d76">00598</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPDEN)) == RESET)</span>
<a name="l00599"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga66eb89f7d856d9107e814efc751e8996">00599</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) != RESET)</span>
<a name="l00600"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#gac9f006a3c1b75c06270f0ae5a2c3ed07">00600</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) == RESET)</span>
<a name="l00601"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#gad2b7c3a381d791c4ee728e303935832a">00601</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) != RESET)</span>
<a name="l00602"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga7116893adbb7fc144102af49de55350b">00602</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) == RESET)</span>
<a name="l00603"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#gab1787d7cdf591c099b8d96848aee835e">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) != RESET)</span>
<a name="l00604"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#gabd506be27916f029d2214e88bc48f6df">00604</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) == RESET)</span>
<a name="l00605"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga59bd3cd20df76f885695fcdad1edce27">00605</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) != RESET)</span>
<a name="l00606"></a><a class="code" href="group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga22c9d59ac6062298a71eed0d6a4a9afd">00606</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) == RESET)</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00608"></a>00608 <span class="comment">/**</span>
<a name="l00609"></a>00609 <span class="comment">  * @}</span>
<a name="l00610"></a>00610 <span class="comment">  */</span>
<a name="l00611"></a>00611 <span class="comment"></span>
<a name="l00612"></a>00612 <span class="comment">/** @defgroup RCC_APB1_Force_Release_Reset APB1 Force Release Reset</span>
<a name="l00613"></a>00613 <span class="comment">  * @brief  Force or release APB1 peripheral reset.</span>
<a name="l00614"></a>00614 <span class="comment">  * @{   </span>
<a name="l00615"></a>00615 <span class="comment">  */</span>
<a name="l00616"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#ga6f6e7048eca1abd1be132027f5b79465">00616</a> <span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()       (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)  </span>
<a name="l00617"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#ga1010b7c4a9122449860babb341f01d7b">00617</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span>
<a name="l00618"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#ga80ff127f3c25bde58ee5c1f224e2dca4">00618</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span>
<a name="l00619"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#gaf60e74dcb0fdadafd6b4762aa81fc409">00619</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_WWDG_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_WWDGRST))</span>
<a name="l00620"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#gab4de80173ffa0e599baab0e76d562cc3">00620</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART2RST))</span>
<a name="l00621"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#ga551c171f88af86ca985db634ac9e3275">00621</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_I2C1_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C1RST))</span>
<a name="l00622"></a>00622 <span class="preprocessor"></span>
<a name="l00623"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#ga570b0786a7446c63fd268cb0466f8af3">00623</a> <span class="preprocessor">#define __HAL_RCC_BKP_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_BKPRST))</span>
<a name="l00624"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">00624</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_PWR_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_PWRRST))</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span>
<a name="l00626"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">00626</a> <span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()      (RCC-&gt;APB1RSTR = 0x00)  </span>
<a name="l00627"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#ga4b1b3b45c95788edb29ccd2bf6994826">00627</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span>
<a name="l00628"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#ga27cf9c39217fff6ae9bce2285d9aff8c">00628</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span>
<a name="l00629"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#ga63fa37b173c2c1d9249389148f96e5f1">00629</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_WWDG_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_WWDGRST))</span>
<a name="l00630"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#ga8baebf28a2739de5f3c5ef72519b9499">00630</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART2_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART2RST))</span>
<a name="l00631"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9">00631</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_I2C1_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C1RST))</span>
<a name="l00632"></a>00632 <span class="preprocessor"></span>
<a name="l00633"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#ga7e15730f81926cd9c8b1c637465c1b77">00633</a> <span class="preprocessor">#define __HAL_RCC_BKP_RELEASE_RESET()        (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_BKPRST))</span>
<a name="l00634"></a><a class="code" href="group__RCC__APB1__Force__Release__Reset.html#gaaa5a340d38d50e508243f48bbb47dd32">00634</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_PWR_RELEASE_RESET()        (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_PWRRST))</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00636"></a>00636 <span class="comment">/**</span>
<a name="l00637"></a>00637 <span class="comment">  * @}</span>
<a name="l00638"></a>00638 <span class="comment">  */</span>
<a name="l00639"></a>00639 <span class="comment"></span>
<a name="l00640"></a>00640 <span class="comment">/** @defgroup RCC_APB2_Force_Release_Reset APB2 Force Release Reset</span>
<a name="l00641"></a>00641 <span class="comment">  * @brief  Force or release APB2 peripheral reset.</span>
<a name="l00642"></a>00642 <span class="comment">  * @{   </span>
<a name="l00643"></a>00643 <span class="comment">  */</span>
<a name="l00644"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#ga8788da8c644ad0cc54912baede7d49b4">00644</a> <span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()       (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)  </span>
<a name="l00645"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#gac1d0efbf1737e3528779cecbd0d80ebc">00645</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_AFIO_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_AFIORST))</span>
<a name="l00646"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#gab329bd497cccffd979bcca9fd42bbc79">00646</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPARST))</span>
<a name="l00647"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPBRST))</span>
<a name="l00648"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0">00648</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOC_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPCRST))</span>
<a name="l00649"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#gaf0f7c49787fc94edeea74aa4218aeaf6">00649</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPDRST))</span>
<a name="l00650"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#ga6176fa4f52de6ebf932d99a4d611634d">00650</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC1_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC1RST))</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span>
<a name="l00652"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#gac423d6a52fa42423119844e4a7d68c7b">00652</a> <span class="preprocessor">#define __HAL_RCC_TIM1_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM1RST))</span>
<a name="l00653"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4">00653</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span>
<a name="l00654"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad">00654</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART1RST))</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span>
<a name="l00656"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#gae1e413d623154942d5bbe89769161ece">00656</a> <span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()      (RCC-&gt;APB2RSTR = 0x00)  </span>
<a name="l00657"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#ga7b8441a89288e723bf87077b358ec224">00657</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_AFIO_RELEASE_RESET()       (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_AFIORST))</span>
<a name="l00658"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#gad56e47c2eacd972491f94296053d0cc3">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPARST))</span>
<a name="l00659"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#gaf03da3b36478071844fbd77df618a686">00659</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPBRST))</span>
<a name="l00660"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#ga1df0e3536d3450435bdccdbe9c878736">00660</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOC_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPCRST))</span>
<a name="l00661"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#ga29fbf71f71ea27ffa38e7283b6dce03d">00661</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPDRST))</span>
<a name="l00662"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#ga681299b233339aa39a30fa5589cac5bc">00662</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC1_RELEASE_RESET()       (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC1RST))</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span>
<a name="l00664"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#ga1857f223177c9548ce1bae9753e0a7b4">00664</a> <span class="preprocessor">#define __HAL_RCC_TIM1_RELEASE_RESET()       (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM1RST))</span>
<a name="l00665"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#gad7b4bc8c8a9146529a175c45eecf25e5">00665</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()       (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span>
<a name="l00666"></a><a class="code" href="group__RCC__APB2__Force__Release__Reset.html#ga243061674e38d05d222697046d43813a">00666</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART1_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART1RST))</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00668"></a>00668 <span class="comment">/**</span>
<a name="l00669"></a>00669 <span class="comment">  * @}</span>
<a name="l00670"></a>00670 <span class="comment">  */</span>
<a name="l00671"></a>00671 <span class="comment"></span>
<a name="l00672"></a>00672 <span class="comment">/** @defgroup RCC_HSI_Configuration HSI Configuration</span>
<a name="l00673"></a>00673 <span class="comment">  * @{   </span>
<a name="l00674"></a>00674 <span class="comment">  */</span>
<a name="l00675"></a>00675 <span class="comment"></span>
<a name="l00676"></a>00676 <span class="comment">/** @brief  Macros to enable or disable the Internal High Speed oscillator (HSI).</span>
<a name="l00677"></a>00677 <span class="comment">  * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.</span>
<a name="l00678"></a>00678 <span class="comment">  * @note   HSI can not be stopped if it is used as system clock source. In this case,</span>
<a name="l00679"></a>00679 <span class="comment">  *         you have to select another source of the system clock then stop the HSI.  </span>
<a name="l00680"></a>00680 <span class="comment">  * @note   After enabling the HSI, the application software should wait on HSIRDY</span>
<a name="l00681"></a>00681 <span class="comment">  *         flag to be set indicating that HSI clock is stable and can be used as</span>
<a name="l00682"></a>00682 <span class="comment">  *         system clock source.  </span>
<a name="l00683"></a>00683 <span class="comment">  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator</span>
<a name="l00684"></a>00684 <span class="comment">  *         clock cycles.  </span>
<a name="l00685"></a>00685 <span class="comment">  */</span>
<a name="l00686"></a><a class="code" href="group__RCC__HSI__Configuration.html#gaab944f562b53fc74bcc0e4958388fd42">00686</a> <span class="preprocessor">#define __HAL_RCC_HSI_ENABLE()  (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)</span>
<a name="l00687"></a><a class="code" href="group__RCC__HSI__Configuration.html#ga0c0dc8bc0ef58703782f45b4e487c031">00687</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00689"></a>00689 <span class="comment">/** @brief  Macro to adjust the Internal High Speed oscillator (HSI) calibration value.</span>
<a name="l00690"></a>00690 <span class="comment">  * @note   The calibration is used to compensate for the variations in voltage</span>
<a name="l00691"></a>00691 <span class="comment">  *         and temperature that influence the frequency of the internal HSI RC.</span>
<a name="l00692"></a>00692 <span class="comment">  * @param  _HSICALIBRATIONVALUE_ specifies the calibration trimming value.</span>
<a name="l00693"></a>00693 <span class="comment">  *         (default is RCC_HSICALIBRATION_DEFAULT).</span>
<a name="l00694"></a>00694 <span class="comment">  *         This parameter must be a number between 0 and 0x1F.</span>
<a name="l00695"></a>00695 <span class="comment">  */</span>  
<a name="l00696"></a><a class="code" href="group__RCC__HSI__Configuration.html#ga36991d340af7ad14b79f204c748b0e3e">00696</a> <span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) \</span>
<a name="l00697"></a>00697 <span class="preprocessor">          (MODIFY_REG(RCC-&gt;CR, RCC_CR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; RCC_CR_HSITRIM_Pos))</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00699"></a>00699 <span class="comment">/**</span>
<a name="l00700"></a>00700 <span class="comment">  * @}</span>
<a name="l00701"></a>00701 <span class="comment">  */</span>
<a name="l00702"></a>00702 <span class="comment"></span>
<a name="l00703"></a>00703 <span class="comment">/** @defgroup RCC_LSI_Configuration  LSI Configuration</span>
<a name="l00704"></a>00704 <span class="comment">  * @{   </span>
<a name="l00705"></a>00705 <span class="comment">  */</span>
<a name="l00706"></a>00706 <span class="comment"></span>
<a name="l00707"></a>00707 <span class="comment">/** @brief Macro to enable the Internal Low Speed oscillator (LSI).</span>
<a name="l00708"></a>00708 <span class="comment">  * @note   After enabling the LSI, the application software should wait on </span>
<a name="l00709"></a>00709 <span class="comment">  *         LSIRDY flag to be set indicating that LSI clock is stable and can</span>
<a name="l00710"></a>00710 <span class="comment">  *         be used to clock the IWDG and/or the RTC.</span>
<a name="l00711"></a>00711 <span class="comment">  */</span>
<a name="l00712"></a><a class="code" href="group__RCC__LSI__Configuration.html#ga560de8b8991db4a296de878a7a8aa58b">00712</a> <span class="preprocessor">#define __HAL_RCC_LSI_ENABLE()  (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)</span>
<a name="l00713"></a>00713 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00714"></a>00714 <span class="comment">/** @brief Macro to disable the Internal Low Speed oscillator (LSI).</span>
<a name="l00715"></a>00715 <span class="comment">  * @note   LSI can not be disabled if the IWDG is running.  </span>
<a name="l00716"></a>00716 <span class="comment">  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator</span>
<a name="l00717"></a>00717 <span class="comment">  *         clock cycles. </span>
<a name="l00718"></a>00718 <span class="comment">  */</span>
<a name="l00719"></a><a class="code" href="group__RCC__LSI__Configuration.html#ga4f96095bb4acda60b7f66d5d927da181">00719</a> <span class="preprocessor">#define __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)</span>
<a name="l00720"></a>00720 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00721"></a>00721 <span class="comment">/**</span>
<a name="l00722"></a>00722 <span class="comment">  * @}</span>
<a name="l00723"></a>00723 <span class="comment">  */</span>
<a name="l00724"></a>00724 <span class="comment"></span>
<a name="l00725"></a>00725 <span class="comment">/** @defgroup RCC_HSE_Configuration HSE Configuration</span>
<a name="l00726"></a>00726 <span class="comment">  * @{   </span>
<a name="l00727"></a>00727 <span class="comment">  */</span>
<a name="l00728"></a>00728 <span class="comment"></span>
<a name="l00729"></a>00729 <span class="comment">/**</span>
<a name="l00730"></a>00730 <span class="comment">  * @brief  Macro to configure the External High Speed oscillator (HSE).</span>
<a name="l00731"></a>00731 <span class="comment">  * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not</span>
<a name="l00732"></a>00732 <span class="comment">  *         supported by this macro. User should request a transition to HSE Off</span>
<a name="l00733"></a>00733 <span class="comment">  *         first and then HSE On or HSE Bypass.</span>
<a name="l00734"></a>00734 <span class="comment">  * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application</span>
<a name="l00735"></a>00735 <span class="comment">  *         software should wait on HSERDY flag to be set indicating that HSE clock</span>
<a name="l00736"></a>00736 <span class="comment">  *         is stable and can be used to clock the PLL and/or system clock.</span>
<a name="l00737"></a>00737 <span class="comment">  * @note   HSE state can not be changed if it is used directly or through the</span>
<a name="l00738"></a>00738 <span class="comment">  *         PLL as system clock. In this case, you have to select another source</span>
<a name="l00739"></a>00739 <span class="comment">  *         of the system clock then change the HSE state (ex. disable it).</span>
<a name="l00740"></a>00740 <span class="comment">  * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.</span>
<a name="l00741"></a>00741 <span class="comment">  * @note   This function reset the CSSON bit, so if the clock security system(CSS)</span>
<a name="l00742"></a>00742 <span class="comment">  *         was previously enabled you have to enable it again after calling this</span>
<a name="l00743"></a>00743 <span class="comment">  *         function.</span>
<a name="l00744"></a>00744 <span class="comment">  * @param  __STATE__ specifies the new state of the HSE.</span>
<a name="l00745"></a>00745 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l00746"></a>00746 <span class="comment">  *            @arg @ref RCC_HSE_OFF turn OFF the HSE oscillator, HSERDY flag goes low after</span>
<a name="l00747"></a>00747 <span class="comment">  *                              6 HSE oscillator clock cycles.</span>
<a name="l00748"></a>00748 <span class="comment">  *            @arg @ref RCC_HSE_ON turn ON the HSE oscillator</span>
<a name="l00749"></a>00749 <span class="comment">  *            @arg @ref RCC_HSE_BYPASS HSE oscillator bypassed with external clock</span>
<a name="l00750"></a>00750 <span class="comment">  */</span>
<a name="l00751"></a><a class="code" href="group__RCC__HSE__Configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">00751</a> <span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)                                     \</span>
<a name="l00752"></a>00752 <span class="preprocessor">                    do{                                                     \</span>
<a name="l00753"></a>00753 <span class="preprocessor">                      if ((__STATE__) == RCC_HSE_ON)                        \</span>
<a name="l00754"></a>00754 <span class="preprocessor">                      {                                                     \</span>
<a name="l00755"></a>00755 <span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span>
<a name="l00756"></a>00756 <span class="preprocessor">                      }                                                     \</span>
<a name="l00757"></a>00757 <span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_OFF)                  \</span>
<a name="l00758"></a>00758 <span class="preprocessor">                      {                                                     \</span>
<a name="l00759"></a>00759 <span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span>
<a name="l00760"></a>00760 <span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span>
<a name="l00761"></a>00761 <span class="preprocessor">                      }                                                     \</span>
<a name="l00762"></a>00762 <span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_BYPASS)               \</span>
<a name="l00763"></a>00763 <span class="preprocessor">                      {                                                     \</span>
<a name="l00764"></a>00764 <span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                    \</span>
<a name="l00765"></a>00765 <span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span>
<a name="l00766"></a>00766 <span class="preprocessor">                      }                                                     \</span>
<a name="l00767"></a>00767 <span class="preprocessor">                      else                                                  \</span>
<a name="l00768"></a>00768 <span class="preprocessor">                      {                                                     \</span>
<a name="l00769"></a>00769 <span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span>
<a name="l00770"></a>00770 <span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span>
<a name="l00771"></a>00771 <span class="preprocessor">                      }                                                     \</span>
<a name="l00772"></a>00772 <span class="preprocessor">                    }while(0U)</span>
<a name="l00773"></a>00773 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00774"></a>00774 <span class="comment">/**</span>
<a name="l00775"></a>00775 <span class="comment">  * @}</span>
<a name="l00776"></a>00776 <span class="comment">  */</span>
<a name="l00777"></a>00777 <span class="comment"></span>
<a name="l00778"></a>00778 <span class="comment">/** @defgroup RCC_LSE_Configuration LSE Configuration</span>
<a name="l00779"></a>00779 <span class="comment">  * @{   </span>
<a name="l00780"></a>00780 <span class="comment">  */</span>
<a name="l00781"></a>00781 <span class="comment"></span>
<a name="l00782"></a>00782 <span class="comment">/**</span>
<a name="l00783"></a>00783 <span class="comment">  * @brief  Macro to configure the External Low Speed oscillator (LSE).</span>
<a name="l00784"></a>00784 <span class="comment">  * @note Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not supported by this macro. </span>
<a name="l00785"></a>00785 <span class="comment">  * @note   As the LSE is in the Backup domain and write access is denied to</span>
<a name="l00786"></a>00786 <span class="comment">  *         this domain after reset, you have to enable write access using </span>
<a name="l00787"></a>00787 <span class="comment">  *         @ref HAL_PWR_EnableBkUpAccess() function before to configure the LSE</span>
<a name="l00788"></a>00788 <span class="comment">  *         (to be done once after reset).  </span>
<a name="l00789"></a>00789 <span class="comment">  * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application</span>
<a name="l00790"></a>00790 <span class="comment">  *         software should wait on LSERDY flag to be set indicating that LSE clock</span>
<a name="l00791"></a>00791 <span class="comment">  *         is stable and can be used to clock the RTC.</span>
<a name="l00792"></a>00792 <span class="comment">  * @param  __STATE__ specifies the new state of the LSE.</span>
<a name="l00793"></a>00793 <span class="comment">  *         This parameter can be one of the following values:</span>
<a name="l00794"></a>00794 <span class="comment">  *            @arg @ref RCC_LSE_OFF turn OFF the LSE oscillator, LSERDY flag goes low after</span>
<a name="l00795"></a>00795 <span class="comment">  *                              6 LSE oscillator clock cycles.</span>
<a name="l00796"></a>00796 <span class="comment">  *            @arg @ref RCC_LSE_ON turn ON the LSE oscillator.</span>
<a name="l00797"></a>00797 <span class="comment">  *            @arg @ref RCC_LSE_BYPASS LSE oscillator bypassed with external clock.</span>
<a name="l00798"></a>00798 <span class="comment">  */</span>
<a name="l00799"></a><a class="code" href="group__RCC__LSE__Configuration.html#ga6b2b48f429e347c1c9c469122c64798b">00799</a> <span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__)                                     \</span>
<a name="l00800"></a>00800 <span class="preprocessor">                    do{                                                     \</span>
<a name="l00801"></a>00801 <span class="preprocessor">                      if ((__STATE__) == RCC_LSE_ON)                        \</span>
<a name="l00802"></a>00802 <span class="preprocessor">                      {                                                     \</span>
<a name="l00803"></a>00803 <span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                   \</span>
<a name="l00804"></a>00804 <span class="preprocessor">                      }                                                     \</span>
<a name="l00805"></a>00805 <span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_OFF)                  \</span>
<a name="l00806"></a>00806 <span class="preprocessor">                      {                                                     \</span>
<a name="l00807"></a>00807 <span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                 \</span>
<a name="l00808"></a>00808 <span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                \</span>
<a name="l00809"></a>00809 <span class="preprocessor">                      }                                                     \</span>
<a name="l00810"></a>00810 <span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_BYPASS)               \</span>
<a name="l00811"></a>00811 <span class="preprocessor">                      {                                                     \</span>
<a name="l00812"></a>00812 <span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                  \</span>
<a name="l00813"></a>00813 <span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                   \</span>
<a name="l00814"></a>00814 <span class="preprocessor">                      }                                                     \</span>
<a name="l00815"></a>00815 <span class="preprocessor">                      else                                                  \</span>
<a name="l00816"></a>00816 <span class="preprocessor">                      {                                                     \</span>
<a name="l00817"></a>00817 <span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);                 \</span>
<a name="l00818"></a>00818 <span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);                \</span>
<a name="l00819"></a>00819 <span class="preprocessor">                      }                                                     \</span>
<a name="l00820"></a>00820 <span class="preprocessor">                    }while(0U)</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00822"></a>00822 <span class="comment">/**</span>
<a name="l00823"></a>00823 <span class="comment">  * @}</span>
<a name="l00824"></a>00824 <span class="comment">  */</span>
<a name="l00825"></a>00825 <span class="comment"></span>
<a name="l00826"></a>00826 <span class="comment">/** @defgroup RCC_PLL_Configuration PLL Configuration</span>
<a name="l00827"></a>00827 <span class="comment">  * @{   </span>
<a name="l00828"></a>00828 <span class="comment">  */</span>
<a name="l00829"></a>00829 <span class="comment"></span>
<a name="l00830"></a>00830 <span class="comment">/** @brief Macro to enable the main PLL.</span>
<a name="l00831"></a>00831 <span class="comment">  * @note   After enabling the main PLL, the application software should wait on </span>
<a name="l00832"></a>00832 <span class="comment">  *         PLLRDY flag to be set indicating that PLL clock is stable and can</span>
<a name="l00833"></a>00833 <span class="comment">  *         be used as system clock source.</span>
<a name="l00834"></a>00834 <span class="comment">  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.</span>
<a name="l00835"></a>00835 <span class="comment">  */</span>
<a name="l00836"></a><a class="code" href="group__RCC__PLL__Configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">00836</a> <span class="preprocessor">#define __HAL_RCC_PLL_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00838"></a>00838 <span class="comment">/** @brief Macro to disable the main PLL.</span>
<a name="l00839"></a>00839 <span class="comment">  * @note   The main PLL can not be disabled if it is used as system clock source</span>
<a name="l00840"></a>00840 <span class="comment">  */</span>
<a name="l00841"></a><a class="code" href="group__RCC__PLL__Configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">00841</a> <span class="preprocessor">#define __HAL_RCC_PLL_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)</span>
<a name="l00842"></a>00842 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00843"></a>00843 <span class="comment">/** @brief Macro to configure the main PLL clock source and multiplication factors.</span>
<a name="l00844"></a>00844 <span class="comment">  * @note   This function must be used only when the main PLL is disabled.</span>
<a name="l00845"></a>00845 <span class="comment">  *  </span>
<a name="l00846"></a>00846 <span class="comment">  * @param  __RCC_PLLSOURCE__ specifies the PLL entry clock source.</span>
<a name="l00847"></a>00847 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l00848"></a>00848 <span class="comment">  *            @arg @ref RCC_PLLSOURCE_HSI_DIV2 HSI oscillator clock selected as PLL clock entry</span>
<a name="l00849"></a>00849 <span class="comment">  *            @arg @ref RCC_PLLSOURCE_HSE HSE oscillator clock selected as PLL clock entry</span>
<a name="l00850"></a>00850 <span class="comment">  * @param  __PLLMUL__ specifies the multiplication factor for PLL VCO output clock</span>
<a name="l00851"></a>00851 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l00852"></a>00852 <span class="comment">  *             @arg @ref RCC_PLL_MUL4   PLLVCO = PLL clock entry x 4</span>
<a name="l00853"></a>00853 <span class="comment">  *             @arg @ref RCC_PLL_MUL6   PLLVCO = PLL clock entry x 6</span>
<a name="l00854"></a>00854 <span class="comment">  @if STM32F105xC</span>
<a name="l00855"></a>00855 <span class="comment">  *             @arg @ref RCC_PLL_MUL6_5 PLLVCO = PLL clock entry x 6.5</span>
<a name="l00856"></a>00856 <span class="comment">  @elseif STM32F107xC</span>
<a name="l00857"></a>00857 <span class="comment">  *             @arg @ref RCC_PLL_MUL6_5 PLLVCO = PLL clock entry x 6.5</span>
<a name="l00858"></a>00858 <span class="comment">  @else</span>
<a name="l00859"></a>00859 <span class="comment">  *             @arg @ref RCC_PLL_MUL2   PLLVCO = PLL clock entry x 2</span>
<a name="l00860"></a>00860 <span class="comment">  *             @arg @ref RCC_PLL_MUL3   PLLVCO = PLL clock entry x 3</span>
<a name="l00861"></a>00861 <span class="comment">  *             @arg @ref RCC_PLL_MUL10  PLLVCO = PLL clock entry x 10</span>
<a name="l00862"></a>00862 <span class="comment">  *             @arg @ref RCC_PLL_MUL11  PLLVCO = PLL clock entry x 11</span>
<a name="l00863"></a>00863 <span class="comment">  *             @arg @ref RCC_PLL_MUL12  PLLVCO = PLL clock entry x 12</span>
<a name="l00864"></a>00864 <span class="comment">  *             @arg @ref RCC_PLL_MUL13  PLLVCO = PLL clock entry x 13</span>
<a name="l00865"></a>00865 <span class="comment">  *             @arg @ref RCC_PLL_MUL14  PLLVCO = PLL clock entry x 14</span>
<a name="l00866"></a>00866 <span class="comment">  *             @arg @ref RCC_PLL_MUL15  PLLVCO = PLL clock entry x 15</span>
<a name="l00867"></a>00867 <span class="comment">  *             @arg @ref RCC_PLL_MUL16  PLLVCO = PLL clock entry x 16</span>
<a name="l00868"></a>00868 <span class="comment">  @endif</span>
<a name="l00869"></a>00869 <span class="comment">  *             @arg @ref RCC_PLL_MUL8   PLLVCO = PLL clock entry x 8</span>
<a name="l00870"></a>00870 <span class="comment">  *             @arg @ref RCC_PLL_MUL9   PLLVCO = PLL clock entry x 9</span>
<a name="l00871"></a>00871 <span class="comment">  *   </span>
<a name="l00872"></a>00872 <span class="comment">  */</span>
<a name="l00873"></a><a class="code" href="group__RCC__PLL__Configuration.html#gadff34131a73367bbf345984ea5fdecca">00873</a> <span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__, __PLLMUL__)\</span>
<a name="l00874"></a>00874 <span class="preprocessor">          MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))</span>
<a name="l00875"></a>00875 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00876"></a>00876 <span class="comment">/** @brief  Get oscillator clock selected as PLL input clock</span>
<a name="l00877"></a>00877 <span class="comment">  * @retval The clock source used for PLL entry. The returned value can be one</span>
<a name="l00878"></a>00878 <span class="comment">  *         of the following:</span>
<a name="l00879"></a>00879 <span class="comment">  *             @arg @ref RCC_PLLSOURCE_HSI_DIV2 HSI oscillator clock selected as PLL input clock</span>
<a name="l00880"></a>00880 <span class="comment">  *             @arg @ref RCC_PLLSOURCE_HSE HSE oscillator clock selected as PLL input clock</span>
<a name="l00881"></a>00881 <span class="comment">  */</span>
<a name="l00882"></a><a class="code" href="group__RCC__PLL__Configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">00882</a> <span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PLLSRC)))</span>
<a name="l00883"></a>00883 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00884"></a>00884 <span class="comment">/**</span>
<a name="l00885"></a>00885 <span class="comment">  * @}</span>
<a name="l00886"></a>00886 <span class="comment">  */</span>
<a name="l00887"></a>00887 <span class="comment"></span>
<a name="l00888"></a>00888 <span class="comment">/** @defgroup RCC_Get_Clock_source Get Clock source</span>
<a name="l00889"></a>00889 <span class="comment">  * @{   </span>
<a name="l00890"></a>00890 <span class="comment">  */</span>
<a name="l00891"></a>00891 <span class="comment"></span>
<a name="l00892"></a>00892 <span class="comment">/**</span>
<a name="l00893"></a>00893 <span class="comment">  * @brief  Macro to configure the system clock source.</span>
<a name="l00894"></a>00894 <span class="comment">  * @param  __SYSCLKSOURCE__ specifies the system clock source.</span>
<a name="l00895"></a>00895 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l00896"></a>00896 <span class="comment">  *              @arg @ref RCC_SYSCLKSOURCE_HSI HSI oscillator is used as system clock source.</span>
<a name="l00897"></a>00897 <span class="comment">  *              @arg @ref RCC_SYSCLKSOURCE_HSE HSE oscillator is used as system clock source.</span>
<a name="l00898"></a>00898 <span class="comment">  *              @arg @ref RCC_SYSCLKSOURCE_PLLCLK PLL output is used as system clock source.</span>
<a name="l00899"></a>00899 <span class="comment">  */</span>
<a name="l00900"></a><a class="code" href="group__RCC__Get__Clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8">00900</a> <span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \</span>
<a name="l00901"></a>00901 <span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00903"></a>00903 <span class="comment">/** @brief  Macro to get the clock source used as system clock.</span>
<a name="l00904"></a>00904 <span class="comment">  * @retval The clock source used as system clock. The returned value can be one</span>
<a name="l00905"></a>00905 <span class="comment">  *         of the following:</span>
<a name="l00906"></a>00906 <span class="comment">  *             @arg @ref RCC_SYSCLKSOURCE_STATUS_HSI HSI used as system clock</span>
<a name="l00907"></a>00907 <span class="comment">  *             @arg @ref RCC_SYSCLKSOURCE_STATUS_HSE HSE used as system clock</span>
<a name="l00908"></a>00908 <span class="comment">  *             @arg @ref RCC_SYSCLKSOURCE_STATUS_PLLCLK PLL used as system clock</span>
<a name="l00909"></a>00909 <span class="comment">  */</span>
<a name="l00910"></a><a class="code" href="group__RCC__Get__Clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">00910</a> <span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR,RCC_CFGR_SWS)))</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00912"></a>00912 <span class="comment">/**</span>
<a name="l00913"></a>00913 <span class="comment">  * @}</span>
<a name="l00914"></a>00914 <span class="comment">  */</span>
<a name="l00915"></a>00915 <span class="comment"></span>
<a name="l00916"></a>00916 <span class="comment">/** @defgroup RCCEx_MCOx_Clock_Config RCC Extended MCOx Clock Config</span>
<a name="l00917"></a>00917 <span class="comment">  * @{   </span>
<a name="l00918"></a>00918 <span class="comment">  */</span> 
<a name="l00919"></a>00919 
<a name="l00920"></a>00920 <span class="preprocessor">#if   defined(RCC_CFGR_MCO_3)</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span><span class="comment">/** @brief  Macro to configure the MCO clock.</span>
<a name="l00922"></a>00922 <span class="comment">  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.</span>
<a name="l00923"></a>00923 <span class="comment">  *         This parameter can be one of the following values:</span>
<a name="l00924"></a>00924 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_NOCLOCK      No clock selected as MCO clock</span>
<a name="l00925"></a>00925 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_SYSCLK       System clock (SYSCLK) selected as MCO clock</span>
<a name="l00926"></a>00926 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_HSI          HSI selected as MCO clock</span>
<a name="l00927"></a>00927 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_HSE          HSE selected as MCO clock</span>
<a name="l00928"></a>00928 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO clock</span>
<a name="l00929"></a>00929 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected by 2 selected as MCO clock</span>
<a name="l00930"></a>00930 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO clock</span>
<a name="l00931"></a>00931 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_EXT_HSE XT1  external 3-25 MHz oscillator clock selected (for Ethernet) as MCO clock</span>
<a name="l00932"></a>00932 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected (for Ethernet) as MCO clock</span>
<a name="l00933"></a>00933 <span class="comment">  * @param  __MCODIV__ specifies the MCO clock prescaler.</span>
<a name="l00934"></a>00934 <span class="comment">  *         This parameter can be one of the following values:</span>
<a name="l00935"></a>00935 <span class="comment">  *            @arg @ref RCC_MCODIV_1 No division applied on MCO clock source</span>
<a name="l00936"></a>00936 <span class="comment">  */</span>
<a name="l00937"></a>00937 <span class="preprocessor">#else</span>
<a name="l00938"></a>00938 <span class="preprocessor"></span><span class="comment">/** @brief  Macro to configure the MCO clock.</span>
<a name="l00939"></a>00939 <span class="comment">  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.</span>
<a name="l00940"></a>00940 <span class="comment">  *         This parameter can be one of the following values:</span>
<a name="l00941"></a>00941 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_NOCLOCK No clock selected as MCO clock</span>
<a name="l00942"></a>00942 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_SYSCLK  System clock (SYSCLK) selected as MCO clock</span>
<a name="l00943"></a>00943 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_HSI HSI selected as MCO clock</span>
<a name="l00944"></a>00944 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_HSE HSE selected as MCO clock</span>
<a name="l00945"></a>00945 <span class="comment">  *            @arg @ref RCC_MCO1SOURCE_PLLCLK  PLL clock divided by 2 selected as MCO clock</span>
<a name="l00946"></a>00946 <span class="comment">  * @param  __MCODIV__ specifies the MCO clock prescaler.</span>
<a name="l00947"></a>00947 <span class="comment">  *         This parameter can be one of the following values:</span>
<a name="l00948"></a>00948 <span class="comment">  *            @arg @ref RCC_MCODIV_1 No division applied on MCO clock source</span>
<a name="l00949"></a>00949 <span class="comment">  */</span>
<a name="l00950"></a>00950 <span class="preprocessor">#endif</span>
<a name="l00951"></a>00951 <span class="preprocessor"></span>
<a name="l00952"></a><a class="code" href="group__RCCEx__MCOx__Clock__Config.html#ga7e5f7f1efc92794b6f0e96068240b45e">00952</a> <span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span>
<a name="l00953"></a>00953 <span class="preprocessor">                 MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_MCO, (__MCOCLKSOURCE__))</span>
<a name="l00954"></a>00954 <span class="preprocessor"></span>
<a name="l00955"></a>00955 <span class="comment"></span>
<a name="l00956"></a>00956 <span class="comment">/**</span>
<a name="l00957"></a>00957 <span class="comment">  * @}</span>
<a name="l00958"></a>00958 <span class="comment">  */</span>
<a name="l00959"></a>00959 <span class="comment"></span>
<a name="l00960"></a>00960 <span class="comment">  /** @defgroup RCC_RTC_Clock_Configuration RCC RTC Clock Configuration</span>
<a name="l00961"></a>00961 <span class="comment">  * @{   </span>
<a name="l00962"></a>00962 <span class="comment">  */</span>
<a name="l00963"></a>00963 <span class="comment"></span>
<a name="l00964"></a>00964 <span class="comment">/** @brief Macro to configure the RTC clock (RTCCLK).</span>
<a name="l00965"></a>00965 <span class="comment">  * @note   As the RTC clock configuration bits are in the Backup domain and write</span>
<a name="l00966"></a>00966 <span class="comment">  *         access is denied to this domain after reset, you have to enable write</span>
<a name="l00967"></a>00967 <span class="comment">  *         access using the Power Backup Access macro before to configure</span>
<a name="l00968"></a>00968 <span class="comment">  *         the RTC clock source (to be done once after reset).    </span>
<a name="l00969"></a>00969 <span class="comment">  * @note   Once the RTC clock is configured it can&#39;t be changed unless the  </span>
<a name="l00970"></a>00970 <span class="comment">  *         Backup domain is reset using @ref __HAL_RCC_BACKUPRESET_FORCE() macro, or by</span>
<a name="l00971"></a>00971 <span class="comment">  *         a Power On Reset (POR).</span>
<a name="l00972"></a>00972 <span class="comment">  *</span>
<a name="l00973"></a>00973 <span class="comment">  * @param  __RTC_CLKSOURCE__ specifies the RTC clock source.</span>
<a name="l00974"></a>00974 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l00975"></a>00975 <span class="comment">  *             @arg @ref RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock</span>
<a name="l00976"></a>00976 <span class="comment">  *             @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock</span>
<a name="l00977"></a>00977 <span class="comment">  *             @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock</span>
<a name="l00978"></a>00978 <span class="comment">  *             @arg @ref RCC_RTCCLKSOURCE_HSE_DIV128 HSE divided by 128 selected as RTC clock</span>
<a name="l00979"></a>00979 <span class="comment">  * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to</span>
<a name="l00980"></a>00980 <span class="comment">  *         work in STOP and STANDBY modes, and can be used as wakeup source.</span>
<a name="l00981"></a>00981 <span class="comment">  *         However, when the HSE clock is used as RTC clock source, the RTC</span>
<a name="l00982"></a>00982 <span class="comment">  *         cannot be used in STOP and STANDBY modes.    </span>
<a name="l00983"></a>00983 <span class="comment">  * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as</span>
<a name="l00984"></a>00984 <span class="comment">  *         RTC clock source).</span>
<a name="l00985"></a>00985 <span class="comment">  */</span>
<a name="l00986"></a><a class="code" href="group__RCC__RTC__Clock__Configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">00986</a> <span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span>                                                   <span class="comment"></span>
<a name="l00988"></a>00988 <span class="comment">/** @brief Macro to get the RTC clock source.</span>
<a name="l00989"></a>00989 <span class="comment">  * @retval The clock source can be one of the following values:</span>
<a name="l00990"></a>00990 <span class="comment">  *            @arg @ref RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock</span>
<a name="l00991"></a>00991 <span class="comment">  *            @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock</span>
<a name="l00992"></a>00992 <span class="comment">  *            @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock</span>
<a name="l00993"></a>00993 <span class="comment">  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIV128 HSE divided by 128 selected as RTC clock</span>
<a name="l00994"></a>00994 <span class="comment">  */</span>
<a name="l00995"></a><a class="code" href="group__RCC__RTC__Clock__Configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">00995</a> <span class="preprocessor">#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL))</span>
<a name="l00996"></a>00996 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00997"></a>00997 <span class="comment">/** @brief Macro to enable the the RTC clock.</span>
<a name="l00998"></a>00998 <span class="comment">  * @note   These macros must be used only after the RTC clock source was selected.</span>
<a name="l00999"></a>00999 <span class="comment">  */</span>
<a name="l01000"></a><a class="code" href="group__RCC__RTC__Clock__Configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">01000</a> <span class="preprocessor">#define __HAL_RCC_RTC_ENABLE()          (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01002"></a>01002 <span class="comment">/** @brief Macro to disable the the RTC clock.</span>
<a name="l01003"></a>01003 <span class="comment">  * @note  These macros must be used only after the RTC clock source was selected.</span>
<a name="l01004"></a>01004 <span class="comment">  */</span>
<a name="l01005"></a><a class="code" href="group__RCC__RTC__Clock__Configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">01005</a> <span class="preprocessor">#define __HAL_RCC_RTC_DISABLE()         (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01007"></a>01007 <span class="comment">/** @brief  Macro to force the Backup domain reset.</span>
<a name="l01008"></a>01008 <span class="comment">  * @note   This function resets the RTC peripheral (including the backup registers)</span>
<a name="l01009"></a>01009 <span class="comment">  *         and the RTC clock source selection in RCC_BDCR register.</span>
<a name="l01010"></a>01010 <span class="comment">  */</span>
<a name="l01011"></a><a class="code" href="group__RCC__RTC__Clock__Configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">01011</a> <span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE()   (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01013"></a>01013 <span class="comment">/** @brief  Macros to release the Backup domain reset.</span>
<a name="l01014"></a>01014 <span class="comment">  */</span>
<a name="l01015"></a><a class="code" href="group__RCC__RTC__Clock__Configuration.html#ga14f32622c65f4ae239ba8cb00d510321">01015</a> <span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01017"></a>01017 <span class="comment">/**</span>
<a name="l01018"></a>01018 <span class="comment">  * @}</span>
<a name="l01019"></a>01019 <span class="comment">  */</span>
<a name="l01020"></a>01020 <span class="comment"></span>
<a name="l01021"></a>01021 <span class="comment">/** @defgroup RCC_Flags_Interrupts_Management Flags Interrupts Management</span>
<a name="l01022"></a>01022 <span class="comment">  * @brief macros to manage the specified RCC Flags and interrupts.</span>
<a name="l01023"></a>01023 <span class="comment">  * @{</span>
<a name="l01024"></a>01024 <span class="comment">  */</span>
<a name="l01025"></a>01025 <span class="comment"></span>
<a name="l01026"></a>01026 <span class="comment">/** @brief Enable RCC interrupt.</span>
<a name="l01027"></a>01027 <span class="comment">  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be enabled.</span>
<a name="l01028"></a>01028 <span class="comment">  *          This parameter can be any combination of the following values:</span>
<a name="l01029"></a>01029 <span class="comment">  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt</span>
<a name="l01030"></a>01030 <span class="comment">  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt</span>
<a name="l01031"></a>01031 <span class="comment">  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt</span>
<a name="l01032"></a>01032 <span class="comment">  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt</span>
<a name="l01033"></a>01033 <span class="comment">  *            @arg @ref RCC_IT_PLLRDY main PLL ready interrupt</span>
<a name="l01034"></a>01034 <span class="comment">  @if STM32F105xx</span>
<a name="l01035"></a>01035 <span class="comment">  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.</span>
<a name="l01036"></a>01036 <span class="comment">  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.</span>
<a name="l01037"></a>01037 <span class="comment">  @elsif STM32F107xx</span>
<a name="l01038"></a>01038 <span class="comment">  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.</span>
<a name="l01039"></a>01039 <span class="comment">  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.</span>
<a name="l01040"></a>01040 <span class="comment">  @endif</span>
<a name="l01041"></a>01041 <span class="comment">  */</span>
<a name="l01042"></a><a class="code" href="group__RCC__Flags__Interrupts__Management.html#ga180fb20a37b31a6e4f7e59213a6c0405">01042</a> <span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</span>
<a name="l01043"></a>01043 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01044"></a>01044 <span class="comment">/** @brief Disable RCC interrupt.</span>
<a name="l01045"></a>01045 <span class="comment">  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be disabled.</span>
<a name="l01046"></a>01046 <span class="comment">  *          This parameter can be any combination of the following values:</span>
<a name="l01047"></a>01047 <span class="comment">  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt</span>
<a name="l01048"></a>01048 <span class="comment">  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt</span>
<a name="l01049"></a>01049 <span class="comment">  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt</span>
<a name="l01050"></a>01050 <span class="comment">  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt</span>
<a name="l01051"></a>01051 <span class="comment">  *            @arg @ref RCC_IT_PLLRDY main PLL ready interrupt</span>
<a name="l01052"></a>01052 <span class="comment">  @if STM32F105xx</span>
<a name="l01053"></a>01053 <span class="comment">  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.</span>
<a name="l01054"></a>01054 <span class="comment">  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.</span>
<a name="l01055"></a>01055 <span class="comment">  @elsif STM32F107xx</span>
<a name="l01056"></a>01056 <span class="comment">  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.</span>
<a name="l01057"></a>01057 <span class="comment">  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.</span>
<a name="l01058"></a>01058 <span class="comment">  @endif</span>
<a name="l01059"></a>01059 <span class="comment">  */</span>
<a name="l01060"></a><a class="code" href="group__RCC__Flags__Interrupts__Management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">01060</a> <span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</span>
<a name="l01061"></a>01061 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01062"></a>01062 <span class="comment">/** @brief Clear the RCC&#39;s interrupt pending bits.</span>
<a name="l01063"></a>01063 <span class="comment">  * @param  __INTERRUPT__ specifies the interrupt pending bit to clear.</span>
<a name="l01064"></a>01064 <span class="comment">  *          This parameter can be any combination of the following values:</span>
<a name="l01065"></a>01065 <span class="comment">  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt.</span>
<a name="l01066"></a>01066 <span class="comment">  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt.</span>
<a name="l01067"></a>01067 <span class="comment">  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt.</span>
<a name="l01068"></a>01068 <span class="comment">  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt.</span>
<a name="l01069"></a>01069 <span class="comment">  *            @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt.</span>
<a name="l01070"></a>01070 <span class="comment">  @if STM32F105xx</span>
<a name="l01071"></a>01071 <span class="comment">  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.</span>
<a name="l01072"></a>01072 <span class="comment">  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.</span>
<a name="l01073"></a>01073 <span class="comment">  @elsif STM32F107xx</span>
<a name="l01074"></a>01074 <span class="comment">  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.</span>
<a name="l01075"></a>01075 <span class="comment">  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.</span>
<a name="l01076"></a>01076 <span class="comment">  @endif</span>
<a name="l01077"></a>01077 <span class="comment">  *            @arg @ref RCC_IT_CSS Clock Security System interrupt</span>
<a name="l01078"></a>01078 <span class="comment">  */</span>
<a name="l01079"></a><a class="code" href="group__RCC__Flags__Interrupts__Management.html#ga9d8ab157f58045b8daf8136bee54f139">01079</a> <span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</span>
<a name="l01080"></a>01080 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01081"></a>01081 <span class="comment">/** @brief Check the RCC&#39;s interrupt has occurred or not.</span>
<a name="l01082"></a>01082 <span class="comment">  * @param  __INTERRUPT__ specifies the RCC interrupt source to check.</span>
<a name="l01083"></a>01083 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l01084"></a>01084 <span class="comment">  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt.</span>
<a name="l01085"></a>01085 <span class="comment">  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt.</span>
<a name="l01086"></a>01086 <span class="comment">  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt.</span>
<a name="l01087"></a>01087 <span class="comment">  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt.</span>
<a name="l01088"></a>01088 <span class="comment">  *            @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt.</span>
<a name="l01089"></a>01089 <span class="comment">  @if STM32F105xx</span>
<a name="l01090"></a>01090 <span class="comment">  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.</span>
<a name="l01091"></a>01091 <span class="comment">  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.</span>
<a name="l01092"></a>01092 <span class="comment">  @elsif STM32F107xx</span>
<a name="l01093"></a>01093 <span class="comment">  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.</span>
<a name="l01094"></a>01094 <span class="comment">  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.</span>
<a name="l01095"></a>01095 <span class="comment">  @endif</span>
<a name="l01096"></a>01096 <span class="comment">  *            @arg @ref RCC_IT_CSS Clock Security System interrupt</span>
<a name="l01097"></a>01097 <span class="comment">  * @retval The new state of __INTERRUPT__ (TRUE or FALSE).</span>
<a name="l01098"></a>01098 <span class="comment">  */</span>
<a name="l01099"></a><a class="code" href="group__RCC__Flags__Interrupts__Management.html#ga134af980b892f362c05ae21922cd828d">01099</a> <span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01101"></a>01101 <span class="comment">/** @brief Set RMVF bit to clear the reset flags.</span>
<a name="l01102"></a>01102 <span class="comment">  *         The reset flags are RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,</span>
<a name="l01103"></a>01103 <span class="comment">  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST</span>
<a name="l01104"></a>01104 <span class="comment">  */</span>
<a name="l01105"></a><a class="code" href="group__RCC__Flags__Interrupts__Management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">01105</a> <span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (*(__IO uint32_t *)RCC_CSR_RMVF_BB = ENABLE)</span>
<a name="l01106"></a>01106 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01107"></a>01107 <span class="comment">/** @brief  Check RCC flag is set or not.</span>
<a name="l01108"></a>01108 <span class="comment">  * @param  __FLAG__ specifies the flag to check.</span>
<a name="l01109"></a>01109 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l01110"></a>01110 <span class="comment">  *            @arg @ref RCC_FLAG_HSIRDY HSI oscillator clock ready.</span>
<a name="l01111"></a>01111 <span class="comment">  *            @arg @ref RCC_FLAG_HSERDY HSE oscillator clock ready.</span>
<a name="l01112"></a>01112 <span class="comment">  *            @arg @ref RCC_FLAG_PLLRDY Main PLL clock ready.</span>
<a name="l01113"></a>01113 <span class="comment">  @if STM32F105xx</span>
<a name="l01114"></a>01114 <span class="comment">  *            @arg @ref RCC_FLAG_PLL2RDY Main PLL2 clock ready.</span>
<a name="l01115"></a>01115 <span class="comment">  *            @arg @ref RCC_FLAG_PLLI2SRDY Main PLLI2S clock ready.</span>
<a name="l01116"></a>01116 <span class="comment">  @elsif STM32F107xx</span>
<a name="l01117"></a>01117 <span class="comment">  *            @arg @ref RCC_FLAG_PLL2RDY Main PLL2 clock ready.</span>
<a name="l01118"></a>01118 <span class="comment">  *            @arg @ref RCC_FLAG_PLLI2SRDY Main PLLI2S clock ready.</span>
<a name="l01119"></a>01119 <span class="comment">  @endif</span>
<a name="l01120"></a>01120 <span class="comment">  *            @arg @ref RCC_FLAG_LSERDY LSE oscillator clock ready.</span>
<a name="l01121"></a>01121 <span class="comment">  *            @arg @ref RCC_FLAG_LSIRDY LSI oscillator clock ready.</span>
<a name="l01122"></a>01122 <span class="comment">  *            @arg @ref RCC_FLAG_PINRST  Pin reset.</span>
<a name="l01123"></a>01123 <span class="comment">  *            @arg @ref RCC_FLAG_PORRST  POR/PDR reset.</span>
<a name="l01124"></a>01124 <span class="comment">  *            @arg @ref RCC_FLAG_SFTRST  Software reset.</span>
<a name="l01125"></a>01125 <span class="comment">  *            @arg @ref RCC_FLAG_IWDGRST Independent Watchdog reset.</span>
<a name="l01126"></a>01126 <span class="comment">  *            @arg @ref RCC_FLAG_WWDGRST Window Watchdog reset.</span>
<a name="l01127"></a>01127 <span class="comment">  *            @arg @ref RCC_FLAG_LPWRRST Low Power reset.</span>
<a name="l01128"></a>01128 <span class="comment">  * @retval The new state of __FLAG__ (TRUE or FALSE).</span>
<a name="l01129"></a>01129 <span class="comment">  */</span>
<a name="l01130"></a><a class="code" href="group__RCC__Flags__Interrupts__Management.html#gae2d7d461630562bf2a2ddb31b1f96449">01130</a> <span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) &gt;&gt; 5U) == CR_REG_INDEX)?   RCC-&gt;CR   : \</span>
<a name="l01131"></a>01131 <span class="preprocessor">                                      ((((__FLAG__) &gt;&gt; 5U) == BDCR_REG_INDEX)? RCC-&gt;BDCR : \</span>
<a name="l01132"></a>01132 <span class="preprocessor">                                                                              RCC-&gt;CSR)) &amp; (1U &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01134"></a>01134 <span class="comment">/**</span>
<a name="l01135"></a>01135 <span class="comment">  * @}</span>
<a name="l01136"></a>01136 <span class="comment">  */</span>
<a name="l01137"></a>01137 <span class="comment"></span>
<a name="l01138"></a>01138 <span class="comment">/**</span>
<a name="l01139"></a>01139 <span class="comment">  * @}</span>
<a name="l01140"></a>01140 <span class="comment">  */</span>
<a name="l01141"></a>01141 
<a name="l01142"></a>01142 <span class="comment">/* Include RCC HAL Extension module */</span>
<a name="l01143"></a>01143 <span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx__hal__rcc__ex_8h.html" title="Header file of RCC HAL Extension module.">stm32f1xx_hal_rcc_ex.h</a>&quot;</span>
<a name="l01144"></a>01144 
<a name="l01145"></a>01145 <span class="comment">/* Exported functions --------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01146"></a>01146 <span class="comment">/** @addtogroup RCC_Exported_Functions</span>
<a name="l01147"></a>01147 <span class="comment">  * @{</span>
<a name="l01148"></a>01148 <span class="comment">  */</span>
<a name="l01149"></a>01149 <span class="comment"></span>
<a name="l01150"></a>01150 <span class="comment">/** @addtogroup RCC_Exported_Functions_Group1</span>
<a name="l01151"></a>01151 <span class="comment">  * @{</span>
<a name="l01152"></a>01152 <span class="comment">  */</span>
<a name="l01153"></a>01153 
<a name="l01154"></a>01154 <span class="comment">/* Initialization and de-initialization functions  ******************************/</span>
<a name="l01155"></a>01155 HAL_StatusTypeDef <a class="code" href="group__RCC__Exported__Functions__Group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e" title="Resets the RCC clock configuration to the default reset state.">HAL_RCC_DeInit</a>(<span class="keywordtype">void</span>);
<a name="l01156"></a>01156 HAL_StatusTypeDef <a class="code" href="group__RCC__Exported__Functions__Group1.html#ga9c504088722e03830df6caad932ad06b" title="Initializes the RCC Oscillators according to the specified parameters in the RCC_OscInitTypeDef.">HAL_RCC_OscConfig</a>(<a class="code" href="structRCC__OscInitTypeDef.html" title="RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);
<a name="l01157"></a>01157 HAL_StatusTypeDef <a class="code" href="group__RCC__Exported__Functions__Group1.html#gad0a4b5c7459219fafc15f3f867563ef3" title="Initializes the CPU, AHB and APB buses clocks according to the specified parameters in the RCC_ClkIni...">HAL_RCC_ClockConfig</a>(<a class="code" href="structRCC__ClkInitTypeDef.html" title="RCC System, AHB and APB busses clock configuration structure definition.">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t FLatency);
<a name="l01158"></a>01158 <span class="comment"></span>
<a name="l01159"></a>01159 <span class="comment">/**</span>
<a name="l01160"></a>01160 <span class="comment">  * @}</span>
<a name="l01161"></a>01161 <span class="comment">  */</span>
<a name="l01162"></a>01162 <span class="comment"></span>
<a name="l01163"></a>01163 <span class="comment">/** @addtogroup RCC_Exported_Functions_Group2</span>
<a name="l01164"></a>01164 <span class="comment">  * @{</span>
<a name="l01165"></a>01165 <span class="comment">  */</span>
<a name="l01166"></a>01166 
<a name="l01167"></a>01167 <span class="comment">/* Peripheral Control functions  ************************************************/</span>
<a name="l01168"></a>01168 <span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c" title="Selects the clock source to output on MCO pin.">HAL_RCC_MCOConfig</a>(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);
<a name="l01169"></a>01169 <span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#gaa0f440ce71c18e95b12b2044cc044bea" title="Enables the Clock Security System.">HAL_RCC_EnableCSS</a>(<span class="keywordtype">void</span>);
<a name="l01170"></a>01170 <span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb" title="Disables the Clock Security System.">HAL_RCC_DisableCSS</a>(<span class="keywordtype">void</span>);
<a name="l01171"></a>01171 uint32_t          <a class="code" href="group__RCC__Exported__Functions__Group2.html#ga887cafe88b21a059061b077a1e3fa7d8" title="Returns the SYSCLK frequency.">HAL_RCC_GetSysClockFreq</a>(<span class="keywordtype">void</span>);
<a name="l01172"></a>01172 uint32_t          <a class="code" href="group__RCC__Exported__Functions__Group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d" title="Returns the HCLK frequency.">HAL_RCC_GetHCLKFreq</a>(<span class="keywordtype">void</span>);
<a name="l01173"></a>01173 uint32_t          <a class="code" href="group__RCC__Exported__Functions__Group2.html#gab3042d8ac5703ac696cabf0ee461c599" title="Returns the PCLK1 frequency.">HAL_RCC_GetPCLK1Freq</a>(<span class="keywordtype">void</span>);
<a name="l01174"></a>01174 uint32_t          <a class="code" href="group__RCC__Exported__Functions__Group2.html#gabbd5f8933a5ee05e4b3384e33026aca1" title="Returns the PCLK2 frequency.">HAL_RCC_GetPCLK2Freq</a>(<span class="keywordtype">void</span>);
<a name="l01175"></a>01175 <span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#gae2f9413fc447c2d7d6af3a8669c77b36" title="Configures the RCC_OscInitStruct according to the internal RCC configuration registers.">HAL_RCC_GetOscConfig</a>(<a class="code" href="structRCC__OscInitTypeDef.html" title="RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);
<a name="l01176"></a>01176 <span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#gabc95375dfca279d88b9ded9d063d2323" title="Get the RCC_ClkInitStruct according to the internal RCC configuration registers.">HAL_RCC_GetClockConfig</a>(<a class="code" href="structRCC__ClkInitTypeDef.html" title="RCC System, AHB and APB busses clock configuration structure definition.">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t *pFLatency);
<a name="l01177"></a>01177 
<a name="l01178"></a>01178 <span class="comment">/* CSS NMI IRQ handler */</span>
<a name="l01179"></a>01179 <span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#ga0c124cf403362750513cae7fb6e6b195" title="This function handles the RCC CSS interrupt request.">HAL_RCC_NMI_IRQHandler</a>(<span class="keywordtype">void</span>);
<a name="l01180"></a>01180 
<a name="l01181"></a>01181 <span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span>
<a name="l01182"></a>01182 <span class="keywordtype">void</span>              <a class="code" href="group__RCC__Exported__Functions__Group2.html#gaa05b9157de5a48617bd06eb6aafa68aa" title="RCC Clock Security System interrupt callback.">HAL_RCC_CSSCallback</a>(<span class="keywordtype">void</span>);
<a name="l01183"></a>01183 <span class="comment"></span>
<a name="l01184"></a>01184 <span class="comment">/**</span>
<a name="l01185"></a>01185 <span class="comment">  * @}</span>
<a name="l01186"></a>01186 <span class="comment">  */</span>
<a name="l01187"></a>01187 <span class="comment"></span>
<a name="l01188"></a>01188 <span class="comment">/**</span>
<a name="l01189"></a>01189 <span class="comment">  * @}</span>
<a name="l01190"></a>01190 <span class="comment">  */</span>
<a name="l01191"></a>01191 <span class="comment"></span>
<a name="l01192"></a>01192 <span class="comment">/** @addtogroup RCC_Private_Constants</span>
<a name="l01193"></a>01193 <span class="comment">  * @{</span>
<a name="l01194"></a>01194 <span class="comment">  */</span>
<a name="l01195"></a>01195 <span class="comment"></span>
<a name="l01196"></a>01196 <span class="comment">/** @defgroup RCC_Timeout RCC Timeout</span>
<a name="l01197"></a>01197 <span class="comment">  * @{</span>
<a name="l01198"></a>01198 <span class="comment">  */</span> 
<a name="l01199"></a>01199   
<a name="l01200"></a>01200 <span class="comment">/* Disable Backup domain write protection state change timeout */</span>
<a name="l01201"></a><a class="code" href="group__RCC__Timeout.html#gae578b5efd6bd38193ab426ce65cb77b1">01201</a> <span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE          100U    </span><span class="comment">/* 100 ms */</span>
<a name="l01202"></a>01202 <span class="comment">/* LSE state change timeout */</span>
<a name="l01203"></a><a class="code" href="group__RCC__Timeout.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">01203</a> <span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE          LSE_STARTUP_TIMEOUT</span>
<a name="l01204"></a><a class="code" href="group__RCC__Timeout.html#gab3caadc0f23d394d1033aba55d31fcdc">01204</a> <span class="preprocessor"></span><span class="preprocessor">#define CLOCKSWITCH_TIMEOUT_VALUE      5000    </span><span class="comment">/* 5 s    */</span>
<a name="l01205"></a><a class="code" href="group__RCC__Timeout.html#gac0cd4ed24fa948844e1a40b12c450f32">01205</a> <span class="preprocessor">#define HSE_TIMEOUT_VALUE              HSE_STARTUP_TIMEOUT</span>
<a name="l01206"></a><a class="code" href="group__RCC__Timeout.html#gad9e56670dcbbe9dbc3a8971b36bbec58">01206</a> <span class="preprocessor"></span><span class="preprocessor">#define HSI_TIMEOUT_VALUE              2U      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span>
<a name="l01207"></a><a class="code" href="group__RCC__Timeout.html#gad52c7f624c88b0c82ab41b9dbd2b347f">01207</a> <span class="preprocessor">#define LSI_TIMEOUT_VALUE              2U      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span>
<a name="l01208"></a><a class="code" href="group__RCC__Timeout.html#gad54d8ad9b3511329efee38b3ad0665de">01208</a> <span class="preprocessor">#define PLL_TIMEOUT_VALUE              2U      </span><span class="comment">/* 2 ms (minimum Tick + 1) */</span>
<a name="l01209"></a>01209 <span class="comment"></span>
<a name="l01210"></a>01210 <span class="comment">/**</span>
<a name="l01211"></a>01211 <span class="comment">  * @}</span>
<a name="l01212"></a>01212 <span class="comment">  */</span>
<a name="l01213"></a>01213   <span class="comment"></span>
<a name="l01214"></a>01214 <span class="comment">/** @defgroup RCC_Register_Offset Register offsets</span>
<a name="l01215"></a>01215 <span class="comment">  * @{</span>
<a name="l01216"></a>01216 <span class="comment">  */</span>
<a name="l01217"></a><a class="code" href="group__RCC__Register__Offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">01217</a> <span class="preprocessor">#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)</span>
<a name="l01218"></a><a class="code" href="group__RCC__Register__Offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">01218</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_OFFSET             0x00U</span>
<a name="l01219"></a><a class="code" href="group__RCC__Register__Offset.html#gafb1e90a88869585b970749de3c16ce4a">01219</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_OFFSET           0x04U</span>
<a name="l01220"></a><a class="code" href="group__RCC__Register__Offset.html#gace77000e86938c6253dc08e8c17e891a">01220</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_OFFSET            0x08U</span>
<a name="l01221"></a><a class="code" href="group__RCC__Register__Offset.html#gaf234fe5d9628a3f0769721e76f83c566">01221</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_OFFSET           0x20U</span>
<a name="l01222"></a><a class="code" href="group__RCC__Register__Offset.html#ga63141585a221eed1fd009eb80e406619">01222</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_OFFSET            0x24U</span>
<a name="l01223"></a>01223 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01224"></a>01224 <span class="comment">/**</span>
<a name="l01225"></a>01225 <span class="comment">  * @}</span>
<a name="l01226"></a>01226 <span class="comment">  */</span>
<a name="l01227"></a>01227 <span class="comment"></span>
<a name="l01228"></a>01228 <span class="comment">/** @defgroup RCC_BitAddress_AliasRegion BitAddress AliasRegion</span>
<a name="l01229"></a>01229 <span class="comment">  * @brief RCC registers bit address in the alias region</span>
<a name="l01230"></a>01230 <span class="comment">  * @{</span>
<a name="l01231"></a>01231 <span class="comment">  */</span>
<a name="l01232"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gacda2a01fba2f4f6b28d6533aef2f2396">01232</a> <span class="preprocessor">#define RCC_CR_OFFSET_BB          (RCC_OFFSET + RCC_CR_OFFSET)</span>
<a name="l01233"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gaff4bdac027bca99768bdbdd4bd794abc">01233</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_OFFSET_BB        (RCC_OFFSET + RCC_CFGR_OFFSET)</span>
<a name="l01234"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gae509d1d4d3915d2d95b0c141e09a8fd2">01234</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_OFFSET_BB         (RCC_OFFSET + RCC_CIR_OFFSET)</span>
<a name="l01235"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#ga3dc42f75899d92ca31a9ca30609ac43a">01235</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_OFFSET_BB        (RCC_OFFSET + RCC_BDCR_OFFSET)</span>
<a name="l01236"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gad07932326df75b09ed7c43233a7c6666">01236</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_OFFSET_BB         (RCC_OFFSET + RCC_CSR_OFFSET)</span>
<a name="l01237"></a>01237 <span class="preprocessor"></span>
<a name="l01238"></a>01238 <span class="comment">/* --- CR Register ---*/</span>
<a name="l01239"></a>01239 <span class="comment">/* Alias word address of HSION bit */</span>
<a name="l01240"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#ga9bf60daa74224ea82d3df7e08d4533f1">01240</a> <span class="preprocessor">#define RCC_HSION_BIT_NUMBER      RCC_CR_HSION_Pos</span>
<a name="l01241"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">01241</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSION_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))</span>
<a name="l01242"></a>01242 <span class="preprocessor"></span><span class="comment">/* Alias word address of HSEON bit */</span>
<a name="l01243"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gaa9092b285e421195958ef49d9396b321">01243</a> <span class="preprocessor">#define RCC_HSEON_BIT_NUMBER      RCC_CR_HSEON_Pos</span>
<a name="l01244"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gabefdd36d54615fa5771dccb9985ec3b6">01244</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span><span class="comment">/* Alias word address of CSSON bit */</span>
<a name="l01246"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gaa8a1695db870d271a9e79bf0272ec8b6">01246</a> <span class="preprocessor">#define RCC_CSSON_BIT_NUMBER      RCC_CR_CSSON_Pos</span>
<a name="l01247"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#ga37c353c62ad303e661e99f20dcc6d1f0">01247</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_CSSON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))</span>
<a name="l01248"></a>01248 <span class="preprocessor"></span><span class="comment">/* Alias word address of PLLON bit */</span>
<a name="l01249"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gaed4c77e51cc821b9645cb7874bf5861b">01249</a> <span class="preprocessor">#define RCC_PLLON_BIT_NUMBER      RCC_CR_PLLON_Pos</span>
<a name="l01250"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">01250</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))</span>
<a name="l01251"></a>01251 <span class="preprocessor"></span>
<a name="l01252"></a>01252 <span class="comment">/* --- CSR Register ---*/</span>
<a name="l01253"></a>01253 <span class="comment">/* Alias word address of LSION bit */</span>
<a name="l01254"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#ga577ffeb20561aa8395fe5327807b5709">01254</a> <span class="preprocessor">#define RCC_LSION_BIT_NUMBER      RCC_CSR_LSION_Pos</span>
<a name="l01255"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gac34a2d63deae3efc65e66f8fb3c26dae">01255</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSION_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))</span>
<a name="l01256"></a>01256 <span class="preprocessor"></span>
<a name="l01257"></a>01257 <span class="comment">/* Alias word address of RMVF bit */</span>
<a name="l01258"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#ga6cd8836230fcbaf491e9713233690611">01258</a> <span class="preprocessor">#define RCC_RMVF_BIT_NUMBER       RCC_CSR_RMVF_Pos</span>
<a name="l01259"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#ga40f8ee2c5fa801d0b72ae230578dd77b">01259</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RMVF_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span>
<a name="l01261"></a>01261 <span class="comment">/* --- BDCR Registers ---*/</span>
<a name="l01262"></a>01262 <span class="comment">/* Alias word address of LSEON bit */</span>
<a name="l01263"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#ga16e388a406aa93969e2713dd2e0d43e7">01263</a> <span class="preprocessor">#define RCC_LSEON_BIT_NUMBER      RCC_BDCR_LSEON_Pos</span>
<a name="l01264"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gaf8dc69c1e125aaaba41c6e2f9e2121be">01264</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSEON_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span>
<a name="l01266"></a>01266 <span class="comment">/* Alias word address of LSEON bit */</span>
<a name="l01267"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#ga099cfa567c89f8643f7671d84ba18a7b">01267</a> <span class="preprocessor">#define RCC_LSEBYP_BIT_NUMBER     RCC_BDCR_LSEBYP_Pos</span>
<a name="l01268"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gaf47f797e830f0ed3209a792cf96bf8fc">01268</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSEBYP_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))</span>
<a name="l01269"></a>01269 <span class="preprocessor"></span>
<a name="l01270"></a>01270 <span class="comment">/* Alias word address of RTCEN bit */</span>
<a name="l01271"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#gac4074d20c157f0892c6effb8bf22c8d7">01271</a> <span class="preprocessor">#define RCC_RTCEN_BIT_NUMBER      RCC_BDCR_RTCEN_Pos</span>
<a name="l01272"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#ga583ba8653153b48a06473d0a331f781d">01272</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_RTCEN_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))</span>
<a name="l01273"></a>01273 <span class="preprocessor"></span>
<a name="l01274"></a>01274 <span class="comment">/* Alias word address of BDRST bit */</span>
<a name="l01275"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#ga68b0f7a13e733453c7efcd66a6ee251d">01275</a> <span class="preprocessor">#define RCC_BDRST_BIT_NUMBER      RCC_BDCR_BDRST_Pos</span>
<a name="l01276"></a><a class="code" href="group__RCC__BitAddress__AliasRegion.html#ga5e5805d3c5b9ad3ebc13e030e5fdd86c">01276</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_BDRST_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)))</span>
<a name="l01277"></a>01277 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01278"></a>01278 <span class="comment">/**</span>
<a name="l01279"></a>01279 <span class="comment">  * @}</span>
<a name="l01280"></a>01280 <span class="comment">  */</span>
<a name="l01281"></a>01281   
<a name="l01282"></a>01282 <span class="comment">/* CR register byte 2 (Bits[23:16]) base address */</span>
<a name="l01283"></a><a class="code" href="group__RCC__Private__Constants.html#ga1da336203f39dd57462e7f331271f699">01283</a> <span class="preprocessor">#define RCC_CR_BYTE2_ADDRESS          ((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02U))</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span>
<a name="l01285"></a>01285 <span class="comment">/* CIR register byte 1 (Bits[15:8]) base address */</span>
<a name="l01286"></a><a class="code" href="group__RCC__Private__Constants.html#ga97f80d22ba3506a43accbeb9ceb31f51">01286</a> <span class="preprocessor">#define RCC_CIR_BYTE1_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01U))</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span>
<a name="l01288"></a>01288 <span class="comment">/* CIR register byte 2 (Bits[23:16]) base address */</span>
<a name="l01289"></a><a class="code" href="group__RCC__Private__Constants.html#ga1387fb2dfadb830eb83ab2772c8d2294">01289</a> <span class="preprocessor">#define RCC_CIR_BYTE2_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02U))</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span>
<a name="l01291"></a>01291 <span class="comment">/* Defines used for Flags */</span>
<a name="l01292"></a><a class="code" href="group__RCC__Private__Constants.html#ga56feb1abcd35b22427fa55164c585afa">01292</a> <span class="preprocessor">#define CR_REG_INDEX                     ((uint8_t)1)</span>
<a name="l01293"></a><a class="code" href="group__RCC__Private__Constants.html#ga114b3e5b2a2cdb5d85f65511fe085a6d">01293</a> <span class="preprocessor"></span><span class="preprocessor">#define BDCR_REG_INDEX                   ((uint8_t)2)</span>
<a name="l01294"></a><a class="code" href="group__RCC__Private__Constants.html#gab9507f2d9ee5d477b11363b052cd07c8">01294</a> <span class="preprocessor"></span><span class="preprocessor">#define CSR_REG_INDEX                    ((uint8_t)3)</span>
<a name="l01295"></a>01295 <span class="preprocessor"></span>
<a name="l01296"></a><a class="code" href="group__RCC__Private__Constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">01296</a> <span class="preprocessor">#define RCC_FLAG_MASK                    ((uint8_t)0x1F)</span>
<a name="l01297"></a>01297 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01298"></a>01298 <span class="comment">/**</span>
<a name="l01299"></a>01299 <span class="comment">  * @}</span>
<a name="l01300"></a>01300 <span class="comment">  */</span>
<a name="l01301"></a>01301 <span class="comment"></span>
<a name="l01302"></a>01302 <span class="comment">/** @addtogroup RCC_Private_Macros</span>
<a name="l01303"></a>01303 <span class="comment">  * @{</span>
<a name="l01304"></a>01304 <span class="comment">  */</span><span class="comment"></span>
<a name="l01305"></a>01305 <span class="comment">/** @defgroup RCC_Alias_For_Legacy Alias define maintained for legacy</span>
<a name="l01306"></a>01306 <span class="comment">  * @{</span>
<a name="l01307"></a>01307 <span class="comment">  */</span>
<a name="l01308"></a><a class="code" href="group__RCC__Alias__For__Legacy.html#ga524cb83b267a1cac3c64843d79d43e77">01308</a> <span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_DISABLE    __HAL_RCC_AFIO_CLK_DISABLE</span>
<a name="l01309"></a><a class="code" href="group__RCC__Alias__For__Legacy.html#ga1e50d7ed8e42180bf3096dc1eafa72f2">01309</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_ENABLE     __HAL_RCC_AFIO_CLK_ENABLE</span>
<a name="l01310"></a><a class="code" href="group__RCC__Alias__For__Legacy.html#ga463cabb3db996d551bd0d43a70dd6089">01310</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_FORCE_RESET    __HAL_RCC_AFIO_FORCE_RESET</span>
<a name="l01311"></a><a class="code" href="group__RCC__Alias__For__Legacy.html#ga9eaf6d564e3273977b23f9519747f0bf">01311</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SYSCFG_RELEASE_RESET  __HAL_RCC_AFIO_RELEASE_RESET</span>
<a name="l01312"></a>01312 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01313"></a>01313 <span class="comment">  * @}</span>
<a name="l01314"></a>01314 <span class="comment">  */</span>
<a name="l01315"></a>01315 
<a name="l01316"></a><a class="code" href="group__RCC__Private__Macros.html#ga13202f72c93b28705bd35aab3cbd951f">01316</a> <span class="preprocessor">#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI_DIV2) || \</span>
<a name="l01317"></a>01317 <span class="preprocessor">                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))</span>
<a name="l01318"></a><a class="code" href="group__RCC__Private__Macros.html#ga68584e3b585c1c1770d504a030d0dd34">01318</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \</span>
<a name="l01319"></a>01319 <span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \</span>
<a name="l01320"></a>01320 <span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \</span>
<a name="l01321"></a>01321 <span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \</span>
<a name="l01322"></a>01322 <span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))</span>
<a name="l01323"></a><a class="code" href="group__RCC__Private__Macros.html#ga3c9bb7f31e4cd8436a41ae33c8908226">01323</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \</span>
<a name="l01324"></a>01324 <span class="preprocessor">                             ((__HSE__) == RCC_HSE_BYPASS))</span>
<a name="l01325"></a><a class="code" href="group__RCC__Private__Macros.html#ga6c766af016cdc1d63f1ed64c5082737c">01325</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \</span>
<a name="l01326"></a>01326 <span class="preprocessor">                             ((__LSE__) == RCC_LSE_BYPASS))</span>
<a name="l01327"></a><a class="code" href="group__RCC__Private__Macros.html#ga230f351a740560f6b51cdc4b7051606e">01327</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))</span>
<a name="l01328"></a><a class="code" href="group__RCC__Private__Macros.html#ga0811e1266f1690c9f967df0129cb9d66">01328</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) &lt;= 0x1FU)</span>
<a name="l01329"></a><a class="code" href="group__RCC__Private__Macros.html#ga2961f77a4ee7870f36d9f7f6729a0608">01329</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))</span>
<a name="l01330"></a><a class="code" href="group__RCC__Private__Macros.html#ga4e8a1f3a151c3011e915df4da312dd73">01330</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || \</span>
<a name="l01331"></a>01331 <span class="preprocessor">                             ((__PLL__) == RCC_PLL_ON))</span>
<a name="l01332"></a>01332 <span class="preprocessor"></span>
<a name="l01333"></a><a class="code" href="group__RCC__Private__Macros.html#gaedf7abbab300ed340b88d5f665910707">01333</a> <span class="preprocessor">#define IS_RCC_CLOCKTYPE(CLK) ((((CLK) &amp; RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || \</span>
<a name="l01334"></a>01334 <span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_HCLK)   == RCC_CLOCKTYPE_HCLK)   || \</span>
<a name="l01335"></a>01335 <span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_PCLK1)  == RCC_CLOCKTYPE_PCLK1)  || \</span>
<a name="l01336"></a>01336 <span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_PCLK2)  == RCC_CLOCKTYPE_PCLK2))</span>
<a name="l01337"></a><a class="code" href="group__RCC__Private__Macros.html#ga7dc6fce00c2191e691fb2b17dd176d65">01337</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \</span>
<a name="l01338"></a>01338 <span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \</span>
<a name="l01339"></a>01339 <span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))</span>
<a name="l01340"></a><a class="code" href="group__RCC__Private__Macros.html#gae09fa77206ca9cb1952b7d0ae49c8f4c">01340</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) || \</span>
<a name="l01341"></a>01341 <span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) || \</span>
<a name="l01342"></a>01342 <span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))</span>
<a name="l01343"></a><a class="code" href="group__RCC__Private__Macros.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">01343</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \</span>
<a name="l01344"></a>01344 <span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \</span>
<a name="l01345"></a>01345 <span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \</span>
<a name="l01346"></a>01346 <span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \</span>
<a name="l01347"></a>01347 <span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV512))</span>
<a name="l01348"></a><a class="code" href="group__RCC__Private__Macros.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">01348</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \</span>
<a name="l01349"></a>01349 <span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \</span>
<a name="l01350"></a>01350 <span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV16))</span>
<a name="l01351"></a><a class="code" href="group__RCC__Private__Macros.html#ga9fa7b8751b8f868f0f1dd55b6efced65">01351</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_MCO(__MCO__)  ((__MCO__) == RCC_MCO)</span>
<a name="l01352"></a><a class="code" href="group__RCC__Private__Macros.html#gab281379d2f6361a20a082259be63af0f">01352</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1)) </span>
<a name="l01353"></a><a class="code" href="group__RCC__Private__Macros.html#gacd1d98013cd9a28e8b1544adf931e7b3">01353</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) || \</span>
<a name="l01354"></a>01354 <span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \</span>
<a name="l01355"></a>01355 <span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \</span>
<a name="l01356"></a>01356 <span class="preprocessor">                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV128))</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01358"></a>01358 <span class="comment">/**</span>
<a name="l01359"></a>01359 <span class="comment">  * @}</span>
<a name="l01360"></a>01360 <span class="comment">  */</span>
<a name="l01361"></a>01361 <span class="comment"></span>
<a name="l01362"></a>01362 <span class="comment">/**</span>
<a name="l01363"></a>01363 <span class="comment">  * @}</span>
<a name="l01364"></a>01364 <span class="comment">  */</span>
<a name="l01365"></a>01365 <span class="comment"></span>
<a name="l01366"></a>01366 <span class="comment">/**</span>
<a name="l01367"></a>01367 <span class="comment">  * @}</span>
<a name="l01368"></a>01368 <span class="comment">  */</span>
<a name="l01369"></a>01369   
<a name="l01370"></a>01370 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l01371"></a>01371 <span class="preprocessor"></span>}
<a name="l01372"></a>01372 <span class="preprocessor">#endif</span>
<a name="l01373"></a>01373 <span class="preprocessor"></span>
<a name="l01374"></a>01374 <span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_HAL_RCC_H */</span>
<a name="l01375"></a>01375 
<a name="l01376"></a>01376 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
<a name="l01377"></a>01377 
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:40 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
