<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://iverilog.icarus.com/" target="_blank">icarus</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2976242c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2976242c.v</a>
time_elapsed: 0.004s
ram usage: 9668 KB
</pre>
<pre class="log">

<a href="../../../../third_party/tests/ivtest/ivltests/pr2976242c.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/pr2976242c.v:43</a>: error: Port out of module io_real_to_vec is declared as a real inout port.
<a href="../../../../third_party/tests/ivtest/ivltests/pr2976242c.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr2976242c.v:11</a>: error: Cannot connect an arrayed instance of module vec_to_real to real signal r_vec.
<a href="../../../../third_party/tests/ivtest/ivltests/pr2976242c.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr2976242c.v:14</a>: error: When automatically converting a real port of an arrayed instance to a bit signal
<a href="../../../../third_party/tests/ivtest/ivltests/pr2976242c.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr2976242c.v:14</a>:      : the signal width (5) must be an integer multiple of the instance count (2).
<a href="../../../../third_party/tests/ivtest/ivltests/pr2976242c.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr2976242c.v:15</a>: error: An arrayed instance of arr_real cannot have a real port (port 1 : out) connected to a real signal (r_arr).
<a href="../../../../third_party/tests/ivtest/ivltests/pr2976242c.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr2976242c.v:18</a>: error: Cannot automatically connect bit based inout port 1 (out) of module io_vec_to_real to real signal r_io.
<a href="../../../../third_party/tests/ivtest/ivltests/pr2976242c.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr2976242c.v:21</a>: error: No support for connecting real inout ports (port 1 (out) of module io_real_to_vec).
6 error(s) during elaboration.
iverilog.out: Unable to open input file.

</pre>
</body>