{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.09217",
   "Default View_TopLeft":"113,283",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port ddr2_sdram -pg 1 -lvl 5 -x 1760 -y 550 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port UART_TXD -pg 1 -lvl 5 -x 1760 -y 830 -defaultsOSRD
preplace port UART_TXD_IN -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 270 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 870 -y 660 -defaultsOSRD
preplace inst cache_v_7_0_0 -pg 1 -lvl 4 -x 1460 -y 600 -defaultsOSRD
preplace inst io_top_0 -pg 1 -lvl 4 -x 1460 -y 930 -defaultsOSRD
preplace inst fpu_long_wrapper_0 -pg 1 -lvl 2 -x 420 -y 400 -defaultsOSRD
preplace inst fpu_short_wrapper_0 -pg 1 -lvl 2 -x 420 -y 130 -defaultsOSRD
preplace inst core_top_wrapper_0 -pg 1 -lvl 3 -x 870 -y 300 -defaultsOSRD
preplace inst instr_mem_0 -pg 1 -lvl 2 -x 420 -y 780 -defaultsOSRD
preplace netloc sys_clock_1 1 0 1 NJ 280
preplace netloc fpu_long_wrapper_0_res 1 2 1 590 310n
preplace netloc fpu_long_wrapper_0_valid 1 2 1 610 350n
preplace netloc fpu_short_wrapper_0_res 1 2 1 590 120n
preplace netloc fpu_short_wrapper_0_valid 1 2 1 580 140n
preplace netloc core_top_wrapper_0_fpu_rd1 1 1 3 230 10 NJ 10 1060
preplace netloc core_top_wrapper_0_fpu_rd2 1 1 3 260 270 570J 100 1050
preplace netloc core_top_wrapper_0_fpu_rd3 1 1 3 280 540 NJ 540 1090
preplace netloc core_top_wrapper_0_fpu_rm 1 1 3 240 550 NJ 550 1080
preplace netloc core_top_wrapper_0_fpu_funct5 1 1 3 270 530 NJ 530 1050
preplace netloc core_top_wrapper_0_short_fpu_en 1 1 3 220 570 NJ 570 1070
preplace netloc core_top_wrapper_0_long_fpu_en 1 1 3 250 560 NJ 560 1060
preplace netloc core_top_wrapper_0_instr_addr 1 1 3 240 590 NJ 590 1100
preplace netloc instr_mem_0_dout 1 2 1 600 230n
preplace netloc io_top_0_instr_write_addr 1 1 4 280 660 560J 770 NJ 770 1640
preplace netloc io_top_0_instr_rdata_buf 1 1 4 250 600 NJ 600 1130J 760 1650
preplace netloc io_top_0_instr_rdata_buf_ready 1 1 4 270 1140 NJ 1140 NJ 1140 1690
preplace netloc io_top_0_io_stall 1 1 4 260 580 570 520 1230 440 1660
preplace netloc io_top_0_input_data 1 2 3 630 510 1150J 420 1710
preplace netloc io_top_0_input_data_ready 1 2 3 640 500 1160J 430 1700
preplace netloc core_top_wrapper_0_input_req 1 3 1 1140 400n
preplace netloc core_top_wrapper_0_output_data 1 3 1 1120 420n
preplace netloc core_top_wrapper_0_output_valid 1 3 1 1110 440n
preplace netloc io_top_0_UART_RXD_OUT 1 4 1 NJ 830
preplace netloc UART_TXD_IN_1 1 0 4 NJ 900 NJ 900 NJ 900 NJ
preplace netloc reset_1 1 0 1 NJ 260
preplace netloc clk_wiz_0_locked 1 1 3 210 260 560 90 1180
preplace netloc core_top_wrapper_0_cache_addr 1 3 1 1240 180n
preplace netloc core_top_wrapper_0_cache_wdata 1 3 1 1220 200n
preplace netloc core_top_wrapper_0_cache_re 1 3 1 1210 220n
preplace netloc core_top_wrapper_0_cache_we 1 3 1 1170 240n
preplace netloc io_top_0_cache_write_addr 1 3 2 1200 1130 1660
preplace netloc io_top_0_cache_rdata_buf 1 3 2 1210 1120 1650
preplace netloc io_top_0_cache_rdata_buf_ready 1 3 2 1220 1110 1640
preplace netloc xlconstant_0_dout 1 3 1 NJ 660
preplace netloc cache_v_7_0_0_io_init_complete 1 3 2 1230 1100 1670
preplace netloc cache_v_7_0_0_io_data_valid 1 3 2 1240 1090 1680
preplace netloc cache_v_7_0_0_core_data_valid 1 2 3 630 70 NJ 70 1680
preplace netloc cache_v_7_0_0_core_dout 1 2 3 640 80 NJ 80 1670
preplace netloc clk_wiz_0_clk_out2 1 1 1 200 70n
preplace netloc clk_wiz_0_clk_out1 1 1 3 N 250 620 580 1190
preplace netloc cache_v_7_0_0_ddr2_sdram 1 4 1 NJ 550
levelinfo -pg 1 0 110 420 870 1460 1760
pagesize -pg 1 -db -bbox -sgen -150 0 1890 1180
"
}
0
