# system info radar_core on 2024.03.31.00:10:44
system_info:
name,value
DEVICE,10M50DAF484C7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1711854611
#
#
# Files generated for radar_core on 2024.03.31.00:10:44
files:
filepath,kind,attributes,module,is_top
simulation/radar_core.vhd,VHDL,,radar_core,true
simulation/submodules/radar_core_jtag_uart_0.vhd,VHDL,,radar_core_jtag_uart_0,false
simulation/submodules/radar_core_nios2_gen2_0.v,VERILOG,,radar_core_nios2_gen2_0,false
simulation/submodules/radar_core_onchip_memory2_0.hex,HEX,,radar_core_onchip_memory2_0,false
simulation/submodules/radar_core_onchip_memory2_0.vhd,VHDL,,radar_core_onchip_memory2_0,false
simulation/submodules/radar_core_pio_0.vhd,VHDL,,radar_core_pio_0,false
simulation/submodules/radar_core_sysid_qsys_0.v,VERILOG,,radar_core_sysid_qsys_0,false
simulation/submodules/radar_core_mm_interconnect_0.v,VERILOG,,radar_core_mm_interconnect_0,false
simulation/submodules/radar_core_irq_mapper.sv,SYSTEM_VERILOG,,radar_core_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/radar_core_nios2_gen2_0_cpu.sdc,SDC,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu.v,VERILOG,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/radar_core_nios2_gen2_0_cpu_test_bench.v,VERILOG,,radar_core_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/radar_core_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_router,false
simulation/submodules/radar_core_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_router_001,false
simulation/submodules/radar_core_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_router_002,false
simulation/submodules/radar_core_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_router_007,false
simulation/submodules/radar_core_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_cmd_demux,false
simulation/submodules/radar_core_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/radar_core_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_cmd_mux,false
simulation/submodules/radar_core_mm_interconnect_0_cmd_mux_005.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_cmd_mux_005,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_cmd_mux_005,false
simulation/submodules/radar_core_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_rsp_demux,false
simulation/submodules/radar_core_mm_interconnect_0_rsp_demux_005.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_rsp_demux_005,false
simulation/submodules/radar_core_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_rsp_mux,false
simulation/submodules/radar_core_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/radar_core_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,radar_core_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/radar_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,radar_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
radar_core.adc_0,radar_core_adc_0
radar_core.jtag_uart_0,radar_core_jtag_uart_0
radar_core.nios2_gen2_0,radar_core_nios2_gen2_0
radar_core.nios2_gen2_0.cpu,radar_core_nios2_gen2_0_cpu
radar_core.onchip_memory2_0,radar_core_onchip_memory2_0
radar_core.pio_0,radar_core_pio_0
radar_core.sysid_qsys_0,radar_core_sysid_qsys_0
radar_core.mm_interconnect_0,radar_core_mm_interconnect_0
radar_core.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
radar_core.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
radar_core.mm_interconnect_0.adc_0_adc_slave_translator,altera_merlin_slave_translator
radar_core.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
radar_core.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
radar_core.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
radar_core.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
radar_core.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
radar_core.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
radar_core.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
radar_core.mm_interconnect_0.adc_0_adc_slave_agent,altera_merlin_slave_agent
radar_core.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
radar_core.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
radar_core.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
radar_core.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
radar_core.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
radar_core.mm_interconnect_0.adc_0_adc_slave_agent_rsp_fifo,altera_avalon_sc_fifo
radar_core.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
radar_core.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
radar_core.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
radar_core.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
radar_core.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
radar_core.mm_interconnect_0.router,radar_core_mm_interconnect_0_router
radar_core.mm_interconnect_0.router_001,radar_core_mm_interconnect_0_router_001
radar_core.mm_interconnect_0.router_002,radar_core_mm_interconnect_0_router_002
radar_core.mm_interconnect_0.router_003,radar_core_mm_interconnect_0_router_002
radar_core.mm_interconnect_0.router_004,radar_core_mm_interconnect_0_router_002
radar_core.mm_interconnect_0.router_005,radar_core_mm_interconnect_0_router_002
radar_core.mm_interconnect_0.router_006,radar_core_mm_interconnect_0_router_002
radar_core.mm_interconnect_0.router_007,radar_core_mm_interconnect_0_router_007
radar_core.mm_interconnect_0.cmd_demux,radar_core_mm_interconnect_0_cmd_demux
radar_core.mm_interconnect_0.cmd_demux_001,radar_core_mm_interconnect_0_cmd_demux_001
radar_core.mm_interconnect_0.cmd_mux,radar_core_mm_interconnect_0_cmd_mux
radar_core.mm_interconnect_0.cmd_mux_001,radar_core_mm_interconnect_0_cmd_mux
radar_core.mm_interconnect_0.cmd_mux_002,radar_core_mm_interconnect_0_cmd_mux
radar_core.mm_interconnect_0.cmd_mux_003,radar_core_mm_interconnect_0_cmd_mux
radar_core.mm_interconnect_0.cmd_mux_004,radar_core_mm_interconnect_0_cmd_mux
radar_core.mm_interconnect_0.cmd_mux_005,radar_core_mm_interconnect_0_cmd_mux_005
radar_core.mm_interconnect_0.rsp_demux,radar_core_mm_interconnect_0_rsp_demux
radar_core.mm_interconnect_0.rsp_demux_001,radar_core_mm_interconnect_0_rsp_demux
radar_core.mm_interconnect_0.rsp_demux_002,radar_core_mm_interconnect_0_rsp_demux
radar_core.mm_interconnect_0.rsp_demux_003,radar_core_mm_interconnect_0_rsp_demux
radar_core.mm_interconnect_0.rsp_demux_004,radar_core_mm_interconnect_0_rsp_demux
radar_core.mm_interconnect_0.rsp_demux_005,radar_core_mm_interconnect_0_rsp_demux_005
radar_core.mm_interconnect_0.rsp_mux,radar_core_mm_interconnect_0_rsp_mux
radar_core.mm_interconnect_0.rsp_mux_001,radar_core_mm_interconnect_0_rsp_mux_001
radar_core.mm_interconnect_0.avalon_st_adapter,radar_core_mm_interconnect_0_avalon_st_adapter
radar_core.mm_interconnect_0.avalon_st_adapter.error_adapter_0,radar_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0
radar_core.mm_interconnect_0.avalon_st_adapter_001,radar_core_mm_interconnect_0_avalon_st_adapter
radar_core.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,radar_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0
radar_core.mm_interconnect_0.avalon_st_adapter_002,radar_core_mm_interconnect_0_avalon_st_adapter
radar_core.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,radar_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0
radar_core.mm_interconnect_0.avalon_st_adapter_003,radar_core_mm_interconnect_0_avalon_st_adapter
radar_core.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,radar_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0
radar_core.mm_interconnect_0.avalon_st_adapter_004,radar_core_mm_interconnect_0_avalon_st_adapter
radar_core.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,radar_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0
radar_core.mm_interconnect_0.avalon_st_adapter_005,radar_core_mm_interconnect_0_avalon_st_adapter
radar_core.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,radar_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0
radar_core.irq_mapper,radar_core_irq_mapper
radar_core.rst_controller,altera_reset_controller
