[0m[[0m[31merror[0m] [0m[0mC:\Users\yuda\Desktop\soDLA\src\main\scala\nvdla\glb\NV_NVDLA_GLB_CSB_reg.scala:98:44: value reg_offset_ is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val reg_rd_data: chisel3.core.UInt; val reg_offset: chisel3.core.UInt; val reg_wr_data: chisel3.core.UInt; val reg_wr_en: chisel3.core.Bool; val bdma_done_mask0: chisel3.core.Bool; val bdma_done_mask1: chisel3.core.Bool; val cacc_done_mask0: chisel3.core.Bool; val cacc_done_mask1: chisel3.core.Bool; val cdma_dat_done_mask0: chisel3.core.Bool; val cdma_dat_done_mask1: chisel3.core.Bool; val cdma_wt_done_mask0: chisel3.core.Bool; val cdma_wt_done_mask1: chisel3.core.Bool; val cdp_done_mask0: chisel3.core.Bool; val cdp_done_mask1: chisel3.core.Bool; val pdp_done_mask0: chisel3.core.Bool; val pdp_done_mask1: chisel3.core.Bool; val rubik_done_mask0: chisel3.core.Bool; val rubik_done_mask1: chisel3.core.Bool; val sdp_done_mask0: chisel3.core.Bool; val sdp_done_mask1: chisel3.core.Bool; val sdp_done_set0_trigger: chisel3.core.Bool; val sdp_done_status0_trigger: chisel3.core.Bool; val bdma_done_set0: chisel3.core.Bool; val bdma_done_set1: chisel3.core.Bool; val cacc_done_set0: chisel3.core.Bool; val cacc_done_set1: chisel3.core.Bool; val cdma_dat_done_set0: chisel3.core.Bool; val cdma_dat_done_set1: chisel3.core.Bool; val cdma_wt_done_set0: chisel3.core.Bool; val cdma_wt_done_set1: chisel3.core.Bool; val cdp_done_set0: chisel3.core.Bool; val cdp_done_set1: chisel3.core.Bool; val pdp_done_set0: chisel3.core.Bool; val pdp_done_set1: chisel3.core.Bool; val rubik_done_set0: chisel3.core.Bool; val rubik_done_set1: chisel3.core.Bool; val sdp_done_set0: chisel3.core.Bool; val sdp_done_set1: chisel3.core.Bool; val bdma_done_status0: chisel3.core.Bool; val bdma_done_status1: chisel3.core.Bool; val cacc_done_status0: chisel3.core.Bool; val cacc_done_status1: chisel3.core.Bool; val cdma_dat_done_status0: chisel3.core.Bool; val cdma_dat_done_status1: chisel3.core.Bool; val cdma_wt_done_status0: chisel3.core.Bool; val cdma_wt_done_status1: chisel3.core.Bool; val cdp_done_status0: chisel3.core.Bool; val cdp_done_status1: chisel3.core.Bool; val pdp_done_status0: chisel3.core.Bool; val pdp_done_status1: chisel3.core.Bool; val rubik_done_status0: chisel3.core.Bool; val rubik_done_status1: chisel3.core.Bool; val sdp_done_status0: chisel3.core.Bool; val sdp_done_status1: chisel3.core.Bool}[0m
[0m[[0m[31merror[0m] [0m[0m    val nvdla_glb_s_intr_mask_0_wren = (io.reg_offset_ === "h4".asUInt(32.W))&io.reg_wr_en[0m
[0m[[0m[31merror[0m] [0m[0m                                           ^[0m
[0m[[0m[31merror[0m] [0m[0mone error found[0m
