LSE_CPS_ID_1 "verilog/TinyFPGA_B.v:35[12] 38[39]"
LSE_CPS_ID_2 "verilog/TinyFPGA_B.v:35[12] 38[39]"
LSE_CPS_ID_3 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_4 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_5 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_6 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_7 "verilog/TinyFPGA_B.v:153[16] 169[4]"
LSE_CPS_ID_8 "verilog/motorControl.v:65[10] 110[6]"
LSE_CPS_ID_9 "verilog/motorControl.v:74[16] 86[10]"
LSE_CPS_ID_10 "verilog/motorControl.v:109[18:29]"
LSE_CPS_ID_11 "verilog/motorControl.v:65[10] 110[6]"
LSE_CPS_ID_12 "verilog/motorControl.v:65[10] 110[6]"
LSE_CPS_ID_13 "verilog/motorControl.v:65[10] 110[6]"
LSE_CPS_ID_14 "verilog/motorControl.v:65[10] 110[6]"
LSE_CPS_ID_15 "verilog/motorControl.v:109[18:29]"
LSE_CPS_ID_16 "verilog/motorControl.v:71[19:34]"
LSE_CPS_ID_17 "verilog/motorControl.v:109[18:29]"
LSE_CPS_ID_18 "verilog/motorControl.v:71[16] 86[10]"
LSE_CPS_ID_19 "verilog/motorControl.v:109[18:29]"
LSE_CPS_ID_20 "verilog/motorControl.v:109[18:29]"
LSE_CPS_ID_21 "verilog/motorControl.v:109[18:29]"
LSE_CPS_ID_22 "verilog/motorControl.v:109[18:29]"
LSE_CPS_ID_23 "verilog/motorControl.v:109[18:29]"
LSE_CPS_ID_24 "verilog/motorControl.v:109[18:29]"
LSE_CPS_ID_25 "verilog/motorControl.v:65[10] 110[6]"
LSE_CPS_ID_26 "verilog/motorControl.v:80[19:34]"
LSE_CPS_ID_27 "verilog/motorControl.v:65[10] 110[6]"
LSE_CPS_ID_28 "verilog/motorControl.v:77[16] 86[10]"
LSE_CPS_ID_29 "verilog/motorControl.v:65[10] 110[6]"
LSE_CPS_ID_30 "verilog/motorControl.v:83[16] 86[10]"
LSE_CPS_ID_31 "verilog/motorControl.v:65[10] 110[6]"
LSE_CPS_ID_32 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_33 "verilog/TinyFPGA_B.v:64[16:21]"
LSE_CPS_ID_34 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_35 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_36 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_37 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_38 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_39 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_40 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_41 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_42 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
