* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     May 6 2018 12:49:43

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : un33_r_val_cry_4
T_3_25_wire_logic_cluster/lc_4/cout
T_3_25_wire_logic_cluster/lc_5/in_3

Net : un34_r_val_0_cry_6_c_RNI3LIVZ0
T_2_26_wire_logic_cluster/lc_6/out
T_3_25_lc_trk_g3_6
T_3_25_input_2_7
T_3_25_wire_logic_cluster/lc_7/in_2

T_2_26_wire_logic_cluster/lc_6/out
T_2_25_sp4_v_t_44
T_3_29_sp4_h_l_3
T_4_29_lc_trk_g2_3
T_4_29_wire_logic_cluster/lc_6/in_1

T_2_26_wire_logic_cluster/lc_6/out
T_2_26_sp4_h_l_1
T_4_26_lc_trk_g3_4
T_4_26_wire_logic_cluster/lc_6/in_3

End 

Net : un34_r_val_0_cry_6
T_2_26_wire_logic_cluster/lc_5/cout
T_2_26_wire_logic_cluster/lc_6/in_3

Net : un34_r_val_0_cry_5_c_RNI0HHVZ0
T_2_26_wire_logic_cluster/lc_5/out
T_3_25_lc_trk_g3_5
T_3_25_input_2_6
T_3_25_wire_logic_cluster/lc_6/in_2

T_2_26_wire_logic_cluster/lc_5/out
T_1_26_sp4_h_l_2
T_4_26_sp4_v_t_39
T_4_27_lc_trk_g3_7
T_4_27_wire_logic_cluster/lc_5/in_3

T_2_26_wire_logic_cluster/lc_5/out
T_3_26_sp4_h_l_10
T_4_26_lc_trk_g3_2
T_4_26_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_r_1_5
T_2_27_wire_logic_cluster/lc_5/out
T_3_27_lc_trk_g0_5
T_3_27_input_2_5
T_3_27_wire_logic_cluster/lc_5/in_2

End 

Net : un33_r_val_cry_4_THRU_CO
T_3_25_wire_logic_cluster/lc_5/out
T_3_24_sp4_v_t_42
T_2_27_lc_trk_g3_2
T_2_27_wire_logic_cluster/lc_4/in_3

End 

Net : un34_r_val_0_cry_4_c_RNITCGVZ0
T_2_26_wire_logic_cluster/lc_4/out
T_3_25_lc_trk_g3_4
T_3_25_input_2_5
T_3_25_wire_logic_cluster/lc_5/in_2

T_2_26_wire_logic_cluster/lc_4/out
T_3_26_sp4_h_l_8
T_4_26_lc_trk_g3_0
T_4_26_wire_logic_cluster/lc_4/in_3

T_2_26_wire_logic_cluster/lc_4/out
T_2_27_lc_trk_g1_4
T_2_27_wire_logic_cluster/lc_4/in_1

End 

Net : un34_r_val_0_cry_4
T_2_26_wire_logic_cluster/lc_3/cout
T_2_26_wire_logic_cluster/lc_4/in_3

Net : un34_r_val_0_cry_3_c_RNIQ8FVZ0
T_2_26_wire_logic_cluster/lc_3/out
T_3_25_lc_trk_g3_3
T_3_25_input_2_4
T_3_25_wire_logic_cluster/lc_4/in_2

T_2_26_wire_logic_cluster/lc_3/out
T_2_26_sp4_h_l_11
T_5_26_sp4_v_t_41
T_4_28_lc_trk_g1_4
T_4_28_wire_logic_cluster/lc_0/in_3

T_2_26_wire_logic_cluster/lc_3/out
T_3_26_lc_trk_g1_3
T_3_26_wire_logic_cluster/lc_5/in_1

End 

Net : un33_r_val_cry_2_THRU_CO
T_3_25_wire_logic_cluster/lc_3/out
T_4_25_lc_trk_g1_3
T_4_25_wire_logic_cluster/lc_3/in_3

End 

Net : un34_r_val_0_cry_3
T_2_26_wire_logic_cluster/lc_2/cout
T_2_26_wire_logic_cluster/lc_3/in_3

Net : un34_r_val_0_cry_5
T_2_26_wire_logic_cluster/lc_4/cout
T_2_26_wire_logic_cluster/lc_5/in_3

Net : un33_r_val_cry_2
T_3_25_wire_logic_cluster/lc_2/cout
T_3_25_wire_logic_cluster/lc_3/in_3

Net : N_90_cascade_
T_4_25_wire_logic_cluster/lc_3/ltout
T_4_25_wire_logic_cluster/lc_4/in_2

End 

Net : un34_r_val_0_cry_2_c_RNIN4EVZ0
T_2_26_wire_logic_cluster/lc_2/out
T_3_25_lc_trk_g3_2
T_3_25_input_2_3
T_3_25_wire_logic_cluster/lc_3/in_2

T_2_26_wire_logic_cluster/lc_2/out
T_2_25_sp4_v_t_36
T_3_25_sp4_h_l_6
T_4_25_lc_trk_g2_6
T_4_25_wire_logic_cluster/lc_3/in_1

T_2_26_wire_logic_cluster/lc_2/out
T_2_27_lc_trk_g1_2
T_2_27_wire_logic_cluster/lc_6/in_3

End 

Net : N_92_cascade_
T_2_27_wire_logic_cluster/lc_4/ltout
T_2_27_wire_logic_cluster/lc_5/in_2

End 

Net : un34_r_val_0_cry_2
T_2_26_wire_logic_cluster/lc_1/cout
T_2_26_wire_logic_cluster/lc_2/in_3

Net : ctrZ0Z_20
T_1_27_wire_logic_cluster/lc_4/out
T_2_26_lc_trk_g3_4
T_2_26_wire_logic_cluster/lc_0/in_1

T_1_27_wire_logic_cluster/lc_4/out
T_1_25_sp4_v_t_37
T_2_25_sp4_h_l_0
T_3_25_lc_trk_g3_0
T_3_25_wire_logic_cluster/lc_0/in_1

T_1_27_wire_logic_cluster/lc_4/out
T_1_25_sp4_v_t_37
T_2_25_sp4_h_l_0
T_4_25_lc_trk_g3_5
T_4_25_input_2_0
T_4_25_wire_logic_cluster/lc_0/in_2

T_1_27_wire_logic_cluster/lc_4/out
T_1_25_sp4_v_t_37
T_2_25_sp4_h_l_0
T_5_25_sp4_v_t_40
T_4_28_lc_trk_g3_0
T_4_28_input_2_7
T_4_28_wire_logic_cluster/lc_7/in_2

T_1_27_wire_logic_cluster/lc_4/out
T_1_25_sp4_v_t_37
T_2_29_sp4_h_l_0
T_4_29_lc_trk_g2_5
T_4_29_wire_logic_cluster/lc_0/in_3

T_1_27_wire_logic_cluster/lc_4/out
T_2_28_lc_trk_g3_4
T_2_28_wire_logic_cluster/lc_2/in_3

T_1_27_wire_logic_cluster/lc_4/out
T_2_28_lc_trk_g3_4
T_2_28_wire_logic_cluster/lc_6/in_3

T_1_27_wire_logic_cluster/lc_4/out
T_2_28_lc_trk_g3_4
T_2_28_wire_logic_cluster/lc_3/in_0

T_1_27_wire_logic_cluster/lc_4/out
T_2_28_lc_trk_g3_4
T_2_28_wire_logic_cluster/lc_1/in_0

T_1_27_wire_logic_cluster/lc_4/out
T_2_28_lc_trk_g3_4
T_2_28_wire_logic_cluster/lc_4/in_3

T_1_27_wire_logic_cluster/lc_4/out
T_1_27_lc_trk_g3_4
T_1_27_wire_logic_cluster/lc_4/in_1

End 

Net : un34_r_val_0_cry_1_c_RNIK0DVZ0
T_2_26_wire_logic_cluster/lc_1/out
T_3_25_lc_trk_g3_1
T_3_25_input_2_2
T_3_25_wire_logic_cluster/lc_2/in_2

T_2_26_wire_logic_cluster/lc_1/out
T_1_26_sp4_h_l_10
T_4_22_sp4_v_t_41
T_4_25_lc_trk_g1_1
T_4_25_wire_logic_cluster/lc_0/in_0

T_2_26_wire_logic_cluster/lc_1/out
T_1_26_sp4_h_l_10
T_4_26_sp4_v_t_47
T_4_29_lc_trk_g0_7
T_4_29_wire_logic_cluster/lc_0/in_1

End 

Net : N_96_cascade_
T_3_28_wire_logic_cluster/lc_5/ltout
T_3_28_wire_logic_cluster/lc_6/in_2

End 

Net : pwm_r_1_3
T_4_25_wire_logic_cluster/lc_4/out
T_4_24_sp4_v_t_40
T_3_27_lc_trk_g3_0
T_3_27_input_2_3
T_3_27_wire_logic_cluster/lc_3/in_2

End 

Net : un34_r_val_0_cry_1
T_2_26_wire_logic_cluster/lc_0/cout
T_2_26_wire_logic_cluster/lc_1/in_3

Net : un33_r_val_cry_8_THRU_CO
T_3_26_wire_logic_cluster/lc_1/out
T_3_24_sp4_v_t_47
T_3_28_lc_trk_g0_2
T_3_28_wire_logic_cluster/lc_5/in_3

End 

Net : un33_r_val_cry_8
T_3_26_wire_logic_cluster/lc_0/cout
T_3_26_wire_logic_cluster/lc_1/in_3

Net : pwm_r_1
T_3_28_wire_logic_cluster/lc_3/cout
T_3_28_wire_logic_cluster/lc_4/in_3

End 

Net : pwm_r_1_9
T_3_28_wire_logic_cluster/lc_6/out
T_3_28_lc_trk_g1_6
T_3_28_input_2_1
T_3_28_wire_logic_cluster/lc_1/in_2

End 

Net : ctrZ0Z_21
T_1_27_wire_logic_cluster/lc_5/out
T_2_26_lc_trk_g3_5
T_2_26_input_2_0
T_2_26_wire_logic_cluster/lc_0/in_2

T_1_27_wire_logic_cluster/lc_5/out
T_2_26_lc_trk_g3_5
T_2_26_wire_logic_cluster/lc_1/in_1

T_1_27_wire_logic_cluster/lc_5/out
T_1_25_sp4_v_t_39
T_2_25_sp4_h_l_2
T_4_25_lc_trk_g2_7
T_4_25_wire_logic_cluster/lc_3/in_0

T_1_27_wire_logic_cluster/lc_5/out
T_1_25_sp4_v_t_39
T_2_25_sp4_h_l_2
T_2_25_lc_trk_g0_7
T_2_25_wire_logic_cluster/lc_2/in_3

T_1_27_wire_logic_cluster/lc_5/out
T_2_27_lc_trk_g0_5
T_2_27_wire_logic_cluster/lc_6/in_1

T_1_27_wire_logic_cluster/lc_5/out
T_2_28_lc_trk_g2_5
T_2_28_wire_logic_cluster/lc_6/in_1

T_1_27_wire_logic_cluster/lc_5/out
T_2_28_lc_trk_g2_5
T_2_28_wire_logic_cluster/lc_0/in_3

T_1_27_wire_logic_cluster/lc_5/out
T_2_28_lc_trk_g2_5
T_2_28_wire_logic_cluster/lc_5/in_0

T_1_27_wire_logic_cluster/lc_5/out
T_1_27_lc_trk_g1_5
T_1_27_wire_logic_cluster/lc_5/in_1

End 

Net : ctrZ0Z_24
T_1_28_wire_logic_cluster/lc_0/out
T_2_25_sp4_v_t_41
T_2_26_lc_trk_g2_1
T_2_26_input_2_3
T_2_26_wire_logic_cluster/lc_3/in_2

T_1_28_wire_logic_cluster/lc_0/out
T_2_25_sp4_v_t_41
T_2_26_lc_trk_g2_1
T_2_26_wire_logic_cluster/lc_4/in_1

T_1_28_wire_logic_cluster/lc_0/out
T_1_28_sp4_h_l_5
T_4_24_sp4_v_t_46
T_4_27_lc_trk_g0_6
T_4_27_wire_logic_cluster/lc_5/in_1

T_1_28_wire_logic_cluster/lc_0/out
T_1_28_sp4_h_l_5
T_4_24_sp4_v_t_46
T_4_27_lc_trk_g0_6
T_4_27_wire_logic_cluster/lc_2/in_0

T_1_28_wire_logic_cluster/lc_0/out
T_1_28_sp4_h_l_5
T_4_28_sp4_v_t_40
T_4_29_lc_trk_g3_0
T_4_29_wire_logic_cluster/lc_2/in_3

T_1_28_wire_logic_cluster/lc_0/out
T_1_28_sp4_h_l_5
T_4_24_sp4_v_t_46
T_4_26_lc_trk_g3_3
T_4_26_wire_logic_cluster/lc_0/in_0

T_1_28_wire_logic_cluster/lc_0/out
T_1_28_sp4_h_l_5
T_4_24_sp4_v_t_46
T_4_28_lc_trk_g1_3
T_4_28_wire_logic_cluster/lc_1/in_3

T_1_28_wire_logic_cluster/lc_0/out
T_1_28_sp4_h_l_5
T_4_24_sp4_v_t_46
T_3_26_lc_trk_g2_3
T_3_26_wire_logic_cluster/lc_6/in_3

T_1_28_wire_logic_cluster/lc_0/out
T_1_28_sp4_h_l_5
T_1_28_lc_trk_g1_0
T_1_28_wire_logic_cluster/lc_0/in_1

End 

Net : ctrZ0Z_22
T_1_27_wire_logic_cluster/lc_6/out
T_2_26_lc_trk_g3_6
T_2_26_input_2_1
T_2_26_wire_logic_cluster/lc_1/in_2

T_1_27_wire_logic_cluster/lc_6/out
T_2_26_lc_trk_g3_6
T_2_26_wire_logic_cluster/lc_2/in_1

T_1_27_wire_logic_cluster/lc_6/out
T_1_24_sp4_v_t_36
T_2_28_sp4_h_l_1
T_5_28_sp4_v_t_43
T_4_29_lc_trk_g3_3
T_4_29_wire_logic_cluster/lc_2/in_0

T_1_27_wire_logic_cluster/lc_6/out
T_1_24_sp4_v_t_36
T_2_28_sp4_h_l_1
T_5_24_sp4_v_t_36
T_4_25_lc_trk_g2_4
T_4_25_wire_logic_cluster/lc_1/in_3

T_1_27_wire_logic_cluster/lc_6/out
T_1_24_sp4_v_t_36
T_2_28_sp4_h_l_1
T_4_28_lc_trk_g3_4
T_4_28_wire_logic_cluster/lc_0/in_1

T_1_27_wire_logic_cluster/lc_6/out
T_1_26_sp4_v_t_44
T_2_26_sp4_h_l_9
T_3_26_lc_trk_g2_1
T_3_26_wire_logic_cluster/lc_5/in_0

T_1_27_wire_logic_cluster/lc_6/out
T_1_24_sp4_v_t_36
T_2_28_sp4_h_l_1
T_5_28_sp4_v_t_43
T_4_29_lc_trk_g3_3
T_4_29_wire_logic_cluster/lc_1/in_3

T_1_27_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g3_6
T_2_28_wire_logic_cluster/lc_4/in_1

T_1_27_wire_logic_cluster/lc_6/out
T_1_27_lc_trk_g1_6
T_1_27_wire_logic_cluster/lc_6/in_1

End 

Net : pwm_r_1_7
T_4_26_wire_logic_cluster/lc_7/out
T_3_27_lc_trk_g0_7
T_3_27_input_2_7
T_3_27_wire_logic_cluster/lc_7/in_2

End 

Net : N_94_cascade_
T_4_26_wire_logic_cluster/lc_6/ltout
T_4_26_wire_logic_cluster/lc_7/in_2

End 

Net : un33_r_val_cry_6
T_3_25_wire_logic_cluster/lc_6/cout
T_3_25_wire_logic_cluster/lc_7/in_3

Net : un33_r_val_cry_6_THRU_CO
T_3_25_wire_logic_cluster/lc_7/out
T_4_26_lc_trk_g3_7
T_4_26_input_2_6
T_4_26_wire_logic_cluster/lc_6/in_2

End 

Net : un34_r_val_0_cry_7
T_2_26_wire_logic_cluster/lc_6/cout
T_2_26_wire_logic_cluster/lc_7/in_3

Net : un34_r_val_0_cry_7_c_RNI6PJVZ0
T_2_26_wire_logic_cluster/lc_7/out
T_3_26_lc_trk_g1_7
T_3_26_input_2_0
T_3_26_wire_logic_cluster/lc_0/in_2

T_2_26_wire_logic_cluster/lc_7/out
T_2_23_sp4_v_t_38
T_3_27_sp4_h_l_9
T_2_27_sp4_v_t_44
T_2_30_lc_trk_g0_4
T_2_30_wire_logic_cluster/lc_5/in_3

T_2_26_wire_logic_cluster/lc_7/out
T_2_23_sp4_v_t_38
T_3_27_sp4_h_l_9
T_4_27_lc_trk_g3_1
T_4_27_wire_logic_cluster/lc_3/in_1

End 

Net : ctrZ0Z_25
T_1_28_wire_logic_cluster/lc_1/out
T_2_25_sp4_v_t_43
T_2_26_lc_trk_g3_3
T_2_26_input_2_4
T_2_26_wire_logic_cluster/lc_4/in_2

T_1_28_wire_logic_cluster/lc_1/out
T_2_25_sp4_v_t_43
T_2_26_lc_trk_g3_3
T_2_26_wire_logic_cluster/lc_5/in_1

T_1_28_wire_logic_cluster/lc_1/out
T_2_26_sp4_v_t_46
T_3_26_sp4_h_l_11
T_4_26_lc_trk_g2_3
T_4_26_wire_logic_cluster/lc_5/in_0

T_1_28_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_38
T_2_25_lc_trk_g3_6
T_2_25_wire_logic_cluster/lc_4/in_1

T_1_28_wire_logic_cluster/lc_1/out
T_2_25_sp4_v_t_43
T_3_29_sp4_h_l_6
T_4_29_lc_trk_g3_6
T_4_29_wire_logic_cluster/lc_6/in_3

T_1_28_wire_logic_cluster/lc_1/out
T_2_26_sp4_v_t_46
T_3_26_sp4_h_l_11
T_4_26_lc_trk_g2_3
T_4_26_wire_logic_cluster/lc_6/in_1

T_1_28_wire_logic_cluster/lc_1/out
T_2_25_sp4_v_t_43
T_3_29_sp4_h_l_6
T_4_29_lc_trk_g3_6
T_4_29_wire_logic_cluster/lc_4/in_3

T_1_28_wire_logic_cluster/lc_1/out
T_2_27_lc_trk_g3_1
T_2_27_wire_logic_cluster/lc_5/in_3

T_1_28_wire_logic_cluster/lc_1/out
T_1_28_lc_trk_g3_1
T_1_28_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_r_1_cry_11_c_RNOZ0Z_0
T_3_26_wire_logic_cluster/lc_4/out
T_4_27_lc_trk_g2_4
T_4_27_wire_logic_cluster/lc_1/in_3

End 

Net : un33_r_val_cry_3_THRU_CO
T_3_25_wire_logic_cluster/lc_4/out
T_3_26_lc_trk_g0_4
T_3_26_wire_logic_cluster/lc_5/in_3

End 

Net : un33_r_val_cry_3
T_3_25_wire_logic_cluster/lc_3/cout
T_3_25_wire_logic_cluster/lc_4/in_3

Net : pwm_r_1_6
T_4_26_wire_logic_cluster/lc_1/out
T_3_27_lc_trk_g1_1
T_3_27_input_2_6
T_3_27_wire_logic_cluster/lc_6/in_2

End 

Net : un33_r_val_cry_7_THRU_CO
T_3_26_wire_logic_cluster/lc_0/out
T_4_27_lc_trk_g2_0
T_4_27_wire_logic_cluster/lc_3/in_3

End 

Net : un33_r_val_cry_5_THRU_CO
T_3_25_wire_logic_cluster/lc_6/out
T_4_26_lc_trk_g3_6
T_4_26_wire_logic_cluster/lc_0/in_3

End 

Net : N_91_cascade_
T_3_26_wire_logic_cluster/lc_5/ltout
T_3_26_wire_logic_cluster/lc_6/in_2

End 

Net : un33_r_val_cry_10
T_3_26_wire_logic_cluster/lc_2/cout
T_3_26_wire_logic_cluster/lc_3/in_3

End 

Net : pwm_r_1_11
T_4_27_wire_logic_cluster/lc_1/out
T_3_28_lc_trk_g0_1
T_3_28_input_2_3
T_3_28_wire_logic_cluster/lc_3/in_2

End 

Net : N_93_cascade_
T_4_26_wire_logic_cluster/lc_0/ltout
T_4_26_wire_logic_cluster/lc_1/in_2

End 

Net : N_95_cascade_
T_4_27_wire_logic_cluster/lc_3/ltout
T_4_27_wire_logic_cluster/lc_4/in_2

End 

Net : pwm_r_1_4
T_3_26_wire_logic_cluster/lc_6/out
T_3_27_lc_trk_g0_6
T_3_27_input_2_4
T_3_27_wire_logic_cluster/lc_4/in_2

End 

Net : pwm_r_1_8
T_4_27_wire_logic_cluster/lc_4/out
T_3_28_lc_trk_g0_4
T_3_28_input_2_0
T_3_28_wire_logic_cluster/lc_0/in_2

End 

Net : un33_r_val_cry_5
T_3_25_wire_logic_cluster/lc_5/cout
T_3_25_wire_logic_cluster/lc_6/in_3

Net : bfn_3_26_0_
T_3_26_wire_logic_cluster/carry_in_mux/cout
T_3_26_wire_logic_cluster/lc_0/in_3

Net : bfn_2_27_0_
T_2_27_wire_logic_cluster/carry_in_mux/cout
T_2_27_wire_logic_cluster/lc_0/in_3

Net : un34_r_val_0_cry_9
T_2_27_wire_logic_cluster/lc_0/cout
T_2_27_wire_logic_cluster/lc_1/in_3

Net : un34_r_val_0_cry_9_c_RNIV0HKZ0
T_2_27_wire_logic_cluster/lc_1/out
T_3_26_lc_trk_g3_1
T_3_26_input_2_2
T_3_26_wire_logic_cluster/lc_2/in_2

T_2_27_wire_logic_cluster/lc_1/out
T_3_28_lc_trk_g3_1
T_3_28_wire_logic_cluster/lc_7/in_3

End 

Net : un34_r_val_0_cry_8_c_RNI9TKVZ0
T_2_27_wire_logic_cluster/lc_0/out
T_3_26_lc_trk_g3_0
T_3_26_input_2_1
T_3_26_wire_logic_cluster/lc_1/in_2

T_2_27_wire_logic_cluster/lc_0/out
T_3_25_sp4_v_t_44
T_3_29_sp4_v_t_40
T_3_30_lc_trk_g3_0
T_3_30_wire_logic_cluster/lc_6/in_3

T_2_27_wire_logic_cluster/lc_0/out
T_3_28_lc_trk_g2_0
T_3_28_wire_logic_cluster/lc_5/in_1

End 

Net : un33_r_val_cry_10_THRU_CO_cascade_
T_3_26_wire_logic_cluster/lc_3/ltout
T_3_26_wire_logic_cluster/lc_4/in_2

End 

Net : ctrZ0Z_23
T_1_27_wire_logic_cluster/lc_7/out
T_2_26_lc_trk_g3_7
T_2_26_input_2_2
T_2_26_wire_logic_cluster/lc_2/in_2

T_1_27_wire_logic_cluster/lc_7/out
T_2_26_lc_trk_g3_7
T_2_26_wire_logic_cluster/lc_3/in_1

T_1_27_wire_logic_cluster/lc_7/out
T_1_26_sp4_v_t_46
T_2_26_sp4_h_l_4
T_4_26_lc_trk_g2_1
T_4_26_wire_logic_cluster/lc_4/in_1

T_1_27_wire_logic_cluster/lc_7/out
T_1_26_sp4_v_t_46
T_2_26_sp4_h_l_4
T_5_22_sp4_v_t_41
T_4_25_lc_trk_g3_1
T_4_25_wire_logic_cluster/lc_4/in_0

T_1_27_wire_logic_cluster/lc_7/out
T_2_24_sp4_v_t_39
T_2_25_lc_trk_g3_7
T_2_25_input_2_4
T_2_25_wire_logic_cluster/lc_4/in_2

T_1_27_wire_logic_cluster/lc_7/out
T_2_27_lc_trk_g1_7
T_2_27_wire_logic_cluster/lc_4/in_0

T_1_27_wire_logic_cluster/lc_7/out
T_2_27_lc_trk_g1_7
T_2_27_wire_logic_cluster/lc_7/in_3

T_1_27_wire_logic_cluster/lc_7/out
T_2_28_lc_trk_g2_7
T_2_28_input_2_5
T_2_28_wire_logic_cluster/lc_5/in_2

T_1_27_wire_logic_cluster/lc_7/out
T_1_27_lc_trk_g3_7
T_1_27_wire_logic_cluster/lc_7/in_1

End 

Net : pwm_r_1_2
T_4_25_wire_logic_cluster/lc_1/out
T_4_23_sp4_v_t_47
T_3_27_lc_trk_g2_2
T_3_27_input_2_2
T_3_27_wire_logic_cluster/lc_2/in_2

End 

Net : un33_r_val_cry_1_THRU_CO
T_3_25_wire_logic_cluster/lc_2/out
T_4_25_lc_trk_g1_2
T_4_25_wire_logic_cluster/lc_0/in_3

End 

Net : ctr_RNI7D9MZ0Z_21
T_2_26_wire_logic_cluster/lc_0/out
T_3_25_lc_trk_g2_0
T_3_25_wire_logic_cluster/lc_1/in_1

T_2_26_wire_logic_cluster/lc_0/out
T_2_25_lc_trk_g0_0
T_2_25_wire_logic_cluster/lc_1/in_1

End 

Net : N_89_cascade_
T_4_25_wire_logic_cluster/lc_0/ltout
T_4_25_wire_logic_cluster/lc_1/in_2

End 

Net : un33_r_val_cry_1
T_3_25_wire_logic_cluster/lc_1/cout
T_3_25_wire_logic_cluster/lc_2/in_3

Net : ctrZ0Z_26
T_1_28_wire_logic_cluster/lc_2/out
T_2_25_sp4_v_t_45
T_2_26_lc_trk_g2_5
T_2_26_input_2_5
T_2_26_wire_logic_cluster/lc_5/in_2

T_1_28_wire_logic_cluster/lc_2/out
T_2_25_sp4_v_t_45
T_2_26_lc_trk_g2_5
T_2_26_wire_logic_cluster/lc_6/in_1

T_1_28_wire_logic_cluster/lc_2/out
T_1_27_sp4_v_t_36
T_2_27_sp4_h_l_6
T_4_27_lc_trk_g2_3
T_4_27_wire_logic_cluster/lc_2/in_3

T_1_28_wire_logic_cluster/lc_2/out
T_1_27_sp4_v_t_36
T_2_27_sp4_h_l_6
T_5_23_sp4_v_t_37
T_4_26_lc_trk_g2_5
T_4_26_wire_logic_cluster/lc_1/in_0

T_1_28_wire_logic_cluster/lc_2/out
T_1_27_sp4_v_t_36
T_2_27_sp4_h_l_6
T_4_27_lc_trk_g2_3
T_4_27_wire_logic_cluster/lc_6/in_3

T_1_28_wire_logic_cluster/lc_2/out
T_1_27_sp4_v_t_36
T_2_27_sp4_h_l_6
T_4_27_lc_trk_g2_3
T_4_27_wire_logic_cluster/lc_3/in_0

T_1_28_wire_logic_cluster/lc_2/out
T_2_27_sp4_v_t_37
T_2_30_lc_trk_g1_5
T_2_30_wire_logic_cluster/lc_5/in_1

T_1_28_wire_logic_cluster/lc_2/out
T_1_27_sp4_v_t_36
T_1_30_lc_trk_g0_4
T_1_30_input_2_6
T_1_30_wire_logic_cluster/lc_6/in_2

T_1_28_wire_logic_cluster/lc_2/out
T_1_28_lc_trk_g1_2
T_1_28_wire_logic_cluster/lc_2/in_1

End 

Net : ctrZ0Z_27
T_1_28_wire_logic_cluster/lc_3/out
T_2_27_sp4_v_t_39
T_2_23_sp4_v_t_40
T_2_26_lc_trk_g0_0
T_2_26_input_2_6
T_2_26_wire_logic_cluster/lc_6/in_2

T_1_28_wire_logic_cluster/lc_3/out
T_2_27_sp4_v_t_39
T_2_23_sp4_v_t_40
T_2_26_lc_trk_g0_0
T_2_26_wire_logic_cluster/lc_7/in_1

T_1_28_wire_logic_cluster/lc_3/out
T_1_28_sp4_h_l_11
T_4_28_sp4_v_t_41
T_4_29_lc_trk_g2_1
T_4_29_wire_logic_cluster/lc_4/in_1

T_1_28_wire_logic_cluster/lc_3/out
T_1_28_sp4_h_l_11
T_4_28_sp4_v_t_41
T_4_24_sp4_v_t_42
T_4_26_lc_trk_g2_7
T_4_26_wire_logic_cluster/lc_7/in_0

T_1_28_wire_logic_cluster/lc_3/out
T_1_28_sp4_h_l_11
T_4_28_sp4_v_t_41
T_4_29_lc_trk_g2_1
T_4_29_wire_logic_cluster/lc_7/in_0

T_1_28_wire_logic_cluster/lc_3/out
T_1_28_sp4_h_l_11
T_4_28_sp4_v_t_41
T_3_30_lc_trk_g1_4
T_3_30_wire_logic_cluster/lc_6/in_1

T_1_28_wire_logic_cluster/lc_3/out
T_1_28_sp4_h_l_11
T_3_28_lc_trk_g3_6
T_3_28_wire_logic_cluster/lc_5/in_0

T_1_28_wire_logic_cluster/lc_3/out
T_2_27_sp4_v_t_39
T_1_30_lc_trk_g2_7
T_1_30_input_2_5
T_1_30_wire_logic_cluster/lc_5/in_2

T_1_28_wire_logic_cluster/lc_3/out
T_1_28_lc_trk_g1_3
T_1_28_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_r_1_cry_10_c_RNOZ0Z_0
T_3_26_wire_logic_cluster/lc_2/out
T_4_27_lc_trk_g2_2
T_4_27_wire_logic_cluster/lc_7/in_3

End 

Net : un33_r_val_cry_9
T_3_26_wire_logic_cluster/lc_1/cout
T_3_26_wire_logic_cluster/lc_2/in_3

Net : pwm_r_1_10
T_4_27_wire_logic_cluster/lc_7/out
T_3_28_lc_trk_g0_7
T_3_28_wire_logic_cluster/lc_2/in_1

End 

Net : ctrZ0Z_28
T_1_28_wire_logic_cluster/lc_4/out
T_1_26_sp4_v_t_37
T_2_26_sp4_h_l_0
T_2_26_lc_trk_g0_5
T_2_26_input_2_7
T_2_26_wire_logic_cluster/lc_7/in_2

T_1_28_wire_logic_cluster/lc_4/out
T_2_27_lc_trk_g2_4
T_2_27_input_2_0
T_2_27_wire_logic_cluster/lc_0/in_2

T_1_28_wire_logic_cluster/lc_4/out
T_2_28_sp4_h_l_8
T_3_28_lc_trk_g3_0
T_3_28_wire_logic_cluster/lc_7/in_0

T_1_28_wire_logic_cluster/lc_4/out
T_2_28_sp4_h_l_8
T_5_24_sp4_v_t_39
T_4_27_lc_trk_g2_7
T_4_27_wire_logic_cluster/lc_4/in_3

T_1_28_wire_logic_cluster/lc_4/out
T_2_28_sp4_h_l_8
T_5_24_sp4_v_t_39
T_4_27_lc_trk_g2_7
T_4_27_wire_logic_cluster/lc_7/in_0

T_1_28_wire_logic_cluster/lc_4/out
T_2_27_sp4_v_t_41
T_2_30_lc_trk_g0_1
T_2_30_wire_logic_cluster/lc_6/in_1

T_1_28_wire_logic_cluster/lc_4/out
T_1_26_sp4_v_t_37
T_1_30_lc_trk_g1_0
T_1_30_wire_logic_cluster/lc_6/in_1

T_1_28_wire_logic_cluster/lc_4/out
T_2_27_sp4_v_t_41
T_2_30_lc_trk_g0_1
T_2_30_wire_logic_cluster/lc_7/in_0

T_1_28_wire_logic_cluster/lc_4/out
T_1_28_lc_trk_g3_4
T_1_28_wire_logic_cluster/lc_4/in_1

End 

Net : un33_r_val_cry_0
T_3_25_wire_logic_cluster/lc_0/cout
T_3_25_wire_logic_cluster/lc_1/in_3

Net : N_88_cascade_
T_2_25_wire_logic_cluster/lc_1/ltout
T_2_25_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_r_1_1
T_2_25_wire_logic_cluster/lc_2/out
T_3_24_sp4_v_t_37
T_3_27_lc_trk_g1_5
T_3_27_wire_logic_cluster/lc_1/in_1

End 

Net : un33_r_val_cry_0_THRU_CO
T_3_25_wire_logic_cluster/lc_1/out
T_2_25_lc_trk_g3_1
T_2_25_wire_logic_cluster/lc_1/in_3

End 

Net : pwm_b_1
T_3_30_wire_logic_cluster/lc_3/cout
T_3_30_wire_logic_cluster/lc_4/in_3

End 

Net : N_69_cascade_
T_4_27_wire_logic_cluster/lc_5/ltout
T_4_27_wire_logic_cluster/lc_6/in_2

End 

Net : pwm_b_1_6
T_4_27_wire_logic_cluster/lc_6/out
T_4_26_sp4_v_t_44
T_3_29_lc_trk_g3_4
T_3_29_wire_logic_cluster/lc_6/in_1

End 

Net : N_68_cascade_
T_4_26_wire_logic_cluster/lc_4/ltout
T_4_26_wire_logic_cluster/lc_5/in_2

End 

Net : pwm_b_1_5
T_4_26_wire_logic_cluster/lc_5/out
T_4_25_sp4_v_t_42
T_1_29_sp4_h_l_7
T_3_29_lc_trk_g2_2
T_3_29_wire_logic_cluster/lc_5/in_1

End 

Net : un34_r_val_0_cry_10_THRU_CO
T_2_27_wire_logic_cluster/lc_2/out
T_3_26_lc_trk_g3_2
T_3_26_wire_logic_cluster/lc_4/in_3

End 

Net : un34_r_val_0_cry_10
T_2_27_wire_logic_cluster/lc_1/cout
T_2_27_wire_logic_cluster/lc_2/in_3

End 

Net : pwm_b_1_2
T_4_29_wire_logic_cluster/lc_1/out
T_3_29_lc_trk_g2_1
T_3_29_wire_logic_cluster/lc_2/in_1

End 

Net : N_65_cascade_
T_4_29_wire_logic_cluster/lc_0/ltout
T_4_29_wire_logic_cluster/lc_1/in_2

End 

Net : pwm_b_1_7
T_4_29_wire_logic_cluster/lc_7/out
T_3_29_lc_trk_g3_7
T_3_29_wire_logic_cluster/lc_7/in_1

End 

Net : N_70_cascade_
T_4_29_wire_logic_cluster/lc_6/ltout
T_4_29_wire_logic_cluster/lc_7/in_2

End 

Net : N_67_cascade_
T_4_28_wire_logic_cluster/lc_0/ltout
T_4_28_wire_logic_cluster/lc_1/in_2

End 

Net : pwm_b_1_4
T_4_28_wire_logic_cluster/lc_1/out
T_3_29_lc_trk_g0_1
T_3_29_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_b_1_8
T_2_30_wire_logic_cluster/lc_6/out
T_3_30_lc_trk_g1_6
T_3_30_wire_logic_cluster/lc_0/in_1

End 

Net : N_71_cascade_
T_2_30_wire_logic_cluster/lc_5/ltout
T_2_30_wire_logic_cluster/lc_6/in_2

End 

Net : pwm_b_1_9
T_3_30_wire_logic_cluster/lc_7/out
T_3_30_lc_trk_g1_7
T_3_30_wire_logic_cluster/lc_1/in_1

End 

Net : N_72_cascade_
T_3_30_wire_logic_cluster/lc_6/ltout
T_3_30_wire_logic_cluster/lc_7/in_2

End 

Net : ctrZ0Z_29
T_1_28_wire_logic_cluster/lc_5/out
T_2_27_lc_trk_g2_5
T_2_27_wire_logic_cluster/lc_0/in_1

T_1_28_wire_logic_cluster/lc_5/out
T_2_27_lc_trk_g2_5
T_2_27_input_2_1
T_2_27_wire_logic_cluster/lc_1/in_2

T_1_28_wire_logic_cluster/lc_5/out
T_1_27_sp4_v_t_42
T_1_30_lc_trk_g0_2
T_1_30_wire_logic_cluster/lc_5/in_1

T_1_28_wire_logic_cluster/lc_5/out
T_0_28_sp4_h_l_2
T_3_28_sp4_v_t_39
T_3_30_lc_trk_g2_2
T_3_30_wire_logic_cluster/lc_7/in_3

T_1_28_wire_logic_cluster/lc_5/out
T_1_27_sp4_v_t_42
T_1_30_lc_trk_g0_2
T_1_30_wire_logic_cluster/lc_7/in_3

T_1_28_wire_logic_cluster/lc_5/out
T_1_27_sp4_v_t_42
T_2_27_sp4_h_l_7
T_4_27_lc_trk_g3_2
T_4_27_input_2_1
T_4_27_wire_logic_cluster/lc_1/in_2

T_1_28_wire_logic_cluster/lc_5/out
T_2_28_sp4_h_l_10
T_3_28_lc_trk_g3_2
T_3_28_wire_logic_cluster/lc_6/in_3

T_1_28_wire_logic_cluster/lc_5/out
T_2_27_lc_trk_g2_5
T_2_27_wire_logic_cluster/lc_3/in_0

T_1_28_wire_logic_cluster/lc_5/out
T_1_28_lc_trk_g1_5
T_1_28_wire_logic_cluster/lc_5/in_1

End 

Net : pwm_b_1_3
T_2_27_wire_logic_cluster/lc_7/out
T_3_26_sp4_v_t_47
T_3_29_lc_trk_g1_7
T_3_29_wire_logic_cluster/lc_3/in_1

End 

Net : N_66_cascade_
T_2_27_wire_logic_cluster/lc_6/ltout
T_2_27_wire_logic_cluster/lc_7/in_2

End 

Net : pwm_b_1_10
T_3_28_wire_logic_cluster/lc_7/out
T_3_23_sp12_v_t_22
T_3_30_lc_trk_g3_2
T_3_30_wire_logic_cluster/lc_2/in_1

End 

Net : ctrZ0Z_0
T_1_25_wire_logic_cluster/lc_0/out
T_1_25_lc_trk_g3_0
T_1_25_wire_logic_cluster/lc_0/in_1

End 

Net : ctr_cry_30
T_1_28_wire_logic_cluster/lc_6/cout
T_1_28_wire_logic_cluster/lc_7/in_3

End 

Net : ctrZ0Z_1
T_1_25_wire_logic_cluster/lc_1/out
T_1_25_lc_trk_g3_1
T_1_25_wire_logic_cluster/lc_1/in_1

End 

Net : ctr_cry_29
T_1_28_wire_logic_cluster/lc_5/cout
T_1_28_wire_logic_cluster/lc_6/in_3

Net : ctr_cry_28
T_1_28_wire_logic_cluster/lc_4/cout
T_1_28_wire_logic_cluster/lc_5/in_3

Net : ctrZ0Z_2
T_1_25_wire_logic_cluster/lc_2/out
T_1_25_lc_trk_g1_2
T_1_25_wire_logic_cluster/lc_2/in_1

End 

Net : ctrZ0Z_3
T_1_25_wire_logic_cluster/lc_3/out
T_1_25_lc_trk_g1_3
T_1_25_wire_logic_cluster/lc_3/in_1

End 

Net : ctr_cry_27
T_1_28_wire_logic_cluster/lc_3/cout
T_1_28_wire_logic_cluster/lc_4/in_3

Net : ctrZ0Z_4
T_1_25_wire_logic_cluster/lc_4/out
T_1_25_lc_trk_g3_4
T_1_25_wire_logic_cluster/lc_4/in_1

End 

Net : ctr_cry_26
T_1_28_wire_logic_cluster/lc_2/cout
T_1_28_wire_logic_cluster/lc_3/in_3

Net : ctrZ0Z_30
T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_2_25_lc_trk_g1_4
T_2_25_wire_logic_cluster/lc_1/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_4/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_29_lc_trk_g1_1
T_4_29_wire_logic_cluster/lc_0/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_4_25_lc_trk_g3_4
T_4_25_wire_logic_cluster/lc_0/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_4_25_lc_trk_g3_4
T_4_25_input_2_3
T_4_25_wire_logic_cluster/lc_3/in_2

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_27_lc_trk_g0_1
T_4_27_wire_logic_cluster/lc_5/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_29_lc_trk_g1_1
T_4_29_input_2_2
T_4_29_wire_logic_cluster/lc_2/in_2

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_43
T_4_28_lc_trk_g3_3
T_4_28_wire_logic_cluster/lc_0/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_2_25_lc_trk_g1_4
T_2_25_wire_logic_cluster/lc_2/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_43
T_4_28_lc_trk_g3_3
T_4_28_wire_logic_cluster/lc_7/in_3

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_27_lc_trk_g0_1
T_4_27_wire_logic_cluster/lc_2/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_29_lc_trk_g1_1
T_4_29_wire_logic_cluster/lc_1/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_5/in_3

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_6
T_4_25_lc_trk_g3_3
T_4_25_wire_logic_cluster/lc_1/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g0_6
T_2_28_wire_logic_cluster/lc_2/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_29_lc_trk_g1_1
T_4_29_wire_logic_cluster/lc_4/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_26_lc_trk_g2_4
T_4_26_input_2_0
T_4_26_wire_logic_cluster/lc_0/in_2

T_1_28_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_40
T_3_26_sp4_h_l_5
T_3_26_lc_trk_g1_0
T_3_26_input_2_5
T_3_26_wire_logic_cluster/lc_5/in_2

T_1_28_wire_logic_cluster/lc_6/out
T_2_27_lc_trk_g2_6
T_2_27_wire_logic_cluster/lc_6/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_29_lc_trk_g1_1
T_4_29_wire_logic_cluster/lc_6/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_27_lc_trk_g0_1
T_4_27_wire_logic_cluster/lc_6/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_6/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_43
T_4_28_lc_trk_g3_3
T_4_28_wire_logic_cluster/lc_1/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g0_6
T_2_28_wire_logic_cluster/lc_6/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_4_25_lc_trk_g3_4
T_4_25_wire_logic_cluster/lc_4/in_3

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_2_25_lc_trk_g1_4
T_2_25_wire_logic_cluster/lc_4/in_3

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_1/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_40
T_3_26_sp4_h_l_5
T_3_26_lc_trk_g1_0
T_3_26_wire_logic_cluster/lc_6/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g0_6
T_2_28_wire_logic_cluster/lc_0/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_2_27_lc_trk_g2_6
T_2_27_wire_logic_cluster/lc_7/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_7/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g0_6
T_2_28_wire_logic_cluster/lc_3/in_3

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_27_lc_trk_g0_1
T_4_27_input_2_3
T_4_27_wire_logic_cluster/lc_3/in_2

T_1_28_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g0_6
T_2_28_wire_logic_cluster/lc_1/in_3

T_1_28_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g0_6
T_2_28_wire_logic_cluster/lc_4/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_29_lc_trk_g1_1
T_4_29_wire_logic_cluster/lc_7/in_3

T_1_28_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g0_6
T_2_28_wire_logic_cluster/lc_7/in_3

T_1_28_wire_logic_cluster/lc_6/out
T_2_27_lc_trk_g2_6
T_2_27_input_2_4
T_2_27_wire_logic_cluster/lc_4/in_2

T_1_28_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g0_6
T_2_28_wire_logic_cluster/lc_5/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_40
T_3_30_sp4_h_l_11
T_3_30_lc_trk_g0_6
T_3_30_wire_logic_cluster/lc_6/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_27_lc_trk_g0_1
T_4_27_wire_logic_cluster/lc_4/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_40
T_2_30_lc_trk_g0_5
T_2_30_wire_logic_cluster/lc_5/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_2_27_lc_trk_g2_6
T_2_27_wire_logic_cluster/lc_5/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_27_lc_trk_g0_1
T_4_27_input_2_7
T_4_27_wire_logic_cluster/lc_7/in_2

T_1_28_wire_logic_cluster/lc_6/out
T_1_28_sp4_h_l_1
T_3_28_lc_trk_g3_4
T_3_28_input_2_7
T_3_28_wire_logic_cluster/lc_7/in_2

T_1_28_wire_logic_cluster/lc_6/out
T_1_28_sp4_h_l_1
T_3_28_lc_trk_g3_4
T_3_28_input_2_5
T_3_28_wire_logic_cluster/lc_5/in_2

T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_1
T_5_25_sp4_v_t_36
T_4_27_lc_trk_g0_1
T_4_27_wire_logic_cluster/lc_1/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_40
T_3_30_sp4_h_l_11
T_3_30_lc_trk_g0_6
T_3_30_wire_logic_cluster/lc_7/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_40
T_1_30_lc_trk_g1_5
T_1_30_wire_logic_cluster/lc_6/in_0

T_1_28_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_40
T_1_30_lc_trk_g1_5
T_1_30_wire_logic_cluster/lc_5/in_3

T_1_28_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_40
T_1_30_lc_trk_g1_5
T_1_30_wire_logic_cluster/lc_7/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_40
T_2_30_lc_trk_g0_5
T_2_30_wire_logic_cluster/lc_6/in_3

T_1_28_wire_logic_cluster/lc_6/out
T_1_28_sp4_h_l_1
T_3_28_lc_trk_g3_4
T_3_28_wire_logic_cluster/lc_6/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_40
T_2_30_lc_trk_g0_5
T_2_30_input_2_7
T_2_30_wire_logic_cluster/lc_7/in_2

T_1_28_wire_logic_cluster/lc_6/out
T_2_27_lc_trk_g2_6
T_2_27_wire_logic_cluster/lc_3/in_3

T_1_28_wire_logic_cluster/lc_6/out
T_1_28_sp4_h_l_1
T_1_28_lc_trk_g1_4
T_1_28_wire_logic_cluster/lc_6/in_1

End 

Net : ctrZ0Z_19
T_1_27_wire_logic_cluster/lc_3/out
T_0_27_sp4_h_l_14
T_2_23_sp4_v_t_44
T_2_25_lc_trk_g2_1
T_2_25_input_2_1
T_2_25_wire_logic_cluster/lc_1/in_2

T_1_27_wire_logic_cluster/lc_3/out
T_2_28_lc_trk_g2_3
T_2_28_wire_logic_cluster/lc_0/in_1

T_1_27_wire_logic_cluster/lc_3/out
T_2_28_lc_trk_g2_3
T_2_28_wire_logic_cluster/lc_7/in_0

T_1_27_wire_logic_cluster/lc_3/out
T_1_27_lc_trk_g1_3
T_1_27_wire_logic_cluster/lc_3/in_1

End 

Net : ctrZ0Z_5
T_1_25_wire_logic_cluster/lc_5/out
T_1_25_lc_trk_g1_5
T_1_25_wire_logic_cluster/lc_5/in_1

End 

Net : ctr_cry_25
T_1_28_wire_logic_cluster/lc_1/cout
T_1_28_wire_logic_cluster/lc_2/in_3

Net : un34_r_val_0_cry_10_THRU_CO_cascade_
T_2_27_wire_logic_cluster/lc_2/ltout
T_2_27_wire_logic_cluster/lc_3/in_2

End 

Net : pwm_b_1_11
T_2_27_wire_logic_cluster/lc_3/out
T_3_26_sp4_v_t_39
T_3_30_lc_trk_g0_2
T_3_30_wire_logic_cluster/lc_3/in_1

End 

Net : ctrZ0Z_6
T_1_25_wire_logic_cluster/lc_6/out
T_1_25_lc_trk_g1_6
T_1_25_wire_logic_cluster/lc_6/in_1

End 

Net : ctr_cry_24
T_1_28_wire_logic_cluster/lc_0/cout
T_1_28_wire_logic_cluster/lc_1/in_3

Net : pwm_b_1_0
T_4_28_wire_logic_cluster/lc_7/out
T_3_29_lc_trk_g0_7
T_3_29_wire_logic_cluster/lc_0/in_1

End 

Net : ctrZ0Z_31
T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_2_27_sp4_h_l_11
T_5_27_sp4_v_t_46
T_4_28_lc_trk_g3_6
T_4_28_wire_logic_cluster/lc_7/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_1_25_sp4_v_t_38
T_2_25_sp4_h_l_8
T_2_25_lc_trk_g1_5
T_2_25_wire_logic_cluster/lc_2/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_2_27_sp4_h_l_11
T_5_27_sp4_v_t_41
T_4_29_lc_trk_g1_4
T_4_29_wire_logic_cluster/lc_2/in_1

T_1_28_wire_logic_cluster/lc_7/out
T_1_25_sp4_v_t_38
T_2_25_sp4_h_l_8
T_5_25_sp4_v_t_45
T_4_26_lc_trk_g3_5
T_4_26_wire_logic_cluster/lc_5/in_1

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_2_27_sp4_h_l_11
T_5_27_sp4_v_t_41
T_4_29_lc_trk_g1_4
T_4_29_wire_logic_cluster/lc_1/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_1_25_sp4_v_t_38
T_2_25_sp4_h_l_8
T_4_25_lc_trk_g2_5
T_4_25_wire_logic_cluster/lc_1/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_1_25_sp4_v_t_38
T_2_25_sp4_h_l_8
T_4_25_lc_trk_g2_5
T_4_25_wire_logic_cluster/lc_4/in_1

T_1_28_wire_logic_cluster/lc_7/out
T_1_25_sp4_v_t_38
T_2_25_sp4_h_l_8
T_2_25_lc_trk_g1_5
T_2_25_wire_logic_cluster/lc_4/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_2_27_sp4_h_l_11
T_5_27_sp4_v_t_46
T_4_29_lc_trk_g0_0
T_4_29_input_2_4
T_4_29_wire_logic_cluster/lc_4/in_2

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_2_27_sp4_h_l_11
T_5_27_sp4_v_t_46
T_4_28_lc_trk_g3_6
T_4_28_wire_logic_cluster/lc_1/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_2_27_sp4_h_l_11
T_4_27_lc_trk_g2_6
T_4_27_input_2_2
T_4_27_wire_logic_cluster/lc_2/in_2

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_2_27_sp4_h_l_11
T_4_27_lc_trk_g2_6
T_4_27_wire_logic_cluster/lc_6/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_2_28_lc_trk_g1_7
T_2_28_wire_logic_cluster/lc_3/in_1

T_1_28_wire_logic_cluster/lc_7/out
T_1_26_sp4_v_t_43
T_2_26_sp4_h_l_6
T_3_26_lc_trk_g2_6
T_3_26_wire_logic_cluster/lc_6/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_2_28_lc_trk_g1_7
T_2_28_wire_logic_cluster/lc_1/in_1

T_1_28_wire_logic_cluster/lc_7/out
T_2_27_lc_trk_g2_7
T_2_27_wire_logic_cluster/lc_7/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_2_28_lc_trk_g1_7
T_2_28_input_2_0
T_2_28_wire_logic_cluster/lc_0/in_2

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_2_27_sp4_h_l_11
T_5_27_sp4_v_t_46
T_4_29_lc_trk_g0_0
T_4_29_wire_logic_cluster/lc_7/in_1

T_1_28_wire_logic_cluster/lc_7/out
T_2_28_lc_trk_g1_7
T_2_28_wire_logic_cluster/lc_7/in_1

T_1_28_wire_logic_cluster/lc_7/out
T_1_25_sp4_v_t_38
T_2_25_sp4_h_l_8
T_5_25_sp4_v_t_45
T_4_26_lc_trk_g3_5
T_4_26_wire_logic_cluster/lc_1/in_3

T_1_28_wire_logic_cluster/lc_7/out
T_2_28_lc_trk_g1_7
T_2_28_input_2_4
T_2_28_wire_logic_cluster/lc_4/in_2

T_1_28_wire_logic_cluster/lc_7/out
T_1_25_sp4_v_t_38
T_2_25_sp4_h_l_8
T_5_25_sp4_v_t_45
T_4_26_lc_trk_g3_5
T_4_26_wire_logic_cluster/lc_7/in_3

T_1_28_wire_logic_cluster/lc_7/out
T_2_28_lc_trk_g1_7
T_2_28_wire_logic_cluster/lc_5/in_3

T_1_28_wire_logic_cluster/lc_7/out
T_2_27_lc_trk_g2_7
T_2_27_wire_logic_cluster/lc_5/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_2_27_sp4_h_l_11
T_4_27_lc_trk_g2_6
T_4_27_wire_logic_cluster/lc_4/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_1_28_sp4_h_l_3
T_3_28_lc_trk_g2_6
T_3_28_wire_logic_cluster/lc_7/in_1

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_1_30_lc_trk_g1_6
T_1_30_wire_logic_cluster/lc_5/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_1_28_sp4_h_l_3
T_4_28_sp4_v_t_45
T_3_30_lc_trk_g0_3
T_3_30_wire_logic_cluster/lc_7/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_2_26_sp4_v_t_42
T_2_30_lc_trk_g1_7
T_2_30_wire_logic_cluster/lc_6/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_2_27_sp4_h_l_11
T_4_27_lc_trk_g2_6
T_4_27_wire_logic_cluster/lc_7/in_1

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_1_30_lc_trk_g1_6
T_1_30_wire_logic_cluster/lc_7/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_1_28_sp4_h_l_3
T_3_28_lc_trk_g2_6
T_3_28_wire_logic_cluster/lc_6/in_0

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_2_27_sp4_h_l_11
T_4_27_lc_trk_g2_6
T_4_27_wire_logic_cluster/lc_1/in_1

T_1_28_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_46
T_1_30_lc_trk_g1_6
T_1_30_wire_logic_cluster/lc_6/in_3

T_1_28_wire_logic_cluster/lc_7/out
T_2_26_sp4_v_t_42
T_2_30_lc_trk_g1_7
T_2_30_wire_logic_cluster/lc_7/in_3

T_1_28_wire_logic_cluster/lc_7/out
T_2_27_lc_trk_g3_7
T_2_27_wire_logic_cluster/lc_3/in_1

T_1_28_wire_logic_cluster/lc_7/out
T_1_28_lc_trk_g1_7
T_1_28_wire_logic_cluster/lc_7/in_1

End 

Net : pwm_g_1
T_2_30_wire_logic_cluster/lc_3/cout
T_2_30_wire_logic_cluster/lc_4/in_3

End 

Net : pwm_g_1_4
T_4_29_wire_logic_cluster/lc_2/out
T_4_29_sp4_h_l_9
T_0_29_sp4_h_l_5
T_2_29_lc_trk_g2_0
T_2_29_input_2_4
T_2_29_wire_logic_cluster/lc_4/in_2

End 

Net : ctrZ0Z_7
T_1_25_wire_logic_cluster/lc_7/out
T_1_25_lc_trk_g3_7
T_1_25_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_1_28_0_
T_1_28_wire_logic_cluster/carry_in_mux/cout
T_1_28_wire_logic_cluster/lc_0/in_3

Net : pwm_g_1_6
T_4_27_wire_logic_cluster/lc_2/out
T_4_27_sp4_h_l_9
T_3_27_sp4_v_t_44
T_2_29_lc_trk_g2_1
T_2_29_wire_logic_cluster/lc_6/in_1

End 

Net : ctrZ0Z_18
T_1_27_wire_logic_cluster/lc_2/out
T_1_24_sp4_v_t_44
T_2_28_sp4_h_l_9
T_4_28_lc_trk_g2_4
T_4_28_wire_logic_cluster/lc_7/in_1

T_1_27_wire_logic_cluster/lc_2/out
T_2_28_lc_trk_g3_2
T_2_28_wire_logic_cluster/lc_2/in_1

T_1_27_wire_logic_cluster/lc_2/out
T_2_28_lc_trk_g3_2
T_2_28_input_2_1
T_2_28_wire_logic_cluster/lc_1/in_2

T_1_27_wire_logic_cluster/lc_2/out
T_1_27_lc_trk_g1_2
T_1_27_wire_logic_cluster/lc_2/in_1

End 

Net : N_87_cascade_
T_2_28_wire_logic_cluster/lc_2/ltout
T_2_28_wire_logic_cluster/lc_3/in_2

End 

Net : pwm_r_1_0
T_2_28_wire_logic_cluster/lc_3/out
T_3_27_lc_trk_g2_3
T_3_27_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_g_1_7
T_4_29_wire_logic_cluster/lc_4/out
T_5_29_sp4_h_l_8
T_1_29_sp4_h_l_11
T_2_29_lc_trk_g2_3
T_2_29_input_2_7
T_2_29_wire_logic_cluster/lc_7/in_2

End 

Net : pwm_ctrZ0Z_1
T_1_29_wire_logic_cluster/lc_1/out
T_2_29_lc_trk_g0_1
T_2_29_wire_logic_cluster/lc_1/in_0

T_1_29_wire_logic_cluster/lc_1/out
T_1_29_lc_trk_g3_1
T_1_29_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_ctr_i_1
T_2_29_wire_logic_cluster/lc_1/out
T_2_27_sp4_v_t_47
T_3_27_sp4_h_l_3
T_3_27_lc_trk_g1_6
T_3_27_input_2_1
T_3_27_wire_logic_cluster/lc_1/in_2

T_2_29_wire_logic_cluster/lc_1/out
T_2_27_sp4_v_t_47
T_2_29_lc_trk_g3_2
T_2_29_input_2_1
T_2_29_wire_logic_cluster/lc_1/in_2

T_2_29_wire_logic_cluster/lc_1/out
T_3_29_lc_trk_g1_1
T_3_29_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_g_1_5
T_2_25_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_40
T_2_28_sp4_v_t_45
T_2_29_lc_trk_g2_5
T_2_29_input_2_5
T_2_29_wire_logic_cluster/lc_5/in_2

End 

Net : ctrZ0Z_8
T_1_26_wire_logic_cluster/lc_0/out
T_1_26_lc_trk_g3_0
T_1_26_wire_logic_cluster/lc_0/in_1

End 

Net : ctr_cry_22
T_1_27_wire_logic_cluster/lc_6/cout
T_1_27_wire_logic_cluster/lc_7/in_3

Net : pwm_ctrZ0Z_0
T_1_29_wire_logic_cluster/lc_0/out
T_2_29_lc_trk_g1_0
T_2_29_wire_logic_cluster/lc_0/in_3

T_1_29_wire_logic_cluster/lc_0/out
T_1_29_lc_trk_g3_0
T_1_29_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_ctr_i_0
T_2_29_wire_logic_cluster/lc_0/out
T_3_26_sp4_v_t_41
T_3_27_lc_trk_g3_1
T_3_27_input_2_0
T_3_27_wire_logic_cluster/lc_0/in_2

T_2_29_wire_logic_cluster/lc_0/out
T_2_29_lc_trk_g3_0
T_2_29_wire_logic_cluster/lc_0/in_1

T_2_29_wire_logic_cluster/lc_0/out
T_3_29_lc_trk_g0_0
T_3_29_input_2_0
T_3_29_wire_logic_cluster/lc_0/in_2

End 

Net : un40_b_val_3_ns_1_1_cascade_
T_2_28_wire_logic_cluster/lc_6/ltout
T_2_28_wire_logic_cluster/lc_7/in_2

End 

Net : pwm_b_1_1
T_2_28_wire_logic_cluster/lc_7/out
T_3_29_lc_trk_g2_7
T_3_29_input_2_1
T_3_29_wire_logic_cluster/lc_1/in_2

End 

Net : ctrZ0Z_9
T_1_26_wire_logic_cluster/lc_1/out
T_1_26_lc_trk_g3_1
T_1_26_wire_logic_cluster/lc_1/in_1

End 

Net : ctr_cry_21
T_1_27_wire_logic_cluster/lc_5/cout
T_1_27_wire_logic_cluster/lc_6/in_3

Net : ctrZ0Z_10
T_1_26_wire_logic_cluster/lc_2/out
T_1_26_lc_trk_g1_2
T_1_26_wire_logic_cluster/lc_2/in_1

End 

Net : ctr_cry_20
T_1_27_wire_logic_cluster/lc_4/cout
T_1_27_wire_logic_cluster/lc_5/in_3

Net : pwm_ctrZ0Z_2
T_1_29_wire_logic_cluster/lc_2/out
T_2_29_lc_trk_g0_2
T_2_29_wire_logic_cluster/lc_2/in_0

T_1_29_wire_logic_cluster/lc_2/out
T_1_29_lc_trk_g1_2
T_1_29_wire_logic_cluster/lc_2/in_1

End 

Net : pwm_ctr_i_2
T_2_29_wire_logic_cluster/lc_2/out
T_3_26_sp4_v_t_45
T_3_27_lc_trk_g2_5
T_3_27_wire_logic_cluster/lc_2/in_1

T_2_29_wire_logic_cluster/lc_2/out
T_2_29_lc_trk_g1_2
T_2_29_wire_logic_cluster/lc_2/in_1

T_2_29_wire_logic_cluster/lc_2/out
T_3_29_lc_trk_g0_2
T_3_29_input_2_2
T_3_29_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_ctr_i_4
T_2_29_wire_logic_cluster/lc_4/out
T_3_27_sp4_v_t_36
T_4_27_sp4_h_l_1
T_3_27_lc_trk_g0_1
T_3_27_wire_logic_cluster/lc_4/in_1

T_2_29_wire_logic_cluster/lc_4/out
T_2_29_lc_trk_g3_4
T_2_29_wire_logic_cluster/lc_4/in_1

T_2_29_wire_logic_cluster/lc_4/out
T_3_29_lc_trk_g0_4
T_3_29_input_2_4
T_3_29_wire_logic_cluster/lc_4/in_2

End 

Net : pwm_ctrZ0Z_4
T_1_29_wire_logic_cluster/lc_4/out
T_2_29_lc_trk_g1_4
T_2_29_wire_logic_cluster/lc_4/in_3

T_1_29_wire_logic_cluster/lc_4/out
T_1_29_lc_trk_g3_4
T_1_29_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_g_1_0
T_2_28_wire_logic_cluster/lc_1/out
T_2_29_lc_trk_g1_1
T_2_29_input_2_0
T_2_29_wire_logic_cluster/lc_0/in_2

End 

Net : ctrZ0Z_11
T_1_26_wire_logic_cluster/lc_3/out
T_1_26_lc_trk_g1_3
T_1_26_wire_logic_cluster/lc_3/in_1

End 

Net : ctr_cry_19
T_1_27_wire_logic_cluster/lc_3/cout
T_1_27_wire_logic_cluster/lc_4/in_3

Net : pwm_ctrZ0Z_3
T_1_29_wire_logic_cluster/lc_3/out
T_2_29_lc_trk_g0_3
T_2_29_wire_logic_cluster/lc_3/in_0

T_1_29_wire_logic_cluster/lc_3/out
T_1_29_lc_trk_g1_3
T_1_29_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_ctr_i_3
T_2_29_wire_logic_cluster/lc_3/out
T_3_25_sp4_v_t_42
T_3_27_lc_trk_g3_7
T_3_27_wire_logic_cluster/lc_3/in_1

T_2_29_wire_logic_cluster/lc_3/out
T_2_29_lc_trk_g1_3
T_2_29_wire_logic_cluster/lc_3/in_1

T_2_29_wire_logic_cluster/lc_3/out
T_3_29_lc_trk_g0_3
T_3_29_input_2_3
T_3_29_wire_logic_cluster/lc_3/in_2

End 

Net : pwm_g_1_1
T_2_28_wire_logic_cluster/lc_0/out
T_2_29_lc_trk_g0_0
T_2_29_wire_logic_cluster/lc_1/in_1

End 

Net : ctrZ0Z_12
T_1_26_wire_logic_cluster/lc_4/out
T_1_26_lc_trk_g3_4
T_1_26_wire_logic_cluster/lc_4/in_1

End 

Net : ctr_cry_18
T_1_27_wire_logic_cluster/lc_2/cout
T_1_27_wire_logic_cluster/lc_3/in_3

Net : pwm_ctr_i_6
T_2_29_wire_logic_cluster/lc_6/out
T_3_27_sp4_v_t_40
T_4_27_sp4_h_l_10
T_3_27_lc_trk_g1_2
T_3_27_wire_logic_cluster/lc_6/in_1

T_2_29_wire_logic_cluster/lc_6/out
T_2_29_lc_trk_g2_6
T_2_29_input_2_6
T_2_29_wire_logic_cluster/lc_6/in_2

T_2_29_wire_logic_cluster/lc_6/out
T_3_29_lc_trk_g0_6
T_3_29_input_2_6
T_3_29_wire_logic_cluster/lc_6/in_2

End 

Net : pwm_ctrZ0Z_6
T_1_29_wire_logic_cluster/lc_6/out
T_2_29_lc_trk_g1_6
T_2_29_wire_logic_cluster/lc_6/in_3

T_1_29_wire_logic_cluster/lc_6/out
T_1_29_lc_trk_g1_6
T_1_29_wire_logic_cluster/lc_6/in_1

End 

Net : pwm_g_1_2
T_2_28_wire_logic_cluster/lc_4/out
T_2_29_lc_trk_g0_4
T_2_29_input_2_2
T_2_29_wire_logic_cluster/lc_2/in_2

End 

Net : ctr_cry_17
T_1_27_wire_logic_cluster/lc_1/cout
T_1_27_wire_logic_cluster/lc_2/in_3

Net : ctrZ0Z_13
T_1_26_wire_logic_cluster/lc_5/out
T_1_26_lc_trk_g1_5
T_1_26_wire_logic_cluster/lc_5/in_1

End 

Net : pwm_ctrZ0Z_5
T_1_29_wire_logic_cluster/lc_5/out
T_2_29_lc_trk_g1_5
T_2_29_wire_logic_cluster/lc_5/in_3

T_1_29_wire_logic_cluster/lc_5/out
T_1_29_lc_trk_g1_5
T_1_29_wire_logic_cluster/lc_5/in_1

End 

Net : pwm_ctr_i_5
T_2_29_wire_logic_cluster/lc_5/out
T_3_25_sp4_v_t_46
T_3_27_lc_trk_g3_3
T_3_27_wire_logic_cluster/lc_5/in_1

T_2_29_wire_logic_cluster/lc_5/out
T_2_29_lc_trk_g3_5
T_2_29_wire_logic_cluster/lc_5/in_1

T_2_29_wire_logic_cluster/lc_5/out
T_3_29_lc_trk_g0_5
T_3_29_input_2_5
T_3_29_wire_logic_cluster/lc_5/in_2

End 

Net : pwm_ctrZ0Z_7
T_1_29_wire_logic_cluster/lc_7/out
T_2_29_lc_trk_g1_7
T_2_29_wire_logic_cluster/lc_7/in_3

T_1_29_wire_logic_cluster/lc_7/out
T_1_29_lc_trk_g3_7
T_1_29_wire_logic_cluster/lc_7/in_1

End 

Net : pwm_ctr_i_7
T_2_29_wire_logic_cluster/lc_7/out
T_2_27_sp4_v_t_43
T_3_27_sp4_h_l_6
T_3_27_lc_trk_g1_3
T_3_27_wire_logic_cluster/lc_7/in_1

T_2_29_wire_logic_cluster/lc_7/out
T_2_29_sp4_h_l_3
T_3_29_lc_trk_g2_3
T_3_29_input_2_7
T_3_29_wire_logic_cluster/lc_7/in_2

T_2_29_wire_logic_cluster/lc_7/out
T_2_29_lc_trk_g3_7
T_2_29_wire_logic_cluster/lc_7/in_1

End 

Net : pwm_g_1_3
T_2_28_wire_logic_cluster/lc_5/out
T_2_29_lc_trk_g0_5
T_2_29_input_2_3
T_2_29_wire_logic_cluster/lc_3/in_2

End 

Net : ctrZ0Z_14
T_1_26_wire_logic_cluster/lc_6/out
T_1_26_lc_trk_g1_6
T_1_26_wire_logic_cluster/lc_6/in_1

End 

Net : ctr_cry_16
T_1_27_wire_logic_cluster/lc_0/cout
T_1_27_wire_logic_cluster/lc_1/in_3

Net : ctrZ0Z_15
T_1_26_wire_logic_cluster/lc_7/out
T_1_26_lc_trk_g3_7
T_1_26_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_1_27_0_
T_1_27_wire_logic_cluster/carry_in_mux/cout
T_1_27_wire_logic_cluster/lc_0/in_3

Net : pwm_g_1_9
T_1_30_wire_logic_cluster/lc_5/out
T_2_30_sp4_h_l_10
T_2_30_lc_trk_g0_7
T_2_30_input_2_1
T_2_30_wire_logic_cluster/lc_1/in_2

End 

Net : ctrZ0Z_16
T_1_27_wire_logic_cluster/lc_0/out
T_1_27_lc_trk_g3_0
T_1_27_wire_logic_cluster/lc_0/in_1

End 

Net : ctr_cry_14
T_1_26_wire_logic_cluster/lc_6/cout
T_1_26_wire_logic_cluster/lc_7/in_3

Net : pwm_ctrZ0Z_8
T_1_30_wire_logic_cluster/lc_0/out
T_2_30_lc_trk_g1_0
T_2_30_wire_logic_cluster/lc_0/in_3

T_1_30_wire_logic_cluster/lc_0/out
T_1_30_lc_trk_g3_0
T_1_30_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_ctr_i_8
T_2_30_wire_logic_cluster/lc_0/out
T_3_27_sp4_v_t_41
T_3_28_lc_trk_g2_1
T_3_28_wire_logic_cluster/lc_0/in_1

T_2_30_wire_logic_cluster/lc_0/out
T_2_30_lc_trk_g3_0
T_2_30_wire_logic_cluster/lc_0/in_1

T_2_30_wire_logic_cluster/lc_0/out
T_3_30_lc_trk_g0_0
T_3_30_input_2_0
T_3_30_wire_logic_cluster/lc_0/in_2

End 

Net : pwm_g_1_8
T_1_30_wire_logic_cluster/lc_6/out
T_2_30_lc_trk_g0_6
T_2_30_input_2_0
T_2_30_wire_logic_cluster/lc_0/in_2

End 

Net : ctrZ0Z_17
T_1_27_wire_logic_cluster/lc_1/out
T_1_27_lc_trk_g3_1
T_1_27_wire_logic_cluster/lc_1/in_1

End 

Net : ctr_cry_13
T_1_26_wire_logic_cluster/lc_5/cout
T_1_26_wire_logic_cluster/lc_6/in_3

Net : pwm_ctr_i_9
T_2_30_wire_logic_cluster/lc_1/out
T_3_27_sp4_v_t_43
T_3_28_lc_trk_g3_3
T_3_28_wire_logic_cluster/lc_1/in_1

T_2_30_wire_logic_cluster/lc_1/out
T_2_30_lc_trk_g3_1
T_2_30_wire_logic_cluster/lc_1/in_1

T_2_30_wire_logic_cluster/lc_1/out
T_3_30_lc_trk_g0_1
T_3_30_input_2_1
T_3_30_wire_logic_cluster/lc_1/in_2

End 

Net : pwm_ctrZ0Z_9
T_1_30_wire_logic_cluster/lc_1/out
T_2_30_lc_trk_g1_1
T_2_30_wire_logic_cluster/lc_1/in_3

T_1_30_wire_logic_cluster/lc_1/out
T_1_30_lc_trk_g3_1
T_1_30_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_g_1_11
T_1_30_wire_logic_cluster/lc_7/out
T_1_30_sp4_h_l_3
T_2_30_lc_trk_g2_3
T_2_30_input_2_3
T_2_30_wire_logic_cluster/lc_3/in_2

End 

Net : ctr_cry_12
T_1_26_wire_logic_cluster/lc_4/cout
T_1_26_wire_logic_cluster/lc_5/in_3

Net : pwm_ctrZ0Z_10
T_1_30_wire_logic_cluster/lc_2/out
T_2_30_lc_trk_g0_2
T_2_30_wire_logic_cluster/lc_2/in_0

T_1_30_wire_logic_cluster/lc_2/out
T_1_30_lc_trk_g1_2
T_1_30_wire_logic_cluster/lc_2/in_1

End 

Net : pwm_g_1_10
T_2_30_wire_logic_cluster/lc_7/out
T_2_30_lc_trk_g3_7
T_2_30_input_2_2
T_2_30_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_ctr_i_10
T_2_30_wire_logic_cluster/lc_2/out
T_2_30_sp4_h_l_9
T_3_30_lc_trk_g3_1
T_3_30_input_2_2
T_3_30_wire_logic_cluster/lc_2/in_2

T_2_30_wire_logic_cluster/lc_2/out
T_3_27_sp4_v_t_45
T_3_28_lc_trk_g3_5
T_3_28_input_2_2
T_3_28_wire_logic_cluster/lc_2/in_2

T_2_30_wire_logic_cluster/lc_2/out
T_2_30_lc_trk_g1_2
T_2_30_wire_logic_cluster/lc_2/in_1

End 

Net : ctr_cry_11
T_1_26_wire_logic_cluster/lc_3/cout
T_1_26_wire_logic_cluster/lc_4/in_3

Net : pwm_ctr_i_11
T_2_30_wire_logic_cluster/lc_3/out
T_3_27_sp4_v_t_47
T_3_28_lc_trk_g3_7
T_3_28_wire_logic_cluster/lc_3/in_1

T_2_30_wire_logic_cluster/lc_3/out
T_2_30_sp4_h_l_11
T_3_30_lc_trk_g2_3
T_3_30_input_2_3
T_3_30_wire_logic_cluster/lc_3/in_2

T_2_30_wire_logic_cluster/lc_3/out
T_2_30_lc_trk_g1_3
T_2_30_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_ctrZ0Z_11
T_1_30_wire_logic_cluster/lc_3/out
T_2_30_lc_trk_g0_3
T_2_30_wire_logic_cluster/lc_3/in_0

T_1_30_wire_logic_cluster/lc_3/out
T_1_30_lc_trk_g1_3
T_1_30_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_ctr_cry_10
T_1_30_wire_logic_cluster/lc_2/cout
T_1_30_wire_logic_cluster/lc_3/in_3

End 

Net : ctr_cry_10
T_1_26_wire_logic_cluster/lc_2/cout
T_1_26_wire_logic_cluster/lc_3/in_3

Net : pwm_ctr_cry_9
T_1_30_wire_logic_cluster/lc_1/cout
T_1_30_wire_logic_cluster/lc_2/in_3

Net : ctr_cry_9
T_1_26_wire_logic_cluster/lc_1/cout
T_1_26_wire_logic_cluster/lc_2/in_3

Net : pwm_ctr_cry_8
T_1_30_wire_logic_cluster/lc_0/cout
T_1_30_wire_logic_cluster/lc_1/in_3

Net : ctr_cry_8
T_1_26_wire_logic_cluster/lc_0/cout
T_1_26_wire_logic_cluster/lc_1/in_3

Net : bfn_1_30_0_
T_1_30_wire_logic_cluster/carry_in_mux/cout
T_1_30_wire_logic_cluster/lc_0/in_3

Net : bfn_1_26_0_
T_1_26_wire_logic_cluster/carry_in_mux/cout
T_1_26_wire_logic_cluster/lc_0/in_3

Net : pwm_ctr_cry_6
T_1_29_wire_logic_cluster/lc_6/cout
T_1_29_wire_logic_cluster/lc_7/in_3

Net : ctr_cry_6
T_1_25_wire_logic_cluster/lc_6/cout
T_1_25_wire_logic_cluster/lc_7/in_3

Net : pwm_ctr_cry_5
T_1_29_wire_logic_cluster/lc_5/cout
T_1_29_wire_logic_cluster/lc_6/in_3

Net : ctr_cry_5
T_1_25_wire_logic_cluster/lc_5/cout
T_1_25_wire_logic_cluster/lc_6/in_3

Net : pwm_ctr_cry_4
T_1_29_wire_logic_cluster/lc_4/cout
T_1_29_wire_logic_cluster/lc_5/in_3

Net : ctr_cry_4
T_1_25_wire_logic_cluster/lc_4/cout
T_1_25_wire_logic_cluster/lc_5/in_3

Net : ctr_cry_3
T_1_25_wire_logic_cluster/lc_3/cout
T_1_25_wire_logic_cluster/lc_4/in_3

Net : pwm_ctr_cry_3
T_1_29_wire_logic_cluster/lc_3/cout
T_1_29_wire_logic_cluster/lc_4/in_3

Net : pwm_ctr_cry_2
T_1_29_wire_logic_cluster/lc_2/cout
T_1_29_wire_logic_cluster/lc_3/in_3

Net : ctr_cry_2
T_1_25_wire_logic_cluster/lc_2/cout
T_1_25_wire_logic_cluster/lc_3/in_3

Net : pwm_ctr_cry_1
T_1_29_wire_logic_cluster/lc_1/cout
T_1_29_wire_logic_cluster/lc_2/in_3

Net : ctr_cry_1
T_1_25_wire_logic_cluster/lc_1/cout
T_1_25_wire_logic_cluster/lc_2/in_3

Net : pwm_ctr_cry_0
T_1_29_wire_logic_cluster/lc_0/cout
T_1_29_wire_logic_cluster/lc_1/in_3

Net : ctr_cry_0
T_1_25_wire_logic_cluster/lc_0/cout
T_1_25_wire_logic_cluster/lc_1/in_3

Net : pwm_bZ0
T_3_30_wire_logic_cluster/lc_4/out
T_1_30_sp4_h_l_5
T_0_30_lc_trk_g1_5
T_0_31_wire_rgba_drv/RGB1PWM

End 

Net : pwm_gZ0
T_2_30_wire_logic_cluster/lc_4/out
T_1_30_sp4_h_l_0
T_0_30_lc_trk_g1_0
T_0_30_wire_con_box/lc_2/in_1

End 

Net : CONSTANT_ONE_NET
T_2_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g0_7
T_3_25_input_2_1
T_3_25_wire_logic_cluster/lc_1/in_2

T_2_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g0_7
T_3_25_wire_logic_cluster/lc_2/in_1

T_2_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g1_7
T_3_25_wire_logic_cluster/lc_3/in_1

T_2_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g0_7
T_3_25_wire_logic_cluster/lc_4/in_1

T_2_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g1_7
T_3_25_wire_logic_cluster/lc_5/in_1

T_2_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g0_7
T_3_25_wire_logic_cluster/lc_6/in_1

T_2_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g1_7
T_3_25_wire_logic_cluster/lc_7/in_1

T_2_25_wire_logic_cluster/lc_7/out
T_3_26_lc_trk_g2_7
T_3_26_wire_logic_cluster/lc_0/in_1

T_2_25_wire_logic_cluster/lc_7/out
T_3_26_lc_trk_g3_7
T_3_26_wire_logic_cluster/lc_1/in_1

T_2_25_wire_logic_cluster/lc_7/out
T_1_25_sp4_h_l_6
T_0_25_sp4_v_t_43
T_0_29_lc_trk_g1_6
T_0_29_wire_con_box/lc_0/in_1

T_2_25_wire_logic_cluster/lc_7/out
T_1_25_sp4_h_l_6
T_0_25_sp4_v_t_43
T_0_29_sp4_v_t_39
T_0_30_lc_trk_g3_7
T_0_30_wire_con_box/lc_1/in_1

T_2_25_wire_logic_cluster/lc_7/out
T_1_25_sp4_h_l_6
T_0_25_sp4_v_t_43
T_0_29_lc_trk_g0_6
T_0_31_wire_hf_osc/CLKHFEN

T_2_25_wire_logic_cluster/lc_7/out
T_0_25_sp12_h_l_1
T_12_25_sp12_h_l_1
T_22_25_sp4_h_l_10
T_25_25_sp4_v_t_47
T_25_29_lc_trk_g1_2
T_0_31_wire_rgba_drv/CURREN

End 

Net : clk
T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_30_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_30_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_30_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_30_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_29_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_29_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_29_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_29_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_29_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_29_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_29_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_29_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_2_30_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_28_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_28_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_28_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_28_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_28_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_28_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_28_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_28_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_3_30_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_27_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_27_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_27_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_27_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_27_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_27_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_27_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_27_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_26_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_26_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_26_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_26_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_26_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_26_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_26_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_26_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_3_28_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_25_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_25_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_25_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_25_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_25_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_25_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_25_wire_logic_cluster/lc_3/clk

T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_1_25_wire_logic_cluster/lc_3/clk

End 

Net : bfn_1_29_0_
Net : pwm_rZ0
T_3_28_wire_logic_cluster/lc_4/out
T_2_28_sp4_h_l_0
T_1_28_sp4_v_t_43
T_0_30_lc_trk_g1_6
T_0_30_wire_con_box/lc_4/in_1

End 

Net : bfn_1_25_0_
