0.7
2020.2
May  7 2023
15:24:31
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/AESL_axi_master_gmem.v,1689175399,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/AESL_axi_slave_CTRL.v,1689175399,systemVerilog,,,,AESL_axi_slave_CTRL,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/AESL_axi_slave_control.v,1689175399,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/csv_file_dump.svh,1689175399,verilog,,,,,,,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/dataflow_monitor.sv,1689175399,systemVerilog,G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/nodf_module_interface.svh;G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/upc_loop_interface.svh,,G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/dump_file_agent.svh;G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/csv_file_dump.svh;G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/sample_agent.svh;G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/loop_sample_agent.svh;G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/sample_manager.svh;G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/nodf_module_interface.svh;G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/nodf_module_monitor.svh;G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/upc_loop_interface.svh;G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/dump_file_agent.svh,1689175399,verilog,,,,,,,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fifo_para.vh,1689175399,verilog,,,,,,,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap.autotb.v,1689175399,systemVerilog,,,G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fifo_para.vh,apatb_fir_wrap_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap.v,1689175328,systemVerilog,,,,fir_wrap,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_CTRL_s_axi.v,1689175329,systemVerilog,,,,fir_wrap_CTRL_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_control_s_axi.v,1689175329,systemVerilog,,,,fir_wrap_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_41_1.v,1689175316,systemVerilog,,,,fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_41_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.v,1689175322,systemVerilog,,,,fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_flow_control_loop_pipe_sequential_init.v,1689175329,systemVerilog,,,,fir_wrap_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_gmem_m_axi.v,1689175328,systemVerilog,,,,fir_wrap_gmem_m_axi;fir_wrap_gmem_m_axi_burst_converter;fir_wrap_gmem_m_axi_fifo;fir_wrap_gmem_m_axi_load;fir_wrap_gmem_m_axi_mem;fir_wrap_gmem_m_axi_read;fir_wrap_gmem_m_axi_reg_slice;fir_wrap_gmem_m_axi_srl;fir_wrap_gmem_m_axi_store;fir_wrap_gmem_m_axi_throttle;fir_wrap_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_mul_32s_32s_32_2_1.v,1689175322,systemVerilog,,,,fir_wrap_mul_32s_32s_32_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/loop_sample_agent.svh,1689175399,verilog,,,,,,,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/nodf_module_interface.svh,1689175399,verilog,,,,nodf_module_intf,,,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/nodf_module_monitor.svh,1689175399,verilog,,,,,,,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/sample_agent.svh,1689175399,verilog,,,,,,,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/sample_manager.svh,1689175399,verilog,,,,,,,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/upc_loop_interface.svh,1689175399,verilog,,,,upc_loop_intf,,,,,,,,
G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/upc_loop_monitor.svh,1689175399,verilog,,,,,,,,,,,,
