ARM GAS  /tmp/cc8d6WVh.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB126:
  28              		.file 1 "Src/stm32f4xx_hal_msp.c"
   1:Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f4xx_hal_msp.c **** /**
   3:Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   5:Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f4xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   9:Src/stm32f4xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
  10:Src/stm32f4xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  11:Src/stm32f4xx_hal_msp.c ****   * inserted by the user or by software development tools
  12:Src/stm32f4xx_hal_msp.c ****   * are owned by their respective copyright owners.
  13:Src/stm32f4xx_hal_msp.c ****   *
  14:Src/stm32f4xx_hal_msp.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
  15:Src/stm32f4xx_hal_msp.c ****   *
  16:Src/stm32f4xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  17:Src/stm32f4xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  18:Src/stm32f4xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  19:Src/stm32f4xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  20:Src/stm32f4xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  21:Src/stm32f4xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  22:Src/stm32f4xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  23:Src/stm32f4xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  24:Src/stm32f4xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  25:Src/stm32f4xx_hal_msp.c ****   *      without specific prior written permission.
  26:Src/stm32f4xx_hal_msp.c ****   *
  27:Src/stm32f4xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:Src/stm32f4xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  29:Src/stm32f4xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  30:Src/stm32f4xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
ARM GAS  /tmp/cc8d6WVh.s 			page 2


  31:Src/stm32f4xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  32:Src/stm32f4xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  33:Src/stm32f4xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  34:Src/stm32f4xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  35:Src/stm32f4xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  36:Src/stm32f4xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  37:Src/stm32f4xx_hal_msp.c ****   *
  38:Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  39:Src/stm32f4xx_hal_msp.c ****   */
  40:Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  41:Src/stm32f4xx_hal_msp.c **** 
  42:Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  43:Src/stm32f4xx_hal_msp.c **** #include "main.h"
  44:Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  45:Src/stm32f4xx_hal_msp.c **** 
  46:Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  47:Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_sdio_rx;
  48:Src/stm32f4xx_hal_msp.c **** 
  49:Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_rx;
  50:Src/stm32f4xx_hal_msp.c **** 
  51:Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  52:Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  53:Src/stm32f4xx_hal_msp.c **** 
  54:Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  55:Src/stm32f4xx_hal_msp.c **** 
  56:Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  57:Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  58:Src/stm32f4xx_hal_msp.c ****  
  59:Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  60:Src/stm32f4xx_hal_msp.c **** 
  61:Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  62:Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  63:Src/stm32f4xx_hal_msp.c **** 
  64:Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  65:Src/stm32f4xx_hal_msp.c **** 
  66:Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  67:Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  68:Src/stm32f4xx_hal_msp.c **** 
  69:Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  70:Src/stm32f4xx_hal_msp.c **** 
  71:Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  72:Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  73:Src/stm32f4xx_hal_msp.c **** 
  74:Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  75:Src/stm32f4xx_hal_msp.c **** 
  76:Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  77:Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  78:Src/stm32f4xx_hal_msp.c **** 
  79:Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  80:Src/stm32f4xx_hal_msp.c **** 
  81:Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  82:Src/stm32f4xx_hal_msp.c **** 
  83:Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  84:Src/stm32f4xx_hal_msp.c **** /**
  85:Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  86:Src/stm32f4xx_hal_msp.c ****   */
  87:Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
ARM GAS  /tmp/cc8d6WVh.s 			page 3


  88:Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 88 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  89:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  90:Src/stm32f4xx_hal_msp.c **** 
  91:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  92:Src/stm32f4xx_hal_msp.c **** 
  93:Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 93 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 93 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 93 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 93 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 93 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  94:Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 94 3 view .LVU6
  55              	.LBB3:
  56              		.loc 1 94 3 view .LVU7
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 94 3 view .LVU8
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 94 3 view .LVU9
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 94 3 view .LVU10
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  95:Src/stm32f4xx_hal_msp.c **** 
  96:Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  97:Src/stm32f4xx_hal_msp.c **** 
  98:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  99:Src/stm32f4xx_hal_msp.c **** 
 100:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
 101:Src/stm32f4xx_hal_msp.c **** }
  69              		.loc 1 101 1 is_stmt 0 view .LVU11
  70 002e 02B0     		add	sp, sp, #8
  71              	.LCFI1:
ARM GAS  /tmp/cc8d6WVh.s 			page 4


  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE126:
  82              		.section	.text.HAL_SD_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_SD_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu fpv4-sp-d16
  90              	HAL_SD_MspInit:
  91              	.LVL0:
  92              	.LFB127:
 102:Src/stm32f4xx_hal_msp.c **** 
 103:Src/stm32f4xx_hal_msp.c **** /**
 104:Src/stm32f4xx_hal_msp.c **** * @brief SD MSP Initialization
 105:Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 106:Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
 107:Src/stm32f4xx_hal_msp.c **** * @retval None
 108:Src/stm32f4xx_hal_msp.c **** */
 109:Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 110:Src/stm32f4xx_hal_msp.c **** {
  93              		.loc 1 110 1 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 32
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		.loc 1 110 1 is_stmt 0 view .LVU13
  98 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  99              	.LCFI2:
 100              		.cfi_def_cfa_offset 28
 101              		.cfi_offset 4, -28
 102              		.cfi_offset 5, -24
 103              		.cfi_offset 6, -20
 104              		.cfi_offset 7, -16
 105              		.cfi_offset 8, -12
 106              		.cfi_offset 9, -8
 107              		.cfi_offset 14, -4
 108 0004 89B0     		sub	sp, sp, #36
 109              	.LCFI3:
 110              		.cfi_def_cfa_offset 64
 111:Src/stm32f4xx_hal_msp.c **** 
 112:Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 111              		.loc 1 112 3 is_stmt 1 view .LVU14
 112              		.loc 1 112 20 is_stmt 0 view .LVU15
 113 0006 0023     		movs	r3, #0
 114 0008 0393     		str	r3, [sp, #12]
 115 000a 0493     		str	r3, [sp, #16]
 116 000c 0593     		str	r3, [sp, #20]
 117 000e 0693     		str	r3, [sp, #24]
 118 0010 0793     		str	r3, [sp, #28]
 113:Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
ARM GAS  /tmp/cc8d6WVh.s 			page 5


 119              		.loc 1 113 3 is_stmt 1 view .LVU16
 120              		.loc 1 113 9 is_stmt 0 view .LVU17
 121 0012 0268     		ldr	r2, [r0]
 122              		.loc 1 113 5 view .LVU18
 123 0014 3A4B     		ldr	r3, .L11
 124 0016 9A42     		cmp	r2, r3
 125 0018 02D0     		beq	.L9
 126              	.LVL1:
 127              	.L5:
 114:Src/stm32f4xx_hal_msp.c ****   {
 115:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 0 */
 116:Src/stm32f4xx_hal_msp.c **** 
 117:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 0 */
 118:Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 119:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_ENABLE();
 120:Src/stm32f4xx_hal_msp.c ****   
 121:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 122:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 123:Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 124:Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 125:Src/stm32f4xx_hal_msp.c ****     PC9     ------> SDIO_D1
 126:Src/stm32f4xx_hal_msp.c ****     PC10     ------> SDIO_D2
 127:Src/stm32f4xx_hal_msp.c ****     PC11     ------> SDIO_D3
 128:Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 129:Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD 
 130:Src/stm32f4xx_hal_msp.c ****     */
 131:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 132:Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12;
 133:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 135:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 136:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 137:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 138:Src/stm32f4xx_hal_msp.c **** 
 139:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 140:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 141:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 142:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 143:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 144:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 145:Src/stm32f4xx_hal_msp.c **** 
 146:Src/stm32f4xx_hal_msp.c ****     /* SDIO DMA Init */
 147:Src/stm32f4xx_hal_msp.c ****     /* SDIO_RX Init */
 148:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Instance = DMA2_Stream3;
 149:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 150:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 151:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 152:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 153:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 154:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 155:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 156:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 157:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 158:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 159:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 160:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 161:Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
ARM GAS  /tmp/cc8d6WVh.s 			page 6


 162:Src/stm32f4xx_hal_msp.c ****     {
 163:Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 164:Src/stm32f4xx_hal_msp.c ****     }
 165:Src/stm32f4xx_hal_msp.c **** 
 166:Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 167:Src/stm32f4xx_hal_msp.c **** 
 168:Src/stm32f4xx_hal_msp.c ****     /* SDIO interrupt Init */
 169:Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 170:Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDIO_IRQn);
 171:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 172:Src/stm32f4xx_hal_msp.c **** 
 173:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 1 */
 174:Src/stm32f4xx_hal_msp.c ****   }
 175:Src/stm32f4xx_hal_msp.c **** 
 176:Src/stm32f4xx_hal_msp.c **** }
 128              		.loc 1 176 1 view .LVU19
 129 001a 09B0     		add	sp, sp, #36
 130              	.LCFI4:
 131              		.cfi_remember_state
 132              		.cfi_def_cfa_offset 28
 133              		@ sp needed
 134 001c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 135              	.LVL2:
 136              	.L9:
 137              	.LCFI5:
 138              		.cfi_restore_state
 139              		.loc 1 176 1 view .LVU20
 140 0020 0446     		mov	r4, r0
 119:Src/stm32f4xx_hal_msp.c ****   
 141              		.loc 1 119 5 is_stmt 1 view .LVU21
 142              	.LBB4:
 119:Src/stm32f4xx_hal_msp.c ****   
 143              		.loc 1 119 5 view .LVU22
 144 0022 0025     		movs	r5, #0
 145 0024 0095     		str	r5, [sp]
 119:Src/stm32f4xx_hal_msp.c ****   
 146              		.loc 1 119 5 view .LVU23
 147 0026 03F58633 		add	r3, r3, #68608
 148 002a 5A6C     		ldr	r2, [r3, #68]
 149 002c 42F40062 		orr	r2, r2, #2048
 150 0030 5A64     		str	r2, [r3, #68]
 119:Src/stm32f4xx_hal_msp.c ****   
 151              		.loc 1 119 5 view .LVU24
 152 0032 5A6C     		ldr	r2, [r3, #68]
 153 0034 02F40062 		and	r2, r2, #2048
 154 0038 0092     		str	r2, [sp]
 119:Src/stm32f4xx_hal_msp.c ****   
 155              		.loc 1 119 5 view .LVU25
 156 003a 009A     		ldr	r2, [sp]
 157              	.LBE4:
 121:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 158              		.loc 1 121 5 view .LVU26
 159              	.LBB5:
 121:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 160              		.loc 1 121 5 view .LVU27
 161 003c 0195     		str	r5, [sp, #4]
 121:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  /tmp/cc8d6WVh.s 			page 7


 162              		.loc 1 121 5 view .LVU28
 163 003e 1A6B     		ldr	r2, [r3, #48]
 164 0040 42F00402 		orr	r2, r2, #4
 165 0044 1A63     		str	r2, [r3, #48]
 121:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 166              		.loc 1 121 5 view .LVU29
 167 0046 1A6B     		ldr	r2, [r3, #48]
 168 0048 02F00402 		and	r2, r2, #4
 169 004c 0192     		str	r2, [sp, #4]
 121:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 170              		.loc 1 121 5 view .LVU30
 171 004e 019A     		ldr	r2, [sp, #4]
 172              	.LBE5:
 122:Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 173              		.loc 1 122 5 view .LVU31
 174              	.LBB6:
 122:Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 175              		.loc 1 122 5 view .LVU32
 176 0050 0295     		str	r5, [sp, #8]
 122:Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 177              		.loc 1 122 5 view .LVU33
 178 0052 1A6B     		ldr	r2, [r3, #48]
 179 0054 42F00802 		orr	r2, r2, #8
 180 0058 1A63     		str	r2, [r3, #48]
 122:Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 181              		.loc 1 122 5 view .LVU34
 182 005a 1B6B     		ldr	r3, [r3, #48]
 183 005c 03F00803 		and	r3, r3, #8
 184 0060 0293     		str	r3, [sp, #8]
 122:Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 185              		.loc 1 122 5 view .LVU35
 186 0062 029B     		ldr	r3, [sp, #8]
 187              	.LBE6:
 131:Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12;
 188              		.loc 1 131 5 view .LVU36
 131:Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12;
 189              		.loc 1 131 25 is_stmt 0 view .LVU37
 190 0064 4FF4F853 		mov	r3, #7936
 191 0068 0393     		str	r3, [sp, #12]
 133:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 133 5 is_stmt 1 view .LVU38
 133:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 133 26 is_stmt 0 view .LVU39
 194 006a 4FF00209 		mov	r9, #2
 195 006e CDF81090 		str	r9, [sp, #16]
 134:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 196              		.loc 1 134 5 is_stmt 1 view .LVU40
 135:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 197              		.loc 1 135 5 view .LVU41
 135:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 198              		.loc 1 135 27 is_stmt 0 view .LVU42
 199 0072 0326     		movs	r6, #3
 200 0074 0696     		str	r6, [sp, #24]
 136:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 201              		.loc 1 136 5 is_stmt 1 view .LVU43
 136:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 202              		.loc 1 136 31 is_stmt 0 view .LVU44
ARM GAS  /tmp/cc8d6WVh.s 			page 8


 203 0076 4FF00C08 		mov	r8, #12
 204 007a CDF81C80 		str	r8, [sp, #28]
 137:Src/stm32f4xx_hal_msp.c **** 
 205              		.loc 1 137 5 is_stmt 1 view .LVU45
 206 007e 0DEB0801 		add	r1, sp, r8
 207 0082 2048     		ldr	r0, .L11+4
 208              	.LVL3:
 137:Src/stm32f4xx_hal_msp.c **** 
 209              		.loc 1 137 5 is_stmt 0 view .LVU46
 210 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 211              	.LVL4:
 139:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 212              		.loc 1 139 5 is_stmt 1 view .LVU47
 139:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 213              		.loc 1 139 25 is_stmt 0 view .LVU48
 214 0088 0427     		movs	r7, #4
 215 008a 0397     		str	r7, [sp, #12]
 140:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 140 5 is_stmt 1 view .LVU49
 140:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 140 26 is_stmt 0 view .LVU50
 218 008c CDF81090 		str	r9, [sp, #16]
 141:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 219              		.loc 1 141 5 is_stmt 1 view .LVU51
 141:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 220              		.loc 1 141 26 is_stmt 0 view .LVU52
 221 0090 0595     		str	r5, [sp, #20]
 142:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 222              		.loc 1 142 5 is_stmt 1 view .LVU53
 142:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 223              		.loc 1 142 27 is_stmt 0 view .LVU54
 224 0092 0696     		str	r6, [sp, #24]
 143:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 225              		.loc 1 143 5 is_stmt 1 view .LVU55
 143:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 226              		.loc 1 143 31 is_stmt 0 view .LVU56
 227 0094 CDF81C80 		str	r8, [sp, #28]
 144:Src/stm32f4xx_hal_msp.c **** 
 228              		.loc 1 144 5 is_stmt 1 view .LVU57
 229 0098 0DEB0801 		add	r1, sp, r8
 230 009c 1A48     		ldr	r0, .L11+8
 231 009e FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
 148:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 233              		.loc 1 148 5 view .LVU58
 148:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 234              		.loc 1 148 27 is_stmt 0 view .LVU59
 235 00a2 1A48     		ldr	r0, .L11+12
 236 00a4 1A4B     		ldr	r3, .L11+16
 237 00a6 0360     		str	r3, [r0]
 149:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 238              		.loc 1 149 5 is_stmt 1 view .LVU60
 149:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 239              		.loc 1 149 31 is_stmt 0 view .LVU61
 240 00a8 4FF00063 		mov	r3, #134217728
 241 00ac 4360     		str	r3, [r0, #4]
 150:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  /tmp/cc8d6WVh.s 			page 9


 242              		.loc 1 150 5 is_stmt 1 view .LVU62
 150:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 243              		.loc 1 150 33 is_stmt 0 view .LVU63
 244 00ae 8560     		str	r5, [r0, #8]
 151:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 245              		.loc 1 151 5 is_stmt 1 view .LVU64
 151:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 246              		.loc 1 151 33 is_stmt 0 view .LVU65
 247 00b0 C560     		str	r5, [r0, #12]
 152:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 248              		.loc 1 152 5 is_stmt 1 view .LVU66
 152:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 249              		.loc 1 152 30 is_stmt 0 view .LVU67
 250 00b2 4FF48063 		mov	r3, #1024
 251 00b6 0361     		str	r3, [r0, #16]
 153:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 252              		.loc 1 153 5 is_stmt 1 view .LVU68
 153:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 253              		.loc 1 153 43 is_stmt 0 view .LVU69
 254 00b8 4FF48053 		mov	r3, #4096
 255 00bc 4361     		str	r3, [r0, #20]
 154:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 256              		.loc 1 154 5 is_stmt 1 view .LVU70
 154:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 257              		.loc 1 154 40 is_stmt 0 view .LVU71
 258 00be 4FF48043 		mov	r3, #16384
 259 00c2 8361     		str	r3, [r0, #24]
 155:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 260              		.loc 1 155 5 is_stmt 1 view .LVU72
 155:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 261              		.loc 1 155 28 is_stmt 0 view .LVU73
 262 00c4 2023     		movs	r3, #32
 263 00c6 C361     		str	r3, [r0, #28]
 156:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 264              		.loc 1 156 5 is_stmt 1 view .LVU74
 156:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 265              		.loc 1 156 32 is_stmt 0 view .LVU75
 266 00c8 0562     		str	r5, [r0, #32]
 157:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 267              		.loc 1 157 5 is_stmt 1 view .LVU76
 157:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 268              		.loc 1 157 32 is_stmt 0 view .LVU77
 269 00ca 4762     		str	r7, [r0, #36]
 158:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 270              		.loc 1 158 5 is_stmt 1 view .LVU78
 158:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 271              		.loc 1 158 37 is_stmt 0 view .LVU79
 272 00cc 8662     		str	r6, [r0, #40]
 159:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 273              		.loc 1 159 5 is_stmt 1 view .LVU80
 159:Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 274              		.loc 1 159 32 is_stmt 0 view .LVU81
 275 00ce 4FF40003 		mov	r3, #8388608
 276 00d2 C362     		str	r3, [r0, #44]
 160:Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 277              		.loc 1 160 5 is_stmt 1 view .LVU82
 160:Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
ARM GAS  /tmp/cc8d6WVh.s 			page 10


 278              		.loc 1 160 35 is_stmt 0 view .LVU83
 279 00d4 4FF40013 		mov	r3, #2097152
 280 00d8 0363     		str	r3, [r0, #48]
 161:Src/stm32f4xx_hal_msp.c ****     {
 281              		.loc 1 161 5 is_stmt 1 view .LVU84
 161:Src/stm32f4xx_hal_msp.c ****     {
 282              		.loc 1 161 9 is_stmt 0 view .LVU85
 283 00da FFF7FEFF 		bl	HAL_DMA_Init
 284              	.LVL6:
 161:Src/stm32f4xx_hal_msp.c ****     {
 285              		.loc 1 161 8 view .LVU86
 286 00de 58B9     		cbnz	r0, .L10
 287              	.L7:
 166:Src/stm32f4xx_hal_msp.c **** 
 288              		.loc 1 166 5 is_stmt 1 view .LVU87
 166:Src/stm32f4xx_hal_msp.c **** 
 289              		.loc 1 166 5 view .LVU88
 290 00e0 0A4B     		ldr	r3, .L11+12
 291 00e2 E363     		str	r3, [r4, #60]
 166:Src/stm32f4xx_hal_msp.c **** 
 292              		.loc 1 166 5 view .LVU89
 293 00e4 9C63     		str	r4, [r3, #56]
 169:Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDIO_IRQn);
 294              		.loc 1 169 5 view .LVU90
 295 00e6 0022     		movs	r2, #0
 296 00e8 1146     		mov	r1, r2
 297 00ea 3120     		movs	r0, #49
 298 00ec FFF7FEFF 		bl	HAL_NVIC_SetPriority
 299              	.LVL7:
 170:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 300              		.loc 1 170 5 view .LVU91
 301 00f0 3120     		movs	r0, #49
 302 00f2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 303              	.LVL8:
 304              		.loc 1 176 1 is_stmt 0 view .LVU92
 305 00f6 90E7     		b	.L5
 306              	.L10:
 163:Src/stm32f4xx_hal_msp.c ****     }
 307              		.loc 1 163 7 is_stmt 1 view .LVU93
 308 00f8 FFF7FEFF 		bl	Error_Handler
 309              	.LVL9:
 310 00fc F0E7     		b	.L7
 311              	.L12:
 312 00fe 00BF     		.align	2
 313              	.L11:
 314 0100 002C0140 		.word	1073818624
 315 0104 00080240 		.word	1073874944
 316 0108 000C0240 		.word	1073875968
 317 010c 00000000 		.word	hdma_sdio_rx
 318 0110 58640240 		.word	1073898584
 319              		.cfi_endproc
 320              	.LFE127:
 322              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 323              		.align	1
 324              		.global	HAL_SD_MspDeInit
 325              		.syntax unified
 326              		.thumb
ARM GAS  /tmp/cc8d6WVh.s 			page 11


 327              		.thumb_func
 328              		.fpu fpv4-sp-d16
 330              	HAL_SD_MspDeInit:
 331              	.LVL10:
 332              	.LFB128:
 177:Src/stm32f4xx_hal_msp.c **** 
 178:Src/stm32f4xx_hal_msp.c **** /**
 179:Src/stm32f4xx_hal_msp.c **** * @brief SD MSP De-Initialization
 180:Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 181:Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
 182:Src/stm32f4xx_hal_msp.c **** * @retval None
 183:Src/stm32f4xx_hal_msp.c **** */
 184:Src/stm32f4xx_hal_msp.c **** 
 185:Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 186:Src/stm32f4xx_hal_msp.c **** {
 333              		.loc 1 186 1 view -0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 0
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 187:Src/stm32f4xx_hal_msp.c **** 
 188:Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 337              		.loc 1 188 3 view .LVU95
 338              		.loc 1 188 9 is_stmt 0 view .LVU96
 339 0000 0268     		ldr	r2, [r0]
 340              		.loc 1 188 5 view .LVU97
 341 0002 0D4B     		ldr	r3, .L20
 342 0004 9A42     		cmp	r2, r3
 343 0006 00D0     		beq	.L19
 344 0008 7047     		bx	lr
 345              	.L19:
 186:Src/stm32f4xx_hal_msp.c **** 
 346              		.loc 1 186 1 view .LVU98
 347 000a 10B5     		push	{r4, lr}
 348              	.LCFI6:
 349              		.cfi_def_cfa_offset 8
 350              		.cfi_offset 4, -8
 351              		.cfi_offset 14, -4
 352 000c 0446     		mov	r4, r0
 189:Src/stm32f4xx_hal_msp.c ****   {
 190:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 0 */
 191:Src/stm32f4xx_hal_msp.c **** 
 192:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 0 */
 193:Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 194:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_DISABLE();
 353              		.loc 1 194 5 is_stmt 1 view .LVU99
 354 000e 0B4A     		ldr	r2, .L20+4
 355 0010 536C     		ldr	r3, [r2, #68]
 356 0012 23F40063 		bic	r3, r3, #2048
 357 0016 5364     		str	r3, [r2, #68]
 195:Src/stm32f4xx_hal_msp.c ****   
 196:Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 197:Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 198:Src/stm32f4xx_hal_msp.c ****     PC9     ------> SDIO_D1
 199:Src/stm32f4xx_hal_msp.c ****     PC10     ------> SDIO_D2
 200:Src/stm32f4xx_hal_msp.c ****     PC11     ------> SDIO_D3
 201:Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 202:Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD 
ARM GAS  /tmp/cc8d6WVh.s 			page 12


 203:Src/stm32f4xx_hal_msp.c ****     */
 204:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 358              		.loc 1 204 5 view .LVU100
 359 0018 4FF4F851 		mov	r1, #7936
 360 001c 0848     		ldr	r0, .L20+8
 361              	.LVL11:
 362              		.loc 1 204 5 is_stmt 0 view .LVU101
 363 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 364              	.LVL12:
 205:Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12);
 206:Src/stm32f4xx_hal_msp.c **** 
 207:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 365              		.loc 1 207 5 is_stmt 1 view .LVU102
 366 0022 0421     		movs	r1, #4
 367 0024 0748     		ldr	r0, .L20+12
 368 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 369              	.LVL13:
 208:Src/stm32f4xx_hal_msp.c **** 
 209:Src/stm32f4xx_hal_msp.c ****     /* SDIO DMA DeInit */
 210:Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmarx);
 370              		.loc 1 210 5 view .LVU103
 371 002a E06B     		ldr	r0, [r4, #60]
 372 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 373              	.LVL14:
 211:Src/stm32f4xx_hal_msp.c **** 
 212:Src/stm32f4xx_hal_msp.c ****     /* SDIO interrupt DeInit */
 213:Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SDIO_IRQn);
 374              		.loc 1 213 5 view .LVU104
 375 0030 3120     		movs	r0, #49
 376 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 377              	.LVL15:
 214:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 1 */
 215:Src/stm32f4xx_hal_msp.c **** 
 216:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 1 */
 217:Src/stm32f4xx_hal_msp.c ****   }
 218:Src/stm32f4xx_hal_msp.c **** 
 219:Src/stm32f4xx_hal_msp.c **** }
 378              		.loc 1 219 1 is_stmt 0 view .LVU105
 379 0036 10BD     		pop	{r4, pc}
 380              	.LVL16:
 381              	.L21:
 382              		.loc 1 219 1 view .LVU106
 383              		.align	2
 384              	.L20:
 385 0038 002C0140 		.word	1073818624
 386 003c 00380240 		.word	1073887232
 387 0040 00080240 		.word	1073874944
 388 0044 000C0240 		.word	1073875968
 389              		.cfi_endproc
 390              	.LFE128:
 392              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 393              		.align	1
 394              		.global	HAL_SPI_MspInit
 395              		.syntax unified
 396              		.thumb
 397              		.thumb_func
 398              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc8d6WVh.s 			page 13


 400              	HAL_SPI_MspInit:
 401              	.LVL17:
 402              	.LFB129:
 220:Src/stm32f4xx_hal_msp.c **** 
 221:Src/stm32f4xx_hal_msp.c **** /**
 222:Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 223:Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 224:Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 225:Src/stm32f4xx_hal_msp.c **** * @retval None
 226:Src/stm32f4xx_hal_msp.c **** */
 227:Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 228:Src/stm32f4xx_hal_msp.c **** {
 403              		.loc 1 228 1 is_stmt 1 view -0
 404              		.cfi_startproc
 405              		@ args = 0, pretend = 0, frame = 32
 406              		@ frame_needed = 0, uses_anonymous_args = 0
 407              		.loc 1 228 1 is_stmt 0 view .LVU108
 408 0000 30B5     		push	{r4, r5, lr}
 409              	.LCFI7:
 410              		.cfi_def_cfa_offset 12
 411              		.cfi_offset 4, -12
 412              		.cfi_offset 5, -8
 413              		.cfi_offset 14, -4
 414 0002 89B0     		sub	sp, sp, #36
 415              	.LCFI8:
 416              		.cfi_def_cfa_offset 48
 229:Src/stm32f4xx_hal_msp.c **** 
 230:Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 417              		.loc 1 230 3 is_stmt 1 view .LVU109
 418              		.loc 1 230 20 is_stmt 0 view .LVU110
 419 0004 0023     		movs	r3, #0
 420 0006 0393     		str	r3, [sp, #12]
 421 0008 0493     		str	r3, [sp, #16]
 422 000a 0593     		str	r3, [sp, #20]
 423 000c 0693     		str	r3, [sp, #24]
 424 000e 0793     		str	r3, [sp, #28]
 231:Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 425              		.loc 1 231 3 is_stmt 1 view .LVU111
 426              		.loc 1 231 10 is_stmt 0 view .LVU112
 427 0010 0268     		ldr	r2, [r0]
 428              		.loc 1 231 5 view .LVU113
 429 0012 214B     		ldr	r3, .L28
 430 0014 9A42     		cmp	r2, r3
 431 0016 01D0     		beq	.L26
 432              	.LVL18:
 433              	.L22:
 232:Src/stm32f4xx_hal_msp.c ****   {
 233:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 234:Src/stm32f4xx_hal_msp.c **** 
 235:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 236:Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 237:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 238:Src/stm32f4xx_hal_msp.c ****   
 239:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 240:Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 241:Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 242:Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
ARM GAS  /tmp/cc8d6WVh.s 			page 14


 243:Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 244:Src/stm32f4xx_hal_msp.c ****     */
 245:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 246:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 247:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 248:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 249:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 250:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 251:Src/stm32f4xx_hal_msp.c **** 
 252:Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA Init */
 253:Src/stm32f4xx_hal_msp.c ****     /* SPI1_RX Init */
 254:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Instance = DMA2_Stream0;
 255:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 256:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 257:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 258:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 259:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 260:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 261:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 262:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 263:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 264:Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 265:Src/stm32f4xx_hal_msp.c ****     {
 266:Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 267:Src/stm32f4xx_hal_msp.c ****     }
 268:Src/stm32f4xx_hal_msp.c **** 
 269:Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 270:Src/stm32f4xx_hal_msp.c **** 
 271:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 272:Src/stm32f4xx_hal_msp.c **** 
 273:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 274:Src/stm32f4xx_hal_msp.c ****   }
 275:Src/stm32f4xx_hal_msp.c **** 
 276:Src/stm32f4xx_hal_msp.c **** }
 434              		.loc 1 276 1 view .LVU114
 435 0018 09B0     		add	sp, sp, #36
 436              	.LCFI9:
 437              		.cfi_remember_state
 438              		.cfi_def_cfa_offset 12
 439              		@ sp needed
 440 001a 30BD     		pop	{r4, r5, pc}
 441              	.LVL19:
 442              	.L26:
 443              	.LCFI10:
 444              		.cfi_restore_state
 445              		.loc 1 276 1 view .LVU115
 446 001c 0446     		mov	r4, r0
 237:Src/stm32f4xx_hal_msp.c ****   
 447              		.loc 1 237 5 is_stmt 1 view .LVU116
 448              	.LBB7:
 237:Src/stm32f4xx_hal_msp.c ****   
 449              		.loc 1 237 5 view .LVU117
 450 001e 0025     		movs	r5, #0
 451 0020 0195     		str	r5, [sp, #4]
 237:Src/stm32f4xx_hal_msp.c ****   
 452              		.loc 1 237 5 view .LVU118
 453 0022 03F58433 		add	r3, r3, #67584
ARM GAS  /tmp/cc8d6WVh.s 			page 15


 454 0026 5A6C     		ldr	r2, [r3, #68]
 455 0028 42F48052 		orr	r2, r2, #4096
 456 002c 5A64     		str	r2, [r3, #68]
 237:Src/stm32f4xx_hal_msp.c ****   
 457              		.loc 1 237 5 view .LVU119
 458 002e 5A6C     		ldr	r2, [r3, #68]
 459 0030 02F48052 		and	r2, r2, #4096
 460 0034 0192     		str	r2, [sp, #4]
 237:Src/stm32f4xx_hal_msp.c ****   
 461              		.loc 1 237 5 view .LVU120
 462 0036 019A     		ldr	r2, [sp, #4]
 463              	.LBE7:
 239:Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 464              		.loc 1 239 5 view .LVU121
 465              	.LBB8:
 239:Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 466              		.loc 1 239 5 view .LVU122
 467 0038 0295     		str	r5, [sp, #8]
 239:Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 468              		.loc 1 239 5 view .LVU123
 469 003a 1A6B     		ldr	r2, [r3, #48]
 470 003c 42F00102 		orr	r2, r2, #1
 471 0040 1A63     		str	r2, [r3, #48]
 239:Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 472              		.loc 1 239 5 view .LVU124
 473 0042 1B6B     		ldr	r3, [r3, #48]
 474 0044 03F00103 		and	r3, r3, #1
 475 0048 0293     		str	r3, [sp, #8]
 239:Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 476              		.loc 1 239 5 view .LVU125
 477 004a 029B     		ldr	r3, [sp, #8]
 478              	.LBE8:
 245:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 479              		.loc 1 245 5 view .LVU126
 245:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 480              		.loc 1 245 25 is_stmt 0 view .LVU127
 481 004c E023     		movs	r3, #224
 482 004e 0393     		str	r3, [sp, #12]
 246:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 483              		.loc 1 246 5 is_stmt 1 view .LVU128
 246:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 484              		.loc 1 246 26 is_stmt 0 view .LVU129
 485 0050 0223     		movs	r3, #2
 486 0052 0493     		str	r3, [sp, #16]
 247:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 487              		.loc 1 247 5 is_stmt 1 view .LVU130
 248:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 488              		.loc 1 248 5 view .LVU131
 248:Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 489              		.loc 1 248 27 is_stmt 0 view .LVU132
 490 0054 0323     		movs	r3, #3
 491 0056 0693     		str	r3, [sp, #24]
 249:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 492              		.loc 1 249 5 is_stmt 1 view .LVU133
 249:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 493              		.loc 1 249 31 is_stmt 0 view .LVU134
 494 0058 0523     		movs	r3, #5
ARM GAS  /tmp/cc8d6WVh.s 			page 16


 495 005a 0793     		str	r3, [sp, #28]
 250:Src/stm32f4xx_hal_msp.c **** 
 496              		.loc 1 250 5 is_stmt 1 view .LVU135
 497 005c 03A9     		add	r1, sp, #12
 498 005e 0F48     		ldr	r0, .L28+4
 499              	.LVL20:
 250:Src/stm32f4xx_hal_msp.c **** 
 500              		.loc 1 250 5 is_stmt 0 view .LVU136
 501 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 502              	.LVL21:
 254:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 503              		.loc 1 254 5 is_stmt 1 view .LVU137
 254:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 504              		.loc 1 254 27 is_stmt 0 view .LVU138
 505 0064 0E48     		ldr	r0, .L28+8
 506 0066 0F4B     		ldr	r3, .L28+12
 507 0068 0360     		str	r3, [r0]
 255:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 508              		.loc 1 255 5 is_stmt 1 view .LVU139
 255:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 509              		.loc 1 255 31 is_stmt 0 view .LVU140
 510 006a 4FF0C063 		mov	r3, #100663296
 511 006e 4360     		str	r3, [r0, #4]
 256:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 512              		.loc 1 256 5 is_stmt 1 view .LVU141
 256:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 513              		.loc 1 256 33 is_stmt 0 view .LVU142
 514 0070 8560     		str	r5, [r0, #8]
 257:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 515              		.loc 1 257 5 is_stmt 1 view .LVU143
 257:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 516              		.loc 1 257 33 is_stmt 0 view .LVU144
 517 0072 C560     		str	r5, [r0, #12]
 258:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 518              		.loc 1 258 5 is_stmt 1 view .LVU145
 258:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 519              		.loc 1 258 30 is_stmt 0 view .LVU146
 520 0074 4FF48063 		mov	r3, #1024
 521 0078 0361     		str	r3, [r0, #16]
 259:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 522              		.loc 1 259 5 is_stmt 1 view .LVU147
 259:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 523              		.loc 1 259 43 is_stmt 0 view .LVU148
 524 007a 4561     		str	r5, [r0, #20]
 260:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 525              		.loc 1 260 5 is_stmt 1 view .LVU149
 260:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 526              		.loc 1 260 40 is_stmt 0 view .LVU150
 527 007c 8561     		str	r5, [r0, #24]
 261:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 528              		.loc 1 261 5 is_stmt 1 view .LVU151
 261:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 529              		.loc 1 261 28 is_stmt 0 view .LVU152
 530 007e C561     		str	r5, [r0, #28]
 262:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 531              		.loc 1 262 5 is_stmt 1 view .LVU153
 262:Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
ARM GAS  /tmp/cc8d6WVh.s 			page 17


 532              		.loc 1 262 32 is_stmt 0 view .LVU154
 533 0080 0562     		str	r5, [r0, #32]
 263:Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 534              		.loc 1 263 5 is_stmt 1 view .LVU155
 263:Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 535              		.loc 1 263 32 is_stmt 0 view .LVU156
 536 0082 4562     		str	r5, [r0, #36]
 264:Src/stm32f4xx_hal_msp.c ****     {
 537              		.loc 1 264 5 is_stmt 1 view .LVU157
 264:Src/stm32f4xx_hal_msp.c ****     {
 538              		.loc 1 264 9 is_stmt 0 view .LVU158
 539 0084 FFF7FEFF 		bl	HAL_DMA_Init
 540              	.LVL22:
 264:Src/stm32f4xx_hal_msp.c ****     {
 541              		.loc 1 264 8 view .LVU159
 542 0088 18B9     		cbnz	r0, .L27
 543              	.L24:
 269:Src/stm32f4xx_hal_msp.c **** 
 544              		.loc 1 269 5 is_stmt 1 view .LVU160
 269:Src/stm32f4xx_hal_msp.c **** 
 545              		.loc 1 269 5 view .LVU161
 546 008a 054B     		ldr	r3, .L28+8
 547 008c E364     		str	r3, [r4, #76]
 269:Src/stm32f4xx_hal_msp.c **** 
 548              		.loc 1 269 5 view .LVU162
 549 008e 9C63     		str	r4, [r3, #56]
 550              		.loc 1 276 1 is_stmt 0 view .LVU163
 551 0090 C2E7     		b	.L22
 552              	.L27:
 266:Src/stm32f4xx_hal_msp.c ****     }
 553              		.loc 1 266 7 is_stmt 1 view .LVU164
 554 0092 FFF7FEFF 		bl	Error_Handler
 555              	.LVL23:
 556 0096 F8E7     		b	.L24
 557              	.L29:
 558              		.align	2
 559              	.L28:
 560 0098 00300140 		.word	1073819648
 561 009c 00000240 		.word	1073872896
 562 00a0 00000000 		.word	hdma_spi1_rx
 563 00a4 10640240 		.word	1073898512
 564              		.cfi_endproc
 565              	.LFE129:
 567              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 568              		.align	1
 569              		.global	HAL_SPI_MspDeInit
 570              		.syntax unified
 571              		.thumb
 572              		.thumb_func
 573              		.fpu fpv4-sp-d16
 575              	HAL_SPI_MspDeInit:
 576              	.LVL24:
 577              	.LFB130:
 277:Src/stm32f4xx_hal_msp.c **** 
 278:Src/stm32f4xx_hal_msp.c **** /**
 279:Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 280:Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  /tmp/cc8d6WVh.s 			page 18


 281:Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 282:Src/stm32f4xx_hal_msp.c **** * @retval None
 283:Src/stm32f4xx_hal_msp.c **** */
 284:Src/stm32f4xx_hal_msp.c **** 
 285:Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 286:Src/stm32f4xx_hal_msp.c **** {
 578              		.loc 1 286 1 view -0
 579              		.cfi_startproc
 580              		@ args = 0, pretend = 0, frame = 0
 581              		@ frame_needed = 0, uses_anonymous_args = 0
 287:Src/stm32f4xx_hal_msp.c **** 
 288:Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 582              		.loc 1 288 3 view .LVU166
 583              		.loc 1 288 10 is_stmt 0 view .LVU167
 584 0000 0268     		ldr	r2, [r0]
 585              		.loc 1 288 5 view .LVU168
 586 0002 094B     		ldr	r3, .L37
 587 0004 9A42     		cmp	r2, r3
 588 0006 00D0     		beq	.L36
 589 0008 7047     		bx	lr
 590              	.L36:
 286:Src/stm32f4xx_hal_msp.c **** 
 591              		.loc 1 286 1 view .LVU169
 592 000a 10B5     		push	{r4, lr}
 593              	.LCFI11:
 594              		.cfi_def_cfa_offset 8
 595              		.cfi_offset 4, -8
 596              		.cfi_offset 14, -4
 597 000c 0446     		mov	r4, r0
 289:Src/stm32f4xx_hal_msp.c ****   {
 290:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 291:Src/stm32f4xx_hal_msp.c **** 
 292:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 293:Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 294:Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 598              		.loc 1 294 5 is_stmt 1 view .LVU170
 599 000e 074A     		ldr	r2, .L37+4
 600 0010 536C     		ldr	r3, [r2, #68]
 601 0012 23F48053 		bic	r3, r3, #4096
 602 0016 5364     		str	r3, [r2, #68]
 295:Src/stm32f4xx_hal_msp.c ****   
 296:Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 297:Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 298:Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 299:Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 300:Src/stm32f4xx_hal_msp.c ****     */
 301:Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 603              		.loc 1 301 5 view .LVU171
 604 0018 E021     		movs	r1, #224
 605 001a 0548     		ldr	r0, .L37+8
 606              	.LVL25:
 607              		.loc 1 301 5 is_stmt 0 view .LVU172
 608 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 609              	.LVL26:
 302:Src/stm32f4xx_hal_msp.c **** 
 303:Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 304:Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
ARM GAS  /tmp/cc8d6WVh.s 			page 19


 610              		.loc 1 304 5 is_stmt 1 view .LVU173
 611 0020 E06C     		ldr	r0, [r4, #76]
 612 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 613              	.LVL27:
 305:Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 306:Src/stm32f4xx_hal_msp.c **** 
 307:Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 308:Src/stm32f4xx_hal_msp.c ****   }
 309:Src/stm32f4xx_hal_msp.c **** 
 310:Src/stm32f4xx_hal_msp.c **** }
 614              		.loc 1 310 1 is_stmt 0 view .LVU174
 615 0026 10BD     		pop	{r4, pc}
 616              	.LVL28:
 617              	.L38:
 618              		.loc 1 310 1 view .LVU175
 619              		.align	2
 620              	.L37:
 621 0028 00300140 		.word	1073819648
 622 002c 00380240 		.word	1073887232
 623 0030 00000240 		.word	1073872896
 624              		.cfi_endproc
 625              	.LFE130:
 627              		.text
 628              	.Letext0:
 629              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 630              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 631              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 632              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 633              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 634              		.file 7 "/usr/arm-none-eabi/include/sys/lock.h"
 635              		.file 8 "/usr/arm-none-eabi/include/sys/_types.h"
 636              		.file 9 "/usr/lib/gcc/arm-none-eabi/8.2.0/include/stddef.h"
 637              		.file 10 "/usr/arm-none-eabi/include/sys/reent.h"
 638              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 639              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 640              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 641              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 642              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 643              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 644              		.file 17 "Inc/main.h"
 645              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cc8d6WVh.s 			page 20


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cc8d6WVh.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc8d6WVh.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc8d6WVh.s:78     .text.HAL_MspInit:0000000000000034 $d
     /tmp/cc8d6WVh.s:83     .text.HAL_SD_MspInit:0000000000000000 $t
     /tmp/cc8d6WVh.s:90     .text.HAL_SD_MspInit:0000000000000000 HAL_SD_MspInit
     /tmp/cc8d6WVh.s:314    .text.HAL_SD_MspInit:0000000000000100 $d
     /tmp/cc8d6WVh.s:323    .text.HAL_SD_MspDeInit:0000000000000000 $t
     /tmp/cc8d6WVh.s:330    .text.HAL_SD_MspDeInit:0000000000000000 HAL_SD_MspDeInit
     /tmp/cc8d6WVh.s:385    .text.HAL_SD_MspDeInit:0000000000000038 $d
     /tmp/cc8d6WVh.s:393    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cc8d6WVh.s:400    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cc8d6WVh.s:560    .text.HAL_SPI_MspInit:0000000000000098 $d
     /tmp/cc8d6WVh.s:568    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cc8d6WVh.s:575    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cc8d6WVh.s:621    .text.HAL_SPI_MspDeInit:0000000000000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_sdio_rx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
hdma_spi1_rx
