5 18 181 2 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (sbit_sel3.2.vcd) 2 -o (sbit_sel3.2.cdd) 2 -v (sbit_sel3.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 sbit_sel3.2.v 10 40 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 107000b 1 0 31 0 32 17 0 ffffffff 0 8 0 0
1 b 2 12 107000e 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 sbit_sel3.2.v 0 18 1
2 2 0 15 50005 1 1004 0 0 32 48 0 0
2 3 1 15 10001 0 1410 0 0 32 1 a
2 4 37 15 10005 1 16 2 3
2 5 0 16 50005 1 1008 0 0 32 48 2 0
2 6 1 16 10001 0 1410 0 0 32 1 b
2 7 37 16 10005 1 1a 5 6
2 8 0 17 d0010 1 21008 0 0 1 16 1 0
2 9 1 17 70007 1 1408 0 0 32 1 b
2 10 47 17 70007 1 408 9 0 foo.x
2 11 3a 17 30008 1 5408 0 10 32 18 0 ffffffff fffffffc 3 0 0 foo
2 12 23 17 10009 0 1410 0 11 1 18 0 1 0 0 0 0 a
2 13 37 17 10010 1 1a 8 12
4 4 15 1 11 7 7 4
4 7 16 1 0 13 13 4
4 13 17 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 sbit_sel3.2.v 0 27 1
3 5 main.foo "main.foo" 0 sbit_sel3.2.v 30 38 1
2 14 3d 32 20006 3 5802 0 0 1 18 0 1 0 0 0 0 $u2
1 foo 3 30 109001a 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 x 4 31 100000f 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 14 32 2 11 0 0 14
3 7 main.foo.$u2 "main.foo.$u2" 0 sbit_sel3.2.v 0 37 1
2 15 0 33 d000d 1 1804 0 0 32 48 0 0
2 16 1 33 80008 3 180c 0 0 32 1 x
2 17 11 33 8000d 3 190c 15 16 1 18 0 1 1 1 0 0
2 18 39 33 4000f 3 80e 17 0
2 19 0 36 1b001b 1 1808 0 0 32 48 1 0
2 20 0 36 150015 1 1808 0 0 32 48 1 0
2 21 1 36 110011 2 1808 0 0 32 1 x
2 22 7 36 110015 2 1a0c 20 21 32 18 0 ffffffff fffffffe 1 2 1
2 23 47 36 110015 2 80c 22 0 foo.x
2 24 3a 36 c0017 2 5808 0 23 32 18 0 ffffffff ffffffff 3 0 0 foo
2 25 6 36 c001b 2 1a08 19 24 32 18 0 ffffffff fffffffe 1 2 1
2 26 1 36 60008 0 1c10 0 0 32 1 foo
2 27 37 36 6001b 2 81a 25 26
2 28 0 34 c000c 0 1810 0 0 32 48 1 0
2 29 1 34 60008 0 1c10 0 0 32 1 foo
2 30 37 34 6000c 1 83a 28 29
4 18 33 4 11 30 27 18
4 30 34 6 0 0 0 18
4 27 36 6 0 0 0 18
