# ğŸ’» Digital Systems Hardware II
### âš™ï¸ Digital Systems Design â€“ Floating Point Multiplier (2024)
Assignment for the "Digital-Systems-Hardware-II" Course  
Faculty of Engineering, AUTh  
School of Electrical and Computer Engineering  
Electronics and Computers Department

ğŸ“š *Course:* Digital Systems Hardware II  
ğŸ›ï¸ *Faculty:* AUTh - School of Electrical and Computer Engineering  
ğŸ“… *Semester:* 8th Semester, 2023â€“2024

---

## ğŸ“š Table of Contents
- [Overview](#overview)
- [Objectives](#objectives)
- [Modules](#modules)
- [Testbench & Verification](#testbench--verification)
- [Assertions](#assertions)
- [Repository Structure](#repository-structure)

---

## ğŸ§  Overview

This project involves the design and verification of a **single-precision IEEE-754 Floating Point Multiplier** in SystemVerilog using a modular architecture and assertions. The coursework includes setting up a simulation environment, developing individual multiplier stages, creating a testbench, and writing SystemVerilog Assertions (SVA).

---

## ğŸ¯ Objectives

- Develop RTL modules for normalization, rounding, exception handling, and multiplication
- Simulate and verify correctness through comprehensive testbenches
- Handle edge cases (NaNs, Infinities, Zeros, Denormals)
- Use **Questa Intel FPGA Edition** for RTL simulation
- Utilize **SVA** for design property verification

---

## ğŸ§© Modules

- **fp_mult**: Top-level wrapper connecting all submodules  
- **normalize_mult**: Normalizes mantissa and adjusts exponent  
- **round_mult**: Rounds mantissa based on rounding mode and guard/sticky bits  
- **exception_mult**: Handles edge cases, calculates status flags  
- **testbench.sv**: Applies random and corner-case tests  
- **dut_property.sv**: Contains SystemVerilog Assertions (Immediate + Concurrent)

---

## ğŸ§ª Testbench & Verification

- Randomized tests using `$urandom`  
- Corner-case tests: zeros, infinities, NaNs, denormals, normals  
- Result comparison using provided `multiplication()` function  
- Clock period: 15ns  
- Total combinations tested: 144 (corner cases)

---

## âœ”ï¸ Assertions

- **Immediate Assertions**: Ensure invalid flag combinations donâ€™t co-occur  
- **Concurrent Assertions**: Check output signal behavior based on status bits over multiple cycles  
- Modules:
  - `test_status_bits.sv`  
  - `test_status_z_combinations.sv`

---

## ğŸ“ Repository Structure
## ğŸ“ Repository Structure
```
â”œâ”€â”€ exercise1/
â”‚   â”œâ”€â”€ fp_mult.sv                  # Main multiplier module
â”‚   â”œâ”€â”€ normalize_mult.sv           # Normalization stage
â”‚   â”œâ”€â”€ round_mult.sv               # Rounding logic
â”‚   â””â”€â”€ exception_mult.sv           # Exception handling
â”œâ”€â”€ exercise2/
â”‚   â””â”€â”€ testbench.sv                # Testbench for random and corner cases
â”œâ”€â”€ exercise3/
â”‚   â”œâ”€â”€ test_status_bits.sv         # Immediate assertions
â”‚   â””â”€â”€ test_status_z_combinations.sv # Concurrent assertions
â”œâ”€â”€ report.pdf                      # Coursework report with results and screenshots
â””â”€â”€ README.md                       # This documentation
```
