/************************************************************************************************/
/*                                                                                              */
/*  Copyright 2012  Broadcom Corporation                                                        */
/*                                                                                              */
/*     Unless you and Broadcom execute a separate written software license agreement governing  */
/*     use of this software, this software is licensed to you under the terms of the GNU        */
/*     General Public License version 2 (the GPL), available at                                 */
/*                                                                                              */
/*          http://www.broadcom.com/licenses/GPLv2.php                                          */
/*                                                                                              */
/*     with the following added to such license:                                                */
/*                                                                                              */
/*     As a special exception, the copyright holders of this software give you permission to    */
/*     link this software with independent modules, and to copy and distribute the resulting    */
/*     executable under terms of your choice, provided that you also meet, for each linked      */
/*     independent module, the terms and conditions of the license of that module.              */
/*     An independent module is a module which is not derived from this software.  The special  */
/*     exception does not apply to any modifications of the software.                           */
/*                                                                                              */
/*     Notwithstanding the above, under no circumstances may you combine this software in any   */
/*     way with any other Broadcom software provided under a license other than the GPL,        */
/*     without Broadcom's express prior written consent.                                        */
/*                                                                                              */
/*     Date     : Generated on 2/10/2012 15:44:22                                             */
/*     RDB file : //RHEA/                                                                   */
/************************************************************************************************/

#ifndef __BRCM_RDB_CPH_AADMAC_H__
#define __BRCM_RDB_CPH_AADMAC_H__

#define CPH_AADMAC_CH1_AADMAC_CR_1_OFFSET                                 0x00000000
#define CPH_AADMAC_CH1_AADMAC_CR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH1_AADMAC_CR_1_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH1_AADMAC_CR_1_CH1_AADMAC_BASE_SHIFT               0
#define    CPH_AADMAC_CH1_AADMAC_CR_1_CH1_AADMAC_BASE_MASK                0xFFFFFFFF

#define CPH_AADMAC_CH1_AADMAC_CR_2_OFFSET                                 0x00000004
#define CPH_AADMAC_CH1_AADMAC_CR_2_TYPE                                   UInt32
#define CPH_AADMAC_CH1_AADMAC_CR_2_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH1_AADMAC_CR_2_CH1_AADMAC_HIGH_BASE_EN_SHIFT       26
#define    CPH_AADMAC_CH1_AADMAC_CR_2_CH1_AADMAC_HIGH_BASE_EN_MASK        0x04000000
#define    CPH_AADMAC_CH1_AADMAC_CR_2_CH1_AADMAC_TSIZE_PER_REQ_SHIFT      22
#define    CPH_AADMAC_CH1_AADMAC_CR_2_CH1_AADMAC_TSIZE_PER_REQ_MASK       0x03C00000
#define    CPH_AADMAC_CH1_AADMAC_CR_2_CH1_AADMAC_IN_OUT_SHIFT             21
#define    CPH_AADMAC_CH1_AADMAC_CR_2_CH1_AADMAC_IN_OUT_MASK              0x00200000
#define    CPH_AADMAC_CH1_AADMAC_CR_2_CH1_AADMAC_FIFO_CH_SHIFT            17
#define    CPH_AADMAC_CH1_AADMAC_CR_2_CH1_AADMAC_FIFO_CH_MASK             0x001E0000
#define    CPH_AADMAC_CH1_AADMAC_CR_2_CH1_AADMAC_EN_SHIFT                 16
#define    CPH_AADMAC_CH1_AADMAC_CR_2_CH1_AADMAC_EN_MASK                  0x00010000
#define    CPH_AADMAC_CH1_AADMAC_CR_2_CH1_AADMAC_WRAP_SHIFT               0
#define    CPH_AADMAC_CH1_AADMAC_CR_2_CH1_AADMAC_WRAP_MASK                0x0000FFFF

#define CPH_AADMAC_CH1_AADMAC_SR_1_OFFSET                                 0x00000008
#define CPH_AADMAC_CH1_AADMAC_SR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH1_AADMAC_SR_1_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_HI_SEL_SHIFT                    26
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_HI_SEL_MASK                     0x04000000
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_LO_SEL_SHIFT                    25
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_LO_SEL_MASK                     0x02000000
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_SW_READY_HIGH_SHIFT             24
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_SW_READY_HIGH_MASK              0x01000000
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_SW_READY_LOW_SHIFT              23
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_SW_READY_LOW_MASK               0x00800000
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_AADMAC_FIFO_RST_SHIFT           22
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_AADMAC_FIFO_RST_MASK            0x00400000
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_HW_READY_HIGH_SHIFT             21
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_HW_READY_HIGH_MASK              0x00200000
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_HW_READY_LOW_SHIFT              20
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_HW_READY_LOW_MASK               0x00100000
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_AADMAC_REQUEST_COUNT_SHIFT      16
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_AADMAC_REQUEST_COUNT_MASK       0x000F0000
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_AADMAC_CURRENT_MEM_PNTR_SHIFT   0
#define    CPH_AADMAC_CH1_AADMAC_SR_1_CH1_AADMAC_CURRENT_MEM_PNTR_MASK    0x0000FFFF

#define CPH_AADMAC_CH2_AADMAC_CR_1_OFFSET                                 0x00000010
#define CPH_AADMAC_CH2_AADMAC_CR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH2_AADMAC_CR_1_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH2_AADMAC_CR_1_CH2_AADMAC_BASE_SHIFT               0
#define    CPH_AADMAC_CH2_AADMAC_CR_1_CH2_AADMAC_BASE_MASK                0xFFFFFFFF

#define CPH_AADMAC_CH2_AADMAC_CR_2_OFFSET                                 0x00000014
#define CPH_AADMAC_CH2_AADMAC_CR_2_TYPE                                   UInt32
#define CPH_AADMAC_CH2_AADMAC_CR_2_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH2_AADMAC_CR_2_CH2_AADMAC_HIGH_BASE_EN_SHIFT       26
#define    CPH_AADMAC_CH2_AADMAC_CR_2_CH2_AADMAC_HIGH_BASE_EN_MASK        0x04000000
#define    CPH_AADMAC_CH2_AADMAC_CR_2_CH2_AADMAC_TSIZE_PER_REQ_SHIFT      22
#define    CPH_AADMAC_CH2_AADMAC_CR_2_CH2_AADMAC_TSIZE_PER_REQ_MASK       0x03C00000
#define    CPH_AADMAC_CH2_AADMAC_CR_2_CH2_AADMAC_IN_OUT_SHIFT             21
#define    CPH_AADMAC_CH2_AADMAC_CR_2_CH2_AADMAC_IN_OUT_MASK              0x00200000
#define    CPH_AADMAC_CH2_AADMAC_CR_2_CH2_AADMAC_FIFO_CH_SHIFT            17
#define    CPH_AADMAC_CH2_AADMAC_CR_2_CH2_AADMAC_FIFO_CH_MASK             0x001E0000
#define    CPH_AADMAC_CH2_AADMAC_CR_2_CH2_AADMAC_EN_SHIFT                 16
#define    CPH_AADMAC_CH2_AADMAC_CR_2_CH2_AADMAC_EN_MASK                  0x00010000
#define    CPH_AADMAC_CH2_AADMAC_CR_2_CH2_AADMAC_WRAP_SHIFT               0
#define    CPH_AADMAC_CH2_AADMAC_CR_2_CH2_AADMAC_WRAP_MASK                0x0000FFFF

#define CPH_AADMAC_CH2_AADMAC_SR_1_OFFSET                                 0x00000018
#define CPH_AADMAC_CH2_AADMAC_SR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH2_AADMAC_SR_1_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_HI_SEL_SHIFT                    26
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_HI_SEL_MASK                     0x04000000
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_LO_SEL_SHIFT                    25
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_LO_SEL_MASK                     0x02000000
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_SW_READY_HIGH_SHIFT             24
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_SW_READY_HIGH_MASK              0x01000000
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_SW_READY_LOW_SHIFT              23
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_SW_READY_LOW_MASK               0x00800000
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_AADMAC_FIFO_RST_SHIFT           22
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_AADMAC_FIFO_RST_MASK            0x00400000
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_HW_READY_HIGH_SHIFT             21
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_HW_READY_HIGH_MASK              0x00200000
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_HW_READY_LOW_SHIFT              20
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_HW_READY_LOW_MASK               0x00100000
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_AADMAC_REQUEST_COUNT_SHIFT      16
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_AADMAC_REQUEST_COUNT_MASK       0x000F0000
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_AADMAC_CURRENT_MEM_PNTR_SHIFT   0
#define    CPH_AADMAC_CH2_AADMAC_SR_1_CH2_AADMAC_CURRENT_MEM_PNTR_MASK    0x0000FFFF

#define CPH_AADMAC_CH3_AADMAC_CR_1_OFFSET                                 0x00000020
#define CPH_AADMAC_CH3_AADMAC_CR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH3_AADMAC_CR_1_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH3_AADMAC_CR_1_CH3_AADMAC_BASE_SHIFT               0
#define    CPH_AADMAC_CH3_AADMAC_CR_1_CH3_AADMAC_BASE_MASK                0xFFFFFFFF

#define CPH_AADMAC_CH3_AADMAC_CR_2_OFFSET                                 0x00000024
#define CPH_AADMAC_CH3_AADMAC_CR_2_TYPE                                   UInt32
#define CPH_AADMAC_CH3_AADMAC_CR_2_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH3_AADMAC_CR_2_CH3_AADMAC_HIGH_BASE_EN_SHIFT       26
#define    CPH_AADMAC_CH3_AADMAC_CR_2_CH3_AADMAC_HIGH_BASE_EN_MASK        0x04000000
#define    CPH_AADMAC_CH3_AADMAC_CR_2_CH3_AADMAC_TSIZE_PER_REQ_SHIFT      22
#define    CPH_AADMAC_CH3_AADMAC_CR_2_CH3_AADMAC_TSIZE_PER_REQ_MASK       0x03C00000
#define    CPH_AADMAC_CH3_AADMAC_CR_2_CH3_AADMAC_IN_OUT_SHIFT             21
#define    CPH_AADMAC_CH3_AADMAC_CR_2_CH3_AADMAC_IN_OUT_MASK              0x00200000
#define    CPH_AADMAC_CH3_AADMAC_CR_2_CH3_AADMAC_FIFO_CH_SHIFT            17
#define    CPH_AADMAC_CH3_AADMAC_CR_2_CH3_AADMAC_FIFO_CH_MASK             0x001E0000
#define    CPH_AADMAC_CH3_AADMAC_CR_2_CH3_AADMAC_EN_SHIFT                 16
#define    CPH_AADMAC_CH3_AADMAC_CR_2_CH3_AADMAC_EN_MASK                  0x00010000
#define    CPH_AADMAC_CH3_AADMAC_CR_2_CH3_AADMAC_WRAP_SHIFT               0
#define    CPH_AADMAC_CH3_AADMAC_CR_2_CH3_AADMAC_WRAP_MASK                0x0000FFFF

#define CPH_AADMAC_CH3_AADMAC_SR_1_OFFSET                                 0x00000028
#define CPH_AADMAC_CH3_AADMAC_SR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH3_AADMAC_SR_1_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_HI_SEL_SHIFT                    26
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_HI_SEL_MASK                     0x04000000
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_LO_SEL_SHIFT                    25
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_LO_SEL_MASK                     0x02000000
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_SW_READY_HIGH_SHIFT             24
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_SW_READY_HIGH_MASK              0x01000000
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_SW_READY_LOW_SHIFT              23
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_SW_READY_LOW_MASK               0x00800000
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_AADMAC_FIFO_RST_SHIFT           22
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_AADMAC_FIFO_RST_MASK            0x00400000
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_HW_READY_HIGH_SHIFT             21
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_HW_READY_HIGH_MASK              0x00200000
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_HW_READY_LOW_SHIFT              20
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_HW_READY_LOW_MASK               0x00100000
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_AADMAC_REQUEST_COUNT_SHIFT      16
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_AADMAC_REQUEST_COUNT_MASK       0x000F0000
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_AADMAC_CURRENT_MEM_PNTR_SHIFT   0
#define    CPH_AADMAC_CH3_AADMAC_SR_1_CH3_AADMAC_CURRENT_MEM_PNTR_MASK    0x0000FFFF

#define CPH_AADMAC_CH4_AADMAC_CR_1_OFFSET                                 0x00000030
#define CPH_AADMAC_CH4_AADMAC_CR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH4_AADMAC_CR_1_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH4_AADMAC_CR_1_CH4_AADMAC_BASE_SHIFT               0
#define    CPH_AADMAC_CH4_AADMAC_CR_1_CH4_AADMAC_BASE_MASK                0xFFFFFFFF

#define CPH_AADMAC_CH4_AADMAC_CR_2_OFFSET                                 0x00000034
#define CPH_AADMAC_CH4_AADMAC_CR_2_TYPE                                   UInt32
#define CPH_AADMAC_CH4_AADMAC_CR_2_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH4_AADMAC_CR_2_CH4_AADMAC_HIGH_BASE_EN_SHIFT       26
#define    CPH_AADMAC_CH4_AADMAC_CR_2_CH4_AADMAC_HIGH_BASE_EN_MASK        0x04000000
#define    CPH_AADMAC_CH4_AADMAC_CR_2_CH4_AADMAC_TSIZE_PER_REQ_SHIFT      22
#define    CPH_AADMAC_CH4_AADMAC_CR_2_CH4_AADMAC_TSIZE_PER_REQ_MASK       0x03C00000
#define    CPH_AADMAC_CH4_AADMAC_CR_2_CH4_AADMAC_IN_OUT_SHIFT             21
#define    CPH_AADMAC_CH4_AADMAC_CR_2_CH4_AADMAC_IN_OUT_MASK              0x00200000
#define    CPH_AADMAC_CH4_AADMAC_CR_2_CH4_AADMAC_FIFO_CH_SHIFT            17
#define    CPH_AADMAC_CH4_AADMAC_CR_2_CH4_AADMAC_FIFO_CH_MASK             0x001E0000
#define    CPH_AADMAC_CH4_AADMAC_CR_2_CH4_AADMAC_EN_SHIFT                 16
#define    CPH_AADMAC_CH4_AADMAC_CR_2_CH4_AADMAC_EN_MASK                  0x00010000
#define    CPH_AADMAC_CH4_AADMAC_CR_2_CH4_AADMAC_WRAP_SHIFT               0
#define    CPH_AADMAC_CH4_AADMAC_CR_2_CH4_AADMAC_WRAP_MASK                0x0000FFFF

#define CPH_AADMAC_CH4_AADMAC_SR_1_OFFSET                                 0x00000038
#define CPH_AADMAC_CH4_AADMAC_SR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH4_AADMAC_SR_1_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_HI_SEL_SHIFT                    26
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_HI_SEL_MASK                     0x04000000
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_LO_SEL_SHIFT                    25
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_LO_SEL_MASK                     0x02000000
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_SW_READY_HIGH_SHIFT             24
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_SW_READY_HIGH_MASK              0x01000000
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_SW_READY_LOW_SHIFT              23
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_SW_READY_LOW_MASK               0x00800000
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_AADMAC_FIFO_RST_SHIFT           22
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_AADMAC_FIFO_RST_MASK            0x00400000
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_HW_READY_HIGH_SHIFT             21
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_HW_READY_HIGH_MASK              0x00200000
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_HW_READY_LOW_SHIFT              20
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_HW_READY_LOW_MASK               0x00100000
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_AADMAC_REQUEST_COUNT_SHIFT      16
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_AADMAC_REQUEST_COUNT_MASK       0x000F0000
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_AADMAC_CURRENT_MEM_PNTR_SHIFT   0
#define    CPH_AADMAC_CH4_AADMAC_SR_1_CH4_AADMAC_CURRENT_MEM_PNTR_MASK    0x0000FFFF

#define CPH_AADMAC_CH5_AADMAC_CR_1_OFFSET                                 0x00000040
#define CPH_AADMAC_CH5_AADMAC_CR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH5_AADMAC_CR_1_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH5_AADMAC_CR_1_CH5_AADMAC_BASE_SHIFT               0
#define    CPH_AADMAC_CH5_AADMAC_CR_1_CH5_AADMAC_BASE_MASK                0xFFFFFFFF

#define CPH_AADMAC_CH5_AADMAC_CR_2_OFFSET                                 0x00000044
#define CPH_AADMAC_CH5_AADMAC_CR_2_TYPE                                   UInt32
#define CPH_AADMAC_CH5_AADMAC_CR_2_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH5_AADMAC_CR_2_CH5_AADMAC_HIGH_BASE_EN_SHIFT       26
#define    CPH_AADMAC_CH5_AADMAC_CR_2_CH5_AADMAC_HIGH_BASE_EN_MASK        0x04000000
#define    CPH_AADMAC_CH5_AADMAC_CR_2_CH5_AADMAC_TSIZE_PER_REQ_SHIFT      22
#define    CPH_AADMAC_CH5_AADMAC_CR_2_CH5_AADMAC_TSIZE_PER_REQ_MASK       0x03C00000
#define    CPH_AADMAC_CH5_AADMAC_CR_2_CH5_AADMAC_IN_OUT_SHIFT             21
#define    CPH_AADMAC_CH5_AADMAC_CR_2_CH5_AADMAC_IN_OUT_MASK              0x00200000
#define    CPH_AADMAC_CH5_AADMAC_CR_2_CH5_AADMAC_FIFO_CH_SHIFT            17
#define    CPH_AADMAC_CH5_AADMAC_CR_2_CH5_AADMAC_FIFO_CH_MASK             0x001E0000
#define    CPH_AADMAC_CH5_AADMAC_CR_2_CH5_AADMAC_EN_SHIFT                 16
#define    CPH_AADMAC_CH5_AADMAC_CR_2_CH5_AADMAC_EN_MASK                  0x00010000
#define    CPH_AADMAC_CH5_AADMAC_CR_2_CH5_AADMAC_WRAP_SHIFT               0
#define    CPH_AADMAC_CH5_AADMAC_CR_2_CH5_AADMAC_WRAP_MASK                0x0000FFFF

#define CPH_AADMAC_CH5_AADMAC_SR_1_OFFSET                                 0x00000048
#define CPH_AADMAC_CH5_AADMAC_SR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH5_AADMAC_SR_1_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_HI_SEL_SHIFT                    26
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_HI_SEL_MASK                     0x04000000
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_LO_SEL_SHIFT                    25
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_LO_SEL_MASK                     0x02000000
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_SW_READY_HIGH_SHIFT             24
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_SW_READY_HIGH_MASK              0x01000000
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_SW_READY_LOW_SHIFT              23
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_SW_READY_LOW_MASK               0x00800000
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_AADMAC_FIFO_RST_SHIFT           22
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_AADMAC_FIFO_RST_MASK            0x00400000
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_HW_READY_HIGH_SHIFT             21
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_HW_READY_HIGH_MASK              0x00200000
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_HW_READY_LOW_SHIFT              20
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_HW_READY_LOW_MASK               0x00100000
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_AADMAC_REQUEST_COUNT_SHIFT      16
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_AADMAC_REQUEST_COUNT_MASK       0x000F0000
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_AADMAC_CURRENT_MEM_PNTR_SHIFT   0
#define    CPH_AADMAC_CH5_AADMAC_SR_1_CH5_AADMAC_CURRENT_MEM_PNTR_MASK    0x0000FFFF

#define CPH_AADMAC_CH6_AADMAC_CR_1_OFFSET                                 0x00000050
#define CPH_AADMAC_CH6_AADMAC_CR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH6_AADMAC_CR_1_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH6_AADMAC_CR_1_CH6_AADMAC_BASE_SHIFT               0
#define    CPH_AADMAC_CH6_AADMAC_CR_1_CH6_AADMAC_BASE_MASK                0xFFFFFFFF

#define CPH_AADMAC_CH6_AADMAC_CR_2_OFFSET                                 0x00000054
#define CPH_AADMAC_CH6_AADMAC_CR_2_TYPE                                   UInt32
#define CPH_AADMAC_CH6_AADMAC_CR_2_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH6_AADMAC_CR_2_CH6_AADMAC_HIGH_BASE_EN_SHIFT       26
#define    CPH_AADMAC_CH6_AADMAC_CR_2_CH6_AADMAC_HIGH_BASE_EN_MASK        0x04000000
#define    CPH_AADMAC_CH6_AADMAC_CR_2_CH6_AADMAC_TSIZE_PER_REQ_SHIFT      22
#define    CPH_AADMAC_CH6_AADMAC_CR_2_CH6_AADMAC_TSIZE_PER_REQ_MASK       0x03C00000
#define    CPH_AADMAC_CH6_AADMAC_CR_2_CH6_AADMAC_IN_OUT_SHIFT             21
#define    CPH_AADMAC_CH6_AADMAC_CR_2_CH6_AADMAC_IN_OUT_MASK              0x00200000
#define    CPH_AADMAC_CH6_AADMAC_CR_2_CH6_AADMAC_FIFO_CH_SHIFT            17
#define    CPH_AADMAC_CH6_AADMAC_CR_2_CH6_AADMAC_FIFO_CH_MASK             0x001E0000
#define    CPH_AADMAC_CH6_AADMAC_CR_2_CH6_AADMAC_EN_SHIFT                 16
#define    CPH_AADMAC_CH6_AADMAC_CR_2_CH6_AADMAC_EN_MASK                  0x00010000
#define    CPH_AADMAC_CH6_AADMAC_CR_2_CH6_AADMAC_WRAP_SHIFT               0
#define    CPH_AADMAC_CH6_AADMAC_CR_2_CH6_AADMAC_WRAP_MASK                0x0000FFFF

#define CPH_AADMAC_CH6_AADMAC_SR_1_OFFSET                                 0x00000058
#define CPH_AADMAC_CH6_AADMAC_SR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH6_AADMAC_SR_1_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_HI_SEL_SHIFT                    26
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_HI_SEL_MASK                     0x04000000
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_LO_SEL_SHIFT                    25
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_LO_SEL_MASK                     0x02000000
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_SW_READY_HIGH_SHIFT             24
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_SW_READY_HIGH_MASK              0x01000000
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_SW_READY_LOW_SHIFT              23
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_SW_READY_LOW_MASK               0x00800000
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_AADMAC_FIFO_RST_SHIFT           22
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_AADMAC_FIFO_RST_MASK            0x00400000
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_HW_READY_HIGH_SHIFT             21
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_HW_READY_HIGH_MASK              0x00200000
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_HW_READY_LOW_SHIFT              20
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_HW_READY_LOW_MASK               0x00100000
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_AADMAC_REQUEST_COUNT_SHIFT      16
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_AADMAC_REQUEST_COUNT_MASK       0x000F0000
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_AADMAC_CURRENT_MEM_PNTR_SHIFT   0
#define    CPH_AADMAC_CH6_AADMAC_SR_1_CH6_AADMAC_CURRENT_MEM_PNTR_MASK    0x0000FFFF

#define CPH_AADMAC_CH7_AADMAC_CR_1_OFFSET                                 0x00000060
#define CPH_AADMAC_CH7_AADMAC_CR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH7_AADMAC_CR_1_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH7_AADMAC_CR_1_CH7_AADMAC_BASE_SHIFT               0
#define    CPH_AADMAC_CH7_AADMAC_CR_1_CH7_AADMAC_BASE_MASK                0xFFFFFFFF

#define CPH_AADMAC_CH7_AADMAC_CR_2_OFFSET                                 0x00000064
#define CPH_AADMAC_CH7_AADMAC_CR_2_TYPE                                   UInt32
#define CPH_AADMAC_CH7_AADMAC_CR_2_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH7_AADMAC_CR_2_CH7_AADMAC_HIGH_BASE_EN_SHIFT       26
#define    CPH_AADMAC_CH7_AADMAC_CR_2_CH7_AADMAC_HIGH_BASE_EN_MASK        0x04000000
#define    CPH_AADMAC_CH7_AADMAC_CR_2_CH7_AADMAC_TSIZE_PER_REQ_SHIFT      22
#define    CPH_AADMAC_CH7_AADMAC_CR_2_CH7_AADMAC_TSIZE_PER_REQ_MASK       0x03C00000
#define    CPH_AADMAC_CH7_AADMAC_CR_2_CH7_AADMAC_IN_OUT_SHIFT             21
#define    CPH_AADMAC_CH7_AADMAC_CR_2_CH7_AADMAC_IN_OUT_MASK              0x00200000
#define    CPH_AADMAC_CH7_AADMAC_CR_2_CH7_AADMAC_FIFO_CH_SHIFT            17
#define    CPH_AADMAC_CH7_AADMAC_CR_2_CH7_AADMAC_FIFO_CH_MASK             0x001E0000
#define    CPH_AADMAC_CH7_AADMAC_CR_2_CH7_AADMAC_EN_SHIFT                 16
#define    CPH_AADMAC_CH7_AADMAC_CR_2_CH7_AADMAC_EN_MASK                  0x00010000
#define    CPH_AADMAC_CH7_AADMAC_CR_2_CH7_AADMAC_WRAP_SHIFT               0
#define    CPH_AADMAC_CH7_AADMAC_CR_2_CH7_AADMAC_WRAP_MASK                0x0000FFFF

#define CPH_AADMAC_CH7_AADMAC_SR_1_OFFSET                                 0x00000068
#define CPH_AADMAC_CH7_AADMAC_SR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH7_AADMAC_SR_1_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_HI_SEL_SHIFT                    26
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_HI_SEL_MASK                     0x04000000
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_LO_SEL_SHIFT                    25
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_LO_SEL_MASK                     0x02000000
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_SW_READY_HIGH_SHIFT             24
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_SW_READY_HIGH_MASK              0x01000000
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_SW_READY_LOW_SHIFT              23
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_SW_READY_LOW_MASK               0x00800000
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_AADMAC_FIFO_RST_SHIFT           22
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_AADMAC_FIFO_RST_MASK            0x00400000
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_HW_READY_HIGH_SHIFT             21
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_HW_READY_HIGH_MASK              0x00200000
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_HW_READY_LOW_SHIFT              20
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_HW_READY_LOW_MASK               0x00100000
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_AADMAC_REQUEST_COUNT_SHIFT      16
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_AADMAC_REQUEST_COUNT_MASK       0x000F0000
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_AADMAC_CURRENT_MEM_PNTR_SHIFT   0
#define    CPH_AADMAC_CH7_AADMAC_SR_1_CH7_AADMAC_CURRENT_MEM_PNTR_MASK    0x0000FFFF

#define CPH_AADMAC_CH8_AADMAC_CR_1_OFFSET                                 0x00000070
#define CPH_AADMAC_CH8_AADMAC_CR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH8_AADMAC_CR_1_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH8_AADMAC_CR_1_CH8_AADMAC_BASE_SHIFT               0
#define    CPH_AADMAC_CH8_AADMAC_CR_1_CH8_AADMAC_BASE_MASK                0xFFFFFFFF

#define CPH_AADMAC_CH8_AADMAC_CR_2_OFFSET                                 0x00000074
#define CPH_AADMAC_CH8_AADMAC_CR_2_TYPE                                   UInt32
#define CPH_AADMAC_CH8_AADMAC_CR_2_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH8_AADMAC_CR_2_CH8_AADMAC_HIGH_BASE_EN_SHIFT       26
#define    CPH_AADMAC_CH8_AADMAC_CR_2_CH8_AADMAC_HIGH_BASE_EN_MASK        0x04000000
#define    CPH_AADMAC_CH8_AADMAC_CR_2_CH8_AADMAC_TSIZE_PER_REQ_SHIFT      22
#define    CPH_AADMAC_CH8_AADMAC_CR_2_CH8_AADMAC_TSIZE_PER_REQ_MASK       0x03C00000
#define    CPH_AADMAC_CH8_AADMAC_CR_2_CH8_AADMAC_IN_OUT_SHIFT             21
#define    CPH_AADMAC_CH8_AADMAC_CR_2_CH8_AADMAC_IN_OUT_MASK              0x00200000
#define    CPH_AADMAC_CH8_AADMAC_CR_2_CH8_AADMAC_FIFO_CH_SHIFT            17
#define    CPH_AADMAC_CH8_AADMAC_CR_2_CH8_AADMAC_FIFO_CH_MASK             0x001E0000
#define    CPH_AADMAC_CH8_AADMAC_CR_2_CH8_AADMAC_EN_SHIFT                 16
#define    CPH_AADMAC_CH8_AADMAC_CR_2_CH8_AADMAC_EN_MASK                  0x00010000
#define    CPH_AADMAC_CH8_AADMAC_CR_2_CH8_AADMAC_WRAP_SHIFT               0
#define    CPH_AADMAC_CH8_AADMAC_CR_2_CH8_AADMAC_WRAP_MASK                0x0000FFFF

#define CPH_AADMAC_CH8_AADMAC_SR_1_OFFSET                                 0x00000078
#define CPH_AADMAC_CH8_AADMAC_SR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH8_AADMAC_SR_1_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_HI_SEL_SHIFT                    26
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_HI_SEL_MASK                     0x04000000
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_LO_SEL_SHIFT                    25
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_LO_SEL_MASK                     0x02000000
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_SW_READY_HIGH_SHIFT             24
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_SW_READY_HIGH_MASK              0x01000000
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_SW_READY_LOW_SHIFT              23
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_SW_READY_LOW_MASK               0x00800000
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_AADMAC_FIFO_RST_SHIFT           22
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_AADMAC_FIFO_RST_MASK            0x00400000
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_HW_READY_HIGH_SHIFT             21
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_HW_READY_HIGH_MASK              0x00200000
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_HW_READY_LOW_SHIFT              20
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_HW_READY_LOW_MASK               0x00100000
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_AADMAC_REQUEST_COUNT_SHIFT      16
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_AADMAC_REQUEST_COUNT_MASK       0x000F0000
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_AADMAC_CURRENT_MEM_PNTR_SHIFT   0
#define    CPH_AADMAC_CH8_AADMAC_SR_1_CH8_AADMAC_CURRENT_MEM_PNTR_MASK    0x0000FFFF

#define CPH_AADMAC_CH9_AADMAC_CR_1_OFFSET                                 0x00000080
#define CPH_AADMAC_CH9_AADMAC_CR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH9_AADMAC_CR_1_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH9_AADMAC_CR_1_CH9_AADMAC_BASE_SHIFT               0
#define    CPH_AADMAC_CH9_AADMAC_CR_1_CH9_AADMAC_BASE_MASK                0xFFFFFFFF

#define CPH_AADMAC_CH9_AADMAC_CR_2_OFFSET                                 0x00000084
#define CPH_AADMAC_CH9_AADMAC_CR_2_TYPE                                   UInt32
#define CPH_AADMAC_CH9_AADMAC_CR_2_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH9_AADMAC_CR_2_CH9_AADMAC_HIGH_BASE_EN_SHIFT       26
#define    CPH_AADMAC_CH9_AADMAC_CR_2_CH9_AADMAC_HIGH_BASE_EN_MASK        0x04000000
#define    CPH_AADMAC_CH9_AADMAC_CR_2_CH9_AADMAC_TSIZE_PER_REQ_SHIFT      22
#define    CPH_AADMAC_CH9_AADMAC_CR_2_CH9_AADMAC_TSIZE_PER_REQ_MASK       0x03C00000
#define    CPH_AADMAC_CH9_AADMAC_CR_2_CH9_AADMAC_IN_OUT_SHIFT             21
#define    CPH_AADMAC_CH9_AADMAC_CR_2_CH9_AADMAC_IN_OUT_MASK              0x00200000
#define    CPH_AADMAC_CH9_AADMAC_CR_2_CH9_AADMAC_FIFO_CH_SHIFT            17
#define    CPH_AADMAC_CH9_AADMAC_CR_2_CH9_AADMAC_FIFO_CH_MASK             0x001E0000
#define    CPH_AADMAC_CH9_AADMAC_CR_2_CH9_AADMAC_EN_SHIFT                 16
#define    CPH_AADMAC_CH9_AADMAC_CR_2_CH9_AADMAC_EN_MASK                  0x00010000
#define    CPH_AADMAC_CH9_AADMAC_CR_2_CH9_AADMAC_WRAP_SHIFT               0
#define    CPH_AADMAC_CH9_AADMAC_CR_2_CH9_AADMAC_WRAP_MASK                0x0000FFFF

#define CPH_AADMAC_CH9_AADMAC_SR_1_OFFSET                                 0x00000088
#define CPH_AADMAC_CH9_AADMAC_SR_1_TYPE                                   UInt32
#define CPH_AADMAC_CH9_AADMAC_SR_1_RESERVED_MASK                          0xF8000000
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_HI_SEL_SHIFT                    26
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_HI_SEL_MASK                     0x04000000
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_LO_SEL_SHIFT                    25
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_LO_SEL_MASK                     0x02000000
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_SW_READY_HIGH_SHIFT             24
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_SW_READY_HIGH_MASK              0x01000000
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_SW_READY_LOW_SHIFT              23
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_SW_READY_LOW_MASK               0x00800000
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_AADMAC_FIFO_RST_SHIFT           22
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_AADMAC_FIFO_RST_MASK            0x00400000
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_HW_READY_HIGH_SHIFT             21
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_HW_READY_HIGH_MASK              0x00200000
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_HW_READY_LOW_SHIFT              20
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_HW_READY_LOW_MASK               0x00100000
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_AADMAC_REQUEST_COUNT_SHIFT      16
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_AADMAC_REQUEST_COUNT_MASK       0x000F0000
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_AADMAC_CURRENT_MEM_PNTR_SHIFT   0
#define    CPH_AADMAC_CH9_AADMAC_SR_1_CH9_AADMAC_CURRENT_MEM_PNTR_MASK    0x0000FFFF

#define CPH_AADMAC_CH10_AADMAC_CR_1_OFFSET                                0x00000090
#define CPH_AADMAC_CH10_AADMAC_CR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH10_AADMAC_CR_1_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH10_AADMAC_CR_1_CH10_AADMAC_BASE_SHIFT             0
#define    CPH_AADMAC_CH10_AADMAC_CR_1_CH10_AADMAC_BASE_MASK              0xFFFFFFFF

#define CPH_AADMAC_CH10_AADMAC_CR_2_OFFSET                                0x00000094
#define CPH_AADMAC_CH10_AADMAC_CR_2_TYPE                                  UInt32
#define CPH_AADMAC_CH10_AADMAC_CR_2_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH10_AADMAC_CR_2_CH10_AADMAC_HIGH_BASE_EN_SHIFT     26
#define    CPH_AADMAC_CH10_AADMAC_CR_2_CH10_AADMAC_HIGH_BASE_EN_MASK      0x04000000
#define    CPH_AADMAC_CH10_AADMAC_CR_2_CH10_AADMAC_TSIZE_PER_REQ_SHIFT    22
#define    CPH_AADMAC_CH10_AADMAC_CR_2_CH10_AADMAC_TSIZE_PER_REQ_MASK     0x03C00000
#define    CPH_AADMAC_CH10_AADMAC_CR_2_CH10_AADMAC_IN_OUT_SHIFT           21
#define    CPH_AADMAC_CH10_AADMAC_CR_2_CH10_AADMAC_IN_OUT_MASK            0x00200000
#define    CPH_AADMAC_CH10_AADMAC_CR_2_CH10_AADMAC_FIFO_CH_SHIFT          17
#define    CPH_AADMAC_CH10_AADMAC_CR_2_CH10_AADMAC_FIFO_CH_MASK           0x001E0000
#define    CPH_AADMAC_CH10_AADMAC_CR_2_CH10_AADMAC_EN_SHIFT               16
#define    CPH_AADMAC_CH10_AADMAC_CR_2_CH10_AADMAC_EN_MASK                0x00010000
#define    CPH_AADMAC_CH10_AADMAC_CR_2_CH10_AADMAC_WRAP_SHIFT             0
#define    CPH_AADMAC_CH10_AADMAC_CR_2_CH10_AADMAC_WRAP_MASK              0x0000FFFF

#define CPH_AADMAC_CH10_AADMAC_SR_1_OFFSET                                0x00000098
#define CPH_AADMAC_CH10_AADMAC_SR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH10_AADMAC_SR_1_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_HI_SEL_SHIFT                  26
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_HI_SEL_MASK                   0x04000000
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_LO_SEL_SHIFT                  25
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_LO_SEL_MASK                   0x02000000
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_SW_READY_HIGH_SHIFT           24
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_SW_READY_HIGH_MASK            0x01000000
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_SW_READY_LOW_SHIFT            23
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_SW_READY_LOW_MASK             0x00800000
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_AADMAC_FIFO_RST_SHIFT         22
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_AADMAC_FIFO_RST_MASK          0x00400000
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_HW_READY_HIGH_SHIFT           21
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_HW_READY_HIGH_MASK            0x00200000
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_HW_READY_LOW_SHIFT            20
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_HW_READY_LOW_MASK             0x00100000
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_AADMAC_REQUEST_COUNT_SHIFT    16
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_AADMAC_REQUEST_COUNT_MASK     0x000F0000
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_CH10_AADMAC_SR_1_CH10_AADMAC_CURRENT_MEM_PNTR_MASK  0x0000FFFF

#define CPH_AADMAC_CH11_AADMAC_CR_1_OFFSET                                0x000000A0
#define CPH_AADMAC_CH11_AADMAC_CR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH11_AADMAC_CR_1_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH11_AADMAC_CR_1_CH11_AADMAC_BASE_SHIFT             0
#define    CPH_AADMAC_CH11_AADMAC_CR_1_CH11_AADMAC_BASE_MASK              0xFFFFFFFF

#define CPH_AADMAC_CH11_AADMAC_CR_2_OFFSET                                0x000000A4
#define CPH_AADMAC_CH11_AADMAC_CR_2_TYPE                                  UInt32
#define CPH_AADMAC_CH11_AADMAC_CR_2_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH11_AADMAC_CR_2_CH11_AADMAC_HIGH_BASE_EN_SHIFT     26
#define    CPH_AADMAC_CH11_AADMAC_CR_2_CH11_AADMAC_HIGH_BASE_EN_MASK      0x04000000
#define    CPH_AADMAC_CH11_AADMAC_CR_2_CH11_AADMAC_TSIZE_PER_REQ_SHIFT    22
#define    CPH_AADMAC_CH11_AADMAC_CR_2_CH11_AADMAC_TSIZE_PER_REQ_MASK     0x03C00000
#define    CPH_AADMAC_CH11_AADMAC_CR_2_CH11_AADMAC_IN_OUT_SHIFT           21
#define    CPH_AADMAC_CH11_AADMAC_CR_2_CH11_AADMAC_IN_OUT_MASK            0x00200000
#define    CPH_AADMAC_CH11_AADMAC_CR_2_CH11_AADMAC_FIFO_CH_SHIFT          17
#define    CPH_AADMAC_CH11_AADMAC_CR_2_CH11_AADMAC_FIFO_CH_MASK           0x001E0000
#define    CPH_AADMAC_CH11_AADMAC_CR_2_CH11_AADMAC_EN_SHIFT               16
#define    CPH_AADMAC_CH11_AADMAC_CR_2_CH11_AADMAC_EN_MASK                0x00010000
#define    CPH_AADMAC_CH11_AADMAC_CR_2_CH11_AADMAC_WRAP_SHIFT             0
#define    CPH_AADMAC_CH11_AADMAC_CR_2_CH11_AADMAC_WRAP_MASK              0x0000FFFF

#define CPH_AADMAC_CH11_AADMAC_SR_1_OFFSET                                0x000000A8
#define CPH_AADMAC_CH11_AADMAC_SR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH11_AADMAC_SR_1_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_HI_SEL_SHIFT                  26
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_HI_SEL_MASK                   0x04000000
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_LO_SEL_SHIFT                  25
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_LO_SEL_MASK                   0x02000000
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_SW_READY_HIGH_SHIFT           24
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_SW_READY_HIGH_MASK            0x01000000
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_SW_READY_LOW_SHIFT            23
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_SW_READY_LOW_MASK             0x00800000
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_AADMAC_FIFO_RST_SHIFT         22
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_AADMAC_FIFO_RST_MASK          0x00400000
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_HW_READY_HIGH_SHIFT           21
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_HW_READY_HIGH_MASK            0x00200000
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_HW_READY_LOW_SHIFT            20
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_HW_READY_LOW_MASK             0x00100000
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_AADMAC_REQUEST_COUNT_SHIFT    16
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_AADMAC_REQUEST_COUNT_MASK     0x000F0000
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_CH11_AADMAC_SR_1_CH11_AADMAC_CURRENT_MEM_PNTR_MASK  0x0000FFFF

#define CPH_AADMAC_CH12_AADMAC_CR_1_OFFSET                                0x000000B0
#define CPH_AADMAC_CH12_AADMAC_CR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH12_AADMAC_CR_1_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH12_AADMAC_CR_1_CH12_AADMAC_BASE_SHIFT             0
#define    CPH_AADMAC_CH12_AADMAC_CR_1_CH12_AADMAC_BASE_MASK              0xFFFFFFFF

#define CPH_AADMAC_CH12_AADMAC_CR_2_OFFSET                                0x000000B4
#define CPH_AADMAC_CH12_AADMAC_CR_2_TYPE                                  UInt32
#define CPH_AADMAC_CH12_AADMAC_CR_2_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH12_AADMAC_CR_2_CH12_AADMAC_HIGH_BASE_EN_SHIFT     26
#define    CPH_AADMAC_CH12_AADMAC_CR_2_CH12_AADMAC_HIGH_BASE_EN_MASK      0x04000000
#define    CPH_AADMAC_CH12_AADMAC_CR_2_CH12_AADMAC_TSIZE_PER_REQ_SHIFT    22
#define    CPH_AADMAC_CH12_AADMAC_CR_2_CH12_AADMAC_TSIZE_PER_REQ_MASK     0x03C00000
#define    CPH_AADMAC_CH12_AADMAC_CR_2_CH12_AADMAC_IN_OUT_SHIFT           21
#define    CPH_AADMAC_CH12_AADMAC_CR_2_CH12_AADMAC_IN_OUT_MASK            0x00200000
#define    CPH_AADMAC_CH12_AADMAC_CR_2_CH12_AADMAC_FIFO_CH_SHIFT          17
#define    CPH_AADMAC_CH12_AADMAC_CR_2_CH12_AADMAC_FIFO_CH_MASK           0x001E0000
#define    CPH_AADMAC_CH12_AADMAC_CR_2_CH12_AADMAC_EN_SHIFT               16
#define    CPH_AADMAC_CH12_AADMAC_CR_2_CH12_AADMAC_EN_MASK                0x00010000
#define    CPH_AADMAC_CH12_AADMAC_CR_2_CH12_AADMAC_WRAP_SHIFT             0
#define    CPH_AADMAC_CH12_AADMAC_CR_2_CH12_AADMAC_WRAP_MASK              0x0000FFFF

#define CPH_AADMAC_CH12_AADMAC_SR_1_OFFSET                                0x000000B8
#define CPH_AADMAC_CH12_AADMAC_SR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH12_AADMAC_SR_1_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_HI_SEL_SHIFT                  26
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_HI_SEL_MASK                   0x04000000
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_LO_SEL_SHIFT                  25
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_LO_SEL_MASK                   0x02000000
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_SW_READY_HIGH_SHIFT           24
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_SW_READY_HIGH_MASK            0x01000000
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_SW_READY_LOW_SHIFT            23
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_SW_READY_LOW_MASK             0x00800000
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_AADMAC_FIFO_RST_SHIFT         22
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_AADMAC_FIFO_RST_MASK          0x00400000
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_HW_READY_HIGH_SHIFT           21
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_HW_READY_HIGH_MASK            0x00200000
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_HW_READY_LOW_SHIFT            20
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_HW_READY_LOW_MASK             0x00100000
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_AADMAC_REQUEST_COUNT_SHIFT    16
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_AADMAC_REQUEST_COUNT_MASK     0x000F0000
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_CH12_AADMAC_SR_1_CH12_AADMAC_CURRENT_MEM_PNTR_MASK  0x0000FFFF

#define CPH_AADMAC_CH13_AADMAC_CR_1_OFFSET                                0x000000C0
#define CPH_AADMAC_CH13_AADMAC_CR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH13_AADMAC_CR_1_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH13_AADMAC_CR_1_CH13_AADMAC_BASE_SHIFT             0
#define    CPH_AADMAC_CH13_AADMAC_CR_1_CH13_AADMAC_BASE_MASK              0xFFFFFFFF

#define CPH_AADMAC_CH13_AADMAC_CR_2_OFFSET                                0x000000C4
#define CPH_AADMAC_CH13_AADMAC_CR_2_TYPE                                  UInt32
#define CPH_AADMAC_CH13_AADMAC_CR_2_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH13_AADMAC_CR_2_CH13_AADMAC_HIGH_BASE_EN_SHIFT     26
#define    CPH_AADMAC_CH13_AADMAC_CR_2_CH13_AADMAC_HIGH_BASE_EN_MASK      0x04000000
#define    CPH_AADMAC_CH13_AADMAC_CR_2_CH13_AADMAC_TSIZE_PER_REQ_SHIFT    22
#define    CPH_AADMAC_CH13_AADMAC_CR_2_CH13_AADMAC_TSIZE_PER_REQ_MASK     0x03C00000
#define    CPH_AADMAC_CH13_AADMAC_CR_2_CH13_AADMAC_IN_OUT_SHIFT           21
#define    CPH_AADMAC_CH13_AADMAC_CR_2_CH13_AADMAC_IN_OUT_MASK            0x00200000
#define    CPH_AADMAC_CH13_AADMAC_CR_2_CH13_AADMAC_FIFO_CH_SHIFT          17
#define    CPH_AADMAC_CH13_AADMAC_CR_2_CH13_AADMAC_FIFO_CH_MASK           0x001E0000
#define    CPH_AADMAC_CH13_AADMAC_CR_2_CH13_AADMAC_EN_SHIFT               16
#define    CPH_AADMAC_CH13_AADMAC_CR_2_CH13_AADMAC_EN_MASK                0x00010000
#define    CPH_AADMAC_CH13_AADMAC_CR_2_CH13_AADMAC_WRAP_SHIFT             0
#define    CPH_AADMAC_CH13_AADMAC_CR_2_CH13_AADMAC_WRAP_MASK              0x0000FFFF

#define CPH_AADMAC_CH13_AADMAC_SR_1_OFFSET                                0x000000C8
#define CPH_AADMAC_CH13_AADMAC_SR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH13_AADMAC_SR_1_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_HI_SEL_SHIFT                  26
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_HI_SEL_MASK                   0x04000000
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_LO_SEL_SHIFT                  25
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_LO_SEL_MASK                   0x02000000
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_SW_READY_HIGH_SHIFT           24
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_SW_READY_HIGH_MASK            0x01000000
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_SW_READY_LOW_SHIFT            23
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_SW_READY_LOW_MASK             0x00800000
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_AADMAC_FIFO_RST_SHIFT         22
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_AADMAC_FIFO_RST_MASK          0x00400000
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_HW_READY_HIGH_SHIFT           21
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_HW_READY_HIGH_MASK            0x00200000
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_HW_READY_LOW_SHIFT            20
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_HW_READY_LOW_MASK             0x00100000
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_AADMAC_REQUEST_COUNT_SHIFT    16
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_AADMAC_REQUEST_COUNT_MASK     0x000F0000
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_CH13_AADMAC_SR_1_CH13_AADMAC_CURRENT_MEM_PNTR_MASK  0x0000FFFF

#define CPH_AADMAC_CH14_AADMAC_CR_1_OFFSET                                0x000000D0
#define CPH_AADMAC_CH14_AADMAC_CR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH14_AADMAC_CR_1_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH14_AADMAC_CR_1_CH14_AADMAC_BASE_SHIFT             0
#define    CPH_AADMAC_CH14_AADMAC_CR_1_CH14_AADMAC_BASE_MASK              0xFFFFFFFF

#define CPH_AADMAC_CH14_AADMAC_CR_2_OFFSET                                0x000000D4
#define CPH_AADMAC_CH14_AADMAC_CR_2_TYPE                                  UInt32
#define CPH_AADMAC_CH14_AADMAC_CR_2_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH14_AADMAC_CR_2_CH14_AADMAC_HIGH_BASE_EN_SHIFT     26
#define    CPH_AADMAC_CH14_AADMAC_CR_2_CH14_AADMAC_HIGH_BASE_EN_MASK      0x04000000
#define    CPH_AADMAC_CH14_AADMAC_CR_2_CH14_AADMAC_TSIZE_PER_REQ_SHIFT    22
#define    CPH_AADMAC_CH14_AADMAC_CR_2_CH14_AADMAC_TSIZE_PER_REQ_MASK     0x03C00000
#define    CPH_AADMAC_CH14_AADMAC_CR_2_CH14_AADMAC_IN_OUT_SHIFT           21
#define    CPH_AADMAC_CH14_AADMAC_CR_2_CH14_AADMAC_IN_OUT_MASK            0x00200000
#define    CPH_AADMAC_CH14_AADMAC_CR_2_CH14_AADMAC_FIFO_CH_SHIFT          17
#define    CPH_AADMAC_CH14_AADMAC_CR_2_CH14_AADMAC_FIFO_CH_MASK           0x001E0000
#define    CPH_AADMAC_CH14_AADMAC_CR_2_CH14_AADMAC_EN_SHIFT               16
#define    CPH_AADMAC_CH14_AADMAC_CR_2_CH14_AADMAC_EN_MASK                0x00010000
#define    CPH_AADMAC_CH14_AADMAC_CR_2_CH14_AADMAC_WRAP_SHIFT             0
#define    CPH_AADMAC_CH14_AADMAC_CR_2_CH14_AADMAC_WRAP_MASK              0x0000FFFF

#define CPH_AADMAC_CH14_AADMAC_SR_1_OFFSET                                0x000000D8
#define CPH_AADMAC_CH14_AADMAC_SR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH14_AADMAC_SR_1_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_HI_SEL_SHIFT                  26
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_HI_SEL_MASK                   0x04000000
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_LO_SEL_SHIFT                  25
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_LO_SEL_MASK                   0x02000000
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_SW_READY_HIGH_SHIFT           24
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_SW_READY_HIGH_MASK            0x01000000
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_SW_READY_LOW_SHIFT            23
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_SW_READY_LOW_MASK             0x00800000
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_AADMAC_FIFO_RST_SHIFT         22
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_AADMAC_FIFO_RST_MASK          0x00400000
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_HW_READY_HIGH_SHIFT           21
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_HW_READY_HIGH_MASK            0x00200000
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_HW_READY_LOW_SHIFT            20
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_HW_READY_LOW_MASK             0x00100000
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_AADMAC_REQUEST_COUNT_SHIFT    16
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_AADMAC_REQUEST_COUNT_MASK     0x000F0000
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_CH14_AADMAC_SR_1_CH14_AADMAC_CURRENT_MEM_PNTR_MASK  0x0000FFFF

#define CPH_AADMAC_CH15_AADMAC_CR_1_OFFSET                                0x000000E0
#define CPH_AADMAC_CH15_AADMAC_CR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH15_AADMAC_CR_1_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH15_AADMAC_CR_1_CH15_AADMAC_BASE_SHIFT             0
#define    CPH_AADMAC_CH15_AADMAC_CR_1_CH15_AADMAC_BASE_MASK              0xFFFFFFFF

#define CPH_AADMAC_CH15_AADMAC_CR_2_OFFSET                                0x000000E4
#define CPH_AADMAC_CH15_AADMAC_CR_2_TYPE                                  UInt32
#define CPH_AADMAC_CH15_AADMAC_CR_2_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH15_AADMAC_CR_2_CH15_AADMAC_HIGH_BASE_EN_SHIFT     26
#define    CPH_AADMAC_CH15_AADMAC_CR_2_CH15_AADMAC_HIGH_BASE_EN_MASK      0x04000000
#define    CPH_AADMAC_CH15_AADMAC_CR_2_CH15_AADMAC_TSIZE_PER_REQ_SHIFT    22
#define    CPH_AADMAC_CH15_AADMAC_CR_2_CH15_AADMAC_TSIZE_PER_REQ_MASK     0x03C00000
#define    CPH_AADMAC_CH15_AADMAC_CR_2_CH15_AADMAC_IN_OUT_SHIFT           21
#define    CPH_AADMAC_CH15_AADMAC_CR_2_CH15_AADMAC_IN_OUT_MASK            0x00200000
#define    CPH_AADMAC_CH15_AADMAC_CR_2_CH15_AADMAC_FIFO_CH_SHIFT          17
#define    CPH_AADMAC_CH15_AADMAC_CR_2_CH15_AADMAC_FIFO_CH_MASK           0x001E0000
#define    CPH_AADMAC_CH15_AADMAC_CR_2_CH15_AADMAC_EN_SHIFT               16
#define    CPH_AADMAC_CH15_AADMAC_CR_2_CH15_AADMAC_EN_MASK                0x00010000
#define    CPH_AADMAC_CH15_AADMAC_CR_2_CH15_AADMAC_WRAP_SHIFT             0
#define    CPH_AADMAC_CH15_AADMAC_CR_2_CH15_AADMAC_WRAP_MASK              0x0000FFFF

#define CPH_AADMAC_CH15_AADMAC_SR_1_OFFSET                                0x000000E8
#define CPH_AADMAC_CH15_AADMAC_SR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH15_AADMAC_SR_1_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_HI_SEL_SHIFT                  26
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_HI_SEL_MASK                   0x04000000
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_LO_SEL_SHIFT                  25
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_LO_SEL_MASK                   0x02000000
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_SW_READY_HIGH_SHIFT           24
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_SW_READY_HIGH_MASK            0x01000000
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_SW_READY_LOW_SHIFT            23
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_SW_READY_LOW_MASK             0x00800000
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_AADMAC_FIFO_RST_SHIFT         22
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_AADMAC_FIFO_RST_MASK          0x00400000
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_HW_READY_HIGH_SHIFT           21
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_HW_READY_HIGH_MASK            0x00200000
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_HW_READY_LOW_SHIFT            20
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_HW_READY_LOW_MASK             0x00100000
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_AADMAC_REQUEST_COUNT_SHIFT    16
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_AADMAC_REQUEST_COUNT_MASK     0x000F0000
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_CH15_AADMAC_SR_1_CH15_AADMAC_CURRENT_MEM_PNTR_MASK  0x0000FFFF

#define CPH_AADMAC_CH16_AADMAC_CR_1_OFFSET                                0x000000F0
#define CPH_AADMAC_CH16_AADMAC_CR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH16_AADMAC_CR_1_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH16_AADMAC_CR_1_CH16_AADMAC_BASE_SHIFT             0
#define    CPH_AADMAC_CH16_AADMAC_CR_1_CH16_AADMAC_BASE_MASK              0xFFFFFFFF

#define CPH_AADMAC_CH16_AADMAC_CR_2_OFFSET                                0x000000F4
#define CPH_AADMAC_CH16_AADMAC_CR_2_TYPE                                  UInt32
#define CPH_AADMAC_CH16_AADMAC_CR_2_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH16_AADMAC_CR_2_CH16_AADMAC_HIGH_BASE_EN_SHIFT     26
#define    CPH_AADMAC_CH16_AADMAC_CR_2_CH16_AADMAC_HIGH_BASE_EN_MASK      0x04000000
#define    CPH_AADMAC_CH16_AADMAC_CR_2_CH16_AADMAC_TSIZE_PER_REQ_SHIFT    22
#define    CPH_AADMAC_CH16_AADMAC_CR_2_CH16_AADMAC_TSIZE_PER_REQ_MASK     0x03C00000
#define    CPH_AADMAC_CH16_AADMAC_CR_2_CH16_AADMAC_IN_OUT_SHIFT           21
#define    CPH_AADMAC_CH16_AADMAC_CR_2_CH16_AADMAC_IN_OUT_MASK            0x00200000
#define    CPH_AADMAC_CH16_AADMAC_CR_2_CH16_AADMAC_FIFO_CH_SHIFT          17
#define    CPH_AADMAC_CH16_AADMAC_CR_2_CH16_AADMAC_FIFO_CH_MASK           0x001E0000
#define    CPH_AADMAC_CH16_AADMAC_CR_2_CH16_AADMAC_EN_SHIFT               16
#define    CPH_AADMAC_CH16_AADMAC_CR_2_CH16_AADMAC_EN_MASK                0x00010000
#define    CPH_AADMAC_CH16_AADMAC_CR_2_CH16_AADMAC_WRAP_SHIFT             0
#define    CPH_AADMAC_CH16_AADMAC_CR_2_CH16_AADMAC_WRAP_MASK              0x0000FFFF

#define CPH_AADMAC_CH16_AADMAC_SR_1_OFFSET                                0x000000F8
#define CPH_AADMAC_CH16_AADMAC_SR_1_TYPE                                  UInt32
#define CPH_AADMAC_CH16_AADMAC_SR_1_RESERVED_MASK                         0xF8000000
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_HI_SEL_SHIFT                  26
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_HI_SEL_MASK                   0x04000000
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_LO_SEL_SHIFT                  25
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_LO_SEL_MASK                   0x02000000
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_SW_READY_HIGH_SHIFT           24
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_SW_READY_HIGH_MASK            0x01000000
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_SW_READY_LOW_SHIFT            23
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_SW_READY_LOW_MASK             0x00800000
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_AADMAC_FIFO_RST_SHIFT         22
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_AADMAC_FIFO_RST_MASK          0x00400000
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_HW_READY_HIGH_SHIFT           21
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_HW_READY_HIGH_MASK            0x00200000
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_HW_READY_LOW_SHIFT            20
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_HW_READY_LOW_MASK             0x00100000
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_AADMAC_REQUEST_COUNT_SHIFT    16
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_AADMAC_REQUEST_COUNT_MASK     0x000F0000
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_CH16_AADMAC_SR_1_CH16_AADMAC_CURRENT_MEM_PNTR_MASK  0x0000FFFF

#define CPH_AADMAC_CH1_AADMAC_TS_OFFSET                                   0x00000100
#define CPH_AADMAC_CH1_AADMAC_TS_TYPE                                     UInt32
#define CPH_AADMAC_CH1_AADMAC_TS_RESERVED_MASK                            0xFF000000
#define    CPH_AADMAC_CH1_AADMAC_TS_AADMAC_TSTAMP_CH1_SHIFT               0
#define    CPH_AADMAC_CH1_AADMAC_TS_AADMAC_TSTAMP_CH1_MASK                0x00FFFFFF

#define CPH_AADMAC_CH2_AADMAC_TS_OFFSET                                   0x00000104
#define CPH_AADMAC_CH2_AADMAC_TS_TYPE                                     UInt32
#define CPH_AADMAC_CH2_AADMAC_TS_RESERVED_MASK                            0xFF000000
#define    CPH_AADMAC_CH2_AADMAC_TS_AADMAC_TSTAMP_CH2_SHIFT               0
#define    CPH_AADMAC_CH2_AADMAC_TS_AADMAC_TSTAMP_CH2_MASK                0x00FFFFFF

#define CPH_AADMAC_CH3_AADMAC_TS_OFFSET                                   0x00000108
#define CPH_AADMAC_CH3_AADMAC_TS_TYPE                                     UInt32
#define CPH_AADMAC_CH3_AADMAC_TS_RESERVED_MASK                            0xFF000000
#define    CPH_AADMAC_CH3_AADMAC_TS_AADMAC_TSTAMP_CH3_SHIFT               0
#define    CPH_AADMAC_CH3_AADMAC_TS_AADMAC_TSTAMP_CH3_MASK                0x00FFFFFF

#define CPH_AADMAC_CH4_AADMAC_TS_OFFSET                                   0x0000010C
#define CPH_AADMAC_CH4_AADMAC_TS_TYPE                                     UInt32
#define CPH_AADMAC_CH4_AADMAC_TS_RESERVED_MASK                            0xFF000000
#define    CPH_AADMAC_CH4_AADMAC_TS_AADMAC_TSTAMP_CH4_SHIFT               0
#define    CPH_AADMAC_CH4_AADMAC_TS_AADMAC_TSTAMP_CH4_MASK                0x00FFFFFF

#define CPH_AADMAC_CH1_2_EXTENDED_WRAP_OFFSET                             0x00000110
#define CPH_AADMAC_CH1_2_EXTENDED_WRAP_TYPE                               UInt32
#define CPH_AADMAC_CH1_2_EXTENDED_WRAP_RESERVED_MASK                      0xFFFF0000
#define    CPH_AADMAC_CH1_2_EXTENDED_WRAP_CH2_AADMAC_WRAP_HIGH_SHIFT      8
#define    CPH_AADMAC_CH1_2_EXTENDED_WRAP_CH2_AADMAC_WRAP_HIGH_MASK       0x0000FF00
#define    CPH_AADMAC_CH1_2_EXTENDED_WRAP_CH1_AADMAC_WRAP_HIGH_SHIFT      0
#define    CPH_AADMAC_CH1_2_EXTENDED_WRAP_CH1_AADMAC_WRAP_HIGH_MASK       0x000000FF

#define CPH_AADMAC_CH1_AADMAC_CR_3_OFFSET                                 0x00000114
#define CPH_AADMAC_CH1_AADMAC_CR_3_TYPE                                   UInt32
#define CPH_AADMAC_CH1_AADMAC_CR_3_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH1_AADMAC_CR_3_CH1_AADMAC_HIGH_BASE_SHIFT          0
#define    CPH_AADMAC_CH1_AADMAC_CR_3_CH1_AADMAC_HIGH_BASE_MASK           0xFFFFFFFF

#define CPH_AADMAC_CH2_AADMAC_CR_3_OFFSET                                 0x00000118
#define CPH_AADMAC_CH2_AADMAC_CR_3_TYPE                                   UInt32
#define CPH_AADMAC_CH2_AADMAC_CR_3_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH2_AADMAC_CR_3_CH2_AADMAC_HIGH_BASE_SHIFT          0
#define    CPH_AADMAC_CH2_AADMAC_CR_3_CH2_AADMAC_HIGH_BASE_MASK           0xFFFFFFFF

#define CPH_AADMAC_CH3_AADMAC_CR_3_OFFSET                                 0x0000011C
#define CPH_AADMAC_CH3_AADMAC_CR_3_TYPE                                   UInt32
#define CPH_AADMAC_CH3_AADMAC_CR_3_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH3_AADMAC_CR_3_CH3_AADMAC_HIGH_BASE_SHIFT          0
#define    CPH_AADMAC_CH3_AADMAC_CR_3_CH3_AADMAC_HIGH_BASE_MASK           0xFFFFFFFF

#define CPH_AADMAC_CH4_AADMAC_CR_3_OFFSET                                 0x00000120
#define CPH_AADMAC_CH4_AADMAC_CR_3_TYPE                                   UInt32
#define CPH_AADMAC_CH4_AADMAC_CR_3_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH4_AADMAC_CR_3_CH4_AADMAC_HIGH_BASE_SHIFT          0
#define    CPH_AADMAC_CH4_AADMAC_CR_3_CH4_AADMAC_HIGH_BASE_MASK           0xFFFFFFFF

#define CPH_AADMAC_CH5_AADMAC_CR_3_OFFSET                                 0x00000124
#define CPH_AADMAC_CH5_AADMAC_CR_3_TYPE                                   UInt32
#define CPH_AADMAC_CH5_AADMAC_CR_3_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH5_AADMAC_CR_3_CH5_AADMAC_HIGH_BASE_SHIFT          0
#define    CPH_AADMAC_CH5_AADMAC_CR_3_CH5_AADMAC_HIGH_BASE_MASK           0xFFFFFFFF

#define CPH_AADMAC_CH6_AADMAC_CR_3_OFFSET                                 0x00000128
#define CPH_AADMAC_CH6_AADMAC_CR_3_TYPE                                   UInt32
#define CPH_AADMAC_CH6_AADMAC_CR_3_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH6_AADMAC_CR_3_CH6_AADMAC_HIGH_BASE_SHIFT          0
#define    CPH_AADMAC_CH6_AADMAC_CR_3_CH6_AADMAC_HIGH_BASE_MASK           0xFFFFFFFF

#define CPH_AADMAC_CH7_AADMAC_CR_3_OFFSET                                 0x0000012C
#define CPH_AADMAC_CH7_AADMAC_CR_3_TYPE                                   UInt32
#define CPH_AADMAC_CH7_AADMAC_CR_3_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH7_AADMAC_CR_3_CH7_AADMAC_HIGH_BASE_SHIFT          0
#define    CPH_AADMAC_CH7_AADMAC_CR_3_CH7_AADMAC_HIGH_BASE_MASK           0xFFFFFFFF

#define CPH_AADMAC_CH8_AADMAC_CR_3_OFFSET                                 0x00000130
#define CPH_AADMAC_CH8_AADMAC_CR_3_TYPE                                   UInt32
#define CPH_AADMAC_CH8_AADMAC_CR_3_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH8_AADMAC_CR_3_CH8_AADMAC_HIGH_BASE_SHIFT          0
#define    CPH_AADMAC_CH8_AADMAC_CR_3_CH8_AADMAC_HIGH_BASE_MASK           0xFFFFFFFF

#define CPH_AADMAC_CH9_AADMAC_CR_3_OFFSET                                 0x00000134
#define CPH_AADMAC_CH9_AADMAC_CR_3_TYPE                                   UInt32
#define CPH_AADMAC_CH9_AADMAC_CR_3_RESERVED_MASK                          0x00000000
#define    CPH_AADMAC_CH9_AADMAC_CR_3_CH9_AADMAC_HIGH_BASE_SHIFT          0
#define    CPH_AADMAC_CH9_AADMAC_CR_3_CH9_AADMAC_HIGH_BASE_MASK           0xFFFFFFFF

#define CPH_AADMAC_CH10_AADMAC_CR_3_OFFSET                                0x00000138
#define CPH_AADMAC_CH10_AADMAC_CR_3_TYPE                                  UInt32
#define CPH_AADMAC_CH10_AADMAC_CR_3_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH10_AADMAC_CR_3_CH10_AADMAC_HIGH_BASE_SHIFT        0
#define    CPH_AADMAC_CH10_AADMAC_CR_3_CH10_AADMAC_HIGH_BASE_MASK         0xFFFFFFFF

#define CPH_AADMAC_CH11_AADMAC_CR_3_OFFSET                                0x0000013C
#define CPH_AADMAC_CH11_AADMAC_CR_3_TYPE                                  UInt32
#define CPH_AADMAC_CH11_AADMAC_CR_3_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH11_AADMAC_CR_3_CH11_AADMAC_HIGH_BASE_SHIFT        0
#define    CPH_AADMAC_CH11_AADMAC_CR_3_CH11_AADMAC_HIGH_BASE_MASK         0xFFFFFFFF

#define CPH_AADMAC_CH12_AADMAC_CR_3_OFFSET                                0x00000140
#define CPH_AADMAC_CH12_AADMAC_CR_3_TYPE                                  UInt32
#define CPH_AADMAC_CH12_AADMAC_CR_3_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH12_AADMAC_CR_3_CH12_AADMAC_HIGH_BASE_SHIFT        0
#define    CPH_AADMAC_CH12_AADMAC_CR_3_CH12_AADMAC_HIGH_BASE_MASK         0xFFFFFFFF

#define CPH_AADMAC_CH13_AADMAC_CR_3_OFFSET                                0x00000144
#define CPH_AADMAC_CH13_AADMAC_CR_3_TYPE                                  UInt32
#define CPH_AADMAC_CH13_AADMAC_CR_3_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH13_AADMAC_CR_3_CH13_AADMAC_HIGH_BASE_SHIFT        0
#define    CPH_AADMAC_CH13_AADMAC_CR_3_CH13_AADMAC_HIGH_BASE_MASK         0xFFFFFFFF

#define CPH_AADMAC_CH14_AADMAC_CR_3_OFFSET                                0x00000148
#define CPH_AADMAC_CH14_AADMAC_CR_3_TYPE                                  UInt32
#define CPH_AADMAC_CH14_AADMAC_CR_3_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH14_AADMAC_CR_3_CH14_AADMAC_HIGH_BASE_SHIFT        0
#define    CPH_AADMAC_CH14_AADMAC_CR_3_CH14_AADMAC_HIGH_BASE_MASK         0xFFFFFFFF

#define CPH_AADMAC_CH15_AADMAC_CR_3_OFFSET                                0x0000014C
#define CPH_AADMAC_CH15_AADMAC_CR_3_TYPE                                  UInt32
#define CPH_AADMAC_CH15_AADMAC_CR_3_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH15_AADMAC_CR_3_CH15_AADMAC_HIGH_BASE_SHIFT        0
#define    CPH_AADMAC_CH15_AADMAC_CR_3_CH15_AADMAC_HIGH_BASE_MASK         0xFFFFFFFF

#define CPH_AADMAC_CH16_AADMAC_CR_3_OFFSET                                0x00000150
#define CPH_AADMAC_CH16_AADMAC_CR_3_TYPE                                  UInt32
#define CPH_AADMAC_CH16_AADMAC_CR_3_RESERVED_MASK                         0x00000000
#define    CPH_AADMAC_CH16_AADMAC_CR_3_CH16_AADMAC_HIGH_BASE_SHIFT        0
#define    CPH_AADMAC_CH16_AADMAC_CR_3_CH16_AADMAC_HIGH_BASE_MASK         0xFFFFFFFF

#define CPH_AADMAC_AADMAC_GCR_1_OFFSET                                    0x00000154
#define CPH_AADMAC_AADMAC_GCR_1_TYPE                                      UInt32
#define CPH_AADMAC_AADMAC_GCR_1_RESERVED_MASK                             0xFFFFFFF8
#define    CPH_AADMAC_AADMAC_GCR_1_USE_LARGER_TXFR_SHIFT                  2
#define    CPH_AADMAC_AADMAC_GCR_1_USE_LARGER_TXFR_MASK                   0x00000004
#define    CPH_AADMAC_AADMAC_GCR_1_ENABLE_DDR_FLUSH_SHIFT                 1
#define    CPH_AADMAC_AADMAC_GCR_1_ENABLE_DDR_FLUSH_MASK                  0x00000002
#define    CPH_AADMAC_AADMAC_GCR_1_AADMAC_ENABLE_AUTO_GATE_SHIFT          0
#define    CPH_AADMAC_AADMAC_GCR_1_AADMAC_ENABLE_AUTO_GATE_MASK           0x00000001

#define CPH_AADMAC_DSP_CH1_AADMAC_CR_1_OFFSET                             0x00000000
#define CPH_AADMAC_DSP_CH1_AADMAC_CR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH1_AADMAC_CR_1_RESERVED_MASK                      0x00000000
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_1_CH1_AADMAC_BASE_SHIFT           0
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_1_CH1_AADMAC_BASE_MASK            0xFFFFFFFF

#define CPH_AADMAC_DSP_CH1_AADMAC_CR_2_OFFSET                             0x00000002
#define CPH_AADMAC_DSP_CH1_AADMAC_CR_2_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH1_AADMAC_CR_2_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_2_CH1_AADMAC_HIGH_BASE_EN_SHIFT   26
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_2_CH1_AADMAC_HIGH_BASE_EN_MASK    0x04000000
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_2_CH1_AADMAC_TSIZE_PER_REQ_SHIFT  22
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_2_CH1_AADMAC_TSIZE_PER_REQ_MASK   0x03C00000
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_2_CH1_AADMAC_IN_OUT_SHIFT         21
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_2_CH1_AADMAC_IN_OUT_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_2_CH1_AADMAC_FIFO_CH_SHIFT        17
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_2_CH1_AADMAC_FIFO_CH_MASK         0x001E0000
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_2_CH1_AADMAC_EN_SHIFT             16
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_2_CH1_AADMAC_EN_MASK              0x00010000
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_2_CH1_AADMAC_WRAP_SHIFT           0
#define    CPH_AADMAC_DSP_CH1_AADMAC_CR_2_CH1_AADMAC_WRAP_MASK            0x0000FFFF

#define CPH_AADMAC_DSP_CH1_AADMAC_SR_1_OFFSET                             0x00000004
#define CPH_AADMAC_DSP_CH1_AADMAC_SR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH1_AADMAC_SR_1_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_HI_SEL_SHIFT                26
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_HI_SEL_MASK                 0x04000000
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_LO_SEL_SHIFT                25
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_LO_SEL_MASK                 0x02000000
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_SW_READY_HIGH_SHIFT         24
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_SW_READY_HIGH_MASK          0x01000000
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_SW_READY_LOW_SHIFT          23
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_SW_READY_LOW_MASK           0x00800000
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_AADMAC_FIFO_RST_SHIFT       22
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_AADMAC_FIFO_RST_MASK        0x00400000
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_HW_READY_HIGH_SHIFT         21
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_HW_READY_HIGH_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_HW_READY_LOW_SHIFT          20
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_HW_READY_LOW_MASK           0x00100000
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_AADMAC_REQUEST_COUNT_SHIFT  16
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_AADMAC_REQUEST_COUNT_MASK   0x000F0000
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH1_AADMAC_SR_1_CH1_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH2_AADMAC_CR_1_OFFSET                             0x00000008
#define CPH_AADMAC_DSP_CH2_AADMAC_CR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH2_AADMAC_CR_1_RESERVED_MASK                      0x00000000
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_1_CH2_AADMAC_BASE_SHIFT           0
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_1_CH2_AADMAC_BASE_MASK            0xFFFFFFFF

#define CPH_AADMAC_DSP_CH2_AADMAC_CR_2_OFFSET                             0x0000000A
#define CPH_AADMAC_DSP_CH2_AADMAC_CR_2_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH2_AADMAC_CR_2_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_2_CH2_AADMAC_HIGH_BASE_EN_SHIFT   26
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_2_CH2_AADMAC_HIGH_BASE_EN_MASK    0x04000000
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_2_CH2_AADMAC_TSIZE_PER_REQ_SHIFT  22
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_2_CH2_AADMAC_TSIZE_PER_REQ_MASK   0x03C00000
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_2_CH2_AADMAC_IN_OUT_SHIFT         21
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_2_CH2_AADMAC_IN_OUT_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_2_CH2_AADMAC_FIFO_CH_SHIFT        17
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_2_CH2_AADMAC_FIFO_CH_MASK         0x001E0000
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_2_CH2_AADMAC_EN_SHIFT             16
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_2_CH2_AADMAC_EN_MASK              0x00010000
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_2_CH2_AADMAC_WRAP_SHIFT           0
#define    CPH_AADMAC_DSP_CH2_AADMAC_CR_2_CH2_AADMAC_WRAP_MASK            0x0000FFFF

#define CPH_AADMAC_DSP_CH2_AADMAC_SR_1_OFFSET                             0x0000000C
#define CPH_AADMAC_DSP_CH2_AADMAC_SR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH2_AADMAC_SR_1_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_HI_SEL_SHIFT                26
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_HI_SEL_MASK                 0x04000000
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_LO_SEL_SHIFT                25
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_LO_SEL_MASK                 0x02000000
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_SW_READY_HIGH_SHIFT         24
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_SW_READY_HIGH_MASK          0x01000000
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_SW_READY_LOW_SHIFT          23
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_SW_READY_LOW_MASK           0x00800000
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_AADMAC_FIFO_RST_SHIFT       22
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_AADMAC_FIFO_RST_MASK        0x00400000
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_HW_READY_HIGH_SHIFT         21
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_HW_READY_HIGH_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_HW_READY_LOW_SHIFT          20
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_HW_READY_LOW_MASK           0x00100000
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_AADMAC_REQUEST_COUNT_SHIFT  16
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_AADMAC_REQUEST_COUNT_MASK   0x000F0000
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH2_AADMAC_SR_1_CH2_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH3_AADMAC_CR_1_OFFSET                             0x00000010
#define CPH_AADMAC_DSP_CH3_AADMAC_CR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH3_AADMAC_CR_1_RESERVED_MASK                      0x00000000
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_1_CH3_AADMAC_BASE_SHIFT           0
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_1_CH3_AADMAC_BASE_MASK            0xFFFFFFFF

#define CPH_AADMAC_DSP_CH3_AADMAC_CR_2_OFFSET                             0x00000012
#define CPH_AADMAC_DSP_CH3_AADMAC_CR_2_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH3_AADMAC_CR_2_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_2_CH3_AADMAC_HIGH_BASE_EN_SHIFT   26
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_2_CH3_AADMAC_HIGH_BASE_EN_MASK    0x04000000
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_2_CH3_AADMAC_TSIZE_PER_REQ_SHIFT  22
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_2_CH3_AADMAC_TSIZE_PER_REQ_MASK   0x03C00000
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_2_CH3_AADMAC_IN_OUT_SHIFT         21
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_2_CH3_AADMAC_IN_OUT_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_2_CH3_AADMAC_FIFO_CH_SHIFT        17
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_2_CH3_AADMAC_FIFO_CH_MASK         0x001E0000
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_2_CH3_AADMAC_EN_SHIFT             16
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_2_CH3_AADMAC_EN_MASK              0x00010000
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_2_CH3_AADMAC_WRAP_SHIFT           0
#define    CPH_AADMAC_DSP_CH3_AADMAC_CR_2_CH3_AADMAC_WRAP_MASK            0x0000FFFF

#define CPH_AADMAC_DSP_CH3_AADMAC_SR_1_OFFSET                             0x00000014
#define CPH_AADMAC_DSP_CH3_AADMAC_SR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH3_AADMAC_SR_1_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_HI_SEL_SHIFT                26
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_HI_SEL_MASK                 0x04000000
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_LO_SEL_SHIFT                25
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_LO_SEL_MASK                 0x02000000
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_SW_READY_HIGH_SHIFT         24
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_SW_READY_HIGH_MASK          0x01000000
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_SW_READY_LOW_SHIFT          23
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_SW_READY_LOW_MASK           0x00800000
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_AADMAC_FIFO_RST_SHIFT       22
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_AADMAC_FIFO_RST_MASK        0x00400000
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_HW_READY_HIGH_SHIFT         21
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_HW_READY_HIGH_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_HW_READY_LOW_SHIFT          20
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_HW_READY_LOW_MASK           0x00100000
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_AADMAC_REQUEST_COUNT_SHIFT  16
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_AADMAC_REQUEST_COUNT_MASK   0x000F0000
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH3_AADMAC_SR_1_CH3_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH4_AADMAC_CR_1_OFFSET                             0x00000018
#define CPH_AADMAC_DSP_CH4_AADMAC_CR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH4_AADMAC_CR_1_RESERVED_MASK                      0x00000000
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_1_CH4_AADMAC_BASE_SHIFT           0
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_1_CH4_AADMAC_BASE_MASK            0xFFFFFFFF

#define CPH_AADMAC_DSP_CH4_AADMAC_CR_2_OFFSET                             0x0000001A
#define CPH_AADMAC_DSP_CH4_AADMAC_CR_2_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH4_AADMAC_CR_2_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_2_CH4_AADMAC_HIGH_BASE_EN_SHIFT   26
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_2_CH4_AADMAC_HIGH_BASE_EN_MASK    0x04000000
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_2_CH4_AADMAC_TSIZE_PER_REQ_SHIFT  22
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_2_CH4_AADMAC_TSIZE_PER_REQ_MASK   0x03C00000
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_2_CH4_AADMAC_IN_OUT_SHIFT         21
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_2_CH4_AADMAC_IN_OUT_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_2_CH4_AADMAC_FIFO_CH_SHIFT        17
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_2_CH4_AADMAC_FIFO_CH_MASK         0x001E0000
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_2_CH4_AADMAC_EN_SHIFT             16
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_2_CH4_AADMAC_EN_MASK              0x00010000
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_2_CH4_AADMAC_WRAP_SHIFT           0
#define    CPH_AADMAC_DSP_CH4_AADMAC_CR_2_CH4_AADMAC_WRAP_MASK            0x0000FFFF

#define CPH_AADMAC_DSP_CH4_AADMAC_SR_1_OFFSET                             0x0000001C
#define CPH_AADMAC_DSP_CH4_AADMAC_SR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH4_AADMAC_SR_1_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_HI_SEL_SHIFT                26
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_HI_SEL_MASK                 0x04000000
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_LO_SEL_SHIFT                25
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_LO_SEL_MASK                 0x02000000
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_SW_READY_HIGH_SHIFT         24
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_SW_READY_HIGH_MASK          0x01000000
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_SW_READY_LOW_SHIFT          23
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_SW_READY_LOW_MASK           0x00800000
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_AADMAC_FIFO_RST_SHIFT       22
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_AADMAC_FIFO_RST_MASK        0x00400000
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_HW_READY_HIGH_SHIFT         21
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_HW_READY_HIGH_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_HW_READY_LOW_SHIFT          20
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_HW_READY_LOW_MASK           0x00100000
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_AADMAC_REQUEST_COUNT_SHIFT  16
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_AADMAC_REQUEST_COUNT_MASK   0x000F0000
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH4_AADMAC_SR_1_CH4_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH5_AADMAC_CR_1_OFFSET                             0x00000020
#define CPH_AADMAC_DSP_CH5_AADMAC_CR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH5_AADMAC_CR_1_RESERVED_MASK                      0x00000000
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_1_CH5_AADMAC_BASE_SHIFT           0
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_1_CH5_AADMAC_BASE_MASK            0xFFFFFFFF

#define CPH_AADMAC_DSP_CH5_AADMAC_CR_2_OFFSET                             0x00000022
#define CPH_AADMAC_DSP_CH5_AADMAC_CR_2_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH5_AADMAC_CR_2_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_2_CH5_AADMAC_HIGH_BASE_EN_SHIFT   26
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_2_CH5_AADMAC_HIGH_BASE_EN_MASK    0x04000000
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_2_CH5_AADMAC_TSIZE_PER_REQ_SHIFT  22
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_2_CH5_AADMAC_TSIZE_PER_REQ_MASK   0x03C00000
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_2_CH5_AADMAC_IN_OUT_SHIFT         21
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_2_CH5_AADMAC_IN_OUT_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_2_CH5_AADMAC_FIFO_CH_SHIFT        17
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_2_CH5_AADMAC_FIFO_CH_MASK         0x001E0000
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_2_CH5_AADMAC_EN_SHIFT             16
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_2_CH5_AADMAC_EN_MASK              0x00010000
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_2_CH5_AADMAC_WRAP_SHIFT           0
#define    CPH_AADMAC_DSP_CH5_AADMAC_CR_2_CH5_AADMAC_WRAP_MASK            0x0000FFFF

#define CPH_AADMAC_DSP_CH5_AADMAC_SR_1_OFFSET                             0x00000024
#define CPH_AADMAC_DSP_CH5_AADMAC_SR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH5_AADMAC_SR_1_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_HI_SEL_SHIFT                26
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_HI_SEL_MASK                 0x04000000
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_LO_SEL_SHIFT                25
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_LO_SEL_MASK                 0x02000000
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_SW_READY_HIGH_SHIFT         24
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_SW_READY_HIGH_MASK          0x01000000
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_SW_READY_LOW_SHIFT          23
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_SW_READY_LOW_MASK           0x00800000
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_AADMAC_FIFO_RST_SHIFT       22
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_AADMAC_FIFO_RST_MASK        0x00400000
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_HW_READY_HIGH_SHIFT         21
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_HW_READY_HIGH_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_HW_READY_LOW_SHIFT          20
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_HW_READY_LOW_MASK           0x00100000
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_AADMAC_REQUEST_COUNT_SHIFT  16
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_AADMAC_REQUEST_COUNT_MASK   0x000F0000
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH5_AADMAC_SR_1_CH5_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH6_AADMAC_CR_1_OFFSET                             0x00000028
#define CPH_AADMAC_DSP_CH6_AADMAC_CR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH6_AADMAC_CR_1_RESERVED_MASK                      0x00000000
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_1_CH6_AADMAC_BASE_SHIFT           0
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_1_CH6_AADMAC_BASE_MASK            0xFFFFFFFF

#define CPH_AADMAC_DSP_CH6_AADMAC_CR_2_OFFSET                             0x0000002A
#define CPH_AADMAC_DSP_CH6_AADMAC_CR_2_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH6_AADMAC_CR_2_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_2_CH6_AADMAC_HIGH_BASE_EN_SHIFT   26
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_2_CH6_AADMAC_HIGH_BASE_EN_MASK    0x04000000
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_2_CH6_AADMAC_TSIZE_PER_REQ_SHIFT  22
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_2_CH6_AADMAC_TSIZE_PER_REQ_MASK   0x03C00000
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_2_CH6_AADMAC_IN_OUT_SHIFT         21
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_2_CH6_AADMAC_IN_OUT_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_2_CH6_AADMAC_FIFO_CH_SHIFT        17
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_2_CH6_AADMAC_FIFO_CH_MASK         0x001E0000
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_2_CH6_AADMAC_EN_SHIFT             16
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_2_CH6_AADMAC_EN_MASK              0x00010000
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_2_CH6_AADMAC_WRAP_SHIFT           0
#define    CPH_AADMAC_DSP_CH6_AADMAC_CR_2_CH6_AADMAC_WRAP_MASK            0x0000FFFF

#define CPH_AADMAC_DSP_CH6_AADMAC_SR_1_OFFSET                             0x0000002C
#define CPH_AADMAC_DSP_CH6_AADMAC_SR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH6_AADMAC_SR_1_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_HI_SEL_SHIFT                26
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_HI_SEL_MASK                 0x04000000
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_LO_SEL_SHIFT                25
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_LO_SEL_MASK                 0x02000000
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_SW_READY_HIGH_SHIFT         24
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_SW_READY_HIGH_MASK          0x01000000
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_SW_READY_LOW_SHIFT          23
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_SW_READY_LOW_MASK           0x00800000
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_AADMAC_FIFO_RST_SHIFT       22
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_AADMAC_FIFO_RST_MASK        0x00400000
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_HW_READY_HIGH_SHIFT         21
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_HW_READY_HIGH_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_HW_READY_LOW_SHIFT          20
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_HW_READY_LOW_MASK           0x00100000
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_AADMAC_REQUEST_COUNT_SHIFT  16
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_AADMAC_REQUEST_COUNT_MASK   0x000F0000
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH6_AADMAC_SR_1_CH6_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH7_AADMAC_CR_1_OFFSET                             0x00000030
#define CPH_AADMAC_DSP_CH7_AADMAC_CR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH7_AADMAC_CR_1_RESERVED_MASK                      0x00000000
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_1_CH7_AADMAC_BASE_SHIFT           0
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_1_CH7_AADMAC_BASE_MASK            0xFFFFFFFF

#define CPH_AADMAC_DSP_CH7_AADMAC_CR_2_OFFSET                             0x00000032
#define CPH_AADMAC_DSP_CH7_AADMAC_CR_2_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH7_AADMAC_CR_2_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_2_CH7_AADMAC_HIGH_BASE_EN_SHIFT   26
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_2_CH7_AADMAC_HIGH_BASE_EN_MASK    0x04000000
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_2_CH7_AADMAC_TSIZE_PER_REQ_SHIFT  22
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_2_CH7_AADMAC_TSIZE_PER_REQ_MASK   0x03C00000
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_2_CH7_AADMAC_IN_OUT_SHIFT         21
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_2_CH7_AADMAC_IN_OUT_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_2_CH7_AADMAC_FIFO_CH_SHIFT        17
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_2_CH7_AADMAC_FIFO_CH_MASK         0x001E0000
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_2_CH7_AADMAC_EN_SHIFT             16
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_2_CH7_AADMAC_EN_MASK              0x00010000
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_2_CH7_AADMAC_WRAP_SHIFT           0
#define    CPH_AADMAC_DSP_CH7_AADMAC_CR_2_CH7_AADMAC_WRAP_MASK            0x0000FFFF

#define CPH_AADMAC_DSP_CH7_AADMAC_SR_1_OFFSET                             0x00000034
#define CPH_AADMAC_DSP_CH7_AADMAC_SR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH7_AADMAC_SR_1_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_HI_SEL_SHIFT                26
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_HI_SEL_MASK                 0x04000000
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_LO_SEL_SHIFT                25
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_LO_SEL_MASK                 0x02000000
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_SW_READY_HIGH_SHIFT         24
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_SW_READY_HIGH_MASK          0x01000000
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_SW_READY_LOW_SHIFT          23
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_SW_READY_LOW_MASK           0x00800000
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_AADMAC_FIFO_RST_SHIFT       22
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_AADMAC_FIFO_RST_MASK        0x00400000
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_HW_READY_HIGH_SHIFT         21
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_HW_READY_HIGH_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_HW_READY_LOW_SHIFT          20
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_HW_READY_LOW_MASK           0x00100000
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_AADMAC_REQUEST_COUNT_SHIFT  16
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_AADMAC_REQUEST_COUNT_MASK   0x000F0000
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH7_AADMAC_SR_1_CH7_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH8_AADMAC_CR_1_OFFSET                             0x00000038
#define CPH_AADMAC_DSP_CH8_AADMAC_CR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH8_AADMAC_CR_1_RESERVED_MASK                      0x00000000
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_1_CH8_AADMAC_BASE_SHIFT           0
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_1_CH8_AADMAC_BASE_MASK            0xFFFFFFFF

#define CPH_AADMAC_DSP_CH8_AADMAC_CR_2_OFFSET                             0x0000003A
#define CPH_AADMAC_DSP_CH8_AADMAC_CR_2_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH8_AADMAC_CR_2_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_2_CH8_AADMAC_HIGH_BASE_EN_SHIFT   26
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_2_CH8_AADMAC_HIGH_BASE_EN_MASK    0x04000000
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_2_CH8_AADMAC_TSIZE_PER_REQ_SHIFT  22
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_2_CH8_AADMAC_TSIZE_PER_REQ_MASK   0x03C00000
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_2_CH8_AADMAC_IN_OUT_SHIFT         21
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_2_CH8_AADMAC_IN_OUT_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_2_CH8_AADMAC_FIFO_CH_SHIFT        17
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_2_CH8_AADMAC_FIFO_CH_MASK         0x001E0000
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_2_CH8_AADMAC_EN_SHIFT             16
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_2_CH8_AADMAC_EN_MASK              0x00010000
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_2_CH8_AADMAC_WRAP_SHIFT           0
#define    CPH_AADMAC_DSP_CH8_AADMAC_CR_2_CH8_AADMAC_WRAP_MASK            0x0000FFFF

#define CPH_AADMAC_DSP_CH8_AADMAC_SR_1_OFFSET                             0x0000003C
#define CPH_AADMAC_DSP_CH8_AADMAC_SR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH8_AADMAC_SR_1_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_HI_SEL_SHIFT                26
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_HI_SEL_MASK                 0x04000000
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_LO_SEL_SHIFT                25
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_LO_SEL_MASK                 0x02000000
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_SW_READY_HIGH_SHIFT         24
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_SW_READY_HIGH_MASK          0x01000000
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_SW_READY_LOW_SHIFT          23
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_SW_READY_LOW_MASK           0x00800000
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_AADMAC_FIFO_RST_SHIFT       22
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_AADMAC_FIFO_RST_MASK        0x00400000
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_HW_READY_HIGH_SHIFT         21
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_HW_READY_HIGH_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_HW_READY_LOW_SHIFT          20
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_HW_READY_LOW_MASK           0x00100000
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_AADMAC_REQUEST_COUNT_SHIFT  16
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_AADMAC_REQUEST_COUNT_MASK   0x000F0000
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH8_AADMAC_SR_1_CH8_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH9_AADMAC_CR_1_OFFSET                             0x00000040
#define CPH_AADMAC_DSP_CH9_AADMAC_CR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH9_AADMAC_CR_1_RESERVED_MASK                      0x00000000
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_1_CH9_AADMAC_BASE_SHIFT           0
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_1_CH9_AADMAC_BASE_MASK            0xFFFFFFFF

#define CPH_AADMAC_DSP_CH9_AADMAC_CR_2_OFFSET                             0x00000042
#define CPH_AADMAC_DSP_CH9_AADMAC_CR_2_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH9_AADMAC_CR_2_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_2_CH9_AADMAC_HIGH_BASE_EN_SHIFT   26
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_2_CH9_AADMAC_HIGH_BASE_EN_MASK    0x04000000
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_2_CH9_AADMAC_TSIZE_PER_REQ_SHIFT  22
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_2_CH9_AADMAC_TSIZE_PER_REQ_MASK   0x03C00000
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_2_CH9_AADMAC_IN_OUT_SHIFT         21
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_2_CH9_AADMAC_IN_OUT_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_2_CH9_AADMAC_FIFO_CH_SHIFT        17
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_2_CH9_AADMAC_FIFO_CH_MASK         0x001E0000
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_2_CH9_AADMAC_EN_SHIFT             16
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_2_CH9_AADMAC_EN_MASK              0x00010000
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_2_CH9_AADMAC_WRAP_SHIFT           0
#define    CPH_AADMAC_DSP_CH9_AADMAC_CR_2_CH9_AADMAC_WRAP_MASK            0x0000FFFF

#define CPH_AADMAC_DSP_CH9_AADMAC_SR_1_OFFSET                             0x00000044
#define CPH_AADMAC_DSP_CH9_AADMAC_SR_1_TYPE                               UInt32
#define CPH_AADMAC_DSP_CH9_AADMAC_SR_1_RESERVED_MASK                      0xF8000000
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_HI_SEL_SHIFT                26
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_HI_SEL_MASK                 0x04000000
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_LO_SEL_SHIFT                25
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_LO_SEL_MASK                 0x02000000
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_SW_READY_HIGH_SHIFT         24
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_SW_READY_HIGH_MASK          0x01000000
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_SW_READY_LOW_SHIFT          23
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_SW_READY_LOW_MASK           0x00800000
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_AADMAC_FIFO_RST_SHIFT       22
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_AADMAC_FIFO_RST_MASK        0x00400000
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_HW_READY_HIGH_SHIFT         21
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_HW_READY_HIGH_MASK          0x00200000
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_HW_READY_LOW_SHIFT          20
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_HW_READY_LOW_MASK           0x00100000
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_AADMAC_REQUEST_COUNT_SHIFT  16
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_AADMAC_REQUEST_COUNT_MASK   0x000F0000
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH9_AADMAC_SR_1_CH9_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH10_AADMAC_CR_1_OFFSET                            0x00000048
#define CPH_AADMAC_DSP_CH10_AADMAC_CR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH10_AADMAC_CR_1_RESERVED_MASK                     0x00000000
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_1_CH10_AADMAC_BASE_SHIFT         0
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_1_CH10_AADMAC_BASE_MASK          0xFFFFFFFF

#define CPH_AADMAC_DSP_CH10_AADMAC_CR_2_OFFSET                            0x0000004A
#define CPH_AADMAC_DSP_CH10_AADMAC_CR_2_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH10_AADMAC_CR_2_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_2_CH10_AADMAC_HIGH_BASE_EN_SHIFT 26
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_2_CH10_AADMAC_HIGH_BASE_EN_MASK  0x04000000
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_2_CH10_AADMAC_TSIZE_PER_REQ_SHIFT 22
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_2_CH10_AADMAC_TSIZE_PER_REQ_MASK 0x03C00000
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_2_CH10_AADMAC_IN_OUT_SHIFT       21
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_2_CH10_AADMAC_IN_OUT_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_2_CH10_AADMAC_FIFO_CH_SHIFT      17
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_2_CH10_AADMAC_FIFO_CH_MASK       0x001E0000
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_2_CH10_AADMAC_EN_SHIFT           16
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_2_CH10_AADMAC_EN_MASK            0x00010000
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_2_CH10_AADMAC_WRAP_SHIFT         0
#define    CPH_AADMAC_DSP_CH10_AADMAC_CR_2_CH10_AADMAC_WRAP_MASK          0x0000FFFF

#define CPH_AADMAC_DSP_CH10_AADMAC_SR_1_OFFSET                            0x0000004C
#define CPH_AADMAC_DSP_CH10_AADMAC_SR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH10_AADMAC_SR_1_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_HI_SEL_SHIFT              26
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_HI_SEL_MASK               0x04000000
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_LO_SEL_SHIFT              25
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_LO_SEL_MASK               0x02000000
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_SW_READY_HIGH_SHIFT       24
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_SW_READY_HIGH_MASK        0x01000000
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_SW_READY_LOW_SHIFT        23
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_SW_READY_LOW_MASK         0x00800000
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_AADMAC_FIFO_RST_SHIFT     22
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_AADMAC_FIFO_RST_MASK      0x00400000
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_HW_READY_HIGH_SHIFT       21
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_HW_READY_HIGH_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_HW_READY_LOW_SHIFT        20
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_HW_READY_LOW_MASK         0x00100000
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_AADMAC_REQUEST_COUNT_SHIFT 16
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_AADMAC_REQUEST_COUNT_MASK 0x000F0000
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH10_AADMAC_SR_1_CH10_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH11_AADMAC_CR_1_OFFSET                            0x00000050
#define CPH_AADMAC_DSP_CH11_AADMAC_CR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH11_AADMAC_CR_1_RESERVED_MASK                     0x00000000
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_1_CH11_AADMAC_BASE_SHIFT         0
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_1_CH11_AADMAC_BASE_MASK          0xFFFFFFFF

#define CPH_AADMAC_DSP_CH11_AADMAC_CR_2_OFFSET                            0x00000052
#define CPH_AADMAC_DSP_CH11_AADMAC_CR_2_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH11_AADMAC_CR_2_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_2_CH11_AADMAC_HIGH_BASE_EN_SHIFT 26
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_2_CH11_AADMAC_HIGH_BASE_EN_MASK  0x04000000
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_2_CH11_AADMAC_TSIZE_PER_REQ_SHIFT 22
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_2_CH11_AADMAC_TSIZE_PER_REQ_MASK 0x03C00000
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_2_CH11_AADMAC_IN_OUT_SHIFT       21
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_2_CH11_AADMAC_IN_OUT_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_2_CH11_AADMAC_FIFO_CH_SHIFT      17
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_2_CH11_AADMAC_FIFO_CH_MASK       0x001E0000
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_2_CH11_AADMAC_EN_SHIFT           16
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_2_CH11_AADMAC_EN_MASK            0x00010000
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_2_CH11_AADMAC_WRAP_SHIFT         0
#define    CPH_AADMAC_DSP_CH11_AADMAC_CR_2_CH11_AADMAC_WRAP_MASK          0x0000FFFF

#define CPH_AADMAC_DSP_CH11_AADMAC_SR_1_OFFSET                            0x00000054
#define CPH_AADMAC_DSP_CH11_AADMAC_SR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH11_AADMAC_SR_1_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_HI_SEL_SHIFT              26
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_HI_SEL_MASK               0x04000000
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_LO_SEL_SHIFT              25
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_LO_SEL_MASK               0x02000000
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_SW_READY_HIGH_SHIFT       24
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_SW_READY_HIGH_MASK        0x01000000
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_SW_READY_LOW_SHIFT        23
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_SW_READY_LOW_MASK         0x00800000
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_AADMAC_FIFO_RST_SHIFT     22
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_AADMAC_FIFO_RST_MASK      0x00400000
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_HW_READY_HIGH_SHIFT       21
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_HW_READY_HIGH_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_HW_READY_LOW_SHIFT        20
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_HW_READY_LOW_MASK         0x00100000
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_AADMAC_REQUEST_COUNT_SHIFT 16
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_AADMAC_REQUEST_COUNT_MASK 0x000F0000
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH11_AADMAC_SR_1_CH11_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH12_AADMAC_CR_1_OFFSET                            0x00000058
#define CPH_AADMAC_DSP_CH12_AADMAC_CR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH12_AADMAC_CR_1_RESERVED_MASK                     0x00000000
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_1_CH12_AADMAC_BASE_SHIFT         0
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_1_CH12_AADMAC_BASE_MASK          0xFFFFFFFF

#define CPH_AADMAC_DSP_CH12_AADMAC_CR_2_OFFSET                            0x0000005A
#define CPH_AADMAC_DSP_CH12_AADMAC_CR_2_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH12_AADMAC_CR_2_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_2_CH12_AADMAC_HIGH_BASE_EN_SHIFT 26
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_2_CH12_AADMAC_HIGH_BASE_EN_MASK  0x04000000
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_2_CH12_AADMAC_TSIZE_PER_REQ_SHIFT 22
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_2_CH12_AADMAC_TSIZE_PER_REQ_MASK 0x03C00000
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_2_CH12_AADMAC_IN_OUT_SHIFT       21
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_2_CH12_AADMAC_IN_OUT_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_2_CH12_AADMAC_FIFO_CH_SHIFT      17
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_2_CH12_AADMAC_FIFO_CH_MASK       0x001E0000
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_2_CH12_AADMAC_EN_SHIFT           16
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_2_CH12_AADMAC_EN_MASK            0x00010000
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_2_CH12_AADMAC_WRAP_SHIFT         0
#define    CPH_AADMAC_DSP_CH12_AADMAC_CR_2_CH12_AADMAC_WRAP_MASK          0x0000FFFF

#define CPH_AADMAC_DSP_CH12_AADMAC_SR_1_OFFSET                            0x0000005C
#define CPH_AADMAC_DSP_CH12_AADMAC_SR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH12_AADMAC_SR_1_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_HI_SEL_SHIFT              26
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_HI_SEL_MASK               0x04000000
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_LO_SEL_SHIFT              25
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_LO_SEL_MASK               0x02000000
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_SW_READY_HIGH_SHIFT       24
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_SW_READY_HIGH_MASK        0x01000000
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_SW_READY_LOW_SHIFT        23
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_SW_READY_LOW_MASK         0x00800000
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_AADMAC_FIFO_RST_SHIFT     22
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_AADMAC_FIFO_RST_MASK      0x00400000
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_HW_READY_HIGH_SHIFT       21
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_HW_READY_HIGH_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_HW_READY_LOW_SHIFT        20
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_HW_READY_LOW_MASK         0x00100000
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_AADMAC_REQUEST_COUNT_SHIFT 16
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_AADMAC_REQUEST_COUNT_MASK 0x000F0000
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH12_AADMAC_SR_1_CH12_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH13_AADMAC_CR_1_OFFSET                            0x00000060
#define CPH_AADMAC_DSP_CH13_AADMAC_CR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH13_AADMAC_CR_1_RESERVED_MASK                     0x00000000
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_1_CH13_AADMAC_BASE_SHIFT         0
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_1_CH13_AADMAC_BASE_MASK          0xFFFFFFFF

#define CPH_AADMAC_DSP_CH13_AADMAC_CR_2_OFFSET                            0x00000062
#define CPH_AADMAC_DSP_CH13_AADMAC_CR_2_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH13_AADMAC_CR_2_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_2_CH13_AADMAC_HIGH_BASE_EN_SHIFT 26
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_2_CH13_AADMAC_HIGH_BASE_EN_MASK  0x04000000
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_2_CH13_AADMAC_TSIZE_PER_REQ_SHIFT 22
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_2_CH13_AADMAC_TSIZE_PER_REQ_MASK 0x03C00000
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_2_CH13_AADMAC_IN_OUT_SHIFT       21
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_2_CH13_AADMAC_IN_OUT_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_2_CH13_AADMAC_FIFO_CH_SHIFT      17
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_2_CH13_AADMAC_FIFO_CH_MASK       0x001E0000
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_2_CH13_AADMAC_EN_SHIFT           16
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_2_CH13_AADMAC_EN_MASK            0x00010000
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_2_CH13_AADMAC_WRAP_SHIFT         0
#define    CPH_AADMAC_DSP_CH13_AADMAC_CR_2_CH13_AADMAC_WRAP_MASK          0x0000FFFF

#define CPH_AADMAC_DSP_CH13_AADMAC_SR_1_OFFSET                            0x00000064
#define CPH_AADMAC_DSP_CH13_AADMAC_SR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH13_AADMAC_SR_1_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_HI_SEL_SHIFT              26
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_HI_SEL_MASK               0x04000000
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_LO_SEL_SHIFT              25
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_LO_SEL_MASK               0x02000000
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_SW_READY_HIGH_SHIFT       24
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_SW_READY_HIGH_MASK        0x01000000
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_SW_READY_LOW_SHIFT        23
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_SW_READY_LOW_MASK         0x00800000
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_AADMAC_FIFO_RST_SHIFT     22
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_AADMAC_FIFO_RST_MASK      0x00400000
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_HW_READY_HIGH_SHIFT       21
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_HW_READY_HIGH_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_HW_READY_LOW_SHIFT        20
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_HW_READY_LOW_MASK         0x00100000
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_AADMAC_REQUEST_COUNT_SHIFT 16
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_AADMAC_REQUEST_COUNT_MASK 0x000F0000
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH13_AADMAC_SR_1_CH13_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH14_AADMAC_CR_1_OFFSET                            0x00000068
#define CPH_AADMAC_DSP_CH14_AADMAC_CR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH14_AADMAC_CR_1_RESERVED_MASK                     0x00000000
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_1_CH14_AADMAC_BASE_SHIFT         0
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_1_CH14_AADMAC_BASE_MASK          0xFFFFFFFF

#define CPH_AADMAC_DSP_CH14_AADMAC_CR_2_OFFSET                            0x0000006A
#define CPH_AADMAC_DSP_CH14_AADMAC_CR_2_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH14_AADMAC_CR_2_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_2_CH14_AADMAC_HIGH_BASE_EN_SHIFT 26
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_2_CH14_AADMAC_HIGH_BASE_EN_MASK  0x04000000
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_2_CH14_AADMAC_TSIZE_PER_REQ_SHIFT 22
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_2_CH14_AADMAC_TSIZE_PER_REQ_MASK 0x03C00000
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_2_CH14_AADMAC_IN_OUT_SHIFT       21
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_2_CH14_AADMAC_IN_OUT_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_2_CH14_AADMAC_FIFO_CH_SHIFT      17
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_2_CH14_AADMAC_FIFO_CH_MASK       0x001E0000
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_2_CH14_AADMAC_EN_SHIFT           16
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_2_CH14_AADMAC_EN_MASK            0x00010000
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_2_CH14_AADMAC_WRAP_SHIFT         0
#define    CPH_AADMAC_DSP_CH14_AADMAC_CR_2_CH14_AADMAC_WRAP_MASK          0x0000FFFF

#define CPH_AADMAC_DSP_CH14_AADMAC_SR_1_OFFSET                            0x0000006C
#define CPH_AADMAC_DSP_CH14_AADMAC_SR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH14_AADMAC_SR_1_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_HI_SEL_SHIFT              26
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_HI_SEL_MASK               0x04000000
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_LO_SEL_SHIFT              25
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_LO_SEL_MASK               0x02000000
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_SW_READY_HIGH_SHIFT       24
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_SW_READY_HIGH_MASK        0x01000000
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_SW_READY_LOW_SHIFT        23
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_SW_READY_LOW_MASK         0x00800000
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_AADMAC_FIFO_RST_SHIFT     22
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_AADMAC_FIFO_RST_MASK      0x00400000
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_HW_READY_HIGH_SHIFT       21
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_HW_READY_HIGH_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_HW_READY_LOW_SHIFT        20
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_HW_READY_LOW_MASK         0x00100000
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_AADMAC_REQUEST_COUNT_SHIFT 16
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_AADMAC_REQUEST_COUNT_MASK 0x000F0000
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH14_AADMAC_SR_1_CH14_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH15_AADMAC_CR_1_OFFSET                            0x00000070
#define CPH_AADMAC_DSP_CH15_AADMAC_CR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH15_AADMAC_CR_1_RESERVED_MASK                     0x00000000
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_1_CH15_AADMAC_BASE_SHIFT         0
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_1_CH15_AADMAC_BASE_MASK          0xFFFFFFFF

#define CPH_AADMAC_DSP_CH15_AADMAC_CR_2_OFFSET                            0x00000072
#define CPH_AADMAC_DSP_CH15_AADMAC_CR_2_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH15_AADMAC_CR_2_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_2_CH15_AADMAC_HIGH_BASE_EN_SHIFT 26
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_2_CH15_AADMAC_HIGH_BASE_EN_MASK  0x04000000
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_2_CH15_AADMAC_TSIZE_PER_REQ_SHIFT 22
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_2_CH15_AADMAC_TSIZE_PER_REQ_MASK 0x03C00000
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_2_CH15_AADMAC_IN_OUT_SHIFT       21
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_2_CH15_AADMAC_IN_OUT_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_2_CH15_AADMAC_FIFO_CH_SHIFT      17
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_2_CH15_AADMAC_FIFO_CH_MASK       0x001E0000
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_2_CH15_AADMAC_EN_SHIFT           16
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_2_CH15_AADMAC_EN_MASK            0x00010000
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_2_CH15_AADMAC_WRAP_SHIFT         0
#define    CPH_AADMAC_DSP_CH15_AADMAC_CR_2_CH15_AADMAC_WRAP_MASK          0x0000FFFF

#define CPH_AADMAC_DSP_CH15_AADMAC_SR_1_OFFSET                            0x00000074
#define CPH_AADMAC_DSP_CH15_AADMAC_SR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH15_AADMAC_SR_1_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_HI_SEL_SHIFT              26
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_HI_SEL_MASK               0x04000000
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_LO_SEL_SHIFT              25
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_LO_SEL_MASK               0x02000000
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_SW_READY_HIGH_SHIFT       24
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_SW_READY_HIGH_MASK        0x01000000
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_SW_READY_LOW_SHIFT        23
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_SW_READY_LOW_MASK         0x00800000
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_AADMAC_FIFO_RST_SHIFT     22
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_AADMAC_FIFO_RST_MASK      0x00400000
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_HW_READY_HIGH_SHIFT       21
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_HW_READY_HIGH_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_HW_READY_LOW_SHIFT        20
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_HW_READY_LOW_MASK         0x00100000
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_AADMAC_REQUEST_COUNT_SHIFT 16
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_AADMAC_REQUEST_COUNT_MASK 0x000F0000
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH15_AADMAC_SR_1_CH15_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH16_AADMAC_CR_1_OFFSET                            0x00000078
#define CPH_AADMAC_DSP_CH16_AADMAC_CR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH16_AADMAC_CR_1_RESERVED_MASK                     0x00000000
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_1_CH16_AADMAC_BASE_SHIFT         0
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_1_CH16_AADMAC_BASE_MASK          0xFFFFFFFF

#define CPH_AADMAC_DSP_CH16_AADMAC_CR_2_OFFSET                            0x0000007A
#define CPH_AADMAC_DSP_CH16_AADMAC_CR_2_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH16_AADMAC_CR_2_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_2_CH16_AADMAC_HIGH_BASE_EN_SHIFT 26
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_2_CH16_AADMAC_HIGH_BASE_EN_MASK  0x04000000
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_2_CH16_AADMAC_TSIZE_PER_REQ_SHIFT 22
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_2_CH16_AADMAC_TSIZE_PER_REQ_MASK 0x03C00000
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_2_CH16_AADMAC_IN_OUT_SHIFT       21
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_2_CH16_AADMAC_IN_OUT_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_2_CH16_AADMAC_FIFO_CH_SHIFT      17
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_2_CH16_AADMAC_FIFO_CH_MASK       0x001E0000
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_2_CH16_AADMAC_EN_SHIFT           16
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_2_CH16_AADMAC_EN_MASK            0x00010000
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_2_CH16_AADMAC_WRAP_SHIFT         0
#define    CPH_AADMAC_DSP_CH16_AADMAC_CR_2_CH16_AADMAC_WRAP_MASK          0x0000FFFF

#define CPH_AADMAC_DSP_CH16_AADMAC_SR_1_OFFSET                            0x0000007C
#define CPH_AADMAC_DSP_CH16_AADMAC_SR_1_TYPE                              UInt32
#define CPH_AADMAC_DSP_CH16_AADMAC_SR_1_RESERVED_MASK                     0xF8000000
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_HI_SEL_SHIFT              26
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_HI_SEL_MASK               0x04000000
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_LO_SEL_SHIFT              25
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_LO_SEL_MASK               0x02000000
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_SW_READY_HIGH_SHIFT       24
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_SW_READY_HIGH_MASK        0x01000000
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_SW_READY_LOW_SHIFT        23
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_SW_READY_LOW_MASK         0x00800000
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_AADMAC_FIFO_RST_SHIFT     22
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_AADMAC_FIFO_RST_MASK      0x00400000
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_HW_READY_HIGH_SHIFT       21
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_HW_READY_HIGH_MASK        0x00200000
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_HW_READY_LOW_SHIFT        20
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_HW_READY_LOW_MASK         0x00100000
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_AADMAC_REQUEST_COUNT_SHIFT 16
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_AADMAC_REQUEST_COUNT_MASK 0x000F0000
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_AADMAC_CURRENT_MEM_PNTR_SHIFT 0
#define    CPH_AADMAC_DSP_CH16_AADMAC_SR_1_CH16_AADMAC_CURRENT_MEM_PNTR_MASK 0x0000FFFF

#define CPH_AADMAC_DSP_CH1_AADMAC_TS_OFFSET                               0x00000080
#define CPH_AADMAC_DSP_CH1_AADMAC_TS_TYPE                                 UInt32
#define CPH_AADMAC_DSP_CH1_AADMAC_TS_RESERVED_MASK                        0xFF000000
#define    CPH_AADMAC_DSP_CH1_AADMAC_TS_AADMAC_TSTAMP_CH1_SHIFT           0
#define    CPH_AADMAC_DSP_CH1_AADMAC_TS_AADMAC_TSTAMP_CH1_MASK            0x00FFFFFF

#define CPH_AADMAC_DSP_CH2_AADMAC_TS_OFFSET                               0x00000082
#define CPH_AADMAC_DSP_CH2_AADMAC_TS_TYPE                                 UInt32
#define CPH_AADMAC_DSP_CH2_AADMAC_TS_RESERVED_MASK                        0xFF000000
#define    CPH_AADMAC_DSP_CH2_AADMAC_TS_AADMAC_TSTAMP_CH2_SHIFT           0
#define    CPH_AADMAC_DSP_CH2_AADMAC_TS_AADMAC_TSTAMP_CH2_MASK            0x00FFFFFF

#define CPH_AADMAC_DSP_CH3_AADMAC_TS_OFFSET                               0x00000084
#define CPH_AADMAC_DSP_CH3_AADMAC_TS_TYPE                                 UInt32
#define CPH_AADMAC_DSP_CH3_AADMAC_TS_RESERVED_MASK                        0xFF000000
#define    CPH_AADMAC_DSP_CH3_AADMAC_TS_AADMAC_TSTAMP_CH3_SHIFT           0
#define    CPH_AADMAC_DSP_CH3_AADMAC_TS_AADMAC_TSTAMP_CH3_MASK            0x00FFFFFF

#define CPH_AADMAC_DSP_CH4_AADMAC_TS_OFFSET                               0x00000086
#define CPH_AADMAC_DSP_CH4_AADMAC_TS_TYPE                                 UInt32
#define CPH_AADMAC_DSP_CH4_AADMAC_TS_RESERVED_MASK                        0xFF000000
#define    CPH_AADMAC_DSP_CH4_AADMAC_TS_AADMAC_TSTAMP_CH4_SHIFT           0
#define    CPH_AADMAC_DSP_CH4_AADMAC_TS_AADMAC_TSTAMP_CH4_MASK            0x00FFFFFF

#define CPH_AADMAC_DSP_CH1_2_EXTENDED_WRAP_OFFSET                         0x00000088
#define CPH_AADMAC_DSP_CH1_2_EXTENDED_WRAP_TYPE                           UInt32
#define CPH_AADMAC_DSP_CH1_2_EXTENDED_WRAP_RESERVED_MASK                  0xFFFF0000
#define    CPH_AADMAC_DSP_CH1_2_EXTENDED_WRAP_CH2_AADMAC_WRAP_HIGH_SHIFT  8
#define    CPH_AADMAC_DSP_CH1_2_EXTENDED_WRAP_CH2_AADMAC_WRAP_HIGH_MASK   0x0000FF00
#define    CPH_AADMAC_DSP_CH1_2_EXTENDED_WRAP_CH1_AADMAC_WRAP_HIGH_SHIFT  0
#define    CPH_AADMAC_DSP_CH1_2_EXTENDED_WRAP_CH1_AADMAC_WRAP_HIGH_MASK   0x000000FF

#endif /* __BRCM_RDB_CPH_AADMAC_H__ */


