Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Jan 19 07:20:49 2026
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Bin_BCD2_timing_summary_routed.rpt -pb Bin_BCD2_timing_summary_routed.pb -rpx Bin_BCD2_timing_summary_routed.rpx -warn_on_violation
| Design       : Bin_BCD2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   18          inf        0.000                      0                   18           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.616ns  (logic 5.834ns (29.740%)  route 13.782ns (70.260%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=11, routed)          4.000     5.464    DatoIn_IBUF[11]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.588 r  DatoOut_OBUF[17]_inst_i_14/O
                         net (fo=7, routed)           0.923     6.511    DatoOut_OBUF[17]_inst_i_14_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.663 r  DatoOut_OBUF[8]_inst_i_11/O
                         net (fo=3, routed)           0.809     7.472    DatoOut_OBUF[8]_inst_i_11_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.326     7.798 r  DatoOut_OBUF[8]_inst_i_4/O
                         net (fo=7, routed)           0.904     8.702    DatoOut_OBUF[8]_inst_i_4_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.124     8.826 r  DatoOut_OBUF[16]_inst_i_2/O
                         net (fo=8, routed)           1.392    10.218    DatoOut_OBUF[16]_inst_i_2_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.342 r  DatoOut_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           5.754    16.096    DatoOut_OBUF[16]
    A14                  OBUF (Prop_obuf_I_O)         3.520    19.616 r  DatoOut_OBUF[16]_inst/O
                         net (fo=0)                   0.000    19.616    DatoOut[16]
    A14                                                               r  DatoOut[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.534ns  (logic 5.835ns (31.483%)  route 12.699ns (68.517%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=11, routed)          4.000     5.464    DatoIn_IBUF[11]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.588 r  DatoOut_OBUF[17]_inst_i_14/O
                         net (fo=7, routed)           0.923     6.511    DatoOut_OBUF[17]_inst_i_14_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.663 r  DatoOut_OBUF[8]_inst_i_11/O
                         net (fo=3, routed)           0.809     7.472    DatoOut_OBUF[8]_inst_i_11_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.326     7.798 r  DatoOut_OBUF[8]_inst_i_4/O
                         net (fo=7, routed)           0.904     8.702    DatoOut_OBUF[8]_inst_i_4_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.124     8.826 r  DatoOut_OBUF[16]_inst_i_2/O
                         net (fo=8, routed)           1.539    10.365    DatoOut_OBUF[16]_inst_i_2_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.489 r  DatoOut_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.524    15.013    DatoOut_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    18.534 r  DatoOut_OBUF[15]_inst/O
                         net (fo=0)                   0.000    18.534    DatoOut[15]
    L1                                                                r  DatoOut[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.454ns  (logic 5.602ns (30.355%)  route 12.852ns (69.645%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=11, routed)          4.053     5.517    DatoIn_IBUF[11]
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.641 r  DatoOut_OBUF[17]_inst_i_18/O
                         net (fo=3, routed)           1.007     6.648    DatoOut_OBUF[17]_inst_i_18_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     6.772 r  DatoOut_OBUF[8]_inst_i_9/O
                         net (fo=3, routed)           1.056     7.827    DatoOut_OBUF[8]_inst_i_9_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  DatoOut_OBUF[8]_inst_i_2/O
                         net (fo=5, routed)           1.200     9.151    DatoOut_OBUF[8]_inst_i_2_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  DatoOut_OBUF[12]_inst_i_5/O
                         net (fo=4, routed)           1.423    10.698    DatoOut_OBUF[12]_inst_i_5_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    10.822 r  DatoOut_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.114    14.936    DatoOut_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    18.454 r  DatoOut_OBUF[12]_inst/O
                         net (fo=0)                   0.000    18.454    DatoOut[12]
    P3                                                                r  DatoOut[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.262ns  (logic 5.698ns (31.200%)  route 12.564ns (68.800%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=11, routed)          4.000     5.464    DatoIn_IBUF[11]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.588 r  DatoOut_OBUF[17]_inst_i_14/O
                         net (fo=7, routed)           0.923     6.511    DatoOut_OBUF[17]_inst_i_14_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I2_O)        0.124     6.635 r  DatoOut_OBUF[17]_inst_i_7/O
                         net (fo=6, routed)           0.935     7.570    DatoOut_OBUF[17]_inst_i_7_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.124     7.694 r  DatoOut_OBUF[17]_inst_i_6/O
                         net (fo=8, routed)           1.457     9.151    DatoOut_OBUF[17]_inst_i_6_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I4_O)        0.146     9.297 r  DatoOut_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           5.249    14.546    DatoOut_OBUF[17]
    A16                  OBUF (Prop_obuf_I_O)         3.716    18.262 r  DatoOut_OBUF[17]_inst/O
                         net (fo=0)                   0.000    18.262    DatoOut[17]
    A16                                                               r  DatoOut[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.109ns  (logic 5.821ns (32.145%)  route 12.288ns (67.855%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=11, routed)          4.000     5.464    DatoIn_IBUF[11]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.588 r  DatoOut_OBUF[17]_inst_i_14/O
                         net (fo=7, routed)           0.923     6.511    DatoOut_OBUF[17]_inst_i_14_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.663 r  DatoOut_OBUF[8]_inst_i_11/O
                         net (fo=3, routed)           0.809     7.472    DatoOut_OBUF[8]_inst_i_11_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.326     7.798 r  DatoOut_OBUF[8]_inst_i_4/O
                         net (fo=7, routed)           0.904     8.702    DatoOut_OBUF[8]_inst_i_4_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.124     8.826 r  DatoOut_OBUF[16]_inst_i_2/O
                         net (fo=8, routed)           1.366    10.192    DatoOut_OBUF[16]_inst_i_2_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.316 r  DatoOut_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.285    14.602    DatoOut_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    18.109 r  DatoOut_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.109    DatoOut[13]
    N3                                                                r  DatoOut[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.712ns  (logic 5.822ns (32.871%)  route 11.890ns (67.129%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=11, routed)          4.053     5.517    DatoIn_IBUF[11]
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.641 r  DatoOut_OBUF[17]_inst_i_18/O
                         net (fo=3, routed)           1.007     6.648    DatoOut_OBUF[17]_inst_i_18_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     6.772 r  DatoOut_OBUF[8]_inst_i_9/O
                         net (fo=3, routed)           1.056     7.827    DatoOut_OBUF[8]_inst_i_9_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  DatoOut_OBUF[8]_inst_i_2/O
                         net (fo=5, routed)           1.200     9.151    DatoOut_OBUF[8]_inst_i_2_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  DatoOut_OBUF[12]_inst_i_5/O
                         net (fo=4, routed)           1.421    10.696    DatoOut_OBUF[12]_inst_i_5_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.152    10.848 r  DatoOut_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.154    14.002    DatoOut_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.710    17.712 r  DatoOut_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.712    DatoOut[9]
    V3                                                                r  DatoOut[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.517ns  (logic 5.829ns (33.277%)  route 11.688ns (66.723%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=11, routed)          4.000     5.464    DatoIn_IBUF[11]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.588 r  DatoOut_OBUF[17]_inst_i_14/O
                         net (fo=7, routed)           0.923     6.511    DatoOut_OBUF[17]_inst_i_14_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.663 r  DatoOut_OBUF[8]_inst_i_11/O
                         net (fo=3, routed)           0.809     7.472    DatoOut_OBUF[8]_inst_i_11_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.326     7.798 r  DatoOut_OBUF[8]_inst_i_4/O
                         net (fo=7, routed)           0.904     8.702    DatoOut_OBUF[8]_inst_i_4_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.124     8.826 r  DatoOut_OBUF[16]_inst_i_2/O
                         net (fo=8, routed)           1.371    10.197    DatoOut_OBUF[16]_inst_i_2_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  DatoOut_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.680    14.002    DatoOut_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    17.517 r  DatoOut_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.517    DatoOut[14]
    P1                                                                r  DatoOut[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.497ns  (logic 5.588ns (31.934%)  route 11.909ns (68.066%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=11, routed)          4.053     5.517    DatoIn_IBUF[11]
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.641 r  DatoOut_OBUF[17]_inst_i_18/O
                         net (fo=3, routed)           1.007     6.648    DatoOut_OBUF[17]_inst_i_18_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     6.772 r  DatoOut_OBUF[8]_inst_i_9/O
                         net (fo=3, routed)           1.056     7.827    DatoOut_OBUF[8]_inst_i_9_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  DatoOut_OBUF[8]_inst_i_2/O
                         net (fo=5, routed)           1.200     9.151    DatoOut_OBUF[8]_inst_i_2_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  DatoOut_OBUF[12]_inst_i_5/O
                         net (fo=4, routed)           1.421    10.696    DatoOut_OBUF[12]_inst_i_5_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    10.820 r  DatoOut_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.173    13.993    DatoOut_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    17.497 r  DatoOut_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.497    DatoOut[11]
    U3                                                                r  DatoOut[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.304ns  (logic 5.845ns (33.779%)  route 11.459ns (66.221%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=11, routed)          4.053     5.517    DatoIn_IBUF[11]
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.641 r  DatoOut_OBUF[17]_inst_i_18/O
                         net (fo=3, routed)           1.007     6.648    DatoOut_OBUF[17]_inst_i_18_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     6.772 r  DatoOut_OBUF[8]_inst_i_9/O
                         net (fo=3, routed)           1.056     7.827    DatoOut_OBUF[8]_inst_i_9_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  DatoOut_OBUF[8]_inst_i_2/O
                         net (fo=5, routed)           1.200     9.151    DatoOut_OBUF[8]_inst_i_2_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  DatoOut_OBUF[12]_inst_i_5/O
                         net (fo=4, routed)           1.423    10.698    DatoOut_OBUF[12]_inst_i_5_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.152    10.850 r  DatoOut_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.721    13.571    DatoOut_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.733    17.304 r  DatoOut_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.304    DatoOut[10]
    W3                                                                r  DatoOut[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[11]
                            (input port)
  Destination:            DatoOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.427ns  (logic 5.816ns (35.404%)  route 10.612ns (64.596%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  DatoIn[11] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[11]_inst/O
                         net (fo=11, routed)          4.000     5.464    DatoIn_IBUF[11]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.588 r  DatoOut_OBUF[17]_inst_i_14/O
                         net (fo=7, routed)           0.923     6.511    DatoOut_OBUF[17]_inst_i_14_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I2_O)        0.124     6.635 r  DatoOut_OBUF[17]_inst_i_7/O
                         net (fo=6, routed)           0.930     7.565    DatoOut_OBUF[17]_inst_i_7_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.124     7.689 r  DatoOut_OBUF[16]_inst_i_4/O
                         net (fo=5, routed)           1.013     8.701    DatoOut_OBUF[16]_inst_i_4_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I2_O)        0.146     8.847 r  DatoOut_OBUF[8]_inst_i_5/O
                         net (fo=4, routed)           1.285    10.132    DatoOut_OBUF[8]_inst_i_5_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I3_O)        0.328    10.460 r  DatoOut_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.461    12.921    DatoOut_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.427 r  DatoOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.427    DatoOut[6]
    U14                                                               r  DatoOut[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoIn[0]
                            (input port)
  Destination:            DatoOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.427ns (75.914%)  route 0.453ns (24.086%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DatoIn[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DatoIn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.453     0.674    DatoOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.880 r  DatoOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.880    DatoOut[0]
    U16                                                               r  DatoOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[1]
                            (input port)
  Destination:            DatoOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.476ns (63.159%)  route 0.861ns (36.841%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoIn[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  DatoIn_IBUF[1]_inst/O
                         net (fo=4, routed)           0.544     0.773    DatoIn_IBUF[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.045     0.818 r  DatoOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.317     1.136    DatoOut_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.338 r  DatoOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.338    DatoOut[2]
    U19                                                               r  DatoOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[2]
                            (input port)
  Destination:            DatoOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.486ns (61.408%)  route 0.934ns (38.592%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoIn[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  DatoIn_IBUF[2]_inst/O
                         net (fo=6, routed)           0.574     0.806    DatoIn_IBUF[2]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.851 r  DatoOut_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.360     1.211    DatoOut_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.421 r  DatoOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.421    DatoOut[4]
    W18                                                               r  DatoOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[2]
                            (input port)
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.487ns (60.202%)  route 0.983ns (39.798%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoIn[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  DatoIn_IBUF[2]_inst/O
                         net (fo=6, routed)           0.573     0.804    DatoIn_IBUF[2]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.849 r  DatoOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.410     1.260    DatoOut_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.470 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.470    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[1]
                            (input port)
  Destination:            DatoOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.505ns (56.072%)  route 1.179ns (43.928%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoIn[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  DatoIn_IBUF[1]_inst/O
                         net (fo=4, routed)           0.545     0.774    DatoIn_IBUF[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.045     0.819 r  DatoOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.634     1.453    DatoOut_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.684 r  DatoOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.684    DatoOut[1]
    E19                                                               r  DatoOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[4]
                            (input port)
  Destination:            DatoOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.998ns  (logic 1.524ns (50.845%)  route 1.474ns (49.155%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoIn[4] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  DatoIn_IBUF[4]_inst/O
                         net (fo=7, routed)           0.747     0.965    DatoIn_IBUF[4]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.045     1.010 r  DatoOut_OBUF[8]_inst_i_7/O
                         net (fo=4, routed)           0.128     1.139    DatoOut_OBUF[8]_inst_i_7_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.184 r  DatoOut_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.599     1.783    DatoOut_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.998 r  DatoOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.998    DatoOut[5]
    U15                                                               r  DatoOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[4]
                            (input port)
  Destination:            DatoOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.047ns  (logic 1.516ns (49.758%)  route 1.531ns (50.242%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoIn[4] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  DatoIn_IBUF[4]_inst/O
                         net (fo=7, routed)           0.747     0.965    DatoIn_IBUF[4]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.045     1.010 r  DatoOut_OBUF[8]_inst_i_7/O
                         net (fo=4, routed)           0.126     1.137    DatoOut_OBUF[8]_inst_i_7_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.182 r  DatoOut_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.658     1.840    DatoOut_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.047 r  DatoOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.047    DatoOut[6]
    U14                                                               r  DatoOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[4]
                            (input port)
  Destination:            DatoOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.054ns  (logic 1.511ns (49.462%)  route 1.544ns (50.538%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoIn[4] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  DatoIn_IBUF[4]_inst/O
                         net (fo=7, routed)           0.747     0.965    DatoIn_IBUF[4]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.045     1.010 r  DatoOut_OBUF[8]_inst_i_7/O
                         net (fo=4, routed)           0.126     1.137    DatoOut_OBUF[8]_inst_i_7_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.182 r  DatoOut_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.671     1.853    DatoOut_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.054 r  DatoOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.054    DatoOut[7]
    V14                                                               r  DatoOut[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[4]
                            (input port)
  Destination:            DatoOut[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.113ns  (logic 1.514ns (48.634%)  route 1.599ns (51.366%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoIn[4] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  DatoIn_IBUF[4]_inst/O
                         net (fo=7, routed)           0.747     0.965    DatoIn_IBUF[4]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.045     1.010 r  DatoOut_OBUF[8]_inst_i_7/O
                         net (fo=4, routed)           0.194     1.205    DatoOut_OBUF[8]_inst_i_7_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.250 r  DatoOut_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.659     1.908    DatoOut_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.113 r  DatoOut_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.113    DatoOut[8]
    V13                                                               r  DatoOut[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[8]
                            (input port)
  Destination:            DatoOut[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.986ns  (logic 1.726ns (43.297%)  route 2.260ns (56.703%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DatoIn[8] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DatoIn_IBUF[8]_inst/O
                         net (fo=15, routed)          1.194     1.417    DatoIn_IBUF[8]
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  DatoOut_OBUF[17]_inst_i_5/O
                         net (fo=8, routed)           0.094     1.556    DatoOut_OBUF[17]_inst_i_5_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I0_O)        0.051     1.607 r  DatoOut_OBUF[12]_inst_i_3/O
                         net (fo=4, routed)           0.100     1.707    DatoOut_OBUF[12]_inst_i_3_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I2_O)        0.114     1.821 r  DatoOut_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.872     2.693    DatoOut_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.293     3.986 r  DatoOut_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.986    DatoOut[10]
    W3                                                                r  DatoOut[10] (OUT)
  -------------------------------------------------------------------    -------------------





