{"Source Block": ["verilog-ethernet/rtl/eth_mac_1g_rx.v@56:66@HdlIdDef", "    output wire        error_bad_fcs\n);\n\nlocalparam [2:0]\n    STATE_IDLE = 3'd0,\n    STATE_PAYLOAD = 3'd1;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_check.v@61:71", "\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\nreg shift_in;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@58:68", "    output wire        busy,\n    output wire        error_bad_fcs\n);\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@64:74", "\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1,\n    STATE_PAD = 2'd2,\n    STATE_FCS = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@61:71", "\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\nreg shift_in;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@61:71", "     */\n    output wire        busy\n);\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1,\n    STATE_PAD = 2'd2,\n    STATE_FCS = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@59:69", "    output wire        error_bad_fcs\n);\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@66:76", "\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1,\n    STATE_PAD = 2'd2,\n    STATE_FCS = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@64:74", "    output wire        busy\n);\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1,\n    STATE_PAD = 2'd2,\n    STATE_FCS = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@60:70", "    output wire        busy,\n    output wire        error_bad_fcs\n);\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1,\n    STATE_LAST = 2'd2;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@58:68", "\nlocalparam [2:0]\n    STATE_IDLE = 3'd0,\n    STATE_PAYLOAD = 3'd1;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@62:72", ");\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1,\n    STATE_LAST = 2'd2;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@55:65", "    output wire        error_bad_frame,\n    output wire        error_bad_fcs\n);\n\nlocalparam [2:0]\n    STATE_IDLE = 3'd0,\n    STATE_PAYLOAD = 3'd1;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@58:68", "\nlocalparam [2:0]\n    STATE_IDLE = 3'd0,\n    STATE_PAYLOAD = 3'd1;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@61:71", "    output wire        error_bad_fcs\n);\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1,\n    STATE_LAST = 2'd2;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@63:73", "     */\n    output wire        busy\n);\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1,\n    STATE_PAD = 2'd2,\n    STATE_FCS = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@62:72", "    output wire        busy\n);\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_PAYLOAD = 2'd1,\n    STATE_PAD = 2'd2,\n    STATE_FCS = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n"]], "Diff Content": {"Delete": [[61, "    STATE_PAYLOAD = 3'd1;\n"]], "Add": [[61, "    STATE_PAYLOAD = 3'd1,\n"], [61, "    STATE_WAIT_LAST = 3'd2;\n"]]}}