--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 58619 paths analyzed, 862 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.606ns.
--------------------------------------------------------------------------------
Slack:                  10.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_19 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.539ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.326 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_19 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.DQ       Tcko                  0.525   missile_fsm/M_counter_one_q[19]
                                                       missile_fsm/M_counter_one_q_19
    SLICE_X3Y46.B2       net (fanout=5)        0.809   missile_fsm/M_counter_one_q[19]
    SLICE_X3Y46.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A1       net (fanout=1)        0.723   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.539ns (2.417ns logic, 7.122ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  10.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_21 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.454ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.631 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_21 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.BQ       Tcko                  0.525   missile_fsm/M_counter_one_q[23]
                                                       missile_fsm/M_counter_one_q_21
    SLICE_X2Y45.C2       net (fanout=4)        1.187   missile_fsm/M_counter_one_q[21]
    SLICE_X2Y45.C        Tilo                  0.235   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>3
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>2
    SLICE_X2Y45.A1       net (fanout=1)        0.532   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>1
    SLICE_X2Y45.A        Tilo                  0.235   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>3
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>5
    SLICE_X8Y47.C3       net (fanout=2)        1.190   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>4
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.454ns (2.369ns logic, 7.085ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  10.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_16 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.510ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.326 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_16 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.AQ       Tcko                  0.525   missile_fsm/M_counter_one_q[19]
                                                       missile_fsm/M_counter_one_q_16
    SLICE_X3Y46.B1       net (fanout=5)        0.780   missile_fsm/M_counter_one_q[16]
    SLICE_X3Y46.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A1       net (fanout=1)        0.723   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.510ns (2.417ns logic, 7.093ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  10.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_9 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.507ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.326 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_9 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y45.BQ       Tcko                  0.525   missile_fsm/M_counter_one_q[11]
                                                       missile_fsm/M_counter_one_q_9
    SLICE_X3Y45.C2       net (fanout=4)        0.958   missile_fsm/M_counter_one_q[9]
    SLICE_X3Y45.C        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X3Y45.A2       net (fanout=1)        0.542   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.507ns (2.417ns logic, 7.090ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  10.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_8 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.503ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.326 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_8 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y45.AQ       Tcko                  0.525   missile_fsm/M_counter_one_q[11]
                                                       missile_fsm/M_counter_one_q_8
    SLICE_X3Y45.C1       net (fanout=4)        0.954   missile_fsm/M_counter_one_q[8]
    SLICE_X3Y45.C        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X3Y45.A2       net (fanout=1)        0.542   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.503ns (2.417ns logic, 7.086ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  10.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_19 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.354ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.601 - 0.670)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_19 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.DQ       Tcko                  0.525   missile_fsm/M_counter_one_q[19]
                                                       missile_fsm/M_counter_one_q_19
    SLICE_X3Y46.B2       net (fanout=5)        0.809   missile_fsm/M_counter_one_q[19]
    SLICE_X3Y46.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A1       net (fanout=1)        0.723   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.DMUX    Topad                 0.672   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X15Y47.D2      net (fanout=3)        1.015   missile_fsm/M_adder_out[3]
    SLICE_X15Y47.CLK     Tas                   0.373   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data41
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.354ns (2.597ns logic, 6.757ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  10.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_20 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.306ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.631 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_20 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.AQ       Tcko                  0.525   missile_fsm/M_counter_one_q[23]
                                                       missile_fsm/M_counter_one_q_20
    SLICE_X2Y45.C4       net (fanout=5)        1.039   missile_fsm/M_counter_one_q[20]
    SLICE_X2Y45.C        Tilo                  0.235   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>3
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>2
    SLICE_X2Y45.A1       net (fanout=1)        0.532   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>1
    SLICE_X2Y45.A        Tilo                  0.235   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>3
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>5
    SLICE_X8Y47.C3       net (fanout=2)        1.190   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>4
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.306ns (2.369ns logic, 6.937ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  10.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_21 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.269ns (Levels of Logic = 6)
  Clock Path Skew:      -0.129ns (0.601 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_21 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.BQ       Tcko                  0.525   missile_fsm/M_counter_one_q[23]
                                                       missile_fsm/M_counter_one_q_21
    SLICE_X2Y45.C2       net (fanout=4)        1.187   missile_fsm/M_counter_one_q[21]
    SLICE_X2Y45.C        Tilo                  0.235   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>3
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>2
    SLICE_X2Y45.A1       net (fanout=1)        0.532   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>1
    SLICE_X2Y45.A        Tilo                  0.235   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>3
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>5
    SLICE_X8Y47.C3       net (fanout=2)        1.190   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>4
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.DMUX    Topad                 0.672   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X15Y47.D2      net (fanout=3)        1.015   missile_fsm/M_adder_out[3]
    SLICE_X15Y47.CLK     Tas                   0.373   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data41
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.269ns (2.549ns logic, 6.720ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  10.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_4 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.368ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.326 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_4 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.AQ       Tcko                  0.525   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_4
    SLICE_X3Y45.D1       net (fanout=5)        1.002   missile_fsm/M_counter_one_q[4]
    SLICE_X3Y45.D        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
    SLICE_X3Y45.A3       net (fanout=1)        0.359   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.368ns (2.417ns logic, 6.951ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  10.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_16 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.325ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.601 - 0.670)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_16 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.AQ       Tcko                  0.525   missile_fsm/M_counter_one_q[19]
                                                       missile_fsm/M_counter_one_q_16
    SLICE_X3Y46.B1       net (fanout=5)        0.780   missile_fsm/M_counter_one_q[16]
    SLICE_X3Y46.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A1       net (fanout=1)        0.723   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.DMUX    Topad                 0.672   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X15Y47.D2      net (fanout=3)        1.015   missile_fsm/M_adder_out[3]
    SLICE_X15Y47.CLK     Tas                   0.373   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data41
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.325ns (2.597ns logic, 6.728ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  10.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_9 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.322ns (Levels of Logic = 6)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_9 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y45.BQ       Tcko                  0.525   missile_fsm/M_counter_one_q[11]
                                                       missile_fsm/M_counter_one_q_9
    SLICE_X3Y45.C2       net (fanout=4)        0.958   missile_fsm/M_counter_one_q[9]
    SLICE_X3Y45.C        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X3Y45.A2       net (fanout=1)        0.542   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.DMUX    Topad                 0.672   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X15Y47.D2      net (fanout=3)        1.015   missile_fsm/M_adder_out[3]
    SLICE_X15Y47.CLK     Tas                   0.373   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data41
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.322ns (2.597ns logic, 6.725ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  10.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_8 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.318ns (Levels of Logic = 6)
  Clock Path Skew:      -0.067ns (0.601 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_8 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y45.AQ       Tcko                  0.525   missile_fsm/M_counter_one_q[11]
                                                       missile_fsm/M_counter_one_q_8
    SLICE_X3Y45.C1       net (fanout=4)        0.954   missile_fsm/M_counter_one_q[8]
    SLICE_X3Y45.C        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X3Y45.A2       net (fanout=1)        0.542   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.DMUX    Topad                 0.672   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X15Y47.D2      net (fanout=3)        1.015   missile_fsm/M_adder_out[3]
    SLICE_X15Y47.CLK     Tas                   0.373   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data41
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.318ns (2.597ns logic, 6.721ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  10.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_18 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.348ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.326 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_18 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.CQ       Tcko                  0.525   missile_fsm/M_counter_one_q[19]
                                                       missile_fsm/M_counter_one_q_18
    SLICE_X3Y46.B4       net (fanout=5)        0.618   missile_fsm/M_counter_one_q[18]
    SLICE_X3Y46.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A1       net (fanout=1)        0.723   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.348ns (2.417ns logic, 6.931ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  10.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_14 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.339ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.326 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_14 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.CQ       Tcko                  0.525   missile_fsm/M_counter_one_q[15]
                                                       missile_fsm/M_counter_one_q_14
    SLICE_X3Y46.B3       net (fanout=5)        0.609   missile_fsm/M_counter_one_q[14]
    SLICE_X3Y46.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A1       net (fanout=1)        0.723   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.339ns (2.417ns logic, 6.922ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  10.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_2 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.339ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.326 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_2 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y43.CQ       Tcko                  0.525   missile_fsm/M_counter_one_q[3]
                                                       missile_fsm/M_counter_one_q_2
    SLICE_X3Y45.D2       net (fanout=5)        0.973   missile_fsm/M_counter_one_q[2]
    SLICE_X3Y45.D        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
    SLICE_X3Y45.A3       net (fanout=1)        0.359   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.339ns (2.417ns logic, 6.922ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  10.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_7 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.314ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.326 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_7 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.DQ       Tcko                  0.525   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_7
    SLICE_X3Y45.C3       net (fanout=4)        0.765   missile_fsm/M_counter_one_q[7]
    SLICE_X3Y45.C        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X3Y45.A2       net (fanout=1)        0.542   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.314ns (2.417ns logic, 6.897ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  10.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_20 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.243ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.631 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_20 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.AQ       Tcko                  0.525   missile_fsm/M_counter_one_q[23]
                                                       missile_fsm/M_counter_one_q_20
    SLICE_X3Y45.D3       net (fanout=5)        0.877   missile_fsm/M_counter_one_q[20]
    SLICE_X3Y45.D        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
    SLICE_X3Y45.A3       net (fanout=1)        0.359   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.243ns (2.417ns logic, 6.826ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  10.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/asteroid_position/M_regs_q_0 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.317ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.631 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/asteroid_position/M_regs_q_0 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.430   missile_fsm/M_asteroid_position_out[0]
                                                       missile_fsm/asteroid_position/M_regs_q_0
    SLICE_X10Y45.B2      net (fanout=5)        1.897   missile_fsm/M_asteroid_position_out[0]
    SLICE_X10Y45.B       Tilo                  0.235   missile_fsm/M_lives_data<6>1
                                                       missile_fsm/out12
    SLICE_X13Y38.C5      net (fanout=17)       1.448   missile_fsm/out11
    SLICE_X13Y38.C       Tilo                  0.259   missile_fsm/M_goal_out[4]
                                                       missile_fsm/Mmux_M_alu16_a11_SW0
    SLICE_X8Y46.D1       net (fanout=1)        1.447   missile_fsm/N19
    SLICE_X8Y46.D        Tilo                  0.254   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X12Y44.A3      net (fanout=1)        1.096   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X12Y44.BMUX    Topab                 0.532   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.317ns (2.049ns logic, 7.268ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  10.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_17 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.231ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.326 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_17 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.BQ       Tcko                  0.525   missile_fsm/M_counter_one_q[19]
                                                       missile_fsm/M_counter_one_q_17
    SLICE_X3Y46.B5       net (fanout=5)        0.501   missile_fsm/M_counter_one_q[17]
    SLICE_X3Y46.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A1       net (fanout=1)        0.723   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.231ns (2.417ns logic, 6.814ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  10.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/level/M_regs_q_0 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.248ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/level/M_regs_q_0 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.430   missile_fsm/M_level_out[1]
                                                       missile_fsm/level/M_regs_q_0
    SLICE_X3Y45.C6       net (fanout=4)        0.794   missile_fsm/M_level_out[0]
    SLICE_X3Y45.C        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>11
    SLICE_X3Y45.A2       net (fanout=1)        0.542   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>10
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.248ns (2.322ns logic, 6.926ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  10.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_0 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.229ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.326 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_0 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y43.AQ       Tcko                  0.525   missile_fsm/M_counter_one_q[3]
                                                       missile_fsm/M_counter_one_q_0
    SLICE_X3Y45.B2       net (fanout=5)        0.992   missile_fsm/M_counter_one_q[0]
    SLICE_X3Y45.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>14
    SLICE_X3Y45.A5       net (fanout=1)        0.230   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>14
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.229ns (2.417ns logic, 6.812ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  10.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_20 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.121ns (Levels of Logic = 6)
  Clock Path Skew:      -0.129ns (0.601 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_20 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.AQ       Tcko                  0.525   missile_fsm/M_counter_one_q[23]
                                                       missile_fsm/M_counter_one_q_20
    SLICE_X2Y45.C4       net (fanout=5)        1.039   missile_fsm/M_counter_one_q[20]
    SLICE_X2Y45.C        Tilo                  0.235   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>3
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>2
    SLICE_X2Y45.A1       net (fanout=1)        0.532   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>1
    SLICE_X2Y45.A        Tilo                  0.235   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>3
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>5
    SLICE_X8Y47.C3       net (fanout=2)        1.190   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>4
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.DMUX    Topad                 0.672   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X15Y47.D2      net (fanout=3)        1.015   missile_fsm/M_adder_out[3]
    SLICE_X15Y47.CLK     Tas                   0.373   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data41
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.121ns (2.549ns logic, 6.572ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  10.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_4 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.183ns (Levels of Logic = 6)
  Clock Path Skew:      -0.065ns (0.601 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_4 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.AQ       Tcko                  0.525   missile_fsm/M_counter_one_q[7]
                                                       missile_fsm/M_counter_one_q_4
    SLICE_X3Y45.D1       net (fanout=5)        1.002   missile_fsm/M_counter_one_q[4]
    SLICE_X3Y45.D        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
    SLICE_X3Y45.A3       net (fanout=1)        0.359   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.DMUX    Topad                 0.672   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X15Y47.D2      net (fanout=3)        1.015   missile_fsm/M_adder_out[3]
    SLICE_X15Y47.CLK     Tas                   0.373   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data41
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.183ns (2.597ns logic, 6.586ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  10.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_21 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.142ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.631 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_21 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.BQ       Tcko                  0.525   missile_fsm/M_counter_one_q[23]
                                                       missile_fsm/M_counter_one_q_21
    SLICE_X3Y45.D4       net (fanout=4)        0.776   missile_fsm/M_counter_one_q[21]
    SLICE_X3Y45.D        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
    SLICE_X3Y45.A3       net (fanout=1)        0.359   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.BMUX    Topab                 0.526   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.142ns (2.417ns logic, 6.725ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  10.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_18 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.163ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.601 - 0.670)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_18 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.CQ       Tcko                  0.525   missile_fsm/M_counter_one_q[19]
                                                       missile_fsm/M_counter_one_q_18
    SLICE_X3Y46.B4       net (fanout=5)        0.618   missile_fsm/M_counter_one_q[18]
    SLICE_X3Y46.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A1       net (fanout=1)        0.723   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.DMUX    Topad                 0.672   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X15Y47.D2      net (fanout=3)        1.015   missile_fsm/M_adder_out[3]
    SLICE_X15Y47.CLK     Tas                   0.373   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data41
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.163ns (2.597ns logic, 6.566ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  10.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_19 (FF)
  Destination:          missile_fsm/lives/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.199ns (Levels of Logic = 7)
  Clock Path Skew:      -0.032ns (0.326 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_19 to missile_fsm/lives/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.DQ       Tcko                  0.525   missile_fsm/M_counter_one_q[19]
                                                       missile_fsm/M_counter_one_q_19
    SLICE_X3Y46.B2       net (fanout=5)        0.809   missile_fsm/M_counter_one_q[19]
    SLICE_X3Y46.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A1       net (fanout=1)        0.723   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y46.B3       net (fanout=2)        1.505   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y46.B        Tilo                  0.254   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1
    SLICE_X8Y46.A4       net (fanout=2)        0.640   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X8Y46.A        Tilo                  0.254   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
                                                       missile_fsm/Mmux_M_alu16_a131
    SLICE_X8Y46.D3       net (fanout=8)        0.370   missile_fsm/Mmux_M_alu16_a13
    SLICE_X8Y46.D        Tilo                  0.254   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut<0>
    SLICE_X12Y44.A3      net (fanout=1)        1.096   missile_fsm/alu16/adder/Maddsub_sum_lut[0]
    SLICE_X12Y44.BMUX    Topab                 0.532   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/alu16/adder/Maddsub_sum_lut[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X8Y47.B1       net (fanout=3)        1.380   missile_fsm/M_adder_out[1]
    SLICE_X8Y47.CLK      Tas                   0.339   M_missile_fsm_lives_out[2]
                                                       missile_fsm/_n1315<1>2
                                                       missile_fsm/lives/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.199ns (2.676ns logic, 6.523ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  10.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_14 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.154ns (Levels of Logic = 6)
  Clock Path Skew:      -0.068ns (0.601 - 0.669)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_14 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.CQ       Tcko                  0.525   missile_fsm/M_counter_one_q[15]
                                                       missile_fsm/M_counter_one_q_14
    SLICE_X3Y46.B3       net (fanout=5)        0.609   missile_fsm/M_counter_one_q[14]
    SLICE_X3Y46.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A1       net (fanout=1)        0.723   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.DMUX    Topad                 0.672   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X15Y47.D2      net (fanout=3)        1.015   missile_fsm/M_adder_out[3]
    SLICE_X15Y47.CLK     Tas                   0.373   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data41
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.154ns (2.597ns logic, 6.557ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_2 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.154ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.601 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_2 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y43.CQ       Tcko                  0.525   missile_fsm/M_counter_one_q[3]
                                                       missile_fsm/M_counter_one_q_2
    SLICE_X3Y45.D2       net (fanout=5)        0.973   missile_fsm/M_counter_one_q[2]
    SLICE_X3Y45.D        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
    SLICE_X3Y45.A3       net (fanout=1)        0.359   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.DMUX    Topad                 0.672   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X15Y47.D2      net (fanout=3)        1.015   missile_fsm/M_adder_out[3]
    SLICE_X15Y47.CLK     Tas                   0.373   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data41
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.154ns (2.597ns logic, 6.557ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_19 (FF)
  Destination:          missile_fsm/score_counter/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.145ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.601 - 0.670)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_19 to missile_fsm/score_counter/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.DQ       Tcko                  0.525   missile_fsm/M_counter_one_q[19]
                                                       missile_fsm/M_counter_one_q_19
    SLICE_X3Y46.B2       net (fanout=5)        0.809   missile_fsm/M_counter_one_q[19]
    SLICE_X3Y46.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A1       net (fanout=1)        0.723   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.CMUX    Topac                 0.625   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X14Y47.C3      net (fanout=3)        0.877   missile_fsm/M_adder_out[2]
    SLICE_X14Y47.CLK     Tas                   0.349   M_missile_fsm_score_out[3]
                                                       missile_fsm/Mmux_M_missile_data131
                                                       missile_fsm/score_counter/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.145ns (2.526ns logic, 6.619ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  10.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_one_q_19 (FF)
  Destination:          missile_fsm/missile/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.139ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.601 - 0.670)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_one_q_19 to missile_fsm/missile/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.DQ       Tcko                  0.525   missile_fsm/M_counter_one_q[19]
                                                       missile_fsm/M_counter_one_q_19
    SLICE_X3Y46.B2       net (fanout=5)        0.809   missile_fsm/M_counter_one_q[19]
    SLICE_X3Y46.B        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A1       net (fanout=1)        0.723   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>13
    SLICE_X3Y45.A        Tilo                  0.259   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>12
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C2       net (fanout=2)        1.414   missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>15
    SLICE_X8Y47.C        Tilo                  0.255   M_missile_fsm_lives_out[2]
                                                       missile_fsm/M_counter_counter[24]_GND_6_o_equal_30_o<24>16
    SLICE_X12Y40.D3      net (fanout=40)       2.058   missile_fsm/M_alu16_alufn[5]
    SLICE_X12Y40.D       Tilo                  0.254   missile_fsm/M_third_row_out[6]
                                                       missile_fsm/Mmux_M_alu16_a11
    SLICE_X12Y44.A4      net (fanout=1)        0.738   missile_fsm/M_alu16_a[0]
    SLICE_X12Y44.CMUX    Topac                 0.625   missile_fsm/alu16/adder/Maddsub_sum_cy[3]
                                                       missile_fsm/M_alu16_a[0]_rt
                                                       missile_fsm/alu16/adder/Maddsub_sum_cy<3>
    SLICE_X15Y47.C3      net (fanout=3)        0.847   missile_fsm/M_adder_out[2]
    SLICE_X15Y47.CLK     Tas                   0.373   missile_fsm/M_missile_out[3]
                                                       missile_fsm/Mmux_M_missile_data31
                                                       missile_fsm/missile/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.139ns (2.550ns logic, 6.589ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: shoot_conditioner/M_sync_out/CLK
  Logical resource: shoot_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[3]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[3]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[3]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[3]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[7]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[7]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[7]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[7]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[11]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[11]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[11]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[11]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[15]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[15]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[15]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[15]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[19]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X12Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[19]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X12Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[19]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X12Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_ctr_q[19]/CLK
  Logical resource: shoot_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X12Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_one_q[3]/CLK
  Logical resource: missile_fsm/M_counter_one_q_0/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_one_q[3]/CLK
  Logical resource: missile_fsm/M_counter_one_q_1/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_one_q[3]/CLK
  Logical resource: missile_fsm/M_counter_one_q_2/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_one_q[3]/CLK
  Logical resource: missile_fsm/M_counter_one_q_3/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_one_q[7]/CLK
  Logical resource: missile_fsm/M_counter_one_q_4/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_one_q[7]/CLK
  Logical resource: missile_fsm/M_counter_one_q_5/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_one_q[7]/CLK
  Logical resource: missile_fsm/M_counter_one_q_6/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_one_q[7]/CLK
  Logical resource: missile_fsm/M_counter_one_q_7/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.606|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 58619 paths, 0 nets, and 1140 connections

Design statistics:
   Minimum period:   9.606ns{1}   (Maximum frequency: 104.102MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 07 09:41:44 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



