###################################################################

# Created by write_sdc for scenario [FUNC_WORST] on Fri Nov 11 03:14:11 2022

###################################################################
set sdc_version 2.1

set_units -time ps -resistance kOhm -capacitance fF -voltage V -current mA
#set_operating_conditions -analysis_type on_chip_variation typical_1.00 -library lib224_b15_7t_108pp_base_hp_psss_0p765v_125c_tttt_ctyp_ccslnt
#set_max_time_borrow 0 [get_cells u_syncro_valid_reg_reg_0__u_syncro_valid_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_syncro_rdwr_reg_reg_0__u_syncro_rdwr_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_31__u_spi_device_tlul_plug_we_reg]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_29__u_spi_device_tlul_plug_wdata_reg_30_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_27__u_spi_device_tlul_plug_wdata_reg_28_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_25__u_spi_device_tlul_plug_wdata_reg_26_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_23__u_spi_device_tlul_plug_wdata_reg_24_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_21__u_spi_device_tlul_plug_wdata_reg_22_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_19__u_spi_device_tlul_plug_wdata_reg_20_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_17__u_spi_device_tlul_plug_wdata_reg_18_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_15__u_spi_device_tlul_plug_wdata_reg_16_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_13__u_spi_device_tlul_plug_wdata_reg_14_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_11__u_spi_device_tlul_plug_wdata_reg_12_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_9__u_spi_device_tlul_plug_wdata_reg_10_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_7__u_spi_device_tlul_plug_wdata_reg_8_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_5__u_spi_device_tlul_plug_wdata_reg_6_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_3__u_spi_device_tlul_plug_wdata_reg_4_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_wdata_reg_1__u_spi_device_tlul_plug_wdata_reg_2_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_u_tlul_adapter_host_intg_err_q_reg_u_spi_device_tlul_plug_wdata_reg_0_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_state_reg_1__u_spi_device_tlul_plug_u_tlul_adapter_host_g_multiple_reqs_source_q_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_full_latched_full_s_reg_u_spi_device_tlul_plug_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_tx_u_din_full_full_synch_d_out_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_6__u_dcfifo_rx_u_dout_read_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_4__u_dcfifo_rx_u_dout_read_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_2__u_dcfifo_rx_u_dout_read_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_6__u_dcfifo_rx_u_din_write_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_4__u_dcfifo_rx_u_din_write_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_0__u_dcfifo_rx_u_din_write_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__14__u_dcfifo_rx_u_din_buffer_data_reg_7__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__12__u_dcfifo_rx_u_din_buffer_data_reg_7__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__10__u_dcfifo_rx_u_din_buffer_data_reg_7__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__8__u_dcfifo_rx_u_din_buffer_data_reg_7__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__6__u_dcfifo_rx_u_din_buffer_data_reg_7__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__4__u_dcfifo_rx_u_din_buffer_data_reg_7__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__2__u_dcfifo_rx_u_din_buffer_data_reg_7__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__0__u_dcfifo_rx_u_din_buffer_data_reg_7__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__30__u_dcfifo_rx_u_din_buffer_data_reg_7__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__28__u_dcfifo_rx_u_din_buffer_data_reg_7__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__26__u_dcfifo_rx_u_din_buffer_data_reg_7__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__24__u_dcfifo_rx_u_din_buffer_data_reg_7__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__22__u_dcfifo_rx_u_din_buffer_data_reg_7__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__20__u_dcfifo_rx_u_din_buffer_data_reg_7__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__18__u_dcfifo_rx_u_din_buffer_data_reg_7__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__16__u_dcfifo_rx_u_din_buffer_data_reg_7__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__14__u_dcfifo_rx_u_din_buffer_data_reg_6__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__12__u_dcfifo_rx_u_din_buffer_data_reg_6__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__10__u_dcfifo_rx_u_din_buffer_data_reg_6__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__8__u_dcfifo_rx_u_din_buffer_data_reg_6__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__6__u_dcfifo_rx_u_din_buffer_data_reg_6__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__4__u_dcfifo_rx_u_din_buffer_data_reg_6__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__2__u_dcfifo_rx_u_din_buffer_data_reg_6__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__0__u_dcfifo_rx_u_din_buffer_data_reg_6__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__30__u_dcfifo_rx_u_din_buffer_data_reg_6__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__28__u_dcfifo_rx_u_din_buffer_data_reg_6__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__26__u_dcfifo_rx_u_din_buffer_data_reg_6__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__24__u_dcfifo_rx_u_din_buffer_data_reg_6__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__22__u_dcfifo_rx_u_din_buffer_data_reg_6__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__20__u_dcfifo_rx_u_din_buffer_data_reg_6__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__18__u_dcfifo_rx_u_din_buffer_data_reg_6__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__16__u_dcfifo_rx_u_din_buffer_data_reg_6__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__14__u_dcfifo_rx_u_din_buffer_data_reg_5__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__12__u_dcfifo_rx_u_din_buffer_data_reg_5__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__10__u_dcfifo_rx_u_din_buffer_data_reg_5__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__8__u_dcfifo_rx_u_din_buffer_data_reg_5__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__6__u_dcfifo_rx_u_din_buffer_data_reg_5__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__4__u_dcfifo_rx_u_din_buffer_data_reg_5__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__2__u_dcfifo_rx_u_din_buffer_data_reg_5__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__0__u_dcfifo_rx_u_din_buffer_data_reg_5__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__30__u_dcfifo_rx_u_din_buffer_data_reg_5__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__28__u_dcfifo_rx_u_din_buffer_data_reg_5__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__26__u_dcfifo_rx_u_din_buffer_data_reg_5__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__24__u_dcfifo_rx_u_din_buffer_data_reg_5__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__22__u_dcfifo_rx_u_din_buffer_data_reg_5__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__20__u_dcfifo_rx_u_din_buffer_data_reg_5__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__18__u_dcfifo_rx_u_din_buffer_data_reg_5__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__16__u_dcfifo_rx_u_din_buffer_data_reg_5__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__14__u_dcfifo_rx_u_din_buffer_data_reg_4__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__12__u_dcfifo_rx_u_din_buffer_data_reg_4__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__10__u_dcfifo_rx_u_din_buffer_data_reg_4__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__8__u_dcfifo_rx_u_din_buffer_data_reg_4__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__6__u_dcfifo_rx_u_din_buffer_data_reg_4__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__4__u_dcfifo_rx_u_din_buffer_data_reg_4__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__2__u_dcfifo_rx_u_din_buffer_data_reg_4__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__0__u_dcfifo_rx_u_din_buffer_data_reg_4__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__30__u_dcfifo_rx_u_din_buffer_data_reg_4__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__28__u_dcfifo_rx_u_din_buffer_data_reg_4__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__26__u_dcfifo_rx_u_din_buffer_data_reg_4__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__24__u_dcfifo_rx_u_din_buffer_data_reg_4__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__22__u_dcfifo_rx_u_din_buffer_data_reg_4__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__20__u_dcfifo_rx_u_din_buffer_data_reg_4__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__18__u_dcfifo_rx_u_din_buffer_data_reg_4__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__16__u_dcfifo_rx_u_din_buffer_data_reg_4__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__14__u_dcfifo_rx_u_din_buffer_data_reg_3__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__12__u_dcfifo_rx_u_din_buffer_data_reg_3__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__10__u_dcfifo_rx_u_din_buffer_data_reg_3__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__8__u_dcfifo_rx_u_din_buffer_data_reg_3__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__6__u_dcfifo_rx_u_din_buffer_data_reg_3__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__4__u_dcfifo_rx_u_din_buffer_data_reg_3__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__2__u_dcfifo_rx_u_din_buffer_data_reg_3__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__0__u_dcfifo_rx_u_din_buffer_data_reg_3__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__30__u_dcfifo_rx_u_din_buffer_data_reg_3__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__28__u_dcfifo_rx_u_din_buffer_data_reg_3__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__26__u_dcfifo_rx_u_din_buffer_data_reg_3__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__24__u_dcfifo_rx_u_din_buffer_data_reg_3__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__22__u_dcfifo_rx_u_din_buffer_data_reg_3__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__20__u_dcfifo_rx_u_din_buffer_data_reg_3__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__18__u_dcfifo_rx_u_din_buffer_data_reg_3__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__16__u_dcfifo_rx_u_din_buffer_data_reg_3__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__14__u_dcfifo_rx_u_din_buffer_data_reg_2__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__12__u_dcfifo_rx_u_din_buffer_data_reg_2__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__10__u_dcfifo_rx_u_din_buffer_data_reg_2__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__8__u_dcfifo_rx_u_din_buffer_data_reg_2__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__6__u_dcfifo_rx_u_din_buffer_data_reg_2__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__4__u_dcfifo_rx_u_din_buffer_data_reg_2__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__2__u_dcfifo_rx_u_din_buffer_data_reg_2__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__0__u_dcfifo_rx_u_din_buffer_data_reg_2__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__30__u_dcfifo_rx_u_din_buffer_data_reg_2__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__28__u_dcfifo_rx_u_din_buffer_data_reg_2__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__26__u_dcfifo_rx_u_din_buffer_data_reg_2__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__24__u_dcfifo_rx_u_din_buffer_data_reg_2__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__22__u_dcfifo_rx_u_din_buffer_data_reg_2__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__20__u_dcfifo_rx_u_din_buffer_data_reg_2__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__18__u_dcfifo_rx_u_din_buffer_data_reg_2__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__16__u_dcfifo_rx_u_din_buffer_data_reg_2__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__14__u_dcfifo_rx_u_din_buffer_data_reg_1__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__12__u_dcfifo_rx_u_din_buffer_data_reg_1__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__10__u_dcfifo_rx_u_din_buffer_data_reg_1__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__8__u_dcfifo_rx_u_din_buffer_data_reg_1__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__6__u_dcfifo_rx_u_din_buffer_data_reg_1__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__4__u_dcfifo_rx_u_din_buffer_data_reg_1__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__2__u_dcfifo_rx_u_din_buffer_data_reg_1__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__0__u_dcfifo_rx_u_din_buffer_data_reg_1__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__30__u_dcfifo_rx_u_din_buffer_data_reg_1__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__28__u_dcfifo_rx_u_din_buffer_data_reg_1__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__26__u_dcfifo_rx_u_din_buffer_data_reg_1__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__24__u_dcfifo_rx_u_din_buffer_data_reg_1__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__22__u_dcfifo_rx_u_din_buffer_data_reg_1__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__20__u_dcfifo_rx_u_din_buffer_data_reg_1__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__18__u_dcfifo_rx_u_din_buffer_data_reg_1__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__16__u_dcfifo_rx_u_din_buffer_data_reg_1__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__14__u_dcfifo_rx_u_din_buffer_data_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__12__u_dcfifo_rx_u_din_buffer_data_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__10__u_dcfifo_rx_u_din_buffer_data_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__8__u_dcfifo_rx_u_din_buffer_data_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__6__u_dcfifo_rx_u_din_buffer_data_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__4__u_dcfifo_rx_u_din_buffer_data_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__2__u_dcfifo_rx_u_din_buffer_data_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__0__u_dcfifo_rx_u_din_buffer_data_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__30__u_dcfifo_rx_u_din_buffer_data_reg_0__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__28__u_dcfifo_rx_u_din_buffer_data_reg_0__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__26__u_dcfifo_rx_u_din_buffer_data_reg_0__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__24__u_dcfifo_rx_u_din_buffer_data_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__22__u_dcfifo_rx_u_din_buffer_data_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__20__u_dcfifo_rx_u_din_buffer_data_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__18__u_dcfifo_rx_u_din_buffer_data_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__16__u_dcfifo_rx_u_din_buffer_data_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_6__u_dcfifo_tx_u_dout_read_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_4__u_dcfifo_tx_u_dout_read_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_2__u_dcfifo_tx_u_dout_read_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_6__u_dcfifo_tx_u_din_write_tr_state_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_4__u_dcfifo_tx_u_din_write_tr_state_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_0__u_dcfifo_tx_u_din_write_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__14__u_dcfifo_tx_u_din_buffer_data_reg_7__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__12__u_dcfifo_tx_u_din_buffer_data_reg_7__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__10__u_dcfifo_tx_u_din_buffer_data_reg_7__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__8__u_dcfifo_tx_u_din_buffer_data_reg_7__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__6__u_dcfifo_tx_u_din_buffer_data_reg_7__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__4__u_dcfifo_tx_u_din_buffer_data_reg_7__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__2__u_dcfifo_tx_u_din_buffer_data_reg_7__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__0__u_dcfifo_tx_u_din_buffer_data_reg_7__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__30__u_dcfifo_tx_u_din_buffer_data_reg_7__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__28__u_dcfifo_tx_u_din_buffer_data_reg_7__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__26__u_dcfifo_tx_u_din_buffer_data_reg_7__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__24__u_dcfifo_tx_u_din_buffer_data_reg_7__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__22__u_dcfifo_tx_u_din_buffer_data_reg_7__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__20__u_dcfifo_tx_u_din_buffer_data_reg_7__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__18__u_dcfifo_tx_u_din_buffer_data_reg_7__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__16__u_dcfifo_tx_u_din_buffer_data_reg_7__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__14__u_dcfifo_tx_u_din_buffer_data_reg_6__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__12__u_dcfifo_tx_u_din_buffer_data_reg_6__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__10__u_dcfifo_tx_u_din_buffer_data_reg_6__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__8__u_dcfifo_tx_u_din_buffer_data_reg_6__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__6__u_dcfifo_tx_u_din_buffer_data_reg_6__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__4__u_dcfifo_tx_u_din_buffer_data_reg_6__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__2__u_dcfifo_tx_u_din_buffer_data_reg_6__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__0__u_dcfifo_tx_u_din_buffer_data_reg_6__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__30__u_dcfifo_tx_u_din_buffer_data_reg_6__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__28__u_dcfifo_tx_u_din_buffer_data_reg_6__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__26__u_dcfifo_tx_u_din_buffer_data_reg_6__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__24__u_dcfifo_tx_u_din_buffer_data_reg_6__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__22__u_dcfifo_tx_u_din_buffer_data_reg_6__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__20__u_dcfifo_tx_u_din_buffer_data_reg_6__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__18__u_dcfifo_tx_u_din_buffer_data_reg_6__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__16__u_dcfifo_tx_u_din_buffer_data_reg_6__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__14__u_dcfifo_tx_u_din_buffer_data_reg_5__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__12__u_dcfifo_tx_u_din_buffer_data_reg_5__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__10__u_dcfifo_tx_u_din_buffer_data_reg_5__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__8__u_dcfifo_tx_u_din_buffer_data_reg_5__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__6__u_dcfifo_tx_u_din_buffer_data_reg_5__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__4__u_dcfifo_tx_u_din_buffer_data_reg_5__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__2__u_dcfifo_tx_u_din_buffer_data_reg_5__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__0__u_dcfifo_tx_u_din_buffer_data_reg_5__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__30__u_dcfifo_tx_u_din_buffer_data_reg_5__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__28__u_dcfifo_tx_u_din_buffer_data_reg_5__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__26__u_dcfifo_tx_u_din_buffer_data_reg_5__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__24__u_dcfifo_tx_u_din_buffer_data_reg_5__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__22__u_dcfifo_tx_u_din_buffer_data_reg_5__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__20__u_dcfifo_tx_u_din_buffer_data_reg_5__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__18__u_dcfifo_tx_u_din_buffer_data_reg_5__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__16__u_dcfifo_tx_u_din_buffer_data_reg_5__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__14__u_dcfifo_tx_u_din_buffer_data_reg_4__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__12__u_dcfifo_tx_u_din_buffer_data_reg_4__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__10__u_dcfifo_tx_u_din_buffer_data_reg_4__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__8__u_dcfifo_tx_u_din_buffer_data_reg_4__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__6__u_dcfifo_tx_u_din_buffer_data_reg_4__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__4__u_dcfifo_tx_u_din_buffer_data_reg_4__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__2__u_dcfifo_tx_u_din_buffer_data_reg_4__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__0__u_dcfifo_tx_u_din_buffer_data_reg_4__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__30__u_dcfifo_tx_u_din_buffer_data_reg_4__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__28__u_dcfifo_tx_u_din_buffer_data_reg_4__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__26__u_dcfifo_tx_u_din_buffer_data_reg_4__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__24__u_dcfifo_tx_u_din_buffer_data_reg_4__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__22__u_dcfifo_tx_u_din_buffer_data_reg_4__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__20__u_dcfifo_tx_u_din_buffer_data_reg_4__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__18__u_dcfifo_tx_u_din_buffer_data_reg_4__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__16__u_dcfifo_tx_u_din_buffer_data_reg_4__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__14__u_dcfifo_tx_u_din_buffer_data_reg_3__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__12__u_dcfifo_tx_u_din_buffer_data_reg_3__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__10__u_dcfifo_tx_u_din_buffer_data_reg_3__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__8__u_dcfifo_tx_u_din_buffer_data_reg_3__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__6__u_dcfifo_tx_u_din_buffer_data_reg_3__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__4__u_dcfifo_tx_u_din_buffer_data_reg_3__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__2__u_dcfifo_tx_u_din_buffer_data_reg_3__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__0__u_dcfifo_tx_u_din_buffer_data_reg_3__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__30__u_dcfifo_tx_u_din_buffer_data_reg_3__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__28__u_dcfifo_tx_u_din_buffer_data_reg_3__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__26__u_dcfifo_tx_u_din_buffer_data_reg_3__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__24__u_dcfifo_tx_u_din_buffer_data_reg_3__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__22__u_dcfifo_tx_u_din_buffer_data_reg_3__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__20__u_dcfifo_tx_u_din_buffer_data_reg_3__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__18__u_dcfifo_tx_u_din_buffer_data_reg_3__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__16__u_dcfifo_tx_u_din_buffer_data_reg_3__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__14__u_dcfifo_tx_u_din_buffer_data_reg_2__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__12__u_dcfifo_tx_u_din_buffer_data_reg_2__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__10__u_dcfifo_tx_u_din_buffer_data_reg_2__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__8__u_dcfifo_tx_u_din_buffer_data_reg_2__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__6__u_dcfifo_tx_u_din_buffer_data_reg_2__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__4__u_dcfifo_tx_u_din_buffer_data_reg_2__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__2__u_dcfifo_tx_u_din_buffer_data_reg_2__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__0__u_dcfifo_tx_u_din_buffer_data_reg_2__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__30__u_dcfifo_tx_u_din_buffer_data_reg_2__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__28__u_dcfifo_tx_u_din_buffer_data_reg_2__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__26__u_dcfifo_tx_u_din_buffer_data_reg_2__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__24__u_dcfifo_tx_u_din_buffer_data_reg_2__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__22__u_dcfifo_tx_u_din_buffer_data_reg_2__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__20__u_dcfifo_tx_u_din_buffer_data_reg_2__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__18__u_dcfifo_tx_u_din_buffer_data_reg_2__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__16__u_dcfifo_tx_u_din_buffer_data_reg_2__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__14__u_dcfifo_tx_u_din_buffer_data_reg_1__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__12__u_dcfifo_tx_u_din_buffer_data_reg_1__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__10__u_dcfifo_tx_u_din_buffer_data_reg_1__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__8__u_dcfifo_tx_u_din_buffer_data_reg_1__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__6__u_dcfifo_tx_u_din_buffer_data_reg_1__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__4__u_dcfifo_tx_u_din_buffer_data_reg_1__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__2__u_dcfifo_tx_u_din_buffer_data_reg_1__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__0__u_dcfifo_tx_u_din_buffer_data_reg_1__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__30__u_dcfifo_tx_u_din_buffer_data_reg_1__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__28__u_dcfifo_tx_u_din_buffer_data_reg_1__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__26__u_dcfifo_tx_u_din_buffer_data_reg_1__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__24__u_dcfifo_tx_u_din_buffer_data_reg_1__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__22__u_dcfifo_tx_u_din_buffer_data_reg_1__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__20__u_dcfifo_tx_u_din_buffer_data_reg_1__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__18__u_dcfifo_tx_u_din_buffer_data_reg_1__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__16__u_dcfifo_tx_u_din_buffer_data_reg_1__17_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__14__u_dcfifo_tx_u_din_buffer_data_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__12__u_dcfifo_tx_u_din_buffer_data_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__10__u_dcfifo_tx_u_din_buffer_data_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__8__u_dcfifo_tx_u_din_buffer_data_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__6__u_dcfifo_tx_u_din_buffer_data_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__4__u_dcfifo_tx_u_din_buffer_data_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__2__u_dcfifo_tx_u_din_buffer_data_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__0__u_dcfifo_tx_u_din_buffer_data_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__30__u_dcfifo_tx_u_din_buffer_data_reg_0__31_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__28__u_dcfifo_tx_u_din_buffer_data_reg_0__29_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__26__u_dcfifo_tx_u_din_buffer_data_reg_0__27_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__24__u_dcfifo_tx_u_din_buffer_data_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__22__u_dcfifo_tx_u_din_buffer_data_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__20__u_dcfifo_tx_u_din_buffer_data_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__18__u_dcfifo_tx_u_din_buffer_data_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__16__u_dcfifo_tx_u_din_buffer_data_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg3_reg_6__u_device_sm_u_spiregs_reg3_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg3_reg_4__u_device_sm_u_spiregs_reg3_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg3_reg_2__u_device_sm_u_spiregs_reg3_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg3_reg_0__u_device_sm_u_spiregs_reg3_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg0_reg_6__u_device_sm_u_spiregs_reg0_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg0_reg_4__u_device_sm_u_spiregs_reg0_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg0_reg_2__u_device_sm_u_spiregs_reg0_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg0_reg_0__u_device_sm_u_spiregs_reg0_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_4__u_device_sm_u_spiregs_reg1_reg_6_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_2__u_device_sm_u_spiregs_reg1_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_0__u_device_sm_u_spiregs_reg1_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg2_reg_6__u_device_sm_u_spiregs_reg2_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg2_reg_4__u_device_sm_u_spiregs_reg2_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg2_reg_2__u_device_sm_u_spiregs_reg2_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg2_reg_0__u_device_sm_u_spiregs_reg2_reg_1_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_14__u_spi_device_tlul_plug_addr_reg_15_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_12__u_spi_device_tlul_plug_addr_reg_13_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_10__u_spi_device_tlul_plug_addr_reg_11_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_8__u_spi_device_tlul_plug_addr_reg_9_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_6__u_spi_device_tlul_plug_addr_reg_7_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_4__u_spi_device_tlul_plug_addr_reg_5_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_2__u_spi_device_tlul_plug_addr_reg_3_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_0__u_spi_device_tlul_plug_addr_reg_1_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_30__u_spi_device_tlul_plug_addr_reg_31_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_28__u_spi_device_tlul_plug_addr_reg_29_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_26__u_spi_device_tlul_plug_addr_reg_27_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_24__u_spi_device_tlul_plug_addr_reg_25_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_22__u_spi_device_tlul_plug_addr_reg_23_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_20__u_spi_device_tlul_plug_addr_reg_21_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_18__u_spi_device_tlul_plug_addr_reg_19_]
#set_max_time_borrow 0 [get_cells u_spi_device_tlul_plug_addr_reg_16__u_spi_device_tlul_plug_addr_reg_17_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_14__u_device_sm_addr_reg_reg_15_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_12__u_device_sm_addr_reg_reg_13_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_10__u_device_sm_addr_reg_reg_11_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_8__u_device_sm_addr_reg_reg_9_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_6__u_device_sm_addr_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_4__u_device_sm_addr_reg_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_2__u_device_sm_addr_reg_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_0__u_device_sm_addr_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_30__u_device_sm_addr_reg_reg_31_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_28__u_device_sm_addr_reg_reg_29_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_26__u_device_sm_addr_reg_reg_27_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_24__u_device_sm_addr_reg_reg_25_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_22__u_device_sm_addr_reg_reg_23_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_20__u_device_sm_addr_reg_reg_21_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_18__u_device_sm_addr_reg_reg_19_]
#set_max_time_borrow 0 [get_cells u_device_sm_addr_reg_reg_16__u_device_sm_addr_reg_reg_17_]
#set_max_time_borrow 0 [get_cells u_device_sm_cmd_reg_reg_6__u_device_sm_cmd_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_cmd_reg_reg_4__u_device_sm_cmd_reg_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_cmd_reg_reg_2__u_device_sm_cmd_reg_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_cmd_reg_reg_0__u_device_sm_cmd_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_reg_6__u_txreg_counter_reg_7_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_reg_4__u_txreg_counter_reg_5_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_reg_2__u_txreg_counter_reg_3_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_reg_0__u_txreg_counter_reg_1_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_14__u_txreg_data_int_reg_15_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_12__u_txreg_data_int_reg_13_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_10__u_txreg_data_int_reg_11_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_8__u_txreg_data_int_reg_9_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_6__u_txreg_data_int_reg_7_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_4__u_txreg_data_int_reg_5_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_2__u_txreg_data_int_reg_3_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_0__u_txreg_data_int_reg_1_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_30__u_txreg_data_int_reg_31_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_28__u_txreg_data_int_reg_29_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_26__u_txreg_data_int_reg_27_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_24__u_txreg_data_int_reg_25_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_22__u_txreg_data_int_reg_23_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_20__u_txreg_data_int_reg_21_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_18__u_txreg_data_int_reg_19_]
#set_max_time_borrow 0 [get_cells u_txreg_data_int_reg_16__u_txreg_data_int_reg_17_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_5__u_txreg_counter_trgt_reg_6_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_3__u_txreg_counter_trgt_reg_4_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_reg_6__u_rxreg_counter_reg_7_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_reg_4__u_rxreg_counter_reg_5_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_reg_2__u_rxreg_counter_reg_3_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_reg_0__u_rxreg_counter_reg_1_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_14__u_rxreg_data_int_reg_15_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_12__u_rxreg_data_int_reg_13_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_10__u_rxreg_data_int_reg_11_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_8__u_rxreg_data_int_reg_9_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_6__u_rxreg_data_int_reg_7_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_4__u_rxreg_data_int_reg_5_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_2__u_rxreg_data_int_reg_3_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_0__u_rxreg_data_int_reg_1_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_30__u_rxreg_data_int_reg_31_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_28__u_rxreg_data_int_reg_29_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_26__u_rxreg_data_int_reg_27_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_24__u_rxreg_data_int_reg_25_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_22__u_rxreg_data_int_reg_23_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_20__u_rxreg_data_int_reg_21_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_18__u_rxreg_data_int_reg_19_]
#set_max_time_borrow 0 [get_cells u_rxreg_data_int_reg_16__u_rxreg_data_int_reg_17_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_5__u_rxreg_counter_trgt_reg_6_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_3__u_rxreg_counter_trgt_reg_4_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_1__u_rxreg_counter_trgt_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_valid_reg]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_3_]
#set_max_time_borrow 0 [get_cells u_syncro_cs_reg_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_3_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_3_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_2_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_2_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_1_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_2_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_3_]
#set_max_time_borrow 0 [get_cells u_syncro_valid_reg_reg_2_]
#set_max_time_borrow 0 [get_cells u_rxreg_running_reg]
#set_max_time_borrow 0 [get_cells u_device_sm_state_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_state_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_upd_reg]
#set_max_time_borrow 0 [get_cells u_device_sm_state_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_done_reg_reg]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_6_]
#set_max_time_borrow 0 [get_cells u_rxreg_counter_trgt_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_u_spiregs_reg1_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_4_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_full_full_synch_d_out_reg_0_]
#set_max_time_borrow 0 [get_cells u_txreg_counter_trgt_reg_7_]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_full_full_synch_d_middle_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_18_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_17_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_16_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_15_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_14_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_13_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_12_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_11_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_10_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_9_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_8_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_1_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_4_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_5_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_6_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_4_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_ctrl_addr_valid_reg]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_4_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_4_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_6_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_6_]
#set_max_time_borrow 0 [get_cells u_device_sm_mode_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_31_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_30_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_29_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_28_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_27_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_26_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_25_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_24_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_23_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_22_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_21_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_20_]
#set_max_time_borrow 0 [get_cells u_device_sm_data_reg_reg_19_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_0_]
#set_max_time_borrow 0 [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_31_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_30_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_29_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_28_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_27_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_26_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_25_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_24_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_23_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_22_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_21_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_20_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_17_]
#set_max_time_borrow 0 [get_cells u_txreg_running_reg]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_19_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_18_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_16_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_15_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_14_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_13_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_12_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_11_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_10_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_9_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_8_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_6_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_4_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_3_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_data_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_ctrl_data_tx_ready_reg]
#set_max_time_borrow 0 [get_cells u_dcfifo_rx_u_din_full_latched_full_s_reg]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_7_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_6_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_5_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_2_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_1_]
#set_max_time_borrow 0 [get_cells u_device_sm_tx_counter_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_pad_mode_next_reg_0_]
#set_max_time_borrow 0 [get_cells u_device_sm_pad_mode_next_reg_1_]
#set_max_time_borrow 0 [get_cells u_syncro_cs_reg_reg_1_]
create_clock [get_ports clk_i]  -period 2500  -waveform {0 1250}
set_clock_uncertainty 150  [get_clocks clk_i]
group_path -weight 5  -name REG2REG  -from [list [get_cells u_syncro_valid_reg_reg_0__u_syncro_valid_reg_reg_1_] [get_cells u_syncro_valid_reg_reg_2_] [get_cells u_syncro_cs_reg_reg_0_] [get_cells u_syncro_cs_reg_reg_1_] [get_cells u_syncro_rdwr_reg_reg_0__u_syncro_rdwr_reg_reg_1_] [get_cells u_spi_device_tlul_plug_u_tlul_adapter_host_intg_err_q_reg_u_spi_device_tlul_plug_wdata_reg_0_] [get_cells u_spi_device_tlul_plug_addr_reg_0__u_spi_device_tlul_plug_addr_reg_1_] [get_cells u_spi_device_tlul_plug_addr_reg_2__u_spi_device_tlul_plug_addr_reg_3_] [get_cells u_spi_device_tlul_plug_addr_reg_4__u_spi_device_tlul_plug_addr_reg_5_] [get_cells u_spi_device_tlul_plug_addr_reg_6__u_spi_device_tlul_plug_addr_reg_7_] [get_cells u_spi_device_tlul_plug_addr_reg_8__u_spi_device_tlul_plug_addr_reg_9_] [get_cells u_spi_device_tlul_plug_addr_reg_10__u_spi_device_tlul_plug_addr_reg_11_] [get_cells u_spi_device_tlul_plug_addr_reg_12__u_spi_device_tlul_plug_addr_reg_13_] [get_cells u_spi_device_tlul_plug_addr_reg_14__u_spi_device_tlul_plug_addr_reg_15_] [get_cells u_spi_device_tlul_plug_addr_reg_16__u_spi_device_tlul_plug_addr_reg_17_] [get_cells u_spi_device_tlul_plug_addr_reg_18__u_spi_device_tlul_plug_addr_reg_19_] [get_cells u_spi_device_tlul_plug_addr_reg_20__u_spi_device_tlul_plug_addr_reg_21_] [get_cells u_spi_device_tlul_plug_addr_reg_22__u_spi_device_tlul_plug_addr_reg_23_] [get_cells u_spi_device_tlul_plug_addr_reg_24__u_spi_device_tlul_plug_addr_reg_25_] [get_cells u_spi_device_tlul_plug_addr_reg_26__u_spi_device_tlul_plug_addr_reg_27_] [get_cells u_spi_device_tlul_plug_addr_reg_28__u_spi_device_tlul_plug_addr_reg_29_] [get_cells u_spi_device_tlul_plug_addr_reg_30__u_spi_device_tlul_plug_addr_reg_31_] [get_cells u_spi_device_tlul_plug_state_reg_1__u_spi_device_tlul_plug_u_tlul_adapter_host_g_multiple_reqs_source_q_reg_0_] [get_cells u_spi_device_tlul_plug_wdata_reg_1__u_spi_device_tlul_plug_wdata_reg_2_] [get_cells u_spi_device_tlul_plug_wdata_reg_3__u_spi_device_tlul_plug_wdata_reg_4_] [get_cells u_spi_device_tlul_plug_wdata_reg_5__u_spi_device_tlul_plug_wdata_reg_6_] [get_cells u_spi_device_tlul_plug_wdata_reg_7__u_spi_device_tlul_plug_wdata_reg_8_] [get_cells u_spi_device_tlul_plug_wdata_reg_9__u_spi_device_tlul_plug_wdata_reg_10_] [get_cells u_spi_device_tlul_plug_wdata_reg_11__u_spi_device_tlul_plug_wdata_reg_12_] [get_cells u_spi_device_tlul_plug_wdata_reg_13__u_spi_device_tlul_plug_wdata_reg_14_] [get_cells u_spi_device_tlul_plug_wdata_reg_15__u_spi_device_tlul_plug_wdata_reg_16_] [get_cells u_spi_device_tlul_plug_wdata_reg_17__u_spi_device_tlul_plug_wdata_reg_18_] [get_cells u_spi_device_tlul_plug_wdata_reg_19__u_spi_device_tlul_plug_wdata_reg_20_] [get_cells u_spi_device_tlul_plug_wdata_reg_21__u_spi_device_tlul_plug_wdata_reg_22_] [get_cells u_spi_device_tlul_plug_wdata_reg_23__u_spi_device_tlul_plug_wdata_reg_24_] [get_cells u_spi_device_tlul_plug_wdata_reg_25__u_spi_device_tlul_plug_wdata_reg_26_] [get_cells u_spi_device_tlul_plug_wdata_reg_27__u_spi_device_tlul_plug_wdata_reg_28_] [get_cells u_spi_device_tlul_plug_wdata_reg_29__u_spi_device_tlul_plug_wdata_reg_30_] [get_cells u_spi_device_tlul_plug_wdata_reg_31__u_spi_device_tlul_plug_we_reg] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_0_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_4_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_6_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_0_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_4_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_6_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_0_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_1_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_2__u_dcfifo_tx_u_dout_read_tr_state_reg_3_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_4__u_dcfifo_tx_u_dout_read_tr_state_reg_5_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_6__u_dcfifo_tx_u_dout_read_tr_state_reg_7_] [get_cells u_dcfifo_tx_u_din_full_latched_full_s_reg_u_spi_device_tlul_plug_state_reg_0_] [get_cells u_dcfifo_tx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_tx_u_din_full_full_synch_d_out_reg_0_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_0__u_dcfifo_tx_u_din_write_tr_state_reg_1_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_2_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_3_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_4__u_dcfifo_tx_u_din_write_tr_state_reg_5_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_6__u_dcfifo_tx_u_din_write_tr_state_reg_7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__0__u_dcfifo_tx_u_din_buffer_data_reg_0__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__2__u_dcfifo_tx_u_din_buffer_data_reg_0__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__4__u_dcfifo_tx_u_din_buffer_data_reg_0__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__6__u_dcfifo_tx_u_din_buffer_data_reg_0__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__8__u_dcfifo_tx_u_din_buffer_data_reg_0__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__10__u_dcfifo_tx_u_din_buffer_data_reg_0__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__12__u_dcfifo_tx_u_din_buffer_data_reg_0__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__14__u_dcfifo_tx_u_din_buffer_data_reg_0__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__16__u_dcfifo_tx_u_din_buffer_data_reg_0__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__18__u_dcfifo_tx_u_din_buffer_data_reg_0__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__20__u_dcfifo_tx_u_din_buffer_data_reg_0__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__22__u_dcfifo_tx_u_din_buffer_data_reg_0__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__24__u_dcfifo_tx_u_din_buffer_data_reg_0__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__26__u_dcfifo_tx_u_din_buffer_data_reg_0__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__28__u_dcfifo_tx_u_din_buffer_data_reg_0__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__30__u_dcfifo_tx_u_din_buffer_data_reg_0__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__0__u_dcfifo_tx_u_din_buffer_data_reg_1__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__2__u_dcfifo_tx_u_din_buffer_data_reg_1__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__4__u_dcfifo_tx_u_din_buffer_data_reg_1__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__6__u_dcfifo_tx_u_din_buffer_data_reg_1__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__8__u_dcfifo_tx_u_din_buffer_data_reg_1__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__10__u_dcfifo_tx_u_din_buffer_data_reg_1__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__12__u_dcfifo_tx_u_din_buffer_data_reg_1__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__14__u_dcfifo_tx_u_din_buffer_data_reg_1__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__16__u_dcfifo_tx_u_din_buffer_data_reg_1__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__18__u_dcfifo_tx_u_din_buffer_data_reg_1__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__20__u_dcfifo_tx_u_din_buffer_data_reg_1__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__22__u_dcfifo_tx_u_din_buffer_data_reg_1__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__24__u_dcfifo_tx_u_din_buffer_data_reg_1__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__26__u_dcfifo_tx_u_din_buffer_data_reg_1__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__28__u_dcfifo_tx_u_din_buffer_data_reg_1__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__30__u_dcfifo_tx_u_din_buffer_data_reg_1__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__0__u_dcfifo_tx_u_din_buffer_data_reg_2__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__2__u_dcfifo_tx_u_din_buffer_data_reg_2__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__4__u_dcfifo_tx_u_din_buffer_data_reg_2__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__6__u_dcfifo_tx_u_din_buffer_data_reg_2__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__8__u_dcfifo_tx_u_din_buffer_data_reg_2__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__10__u_dcfifo_tx_u_din_buffer_data_reg_2__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__12__u_dcfifo_tx_u_din_buffer_data_reg_2__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__14__u_dcfifo_tx_u_din_buffer_data_reg_2__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__16__u_dcfifo_tx_u_din_buffer_data_reg_2__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__18__u_dcfifo_tx_u_din_buffer_data_reg_2__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__20__u_dcfifo_tx_u_din_buffer_data_reg_2__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__22__u_dcfifo_tx_u_din_buffer_data_reg_2__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__24__u_dcfifo_tx_u_din_buffer_data_reg_2__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__26__u_dcfifo_tx_u_din_buffer_data_reg_2__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__28__u_dcfifo_tx_u_din_buffer_data_reg_2__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__30__u_dcfifo_tx_u_din_buffer_data_reg_2__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__0__u_dcfifo_tx_u_din_buffer_data_reg_3__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__2__u_dcfifo_tx_u_din_buffer_data_reg_3__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__4__u_dcfifo_tx_u_din_buffer_data_reg_3__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__6__u_dcfifo_tx_u_din_buffer_data_reg_3__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__8__u_dcfifo_tx_u_din_buffer_data_reg_3__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__10__u_dcfifo_tx_u_din_buffer_data_reg_3__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__12__u_dcfifo_tx_u_din_buffer_data_reg_3__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__14__u_dcfifo_tx_u_din_buffer_data_reg_3__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__16__u_dcfifo_tx_u_din_buffer_data_reg_3__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__18__u_dcfifo_tx_u_din_buffer_data_reg_3__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__20__u_dcfifo_tx_u_din_buffer_data_reg_3__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__22__u_dcfifo_tx_u_din_buffer_data_reg_3__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__24__u_dcfifo_tx_u_din_buffer_data_reg_3__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__26__u_dcfifo_tx_u_din_buffer_data_reg_3__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__28__u_dcfifo_tx_u_din_buffer_data_reg_3__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__30__u_dcfifo_tx_u_din_buffer_data_reg_3__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__0__u_dcfifo_tx_u_din_buffer_data_reg_4__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__2__u_dcfifo_tx_u_din_buffer_data_reg_4__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__4__u_dcfifo_tx_u_din_buffer_data_reg_4__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__6__u_dcfifo_tx_u_din_buffer_data_reg_4__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__8__u_dcfifo_tx_u_din_buffer_data_reg_4__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__10__u_dcfifo_tx_u_din_buffer_data_reg_4__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__12__u_dcfifo_tx_u_din_buffer_data_reg_4__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__14__u_dcfifo_tx_u_din_buffer_data_reg_4__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__16__u_dcfifo_tx_u_din_buffer_data_reg_4__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__18__u_dcfifo_tx_u_din_buffer_data_reg_4__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__20__u_dcfifo_tx_u_din_buffer_data_reg_4__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__22__u_dcfifo_tx_u_din_buffer_data_reg_4__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__24__u_dcfifo_tx_u_din_buffer_data_reg_4__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__26__u_dcfifo_tx_u_din_buffer_data_reg_4__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__28__u_dcfifo_tx_u_din_buffer_data_reg_4__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__30__u_dcfifo_tx_u_din_buffer_data_reg_4__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__0__u_dcfifo_tx_u_din_buffer_data_reg_5__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__2__u_dcfifo_tx_u_din_buffer_data_reg_5__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__4__u_dcfifo_tx_u_din_buffer_data_reg_5__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__6__u_dcfifo_tx_u_din_buffer_data_reg_5__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__8__u_dcfifo_tx_u_din_buffer_data_reg_5__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__10__u_dcfifo_tx_u_din_buffer_data_reg_5__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__12__u_dcfifo_tx_u_din_buffer_data_reg_5__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__14__u_dcfifo_tx_u_din_buffer_data_reg_5__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__16__u_dcfifo_tx_u_din_buffer_data_reg_5__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__18__u_dcfifo_tx_u_din_buffer_data_reg_5__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__20__u_dcfifo_tx_u_din_buffer_data_reg_5__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__22__u_dcfifo_tx_u_din_buffer_data_reg_5__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__24__u_dcfifo_tx_u_din_buffer_data_reg_5__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__26__u_dcfifo_tx_u_din_buffer_data_reg_5__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__28__u_dcfifo_tx_u_din_buffer_data_reg_5__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__30__u_dcfifo_tx_u_din_buffer_data_reg_5__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__0__u_dcfifo_tx_u_din_buffer_data_reg_6__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__2__u_dcfifo_tx_u_din_buffer_data_reg_6__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__4__u_dcfifo_tx_u_din_buffer_data_reg_6__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__6__u_dcfifo_tx_u_din_buffer_data_reg_6__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__8__u_dcfifo_tx_u_din_buffer_data_reg_6__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__10__u_dcfifo_tx_u_din_buffer_data_reg_6__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__12__u_dcfifo_tx_u_din_buffer_data_reg_6__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__14__u_dcfifo_tx_u_din_buffer_data_reg_6__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__16__u_dcfifo_tx_u_din_buffer_data_reg_6__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__18__u_dcfifo_tx_u_din_buffer_data_reg_6__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__20__u_dcfifo_tx_u_din_buffer_data_reg_6__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__22__u_dcfifo_tx_u_din_buffer_data_reg_6__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__24__u_dcfifo_tx_u_din_buffer_data_reg_6__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__26__u_dcfifo_tx_u_din_buffer_data_reg_6__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__28__u_dcfifo_tx_u_din_buffer_data_reg_6__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__30__u_dcfifo_tx_u_din_buffer_data_reg_6__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__0__u_dcfifo_tx_u_din_buffer_data_reg_7__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__2__u_dcfifo_tx_u_din_buffer_data_reg_7__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__4__u_dcfifo_tx_u_din_buffer_data_reg_7__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__6__u_dcfifo_tx_u_din_buffer_data_reg_7__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__8__u_dcfifo_tx_u_din_buffer_data_reg_7__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__10__u_dcfifo_tx_u_din_buffer_data_reg_7__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__12__u_dcfifo_tx_u_din_buffer_data_reg_7__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__14__u_dcfifo_tx_u_din_buffer_data_reg_7__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__16__u_dcfifo_tx_u_din_buffer_data_reg_7__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__18__u_dcfifo_tx_u_din_buffer_data_reg_7__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__20__u_dcfifo_tx_u_din_buffer_data_reg_7__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__22__u_dcfifo_tx_u_din_buffer_data_reg_7__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__24__u_dcfifo_tx_u_din_buffer_data_reg_7__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__26__u_dcfifo_tx_u_din_buffer_data_reg_7__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__28__u_dcfifo_tx_u_din_buffer_data_reg_7__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__30__u_dcfifo_tx_u_din_buffer_data_reg_7__31_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_0_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_1_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_2__u_dcfifo_rx_u_dout_read_tr_state_reg_3_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_4__u_dcfifo_rx_u_dout_read_tr_state_reg_5_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_6__u_dcfifo_rx_u_dout_read_tr_state_reg_7_] [get_cells u_dcfifo_rx_u_din_full_latched_full_s_reg] [get_cells u_dcfifo_rx_u_din_full_full_synch_d_middle_reg_0_] [get_cells u_dcfifo_rx_u_din_full_full_synch_d_out_reg_0_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_0__u_dcfifo_rx_u_din_write_tr_state_reg_1_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_2_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_3_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_4__u_dcfifo_rx_u_din_write_tr_state_reg_5_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_6__u_dcfifo_rx_u_din_write_tr_state_reg_7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__0__u_dcfifo_rx_u_din_buffer_data_reg_0__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__2__u_dcfifo_rx_u_din_buffer_data_reg_0__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__4__u_dcfifo_rx_u_din_buffer_data_reg_0__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__6__u_dcfifo_rx_u_din_buffer_data_reg_0__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__8__u_dcfifo_rx_u_din_buffer_data_reg_0__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__10__u_dcfifo_rx_u_din_buffer_data_reg_0__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__12__u_dcfifo_rx_u_din_buffer_data_reg_0__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__14__u_dcfifo_rx_u_din_buffer_data_reg_0__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__16__u_dcfifo_rx_u_din_buffer_data_reg_0__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__18__u_dcfifo_rx_u_din_buffer_data_reg_0__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__20__u_dcfifo_rx_u_din_buffer_data_reg_0__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__22__u_dcfifo_rx_u_din_buffer_data_reg_0__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__24__u_dcfifo_rx_u_din_buffer_data_reg_0__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__26__u_dcfifo_rx_u_din_buffer_data_reg_0__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__28__u_dcfifo_rx_u_din_buffer_data_reg_0__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__30__u_dcfifo_rx_u_din_buffer_data_reg_0__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__0__u_dcfifo_rx_u_din_buffer_data_reg_1__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__2__u_dcfifo_rx_u_din_buffer_data_reg_1__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__4__u_dcfifo_rx_u_din_buffer_data_reg_1__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__6__u_dcfifo_rx_u_din_buffer_data_reg_1__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__8__u_dcfifo_rx_u_din_buffer_data_reg_1__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__10__u_dcfifo_rx_u_din_buffer_data_reg_1__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__12__u_dcfifo_rx_u_din_buffer_data_reg_1__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__14__u_dcfifo_rx_u_din_buffer_data_reg_1__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__16__u_dcfifo_rx_u_din_buffer_data_reg_1__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__18__u_dcfifo_rx_u_din_buffer_data_reg_1__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__20__u_dcfifo_rx_u_din_buffer_data_reg_1__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__22__u_dcfifo_rx_u_din_buffer_data_reg_1__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__24__u_dcfifo_rx_u_din_buffer_data_reg_1__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__26__u_dcfifo_rx_u_din_buffer_data_reg_1__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__28__u_dcfifo_rx_u_din_buffer_data_reg_1__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__30__u_dcfifo_rx_u_din_buffer_data_reg_1__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__0__u_dcfifo_rx_u_din_buffer_data_reg_2__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__2__u_dcfifo_rx_u_din_buffer_data_reg_2__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__4__u_dcfifo_rx_u_din_buffer_data_reg_2__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__6__u_dcfifo_rx_u_din_buffer_data_reg_2__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__8__u_dcfifo_rx_u_din_buffer_data_reg_2__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__10__u_dcfifo_rx_u_din_buffer_data_reg_2__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__12__u_dcfifo_rx_u_din_buffer_data_reg_2__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__14__u_dcfifo_rx_u_din_buffer_data_reg_2__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__16__u_dcfifo_rx_u_din_buffer_data_reg_2__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__18__u_dcfifo_rx_u_din_buffer_data_reg_2__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__20__u_dcfifo_rx_u_din_buffer_data_reg_2__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__22__u_dcfifo_rx_u_din_buffer_data_reg_2__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__24__u_dcfifo_rx_u_din_buffer_data_reg_2__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__26__u_dcfifo_rx_u_din_buffer_data_reg_2__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__28__u_dcfifo_rx_u_din_buffer_data_reg_2__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__30__u_dcfifo_rx_u_din_buffer_data_reg_2__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__0__u_dcfifo_rx_u_din_buffer_data_reg_3__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__2__u_dcfifo_rx_u_din_buffer_data_reg_3__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__4__u_dcfifo_rx_u_din_buffer_data_reg_3__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__6__u_dcfifo_rx_u_din_buffer_data_reg_3__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__8__u_dcfifo_rx_u_din_buffer_data_reg_3__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__10__u_dcfifo_rx_u_din_buffer_data_reg_3__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__12__u_dcfifo_rx_u_din_buffer_data_reg_3__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__14__u_dcfifo_rx_u_din_buffer_data_reg_3__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__16__u_dcfifo_rx_u_din_buffer_data_reg_3__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__18__u_dcfifo_rx_u_din_buffer_data_reg_3__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__20__u_dcfifo_rx_u_din_buffer_data_reg_3__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__22__u_dcfifo_rx_u_din_buffer_data_reg_3__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__24__u_dcfifo_rx_u_din_buffer_data_reg_3__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__26__u_dcfifo_rx_u_din_buffer_data_reg_3__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__28__u_dcfifo_rx_u_din_buffer_data_reg_3__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__30__u_dcfifo_rx_u_din_buffer_data_reg_3__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__0__u_dcfifo_rx_u_din_buffer_data_reg_4__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__2__u_dcfifo_rx_u_din_buffer_data_reg_4__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__4__u_dcfifo_rx_u_din_buffer_data_reg_4__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__6__u_dcfifo_rx_u_din_buffer_data_reg_4__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__8__u_dcfifo_rx_u_din_buffer_data_reg_4__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__10__u_dcfifo_rx_u_din_buffer_data_reg_4__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__12__u_dcfifo_rx_u_din_buffer_data_reg_4__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__14__u_dcfifo_rx_u_din_buffer_data_reg_4__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__16__u_dcfifo_rx_u_din_buffer_data_reg_4__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__18__u_dcfifo_rx_u_din_buffer_data_reg_4__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__20__u_dcfifo_rx_u_din_buffer_data_reg_4__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__22__u_dcfifo_rx_u_din_buffer_data_reg_4__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__24__u_dcfifo_rx_u_din_buffer_data_reg_4__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__26__u_dcfifo_rx_u_din_buffer_data_reg_4__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__28__u_dcfifo_rx_u_din_buffer_data_reg_4__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__30__u_dcfifo_rx_u_din_buffer_data_reg_4__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__0__u_dcfifo_rx_u_din_buffer_data_reg_5__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__2__u_dcfifo_rx_u_din_buffer_data_reg_5__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__4__u_dcfifo_rx_u_din_buffer_data_reg_5__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__6__u_dcfifo_rx_u_din_buffer_data_reg_5__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__8__u_dcfifo_rx_u_din_buffer_data_reg_5__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__10__u_dcfifo_rx_u_din_buffer_data_reg_5__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__12__u_dcfifo_rx_u_din_buffer_data_reg_5__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__14__u_dcfifo_rx_u_din_buffer_data_reg_5__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__16__u_dcfifo_rx_u_din_buffer_data_reg_5__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__18__u_dcfifo_rx_u_din_buffer_data_reg_5__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__20__u_dcfifo_rx_u_din_buffer_data_reg_5__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__22__u_dcfifo_rx_u_din_buffer_data_reg_5__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__24__u_dcfifo_rx_u_din_buffer_data_reg_5__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__26__u_dcfifo_rx_u_din_buffer_data_reg_5__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__28__u_dcfifo_rx_u_din_buffer_data_reg_5__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__30__u_dcfifo_rx_u_din_buffer_data_reg_5__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__0__u_dcfifo_rx_u_din_buffer_data_reg_6__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__2__u_dcfifo_rx_u_din_buffer_data_reg_6__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__4__u_dcfifo_rx_u_din_buffer_data_reg_6__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__6__u_dcfifo_rx_u_din_buffer_data_reg_6__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__8__u_dcfifo_rx_u_din_buffer_data_reg_6__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__10__u_dcfifo_rx_u_din_buffer_data_reg_6__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__12__u_dcfifo_rx_u_din_buffer_data_reg_6__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__14__u_dcfifo_rx_u_din_buffer_data_reg_6__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__16__u_dcfifo_rx_u_din_buffer_data_reg_6__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__18__u_dcfifo_rx_u_din_buffer_data_reg_6__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__20__u_dcfifo_rx_u_din_buffer_data_reg_6__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__22__u_dcfifo_rx_u_din_buffer_data_reg_6__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__24__u_dcfifo_rx_u_din_buffer_data_reg_6__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__26__u_dcfifo_rx_u_din_buffer_data_reg_6__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__28__u_dcfifo_rx_u_din_buffer_data_reg_6__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__30__u_dcfifo_rx_u_din_buffer_data_reg_6__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__0__u_dcfifo_rx_u_din_buffer_data_reg_7__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__2__u_dcfifo_rx_u_din_buffer_data_reg_7__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__4__u_dcfifo_rx_u_din_buffer_data_reg_7__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__6__u_dcfifo_rx_u_din_buffer_data_reg_7__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__8__u_dcfifo_rx_u_din_buffer_data_reg_7__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__10__u_dcfifo_rx_u_din_buffer_data_reg_7__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__12__u_dcfifo_rx_u_din_buffer_data_reg_7__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__14__u_dcfifo_rx_u_din_buffer_data_reg_7__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__16__u_dcfifo_rx_u_din_buffer_data_reg_7__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__18__u_dcfifo_rx_u_din_buffer_data_reg_7__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__20__u_dcfifo_rx_u_din_buffer_data_reg_7__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__22__u_dcfifo_rx_u_din_buffer_data_reg_7__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__24__u_dcfifo_rx_u_din_buffer_data_reg_7__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__26__u_dcfifo_rx_u_din_buffer_data_reg_7__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__28__u_dcfifo_rx_u_din_buffer_data_reg_7__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__30__u_dcfifo_rx_u_din_buffer_data_reg_7__31_] [get_cells u_device_sm_tx_counter_reg_0_] [get_cells u_device_sm_tx_counter_reg_1_] [get_cells u_device_sm_tx_counter_reg_2_] [get_cells u_device_sm_tx_counter_reg_3_] [get_cells u_device_sm_tx_counter_reg_4_] [get_cells u_device_sm_tx_counter_reg_5_] [get_cells u_device_sm_tx_counter_reg_6_] [get_cells u_device_sm_tx_counter_reg_7_] [get_cells u_device_sm_ctrl_data_tx_ready_reg] [get_cells u_device_sm_tx_data_valid_reg] [get_cells u_device_sm_tx_counter_upd_reg] [get_cells u_device_sm_ctrl_addr_valid_reg] [get_cells u_device_sm_tx_done_reg_reg] [get_cells u_device_sm_cmd_reg_reg_0__u_device_sm_cmd_reg_reg_1_] [get_cells u_device_sm_cmd_reg_reg_2__u_device_sm_cmd_reg_reg_3_] [get_cells u_device_sm_cmd_reg_reg_4__u_device_sm_cmd_reg_reg_5_] [get_cells u_device_sm_cmd_reg_reg_6__u_device_sm_cmd_reg_reg_7_] [get_cells u_device_sm_data_reg_reg_0_] [get_cells u_device_sm_data_reg_reg_1_] [get_cells u_device_sm_data_reg_reg_2_] [get_cells u_device_sm_data_reg_reg_3_] [get_cells u_device_sm_data_reg_reg_4_] [get_cells u_device_sm_data_reg_reg_5_] [get_cells u_device_sm_data_reg_reg_6_] [get_cells u_device_sm_data_reg_reg_7_] [get_cells u_device_sm_data_reg_reg_8_] [get_cells u_device_sm_data_reg_reg_9_] [get_cells u_device_sm_data_reg_reg_10_] [get_cells u_device_sm_data_reg_reg_11_] [get_cells u_device_sm_data_reg_reg_12_] [get_cells u_device_sm_data_reg_reg_13_] [get_cells u_device_sm_data_reg_reg_14_] [get_cells u_device_sm_data_reg_reg_15_] [get_cells u_device_sm_data_reg_reg_16_] [get_cells u_device_sm_data_reg_reg_17_] [get_cells u_device_sm_data_reg_reg_18_] [get_cells u_device_sm_data_reg_reg_19_] [get_cells u_device_sm_data_reg_reg_20_] [get_cells u_device_sm_data_reg_reg_21_] [get_cells u_device_sm_data_reg_reg_22_] [get_cells u_device_sm_data_reg_reg_23_] [get_cells u_device_sm_data_reg_reg_24_] [get_cells u_device_sm_data_reg_reg_25_] [get_cells u_device_sm_data_reg_reg_26_] [get_cells u_device_sm_data_reg_reg_27_] [get_cells u_device_sm_data_reg_reg_28_] [get_cells u_device_sm_data_reg_reg_29_] [get_cells u_device_sm_data_reg_reg_30_] [get_cells u_device_sm_data_reg_reg_31_] [get_cells u_device_sm_mode_reg_reg_0_] [get_cells u_device_sm_mode_reg_reg_1_] [get_cells u_device_sm_mode_reg_reg_2_] [get_cells u_device_sm_mode_reg_reg_3_] [get_cells u_device_sm_mode_reg_reg_4_] [get_cells u_device_sm_mode_reg_reg_5_] [get_cells u_device_sm_mode_reg_reg_6_] [get_cells u_device_sm_mode_reg_reg_7_] [get_cells u_device_sm_addr_reg_reg_0__u_device_sm_addr_reg_reg_1_] [get_cells u_device_sm_addr_reg_reg_2__u_device_sm_addr_reg_reg_3_] [get_cells u_device_sm_addr_reg_reg_4__u_device_sm_addr_reg_reg_5_] [get_cells u_device_sm_addr_reg_reg_6__u_device_sm_addr_reg_reg_7_] [get_cells u_device_sm_addr_reg_reg_8__u_device_sm_addr_reg_reg_9_] [get_cells u_device_sm_addr_reg_reg_10__u_device_sm_addr_reg_reg_11_] [get_cells u_device_sm_addr_reg_reg_12__u_device_sm_addr_reg_reg_13_] [get_cells u_device_sm_addr_reg_reg_14__u_device_sm_addr_reg_reg_15_] [get_cells u_device_sm_addr_reg_reg_16__u_device_sm_addr_reg_reg_17_] [get_cells u_device_sm_addr_reg_reg_18__u_device_sm_addr_reg_reg_19_] [get_cells u_device_sm_addr_reg_reg_20__u_device_sm_addr_reg_reg_21_] [get_cells u_device_sm_addr_reg_reg_22__u_device_sm_addr_reg_reg_23_] [get_cells u_device_sm_addr_reg_reg_24__u_device_sm_addr_reg_reg_25_] [get_cells u_device_sm_addr_reg_reg_26__u_device_sm_addr_reg_reg_27_] [get_cells u_device_sm_addr_reg_reg_28__u_device_sm_addr_reg_reg_29_] [get_cells u_device_sm_addr_reg_reg_30__u_device_sm_addr_reg_reg_31_] [get_cells u_device_sm_tx_data_reg_0_] [get_cells u_device_sm_tx_data_reg_1_] [get_cells u_device_sm_tx_data_reg_2_] [get_cells u_device_sm_tx_data_reg_3_] [get_cells u_device_sm_tx_data_reg_4_] [get_cells u_device_sm_tx_data_reg_5_] [get_cells u_device_sm_tx_data_reg_6_] [get_cells u_device_sm_tx_data_reg_7_] [get_cells u_device_sm_tx_data_reg_8_] [get_cells u_device_sm_tx_data_reg_9_] [get_cells u_device_sm_tx_data_reg_10_] [get_cells u_device_sm_tx_data_reg_11_] [get_cells u_device_sm_tx_data_reg_12_] [get_cells u_device_sm_tx_data_reg_13_] [get_cells u_device_sm_tx_data_reg_14_] [get_cells u_device_sm_tx_data_reg_15_] [get_cells u_device_sm_tx_data_reg_16_] [get_cells u_device_sm_tx_data_reg_17_] [get_cells u_device_sm_tx_data_reg_18_] [get_cells u_device_sm_tx_data_reg_19_] [get_cells u_device_sm_tx_data_reg_20_] [get_cells u_device_sm_tx_data_reg_21_] [get_cells u_device_sm_tx_data_reg_22_] [get_cells u_device_sm_tx_data_reg_23_] [get_cells u_device_sm_tx_data_reg_24_] [get_cells u_device_sm_tx_data_reg_25_] [get_cells u_device_sm_tx_data_reg_26_] [get_cells u_device_sm_tx_data_reg_27_] [get_cells u_device_sm_tx_data_reg_28_] [get_cells u_device_sm_tx_data_reg_29_] [get_cells u_device_sm_tx_data_reg_30_] [get_cells u_device_sm_tx_data_reg_31_] [get_cells u_device_sm_state_reg_0_] [get_cells u_device_sm_state_reg_1_] [get_cells u_device_sm_state_reg_2_] [get_cells u_device_sm_pad_mode_next_reg_0_] [get_cells u_device_sm_pad_mode_next_reg_1_] [get_cells u_device_sm_u_spiregs_reg2_reg_0__u_device_sm_u_spiregs_reg2_reg_1_] [get_cells u_device_sm_u_spiregs_reg2_reg_2__u_device_sm_u_spiregs_reg2_reg_3_] [get_cells u_device_sm_u_spiregs_reg2_reg_4__u_device_sm_u_spiregs_reg2_reg_5_] [get_cells u_device_sm_u_spiregs_reg2_reg_6__u_device_sm_u_spiregs_reg2_reg_7_] [get_cells u_device_sm_u_spiregs_reg1_reg_0__u_device_sm_u_spiregs_reg1_reg_1_] [get_cells u_device_sm_u_spiregs_reg1_reg_2__u_device_sm_u_spiregs_reg1_reg_3_] [get_cells u_device_sm_u_spiregs_reg1_reg_4__u_device_sm_u_spiregs_reg1_reg_6_] [get_cells u_device_sm_u_spiregs_reg1_reg_5_] [get_cells u_device_sm_u_spiregs_reg1_reg_7_] [get_cells u_device_sm_u_spiregs_reg0_reg_0__u_device_sm_u_spiregs_reg0_reg_1_] [get_cells u_device_sm_u_spiregs_reg0_reg_2__u_device_sm_u_spiregs_reg0_reg_3_] [get_cells u_device_sm_u_spiregs_reg0_reg_4__u_device_sm_u_spiregs_reg0_reg_5_] [get_cells u_device_sm_u_spiregs_reg0_reg_6__u_device_sm_u_spiregs_reg0_reg_7_] [get_cells u_device_sm_u_spiregs_reg3_reg_0__u_device_sm_u_spiregs_reg3_reg_1_] [get_cells u_device_sm_u_spiregs_reg3_reg_2__u_device_sm_u_spiregs_reg3_reg_3_] [get_cells u_device_sm_u_spiregs_reg3_reg_4__u_device_sm_u_spiregs_reg3_reg_5_] [get_cells u_device_sm_u_spiregs_reg3_reg_6__u_device_sm_u_spiregs_reg3_reg_7_] [get_cells u_txreg_data_int_reg_0__u_txreg_data_int_reg_1_] [get_cells u_txreg_data_int_reg_2__u_txreg_data_int_reg_3_] [get_cells u_txreg_data_int_reg_4__u_txreg_data_int_reg_5_] [get_cells u_txreg_data_int_reg_6__u_txreg_data_int_reg_7_] [get_cells u_txreg_data_int_reg_8__u_txreg_data_int_reg_9_] [get_cells u_txreg_data_int_reg_10__u_txreg_data_int_reg_11_] [get_cells u_txreg_data_int_reg_12__u_txreg_data_int_reg_13_] [get_cells u_txreg_data_int_reg_14__u_txreg_data_int_reg_15_] [get_cells u_txreg_data_int_reg_16__u_txreg_data_int_reg_17_] [get_cells u_txreg_data_int_reg_18__u_txreg_data_int_reg_19_] [get_cells u_txreg_data_int_reg_20__u_txreg_data_int_reg_21_] [get_cells u_txreg_data_int_reg_22__u_txreg_data_int_reg_23_] [get_cells u_txreg_data_int_reg_24__u_txreg_data_int_reg_25_] [get_cells u_txreg_data_int_reg_26__u_txreg_data_int_reg_27_] [get_cells u_txreg_data_int_reg_28__u_txreg_data_int_reg_29_] [get_cells u_txreg_data_int_reg_30__u_txreg_data_int_reg_31_] [get_cells u_txreg_counter_trgt_reg_0_] [get_cells u_txreg_counter_trgt_reg_1_] [get_cells u_txreg_counter_trgt_reg_2_] [get_cells u_txreg_counter_trgt_reg_3__u_txreg_counter_trgt_reg_4_] [get_cells u_txreg_counter_trgt_reg_5__u_txreg_counter_trgt_reg_6_] [get_cells u_txreg_counter_trgt_reg_7_] [get_cells u_txreg_counter_reg_0__u_txreg_counter_reg_1_] [get_cells u_txreg_counter_reg_2__u_txreg_counter_reg_3_] [get_cells u_txreg_counter_reg_4__u_txreg_counter_reg_5_] [get_cells u_txreg_counter_reg_6__u_txreg_counter_reg_7_] [get_cells u_txreg_running_reg] [get_cells u_rxreg_data_int_reg_0__u_rxreg_data_int_reg_1_] [get_cells u_rxreg_data_int_reg_2__u_rxreg_data_int_reg_3_] [get_cells u_rxreg_data_int_reg_4__u_rxreg_data_int_reg_5_] [get_cells u_rxreg_data_int_reg_6__u_rxreg_data_int_reg_7_] [get_cells u_rxreg_data_int_reg_8__u_rxreg_data_int_reg_9_] [get_cells u_rxreg_data_int_reg_10__u_rxreg_data_int_reg_11_] [get_cells u_rxreg_data_int_reg_12__u_rxreg_data_int_reg_13_] [get_cells u_rxreg_data_int_reg_14__u_rxreg_data_int_reg_15_] [get_cells u_rxreg_data_int_reg_16__u_rxreg_data_int_reg_17_] [get_cells u_rxreg_data_int_reg_18__u_rxreg_data_int_reg_19_] [get_cells u_rxreg_data_int_reg_20__u_rxreg_data_int_reg_21_] [get_cells u_rxreg_data_int_reg_22__u_rxreg_data_int_reg_23_] [get_cells u_rxreg_data_int_reg_24__u_rxreg_data_int_reg_25_] [get_cells u_rxreg_data_int_reg_26__u_rxreg_data_int_reg_27_] [get_cells u_rxreg_data_int_reg_28__u_rxreg_data_int_reg_29_] [get_cells u_rxreg_data_int_reg_30__u_rxreg_data_int_reg_31_] [get_cells u_rxreg_counter_trgt_reg_0_] [get_cells u_rxreg_counter_trgt_reg_1__u_rxreg_counter_trgt_reg_2_] [get_cells u_rxreg_counter_trgt_reg_3__u_rxreg_counter_trgt_reg_4_] [get_cells u_rxreg_counter_trgt_reg_5__u_rxreg_counter_trgt_reg_6_] [get_cells u_rxreg_counter_trgt_reg_7_] [get_cells u_rxreg_counter_reg_0__u_rxreg_counter_reg_1_] [get_cells u_rxreg_counter_reg_2__u_rxreg_counter_reg_3_] [get_cells u_rxreg_counter_reg_4__u_rxreg_counter_reg_5_] [get_cells u_rxreg_counter_reg_6__u_rxreg_counter_reg_7_] [get_cells u_rxreg_running_reg]]  -to [list [get_cells u_syncro_valid_reg_reg_0__u_syncro_valid_reg_reg_1_] [get_cells u_syncro_valid_reg_reg_2_] [get_cells u_syncro_cs_reg_reg_0_] [get_cells u_syncro_cs_reg_reg_1_] [get_cells u_syncro_rdwr_reg_reg_0__u_syncro_rdwr_reg_reg_1_] [get_cells u_spi_device_tlul_plug_u_tlul_adapter_host_intg_err_q_reg_u_spi_device_tlul_plug_wdata_reg_0_] [get_cells u_spi_device_tlul_plug_addr_reg_0__u_spi_device_tlul_plug_addr_reg_1_] [get_cells u_spi_device_tlul_plug_addr_reg_2__u_spi_device_tlul_plug_addr_reg_3_] [get_cells u_spi_device_tlul_plug_addr_reg_4__u_spi_device_tlul_plug_addr_reg_5_] [get_cells u_spi_device_tlul_plug_addr_reg_6__u_spi_device_tlul_plug_addr_reg_7_] [get_cells u_spi_device_tlul_plug_addr_reg_8__u_spi_device_tlul_plug_addr_reg_9_] [get_cells u_spi_device_tlul_plug_addr_reg_10__u_spi_device_tlul_plug_addr_reg_11_] [get_cells u_spi_device_tlul_plug_addr_reg_12__u_spi_device_tlul_plug_addr_reg_13_] [get_cells u_spi_device_tlul_plug_addr_reg_14__u_spi_device_tlul_plug_addr_reg_15_] [get_cells u_spi_device_tlul_plug_addr_reg_16__u_spi_device_tlul_plug_addr_reg_17_] [get_cells u_spi_device_tlul_plug_addr_reg_18__u_spi_device_tlul_plug_addr_reg_19_] [get_cells u_spi_device_tlul_plug_addr_reg_20__u_spi_device_tlul_plug_addr_reg_21_] [get_cells u_spi_device_tlul_plug_addr_reg_22__u_spi_device_tlul_plug_addr_reg_23_] [get_cells u_spi_device_tlul_plug_addr_reg_24__u_spi_device_tlul_plug_addr_reg_25_] [get_cells u_spi_device_tlul_plug_addr_reg_26__u_spi_device_tlul_plug_addr_reg_27_] [get_cells u_spi_device_tlul_plug_addr_reg_28__u_spi_device_tlul_plug_addr_reg_29_] [get_cells u_spi_device_tlul_plug_addr_reg_30__u_spi_device_tlul_plug_addr_reg_31_] [get_cells u_spi_device_tlul_plug_state_reg_1__u_spi_device_tlul_plug_u_tlul_adapter_host_g_multiple_reqs_source_q_reg_0_] [get_cells u_spi_device_tlul_plug_wdata_reg_1__u_spi_device_tlul_plug_wdata_reg_2_] [get_cells u_spi_device_tlul_plug_wdata_reg_3__u_spi_device_tlul_plug_wdata_reg_4_] [get_cells u_spi_device_tlul_plug_wdata_reg_5__u_spi_device_tlul_plug_wdata_reg_6_] [get_cells u_spi_device_tlul_plug_wdata_reg_7__u_spi_device_tlul_plug_wdata_reg_8_] [get_cells u_spi_device_tlul_plug_wdata_reg_9__u_spi_device_tlul_plug_wdata_reg_10_] [get_cells u_spi_device_tlul_plug_wdata_reg_11__u_spi_device_tlul_plug_wdata_reg_12_] [get_cells u_spi_device_tlul_plug_wdata_reg_13__u_spi_device_tlul_plug_wdata_reg_14_] [get_cells u_spi_device_tlul_plug_wdata_reg_15__u_spi_device_tlul_plug_wdata_reg_16_] [get_cells u_spi_device_tlul_plug_wdata_reg_17__u_spi_device_tlul_plug_wdata_reg_18_] [get_cells u_spi_device_tlul_plug_wdata_reg_19__u_spi_device_tlul_plug_wdata_reg_20_] [get_cells u_spi_device_tlul_plug_wdata_reg_21__u_spi_device_tlul_plug_wdata_reg_22_] [get_cells u_spi_device_tlul_plug_wdata_reg_23__u_spi_device_tlul_plug_wdata_reg_24_] [get_cells u_spi_device_tlul_plug_wdata_reg_25__u_spi_device_tlul_plug_wdata_reg_26_] [get_cells u_spi_device_tlul_plug_wdata_reg_27__u_spi_device_tlul_plug_wdata_reg_28_] [get_cells u_spi_device_tlul_plug_wdata_reg_29__u_spi_device_tlul_plug_wdata_reg_30_] [get_cells u_spi_device_tlul_plug_wdata_reg_31__u_spi_device_tlul_plug_we_reg] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_0_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_4_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_6_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_0_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_4_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_6_] [get_cells u_dcfifo_tx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_0_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_1_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_2__u_dcfifo_tx_u_dout_read_tr_state_reg_3_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_4__u_dcfifo_tx_u_dout_read_tr_state_reg_5_] [get_cells u_dcfifo_tx_u_dout_read_tr_state_reg_6__u_dcfifo_tx_u_dout_read_tr_state_reg_7_] [get_cells u_dcfifo_tx_u_din_full_latched_full_s_reg_u_spi_device_tlul_plug_state_reg_0_] [get_cells u_dcfifo_tx_u_din_full_full_synch_d_middle_reg_0__u_dcfifo_tx_u_din_full_full_synch_d_out_reg_0_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_0__u_dcfifo_tx_u_din_write_tr_state_reg_1_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_2_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_3_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_4__u_dcfifo_tx_u_din_write_tr_state_reg_5_] [get_cells u_dcfifo_tx_u_din_write_tr_state_reg_6__u_dcfifo_tx_u_din_write_tr_state_reg_7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__0__u_dcfifo_tx_u_din_buffer_data_reg_0__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__2__u_dcfifo_tx_u_din_buffer_data_reg_0__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__4__u_dcfifo_tx_u_din_buffer_data_reg_0__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__6__u_dcfifo_tx_u_din_buffer_data_reg_0__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__8__u_dcfifo_tx_u_din_buffer_data_reg_0__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__10__u_dcfifo_tx_u_din_buffer_data_reg_0__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__12__u_dcfifo_tx_u_din_buffer_data_reg_0__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__14__u_dcfifo_tx_u_din_buffer_data_reg_0__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__16__u_dcfifo_tx_u_din_buffer_data_reg_0__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__18__u_dcfifo_tx_u_din_buffer_data_reg_0__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__20__u_dcfifo_tx_u_din_buffer_data_reg_0__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__22__u_dcfifo_tx_u_din_buffer_data_reg_0__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__24__u_dcfifo_tx_u_din_buffer_data_reg_0__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__26__u_dcfifo_tx_u_din_buffer_data_reg_0__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__28__u_dcfifo_tx_u_din_buffer_data_reg_0__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_0__30__u_dcfifo_tx_u_din_buffer_data_reg_0__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__0__u_dcfifo_tx_u_din_buffer_data_reg_1__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__2__u_dcfifo_tx_u_din_buffer_data_reg_1__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__4__u_dcfifo_tx_u_din_buffer_data_reg_1__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__6__u_dcfifo_tx_u_din_buffer_data_reg_1__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__8__u_dcfifo_tx_u_din_buffer_data_reg_1__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__10__u_dcfifo_tx_u_din_buffer_data_reg_1__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__12__u_dcfifo_tx_u_din_buffer_data_reg_1__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__14__u_dcfifo_tx_u_din_buffer_data_reg_1__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__16__u_dcfifo_tx_u_din_buffer_data_reg_1__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__18__u_dcfifo_tx_u_din_buffer_data_reg_1__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__20__u_dcfifo_tx_u_din_buffer_data_reg_1__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__22__u_dcfifo_tx_u_din_buffer_data_reg_1__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__24__u_dcfifo_tx_u_din_buffer_data_reg_1__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__26__u_dcfifo_tx_u_din_buffer_data_reg_1__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__28__u_dcfifo_tx_u_din_buffer_data_reg_1__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_1__30__u_dcfifo_tx_u_din_buffer_data_reg_1__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__0__u_dcfifo_tx_u_din_buffer_data_reg_2__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__2__u_dcfifo_tx_u_din_buffer_data_reg_2__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__4__u_dcfifo_tx_u_din_buffer_data_reg_2__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__6__u_dcfifo_tx_u_din_buffer_data_reg_2__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__8__u_dcfifo_tx_u_din_buffer_data_reg_2__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__10__u_dcfifo_tx_u_din_buffer_data_reg_2__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__12__u_dcfifo_tx_u_din_buffer_data_reg_2__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__14__u_dcfifo_tx_u_din_buffer_data_reg_2__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__16__u_dcfifo_tx_u_din_buffer_data_reg_2__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__18__u_dcfifo_tx_u_din_buffer_data_reg_2__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__20__u_dcfifo_tx_u_din_buffer_data_reg_2__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__22__u_dcfifo_tx_u_din_buffer_data_reg_2__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__24__u_dcfifo_tx_u_din_buffer_data_reg_2__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__26__u_dcfifo_tx_u_din_buffer_data_reg_2__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__28__u_dcfifo_tx_u_din_buffer_data_reg_2__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_2__30__u_dcfifo_tx_u_din_buffer_data_reg_2__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__0__u_dcfifo_tx_u_din_buffer_data_reg_3__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__2__u_dcfifo_tx_u_din_buffer_data_reg_3__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__4__u_dcfifo_tx_u_din_buffer_data_reg_3__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__6__u_dcfifo_tx_u_din_buffer_data_reg_3__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__8__u_dcfifo_tx_u_din_buffer_data_reg_3__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__10__u_dcfifo_tx_u_din_buffer_data_reg_3__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__12__u_dcfifo_tx_u_din_buffer_data_reg_3__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__14__u_dcfifo_tx_u_din_buffer_data_reg_3__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__16__u_dcfifo_tx_u_din_buffer_data_reg_3__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__18__u_dcfifo_tx_u_din_buffer_data_reg_3__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__20__u_dcfifo_tx_u_din_buffer_data_reg_3__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__22__u_dcfifo_tx_u_din_buffer_data_reg_3__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__24__u_dcfifo_tx_u_din_buffer_data_reg_3__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__26__u_dcfifo_tx_u_din_buffer_data_reg_3__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__28__u_dcfifo_tx_u_din_buffer_data_reg_3__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_3__30__u_dcfifo_tx_u_din_buffer_data_reg_3__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__0__u_dcfifo_tx_u_din_buffer_data_reg_4__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__2__u_dcfifo_tx_u_din_buffer_data_reg_4__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__4__u_dcfifo_tx_u_din_buffer_data_reg_4__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__6__u_dcfifo_tx_u_din_buffer_data_reg_4__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__8__u_dcfifo_tx_u_din_buffer_data_reg_4__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__10__u_dcfifo_tx_u_din_buffer_data_reg_4__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__12__u_dcfifo_tx_u_din_buffer_data_reg_4__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__14__u_dcfifo_tx_u_din_buffer_data_reg_4__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__16__u_dcfifo_tx_u_din_buffer_data_reg_4__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__18__u_dcfifo_tx_u_din_buffer_data_reg_4__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__20__u_dcfifo_tx_u_din_buffer_data_reg_4__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__22__u_dcfifo_tx_u_din_buffer_data_reg_4__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__24__u_dcfifo_tx_u_din_buffer_data_reg_4__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__26__u_dcfifo_tx_u_din_buffer_data_reg_4__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__28__u_dcfifo_tx_u_din_buffer_data_reg_4__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_4__30__u_dcfifo_tx_u_din_buffer_data_reg_4__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__0__u_dcfifo_tx_u_din_buffer_data_reg_5__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__2__u_dcfifo_tx_u_din_buffer_data_reg_5__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__4__u_dcfifo_tx_u_din_buffer_data_reg_5__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__6__u_dcfifo_tx_u_din_buffer_data_reg_5__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__8__u_dcfifo_tx_u_din_buffer_data_reg_5__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__10__u_dcfifo_tx_u_din_buffer_data_reg_5__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__12__u_dcfifo_tx_u_din_buffer_data_reg_5__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__14__u_dcfifo_tx_u_din_buffer_data_reg_5__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__16__u_dcfifo_tx_u_din_buffer_data_reg_5__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__18__u_dcfifo_tx_u_din_buffer_data_reg_5__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__20__u_dcfifo_tx_u_din_buffer_data_reg_5__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__22__u_dcfifo_tx_u_din_buffer_data_reg_5__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__24__u_dcfifo_tx_u_din_buffer_data_reg_5__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__26__u_dcfifo_tx_u_din_buffer_data_reg_5__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__28__u_dcfifo_tx_u_din_buffer_data_reg_5__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_5__30__u_dcfifo_tx_u_din_buffer_data_reg_5__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__0__u_dcfifo_tx_u_din_buffer_data_reg_6__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__2__u_dcfifo_tx_u_din_buffer_data_reg_6__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__4__u_dcfifo_tx_u_din_buffer_data_reg_6__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__6__u_dcfifo_tx_u_din_buffer_data_reg_6__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__8__u_dcfifo_tx_u_din_buffer_data_reg_6__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__10__u_dcfifo_tx_u_din_buffer_data_reg_6__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__12__u_dcfifo_tx_u_din_buffer_data_reg_6__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__14__u_dcfifo_tx_u_din_buffer_data_reg_6__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__16__u_dcfifo_tx_u_din_buffer_data_reg_6__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__18__u_dcfifo_tx_u_din_buffer_data_reg_6__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__20__u_dcfifo_tx_u_din_buffer_data_reg_6__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__22__u_dcfifo_tx_u_din_buffer_data_reg_6__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__24__u_dcfifo_tx_u_din_buffer_data_reg_6__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__26__u_dcfifo_tx_u_din_buffer_data_reg_6__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__28__u_dcfifo_tx_u_din_buffer_data_reg_6__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_6__30__u_dcfifo_tx_u_din_buffer_data_reg_6__31_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__0__u_dcfifo_tx_u_din_buffer_data_reg_7__1_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__2__u_dcfifo_tx_u_din_buffer_data_reg_7__3_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__4__u_dcfifo_tx_u_din_buffer_data_reg_7__5_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__6__u_dcfifo_tx_u_din_buffer_data_reg_7__7_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__8__u_dcfifo_tx_u_din_buffer_data_reg_7__9_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__10__u_dcfifo_tx_u_din_buffer_data_reg_7__11_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__12__u_dcfifo_tx_u_din_buffer_data_reg_7__13_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__14__u_dcfifo_tx_u_din_buffer_data_reg_7__15_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__16__u_dcfifo_tx_u_din_buffer_data_reg_7__17_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__18__u_dcfifo_tx_u_din_buffer_data_reg_7__19_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__20__u_dcfifo_tx_u_din_buffer_data_reg_7__21_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__22__u_dcfifo_tx_u_din_buffer_data_reg_7__23_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__24__u_dcfifo_tx_u_din_buffer_data_reg_7__25_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__26__u_dcfifo_tx_u_din_buffer_data_reg_7__27_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__28__u_dcfifo_tx_u_din_buffer_data_reg_7__29_] [get_cells u_dcfifo_tx_u_din_buffer_data_reg_7__30__u_dcfifo_tx_u_din_buffer_data_reg_7__31_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_1_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_2_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_3_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_5_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_middle_reg_7_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_0__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_1_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_2_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_3_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_4__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_5_] [get_cells u_dcfifo_rx_u_dout_empty_synch_d_out_reg_6__u_dcfifo_rx_u_dout_empty_synch_d_out_reg_7_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_0_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_1_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_2__u_dcfifo_rx_u_dout_read_tr_state_reg_3_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_4__u_dcfifo_rx_u_dout_read_tr_state_reg_5_] [get_cells u_dcfifo_rx_u_dout_read_tr_state_reg_6__u_dcfifo_rx_u_dout_read_tr_state_reg_7_] [get_cells u_dcfifo_rx_u_din_full_latched_full_s_reg] [get_cells u_dcfifo_rx_u_din_full_full_synch_d_middle_reg_0_] [get_cells u_dcfifo_rx_u_din_full_full_synch_d_out_reg_0_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_0__u_dcfifo_rx_u_din_write_tr_state_reg_1_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_2_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_3_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_4__u_dcfifo_rx_u_din_write_tr_state_reg_5_] [get_cells u_dcfifo_rx_u_din_write_tr_state_reg_6__u_dcfifo_rx_u_din_write_tr_state_reg_7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__0__u_dcfifo_rx_u_din_buffer_data_reg_0__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__2__u_dcfifo_rx_u_din_buffer_data_reg_0__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__4__u_dcfifo_rx_u_din_buffer_data_reg_0__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__6__u_dcfifo_rx_u_din_buffer_data_reg_0__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__8__u_dcfifo_rx_u_din_buffer_data_reg_0__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__10__u_dcfifo_rx_u_din_buffer_data_reg_0__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__12__u_dcfifo_rx_u_din_buffer_data_reg_0__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__14__u_dcfifo_rx_u_din_buffer_data_reg_0__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__16__u_dcfifo_rx_u_din_buffer_data_reg_0__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__18__u_dcfifo_rx_u_din_buffer_data_reg_0__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__20__u_dcfifo_rx_u_din_buffer_data_reg_0__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__22__u_dcfifo_rx_u_din_buffer_data_reg_0__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__24__u_dcfifo_rx_u_din_buffer_data_reg_0__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__26__u_dcfifo_rx_u_din_buffer_data_reg_0__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__28__u_dcfifo_rx_u_din_buffer_data_reg_0__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_0__30__u_dcfifo_rx_u_din_buffer_data_reg_0__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__0__u_dcfifo_rx_u_din_buffer_data_reg_1__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__2__u_dcfifo_rx_u_din_buffer_data_reg_1__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__4__u_dcfifo_rx_u_din_buffer_data_reg_1__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__6__u_dcfifo_rx_u_din_buffer_data_reg_1__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__8__u_dcfifo_rx_u_din_buffer_data_reg_1__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__10__u_dcfifo_rx_u_din_buffer_data_reg_1__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__12__u_dcfifo_rx_u_din_buffer_data_reg_1__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__14__u_dcfifo_rx_u_din_buffer_data_reg_1__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__16__u_dcfifo_rx_u_din_buffer_data_reg_1__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__18__u_dcfifo_rx_u_din_buffer_data_reg_1__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__20__u_dcfifo_rx_u_din_buffer_data_reg_1__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__22__u_dcfifo_rx_u_din_buffer_data_reg_1__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__24__u_dcfifo_rx_u_din_buffer_data_reg_1__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__26__u_dcfifo_rx_u_din_buffer_data_reg_1__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__28__u_dcfifo_rx_u_din_buffer_data_reg_1__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_1__30__u_dcfifo_rx_u_din_buffer_data_reg_1__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__0__u_dcfifo_rx_u_din_buffer_data_reg_2__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__2__u_dcfifo_rx_u_din_buffer_data_reg_2__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__4__u_dcfifo_rx_u_din_buffer_data_reg_2__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__6__u_dcfifo_rx_u_din_buffer_data_reg_2__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__8__u_dcfifo_rx_u_din_buffer_data_reg_2__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__10__u_dcfifo_rx_u_din_buffer_data_reg_2__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__12__u_dcfifo_rx_u_din_buffer_data_reg_2__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__14__u_dcfifo_rx_u_din_buffer_data_reg_2__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__16__u_dcfifo_rx_u_din_buffer_data_reg_2__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__18__u_dcfifo_rx_u_din_buffer_data_reg_2__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__20__u_dcfifo_rx_u_din_buffer_data_reg_2__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__22__u_dcfifo_rx_u_din_buffer_data_reg_2__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__24__u_dcfifo_rx_u_din_buffer_data_reg_2__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__26__u_dcfifo_rx_u_din_buffer_data_reg_2__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__28__u_dcfifo_rx_u_din_buffer_data_reg_2__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_2__30__u_dcfifo_rx_u_din_buffer_data_reg_2__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__0__u_dcfifo_rx_u_din_buffer_data_reg_3__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__2__u_dcfifo_rx_u_din_buffer_data_reg_3__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__4__u_dcfifo_rx_u_din_buffer_data_reg_3__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__6__u_dcfifo_rx_u_din_buffer_data_reg_3__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__8__u_dcfifo_rx_u_din_buffer_data_reg_3__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__10__u_dcfifo_rx_u_din_buffer_data_reg_3__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__12__u_dcfifo_rx_u_din_buffer_data_reg_3__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__14__u_dcfifo_rx_u_din_buffer_data_reg_3__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__16__u_dcfifo_rx_u_din_buffer_data_reg_3__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__18__u_dcfifo_rx_u_din_buffer_data_reg_3__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__20__u_dcfifo_rx_u_din_buffer_data_reg_3__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__22__u_dcfifo_rx_u_din_buffer_data_reg_3__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__24__u_dcfifo_rx_u_din_buffer_data_reg_3__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__26__u_dcfifo_rx_u_din_buffer_data_reg_3__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__28__u_dcfifo_rx_u_din_buffer_data_reg_3__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_3__30__u_dcfifo_rx_u_din_buffer_data_reg_3__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__0__u_dcfifo_rx_u_din_buffer_data_reg_4__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__2__u_dcfifo_rx_u_din_buffer_data_reg_4__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__4__u_dcfifo_rx_u_din_buffer_data_reg_4__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__6__u_dcfifo_rx_u_din_buffer_data_reg_4__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__8__u_dcfifo_rx_u_din_buffer_data_reg_4__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__10__u_dcfifo_rx_u_din_buffer_data_reg_4__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__12__u_dcfifo_rx_u_din_buffer_data_reg_4__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__14__u_dcfifo_rx_u_din_buffer_data_reg_4__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__16__u_dcfifo_rx_u_din_buffer_data_reg_4__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__18__u_dcfifo_rx_u_din_buffer_data_reg_4__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__20__u_dcfifo_rx_u_din_buffer_data_reg_4__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__22__u_dcfifo_rx_u_din_buffer_data_reg_4__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__24__u_dcfifo_rx_u_din_buffer_data_reg_4__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__26__u_dcfifo_rx_u_din_buffer_data_reg_4__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__28__u_dcfifo_rx_u_din_buffer_data_reg_4__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_4__30__u_dcfifo_rx_u_din_buffer_data_reg_4__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__0__u_dcfifo_rx_u_din_buffer_data_reg_5__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__2__u_dcfifo_rx_u_din_buffer_data_reg_5__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__4__u_dcfifo_rx_u_din_buffer_data_reg_5__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__6__u_dcfifo_rx_u_din_buffer_data_reg_5__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__8__u_dcfifo_rx_u_din_buffer_data_reg_5__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__10__u_dcfifo_rx_u_din_buffer_data_reg_5__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__12__u_dcfifo_rx_u_din_buffer_data_reg_5__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__14__u_dcfifo_rx_u_din_buffer_data_reg_5__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__16__u_dcfifo_rx_u_din_buffer_data_reg_5__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__18__u_dcfifo_rx_u_din_buffer_data_reg_5__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__20__u_dcfifo_rx_u_din_buffer_data_reg_5__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__22__u_dcfifo_rx_u_din_buffer_data_reg_5__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__24__u_dcfifo_rx_u_din_buffer_data_reg_5__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__26__u_dcfifo_rx_u_din_buffer_data_reg_5__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__28__u_dcfifo_rx_u_din_buffer_data_reg_5__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_5__30__u_dcfifo_rx_u_din_buffer_data_reg_5__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__0__u_dcfifo_rx_u_din_buffer_data_reg_6__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__2__u_dcfifo_rx_u_din_buffer_data_reg_6__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__4__u_dcfifo_rx_u_din_buffer_data_reg_6__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__6__u_dcfifo_rx_u_din_buffer_data_reg_6__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__8__u_dcfifo_rx_u_din_buffer_data_reg_6__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__10__u_dcfifo_rx_u_din_buffer_data_reg_6__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__12__u_dcfifo_rx_u_din_buffer_data_reg_6__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__14__u_dcfifo_rx_u_din_buffer_data_reg_6__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__16__u_dcfifo_rx_u_din_buffer_data_reg_6__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__18__u_dcfifo_rx_u_din_buffer_data_reg_6__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__20__u_dcfifo_rx_u_din_buffer_data_reg_6__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__22__u_dcfifo_rx_u_din_buffer_data_reg_6__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__24__u_dcfifo_rx_u_din_buffer_data_reg_6__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__26__u_dcfifo_rx_u_din_buffer_data_reg_6__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__28__u_dcfifo_rx_u_din_buffer_data_reg_6__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_6__30__u_dcfifo_rx_u_din_buffer_data_reg_6__31_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__0__u_dcfifo_rx_u_din_buffer_data_reg_7__1_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__2__u_dcfifo_rx_u_din_buffer_data_reg_7__3_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__4__u_dcfifo_rx_u_din_buffer_data_reg_7__5_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__6__u_dcfifo_rx_u_din_buffer_data_reg_7__7_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__8__u_dcfifo_rx_u_din_buffer_data_reg_7__9_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__10__u_dcfifo_rx_u_din_buffer_data_reg_7__11_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__12__u_dcfifo_rx_u_din_buffer_data_reg_7__13_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__14__u_dcfifo_rx_u_din_buffer_data_reg_7__15_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__16__u_dcfifo_rx_u_din_buffer_data_reg_7__17_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__18__u_dcfifo_rx_u_din_buffer_data_reg_7__19_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__20__u_dcfifo_rx_u_din_buffer_data_reg_7__21_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__22__u_dcfifo_rx_u_din_buffer_data_reg_7__23_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__24__u_dcfifo_rx_u_din_buffer_data_reg_7__25_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__26__u_dcfifo_rx_u_din_buffer_data_reg_7__27_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__28__u_dcfifo_rx_u_din_buffer_data_reg_7__29_] [get_cells u_dcfifo_rx_u_din_buffer_data_reg_7__30__u_dcfifo_rx_u_din_buffer_data_reg_7__31_] [get_cells u_device_sm_tx_counter_reg_0_] [get_cells u_device_sm_tx_counter_reg_1_] [get_cells u_device_sm_tx_counter_reg_2_] [get_cells u_device_sm_tx_counter_reg_3_] [get_cells u_device_sm_tx_counter_reg_4_] [get_cells u_device_sm_tx_counter_reg_5_] [get_cells u_device_sm_tx_counter_reg_6_] [get_cells u_device_sm_tx_counter_reg_7_] [get_cells u_device_sm_ctrl_data_tx_ready_reg] [get_cells u_device_sm_tx_data_valid_reg] [get_cells u_device_sm_tx_counter_upd_reg] [get_cells u_device_sm_ctrl_addr_valid_reg] [get_cells u_device_sm_tx_done_reg_reg] [get_cells u_device_sm_cmd_reg_reg_0__u_device_sm_cmd_reg_reg_1_] [get_cells u_device_sm_cmd_reg_reg_2__u_device_sm_cmd_reg_reg_3_] [get_cells u_device_sm_cmd_reg_reg_4__u_device_sm_cmd_reg_reg_5_] [get_cells u_device_sm_cmd_reg_reg_6__u_device_sm_cmd_reg_reg_7_] [get_cells u_device_sm_data_reg_reg_0_] [get_cells u_device_sm_data_reg_reg_1_] [get_cells u_device_sm_data_reg_reg_2_] [get_cells u_device_sm_data_reg_reg_3_] [get_cells u_device_sm_data_reg_reg_4_] [get_cells u_device_sm_data_reg_reg_5_] [get_cells u_device_sm_data_reg_reg_6_] [get_cells u_device_sm_data_reg_reg_7_] [get_cells u_device_sm_data_reg_reg_8_] [get_cells u_device_sm_data_reg_reg_9_] [get_cells u_device_sm_data_reg_reg_10_] [get_cells u_device_sm_data_reg_reg_11_] [get_cells u_device_sm_data_reg_reg_12_] [get_cells u_device_sm_data_reg_reg_13_] [get_cells u_device_sm_data_reg_reg_14_] [get_cells u_device_sm_data_reg_reg_15_] [get_cells u_device_sm_data_reg_reg_16_] [get_cells u_device_sm_data_reg_reg_17_] [get_cells u_device_sm_data_reg_reg_18_] [get_cells u_device_sm_data_reg_reg_19_] [get_cells u_device_sm_data_reg_reg_20_] [get_cells u_device_sm_data_reg_reg_21_] [get_cells u_device_sm_data_reg_reg_22_] [get_cells u_device_sm_data_reg_reg_23_] [get_cells u_device_sm_data_reg_reg_24_] [get_cells u_device_sm_data_reg_reg_25_] [get_cells u_device_sm_data_reg_reg_26_] [get_cells u_device_sm_data_reg_reg_27_] [get_cells u_device_sm_data_reg_reg_28_] [get_cells u_device_sm_data_reg_reg_29_] [get_cells u_device_sm_data_reg_reg_30_] [get_cells u_device_sm_data_reg_reg_31_] [get_cells u_device_sm_mode_reg_reg_0_] [get_cells u_device_sm_mode_reg_reg_1_] [get_cells u_device_sm_mode_reg_reg_2_] [get_cells u_device_sm_mode_reg_reg_3_] [get_cells u_device_sm_mode_reg_reg_4_] [get_cells u_device_sm_mode_reg_reg_5_] [get_cells u_device_sm_mode_reg_reg_6_] [get_cells u_device_sm_mode_reg_reg_7_] [get_cells u_device_sm_addr_reg_reg_0__u_device_sm_addr_reg_reg_1_] [get_cells u_device_sm_addr_reg_reg_2__u_device_sm_addr_reg_reg_3_] [get_cells u_device_sm_addr_reg_reg_4__u_device_sm_addr_reg_reg_5_] [get_cells u_device_sm_addr_reg_reg_6__u_device_sm_addr_reg_reg_7_] [get_cells u_device_sm_addr_reg_reg_8__u_device_sm_addr_reg_reg_9_] [get_cells u_device_sm_addr_reg_reg_10__u_device_sm_addr_reg_reg_11_] [get_cells u_device_sm_addr_reg_reg_12__u_device_sm_addr_reg_reg_13_] [get_cells u_device_sm_addr_reg_reg_14__u_device_sm_addr_reg_reg_15_] [get_cells u_device_sm_addr_reg_reg_16__u_device_sm_addr_reg_reg_17_] [get_cells u_device_sm_addr_reg_reg_18__u_device_sm_addr_reg_reg_19_] [get_cells u_device_sm_addr_reg_reg_20__u_device_sm_addr_reg_reg_21_] [get_cells u_device_sm_addr_reg_reg_22__u_device_sm_addr_reg_reg_23_] [get_cells u_device_sm_addr_reg_reg_24__u_device_sm_addr_reg_reg_25_] [get_cells u_device_sm_addr_reg_reg_26__u_device_sm_addr_reg_reg_27_] [get_cells u_device_sm_addr_reg_reg_28__u_device_sm_addr_reg_reg_29_] [get_cells u_device_sm_addr_reg_reg_30__u_device_sm_addr_reg_reg_31_] [get_cells u_device_sm_tx_data_reg_0_] [get_cells u_device_sm_tx_data_reg_1_] [get_cells u_device_sm_tx_data_reg_2_] [get_cells u_device_sm_tx_data_reg_3_] [get_cells u_device_sm_tx_data_reg_4_] [get_cells u_device_sm_tx_data_reg_5_] [get_cells u_device_sm_tx_data_reg_6_] [get_cells u_device_sm_tx_data_reg_7_] [get_cells u_device_sm_tx_data_reg_8_] [get_cells u_device_sm_tx_data_reg_9_] [get_cells u_device_sm_tx_data_reg_10_] [get_cells u_device_sm_tx_data_reg_11_] [get_cells u_device_sm_tx_data_reg_12_] [get_cells u_device_sm_tx_data_reg_13_] [get_cells u_device_sm_tx_data_reg_14_] [get_cells u_device_sm_tx_data_reg_15_] [get_cells u_device_sm_tx_data_reg_16_] [get_cells u_device_sm_tx_data_reg_17_] [get_cells u_device_sm_tx_data_reg_18_] [get_cells u_device_sm_tx_data_reg_19_] [get_cells u_device_sm_tx_data_reg_20_] [get_cells u_device_sm_tx_data_reg_21_] [get_cells u_device_sm_tx_data_reg_22_] [get_cells u_device_sm_tx_data_reg_23_] [get_cells u_device_sm_tx_data_reg_24_] [get_cells u_device_sm_tx_data_reg_25_] [get_cells u_device_sm_tx_data_reg_26_] [get_cells u_device_sm_tx_data_reg_27_] [get_cells u_device_sm_tx_data_reg_28_] [get_cells u_device_sm_tx_data_reg_29_] [get_cells u_device_sm_tx_data_reg_30_] [get_cells u_device_sm_tx_data_reg_31_] [get_cells u_device_sm_state_reg_0_] [get_cells u_device_sm_state_reg_1_] [get_cells u_device_sm_state_reg_2_] [get_cells u_device_sm_pad_mode_next_reg_0_] [get_cells u_device_sm_pad_mode_next_reg_1_] [get_cells u_device_sm_u_spiregs_reg2_reg_0__u_device_sm_u_spiregs_reg2_reg_1_] [get_cells u_device_sm_u_spiregs_reg2_reg_2__u_device_sm_u_spiregs_reg2_reg_3_] [get_cells u_device_sm_u_spiregs_reg2_reg_4__u_device_sm_u_spiregs_reg2_reg_5_] [get_cells u_device_sm_u_spiregs_reg2_reg_6__u_device_sm_u_spiregs_reg2_reg_7_] [get_cells u_device_sm_u_spiregs_reg1_reg_0__u_device_sm_u_spiregs_reg1_reg_1_] [get_cells u_device_sm_u_spiregs_reg1_reg_2__u_device_sm_u_spiregs_reg1_reg_3_] [get_cells u_device_sm_u_spiregs_reg1_reg_4__u_device_sm_u_spiregs_reg1_reg_6_] [get_cells u_device_sm_u_spiregs_reg1_reg_5_] [get_cells u_device_sm_u_spiregs_reg1_reg_7_] [get_cells u_device_sm_u_spiregs_reg0_reg_0__u_device_sm_u_spiregs_reg0_reg_1_] [get_cells u_device_sm_u_spiregs_reg0_reg_2__u_device_sm_u_spiregs_reg0_reg_3_] [get_cells u_device_sm_u_spiregs_reg0_reg_4__u_device_sm_u_spiregs_reg0_reg_5_] [get_cells u_device_sm_u_spiregs_reg0_reg_6__u_device_sm_u_spiregs_reg0_reg_7_] [get_cells u_device_sm_u_spiregs_reg3_reg_0__u_device_sm_u_spiregs_reg3_reg_1_] [get_cells u_device_sm_u_spiregs_reg3_reg_2__u_device_sm_u_spiregs_reg3_reg_3_] [get_cells u_device_sm_u_spiregs_reg3_reg_4__u_device_sm_u_spiregs_reg3_reg_5_] [get_cells u_device_sm_u_spiregs_reg3_reg_6__u_device_sm_u_spiregs_reg3_reg_7_] [get_cells u_txreg_data_int_reg_0__u_txreg_data_int_reg_1_] [get_cells u_txreg_data_int_reg_2__u_txreg_data_int_reg_3_] [get_cells u_txreg_data_int_reg_4__u_txreg_data_int_reg_5_] [get_cells u_txreg_data_int_reg_6__u_txreg_data_int_reg_7_] [get_cells u_txreg_data_int_reg_8__u_txreg_data_int_reg_9_] [get_cells u_txreg_data_int_reg_10__u_txreg_data_int_reg_11_] [get_cells u_txreg_data_int_reg_12__u_txreg_data_int_reg_13_] [get_cells u_txreg_data_int_reg_14__u_txreg_data_int_reg_15_] [get_cells u_txreg_data_int_reg_16__u_txreg_data_int_reg_17_] [get_cells u_txreg_data_int_reg_18__u_txreg_data_int_reg_19_] [get_cells u_txreg_data_int_reg_20__u_txreg_data_int_reg_21_] [get_cells u_txreg_data_int_reg_22__u_txreg_data_int_reg_23_] [get_cells u_txreg_data_int_reg_24__u_txreg_data_int_reg_25_] [get_cells u_txreg_data_int_reg_26__u_txreg_data_int_reg_27_] [get_cells u_txreg_data_int_reg_28__u_txreg_data_int_reg_29_] [get_cells u_txreg_data_int_reg_30__u_txreg_data_int_reg_31_] [get_cells u_txreg_counter_trgt_reg_0_] [get_cells u_txreg_counter_trgt_reg_1_] [get_cells u_txreg_counter_trgt_reg_2_] [get_cells u_txreg_counter_trgt_reg_3__u_txreg_counter_trgt_reg_4_] [get_cells u_txreg_counter_trgt_reg_5__u_txreg_counter_trgt_reg_6_] [get_cells u_txreg_counter_trgt_reg_7_] [get_cells u_txreg_counter_reg_0__u_txreg_counter_reg_1_] [get_cells u_txreg_counter_reg_2__u_txreg_counter_reg_3_] [get_cells u_txreg_counter_reg_4__u_txreg_counter_reg_5_] [get_cells u_txreg_counter_reg_6__u_txreg_counter_reg_7_] [get_cells u_txreg_running_reg] [get_cells u_rxreg_data_int_reg_0__u_rxreg_data_int_reg_1_] [get_cells u_rxreg_data_int_reg_2__u_rxreg_data_int_reg_3_] [get_cells u_rxreg_data_int_reg_4__u_rxreg_data_int_reg_5_] [get_cells u_rxreg_data_int_reg_6__u_rxreg_data_int_reg_7_] [get_cells u_rxreg_data_int_reg_8__u_rxreg_data_int_reg_9_] [get_cells u_rxreg_data_int_reg_10__u_rxreg_data_int_reg_11_] [get_cells u_rxreg_data_int_reg_12__u_rxreg_data_int_reg_13_] [get_cells u_rxreg_data_int_reg_14__u_rxreg_data_int_reg_15_] [get_cells u_rxreg_data_int_reg_16__u_rxreg_data_int_reg_17_] [get_cells u_rxreg_data_int_reg_18__u_rxreg_data_int_reg_19_] [get_cells u_rxreg_data_int_reg_20__u_rxreg_data_int_reg_21_] [get_cells u_rxreg_data_int_reg_22__u_rxreg_data_int_reg_23_] [get_cells u_rxreg_data_int_reg_24__u_rxreg_data_int_reg_25_] [get_cells u_rxreg_data_int_reg_26__u_rxreg_data_int_reg_27_] [get_cells u_rxreg_data_int_reg_28__u_rxreg_data_int_reg_29_] [get_cells u_rxreg_data_int_reg_30__u_rxreg_data_int_reg_31_] [get_cells u_rxreg_counter_trgt_reg_0_] [get_cells u_rxreg_counter_trgt_reg_1__u_rxreg_counter_trgt_reg_2_] [get_cells u_rxreg_counter_trgt_reg_3__u_rxreg_counter_trgt_reg_4_] [get_cells u_rxreg_counter_trgt_reg_5__u_rxreg_counter_trgt_reg_6_] [get_cells u_rxreg_counter_trgt_reg_7_] [get_cells u_rxreg_counter_reg_0__u_rxreg_counter_reg_1_] [get_cells u_rxreg_counter_reg_2__u_rxreg_counter_reg_3_] [get_cells u_rxreg_counter_reg_4__u_rxreg_counter_reg_5_] [get_cells u_rxreg_counter_reg_6__u_rxreg_counter_reg_7_] [get_cells u_rxreg_running_reg]]
group_path -name COMB  -from [list [get_ports clk_i] [get_ports rst_ni] [get_ports test_mode] [get_ports spi_sclk] [get_ports spi_cs] [get_ports spi_sdi0] [get_ports spi_sdi1] [get_ports spi_sdi2] [get_ports spi_sdi3] [get_ports {tl_i[65]}] [get_ports {tl_i[64]}] [get_ports {tl_i[63]}] [get_ports {tl_i[62]}] [get_ports {tl_i[61]}] [get_ports {tl_i[60]}] [get_ports {tl_i[59]}] [get_ports {tl_i[58]}] [get_ports {tl_i[57]}] [get_ports {tl_i[56]}] [get_ports {tl_i[55]}] [get_ports {tl_i[54]}] [get_ports {tl_i[53]}] [get_ports {tl_i[52]}] [get_ports {tl_i[51]}] [get_ports {tl_i[50]}] [get_ports {tl_i[49]}] [get_ports {tl_i[48]}] [get_ports {tl_i[47]}] [get_ports {tl_i[46]}] [get_ports {tl_i[45]}] [get_ports {tl_i[44]}] [get_ports {tl_i[43]}] [get_ports {tl_i[42]}] [get_ports {tl_i[41]}] [get_ports {tl_i[40]}] [get_ports {tl_i[39]}] [get_ports {tl_i[38]}] [get_ports {tl_i[37]}] [get_ports {tl_i[36]}] [get_ports {tl_i[35]}] [get_ports {tl_i[34]}] [get_ports {tl_i[33]}] [get_ports {tl_i[32]}] [get_ports {tl_i[31]}] [get_ports {tl_i[30]}] [get_ports {tl_i[29]}] [get_ports {tl_i[28]}] [get_ports {tl_i[27]}] [get_ports {tl_i[26]}] [get_ports {tl_i[25]}] [get_ports {tl_i[24]}] [get_ports {tl_i[23]}] [get_ports {tl_i[22]}] [get_ports {tl_i[21]}] [get_ports {tl_i[20]}] [get_ports {tl_i[19]}] [get_ports {tl_i[18]}] [get_ports {tl_i[17]}] [get_ports {tl_i[16]}] [get_ports {tl_i[15]}] [get_ports {tl_i[14]}] [get_ports {tl_i[13]}] [get_ports {tl_i[12]}] [get_ports {tl_i[11]}] [get_ports {tl_i[10]}] [get_ports {tl_i[9]}] [get_ports {tl_i[8]}] [get_ports {tl_i[7]}] [get_ports {tl_i[6]}] [get_ports {tl_i[5]}] [get_ports {tl_i[4]}] [get_ports {tl_i[3]}] [get_ports {tl_i[2]}] [get_ports {tl_i[1]}] [get_ports {tl_i[0]}]]  -to [list [get_ports {spi_mode[1]}] [get_ports {spi_mode[0]}] [get_ports spi_sdo0] [get_ports spi_sdo1] [get_ports spi_sdo2] [get_ports spi_sdo3] [get_ports {tl_o[108]}] [get_ports {tl_o[107]}] [get_ports {tl_o[106]}] [get_ports {tl_o[105]}] [get_ports {tl_o[104]}] [get_ports {tl_o[103]}] [get_ports {tl_o[102]}] [get_ports {tl_o[101]}] [get_ports {tl_o[100]}] [get_ports {tl_o[99]}] [get_ports {tl_o[98]}] [get_ports {tl_o[97]}] [get_ports {tl_o[96]}] [get_ports {tl_o[95]}] [get_ports {tl_o[94]}] [get_ports {tl_o[93]}] [get_ports {tl_o[92]}] [get_ports {tl_o[91]}] [get_ports {tl_o[90]}] [get_ports {tl_o[89]}] [get_ports {tl_o[88]}] [get_ports {tl_o[87]}] [get_ports {tl_o[86]}] [get_ports {tl_o[85]}] [get_ports {tl_o[84]}] [get_ports {tl_o[83]}] [get_ports {tl_o[82]}] [get_ports {tl_o[81]}] [get_ports {tl_o[80]}] [get_ports {tl_o[79]}] [get_ports {tl_o[78]}] [get_ports {tl_o[77]}] [get_ports {tl_o[76]}] [get_ports {tl_o[75]}] [get_ports {tl_o[74]}] [get_ports {tl_o[73]}] [get_ports {tl_o[72]}] [get_ports {tl_o[71]}] [get_ports {tl_o[70]}] [get_ports {tl_o[69]}] [get_ports {tl_o[68]}] [get_ports {tl_o[67]}] [get_ports {tl_o[66]}] [get_ports {tl_o[65]}] [get_ports {tl_o[64]}] [get_ports {tl_o[63]}] [get_ports {tl_o[62]}] [get_ports {tl_o[61]}] [get_ports {tl_o[60]}] [get_ports {tl_o[59]}] [get_ports {tl_o[58]}] [get_ports {tl_o[57]}] [get_ports {tl_o[56]}] [get_ports {tl_o[55]}] [get_ports {tl_o[54]}] [get_ports {tl_o[53]}] [get_ports {tl_o[52]}] [get_ports {tl_o[51]}] [get_ports {tl_o[50]}] [get_ports {tl_o[49]}] [get_ports {tl_o[48]}] [get_ports {tl_o[47]}] [get_ports {tl_o[46]}] [get_ports {tl_o[45]}] [get_ports {tl_o[44]}] [get_ports {tl_o[43]}] [get_ports {tl_o[42]}] [get_ports {tl_o[41]}] [get_ports {tl_o[40]}] [get_ports {tl_o[39]}] [get_ports {tl_o[38]}] [get_ports {tl_o[37]}] [get_ports {tl_o[36]}] [get_ports {tl_o[35]}] [get_ports {tl_o[34]}] [get_ports {tl_o[33]}] [get_ports {tl_o[32]}] [get_ports {tl_o[31]}] [get_ports {tl_o[30]}] [get_ports {tl_o[29]}] [get_ports {tl_o[28]}] [get_ports {tl_o[27]}] [get_ports {tl_o[26]}] [get_ports {tl_o[25]}] [get_ports {tl_o[24]}] [get_ports {tl_o[23]}] [get_ports {tl_o[22]}] [get_ports {tl_o[21]}] [get_ports {tl_o[20]}] [get_ports {tl_o[19]}] [get_ports {tl_o[18]}] [get_ports {tl_o[17]}] [get_ports {tl_o[16]}] [get_ports {tl_o[15]}] [get_ports {tl_o[14]}] [get_ports {tl_o[13]}] [get_ports {tl_o[12]}] [get_ports {tl_o[11]}] [get_ports {tl_o[10]}] [get_ports {tl_o[9]}] [get_ports {tl_o[8]}] [get_ports {tl_o[7]}] [get_ports {tl_o[6]}] [get_ports {tl_o[5]}] [get_ports {tl_o[4]}] [get_ports {tl_o[3]}] [get_ports {tl_o[2]}] [get_ports {tl_o[1]}] [get_ports {tl_o[0]}]]
group_path -name INPUTS  -from [list [get_ports rst_ni] [get_ports test_mode] [get_ports spi_sclk] [get_ports spi_cs] [get_ports spi_sdi0] [get_ports spi_sdi1] [get_ports spi_sdi2] [get_ports spi_sdi3] [get_ports {tl_i[65]}] [get_ports {tl_i[64]}] [get_ports {tl_i[63]}] [get_ports {tl_i[62]}] [get_ports {tl_i[61]}] [get_ports {tl_i[60]}] [get_ports {tl_i[59]}] [get_ports {tl_i[58]}] [get_ports {tl_i[57]}] [get_ports {tl_i[56]}] [get_ports {tl_i[55]}] [get_ports {tl_i[54]}] [get_ports {tl_i[53]}] [get_ports {tl_i[52]}] [get_ports {tl_i[51]}] [get_ports {tl_i[50]}] [get_ports {tl_i[49]}] [get_ports {tl_i[48]}] [get_ports {tl_i[47]}] [get_ports {tl_i[46]}] [get_ports {tl_i[45]}] [get_ports {tl_i[44]}] [get_ports {tl_i[43]}] [get_ports {tl_i[42]}] [get_ports {tl_i[41]}] [get_ports {tl_i[40]}] [get_ports {tl_i[39]}] [get_ports {tl_i[38]}] [get_ports {tl_i[37]}] [get_ports {tl_i[36]}] [get_ports {tl_i[35]}] [get_ports {tl_i[34]}] [get_ports {tl_i[33]}] [get_ports {tl_i[32]}] [get_ports {tl_i[31]}] [get_ports {tl_i[30]}] [get_ports {tl_i[29]}] [get_ports {tl_i[28]}] [get_ports {tl_i[27]}] [get_ports {tl_i[26]}] [get_ports {tl_i[25]}] [get_ports {tl_i[24]}] [get_ports {tl_i[23]}] [get_ports {tl_i[22]}] [get_ports {tl_i[21]}] [get_ports {tl_i[20]}] [get_ports {tl_i[19]}] [get_ports {tl_i[18]}] [get_ports {tl_i[17]}] [get_ports {tl_i[16]}] [get_ports {tl_i[15]}] [get_ports {tl_i[14]}] [get_ports {tl_i[13]}] [get_ports {tl_i[12]}] [get_ports {tl_i[11]}] [get_ports {tl_i[10]}] [get_ports {tl_i[9]}] [get_ports {tl_i[8]}] [get_ports {tl_i[7]}] [get_ports {tl_i[6]}] [get_ports {tl_i[5]}] [get_ports {tl_i[4]}] [get_ports {tl_i[3]}] [get_ports {tl_i[2]}] [get_ports {tl_i[1]}] [get_ports {tl_i[0]}]]
group_path -name OUTPUTS  -to [list [get_ports {spi_mode[1]}] [get_ports {spi_mode[0]}] [get_ports spi_sdo0] [get_ports spi_sdo1] [get_ports spi_sdo2] [get_ports spi_sdo3] [get_ports {tl_o[108]}] [get_ports {tl_o[107]}] [get_ports {tl_o[106]}] [get_ports {tl_o[105]}] [get_ports {tl_o[104]}] [get_ports {tl_o[103]}] [get_ports {tl_o[102]}] [get_ports {tl_o[101]}] [get_ports {tl_o[100]}] [get_ports {tl_o[99]}] [get_ports {tl_o[98]}] [get_ports {tl_o[97]}] [get_ports {tl_o[96]}] [get_ports {tl_o[95]}] [get_ports {tl_o[94]}] [get_ports {tl_o[93]}] [get_ports {tl_o[92]}] [get_ports {tl_o[91]}] [get_ports {tl_o[90]}] [get_ports {tl_o[89]}] [get_ports {tl_o[88]}] [get_ports {tl_o[87]}] [get_ports {tl_o[86]}] [get_ports {tl_o[85]}] [get_ports {tl_o[84]}] [get_ports {tl_o[83]}] [get_ports {tl_o[82]}] [get_ports {tl_o[81]}] [get_ports {tl_o[80]}] [get_ports {tl_o[79]}] [get_ports {tl_o[78]}] [get_ports {tl_o[77]}] [get_ports {tl_o[76]}] [get_ports {tl_o[75]}] [get_ports {tl_o[74]}] [get_ports {tl_o[73]}] [get_ports {tl_o[72]}] [get_ports {tl_o[71]}] [get_ports {tl_o[70]}] [get_ports {tl_o[69]}] [get_ports {tl_o[68]}] [get_ports {tl_o[67]}] [get_ports {tl_o[66]}] [get_ports {tl_o[65]}] [get_ports {tl_o[64]}] [get_ports {tl_o[63]}] [get_ports {tl_o[62]}] [get_ports {tl_o[61]}] [get_ports {tl_o[60]}] [get_ports {tl_o[59]}] [get_ports {tl_o[58]}] [get_ports {tl_o[57]}] [get_ports {tl_o[56]}] [get_ports {tl_o[55]}] [get_ports {tl_o[54]}] [get_ports {tl_o[53]}] [get_ports {tl_o[52]}] [get_ports {tl_o[51]}] [get_ports {tl_o[50]}] [get_ports {tl_o[49]}] [get_ports {tl_o[48]}] [get_ports {tl_o[47]}] [get_ports {tl_o[46]}] [get_ports {tl_o[45]}] [get_ports {tl_o[44]}] [get_ports {tl_o[43]}] [get_ports {tl_o[42]}] [get_ports {tl_o[41]}] [get_ports {tl_o[40]}] [get_ports {tl_o[39]}] [get_ports {tl_o[38]}] [get_ports {tl_o[37]}] [get_ports {tl_o[36]}] [get_ports {tl_o[35]}] [get_ports {tl_o[34]}] [get_ports {tl_o[33]}] [get_ports {tl_o[32]}] [get_ports {tl_o[31]}] [get_ports {tl_o[30]}] [get_ports {tl_o[29]}] [get_ports {tl_o[28]}] [get_ports {tl_o[27]}] [get_ports {tl_o[26]}] [get_ports {tl_o[25]}] [get_ports {tl_o[24]}] [get_ports {tl_o[23]}] [get_ports {tl_o[22]}] [get_ports {tl_o[21]}] [get_ports {tl_o[20]}] [get_ports {tl_o[19]}] [get_ports {tl_o[18]}] [get_ports {tl_o[17]}] [get_ports {tl_o[16]}] [get_ports {tl_o[15]}] [get_ports {tl_o[14]}] [get_ports {tl_o[13]}] [get_ports {tl_o[12]}] [get_ports {tl_o[11]}] [get_ports {tl_o[10]}] [get_ports {tl_o[9]}] [get_ports {tl_o[8]}] [get_ports {tl_o[7]}] [get_ports {tl_o[6]}] [get_ports {tl_o[5]}] [get_ports {tl_o[4]}] [get_ports {tl_o[3]}] [get_ports {tl_o[2]}] [get_ports {tl_o[1]}] [get_ports {tl_o[0]}]]
#set_load 63.2265  [get_nets rst_ni]
#set_resistance 1.35542  [get_nets rst_ni]
#set_load 0.158619  [get_nets test_mode]
#set_resistance 0.0233937  [get_nets test_mode]
#set_load 34.9879  [get_nets spi_sclk]
#set_resistance 1.22374  [get_nets spi_sclk]
#set_load 8.81804  [get_nets spi_cs]
#set_resistance 0.871989  [get_nets spi_cs]
#set_load 0.18466  [get_nets {spi_mode[1]}]
#set_resistance 0.0271035  [get_nets {spi_mode[1]}]
#set_load 0.127046  [get_nets {spi_mode[0]}]
#set_resistance 0.0183074  [get_nets {spi_mode[0]}]
#set_load 1.00661  [get_nets spi_sdi0]
#set_resistance 0.146714  [get_nets spi_sdi0]
#set_load 0.535713  [get_nets spi_sdi1]
#set_resistance 0.0768022  [get_nets spi_sdi1]
#set_load 0.543676  [get_nets spi_sdi2]
#set_resistance 0.0781103  [get_nets spi_sdi2]
#set_load 1.24395  [get_nets spi_sdi3]
#set_resistance 0.179233  [get_nets spi_sdi3]
#set_load 1.56915  [get_nets spi_sdo0]
#set_resistance 0.226804  [get_nets spi_sdo0]
#set_load 0.549577  [get_nets spi_sdo1]
#set_resistance 0.0788819  [get_nets spi_sdo1]
#set_load 0.469826  [get_nets spi_sdo2]
#set_resistance 0.0673477  [get_nets spi_sdo2]
#set_load 0.407865  [get_nets spi_sdo3]
#set_resistance 0.0583343  [get_nets spi_sdo3]
#set_load 0.695517  [get_nets {tl_i[64]}]
#set_resistance 0.090047  [get_nets {tl_i[64]}]
#set_load 0.141366  [get_nets {tl_i[63]}]
#set_resistance 0.0208031  [get_nets {tl_i[63]}]
#set_load 0.224836  [get_nets {tl_i[62]}]
#set_resistance 0.0286938  [get_nets {tl_i[62]}]
#set_load 0.377285  [get_nets {tl_i[58]}]
#set_resistance 0.056511  [get_nets {tl_i[58]}]
#set_load 0.255201  [get_nets {tl_i[57]}]
#set_resistance 0.0381369  [get_nets {tl_i[57]}]
#set_load 0.146838  [get_nets {tl_i[15]}]
#set_resistance 0.0218956  [get_nets {tl_i[15]}]
#set_load 0.126874  [get_nets {tl_i[14]}]
#set_resistance 0.0189428  [get_nets {tl_i[14]}]
#set_load 0.346369  [get_nets {tl_i[13]}]
#set_resistance 0.0520264  [get_nets {tl_i[13]}]
#set_load 0.245654  [get_nets {tl_i[12]}]
#set_resistance 0.0371091  [get_nets {tl_i[12]}]
#set_load 0.281705  [get_nets {tl_i[11]}]
#set_resistance 0.0403095  [get_nets {tl_i[11]}]
#set_load 0.212626  [get_nets {tl_i[10]}]
#set_resistance 0.0315516  [get_nets {tl_i[10]}]
#set_load 0.26303  [get_nets {tl_i[9]}]
#set_resistance 0.0386185  [get_nets {tl_i[9]}]
#set_load 0.319504  [get_nets {tl_i[1]}]
#set_resistance 0.0468046  [get_nets {tl_i[1]}]
#set_load 1.55567  [get_nets {tl_i[0]}]
#set_resistance 0.233924  [get_nets {tl_i[0]}]
#set_load 1.81212  [get_nets {tl_o[108]}]
#set_resistance 0.251737  [get_nets {tl_o[108]}]
#set_load 0.22187  [get_nets {tl_o[107]}]
#set_resistance 0.0330415  [get_nets {tl_o[107]}]
#set_load 1.41099  [get_nets {tl_o[92]}]
#set_resistance 0.213812  [get_nets {tl_o[92]}]
#set_load 2.09862  [get_nets {tl_o[91]}]
#set_resistance 0.262591  [get_nets {tl_o[91]}]
#set_load 1.08307  [get_nets {tl_o[90]}]
#set_resistance 0.141946  [get_nets {tl_o[90]}]
#set_load 1.33874  [get_nets {tl_o[89]}]
#set_resistance 0.172888  [get_nets {tl_o[89]}]
#set_load 1.38447  [get_nets {tl_o[88]}]
#set_resistance 0.178551  [get_nets {tl_o[88]}]
#set_load 1.7227  [get_nets {tl_o[87]}]
#set_resistance 0.217341  [get_nets {tl_o[87]}]
#set_load 1.02488  [get_nets {tl_o[86]}]
#set_resistance 0.134718  [get_nets {tl_o[86]}]
#set_load 1.84812  [get_nets {tl_o[85]}]
#set_resistance 0.233669  [get_nets {tl_o[85]}]
#set_load 1.18036  [get_nets {tl_o[84]}]
#set_resistance 0.149628  [get_nets {tl_o[84]}]
#set_load 1.66252  [get_nets {tl_o[83]}]
#set_resistance 0.215064  [get_nets {tl_o[83]}]
#set_load 1.61453  [get_nets {tl_o[82]}]
#set_resistance 0.205326  [get_nets {tl_o[82]}]
#set_load 1.8413  [get_nets {tl_o[81]}]
#set_resistance 0.235162  [get_nets {tl_o[81]}]
#set_load 1.56767  [get_nets {tl_o[80]}]
#set_resistance 0.19651  [get_nets {tl_o[80]}]
#set_load 2.03409  [get_nets {tl_o[79]}]
#set_resistance 0.260382  [get_nets {tl_o[79]}]
#set_load 2.31365  [get_nets {tl_o[78]}]
#set_resistance 0.294237  [get_nets {tl_o[78]}]
#set_load 1.6739  [get_nets {tl_o[77]}]
#set_resistance 0.213767  [get_nets {tl_o[77]}]
#set_load 1.19913  [get_nets {tl_o[76]}]
#set_resistance 0.154976  [get_nets {tl_o[76]}]
#set_load 1.19777  [get_nets {tl_o[75]}]
#set_resistance 0.151398  [get_nets {tl_o[75]}]
#set_load 0.881335  [get_nets {tl_o[74]}]
#set_resistance 0.112214  [get_nets {tl_o[74]}]
#set_load 1.15035  [get_nets {tl_o[73]}]
#set_resistance 0.146221  [get_nets {tl_o[73]}]
#set_load 1.01028  [get_nets {tl_o[72]}]
#set_resistance 0.129316  [get_nets {tl_o[72]}]
#set_load 1.24189  [get_nets {tl_o[71]}]
#set_resistance 0.158924  [get_nets {tl_o[71]}]
#set_load 0.884272  [get_nets {tl_o[70]}]
#set_resistance 0.131459  [get_nets {tl_o[70]}]
#set_load 1.28751  [get_nets {tl_o[69]}]
#set_resistance 0.165247  [get_nets {tl_o[69]}]
#set_load 0.798274  [get_nets {tl_o[68]}]
#set_resistance 0.119849  [get_nets {tl_o[68]}]
#set_load 1.30135  [get_nets {tl_o[67]}]
#set_resistance 0.165605  [get_nets {tl_o[67]}]
#set_load 0.637391  [get_nets {tl_o[66]}]
#set_resistance 0.0833874  [get_nets {tl_o[66]}]
#set_load 1.05016  [get_nets {tl_o[65]}]
#set_resistance 0.135757  [get_nets {tl_o[65]}]
#set_load 0.895785  [get_nets {tl_o[64]}]
#set_resistance 0.116642  [get_nets {tl_o[64]}]
#set_load 1.08998  [get_nets {tl_o[63]}]
#set_resistance 0.141391  [get_nets {tl_o[63]}]
#set_load 1.14197  [get_nets {tl_o[62]}]
#set_resistance 0.14783  [get_nets {tl_o[62]}]
#set_load 2.41177  [get_nets {tl_o[55]}]
#set_resistance 0.360284  [get_nets {tl_o[55]}]
#set_load 1.91951  [get_nets {tl_o[54]}]
#set_resistance 0.287524  [get_nets {tl_o[54]}]
#set_load 1.48711  [get_nets {tl_o[53]}]
#set_resistance 0.225756  [get_nets {tl_o[53]}]
#set_load 2.16883  [get_nets {tl_o[52]}]
#set_resistance 0.323789  [get_nets {tl_o[52]}]
#set_load 1.73643  [get_nets {tl_o[51]}]
#set_resistance 0.262022  [get_nets {tl_o[51]}]
#set_load 1.46479  [get_nets {tl_o[50]}]
#set_resistance 0.222709  [get_nets {tl_o[50]}]
#set_load 1.91247  [get_nets {tl_o[49]}]
#set_resistance 0.286659  [get_nets {tl_o[49]}]
#set_load 1.51672  [get_nets {tl_o[48]}]
#set_resistance 0.229348  [get_nets {tl_o[48]}]
#set_load 1.65016  [get_nets {tl_o[47]}]
#set_resistance 0.248409  [get_nets {tl_o[47]}]
#set_load 2.45786  [get_nets {tl_o[46]}]
#set_resistance 0.368323  [get_nets {tl_o[46]}]
#set_load 2.01018  [get_nets {tl_o[45]}]
#set_resistance 0.304373  [get_nets {tl_o[45]}]
#set_load 1.92426  [get_nets {tl_o[44]}]
#set_resistance 0.291954  [get_nets {tl_o[44]}]
#set_load 2.37957  [get_nets {tl_o[43]}]
#set_resistance 0.356995  [get_nets {tl_o[43]}]
#set_load 2.0882  [get_nets {tl_o[42]}]
#set_resistance 0.317812  [get_nets {tl_o[42]}]
#set_load 2.59199  [get_nets {tl_o[41]}]
#set_resistance 0.389777  [get_nets {tl_o[41]}]
#set_load 2.41126  [get_nets {tl_o[40]}]
#set_resistance 0.363328  [get_nets {tl_o[40]}]
#set_load 2.07266  [get_nets {tl_o[39]}]
#set_resistance 0.31496  [get_nets {tl_o[39]}]
#set_load 2.20495  [get_nets {tl_o[38]}]
#set_resistance 0.333502  [get_nets {tl_o[38]}]
#set_load 2.65263  [get_nets {tl_o[37]}]
#set_resistance 0.397452  [get_nets {tl_o[37]}]
#set_load 3.62867  [get_nets {tl_o[36]}]
#set_resistance 0.522662  [get_nets {tl_o[36]}]
#set_load 2.32998  [get_nets {tl_o[35]}]
#set_resistance 0.35265  [get_nets {tl_o[35]}]
#set_load 3.09897  [get_nets {tl_o[34]}]
#set_resistance 0.442704  [get_nets {tl_o[34]}]
#set_load 2.83415  [get_nets {tl_o[33]}]
#set_resistance 0.406515  [get_nets {tl_o[33]}]
#set_load 2.64856  [get_nets {tl_o[32]}]
#set_resistance 0.378502  [get_nets {tl_o[32]}]
#set_load 2.36854  [get_nets {tl_o[31]}]
#set_resistance 0.34  [get_nets {tl_o[31]}]
#set_load 2.74097  [get_nets {tl_o[30]}]
#set_resistance 0.391966  [get_nets {tl_o[30]}]
#set_load 2.50966  [get_nets {tl_o[29]}]
#set_resistance 0.360877  [get_nets {tl_o[29]}]
#set_load 2.19271  [get_nets {tl_o[28]}]
#set_resistance 0.314087  [get_nets {tl_o[28]}]
#set_load 1.79162  [get_nets {tl_o[27]}]
#set_resistance 0.257156  [get_nets {tl_o[27]}]
#set_load 2.39743  [get_nets {tl_o[26]}]
#set_resistance 0.344045  [get_nets {tl_o[26]}]
#set_load 1.85815  [get_nets {tl_o[25]}]
#set_resistance 0.266081  [get_nets {tl_o[25]}]
#set_load 2.71478  [get_nets {tl_o[24]}]
#set_resistance 0.408293  [get_nets {tl_o[24]}]
#set_load 0.100288  [get_nets {tl_o[14]}]
#set_resistance 0.014695  [get_nets {tl_o[14]}]
#set_load 0.347144  [get_nets {tl_o[13]}]
#set_resistance 0.0522777  [get_nets {tl_o[13]}]
#set_load 0.197033  [get_nets {tl_o[12]}]
#set_resistance 0.0288029  [get_nets {tl_o[12]}]
#set_load 0.119196  [get_nets {tl_o[11]}]
#set_resistance 0.017425  [get_nets {tl_o[11]}]
#set_load 0.0892338  [get_nets {tl_o[10]}]
#set_resistance 0.0135263  [get_nets {tl_o[10]}]
#set_load 0.304448  [get_nets {tl_o[9]}]
#set_resistance 0.0437985  [get_nets {tl_o[9]}]
#set_load 0.114638  [get_nets {tl_o[8]}]
#set_resistance 0.0174362  [get_nets {tl_o[8]}]
#set_load 4.97918  [get_nets en_quad]
#set_resistance 0.339308  [get_nets en_quad]
#set_load 1.98806  [get_nets {tx_counter[7]}]
#set_resistance 0.301189  [get_nets {tx_counter[7]}]
#set_load 0.0894836  [get_nets {tx_counter[6]}]
#set_resistance 0.0135174  [get_nets {tx_counter[6]}]
#set_load 0.139883  [get_nets {tx_counter[5]}]
#set_resistance 0.0212893  [get_nets {tx_counter[5]}]
#set_load 0.238641  [get_nets {tx_counter[4]}]
#set_resistance 0.0359989  [get_nets {tx_counter[4]}]
#set_load 0.0671268  [get_nets {tx_counter[3]}]
#set_resistance 0.0102123  [get_nets {tx_counter[3]}]
#set_load 0.183373  [get_nets {tx_counter[2]}]
#set_resistance 0.0268182  [get_nets {tx_counter[2]}]
#set_load 0.119817  [get_nets {tx_counter[1]}]
#set_resistance 0.017238  [get_nets {tx_counter[1]}]
#set_load 1.84422  [get_nets {tx_counter[0]}]
#set_resistance 0.280655  [get_nets {tx_counter[0]}]
#set_load 0.371322  [get_nets tx_counter_upd]
#set_resistance 0.0472605  [get_nets tx_counter_upd]
#set_load 0.234653  [get_nets {tx_data[31]}]
#set_resistance 0.0342584  [get_nets {tx_data[31]}]
#set_load 0.181151  [get_nets {tx_data[30]}]
#set_resistance 0.0273439  [get_nets {tx_data[30]}]
#set_load 0.343384  [get_nets {tx_data[29]}]
#set_resistance 0.0514663  [get_nets {tx_data[29]}]
#set_load 0.0493568  [get_nets {tx_data[28]}]
#set_resistance 0.00708983  [get_nets {tx_data[28]}]
#set_load 0.790108  [get_nets {tx_data[27]}]
#set_resistance 0.116072  [get_nets {tx_data[27]}]
#set_load 0.636993  [get_nets {tx_data[26]}]
#set_resistance 0.092917  [get_nets {tx_data[26]}]
#set_load 0.513208  [get_nets {tx_data[25]}]
#set_resistance 0.0739706  [get_nets {tx_data[25]}]
#set_load 0.454924  [get_nets {tx_data[24]}]
#set_resistance 0.0662933  [get_nets {tx_data[24]}]
#set_load 0.314452  [get_nets {tx_data[23]}]
#set_resistance 0.045029  [get_nets {tx_data[23]}]
#set_load 0.217998  [get_nets {tx_data[22]}]
#set_resistance 0.0317397  [get_nets {tx_data[22]}]
#set_load 0.138915  [get_nets {tx_data[21]}]
#set_resistance 0.0199534  [get_nets {tx_data[21]}]
#set_load 0.319796  [get_nets {tx_data[20]}]
#set_resistance 0.0457541  [get_nets {tx_data[20]}]
#set_load 0.484725  [get_nets {tx_data[19]}]
#set_resistance 0.0695598  [get_nets {tx_data[19]}]
#set_load 0.412176  [get_nets {tx_data[18]}]
#set_resistance 0.0597419  [get_nets {tx_data[18]}]
#set_load 0.406991  [get_nets {tx_data[17]}]
#set_resistance 0.0583879  [get_nets {tx_data[17]}]
#set_load 0.349984  [get_nets {tx_data[16]}]
#set_resistance 0.0504268  [get_nets {tx_data[16]}]
#set_load 0.324637  [get_nets {tx_data[15]}]
#set_resistance 0.0471566  [get_nets {tx_data[15]}]
#set_load 0.0623286  [get_nets {tx_data[14]}]
#set_resistance 0.00902926  [get_nets {tx_data[14]}]
#set_load 0.285069  [get_nets {tx_data[13]}]
#set_resistance 0.0414804  [get_nets {tx_data[13]}]
#set_load 0.48533  [get_nets {tx_data[12]}]
#set_resistance 0.0706535  [get_nets {tx_data[12]}]
#set_load 0.473898  [get_nets {tx_data[11]}]
#set_resistance 0.0691133  [get_nets {tx_data[11]}]
#set_load 0.360069  [get_nets {tx_data[10]}]
#set_resistance 0.0535126  [get_nets {tx_data[10]}]
#set_load 0.387628  [get_nets {tx_data[9]}]
#set_resistance 0.0578934  [get_nets {tx_data[9]}]
#set_load 0.410683  [get_nets {tx_data[8]}]
#set_resistance 0.0596591  [get_nets {tx_data[8]}]
#set_load 0.0678182  [get_nets {tx_data[7]}]
#set_resistance 0.0102639  [get_nets {tx_data[7]}]
#set_load 0.0429884  [get_nets {tx_data[6]}]
#set_resistance 0.00629685  [get_nets {tx_data[6]}]
#set_load 0.150313  [get_nets {tx_data[5]}]
#set_resistance 0.0220501  [get_nets {tx_data[5]}]
#set_load 0.134553  [get_nets {tx_data[4]}]
#set_resistance 0.020467  [get_nets {tx_data[4]}]
#set_load 0.321947  [get_nets {tx_data[3]}]
#set_resistance 0.0477838  [get_nets {tx_data[3]}]
#set_load 0.338974  [get_nets {tx_data[2]}]
#set_resistance 0.0506482  [get_nets {tx_data[2]}]
#set_load 0.437642  [get_nets {tx_data[1]}]
#set_resistance 0.0661993  [get_nets {tx_data[1]}]
#set_load 0.108859  [get_nets {tx_data[0]}]
#set_resistance 0.0164371  [get_nets {tx_data[0]}]
#set_load 7.75189  [get_nets tx_data_valid]
#set_resistance 0.469195  [get_nets tx_data_valid]
#set_load 0.155803  [get_nets tx_done]
#set_resistance 0.0235822  [get_nets tx_done]
#set_load 2.50305  [get_nets ctrl_rd_wr]
#set_resistance 0.344313  [get_nets ctrl_rd_wr]
#set_load 1.45978  [get_nets ctrl_addr_valid]
#set_resistance 0.214233  [get_nets ctrl_addr_valid]
#set_load 7.07452  [get_nets {ctrl_data_rx[31]}]
#set_resistance 0.724501  [get_nets {ctrl_data_rx[31]}]
#set_load 7.19306  [get_nets {ctrl_data_rx[30]}]
#set_resistance 0.736293  [get_nets {ctrl_data_rx[30]}]
#set_load 7.42442  [get_nets {ctrl_data_rx[29]}]
#set_resistance 0.759313  [get_nets {ctrl_data_rx[29]}]
#set_load 7.57032  [get_nets {ctrl_data_rx[28]}]
#set_resistance 0.773828  [get_nets {ctrl_data_rx[28]}]
#set_load 7.65745  [get_nets {ctrl_data_rx[27]}]
#set_resistance 0.789249  [get_nets {ctrl_data_rx[27]}]
#set_load 7.73364  [get_nets {ctrl_data_rx[26]}]
#set_resistance 0.796828  [get_nets {ctrl_data_rx[26]}]
#set_load 7.53302  [get_nets {ctrl_data_rx[25]}]
#set_resistance 0.778939  [get_nets {ctrl_data_rx[25]}]
#set_load 7.56453  [get_nets {ctrl_data_rx[24]}]
#set_resistance 0.782073  [get_nets {ctrl_data_rx[24]}]
#set_load 6.01144  [get_nets {ctrl_data_rx[23]}]
#set_resistance 0.613703  [get_nets {ctrl_data_rx[23]}]
#set_load 6.01144  [get_nets {ctrl_data_rx[22]}]
#set_resistance 0.613703  [get_nets {ctrl_data_rx[22]}]
#set_load 6.42558  [get_nets {ctrl_data_rx[21]}]
#set_resistance 0.66074  [get_nets {ctrl_data_rx[21]}]
#set_load 6.54546  [get_nets {ctrl_data_rx[20]}]
#set_resistance 0.672665  [get_nets {ctrl_data_rx[20]}]
#set_load 5.06573  [get_nets {ctrl_data_rx[19]}]
#set_resistance 0.518302  [get_nets {ctrl_data_rx[19]}]
#set_load 5.06189  [get_nets {ctrl_data_rx[18]}]
#set_resistance 0.51792  [get_nets {ctrl_data_rx[18]}]
#set_load 5.53321  [get_nets {ctrl_data_rx[17]}]
#set_resistance 0.564803  [get_nets {ctrl_data_rx[17]}]
#set_load 5.63188  [get_nets {ctrl_data_rx[16]}]
#set_resistance 0.574619  [get_nets {ctrl_data_rx[16]}]
#set_load 3.03794  [get_nets {ctrl_data_rx[15]}]
#set_resistance 0.313529  [get_nets {ctrl_data_rx[15]}]
#set_load 3.08814  [get_nets {ctrl_data_rx[14]}]
#set_resistance 0.318622  [get_nets {ctrl_data_rx[14]}]
#set_load 6.23042  [get_nets {ctrl_data_rx[13]}]
#set_resistance 0.646345  [get_nets {ctrl_data_rx[13]}]
#set_load 6.24206  [get_nets {ctrl_data_rx[12]}]
#set_resistance 0.647503  [get_nets {ctrl_data_rx[12]}]
#set_load 4.72997  [get_nets {ctrl_data_rx[11]}]
#set_resistance 0.483861  [get_nets {ctrl_data_rx[11]}]
#set_load 4.62099  [get_nets {ctrl_data_rx[10]}]
#set_resistance 0.472613  [get_nets {ctrl_data_rx[10]}]
#set_load 4.73887  [get_nets {ctrl_data_rx[9]}]
#set_resistance 0.483743  [get_nets {ctrl_data_rx[9]}]
#set_load 4.74751  [get_nets {ctrl_data_rx[8]}]
#set_resistance 0.484598  [get_nets {ctrl_data_rx[8]}]
#set_load 6.07947  [get_nets {ctrl_data_rx[7]}]
#set_resistance 0.517441  [get_nets {ctrl_data_rx[7]}]
#set_load 6.07947  [get_nets {ctrl_data_rx[6]}]
#set_resistance 0.517441  [get_nets {ctrl_data_rx[6]}]
#set_load 7.6613  [get_nets {ctrl_data_rx[4]}]
#set_resistance 0.650483  [get_nets {ctrl_data_rx[4]}]
#set_load 4.34616  [get_nets {ctrl_data_rx[3]}]
#set_resistance 0.37084  [get_nets {ctrl_data_rx[3]}]
#set_load 4.34651  [get_nets {ctrl_data_rx[2]}]
#set_resistance 0.37087  [get_nets {ctrl_data_rx[2]}]
#set_load 5.88471  [get_nets {ctrl_data_rx[1]}]
#set_resistance 0.497647  [get_nets {ctrl_data_rx[1]}]
#set_load 0.884365  [get_nets ctrl_data_tx_ready]
#set_resistance 0.129415  [get_nets ctrl_data_tx_ready]
#set_load 1.81685  [get_nets {tl_i[47]}]
#set_resistance 0.190508  [get_nets {tl_i[47]}]
#set_load 4.83962  [get_nets {tl_i[46]}]
#set_resistance 0.518471  [get_nets {tl_i[46]}]
#set_load 2.83008  [get_nets {tl_i[45]}]
#set_resistance 0.29829  [get_nets {tl_i[45]}]
#set_load 2.99299  [get_nets {tl_i[44]}]
#set_resistance 0.315134  [get_nets {tl_i[44]}]
#set_load 2.3748  [get_nets {tl_i[43]}]
#set_resistance 0.247532  [get_nets {tl_i[43]}]
#set_load 2.67243  [get_nets {tl_i[42]}]
#set_resistance 0.279031  [get_nets {tl_i[42]}]
#set_load 2.62957  [get_nets {tl_i[41]}]
#set_resistance 0.280093  [get_nets {tl_i[41]}]
#set_load 2.77693  [get_nets {tl_i[40]}]
#set_resistance 0.295244  [get_nets {tl_i[40]}]
#set_load 1.60699  [get_nets {tl_i[39]}]
#set_resistance 0.170809  [get_nets {tl_i[39]}]
#set_load 3.30525  [get_nets {tl_i[38]}]
#set_resistance 0.354682  [get_nets {tl_i[38]}]
#set_load 1.52498  [get_nets {tl_i[37]}]
#set_resistance 0.163323  [get_nets {tl_i[37]}]
#set_load 1.27166  [get_nets {tl_i[36]}]
#set_resistance 0.134885  [get_nets {tl_i[36]}]
#set_load 1.36956  [get_nets {tl_i[35]}]
#set_resistance 0.145982  [get_nets {tl_i[35]}]
#set_load 1.51473  [get_nets {tl_i[34]}]
#set_resistance 0.160896  [get_nets {tl_i[34]}]
#set_load 2.00579  [get_nets {tl_i[33]}]
#set_resistance 0.21152  [get_nets {tl_i[33]}]
#set_load 2.1687  [get_nets {tl_i[32]}]
#set_resistance 0.228364  [get_nets {tl_i[32]}]
#set_load 2.69421  [get_nets {tl_i[31]}]
#set_resistance 0.280803  [get_nets {tl_i[31]}]
#set_load 6.11984  [get_nets {tl_i[30]}]
#set_resistance 0.652592  [get_nets {tl_i[30]}]
#set_load 1.41456  [get_nets {tl_i[29]}]
#set_resistance 0.147797  [get_nets {tl_i[29]}]
#set_load 4.4615  [get_nets {tl_i[28]}]
#set_resistance 0.478388  [get_nets {tl_i[28]}]
#set_load 2.39701  [get_nets {tl_i[27]}]
#set_resistance 0.248073  [get_nets {tl_i[27]}]
#set_load 2.78068  [get_nets {tl_i[26]}]
#set_resistance 0.288932  [get_nets {tl_i[26]}]
#set_load 1.53696  [get_nets {tl_i[25]}]
#set_resistance 0.161514  [get_nets {tl_i[25]}]
#set_load 1.61433  [get_nets {tl_i[24]}]
#set_resistance 0.169052  [get_nets {tl_i[24]}]
#set_load 1.933  [get_nets {tl_i[23]}]
#set_resistance 0.202373  [get_nets {tl_i[23]}]
#set_load 4.09483  [get_nets {tl_i[22]}]
#set_resistance 0.436676  [get_nets {tl_i[22]}]
#set_load 2.69196  [get_nets {tl_i[21]}]
#set_resistance 0.279648  [get_nets {tl_i[21]}]
#set_load 4.517  [get_nets {tl_i[20]}]
#set_resistance 0.477312  [get_nets {tl_i[20]}]
#set_load 2.87283  [get_nets {tl_i[19]}]
#set_resistance 0.296518  [get_nets {tl_i[19]}]
#set_load 3.98127  [get_nets {tl_i[18]}]
#set_resistance 0.416224  [get_nets {tl_i[18]}]
#set_load 2.3303  [get_nets {tl_i[17]}]
#set_resistance 0.243198  [get_nets {tl_i[17]}]
#set_load 4.075  [get_nets {tl_i[16]}]
#set_resistance 0.432122  [get_nets {tl_i[16]}]
#set_load 1.99156  [get_nets {tl_i[65]}]
#set_resistance 0.270232  [get_nets {tl_i[65]}]
#set_load 0.61899  [get_nets {addr_sync[31]}]
#set_resistance 0.0939552  [get_nets {addr_sync[31]}]
#set_load 0.903485  [get_nets {addr_sync[30]}]
#set_resistance 0.134536  [get_nets {addr_sync[30]}]
#set_load 0.894261  [get_nets {addr_sync[29]}]
#set_resistance 0.132664  [get_nets {addr_sync[29]}]
#set_load 0.541872  [get_nets {addr_sync[28]}]
#set_resistance 0.0822666  [get_nets {addr_sync[28]}]
#set_load 0.768811  [get_nets {addr_sync[27]}]
#set_resistance 0.113384  [get_nets {addr_sync[27]}]
#set_load 0.416421  [get_nets {addr_sync[26]}]
#set_resistance 0.0629869  [get_nets {addr_sync[26]}]
#set_load 0.817503  [get_nets {addr_sync[25]}]
#set_resistance 0.120965  [get_nets {addr_sync[25]}]
#set_load 0.465113  [get_nets {addr_sync[24]}]
#set_resistance 0.0705681  [get_nets {addr_sync[24]}]
#set_load 0.936192  [get_nets {addr_sync[23]}]
#set_resistance 0.139133  [get_nets {addr_sync[23]}]
#set_load 0.583802  [get_nets {addr_sync[22]}]
#set_resistance 0.0887352  [get_nets {addr_sync[22]}]
#set_load 1.21456  [get_nets {addr_sync[21]}]
#set_resistance 0.181569  [get_nets {addr_sync[21]}]
#set_load 0.862168  [get_nets {addr_sync[20]}]
#set_resistance 0.131172  [get_nets {addr_sync[20]}]
#set_load 1.15821  [get_nets {addr_sync[19]}]
#set_resistance 0.171487  [get_nets {addr_sync[19]}]
#set_load 0.805817  [get_nets {addr_sync[18]}]
#set_resistance 0.12109  [get_nets {addr_sync[18]}]
#set_load 1.15867  [get_nets {addr_sync[17]}]
#set_resistance 0.17288  [get_nets {addr_sync[17]}]
#set_load 0.806282  [get_nets {addr_sync[16]}]
#set_resistance 0.122482  [get_nets {addr_sync[16]}]
#set_load 1.23581  [get_nets {addr_sync[15]}]
#set_resistance 0.185694  [get_nets {addr_sync[15]}]
#set_load 1.06193  [get_nets {addr_sync[14]}]
#set_resistance 0.160796  [get_nets {addr_sync[14]}]
#set_load 1.22271  [get_nets {addr_sync[13]}]
#set_resistance 0.183813  [get_nets {addr_sync[13]}]
#set_load 1.07302  [get_nets {addr_sync[12]}]
#set_resistance 0.162372  [get_nets {addr_sync[12]}]
#set_load 0.892691  [get_nets {addr_sync[11]}]
#set_resistance 0.132621  [get_nets {addr_sync[11]}]
#set_load 0.540301  [get_nets {addr_sync[10]}]
#set_resistance 0.0822234  [get_nets {addr_sync[10]}]
#set_load 0.679486  [get_nets {addr_sync[9]}]
#set_resistance 0.100519  [get_nets {addr_sync[9]}]
#set_load 0.398739  [get_nets {addr_sync[8]}]
#set_resistance 0.0603551  [get_nets {addr_sync[8]}]
#set_load 1.06071  [get_nets {addr_sync[7]}]
#set_resistance 0.158615  [get_nets {addr_sync[7]}]
#set_load 0.795577  [get_nets {addr_sync[6]}]
#set_resistance 0.120683  [get_nets {addr_sync[6]}]
#set_load 0.768221  [get_nets {addr_sync[5]}]
#set_resistance 0.114703  [get_nets {addr_sync[5]}]
#set_load 0.632455  [get_nets {addr_sync[4]}]
#set_resistance 0.0952497  [get_nets {addr_sync[4]}]
#set_load 0.373129  [get_nets {addr_sync[3]}]
#set_resistance 0.0567899  [get_nets {addr_sync[3]}]
#set_load 0.712883  [get_nets {addr_sync[2]}]
#set_resistance 0.105264  [get_nets {addr_sync[2]}]
#set_load 0.566072  [get_nets {addr_sync[1]}]
#set_resistance 0.0818484  [get_nets {addr_sync[1]}]
#set_load 0.213682  [get_nets {addr_sync[0]}]
#set_resistance 0.031451  [get_nets {addr_sync[0]}]
#set_load 0.418924  [get_nets rd_wr_sync]
#set_resistance 0.060583  [get_nets rd_wr_sync]
#set_load 0.764942  [get_nets u_rxreg_net873]
#set_resistance 0.0941599  [get_nets u_rxreg_net873]
#set_load 1.59761  [get_nets u_rxreg_net868]
#set_resistance 0.168901  [get_nets u_rxreg_net868]
#set_load 1.67928  [get_nets u_rxreg_net863]
#set_resistance 0.176538  [get_nets u_rxreg_net863]
#set_load 1.53401  [get_nets u_rxreg_net857]
#set_resistance 0.199602  [get_nets u_rxreg_net857]
#set_load 0.303317  [get_nets u_rxreg_N60]
#set_resistance 0.0450898  [get_nets u_rxreg_N60]
#set_load 0.274872  [get_nets u_rxreg_N59]
#set_resistance 0.0413318  [get_nets u_rxreg_N59]
#set_load 0.0686727  [get_nets u_rxreg_N58]
#set_resistance 0.0103463  [get_nets u_rxreg_N58]
#set_load 0.27817  [get_nets u_rxreg_N57]
#set_resistance 0.0411905  [get_nets u_rxreg_N57]
#set_load 0.134134  [get_nets u_rxreg_N56]
#set_resistance 0.0195915  [get_nets u_rxreg_N56]
#set_load 0.0688045  [get_nets u_rxreg_N55]
#set_resistance 0.0104291  [get_nets u_rxreg_N55]
#set_load 0.211458  [get_nets u_rxreg_N54]
#set_resistance 0.0309936  [get_nets u_rxreg_N54]
#set_load 0.0683111  [get_nets u_rxreg_N53]
#set_resistance 0.0102075  [get_nets u_rxreg_N53]
#set_load 0.161913  [get_nets u_rxreg_N52]
#set_resistance 0.0236727  [get_nets u_rxreg_N52]
#set_load 0.305182  [get_nets u_rxreg_N51]
#set_resistance 0.0448586  [get_nets u_rxreg_N51]
#set_load 0.157277  [get_nets u_rxreg_N50]
#set_resistance 0.022805  [get_nets u_rxreg_N50]
#set_load 0.221472  [get_nets u_rxreg_N49]
#set_resistance 0.0324309  [get_nets u_rxreg_N49]
#set_load 0.269374  [get_nets u_rxreg_N48]
#set_resistance 0.0392759  [get_nets u_rxreg_N48]
#set_load 0.194699  [get_nets u_rxreg_N47]
#set_resistance 0.0286052  [get_nets u_rxreg_N47]
#set_load 0.308837  [get_nets u_rxreg_N46]
#set_resistance 0.0446362  [get_nets u_rxreg_N46]
#set_load 0.405834  [get_nets u_rxreg_N45]
#set_resistance 0.0606173  [get_nets u_rxreg_N45]
#set_load 0.149683  [get_nets u_rxreg_N44]
#set_resistance 0.0224247  [get_nets u_rxreg_N44]
#set_load 0.412645  [get_nets u_rxreg_N43]
#set_resistance 0.0613025  [get_nets u_rxreg_N43]
#set_load 0.306955  [get_nets u_rxreg_N42]
#set_resistance 0.0452104  [get_nets u_rxreg_N42]
#set_load 0.144414  [get_nets u_rxreg_N41]
#set_resistance 0.0211427  [get_nets u_rxreg_N41]
#set_load 0.329401  [get_nets u_rxreg_N40]
#set_resistance 0.0484306  [get_nets u_rxreg_N40]
#set_load 0.21603  [get_nets u_rxreg_N39]
#set_resistance 0.0315709  [get_nets u_rxreg_N39]
#set_load 0.0999713  [get_nets u_rxreg_N38]
#set_resistance 0.0149438  [get_nets u_rxreg_N38]
#set_load 0.300431  [get_nets u_rxreg_N37]
#set_resistance 0.0449751  [get_nets u_rxreg_N37]
#set_load 0.291622  [get_nets u_rxreg_N36]
#set_resistance 0.0430089  [get_nets u_rxreg_N36]
#set_load 0.102398  [get_nets u_rxreg_N35]
#set_resistance 0.0154251  [get_nets u_rxreg_N35]
#set_load 0.317376  [get_nets u_rxreg_N34]
#set_resistance 0.0458354  [get_nets u_rxreg_N34]
#set_load 0.109941  [get_nets u_rxreg_N33]
#set_resistance 0.0161939  [get_nets u_rxreg_N33]
#set_load 0.235427  [get_nets u_rxreg_N32]
#set_resistance 0.0339406  [get_nets u_rxreg_N32]
#set_load 0.353035  [get_nets u_rxreg_N31]
#set_resistance 0.0520016  [get_nets u_rxreg_N31]
#set_load 0.218504  [get_nets u_rxreg_N30]
#set_resistance 0.031806  [get_nets u_rxreg_N30]
#set_load 0.65757  [get_nets {u_rxreg_data_int[0]}]
#set_resistance 0.0877029  [get_nets {u_rxreg_data_int[0]}]
#set_load 0.116338  [get_nets {u_rxreg_data_int[1]}]
#set_resistance 0.0171613  [get_nets {u_rxreg_data_int[1]}]
#set_load 0.717807  [get_nets {u_rxreg_data_int[2]}]
#set_resistance 0.096007  [get_nets {u_rxreg_data_int[2]}]
#set_load 0.184615  [get_nets {u_rxreg_data_int[3]}]
#set_resistance 0.0271686  [get_nets {u_rxreg_data_int[3]}]
#set_load 0.0924678  [get_nets {u_rxreg_data_int[4]}]
#set_resistance 0.0139288  [get_nets {u_rxreg_data_int[4]}]
#set_load 0.413829  [get_nets {u_rxreg_data_int[5]}]
#set_resistance 0.0560827  [get_nets {u_rxreg_data_int[5]}]
#set_load 0.208835  [get_nets {u_rxreg_data_int[6]}]
#set_resistance 0.0302943  [get_nets {u_rxreg_data_int[6]}]
#set_load 0.246733  [get_nets {u_rxreg_data_int[7]}]
#set_resistance 0.0334565  [get_nets {u_rxreg_data_int[7]}]
#set_load 0.626692  [get_nets {u_rxreg_data_int[8]}]
#set_resistance 0.0847088  [get_nets {u_rxreg_data_int[8]}]
#set_load 0.12845  [get_nets {u_rxreg_data_int[9]}]
#set_resistance 0.0189666  [get_nets {u_rxreg_data_int[9]}]
#set_load 0.488912  [get_nets {u_rxreg_data_int[10]}]
#set_resistance 0.0662351  [get_nets {u_rxreg_data_int[10]}]
#set_load 0.393597  [get_nets {u_rxreg_data_int[11]}]
#set_resistance 0.0532341  [get_nets {u_rxreg_data_int[11]}]
#set_load 0.187043  [get_nets {u_rxreg_data_int[12]}]
#set_resistance 0.0272036  [get_nets {u_rxreg_data_int[12]}]
#set_load 0.622144  [get_nets {u_rxreg_data_int[13]}]
#set_resistance 0.0846712  [get_nets {u_rxreg_data_int[13]}]
#set_load 0.655349  [get_nets {u_rxreg_data_int[14]}]
#set_resistance 0.0894363  [get_nets {u_rxreg_data_int[14]}]
#set_load 0.0489611  [get_nets {u_rxreg_data_int[15]}]
#set_resistance 0.00733936  [get_nets {u_rxreg_data_int[15]}]
#set_load 0.498499  [get_nets {u_rxreg_data_int[16]}]
#set_resistance 0.0676447  [get_nets {u_rxreg_data_int[16]}]
#set_load 0.662453  [get_nets {u_rxreg_data_int[17]}]
#set_resistance 0.0893932  [get_nets {u_rxreg_data_int[17]}]
#set_load 0.103546  [get_nets {u_rxreg_data_int[18]}]
#set_resistance 0.0155435  [get_nets {u_rxreg_data_int[18]}]
#set_load 0.593265  [get_nets {u_rxreg_data_int[19]}]
#set_resistance 0.0802495  [get_nets {u_rxreg_data_int[19]}]
#set_load 0.337395  [get_nets {u_rxreg_data_int[20]}]
#set_resistance 0.0457029  [get_nets {u_rxreg_data_int[20]}]
#set_load 0.0746564  [get_nets {u_rxreg_data_int[21]}]
#set_resistance 0.0109231  [get_nets {u_rxreg_data_int[21]}]
#set_load 0.380724  [get_nets {u_rxreg_data_int[22]}]
#set_resistance 0.0509481  [get_nets {u_rxreg_data_int[22]}]
#set_load 0.746181  [get_nets {u_rxreg_data_int[23]}]
#set_resistance 0.0991785  [get_nets {u_rxreg_data_int[23]}]
#set_load 0.142329  [get_nets {u_rxreg_data_int[24]}]
#set_resistance 0.0208392  [get_nets {u_rxreg_data_int[24]}]
#set_load 0.491478  [get_nets {u_rxreg_data_int[25]}]
#set_resistance 0.0670921  [get_nets {u_rxreg_data_int[25]}]
#set_load 0.307235  [get_nets {u_rxreg_data_int[26]}]
#set_resistance 0.0449361  [get_nets {u_rxreg_data_int[26]}]
#set_load 0.0427428  [get_nets {u_rxreg_data_int[27]}]
#set_resistance 0.00638973  [get_nets {u_rxreg_data_int[27]}]
#set_load 0.345308  [get_nets {u_rxreg_data_int[28]}]
#set_resistance 0.0506201  [get_nets {u_rxreg_data_int[28]}]
#set_load 0.0824983  [get_nets {u_rxreg_data_int[29]}]
#set_resistance 0.0122259  [get_nets {u_rxreg_data_int[29]}]
#set_load 0.479634  [get_nets {u_rxreg_data_int[30]}]
#set_resistance 0.0703521  [get_nets {u_rxreg_data_int[30]}]
#set_load 0.223586  [get_nets {u_rxreg_data_int[31]}]
#set_resistance 0.0334779  [get_nets {u_rxreg_data_int[31]}]
#set_load 0.125596  [get_nets u_rxreg_N29]
#set_resistance 0.0184635  [get_nets u_rxreg_N29]
#set_load 0.0663952  [get_nets u_rxreg_N28]
#set_resistance 0.0100382  [get_nets u_rxreg_N28]
#set_load 0.0969706  [get_nets u_rxreg_N27]
#set_resistance 0.014358  [get_nets u_rxreg_N27]
#set_load 0.13149  [get_nets u_rxreg_N26]
#set_resistance 0.0194356  [get_nets u_rxreg_N26]
#set_load 0.195361  [get_nets u_rxreg_N25]
#set_resistance 0.0284825  [get_nets u_rxreg_N25]
#set_load 0.140871  [get_nets u_rxreg_N24]
#set_resistance 0.0207884  [get_nets u_rxreg_N24]
#set_load 0.178222  [get_nets u_rxreg_N23]
#set_resistance 0.0266475  [get_nets u_rxreg_N23]
#set_load 0.162279  [get_nets u_rxreg_N22]
#set_resistance 0.0245747  [get_nets u_rxreg_N22]
#set_load 0.315828  [get_nets u_rxreg_N9]
#set_resistance 0.0477903  [get_nets u_rxreg_N9]
#set_load 0.504283  [get_nets {u_rxreg_counter[0]}]
#set_resistance 0.058176  [get_nets {u_rxreg_counter[0]}]
#set_load 1.00872  [get_nets {u_rxreg_counter[1]}]
#set_resistance 0.121702  [get_nets {u_rxreg_counter[1]}]
#set_load 0.211702  [get_nets {u_rxreg_counter[2]}]
#set_resistance 0.0275089  [get_nets {u_rxreg_counter[2]}]
#set_load 0.742934  [get_nets {u_rxreg_counter[3]}]
#set_resistance 0.0960967  [get_nets {u_rxreg_counter[3]}]
#set_load 0.518683  [get_nets {u_rxreg_counter[4]}]
#set_resistance 0.0713539  [get_nets {u_rxreg_counter[4]}]
#set_load 0.597157  [get_nets {u_rxreg_counter[5]}]
#set_resistance 0.0749631  [get_nets {u_rxreg_counter[5]}]
#set_load 0.203214  [get_nets {u_rxreg_counter[6]}]
#set_resistance 0.027909  [get_nets {u_rxreg_counter[6]}]
#set_load 0.328945  [get_nets {u_rxreg_counter[7]}]
#set_resistance 0.041997  [get_nets {u_rxreg_counter[7]}]
#set_load 0.1151  [get_nets {u_rxreg_counter_trgt_next[0]}]
#set_resistance 0.0168756  [get_nets {u_rxreg_counter_trgt_next[0]}]
#set_load 0.228211  [get_nets {u_rxreg_counter_trgt_next[1]}]
#set_resistance 0.0340094  [get_nets {u_rxreg_counter_trgt_next[1]}]
#set_load 0.191757  [get_nets {u_rxreg_counter_trgt_next[2]}]
#set_resistance 0.0287885  [get_nets {u_rxreg_counter_trgt_next[2]}]
#set_load 0.088934  [get_nets {u_rxreg_counter_trgt_next[3]}]
#set_resistance 0.0133222  [get_nets {u_rxreg_counter_trgt_next[3]}]
#set_load 0.139822  [get_nets {u_rxreg_counter_trgt_next[4]}]
#set_resistance 0.0206173  [get_nets {u_rxreg_counter_trgt_next[4]}]
#set_load 0.223602  [get_nets {u_rxreg_counter_trgt_next[5]}]
#set_resistance 0.0332384  [get_nets {u_rxreg_counter_trgt_next[5]}]
#set_load 0.257893  [get_nets {u_rxreg_counter_trgt_next[6]}]
#set_resistance 0.0375486  [get_nets {u_rxreg_counter_trgt_next[6]}]
#set_load 0.257516  [get_nets {u_rxreg_counter_trgt_next[7]}]
#set_resistance 0.0389233  [get_nets {u_rxreg_counter_trgt_next[7]}]
#set_load 0.609209  [get_nets u_rxreg_N7]
#set_resistance 0.0828772  [get_nets u_rxreg_N7]
#set_load 0.148001  [get_nets {u_rxreg_counter_trgt[0]}]
#set_resistance 0.0224925  [get_nets {u_rxreg_counter_trgt[0]}]
#set_load 0.179397  [get_nets {u_rxreg_counter_trgt[1]}]
#set_resistance 0.0271019  [get_nets {u_rxreg_counter_trgt[1]}]
#set_load 0.643341  [get_nets {u_rxreg_counter_trgt[2]}]
#set_resistance 0.0937684  [get_nets {u_rxreg_counter_trgt[2]}]
#set_load 0.0752621  [get_nets {u_rxreg_counter_trgt[3]}]
#set_resistance 0.0111372  [get_nets {u_rxreg_counter_trgt[3]}]
#set_load 0.277458  [get_nets {u_rxreg_counter_trgt[4]}]
#set_resistance 0.0400849  [get_nets {u_rxreg_counter_trgt[4]}]
#set_load 0.35894  [get_nets {u_rxreg_counter_trgt[5]}]
#set_resistance 0.0544158  [get_nets {u_rxreg_counter_trgt[5]}]
#set_load 0.489073  [get_nets {u_rxreg_counter_trgt[6]}]
#set_resistance 0.070579  [get_nets {u_rxreg_counter_trgt[6]}]
#set_load 0.276516  [get_nets {u_rxreg_counter_trgt[7]}]
#set_resistance 0.0399904  [get_nets {u_rxreg_counter_trgt[7]}]
#set_load 1.16775  [get_nets u_txreg_net840]
#set_resistance 0.136621  [get_nets u_txreg_net840]
#set_load 2.36397  [get_nets u_txreg_net835]
#set_resistance 0.244734  [get_nets u_txreg_net835]
#set_load 2.248  [get_nets u_txreg_net830]
#set_resistance 0.232687  [get_nets u_txreg_net830]
#set_load 0.845504  [get_nets u_txreg_net824]
#set_resistance 0.110932  [get_nets u_txreg_net824]
#set_load 4.7927  [get_nets u_txreg_sclk_test]
#set_resistance 0.582963  [get_nets u_txreg_sclk_test]
#set_load 0.138852  [get_nets u_txreg_N65]
#set_resistance 0.0207624  [get_nets u_txreg_N65]
#set_load 0.0833201  [get_nets u_txreg_N64]
#set_resistance 0.0123474  [get_nets u_txreg_N64]
#set_load 0.167308  [get_nets u_txreg_N63]
#set_resistance 0.0247143  [get_nets u_txreg_N63]
#set_load 0.440585  [get_nets u_txreg_N62]
#set_resistance 0.0629635  [get_nets u_txreg_N62]
#set_load 0.232602  [get_nets u_txreg_N61]
#set_resistance 0.0344978  [get_nets u_txreg_N61]
#set_load 0.296024  [get_nets u_txreg_N60]
#set_resistance 0.0428699  [get_nets u_txreg_N60]
#set_load 0.252064  [get_nets u_txreg_N59]
#set_resistance 0.0365823  [get_nets u_txreg_N59]
#set_load 0.382125  [get_nets u_txreg_N58]
#set_resistance 0.0555142  [get_nets u_txreg_N58]
#set_load 0.251806  [get_nets u_txreg_N57]
#set_resistance 0.0380205  [get_nets u_txreg_N57]
#set_load 0.265309  [get_nets u_txreg_N56]
#set_resistance 0.039845  [get_nets u_txreg_N56]
#set_load 0.142973  [get_nets u_txreg_N55]
#set_resistance 0.0217514  [get_nets u_txreg_N55]
#set_load 0.172335  [get_nets u_txreg_N54]
#set_resistance 0.0259598  [get_nets u_txreg_N54]
#set_load 0.14674  [get_nets u_txreg_N53]
#set_resistance 0.0223299  [get_nets u_txreg_N53]
#set_load 0.166284  [get_nets u_txreg_N52]
#set_resistance 0.0250604  [get_nets u_txreg_N52]
#set_load 0.257605  [get_nets u_txreg_N51]
#set_resistance 0.0385409  [get_nets u_txreg_N51]
#set_load 0.193051  [get_nets u_txreg_N50]
#set_resistance 0.0288473  [get_nets u_txreg_N50]
#set_load 0.125959  [get_nets u_txreg_N49]
#set_resistance 0.0191391  [get_nets u_txreg_N49]
#set_load 0.126745  [get_nets u_txreg_N48]
#set_resistance 0.0192739  [get_nets u_txreg_N48]
#set_load 0.0954268  [get_nets u_txreg_N47]
#set_resistance 0.0143339  [get_nets u_txreg_N47]
#set_load 0.0626308  [get_nets u_txreg_N46]
#set_resistance 0.00950496  [get_nets u_txreg_N46]
#set_load 0.0782021  [get_nets u_txreg_N45]
#set_resistance 0.0117753  [get_nets u_txreg_N45]
#set_load 0.102024  [get_nets u_txreg_N44]
#set_resistance 0.0154028  [get_nets u_txreg_N44]
#set_load 0.0872107  [get_nets u_txreg_N43]
#set_resistance 0.0130929  [get_nets u_txreg_N43]
#set_load 0.0819725  [get_nets u_txreg_N42]
#set_resistance 0.0121145  [get_nets u_txreg_N42]
#set_load 0.336799  [get_nets u_txreg_N41]
#set_resistance 0.0496277  [get_nets u_txreg_N41]
#set_load 0.0852851  [get_nets u_txreg_N40]
#set_resistance 0.0125615  [get_nets u_txreg_N40]
#set_load 0.106788  [get_nets u_txreg_N39]
#set_resistance 0.0158553  [get_nets u_txreg_N39]
#set_load 0.102712  [get_nets u_txreg_N38]
#set_resistance 0.0154673  [get_nets u_txreg_N38]
#set_load 0.188783  [get_nets u_txreg_N37]
#set_resistance 0.0276333  [get_nets u_txreg_N37]
#set_load 0.201003  [get_nets u_txreg_N36]
#set_resistance 0.0305371  [get_nets u_txreg_N36]
#set_load 0.182241  [get_nets u_txreg_N35]
#set_resistance 0.0266285  [get_nets u_txreg_N35]
#set_load 0.191907  [get_nets u_txreg_N34]
#set_resistance 0.0289746  [get_nets u_txreg_N34]
#set_load 0.167354  [get_nets u_txreg_N31]
#set_resistance 0.0243193  [get_nets u_txreg_N31]
#set_load 0.189623  [get_nets u_txreg_N30]
#set_resistance 0.0277934  [get_nets u_txreg_N30]
#set_load 0.172898  [get_nets u_txreg_N29]
#set_resistance 0.0252366  [get_nets u_txreg_N29]
#set_load 0.195492  [get_nets u_txreg_N28]
#set_resistance 0.0286429  [get_nets u_txreg_N28]
#set_load 0.0983786  [get_nets u_txreg_N27]
#set_resistance 0.0145127  [get_nets u_txreg_N27]
#set_load 0.138624  [get_nets u_txreg_N26]
#set_resistance 0.0204282  [get_nets u_txreg_N26]
#set_load 0.0776967  [get_nets u_txreg_N25]
#set_resistance 0.0114891  [get_nets u_txreg_N25]
#set_load 0.136361  [get_nets u_txreg_N24]
#set_resistance 0.0199583  [get_nets u_txreg_N24]
#set_load 4.25162  [get_nets u_txreg_N11]
#set_resistance 0.582963  [get_nets u_txreg_N11]
#set_load 0.157965  [get_nets u_txreg_running]
#set_resistance 0.0230248  [get_nets u_txreg_running]
#set_load 0.124585  [get_nets u_txreg_N10]
#set_resistance 0.0184796  [get_nets u_txreg_N10]
#set_load 0.548545  [get_nets {u_txreg_counter[0]}]
#set_resistance 0.0666563  [get_nets {u_txreg_counter[0]}]
#set_load 0.597244  [get_nets {u_txreg_counter[1]}]
#set_resistance 0.0749106  [get_nets {u_txreg_counter[1]}]
#set_load 0.0877631  [get_nets {u_txreg_counter[2]}]
#set_resistance 0.0132234  [get_nets {u_txreg_counter[2]}]
#set_load 0.695314  [get_nets {u_txreg_counter[3]}]
#set_resistance 0.0945947  [get_nets {u_txreg_counter[3]}]
#set_load 0.294851  [get_nets {u_txreg_counter[4]}]
#set_resistance 0.0405026  [get_nets {u_txreg_counter[4]}]
#set_load 0.552338  [get_nets {u_txreg_counter[5]}]
#set_resistance 0.0736316  [get_nets {u_txreg_counter[5]}]
#set_load 0.310088  [get_nets {u_txreg_counter[6]}]
#set_resistance 0.045672  [get_nets {u_txreg_counter[6]}]
#set_load 0.516586  [get_nets {u_txreg_counter[7]}]
#set_resistance 0.0688436  [get_nets {u_txreg_counter[7]}]
#set_load 0.287953  [get_nets {u_txreg_counter_trgt[0]}]
#set_resistance 0.0426688  [get_nets {u_txreg_counter_trgt[0]}]
#set_load 0.0450568  [get_nets {u_txreg_counter_trgt[1]}]
#set_resistance 0.00676218  [get_nets {u_txreg_counter_trgt[1]}]
#set_load 0.262391  [get_nets {u_txreg_counter_trgt[2]}]
#set_resistance 0.0389997  [get_nets {u_txreg_counter_trgt[2]}]
#set_load 0.016962  [get_nets {u_txreg_counter_trgt[3]}]
#set_resistance 0.00247052  [get_nets {u_txreg_counter_trgt[3]}]
#set_load 0.677204  [get_nets {u_txreg_counter_trgt[4]}]
#set_resistance 0.0970802  [get_nets {u_txreg_counter_trgt[4]}]
#set_load 0.225776  [get_nets {u_txreg_counter_trgt[5]}]
#set_resistance 0.0335928  [get_nets {u_txreg_counter_trgt[5]}]
#set_load 0.730171  [get_nets {u_txreg_counter_trgt[6]}]
#set_resistance 0.105772  [get_nets {u_txreg_counter_trgt[6]}]
#set_load 0.05832  [get_nets {u_txreg_counter_trgt[7]}]
#set_resistance 0.00887345  [get_nets {u_txreg_counter_trgt[7]}]
#set_load 0.570081  [get_nets {u_txreg_data_int[0]}]
#set_resistance 0.082237  [get_nets {u_txreg_data_int[0]}]
#set_load 0.329964  [get_nets {u_txreg_data_int[1]}]
#set_resistance 0.0477526  [get_nets {u_txreg_data_int[1]}]
#set_load 0.627387  [get_nets {u_txreg_data_int[2]}]
#set_resistance 0.0902535  [get_nets {u_txreg_data_int[2]}]
#set_load 0.250167  [get_nets {u_txreg_data_int[3]}]
#set_resistance 0.0372924  [get_nets {u_txreg_data_int[3]}]
#set_load 0.785263  [get_nets {u_txreg_data_int[4]}]
#set_resistance 0.11421  [get_nets {u_txreg_data_int[4]}]
#set_load 0.379065  [get_nets {u_txreg_data_int[5]}]
#set_resistance 0.0547673  [get_nets {u_txreg_data_int[5]}]
#set_load 0.674458  [get_nets {u_txreg_data_int[6]}]
#set_resistance 0.0986198  [get_nets {u_txreg_data_int[6]}]
#set_load 0.345891  [get_nets {u_txreg_data_int[7]}]
#set_resistance 0.0518498  [get_nets {u_txreg_data_int[7]}]
#set_load 0.606757  [get_nets {u_txreg_data_int[8]}]
#set_resistance 0.0883289  [get_nets {u_txreg_data_int[8]}]
#set_load 0.295225  [get_nets {u_txreg_data_int[9]}]
#set_resistance 0.0439317  [get_nets {u_txreg_data_int[9]}]
#set_load 0.522797  [get_nets {u_txreg_data_int[10]}]
#set_resistance 0.0765632  [get_nets {u_txreg_data_int[10]}]
#set_load 0.315994  [get_nets {u_txreg_data_int[11]}]
#set_resistance 0.0471032  [get_nets {u_txreg_data_int[11]}]
#set_load 0.540841  [get_nets {u_txreg_data_int[12]}]
#set_resistance 0.0790816  [get_nets {u_txreg_data_int[12]}]
#set_load 0.205561  [get_nets {u_txreg_data_int[13]}]
#set_resistance 0.0301508  [get_nets {u_txreg_data_int[13]}]
#set_load 0.55791  [get_nets {u_txreg_data_int[14]}]
#set_resistance 0.0822237  [get_nets {u_txreg_data_int[14]}]
#set_load 0.269972  [get_nets {u_txreg_data_int[15]}]
#set_resistance 0.0405313  [get_nets {u_txreg_data_int[15]}]
#set_load 0.543489  [get_nets {u_txreg_data_int[16]}]
#set_resistance 0.0802463  [get_nets {u_txreg_data_int[16]}]
#set_load 0.286849  [get_nets {u_txreg_data_int[17]}]
#set_resistance 0.0423947  [get_nets {u_txreg_data_int[17]}]
#set_load 0.301139  [get_nets {u_txreg_data_int[18]}]
#set_resistance 0.0442957  [get_nets {u_txreg_data_int[18]}]
#set_load 0.441822  [get_nets {u_txreg_data_int[19]}]
#set_resistance 0.064077  [get_nets {u_txreg_data_int[19]}]
#set_load 0.450551  [get_nets {u_txreg_data_int[20]}]
#set_resistance 0.0658564  [get_nets {u_txreg_data_int[20]}]
#set_load 0.594518  [get_nets {u_txreg_data_int[21]}]
#set_resistance 0.0861884  [get_nets {u_txreg_data_int[21]}]
#set_load 0.496858  [get_nets {u_txreg_data_int[22]}]
#set_resistance 0.0735832  [get_nets {u_txreg_data_int[22]}]
#set_load 0.803253  [get_nets {u_txreg_data_int[23]}]
#set_resistance 0.117913  [get_nets {u_txreg_data_int[23]}]
#set_load 0.654198  [get_nets {u_txreg_data_int[24]}]
#set_resistance 0.0949066  [get_nets {u_txreg_data_int[24]}]
#set_load 1.16646  [get_nets {u_txreg_data_int[25]}]
#set_resistance 0.168576  [get_nets {u_txreg_data_int[25]}]
#set_load 0.780245  [get_nets {u_txreg_data_int[26]}]
#set_resistance 0.113114  [get_nets {u_txreg_data_int[26]}]
#set_load 0.631582  [get_nets {u_txreg_data_int[27]}]
#set_resistance 0.0907956  [get_nets {u_txreg_data_int[27]}]
#set_load 1.0215  [get_nets {u_txreg_data_int[28]}]
#set_resistance 0.151526  [get_nets {u_txreg_data_int[28]}]
#set_load 2.2869  [get_nets {u_txreg_data_int[29]}]
#set_resistance 0.332701  [get_nets {u_txreg_data_int[29]}]
#set_load 2.37411  [get_nets {u_txreg_data_int[30]}]
#set_resistance 0.344927  [get_nets {u_txreg_data_int[30]}]
#set_load 2.63112  [get_nets {u_txreg_data_int[31]}]
#set_resistance 0.382135  [get_nets {u_txreg_data_int[31]}]
#set_load 0.616367  [get_nets u_device_sm_net774]
#set_resistance 0.0783355  [get_nets u_device_sm_net774]
#set_load 1.9331  [get_nets u_device_sm_net769]
#set_resistance 0.201228  [get_nets u_device_sm_net769]
#set_load 1.91134  [get_nets u_device_sm_net763]
#set_resistance 0.198802  [get_nets u_device_sm_net763]
#set_load 1.27035  [get_nets u_device_sm_N205]
#set_resistance 0.184808  [get_nets u_device_sm_N205]
#set_load 0.585208  [get_nets u_device_sm_N204]
#set_resistance 0.0838519  [get_nets u_device_sm_N204]
#set_load 0.351404  [get_nets u_device_sm_N203]
#set_resistance 0.0516938  [get_nets u_device_sm_N203]
#set_load 1.58212  [get_nets u_device_sm_N202]
#set_resistance 0.234409  [get_nets u_device_sm_N202]
#set_load 0.679883  [get_nets u_device_sm_N201]
#set_resistance 0.102571  [get_nets u_device_sm_N201]
#set_load 0.491175  [get_nets u_device_sm_N200]
#set_resistance 0.0741095  [get_nets u_device_sm_N200]
#set_load 0.583784  [get_nets u_device_sm_N199]
#set_resistance 0.0871186  [get_nets u_device_sm_N199]
#set_load 0.638774  [get_nets u_device_sm_N198]
#set_resistance 0.095875  [get_nets u_device_sm_N198]
#set_load 0.697523  [get_nets u_device_sm_N197]
#set_resistance 0.105443  [get_nets u_device_sm_N197]
#set_load 0.586458  [get_nets u_device_sm_N196]
#set_resistance 0.0889751  [get_nets u_device_sm_N196]
#set_load 0.576403  [get_nets u_device_sm_N195]
#set_resistance 0.0868462  [get_nets u_device_sm_N195]
#set_load 0.57978  [get_nets u_device_sm_N194]
#set_resistance 0.0881592  [get_nets u_device_sm_N194]
#set_load 0.407295  [get_nets u_device_sm_N193]
#set_resistance 0.0616963  [get_nets u_device_sm_N193]
#set_load 0.406287  [get_nets u_device_sm_N192]
#set_resistance 0.0613955  [get_nets u_device_sm_N192]
#set_load 0.157486  [get_nets u_device_sm_N191]
#set_resistance 0.023799  [get_nets u_device_sm_N191]
#set_load 0.10917  [get_nets u_device_sm_N190]
#set_resistance 0.0164535  [get_nets u_device_sm_N190]
#set_load 0.114629  [get_nets u_device_sm_N189]
#set_resistance 0.0164273  [get_nets u_device_sm_N189]
#set_load 0.184534  [get_nets u_device_sm_N188]
#set_resistance 0.0266649  [get_nets u_device_sm_N188]
#set_load 0.867719  [get_nets u_device_sm_N187]
#set_resistance 0.131203  [get_nets u_device_sm_N187]
#set_load 0.707079  [get_nets u_device_sm_N186]
#set_resistance 0.107279  [get_nets u_device_sm_N186]
#set_load 0.367202  [get_nets u_device_sm_N185]
#set_resistance 0.0550162  [get_nets u_device_sm_N185]
#set_load 0.0964236  [get_nets u_device_sm_N184]
#set_resistance 0.0138005  [get_nets u_device_sm_N184]
#set_load 0.570905  [get_nets u_device_sm_N183]
#set_resistance 0.0855081  [get_nets u_device_sm_N183]
#set_load 0.476197  [get_nets u_device_sm_N182]
#set_resistance 0.0721181  [get_nets u_device_sm_N182]
#set_load 0.727776  [get_nets u_device_sm_N181]
#set_resistance 0.110167  [get_nets u_device_sm_N181]
#set_load 0.800337  [get_nets u_device_sm_N180]
#set_resistance 0.121653  [get_nets u_device_sm_N180]
#set_load 0.721399  [get_nets u_device_sm_N179]
#set_resistance 0.109775  [get_nets u_device_sm_N179]
#set_load 0.659659  [get_nets u_device_sm_N178]
#set_resistance 0.100307  [get_nets u_device_sm_N178]
#set_load 0.376113  [get_nets u_device_sm_N177]
#set_resistance 0.0571301  [get_nets u_device_sm_N177]
#set_load 0.185283  [get_nets u_device_sm_N176]
#set_resistance 0.0270458  [get_nets u_device_sm_N176]
#set_load 1.10213  [get_nets u_device_sm_N175]
#set_resistance 0.163407  [get_nets u_device_sm_N175]
#set_load 0.485038  [get_nets u_device_sm_N174]
#set_resistance 0.0737929  [get_nets u_device_sm_N174]
#set_load 0.282537  [get_nets u_device_sm_N163]
#set_resistance 0.0422289  [get_nets u_device_sm_N163]
#set_load 0.572843  [get_nets u_device_sm_tx_done_reg]
#set_resistance 0.0787478  [get_nets u_device_sm_tx_done_reg]
#set_load 1.00025  [get_nets {u_device_sm_state[0]}]
#set_resistance 0.110776  [get_nets {u_device_sm_state[0]}]
#set_load 0.749134  [get_nets {u_device_sm_state[1]}]
#set_resistance 0.0913666  [get_nets {u_device_sm_state[1]}]
#set_load 0.571402  [get_nets {u_device_sm_state[2]}]
#set_resistance 0.073281  [get_nets {u_device_sm_state[2]}]
#set_load 0.217415  [get_nets {u_device_sm_state_next[0]}]
#set_resistance 0.0325278  [get_nets {u_device_sm_state_next[0]}]
#set_load 0.12555  [get_nets {u_device_sm_state_next[1]}]
#set_resistance 0.0191042  [get_nets {u_device_sm_state_next[1]}]
#set_load 0.259596  [get_nets {u_device_sm_state_next[2]}]
#set_resistance 0.0393174  [get_nets {u_device_sm_state_next[2]}]
#set_load 1.71388  [get_nets u_device_sm_tx_data_valid_next]
#set_resistance 0.258815  [get_nets u_device_sm_tx_data_valid_next]
#set_load 1.44626  [get_nets u_device_sm_ctrl_data_tx_ready_next]
#set_resistance 0.219128  [get_nets u_device_sm_ctrl_data_tx_ready_next]
#set_load 1.32878  [get_nets u_device_sm_sample_CMD]
#set_resistance 0.174051  [get_nets u_device_sm_sample_CMD]
#set_load 2.14156  [get_nets u_device_sm_sample_ADDR]
#set_resistance 0.281755  [get_nets u_device_sm_sample_ADDR]
#set_load 0.288876  [get_nets u_device_sm_tx_counter_upd_next]
#set_resistance 0.0439534  [get_nets u_device_sm_tx_counter_upd_next]
#set_load 1.22675  [get_nets u_device_sm_tx_counter_next_3_]
#set_resistance 0.184305  [get_nets u_device_sm_tx_counter_next_3_]
#set_load 1.23185  [get_nets {u_device_sm_s_dummy_cycles[0]}]
#set_resistance 0.179885  [get_nets {u_device_sm_s_dummy_cycles[0]}]
#set_load 1.17915  [get_nets {u_device_sm_s_dummy_cycles[1]}]
#set_resistance 0.170822  [get_nets {u_device_sm_s_dummy_cycles[1]}]
#set_load 0.123951  [get_nets {u_device_sm_s_dummy_cycles[2]}]
#set_resistance 0.0184856  [get_nets {u_device_sm_s_dummy_cycles[2]}]
#set_load 1.02533  [get_nets {u_device_sm_s_dummy_cycles[3]}]
#set_resistance 0.149439  [get_nets {u_device_sm_s_dummy_cycles[3]}]
#set_load 0.448882  [get_nets {u_device_sm_s_dummy_cycles[4]}]
#set_resistance 0.0651544  [get_nets {u_device_sm_s_dummy_cycles[4]}]
#set_load 0.237887  [get_nets {u_device_sm_s_dummy_cycles[5]}]
#set_resistance 0.0360643  [get_nets {u_device_sm_s_dummy_cycles[5]}]
#set_load 0.577299  [get_nets {u_device_sm_s_dummy_cycles[6]}]
#set_resistance 0.0830607  [get_nets {u_device_sm_s_dummy_cycles[6]}]
#set_load 0.741429  [get_nets {u_device_sm_s_dummy_cycles[7]}]
#set_resistance 0.106958  [get_nets {u_device_sm_s_dummy_cycles[7]}]
#set_load 0.406571  [get_nets {u_device_sm_cmd_reg[0]}]
#set_resistance 0.0615674  [get_nets {u_device_sm_cmd_reg[0]}]
#set_load 0.440388  [get_nets {u_device_sm_cmd_reg[1]}]
#set_resistance 0.0661602  [get_nets {u_device_sm_cmd_reg[1]}]
#set_load 0.302418  [get_nets {u_device_sm_cmd_reg[2]}]
#set_resistance 0.0446198  [get_nets {u_device_sm_cmd_reg[2]}]
#set_load 0.24904  [get_nets {u_device_sm_cmd_reg[3]}]
#set_resistance 0.0368052  [get_nets {u_device_sm_cmd_reg[3]}]
#set_load 0.24875  [get_nets {u_device_sm_cmd_reg[4]}]
#set_resistance 0.0373965  [get_nets {u_device_sm_cmd_reg[4]}]
#set_load 0.213699  [get_nets {u_device_sm_cmd_reg[5]}]
#set_resistance 0.0324921  [get_nets {u_device_sm_cmd_reg[5]}]
#set_load 0.41418  [get_nets {u_device_sm_cmd_reg[6]}]
#set_resistance 0.0620123  [get_nets {u_device_sm_cmd_reg[6]}]
#set_load 0.632825  [get_nets {u_device_sm_cmd_reg[7]}]
#set_resistance 0.0931443  [get_nets {u_device_sm_cmd_reg[7]}]
#set_load 1.61372  [get_nets u_spi_device_tlul_plug_N61]
#set_resistance 0.241927  [get_nets u_spi_device_tlul_plug_N61]
#set_load 4.56892  [get_nets u_spi_device_tlul_plug_we]
#set_resistance 0.632426  [get_nets u_spi_device_tlul_plug_we]
#set_load 0.392427  [get_nets {u_spi_device_tlul_plug_state[0]}]
#set_resistance 0.0470442  [get_nets {u_spi_device_tlul_plug_state[0]}]
#set_load 0.688098  [get_nets {u_spi_device_tlul_plug_state[1]}]
#set_resistance 0.0923364  [get_nets {u_spi_device_tlul_plug_state[1]}]
#set_load 0.0756265  [get_nets {u_spi_device_tlul_plug_wdata_next[0]}]
#set_resistance 0.0112566  [get_nets {u_spi_device_tlul_plug_wdata_next[0]}]
#set_load 0.270861  [get_nets {u_spi_device_tlul_plug_wdata_next[1]}]
#set_resistance 0.0392682  [get_nets {u_spi_device_tlul_plug_wdata_next[1]}]
#set_load 0.220261  [get_nets {u_spi_device_tlul_plug_wdata_next[2]}]
#set_resistance 0.0330762  [get_nets {u_spi_device_tlul_plug_wdata_next[2]}]
#set_load 0.258423  [get_nets {u_spi_device_tlul_plug_wdata_next[3]}]
#set_resistance 0.0374271  [get_nets {u_spi_device_tlul_plug_wdata_next[3]}]
#set_load 0.213912  [get_nets {u_spi_device_tlul_plug_wdata_next[4]}]
#set_resistance 0.0314164  [get_nets {u_spi_device_tlul_plug_wdata_next[4]}]
#set_load 0.183874  [get_nets {u_spi_device_tlul_plug_wdata_next[5]}]
#set_resistance 0.0274085  [get_nets {u_spi_device_tlul_plug_wdata_next[5]}]
#set_load 0.205804  [get_nets {u_spi_device_tlul_plug_wdata_next[6]}]
#set_resistance 0.0306724  [get_nets {u_spi_device_tlul_plug_wdata_next[6]}]
#set_load 0.0706429  [get_nets {u_spi_device_tlul_plug_wdata_next[7]}]
#set_resistance 0.0106315  [get_nets {u_spi_device_tlul_plug_wdata_next[7]}]
#set_load 0.104639  [get_nets {u_spi_device_tlul_plug_wdata_next[8]}]
#set_resistance 0.0156236  [get_nets {u_spi_device_tlul_plug_wdata_next[8]}]
#set_load 0.0548934  [get_nets {u_spi_device_tlul_plug_wdata_next[9]}]
#set_resistance 0.00834992  [get_nets {u_spi_device_tlul_plug_wdata_next[9]}]
#set_load 0.0650977  [get_nets {u_spi_device_tlul_plug_wdata_next[10]}]
#set_resistance 0.00988242  [get_nets {u_spi_device_tlul_plug_wdata_next[10]}]
#set_load 0.14107  [get_nets {u_spi_device_tlul_plug_wdata_next[11]}]
#set_resistance 0.0213104  [get_nets {u_spi_device_tlul_plug_wdata_next[11]}]
#set_load 0.117563  [get_nets {u_spi_device_tlul_plug_wdata_next[12]}]
#set_resistance 0.0173242  [get_nets {u_spi_device_tlul_plug_wdata_next[12]}]
#set_load 0.073704  [get_nets {u_spi_device_tlul_plug_wdata_next[13]}]
#set_resistance 0.0111391  [get_nets {u_spi_device_tlul_plug_wdata_next[13]}]
#set_load 0.0712596  [get_nets {u_spi_device_tlul_plug_wdata_next[14]}]
#set_resistance 0.0106062  [get_nets {u_spi_device_tlul_plug_wdata_next[14]}]
#set_load 0.149801  [get_nets {u_spi_device_tlul_plug_wdata_next[15]}]
#set_resistance 0.0225206  [get_nets {u_spi_device_tlul_plug_wdata_next[15]}]
#set_load 0.0437726  [get_nets {u_spi_device_tlul_plug_wdata_next[16]}]
#set_resistance 0.00663861  [get_nets {u_spi_device_tlul_plug_wdata_next[16]}]
#set_load 0.0811282  [get_nets {u_spi_device_tlul_plug_wdata_next[17]}]
#set_resistance 0.0121484  [get_nets {u_spi_device_tlul_plug_wdata_next[17]}]
#set_load 0.0928565  [get_nets {u_spi_device_tlul_plug_wdata_next[18]}]
#set_resistance 0.0137957  [get_nets {u_spi_device_tlul_plug_wdata_next[18]}]
#set_load 0.0780018  [get_nets {u_spi_device_tlul_plug_wdata_next[19]}]
#set_resistance 0.0116737  [get_nets {u_spi_device_tlul_plug_wdata_next[19]}]
#set_load 0.0831226  [get_nets {u_spi_device_tlul_plug_wdata_next[20]}]
#set_resistance 0.0124528  [get_nets {u_spi_device_tlul_plug_wdata_next[20]}]
#set_load 0.0638599  [get_nets {u_spi_device_tlul_plug_wdata_next[21]}]
#set_resistance 0.00964199  [get_nets {u_spi_device_tlul_plug_wdata_next[21]}]
#set_load 0.0571429  [get_nets {u_spi_device_tlul_plug_wdata_next[22]}]
#set_resistance 0.00862598  [get_nets {u_spi_device_tlul_plug_wdata_next[22]}]
#set_load 0.171161  [get_nets {u_spi_device_tlul_plug_wdata_next[23]}]
#set_resistance 0.0257899  [get_nets {u_spi_device_tlul_plug_wdata_next[23]}]
#set_load 0.178215  [get_nets {u_spi_device_tlul_plug_wdata_next[24]}]
#set_resistance 0.0268998  [get_nets {u_spi_device_tlul_plug_wdata_next[24]}]
#set_load 0.212334  [get_nets {u_spi_device_tlul_plug_wdata_next[25]}]
#set_resistance 0.0308947  [get_nets {u_spi_device_tlul_plug_wdata_next[25]}]
#set_load 0.0576262  [get_nets {u_spi_device_tlul_plug_wdata_next[26]}]
#set_resistance 0.00873131  [get_nets {u_spi_device_tlul_plug_wdata_next[26]}]
#set_load 0.122911  [get_nets {u_spi_device_tlul_plug_wdata_next[27]}]
#set_resistance 0.0180234  [get_nets {u_spi_device_tlul_plug_wdata_next[27]}]
#set_load 0.17253  [get_nets {u_spi_device_tlul_plug_wdata_next[28]}]
#set_resistance 0.0262425  [get_nets {u_spi_device_tlul_plug_wdata_next[28]}]
#set_load 0.10111  [get_nets {u_spi_device_tlul_plug_wdata_next[29]}]
#set_resistance 0.0149976  [get_nets {u_spi_device_tlul_plug_wdata_next[29]}]
#set_load 0.135054  [get_nets {u_spi_device_tlul_plug_wdata_next[30]}]
#set_resistance 0.020417  [get_nets {u_spi_device_tlul_plug_wdata_next[30]}]
#set_load 0.235639  [get_nets {u_spi_device_tlul_plug_wdata_next[31]}]
#set_resistance 0.0341972  [get_nets {u_spi_device_tlul_plug_wdata_next[31]}]
#set_load 0.145144  [get_nets {u_spi_device_tlul_plug_state_next[0]}]
#set_resistance 0.0213427  [get_nets {u_spi_device_tlul_plug_state_next[0]}]
#set_load 0.130534  [get_nets {u_spi_device_tlul_plug_state_next[1]}]
#set_resistance 0.0190114  [get_nets {u_spi_device_tlul_plug_state_next[1]}]
#set_load 0.267485  [get_nets u_syncro_rdwr_reg_0_]
#set_resistance 0.0383109  [get_nets u_syncro_rdwr_reg_0_]
#set_load 0.267485  [get_nets {u_syncro_valid_reg[0]}]
#set_resistance 0.0383109  [get_nets {u_syncro_valid_reg[0]}]
#set_load 0.112436  [get_nets {u_syncro_valid_reg[1]}]
#set_resistance 0.0166681  [get_nets {u_syncro_valid_reg[1]}]
#set_load 0.286391  [get_nets {u_syncro_valid_reg[2]}]
#set_resistance 0.0414549  [get_nets {u_syncro_valid_reg[2]}]
#set_load 0.205737  [get_nets u_syncro_cs_reg_0_]
#set_resistance 0.0299228  [get_nets u_syncro_cs_reg_0_]
#set_load 0.588052  [get_nets {u_dcfifo_tx_write_token[0]}]
#set_resistance 0.0709267  [get_nets {u_dcfifo_tx_write_token[0]}]
#set_load 0.869959  [get_nets {u_dcfifo_tx_write_token[1]}]
#set_resistance 0.100425  [get_nets {u_dcfifo_tx_write_token[1]}]
#set_load 0.490102  [get_nets {u_dcfifo_tx_write_token[2]}]
#set_resistance 0.0599857  [get_nets {u_dcfifo_tx_write_token[2]}]
#set_load 0.734156  [get_nets {u_dcfifo_tx_write_token[3]}]
#set_resistance 0.0834101  [get_nets {u_dcfifo_tx_write_token[3]}]
#set_load 0.745597  [get_nets {u_dcfifo_tx_write_token[4]}]
#set_resistance 0.0814688  [get_nets {u_dcfifo_tx_write_token[4]}]
#set_load 0.656711  [get_nets {u_dcfifo_tx_write_token[5]}]
#set_resistance 0.0726078  [get_nets {u_dcfifo_tx_write_token[5]}]
#set_load 0.588952  [get_nets {u_dcfifo_tx_write_token[6]}]
#set_resistance 0.0614368  [get_nets {u_dcfifo_tx_write_token[6]}]
#set_load 0.679122  [get_nets {u_dcfifo_tx_write_token[7]}]
#set_resistance 0.0740133  [get_nets {u_dcfifo_tx_write_token[7]}]
#set_load 1.54088  [get_nets {u_dcfifo_rx_write_token[0]}]
#set_resistance 0.200049  [get_nets {u_dcfifo_rx_write_token[0]}]
#set_load 0.886986  [get_nets {u_dcfifo_rx_write_token[1]}]
#set_resistance 0.107267  [get_nets {u_dcfifo_rx_write_token[1]}]
#set_load 0.808594  [get_nets {u_dcfifo_rx_write_token[2]}]
#set_resistance 0.0975119  [get_nets {u_dcfifo_rx_write_token[2]}]
#set_load 1.23424  [get_nets {u_dcfifo_rx_write_token[3]}]
#set_resistance 0.134785  [get_nets {u_dcfifo_rx_write_token[3]}]
#set_load 0.962594  [get_nets {u_dcfifo_rx_write_token[4]}]
#set_resistance 0.108972  [get_nets {u_dcfifo_rx_write_token[4]}]
#set_load 1.59479  [get_nets {u_dcfifo_rx_write_token[5]}]
#set_resistance 0.177282  [get_nets {u_dcfifo_rx_write_token[5]}]
#set_load 0.999217  [get_nets {u_dcfifo_rx_write_token[6]}]
#set_resistance 0.12673  [get_nets {u_dcfifo_rx_write_token[6]}]
#set_load 1.39542  [get_nets {u_dcfifo_rx_write_token[7]}]
#set_resistance 0.172451  [get_nets {u_dcfifo_rx_write_token[7]}]
#set_load 1.47186  [get_nets u_device_sm_u_spiregs_net807]
#set_resistance 0.190841  [get_nets u_device_sm_u_spiregs_net807]
#set_load 1.00376  [get_nets u_device_sm_u_spiregs_net802]
#set_resistance 0.12101  [get_nets u_device_sm_u_spiregs_net802]
#set_load 0.592638  [get_nets u_device_sm_u_spiregs_net797]
#set_resistance 0.077057  [get_nets u_device_sm_u_spiregs_net797]
#set_load 1.60716  [get_nets u_device_sm_u_spiregs_net791]
#set_resistance 0.206241  [get_nets u_device_sm_u_spiregs_net791]
#set_load 0.188909  [get_nets u_device_sm_u_spiregs_N34]
#set_resistance 0.028751  [get_nets u_device_sm_u_spiregs_N34]
#set_load 0.118388  [get_nets u_device_sm_u_spiregs_N33]
#set_resistance 0.0174133  [get_nets u_device_sm_u_spiregs_N33]
#set_load 0.0327175  [get_nets u_device_sm_u_spiregs_N32]
#set_resistance 0.00469384  [get_nets u_device_sm_u_spiregs_N32]
#set_load 0.1845  [get_nets u_device_sm_u_spiregs_N31]
#set_resistance 0.0278488  [get_nets u_device_sm_u_spiregs_N31]
#set_load 0.16321  [get_nets {u_device_sm_u_spiregs_reg0[1]}]
#set_resistance 0.0238609  [get_nets {u_device_sm_u_spiregs_reg0[1]}]
#set_load 0.166265  [get_nets {u_device_sm_u_spiregs_reg0[2]}]
#set_resistance 0.02486  [get_nets {u_device_sm_u_spiregs_reg0[2]}]
#set_load 0.412103  [get_nets {u_device_sm_u_spiregs_reg0[3]}]
#set_resistance 0.0599754  [get_nets {u_device_sm_u_spiregs_reg0[3]}]
#set_load 0.108442  [get_nets {u_device_sm_u_spiregs_reg0[4]}]
#set_resistance 0.0160595  [get_nets {u_device_sm_u_spiregs_reg0[4]}]
#set_load 0.17495  [get_nets {u_device_sm_u_spiregs_reg0[5]}]
#set_resistance 0.0255275  [get_nets {u_device_sm_u_spiregs_reg0[5]}]
#set_load 0.0735995  [get_nets {u_device_sm_u_spiregs_reg0[6]}]
#set_resistance 0.0109914  [get_nets {u_device_sm_u_spiregs_reg0[6]}]
#set_load 0.122723  [get_nets {u_device_sm_u_spiregs_reg0[7]}]
#set_resistance 0.0179735  [get_nets {u_device_sm_u_spiregs_reg0[7]}]
#set_load 0.228984  [get_nets {u_device_sm_u_spiregs_n[16]}]
#set_resistance 0.0332518  [get_nets {u_device_sm_u_spiregs_n[16]}]
#set_load 0.290921  [get_nets {u_device_sm_u_spiregs_n[15]}]
#set_resistance 0.0421813  [get_nets {u_device_sm_u_spiregs_n[15]}]
#set_load 0.0308465  [get_nets {u_device_sm_u_spiregs_n[14]}]
#set_resistance 0.00444005  [get_nets {u_device_sm_u_spiregs_n[14]}]
#set_load 0.165077  [get_nets {u_device_sm_u_spiregs_n[13]}]
#set_resistance 0.0242893  [get_nets {u_device_sm_u_spiregs_n[13]}]
#set_load 0.161453  [get_nets {u_device_sm_u_spiregs_n[12]}]
#set_resistance 0.0243044  [get_nets {u_device_sm_u_spiregs_n[12]}]
#set_load 0.0912763  [get_nets {u_device_sm_u_spiregs_n[11]}]
#set_resistance 0.0138884  [get_nets {u_device_sm_u_spiregs_n[11]}]
#set_load 0.638056  [get_nets {u_device_sm_u_spiregs_n[10]}]
#set_resistance 0.0967614  [get_nets {u_device_sm_u_spiregs_n[10]}]
#set_load 0.0886129  [get_nets {u_device_sm_u_spiregs_n[9]}]
#set_resistance 0.0134675  [get_nets {u_device_sm_u_spiregs_n[9]}]
#set_load 0.222074  [get_nets {u_device_sm_u_spiregs_n[8]}]
#set_resistance 0.0336734  [get_nets {u_device_sm_u_spiregs_n[8]}]
#set_load 0.18956  [get_nets {u_device_sm_u_spiregs_n[7]}]
#set_resistance 0.0283632  [get_nets {u_device_sm_u_spiregs_n[7]}]
#set_load 0.160022  [get_nets {u_device_sm_u_spiregs_n[6]}]
#set_resistance 0.0235679  [get_nets {u_device_sm_u_spiregs_n[6]}]
#set_load 0.0256311  [get_nets {u_device_sm_u_spiregs_n[5]}]
#set_resistance 0.00369428  [get_nets {u_device_sm_u_spiregs_n[5]}]
#set_load 0.0748713  [get_nets {u_device_sm_u_spiregs_n[4]}]
#set_resistance 0.0112509  [get_nets {u_device_sm_u_spiregs_n[4]}]
#set_load 0.030414  [get_nets {u_device_sm_u_spiregs_n[3]}]
#set_resistance 0.00450885  [get_nets {u_device_sm_u_spiregs_n[3]}]
#set_load 0.55965  [get_nets {u_device_sm_u_spiregs_n[2]}]
#set_resistance 0.0849428  [get_nets {u_device_sm_u_spiregs_n[2]}]
#set_load 0.034574  [get_nets {u_device_sm_u_spiregs_n[1]}]
#set_resistance 0.00506419  [get_nets {u_device_sm_u_spiregs_n[1]}]
#set_load 2.09804  [get_nets u_dcfifo_tx_u_din_write_enable]
#set_resistance 0.261613  [get_nets u_dcfifo_tx_u_din_write_enable]
#set_load 3.73857  [get_nets u_dcfifo_rx_u_din_write_enable]
#set_resistance 0.482103  [get_nets u_dcfifo_rx_u_din_write_enable]
#set_load 0.0470127  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[0]}]
#set_resistance 0.00684701  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[0]}]
#set_load 0.414379  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[1]}]
#set_resistance 0.0627218  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[1]}]
#set_load 0.0753611  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[2]}]
#set_resistance 0.0109164  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[2]}]
#set_load 0.260153  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[3]}]
#set_resistance 0.0384648  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[3]}]
#set_load 0.202077  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[4]}]
#set_resistance 0.0302552  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[4]}]
#set_load 0.0740769  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[5]}]
#set_resistance 0.0109739  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[5]}]
#set_load 0.57933  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[6]}]
#set_resistance 0.0863203  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[6]}]
#set_load 0.434385  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[7]}]
#set_resistance 0.0654026  [get_nets {u_dcfifo_tx_u_dout_write_token_dn[7]}]
#set_load 0.688098  [get_nets {u_dcfifo_tx_u_dout_read_token[0]}]
#set_resistance 0.0880841  [get_nets {u_dcfifo_tx_u_dout_read_token[0]}]
#set_load 0.969903  [get_nets {u_dcfifo_tx_u_dout_read_token[1]}]
#set_resistance 0.116812  [get_nets {u_dcfifo_tx_u_dout_read_token[1]}]
#set_load 0.814542  [get_nets {u_dcfifo_tx_u_dout_read_token[2]}]
#set_resistance 0.0960943  [get_nets {u_dcfifo_tx_u_dout_read_token[2]}]
#set_load 0.512047  [get_nets {u_dcfifo_tx_u_dout_read_token[3]}]
#set_resistance 0.0584999  [get_nets {u_dcfifo_tx_u_dout_read_token[3]}]
#set_load 0.551314  [get_nets {u_dcfifo_tx_u_dout_read_token[4]}]
#set_resistance 0.0698188  [get_nets {u_dcfifo_tx_u_dout_read_token[4]}]
#set_load 0.830928  [get_nets {u_dcfifo_tx_u_dout_read_token[5]}]
#set_resistance 0.105284  [get_nets {u_dcfifo_tx_u_dout_read_token[5]}]
#set_load 0.652265  [get_nets {u_dcfifo_tx_u_dout_read_token[6]}]
#set_resistance 0.0829993  [get_nets {u_dcfifo_tx_u_dout_read_token[6]}]
#set_load 0.552507  [get_nets {u_dcfifo_tx_u_dout_read_token[7]}]
#set_resistance 0.0712188  [get_nets {u_dcfifo_tx_u_dout_read_token[7]}]
#set_load 0.257114  [get_nets u_dcfifo_tx_u_dout_read_enable]
#set_resistance 0.0390047  [get_nets u_dcfifo_tx_u_dout_read_enable]
#set_load 0.161148  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[0]}]
#set_resistance 0.0235313  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[0]}]
#set_load 0.217747  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[1]}]
#set_resistance 0.032059  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[1]}]
#set_load 0.0648887  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[2]}]
#set_resistance 0.009768  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[2]}]
#set_load 0.386429  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[3]}]
#set_resistance 0.0586098  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[3]}]
#set_load 0.506411  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[4]}]
#set_resistance 0.0727549  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[4]}]
#set_load 0.0960383  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[5]}]
#set_resistance 0.0140564  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[5]}]
#set_load 0.308654  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[6]}]
#set_resistance 0.0466623  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[6]}]
#set_load 0.464261  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[7]}]
#set_resistance 0.0678923  [get_nets {u_dcfifo_rx_u_dout_write_token_dn[7]}]
#set_load 0.316269  [get_nets {u_dcfifo_rx_u_dout_read_token[0]}]
#set_resistance 0.0395795  [get_nets {u_dcfifo_rx_u_dout_read_token[0]}]
#set_load 0.577887  [get_nets {u_dcfifo_rx_u_dout_read_token[1]}]
#set_resistance 0.0730592  [get_nets {u_dcfifo_rx_u_dout_read_token[1]}]
#set_load 0.715735  [get_nets {u_dcfifo_rx_u_dout_read_token[2]}]
#set_resistance 0.0896924  [get_nets {u_dcfifo_rx_u_dout_read_token[2]}]
#set_load 0.487884  [get_nets {u_dcfifo_rx_u_dout_read_token[3]}]
#set_resistance 0.0535609  [get_nets {u_dcfifo_rx_u_dout_read_token[3]}]
#set_load 0.740757  [get_nets {u_dcfifo_rx_u_dout_read_token[4]}]
#set_resistance 0.0813739  [get_nets {u_dcfifo_rx_u_dout_read_token[4]}]
#set_load 1.12716  [get_nets {u_dcfifo_rx_u_dout_read_token[5]}]
#set_resistance 0.119125  [get_nets {u_dcfifo_rx_u_dout_read_token[5]}]
#set_load 0.400225  [get_nets {u_dcfifo_rx_u_dout_read_token[6]}]
#set_resistance 0.0501713  [get_nets {u_dcfifo_rx_u_dout_read_token[6]}]
#set_load 0.476544  [get_nets {u_dcfifo_rx_u_dout_read_token[7]}]
#set_resistance 0.0602635  [get_nets {u_dcfifo_rx_u_dout_read_token[7]}]
#set_load 0.454737  [get_nets u_dcfifo_tx_u_din_buffer_N33]
#set_resistance 0.0664697  [get_nets u_dcfifo_tx_u_din_buffer_N33]
#set_load 0.175414  [get_nets u_dcfifo_tx_u_din_buffer_N32]
#set_resistance 0.0263444  [get_nets u_dcfifo_tx_u_din_buffer_N32]
#set_load 0.442511  [get_nets u_dcfifo_tx_u_din_buffer_N31]
#set_resistance 0.0647172  [get_nets u_dcfifo_tx_u_din_buffer_N31]
#set_load 0.197596  [get_nets u_dcfifo_tx_u_din_buffer_N30]
#set_resistance 0.02969  [get_nets u_dcfifo_tx_u_din_buffer_N30]
#set_load 0.127503  [get_nets u_dcfifo_tx_u_din_buffer_N29]
#set_resistance 0.0188721  [get_nets u_dcfifo_tx_u_din_buffer_N29]
#set_load 0.171433  [get_nets u_dcfifo_tx_u_din_buffer_N28]
#set_resistance 0.0252182  [get_nets u_dcfifo_tx_u_din_buffer_N28]
#set_load 0.376567  [get_nets u_dcfifo_tx_u_din_buffer_N27]
#set_resistance 0.0544677  [get_nets u_dcfifo_tx_u_din_buffer_N27]
#set_load 0.390259  [get_nets u_dcfifo_tx_u_din_buffer_N26]
#set_resistance 0.0564261  [get_nets u_dcfifo_tx_u_din_buffer_N26]
#set_load 0.0394334  [get_nets {u_dcfifo_tx_u_din_buffer_data[0]}]
#set_resistance 0.00576808  [get_nets {u_dcfifo_tx_u_din_buffer_data[0]}]
#set_load 0.138557  [get_nets {u_dcfifo_tx_u_din_buffer_data[1]}]
#set_resistance 0.0204612  [get_nets {u_dcfifo_tx_u_din_buffer_data[1]}]
#set_load 0.0261253  [get_nets {u_dcfifo_tx_u_din_buffer_data[2]}]
#set_resistance 0.00378658  [get_nets {u_dcfifo_tx_u_din_buffer_data[2]}]
#set_load 0.35113  [get_nets {u_dcfifo_tx_u_din_buffer_data[3]}]
#set_resistance 0.0514118  [get_nets {u_dcfifo_tx_u_din_buffer_data[3]}]
#set_load 0.160369  [get_nets {u_dcfifo_tx_u_din_buffer_data[4]}]
#set_resistance 0.0230731  [get_nets {u_dcfifo_tx_u_din_buffer_data[4]}]
#set_load 0.065288  [get_nets {u_dcfifo_tx_u_din_buffer_data[5]}]
#set_resistance 0.00936969  [get_nets {u_dcfifo_tx_u_din_buffer_data[5]}]
#set_load 0.117786  [get_nets {u_dcfifo_tx_u_din_buffer_data[6]}]
#set_resistance 0.0175484  [get_nets {u_dcfifo_tx_u_din_buffer_data[6]}]
#set_load 0.135525  [get_nets {u_dcfifo_tx_u_din_buffer_data[7]}]
#set_resistance 0.0197916  [get_nets {u_dcfifo_tx_u_din_buffer_data[7]}]
#set_load 0.402648  [get_nets {u_dcfifo_tx_u_din_buffer_data[8]}]
#set_resistance 0.0602531  [get_nets {u_dcfifo_tx_u_din_buffer_data[8]}]
#set_load 0.315597  [get_nets {u_dcfifo_tx_u_din_buffer_data[9]}]
#set_resistance 0.0479736  [get_nets {u_dcfifo_tx_u_din_buffer_data[9]}]
#set_load 0.0310805  [get_nets {u_dcfifo_tx_u_din_buffer_data[10]}]
#set_resistance 0.00444429  [get_nets {u_dcfifo_tx_u_din_buffer_data[10]}]
#set_load 0.0949775  [get_nets {u_dcfifo_tx_u_din_buffer_data[11]}]
#set_resistance 0.0142023  [get_nets {u_dcfifo_tx_u_din_buffer_data[11]}]
#set_load 0.0785886  [get_nets {u_dcfifo_tx_u_din_buffer_data[12]}]
#set_resistance 0.0118945  [get_nets {u_dcfifo_tx_u_din_buffer_data[12]}]
#set_load 0.0838407  [get_nets {u_dcfifo_tx_u_din_buffer_data[13]}]
#set_resistance 0.0120255  [get_nets {u_dcfifo_tx_u_din_buffer_data[13]}]
#set_load 0.299388  [get_nets {u_dcfifo_tx_u_din_buffer_data[14]}]
#set_resistance 0.0447199  [get_nets {u_dcfifo_tx_u_din_buffer_data[14]}]
#set_load 0.155908  [get_nets {u_dcfifo_tx_u_din_buffer_data[15]}]
#set_resistance 0.0233937  [get_nets {u_dcfifo_tx_u_din_buffer_data[15]}]
#set_load 0.176037  [get_nets {u_dcfifo_tx_u_din_buffer_data[16]}]
#set_resistance 0.0263061  [get_nets {u_dcfifo_tx_u_din_buffer_data[16]}]
#set_load 0.199607  [get_nets {u_dcfifo_tx_u_din_buffer_data[17]}]
#set_resistance 0.0301235  [get_nets {u_dcfifo_tx_u_din_buffer_data[17]}]
#set_load 0.158833  [get_nets {u_dcfifo_tx_u_din_buffer_data[18]}]
#set_resistance 0.0241225  [get_nets {u_dcfifo_tx_u_din_buffer_data[18]}]
#set_load 0.0817041  [get_nets {u_dcfifo_tx_u_din_buffer_data[19]}]
#set_resistance 0.0122464  [get_nets {u_dcfifo_tx_u_din_buffer_data[19]}]
#set_load 0.150853  [get_nets {u_dcfifo_tx_u_din_buffer_data[20]}]
#set_resistance 0.0226528  [get_nets {u_dcfifo_tx_u_din_buffer_data[20]}]
#set_load 0.0865936  [get_nets {u_dcfifo_tx_u_din_buffer_data[21]}]
#set_resistance 0.0130923  [get_nets {u_dcfifo_tx_u_din_buffer_data[21]}]
#set_load 0.217251  [get_nets {u_dcfifo_tx_u_din_buffer_data[22]}]
#set_resistance 0.0323095  [get_nets {u_dcfifo_tx_u_din_buffer_data[22]}]
#set_load 0.0676442  [get_nets {u_dcfifo_tx_u_din_buffer_data[23]}]
#set_resistance 0.0102462  [get_nets {u_dcfifo_tx_u_din_buffer_data[23]}]
#set_load 0.06186  [get_nets {u_dcfifo_tx_u_din_buffer_data[24]}]
#set_resistance 0.00892378  [get_nets {u_dcfifo_tx_u_din_buffer_data[24]}]
#set_load 0.139135  [get_nets {u_dcfifo_tx_u_din_buffer_data[25]}]
#set_resistance 0.0210313  [get_nets {u_dcfifo_tx_u_din_buffer_data[25]}]
#set_load 0.30585  [get_nets {u_dcfifo_tx_u_din_buffer_data[26]}]
#set_resistance 0.0462363  [get_nets {u_dcfifo_tx_u_din_buffer_data[26]}]
#set_load 0.359152  [get_nets {u_dcfifo_tx_u_din_buffer_data[27]}]
#set_resistance 0.0542133  [get_nets {u_dcfifo_tx_u_din_buffer_data[27]}]
#set_load 0.157511  [get_nets {u_dcfifo_tx_u_din_buffer_data[28]}]
#set_resistance 0.0230356  [get_nets {u_dcfifo_tx_u_din_buffer_data[28]}]
#set_load 0.0753648  [get_nets {u_dcfifo_tx_u_din_buffer_data[29]}]
#set_resistance 0.011382  [get_nets {u_dcfifo_tx_u_din_buffer_data[29]}]
#set_load 0.144954  [get_nets {u_dcfifo_tx_u_din_buffer_data[30]}]
#set_resistance 0.021338  [get_nets {u_dcfifo_tx_u_din_buffer_data[30]}]
#set_load 0.306477  [get_nets {u_dcfifo_tx_u_din_buffer_data[31]}]
#set_resistance 0.0462627  [get_nets {u_dcfifo_tx_u_din_buffer_data[31]}]
#set_load 0.219424  [get_nets {u_dcfifo_tx_u_din_buffer_data[32]}]
#set_resistance 0.0326509  [get_nets {u_dcfifo_tx_u_din_buffer_data[32]}]
#set_load 0.0471684  [get_nets {u_dcfifo_tx_u_din_buffer_data[33]}]
#set_resistance 0.00674205  [get_nets {u_dcfifo_tx_u_din_buffer_data[33]}]
#set_load 0.247496  [get_nets {u_dcfifo_tx_u_din_buffer_data[34]}]
#set_resistance 0.0365289  [get_nets {u_dcfifo_tx_u_din_buffer_data[34]}]
#set_load 0.160864  [get_nets {u_dcfifo_tx_u_din_buffer_data[35]}]
#set_resistance 0.023534  [get_nets {u_dcfifo_tx_u_din_buffer_data[35]}]
#set_load 0.0361886  [get_nets {u_dcfifo_tx_u_din_buffer_data[36]}]
#set_resistance 0.00519754  [get_nets {u_dcfifo_tx_u_din_buffer_data[36]}]
#set_load 0.0797978  [get_nets {u_dcfifo_tx_u_din_buffer_data[37]}]
#set_resistance 0.01187  [get_nets {u_dcfifo_tx_u_din_buffer_data[37]}]
#set_load 0.458975  [get_nets {u_dcfifo_tx_u_din_buffer_data[38]}]
#set_resistance 0.0689904  [get_nets {u_dcfifo_tx_u_din_buffer_data[38]}]
#set_load 0.0430852  [get_nets {u_dcfifo_tx_u_din_buffer_data[39]}]
#set_resistance 0.0064188  [get_nets {u_dcfifo_tx_u_din_buffer_data[39]}]
#set_load 0.329775  [get_nets {u_dcfifo_tx_u_din_buffer_data[40]}]
#set_resistance 0.0499274  [get_nets {u_dcfifo_tx_u_din_buffer_data[40]}]
#set_load 0.248732  [get_nets {u_dcfifo_tx_u_din_buffer_data[41]}]
#set_resistance 0.0377265  [get_nets {u_dcfifo_tx_u_din_buffer_data[41]}]
#set_load 0.0695801  [get_nets {u_dcfifo_tx_u_din_buffer_data[42]}]
#set_resistance 0.0103506  [get_nets {u_dcfifo_tx_u_din_buffer_data[42]}]
#set_load 0.118593  [get_nets {u_dcfifo_tx_u_din_buffer_data[43]}]
#set_resistance 0.0169651  [get_nets {u_dcfifo_tx_u_din_buffer_data[43]}]
#set_load 0.220235  [get_nets {u_dcfifo_tx_u_din_buffer_data[44]}]
#set_resistance 0.0327855  [get_nets {u_dcfifo_tx_u_din_buffer_data[44]}]
#set_load 0.0713134  [get_nets {u_dcfifo_tx_u_din_buffer_data[45]}]
#set_resistance 0.0102177  [get_nets {u_dcfifo_tx_u_din_buffer_data[45]}]
#set_load 0.145687  [get_nets {u_dcfifo_tx_u_din_buffer_data[46]}]
#set_resistance 0.0217514  [get_nets {u_dcfifo_tx_u_din_buffer_data[46]}]
#set_load 0.156709  [get_nets {u_dcfifo_tx_u_din_buffer_data[47]}]
#set_resistance 0.0237805  [get_nets {u_dcfifo_tx_u_din_buffer_data[47]}]
#set_load 0.163332  [get_nets {u_dcfifo_tx_u_din_buffer_data[48]}]
#set_resistance 0.0236721  [get_nets {u_dcfifo_tx_u_din_buffer_data[48]}]
#set_load 0.219466  [get_nets {u_dcfifo_tx_u_din_buffer_data[49]}]
#set_resistance 0.0318615  [get_nets {u_dcfifo_tx_u_din_buffer_data[49]}]
#set_load 0.0531769  [get_nets {u_dcfifo_tx_u_din_buffer_data[50]}]
#set_resistance 0.00770662  [get_nets {u_dcfifo_tx_u_din_buffer_data[50]}]
#set_load 0.0843544  [get_nets {u_dcfifo_tx_u_din_buffer_data[51]}]
#set_resistance 0.0127514  [get_nets {u_dcfifo_tx_u_din_buffer_data[51]}]
#set_load 0.0645499  [get_nets {u_dcfifo_tx_u_din_buffer_data[52]}]
#set_resistance 0.00963542  [get_nets {u_dcfifo_tx_u_din_buffer_data[52]}]
#set_load 0.16051  [get_nets {u_dcfifo_tx_u_din_buffer_data[53]}]
#set_resistance 0.0241065  [get_nets {u_dcfifo_tx_u_din_buffer_data[53]}]
#set_load 0.0379452  [get_nets {u_dcfifo_tx_u_din_buffer_data[54]}]
#set_resistance 0.00543949  [get_nets {u_dcfifo_tx_u_din_buffer_data[54]}]
#set_load 0.245039  [get_nets {u_dcfifo_tx_u_din_buffer_data[55]}]
#set_resistance 0.036701  [get_nets {u_dcfifo_tx_u_din_buffer_data[55]}]
#set_load 0.289528  [get_nets {u_dcfifo_tx_u_din_buffer_data[56]}]
#set_resistance 0.0418712  [get_nets {u_dcfifo_tx_u_din_buffer_data[56]}]
#set_load 0.23647  [get_nets {u_dcfifo_tx_u_din_buffer_data[57]}]
#set_resistance 0.0358967  [get_nets {u_dcfifo_tx_u_din_buffer_data[57]}]
#set_load 0.158141  [get_nets {u_dcfifo_tx_u_din_buffer_data[58]}]
#set_resistance 0.0237475  [get_nets {u_dcfifo_tx_u_din_buffer_data[58]}]
#set_load 0.171213  [get_nets {u_dcfifo_tx_u_din_buffer_data[59]}]
#set_resistance 0.0257894  [get_nets {u_dcfifo_tx_u_din_buffer_data[59]}]
#set_load 0.0492555  [get_nets {u_dcfifo_tx_u_din_buffer_data[60]}]
#set_resistance 0.00708433  [get_nets {u_dcfifo_tx_u_din_buffer_data[60]}]
#set_load 0.0965135  [get_nets {u_dcfifo_tx_u_din_buffer_data[61]}]
#set_resistance 0.014427  [get_nets {u_dcfifo_tx_u_din_buffer_data[61]}]
#set_load 0.242578  [get_nets {u_dcfifo_tx_u_din_buffer_data[62]}]
#set_resistance 0.0366275  [get_nets {u_dcfifo_tx_u_din_buffer_data[62]}]
#set_load 0.416393  [get_nets {u_dcfifo_tx_u_din_buffer_data[63]}]
#set_resistance 0.0630906  [get_nets {u_dcfifo_tx_u_din_buffer_data[63]}]
#set_load 0.0697228  [get_nets {u_dcfifo_tx_u_din_buffer_data[64]}]
#set_resistance 0.0105109  [get_nets {u_dcfifo_tx_u_din_buffer_data[64]}]
#set_load 0.311056  [get_nets {u_dcfifo_tx_u_din_buffer_data[65]}]
#set_resistance 0.0458116  [get_nets {u_dcfifo_tx_u_din_buffer_data[65]}]
#set_load 0.257212  [get_nets {u_dcfifo_tx_u_din_buffer_data[66]}]
#set_resistance 0.0372317  [get_nets {u_dcfifo_tx_u_din_buffer_data[66]}]
#set_load 0.26017  [get_nets {u_dcfifo_tx_u_din_buffer_data[67]}]
#set_resistance 0.0377209  [get_nets {u_dcfifo_tx_u_din_buffer_data[67]}]
#set_load 0.129085  [get_nets {u_dcfifo_tx_u_din_buffer_data[68]}]
#set_resistance 0.0191998  [get_nets {u_dcfifo_tx_u_din_buffer_data[68]}]
#set_load 0.125306  [get_nets {u_dcfifo_tx_u_din_buffer_data[69]}]
#set_resistance 0.0184856  [get_nets {u_dcfifo_tx_u_din_buffer_data[69]}]
#set_load 0.107455  [get_nets {u_dcfifo_tx_u_din_buffer_data[70]}]
#set_resistance 0.0157972  [get_nets {u_dcfifo_tx_u_din_buffer_data[70]}]
#set_load 0.173758  [get_nets {u_dcfifo_tx_u_din_buffer_data[71]}]
#set_resistance 0.025597  [get_nets {u_dcfifo_tx_u_din_buffer_data[71]}]
#set_load 0.211794  [get_nets {u_dcfifo_tx_u_din_buffer_data[72]}]
#set_resistance 0.0315142  [get_nets {u_dcfifo_tx_u_din_buffer_data[72]}]
#set_load 0.147387  [get_nets {u_dcfifo_tx_u_din_buffer_data[73]}]
#set_resistance 0.0217222  [get_nets {u_dcfifo_tx_u_din_buffer_data[73]}]
#set_load 0.0387425  [get_nets {u_dcfifo_tx_u_din_buffer_data[74]}]
#set_resistance 0.00556124  [get_nets {u_dcfifo_tx_u_din_buffer_data[74]}]
#set_load 0.152223  [get_nets {u_dcfifo_tx_u_din_buffer_data[75]}]
#set_resistance 0.0223876  [get_nets {u_dcfifo_tx_u_din_buffer_data[75]}]
#set_load 0.259728  [get_nets {u_dcfifo_tx_u_din_buffer_data[76]}]
#set_resistance 0.0377445  [get_nets {u_dcfifo_tx_u_din_buffer_data[76]}]
#set_load 0.126973  [get_nets {u_dcfifo_tx_u_din_buffer_data[77]}]
#set_resistance 0.0188578  [get_nets {u_dcfifo_tx_u_din_buffer_data[77]}]
#set_load 0.541274  [get_nets {u_dcfifo_tx_u_din_buffer_data[78]}]
#set_resistance 0.0783143  [get_nets {u_dcfifo_tx_u_din_buffer_data[78]}]
#set_load 0.443472  [get_nets {u_dcfifo_tx_u_din_buffer_data[79]}]
#set_resistance 0.0638996  [get_nets {u_dcfifo_tx_u_din_buffer_data[79]}]
#set_load 0.149044  [get_nets {u_dcfifo_tx_u_din_buffer_data[80]}]
#set_resistance 0.0221786  [get_nets {u_dcfifo_tx_u_din_buffer_data[80]}]
#set_load 0.140455  [get_nets {u_dcfifo_tx_u_din_buffer_data[81]}]
#set_resistance 0.0203979  [get_nets {u_dcfifo_tx_u_din_buffer_data[81]}]
#set_load 0.0613698  [get_nets {u_dcfifo_tx_u_din_buffer_data[82]}]
#set_resistance 0.00932296  [get_nets {u_dcfifo_tx_u_din_buffer_data[82]}]
#set_load 0.0322987  [get_nets {u_dcfifo_tx_u_din_buffer_data[83]}]
#set_resistance 0.00463963  [get_nets {u_dcfifo_tx_u_din_buffer_data[83]}]
#set_load 0.0769345  [get_nets {u_dcfifo_tx_u_din_buffer_data[84]}]
#set_resistance 0.011464  [get_nets {u_dcfifo_tx_u_din_buffer_data[84]}]
#set_load 0.141068  [get_nets {u_dcfifo_tx_u_din_buffer_data[85]}]
#set_resistance 0.0214527  [get_nets {u_dcfifo_tx_u_din_buffer_data[85]}]
#set_load 0.079076  [get_nets {u_dcfifo_tx_u_din_buffer_data[86]}]
#set_resistance 0.0113337  [get_nets {u_dcfifo_tx_u_din_buffer_data[86]}]
#set_load 0.102255  [get_nets {u_dcfifo_tx_u_din_buffer_data[87]}]
#set_resistance 0.0152195  [get_nets {u_dcfifo_tx_u_din_buffer_data[87]}]
#set_load 0.160616  [get_nets {u_dcfifo_tx_u_din_buffer_data[88]}]
#set_resistance 0.0242478  [get_nets {u_dcfifo_tx_u_din_buffer_data[88]}]
#set_load 0.239788  [get_nets {u_dcfifo_tx_u_din_buffer_data[89]}]
#set_resistance 0.0362143  [get_nets {u_dcfifo_tx_u_din_buffer_data[89]}]
#set_load 0.446461  [get_nets {u_dcfifo_tx_u_din_buffer_data[90]}]
#set_resistance 0.0669237  [get_nets {u_dcfifo_tx_u_din_buffer_data[90]}]
#set_load 0.333409  [get_nets {u_dcfifo_tx_u_din_buffer_data[91]}]
#set_resistance 0.0507336  [get_nets {u_dcfifo_tx_u_din_buffer_data[91]}]
#set_load 0.0826639  [get_nets {u_dcfifo_tx_u_din_buffer_data[92]}]
#set_resistance 0.0119397  [get_nets {u_dcfifo_tx_u_din_buffer_data[92]}]
#set_load 0.0882906  [get_nets {u_dcfifo_tx_u_din_buffer_data[93]}]
#set_resistance 0.013283  [get_nets {u_dcfifo_tx_u_din_buffer_data[93]}]
#set_load 0.0874239  [get_nets {u_dcfifo_tx_u_din_buffer_data[94]}]
#set_resistance 0.0132008  [get_nets {u_dcfifo_tx_u_din_buffer_data[94]}]
#set_load 0.113018  [get_nets {u_dcfifo_tx_u_din_buffer_data[95]}]
#set_resistance 0.0166173  [get_nets {u_dcfifo_tx_u_din_buffer_data[95]}]
#set_load 0.0932376  [get_nets {u_dcfifo_tx_u_din_buffer_data[96]}]
#set_resistance 0.01332  [get_nets {u_dcfifo_tx_u_din_buffer_data[96]}]
#set_load 0.143905  [get_nets {u_dcfifo_tx_u_din_buffer_data[97]}]
#set_resistance 0.0213933  [get_nets {u_dcfifo_tx_u_din_buffer_data[97]}]
#set_load 0.388894  [get_nets {u_dcfifo_tx_u_din_buffer_data[98]}]
#set_resistance 0.056174  [get_nets {u_dcfifo_tx_u_din_buffer_data[98]}]
#set_load 0.19084  [get_nets {u_dcfifo_tx_u_din_buffer_data[99]}]
#set_resistance 0.0283574  [get_nets {u_dcfifo_tx_u_din_buffer_data[99]}]
#set_load 0.075215  [get_nets {u_dcfifo_tx_u_din_buffer_data[100]}]
#set_resistance 0.0113834  [get_nets {u_dcfifo_tx_u_din_buffer_data[100]}]
#set_load 0.0905153  [get_nets {u_dcfifo_tx_u_din_buffer_data[101]}]
#set_resistance 0.013126  [get_nets {u_dcfifo_tx_u_din_buffer_data[101]}]
#set_load 0.131533  [get_nets {u_dcfifo_tx_u_din_buffer_data[102]}]
#set_resistance 0.0198362  [get_nets {u_dcfifo_tx_u_din_buffer_data[102]}]
#set_load 0.0498577  [get_nets {u_dcfifo_tx_u_din_buffer_data[103]}]
#set_resistance 0.00722087  [get_nets {u_dcfifo_tx_u_din_buffer_data[103]}]
#set_load 0.0968829  [get_nets {u_dcfifo_tx_u_din_buffer_data[104]}]
#set_resistance 0.0145011  [get_nets {u_dcfifo_tx_u_din_buffer_data[104]}]
#set_load 0.320575  [get_nets {u_dcfifo_tx_u_din_buffer_data[105]}]
#set_resistance 0.0478938  [get_nets {u_dcfifo_tx_u_din_buffer_data[105]}]
#set_load 0.612972  [get_nets {u_dcfifo_tx_u_din_buffer_data[106]}]
#set_resistance 0.0876293  [get_nets {u_dcfifo_tx_u_din_buffer_data[106]}]
#set_load 0.19171  [get_nets {u_dcfifo_tx_u_din_buffer_data[107]}]
#set_resistance 0.0284979  [get_nets {u_dcfifo_tx_u_din_buffer_data[107]}]
#set_load 0.141873  [get_nets {u_dcfifo_tx_u_din_buffer_data[108]}]
#set_resistance 0.0208953  [get_nets {u_dcfifo_tx_u_din_buffer_data[108]}]
#set_load 0.316037  [get_nets {u_dcfifo_tx_u_din_buffer_data[109]}]
#set_resistance 0.0457705  [get_nets {u_dcfifo_tx_u_din_buffer_data[109]}]
#set_load 0.113447  [get_nets {u_dcfifo_tx_u_din_buffer_data[110]}]
#set_resistance 0.0170918  [get_nets {u_dcfifo_tx_u_din_buffer_data[110]}]
#set_load 0.052823  [get_nets {u_dcfifo_tx_u_din_buffer_data[111]}]
#set_resistance 0.00768412  [get_nets {u_dcfifo_tx_u_din_buffer_data[111]}]
#set_load 0.282752  [get_nets {u_dcfifo_tx_u_din_buffer_data[112]}]
#set_resistance 0.041787  [get_nets {u_dcfifo_tx_u_din_buffer_data[112]}]
#set_load 0.194873  [get_nets {u_dcfifo_tx_u_din_buffer_data[113]}]
#set_resistance 0.0290627  [get_nets {u_dcfifo_tx_u_din_buffer_data[113]}]
#set_load 0.0874364  [get_nets {u_dcfifo_tx_u_din_buffer_data[114]}]
#set_resistance 0.0125668  [get_nets {u_dcfifo_tx_u_din_buffer_data[114]}]
#set_load 0.160739  [get_nets {u_dcfifo_tx_u_din_buffer_data[115]}]
#set_resistance 0.0242466  [get_nets {u_dcfifo_tx_u_din_buffer_data[115]}]
#set_load 0.132573  [get_nets {u_dcfifo_tx_u_din_buffer_data[116]}]
#set_resistance 0.020085  [get_nets {u_dcfifo_tx_u_din_buffer_data[116]}]
#set_load 0.0258373  [get_nets {u_dcfifo_tx_u_din_buffer_data[117]}]
#set_resistance 0.00369232  [get_nets {u_dcfifo_tx_u_din_buffer_data[117]}]
#set_load 0.0958183  [get_nets {u_dcfifo_tx_u_din_buffer_data[118]}]
#set_resistance 0.0143625  [get_nets {u_dcfifo_tx_u_din_buffer_data[118]}]
#set_load 0.147931  [get_nets {u_dcfifo_tx_u_din_buffer_data[119]}]
#set_resistance 0.0217106  [get_nets {u_dcfifo_tx_u_din_buffer_data[119]}]
#set_load 0.12156  [get_nets {u_dcfifo_tx_u_din_buffer_data[120]}]
#set_resistance 0.0180104  [get_nets {u_dcfifo_tx_u_din_buffer_data[120]}]
#set_load 0.0434051  [get_nets {u_dcfifo_tx_u_din_buffer_data[121]}]
#set_resistance 0.00624114  [get_nets {u_dcfifo_tx_u_din_buffer_data[121]}]
#set_load 0.0956497  [get_nets {u_dcfifo_tx_u_din_buffer_data[122]}]
#set_resistance 0.0140084  [get_nets {u_dcfifo_tx_u_din_buffer_data[122]}]
#set_load 0.0433419  [get_nets {u_dcfifo_tx_u_din_buffer_data[123]}]
#set_resistance 0.00647456  [get_nets {u_dcfifo_tx_u_din_buffer_data[123]}]
#set_load 0.205595  [get_nets {u_dcfifo_tx_u_din_buffer_data[124]}]
#set_resistance 0.0306291  [get_nets {u_dcfifo_tx_u_din_buffer_data[124]}]
#set_load 0.216322  [get_nets {u_dcfifo_tx_u_din_buffer_data[125]}]
#set_resistance 0.032176  [get_nets {u_dcfifo_tx_u_din_buffer_data[125]}]
#set_load 0.0816029  [get_nets {u_dcfifo_tx_u_din_buffer_data[126]}]
#set_resistance 0.0116976  [get_nets {u_dcfifo_tx_u_din_buffer_data[126]}]
#set_load 0.0553145  [get_nets {u_dcfifo_tx_u_din_buffer_data[127]}]
#set_resistance 0.00806135  [get_nets {u_dcfifo_tx_u_din_buffer_data[127]}]
#set_load 0.16117  [get_nets {u_dcfifo_tx_u_din_buffer_data[128]}]
#set_resistance 0.0232982  [get_nets {u_dcfifo_tx_u_din_buffer_data[128]}]
#set_load 0.114753  [get_nets {u_dcfifo_tx_u_din_buffer_data[129]}]
#set_resistance 0.0174351  [get_nets {u_dcfifo_tx_u_din_buffer_data[129]}]
#set_load 0.511599  [get_nets {u_dcfifo_tx_u_din_buffer_data[130]}]
#set_resistance 0.0745421  [get_nets {u_dcfifo_tx_u_din_buffer_data[130]}]
#set_load 0.117958  [get_nets {u_dcfifo_tx_u_din_buffer_data[131]}]
#set_resistance 0.0173463  [get_nets {u_dcfifo_tx_u_din_buffer_data[131]}]
#set_load 0.286063  [get_nets {u_dcfifo_tx_u_din_buffer_data[132]}]
#set_resistance 0.0429649  [get_nets {u_dcfifo_tx_u_din_buffer_data[132]}]
#set_load 0.0391479  [get_nets {u_dcfifo_tx_u_din_buffer_data[133]}]
#set_resistance 0.00567379  [get_nets {u_dcfifo_tx_u_din_buffer_data[133]}]
#set_load 0.194847  [get_nets {u_dcfifo_tx_u_din_buffer_data[134]}]
#set_resistance 0.0287461  [get_nets {u_dcfifo_tx_u_din_buffer_data[134]}]
#set_load 0.0330384  [get_nets {u_dcfifo_tx_u_din_buffer_data[135]}]
#set_resistance 0.00477486  [get_nets {u_dcfifo_tx_u_din_buffer_data[135]}]
#set_load 0.517562  [get_nets {u_dcfifo_tx_u_din_buffer_data[136]}]
#set_resistance 0.0781329  [get_nets {u_dcfifo_tx_u_din_buffer_data[136]}]
#set_load 0.575195  [get_nets {u_dcfifo_tx_u_din_buffer_data[137]}]
#set_resistance 0.0870194  [get_nets {u_dcfifo_tx_u_din_buffer_data[137]}]
#set_load 0.165817  [get_nets {u_dcfifo_tx_u_din_buffer_data[138]}]
#set_resistance 0.0250131  [get_nets {u_dcfifo_tx_u_din_buffer_data[138]}]
#set_load 0.0735311  [get_nets {u_dcfifo_tx_u_din_buffer_data[139]}]
#set_resistance 0.0109726  [get_nets {u_dcfifo_tx_u_din_buffer_data[139]}]
#set_load 0.182058  [get_nets {u_dcfifo_tx_u_din_buffer_data[140]}]
#set_resistance 0.0266368  [get_nets {u_dcfifo_tx_u_din_buffer_data[140]}]
#set_load 0.387395  [get_nets {u_dcfifo_tx_u_din_buffer_data[141]}]
#set_resistance 0.0566539  [get_nets {u_dcfifo_tx_u_din_buffer_data[141]}]
#set_load 0.145443  [get_nets {u_dcfifo_tx_u_din_buffer_data[142]}]
#set_resistance 0.0221094  [get_nets {u_dcfifo_tx_u_din_buffer_data[142]}]
#set_load 0.0700001  [get_nets {u_dcfifo_tx_u_din_buffer_data[143]}]
#set_resistance 0.0102108  [get_nets {u_dcfifo_tx_u_din_buffer_data[143]}]
#set_load 0.0767364  [get_nets {u_dcfifo_tx_u_din_buffer_data[144]}]
#set_resistance 0.0111555  [get_nets {u_dcfifo_tx_u_din_buffer_data[144]}]
#set_load 0.141346  [get_nets {u_dcfifo_tx_u_din_buffer_data[145]}]
#set_resistance 0.020551  [get_nets {u_dcfifo_tx_u_din_buffer_data[145]}]
#set_load 0.0907302  [get_nets {u_dcfifo_tx_u_din_buffer_data[146]}]
#set_resistance 0.0135444  [get_nets {u_dcfifo_tx_u_din_buffer_data[146]}]
#set_load 0.0514863  [get_nets {u_dcfifo_tx_u_din_buffer_data[147]}]
#set_resistance 0.00743817  [get_nets {u_dcfifo_tx_u_din_buffer_data[147]}]
#set_load 0.0759394  [get_nets {u_dcfifo_tx_u_din_buffer_data[148]}]
#set_resistance 0.0114218  [get_nets {u_dcfifo_tx_u_din_buffer_data[148]}]
#set_load 0.0413107  [get_nets {u_dcfifo_tx_u_din_buffer_data[149]}]
#set_resistance 0.0059442  [get_nets {u_dcfifo_tx_u_din_buffer_data[149]}]
#set_load 0.0845403  [get_nets {u_dcfifo_tx_u_din_buffer_data[150]}]
#set_resistance 0.0127885  [get_nets {u_dcfifo_tx_u_din_buffer_data[150]}]
#set_load 0.215678  [get_nets {u_dcfifo_tx_u_din_buffer_data[151]}]
#set_resistance 0.0316971  [get_nets {u_dcfifo_tx_u_din_buffer_data[151]}]
#set_load 0.0708058  [get_nets {u_dcfifo_tx_u_din_buffer_data[152]}]
#set_resistance 0.010229  [get_nets {u_dcfifo_tx_u_din_buffer_data[152]}]
#set_load 0.0536648  [get_nets {u_dcfifo_tx_u_din_buffer_data[153]}]
#set_resistance 0.00783131  [get_nets {u_dcfifo_tx_u_din_buffer_data[153]}]
#set_load 0.280258  [get_nets {u_dcfifo_tx_u_din_buffer_data[154]}]
#set_resistance 0.0417914  [get_nets {u_dcfifo_tx_u_din_buffer_data[154]}]
#set_load 0.199631  [get_nets {u_dcfifo_tx_u_din_buffer_data[155]}]
#set_resistance 0.0302332  [get_nets {u_dcfifo_tx_u_din_buffer_data[155]}]
#set_load 0.0938796  [get_nets {u_dcfifo_tx_u_din_buffer_data[156]}]
#set_resistance 0.0141417  [get_nets {u_dcfifo_tx_u_din_buffer_data[156]}]
#set_load 0.0361711  [get_nets {u_dcfifo_tx_u_din_buffer_data[157]}]
#set_resistance 0.00517184  [get_nets {u_dcfifo_tx_u_din_buffer_data[157]}]
#set_load 0.174994  [get_nets {u_dcfifo_tx_u_din_buffer_data[158]}]
#set_resistance 0.0261414  [get_nets {u_dcfifo_tx_u_din_buffer_data[158]}]
#set_load 0.0962343  [get_nets {u_dcfifo_tx_u_din_buffer_data[159]}]
#set_resistance 0.0145719  [get_nets {u_dcfifo_tx_u_din_buffer_data[159]}]
#set_load 0.0570517  [get_nets {u_dcfifo_tx_u_din_buffer_data[160]}]
#set_resistance 0.00851043  [get_nets {u_dcfifo_tx_u_din_buffer_data[160]}]
#set_load 0.100105  [get_nets {u_dcfifo_tx_u_din_buffer_data[161]}]
#set_resistance 0.0149101  [get_nets {u_dcfifo_tx_u_din_buffer_data[161]}]
#set_load 0.0336894  [get_nets {u_dcfifo_tx_u_din_buffer_data[162]}]
#set_resistance 0.00488507  [get_nets {u_dcfifo_tx_u_din_buffer_data[162]}]
#set_load 0.304252  [get_nets {u_dcfifo_tx_u_din_buffer_data[163]}]
#set_resistance 0.0454172  [get_nets {u_dcfifo_tx_u_din_buffer_data[163]}]
#set_load 0.0480319  [get_nets {u_dcfifo_tx_u_din_buffer_data[164]}]
#set_resistance 0.00722534  [get_nets {u_dcfifo_tx_u_din_buffer_data[164]}]
#set_load 0.0339584  [get_nets {u_dcfifo_tx_u_din_buffer_data[165]}]
#set_resistance 0.00494071  [get_nets {u_dcfifo_tx_u_din_buffer_data[165]}]
#set_load 0.0609575  [get_nets {u_dcfifo_tx_u_din_buffer_data[166]}]
#set_resistance 0.00873836  [get_nets {u_dcfifo_tx_u_din_buffer_data[166]}]
#set_load 0.212618  [get_nets {u_dcfifo_tx_u_din_buffer_data[167]}]
#set_resistance 0.0318621  [get_nets {u_dcfifo_tx_u_din_buffer_data[167]}]
#set_load 0.235925  [get_nets {u_dcfifo_tx_u_din_buffer_data[168]}]
#set_resistance 0.0358178  [get_nets {u_dcfifo_tx_u_din_buffer_data[168]}]
#set_load 0.184078  [get_nets {u_dcfifo_tx_u_din_buffer_data[169]}]
#set_resistance 0.0278334  [get_nets {u_dcfifo_tx_u_din_buffer_data[169]}]
#set_load 0.571362  [get_nets {u_dcfifo_tx_u_din_buffer_data[170]}]
#set_resistance 0.0825158  [get_nets {u_dcfifo_tx_u_din_buffer_data[170]}]
#set_load 0.122021  [get_nets {u_dcfifo_tx_u_din_buffer_data[171]}]
#set_resistance 0.0178638  [get_nets {u_dcfifo_tx_u_din_buffer_data[171]}]
#set_load 0.129041  [get_nets {u_dcfifo_tx_u_din_buffer_data[172]}]
#set_resistance 0.0184371  [get_nets {u_dcfifo_tx_u_din_buffer_data[172]}]
#set_load 0.184225  [get_nets {u_dcfifo_tx_u_din_buffer_data[173]}]
#set_resistance 0.027722  [get_nets {u_dcfifo_tx_u_din_buffer_data[173]}]
#set_load 0.0844765  [get_nets {u_dcfifo_tx_u_din_buffer_data[174]}]
#set_resistance 0.0125627  [get_nets {u_dcfifo_tx_u_din_buffer_data[174]}]
#set_load 0.0256644  [get_nets {u_dcfifo_tx_u_din_buffer_data[175]}]
#set_resistance 0.0037069  [get_nets {u_dcfifo_tx_u_din_buffer_data[175]}]
#set_load 0.091786  [get_nets {u_dcfifo_tx_u_din_buffer_data[176]}]
#set_resistance 0.0135796  [get_nets {u_dcfifo_tx_u_din_buffer_data[176]}]
#set_load 0.422048  [get_nets {u_dcfifo_tx_u_din_buffer_data[177]}]
#set_resistance 0.0613099  [get_nets {u_dcfifo_tx_u_din_buffer_data[177]}]
#set_load 0.0667619  [get_nets {u_dcfifo_tx_u_din_buffer_data[178]}]
#set_resistance 0.00954319  [get_nets {u_dcfifo_tx_u_din_buffer_data[178]}]
#set_load 0.0838346  [get_nets {u_dcfifo_tx_u_din_buffer_data[179]}]
#set_resistance 0.0126723  [get_nets {u_dcfifo_tx_u_din_buffer_data[179]}]
#set_load 0.0633037  [get_nets {u_dcfifo_tx_u_din_buffer_data[180]}]
#set_resistance 0.00913638  [get_nets {u_dcfifo_tx_u_din_buffer_data[180]}]
#set_load 0.153811  [get_nets {u_dcfifo_tx_u_din_buffer_data[181]}]
#set_resistance 0.0233231  [get_nets {u_dcfifo_tx_u_din_buffer_data[181]}]
#set_load 0.195615  [get_nets {u_dcfifo_tx_u_din_buffer_data[182]}]
#set_resistance 0.0285835  [get_nets {u_dcfifo_tx_u_din_buffer_data[182]}]
#set_load 0.0681611  [get_nets {u_dcfifo_tx_u_din_buffer_data[183]}]
#set_resistance 0.00977561  [get_nets {u_dcfifo_tx_u_din_buffer_data[183]}]
#set_load 0.071927  [get_nets {u_dcfifo_tx_u_din_buffer_data[184]}]
#set_resistance 0.0108456  [get_nets {u_dcfifo_tx_u_din_buffer_data[184]}]
#set_load 0.130188  [get_nets {u_dcfifo_tx_u_din_buffer_data[185]}]
#set_resistance 0.0192863  [get_nets {u_dcfifo_tx_u_din_buffer_data[185]}]
#set_load 0.232177  [get_nets {u_dcfifo_tx_u_din_buffer_data[186]}]
#set_resistance 0.0344307  [get_nets {u_dcfifo_tx_u_din_buffer_data[186]}]
#set_load 0.11177  [get_nets {u_dcfifo_tx_u_din_buffer_data[187]}]
#set_resistance 0.0167909  [get_nets {u_dcfifo_tx_u_din_buffer_data[187]}]
#set_load 0.0451786  [get_nets {u_dcfifo_tx_u_din_buffer_data[188]}]
#set_resistance 0.00650233  [get_nets {u_dcfifo_tx_u_din_buffer_data[188]}]
#set_load 0.154907  [get_nets {u_dcfifo_tx_u_din_buffer_data[189]}]
#set_resistance 0.023455  [get_nets {u_dcfifo_tx_u_din_buffer_data[189]}]
#set_load 0.586556  [get_nets {u_dcfifo_tx_u_din_buffer_data[190]}]
#set_resistance 0.085637  [get_nets {u_dcfifo_tx_u_din_buffer_data[190]}]
#set_load 0.0772024  [get_nets {u_dcfifo_tx_u_din_buffer_data[191]}]
#set_resistance 0.0116232  [get_nets {u_dcfifo_tx_u_din_buffer_data[191]}]
#set_load 0.0691041  [get_nets {u_dcfifo_tx_u_din_buffer_data[192]}]
#set_resistance 0.0105168  [get_nets {u_dcfifo_tx_u_din_buffer_data[192]}]
#set_load 0.0780225  [get_nets {u_dcfifo_tx_u_din_buffer_data[193]}]
#set_resistance 0.0117512  [get_nets {u_dcfifo_tx_u_din_buffer_data[193]}]
#set_load 0.411689  [get_nets {u_dcfifo_tx_u_din_buffer_data[194]}]
#set_resistance 0.0599859  [get_nets {u_dcfifo_tx_u_din_buffer_data[194]}]
#set_load 0.139928  [get_nets {u_dcfifo_tx_u_din_buffer_data[195]}]
#set_resistance 0.0211596  [get_nets {u_dcfifo_tx_u_din_buffer_data[195]}]
#set_load 0.245176  [get_nets {u_dcfifo_tx_u_din_buffer_data[196]}]
#set_resistance 0.036855  [get_nets {u_dcfifo_tx_u_din_buffer_data[196]}]
#set_load 0.0929905  [get_nets {u_dcfifo_tx_u_din_buffer_data[197]}]
#set_resistance 0.0140337  [get_nets {u_dcfifo_tx_u_din_buffer_data[197]}]
#set_load 0.16259  [get_nets {u_dcfifo_tx_u_din_buffer_data[198]}]
#set_resistance 0.0243583  [get_nets {u_dcfifo_tx_u_din_buffer_data[198]}]
#set_load 0.106314  [get_nets {u_dcfifo_tx_u_din_buffer_data[199]}]
#set_resistance 0.0157758  [get_nets {u_dcfifo_tx_u_din_buffer_data[199]}]
#set_load 0.0421291  [get_nets {u_dcfifo_tx_u_din_buffer_data[200]}]
#set_resistance 0.00603341  [get_nets {u_dcfifo_tx_u_din_buffer_data[200]}]
#set_load 0.201573  [get_nets {u_dcfifo_tx_u_din_buffer_data[201]}]
#set_resistance 0.0294192  [get_nets {u_dcfifo_tx_u_din_buffer_data[201]}]
#set_load 0.124797  [get_nets {u_dcfifo_tx_u_din_buffer_data[202]}]
#set_resistance 0.0187557  [get_nets {u_dcfifo_tx_u_din_buffer_data[202]}]
#set_load 0.140887  [get_nets {u_dcfifo_tx_u_din_buffer_data[203]}]
#set_resistance 0.0203226  [get_nets {u_dcfifo_tx_u_din_buffer_data[203]}]
#set_load 0.350423  [get_nets {u_dcfifo_tx_u_din_buffer_data[204]}]
#set_resistance 0.0507783  [get_nets {u_dcfifo_tx_u_din_buffer_data[204]}]
#set_load 0.108693  [get_nets {u_dcfifo_tx_u_din_buffer_data[205]}]
#set_resistance 0.0161799  [get_nets {u_dcfifo_tx_u_din_buffer_data[205]}]
#set_load 0.0305312  [get_nets {u_dcfifo_tx_u_din_buffer_data[206]}]
#set_resistance 0.00441072  [get_nets {u_dcfifo_tx_u_din_buffer_data[206]}]
#set_load 0.124417  [get_nets {u_dcfifo_tx_u_din_buffer_data[207]}]
#set_resistance 0.0183324  [get_nets {u_dcfifo_tx_u_din_buffer_data[207]}]
#set_load 0.0947047  [get_nets {u_dcfifo_tx_u_din_buffer_data[208]}]
#set_resistance 0.0140885  [get_nets {u_dcfifo_tx_u_din_buffer_data[208]}]
#set_load 0.0363362  [get_nets {u_dcfifo_tx_u_din_buffer_data[209]}]
#set_resistance 0.00540309  [get_nets {u_dcfifo_tx_u_din_buffer_data[209]}]
#set_load 0.0879658  [get_nets {u_dcfifo_tx_u_din_buffer_data[210]}]
#set_resistance 0.0132344  [get_nets {u_dcfifo_tx_u_din_buffer_data[210]}]
#set_load 0.10149  [get_nets {u_dcfifo_tx_u_din_buffer_data[211]}]
#set_resistance 0.015188  [get_nets {u_dcfifo_tx_u_din_buffer_data[211]}]
#set_load 0.134109  [get_nets {u_dcfifo_tx_u_din_buffer_data[212]}]
#set_resistance 0.0196305  [get_nets {u_dcfifo_tx_u_din_buffer_data[212]}]
#set_load 0.0981463  [get_nets {u_dcfifo_tx_u_din_buffer_data[213]}]
#set_resistance 0.0146831  [get_nets {u_dcfifo_tx_u_din_buffer_data[213]}]
#set_load 0.0609863  [get_nets {u_dcfifo_tx_u_din_buffer_data[214]}]
#set_resistance 0.00873162  [get_nets {u_dcfifo_tx_u_din_buffer_data[214]}]
#set_load 0.0905642  [get_nets {u_dcfifo_tx_u_din_buffer_data[215]}]
#set_resistance 0.0136688  [get_nets {u_dcfifo_tx_u_din_buffer_data[215]}]
#set_load 0.312928  [get_nets {u_dcfifo_tx_u_din_buffer_data[216]}]
#set_resistance 0.0452311  [get_nets {u_dcfifo_tx_u_din_buffer_data[216]}]
#set_load 0.172713  [get_nets {u_dcfifo_tx_u_din_buffer_data[217]}]
#set_resistance 0.0255229  [get_nets {u_dcfifo_tx_u_din_buffer_data[217]}]
#set_load 0.151364  [get_nets {u_dcfifo_tx_u_din_buffer_data[218]}]
#set_resistance 0.0222017  [get_nets {u_dcfifo_tx_u_din_buffer_data[218]}]
#set_load 0.140058  [get_nets {u_dcfifo_tx_u_din_buffer_data[219]}]
#set_resistance 0.0210031  [get_nets {u_dcfifo_tx_u_din_buffer_data[219]}]
#set_load 0.088539  [get_nets {u_dcfifo_tx_u_din_buffer_data[220]}]
#set_resistance 0.0132613  [get_nets {u_dcfifo_tx_u_din_buffer_data[220]}]
#set_load 0.0515519  [get_nets {u_dcfifo_tx_u_din_buffer_data[221]}]
#set_resistance 0.0073858  [get_nets {u_dcfifo_tx_u_din_buffer_data[221]}]
#set_load 0.0361306  [get_nets {u_dcfifo_tx_u_din_buffer_data[222]}]
#set_resistance 0.00545679  [get_nets {u_dcfifo_tx_u_din_buffer_data[222]}]
#set_load 0.0171497  [get_nets {u_dcfifo_tx_u_din_buffer_data[223]}]
#set_resistance 0.00245579  [get_nets {u_dcfifo_tx_u_din_buffer_data[223]}]
#set_load 0.0880785  [get_nets {u_dcfifo_tx_u_din_buffer_data[224]}]
#set_resistance 0.0131622  [get_nets {u_dcfifo_tx_u_din_buffer_data[224]}]
#set_load 0.0522064  [get_nets {u_dcfifo_tx_u_din_buffer_data[225]}]
#set_resistance 0.00748304  [get_nets {u_dcfifo_tx_u_din_buffer_data[225]}]
#set_load 0.264479  [get_nets {u_dcfifo_tx_u_din_buffer_data[226]}]
#set_resistance 0.0396524  [get_nets {u_dcfifo_tx_u_din_buffer_data[226]}]
#set_load 0.464511  [get_nets {u_dcfifo_tx_u_din_buffer_data[227]}]
#set_resistance 0.0669327  [get_nets {u_dcfifo_tx_u_din_buffer_data[227]}]
#set_load 0.372055  [get_nets {u_dcfifo_tx_u_din_buffer_data[228]}]
#set_resistance 0.0541162  [get_nets {u_dcfifo_tx_u_din_buffer_data[228]}]
#set_load 0.128213  [get_nets {u_dcfifo_tx_u_din_buffer_data[229]}]
#set_resistance 0.0189559  [get_nets {u_dcfifo_tx_u_din_buffer_data[229]}]
#set_load 0.202651  [get_nets {u_dcfifo_tx_u_din_buffer_data[230]}]
#set_resistance 0.0301527  [get_nets {u_dcfifo_tx_u_din_buffer_data[230]}]
#set_load 0.0956296  [get_nets {u_dcfifo_tx_u_din_buffer_data[231]}]
#set_resistance 0.0143901  [get_nets {u_dcfifo_tx_u_din_buffer_data[231]}]
#set_load 0.0707772  [get_nets {u_dcfifo_tx_u_din_buffer_data[232]}]
#set_resistance 0.0107143  [get_nets {u_dcfifo_tx_u_din_buffer_data[232]}]
#set_load 0.181895  [get_nets {u_dcfifo_tx_u_din_buffer_data[233]}]
#set_resistance 0.0272462  [get_nets {u_dcfifo_tx_u_din_buffer_data[233]}]
#set_load 0.204801  [get_nets {u_dcfifo_tx_u_din_buffer_data[234]}]
#set_resistance 0.0310571  [get_nets {u_dcfifo_tx_u_din_buffer_data[234]}]
#set_load 0.178451  [get_nets {u_dcfifo_tx_u_din_buffer_data[235]}]
#set_resistance 0.0268522  [get_nets {u_dcfifo_tx_u_din_buffer_data[235]}]
#set_load 0.165625  [get_nets {u_dcfifo_tx_u_din_buffer_data[236]}]
#set_resistance 0.0249696  [get_nets {u_dcfifo_tx_u_din_buffer_data[236]}]
#set_load 0.289699  [get_nets {u_dcfifo_tx_u_din_buffer_data[237]}]
#set_resistance 0.0413845  [get_nets {u_dcfifo_tx_u_din_buffer_data[237]}]
#set_load 0.0845144  [get_nets {u_dcfifo_tx_u_din_buffer_data[238]}]
#set_resistance 0.0127305  [get_nets {u_dcfifo_tx_u_din_buffer_data[238]}]
#set_load 0.0779626  [get_nets {u_dcfifo_tx_u_din_buffer_data[239]}]
#set_resistance 0.0114478  [get_nets {u_dcfifo_tx_u_din_buffer_data[239]}]
#set_load 0.573071  [get_nets {u_dcfifo_tx_u_din_buffer_data[240]}]
#set_resistance 0.0826289  [get_nets {u_dcfifo_tx_u_din_buffer_data[240]}]
#set_load 0.112191  [get_nets {u_dcfifo_tx_u_din_buffer_data[241]}]
#set_resistance 0.0165476  [get_nets {u_dcfifo_tx_u_din_buffer_data[241]}]
#set_load 0.0908554  [get_nets {u_dcfifo_tx_u_din_buffer_data[242]}]
#set_resistance 0.0135432  [get_nets {u_dcfifo_tx_u_din_buffer_data[242]}]
#set_load 0.0230839  [get_nets {u_dcfifo_tx_u_din_buffer_data[243]}]
#set_resistance 0.00332406  [get_nets {u_dcfifo_tx_u_din_buffer_data[243]}]
#set_load 0.0993182  [get_nets {u_dcfifo_tx_u_din_buffer_data[244]}]
#set_resistance 0.0146783  [get_nets {u_dcfifo_tx_u_din_buffer_data[244]}]
#set_load 0.102937  [get_nets {u_dcfifo_tx_u_din_buffer_data[245]}]
#set_resistance 0.0151871  [get_nets {u_dcfifo_tx_u_din_buffer_data[245]}]
#set_load 0.069432  [get_nets {u_dcfifo_tx_u_din_buffer_data[246]}]
#set_resistance 0.0105266  [get_nets {u_dcfifo_tx_u_din_buffer_data[246]}]
#set_load 0.179352  [get_nets {u_dcfifo_tx_u_din_buffer_data[247]}]
#set_resistance 0.0268695  [get_nets {u_dcfifo_tx_u_din_buffer_data[247]}]
#set_load 0.217419  [get_nets {u_dcfifo_tx_u_din_buffer_data[248]}]
#set_resistance 0.0317323  [get_nets {u_dcfifo_tx_u_din_buffer_data[248]}]
#set_load 0.25559  [get_nets {u_dcfifo_tx_u_din_buffer_data[249]}]
#set_resistance 0.0370014  [get_nets {u_dcfifo_tx_u_din_buffer_data[249]}]
#set_load 0.0725193  [get_nets {u_dcfifo_tx_u_din_buffer_data[250]}]
#set_resistance 0.0104584  [get_nets {u_dcfifo_tx_u_din_buffer_data[250]}]
#set_load 0.095025  [get_nets {u_dcfifo_tx_u_din_buffer_data[251]}]
#set_resistance 0.0138915  [get_nets {u_dcfifo_tx_u_din_buffer_data[251]}]
#set_load 0.0992905  [get_nets {u_dcfifo_tx_u_din_buffer_data[252]}]
#set_resistance 0.0148985  [get_nets {u_dcfifo_tx_u_din_buffer_data[252]}]
#set_load 0.0745658  [get_nets {u_dcfifo_tx_u_din_buffer_data[253]}]
#set_resistance 0.011312  [get_nets {u_dcfifo_tx_u_din_buffer_data[253]}]
#set_load 0.56596  [get_nets {u_dcfifo_tx_u_din_buffer_data[254]}]
#set_resistance 0.0818559  [get_nets {u_dcfifo_tx_u_din_buffer_data[254]}]
#set_load 0.047327  [get_nets {u_dcfifo_tx_u_din_buffer_data[255]}]
#set_resistance 0.00684402  [get_nets {u_dcfifo_tx_u_din_buffer_data[255]}]
#set_load 0.617039  [get_nets u_dcfifo_tx_u_din_full_N0]
#set_resistance 0.0937734  [get_nets u_dcfifo_tx_u_din_full_N0]
#set_load 0.692156  [get_nets u_dcfifo_tx_u_din_full_latched_full_s]
#set_resistance 0.104505  [get_nets u_dcfifo_tx_u_din_full_latched_full_s]
#set_load 0.228427  [get_nets u_dcfifo_tx_u_din_full_full_up]
#set_resistance 0.0333541  [get_nets u_dcfifo_tx_u_din_full_full_up]
#set_load 0.183159  [get_nets u_dcfifo_tx_u_din_full_full_dn]
#set_resistance 0.0275446  [get_nets u_dcfifo_tx_u_din_full_full_dn]
#set_load 0.325502  [get_nets u_dcfifo_rx_u_din_full_N0]
#set_resistance 0.0480603  [get_nets u_dcfifo_rx_u_din_full_N0]
#set_load 0.149955  [get_nets u_dcfifo_rx_u_din_full_latched_full_s]
#set_resistance 0.0218724  [get_nets u_dcfifo_rx_u_din_full_latched_full_s]
#set_load 1.30734  [get_nets u_dcfifo_rx_u_din_full_full_up]
#set_resistance 0.198063  [get_nets u_dcfifo_rx_u_din_full_full_up]
#set_load 0.829872  [get_nets u_dcfifo_rx_u_din_full_full_dn]
#set_resistance 0.119088  [get_nets u_dcfifo_rx_u_din_full_full_dn]
#set_load 0.739408  [get_nets u_dcfifo_tx_u_dout_read_tr_net634]
#set_resistance 0.0893536  [get_nets u_dcfifo_tx_u_dout_read_tr_net634]
#set_load 0.0721787  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[0]}]
#set_resistance 0.0103776  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[0]}]
#set_load 0.498577  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[1]}]
#set_resistance 0.0725515  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[1]}]
#set_load 0.155985  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[2]}]
#set_resistance 0.0226039  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[2]}]
#set_load 0.149362  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[3]}]
#set_resistance 0.0225312  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[3]}]
#set_load 0.0789893  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[4]}]
#set_resistance 0.0114638  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[4]}]
#set_load 0.15542  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[5]}]
#set_resistance 0.0224282  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[5]}]
#set_load 0.174616  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[6]}]
#set_resistance 0.0253237  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[6]}]
#set_load 0.0698367  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[7]}]
#set_resistance 0.0100183  [get_nets {u_dcfifo_tx_u_dout_empty_synch_d_middle[7]}]
#set_load 0.543564  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[0]}]
#set_resistance 0.0823928  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[0]}]
#set_load 0.895954  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[1]}]
#set_resistance 0.13279  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[1]}]
#set_load 0.402515  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[2]}]
#set_resistance 0.0611081  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[2]}]
#set_load 0.401039  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[3]}]
#set_resistance 0.0608764  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[3]}]
#set_load 0.564213  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[4]}]
#set_resistance 0.085837  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[4]}]
#set_load 0.908199  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[5]}]
#set_resistance 0.135034  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[5]}]
#set_load 0.411186  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[6]}]
#set_resistance 0.0607667  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[6]}]
#set_load 0.374977  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[7]}]
#set_resistance 0.0556535  [get_nets {u_dcfifo_rx_u_dout_empty_synch_d_middle[7]}]
#set_load 4.17493  [get_nets u_dcfifo_rx_u_din_buffer_net746]
#set_resistance 0.440211  [get_nets u_dcfifo_rx_u_din_buffer_net746]
#set_load 4.84323  [get_nets u_dcfifo_rx_u_din_buffer_net741]
#set_resistance 0.516053  [get_nets u_dcfifo_rx_u_din_buffer_net741]
#set_load 4.74637  [get_nets u_dcfifo_rx_u_din_buffer_net736]
#set_resistance 0.510155  [get_nets u_dcfifo_rx_u_din_buffer_net736]
#set_load 1.94722  [get_nets u_dcfifo_rx_u_din_buffer_net731]
#set_resistance 0.2015  [get_nets u_dcfifo_rx_u_din_buffer_net731]
#set_load 3.96453  [get_nets u_dcfifo_rx_u_din_buffer_net726]
#set_resistance 0.424137  [get_nets u_dcfifo_rx_u_din_buffer_net726]
#set_load 5.92127  [get_nets u_dcfifo_rx_u_din_buffer_net721]
#set_resistance 0.630152  [get_nets u_dcfifo_rx_u_din_buffer_net721]
#set_load 3.87082  [get_nets u_dcfifo_rx_u_din_buffer_net716]
#set_resistance 0.414629  [get_nets u_dcfifo_rx_u_din_buffer_net716]
#set_load 6.44297  [get_nets u_dcfifo_rx_u_din_buffer_net711]
#set_resistance 0.687701  [get_nets u_dcfifo_rx_u_din_buffer_net711]
#set_load 4.37337  [get_nets u_dcfifo_rx_u_din_buffer_net706]
#set_resistance 0.462316  [get_nets u_dcfifo_rx_u_din_buffer_net706]
#set_load 5.63121  [get_nets u_dcfifo_rx_u_din_buffer_net701]
#set_resistance 0.602695  [get_nets u_dcfifo_rx_u_din_buffer_net701]
#set_load 4.80278  [get_nets u_dcfifo_rx_u_din_buffer_net696]
#set_resistance 0.507941  [get_nets u_dcfifo_rx_u_din_buffer_net696]
#set_load 5.5908  [get_nets u_dcfifo_rx_u_din_buffer_net691]
#set_resistance 0.595727  [get_nets u_dcfifo_rx_u_din_buffer_net691]
#set_load 3.49693  [get_nets u_dcfifo_rx_u_din_buffer_net686]
#set_resistance 0.372318  [get_nets u_dcfifo_rx_u_din_buffer_net686]
#set_load 5.92279  [get_nets u_dcfifo_rx_u_din_buffer_net681]
#set_resistance 0.630911  [get_nets u_dcfifo_rx_u_din_buffer_net681]
#set_load 3.75569  [get_nets u_dcfifo_rx_u_din_buffer_net676]
#set_resistance 0.400402  [get_nets u_dcfifo_rx_u_din_buffer_net676]
#set_load 6.01806  [get_nets u_dcfifo_rx_u_din_buffer_net670]
#set_resistance 0.640953  [get_nets u_dcfifo_rx_u_din_buffer_net670]
#set_load 0.212824  [get_nets u_dcfifo_rx_u_din_buffer_N33]
#set_resistance 0.0312199  [get_nets u_dcfifo_rx_u_din_buffer_N33]
#set_load 0.634067  [get_nets u_dcfifo_rx_u_din_buffer_N32]
#set_resistance 0.0915674  [get_nets u_dcfifo_rx_u_din_buffer_N32]
#set_load 0.185698  [get_nets u_dcfifo_rx_u_din_buffer_N31]
#set_resistance 0.0276756  [get_nets u_dcfifo_rx_u_din_buffer_N31]
#set_load 0.189741  [get_nets u_dcfifo_rx_u_din_buffer_N30]
#set_resistance 0.0281286  [get_nets u_dcfifo_rx_u_din_buffer_N30]
#set_load 0.430456  [get_nets u_dcfifo_rx_u_din_buffer_N29]
#set_resistance 0.061967  [get_nets u_dcfifo_rx_u_din_buffer_N29]
#set_load 0.448087  [get_nets u_dcfifo_rx_u_din_buffer_N28]
#set_resistance 0.0649162  [get_nets u_dcfifo_rx_u_din_buffer_N28]
#set_load 3.60437  [get_nets u_dcfifo_rx_u_din_buffer_N27]
#set_resistance 0.544837  [get_nets u_dcfifo_rx_u_din_buffer_N27]
#set_load 1.50938  [get_nets u_dcfifo_rx_u_din_buffer_N26]
#set_resistance 0.22264  [get_nets u_dcfifo_rx_u_din_buffer_N26]
#set_load 0.993635  [get_nets {u_dcfifo_rx_u_din_buffer_data[0]}]
#set_resistance 0.151028  [get_nets {u_dcfifo_rx_u_din_buffer_data[0]}]
#set_load 1.3507  [get_nets {u_dcfifo_rx_u_din_buffer_data[1]}]
#set_resistance 0.200417  [get_nets {u_dcfifo_rx_u_din_buffer_data[1]}]
#set_load 1.2587  [get_nets {u_dcfifo_rx_u_din_buffer_data[2]}]
#set_resistance 0.186626  [get_nets {u_dcfifo_rx_u_din_buffer_data[2]}]
#set_load 0.710007  [get_nets {u_dcfifo_rx_u_din_buffer_data[3]}]
#set_resistance 0.106992  [get_nets {u_dcfifo_rx_u_din_buffer_data[3]}]
#set_load 0.809082  [get_nets {u_dcfifo_rx_u_din_buffer_data[4]}]
#set_resistance 0.116512  [get_nets {u_dcfifo_rx_u_din_buffer_data[4]}]
#set_load 0.467879  [get_nets {u_dcfifo_rx_u_din_buffer_data[5]}]
#set_resistance 0.0674568  [get_nets {u_dcfifo_rx_u_din_buffer_data[5]}]
#set_load 1.17979  [get_nets {u_dcfifo_rx_u_din_buffer_data[6]}]
#set_resistance 0.169108  [get_nets {u_dcfifo_rx_u_din_buffer_data[6]}]
#set_load 0.520643  [get_nets {u_dcfifo_rx_u_din_buffer_data[7]}]
#set_resistance 0.0755554  [get_nets {u_dcfifo_rx_u_din_buffer_data[7]}]
#set_load 1.1098  [get_nets {u_dcfifo_rx_u_din_buffer_data[8]}]
#set_resistance 0.165442  [get_nets {u_dcfifo_rx_u_din_buffer_data[8]}]
#set_load 1.09643  [get_nets {u_dcfifo_rx_u_din_buffer_data[9]}]
#set_resistance 0.163701  [get_nets {u_dcfifo_rx_u_din_buffer_data[9]}]
#set_load 1.3492  [get_nets {u_dcfifo_rx_u_din_buffer_data[10]}]
#set_resistance 0.195478  [get_nets {u_dcfifo_rx_u_din_buffer_data[10]}]
#set_load 1.06156  [get_nets {u_dcfifo_rx_u_din_buffer_data[11]}]
#set_resistance 0.155464  [get_nets {u_dcfifo_rx_u_din_buffer_data[11]}]
#set_load 1.1813  [get_nets {u_dcfifo_rx_u_din_buffer_data[12]}]
#set_resistance 0.177663  [get_nets {u_dcfifo_rx_u_din_buffer_data[12]}]
#set_load 1.33097  [get_nets {u_dcfifo_rx_u_din_buffer_data[13]}]
#set_resistance 0.199493  [get_nets {u_dcfifo_rx_u_din_buffer_data[13]}]
#set_load 0.897661  [get_nets {u_dcfifo_rx_u_din_buffer_data[14]}]
#set_resistance 0.136363  [get_nets {u_dcfifo_rx_u_din_buffer_data[14]}]
#set_load 1.02433  [get_nets {u_dcfifo_rx_u_din_buffer_data[15]}]
#set_resistance 0.154778  [get_nets {u_dcfifo_rx_u_din_buffer_data[15]}]
#set_load 0.996632  [get_nets {u_dcfifo_rx_u_din_buffer_data[16]}]
#set_resistance 0.143051  [get_nets {u_dcfifo_rx_u_din_buffer_data[16]}]
#set_load 0.312219  [get_nets {u_dcfifo_rx_u_din_buffer_data[17]}]
#set_resistance 0.0449985  [get_nets {u_dcfifo_rx_u_din_buffer_data[17]}]
#set_load 0.579794  [get_nets {u_dcfifo_rx_u_din_buffer_data[18]}]
#set_resistance 0.0834961  [get_nets {u_dcfifo_rx_u_din_buffer_data[18]}]
#set_load 1.42406  [get_nets {u_dcfifo_rx_u_din_buffer_data[19]}]
#set_resistance 0.204691  [get_nets {u_dcfifo_rx_u_din_buffer_data[19]}]
#set_load 0.387797  [get_nets {u_dcfifo_rx_u_din_buffer_data[20]}]
#set_resistance 0.0589395  [get_nets {u_dcfifo_rx_u_din_buffer_data[20]}]
#set_load 0.481203  [get_nets {u_dcfifo_rx_u_din_buffer_data[21]}]
#set_resistance 0.0731569  [get_nets {u_dcfifo_rx_u_din_buffer_data[21]}]
#set_load 1.28586  [get_nets {u_dcfifo_rx_u_din_buffer_data[22]}]
#set_resistance 0.184408  [get_nets {u_dcfifo_rx_u_din_buffer_data[22]}]
#set_load 0.543241  [get_nets {u_dcfifo_rx_u_din_buffer_data[23]}]
#set_resistance 0.0782309  [get_nets {u_dcfifo_rx_u_din_buffer_data[23]}]
#set_load 0.900285  [get_nets {u_dcfifo_rx_u_din_buffer_data[24]}]
#set_resistance 0.136422  [get_nets {u_dcfifo_rx_u_din_buffer_data[24]}]
#set_load 0.960825  [get_nets {u_dcfifo_rx_u_din_buffer_data[25]}]
#set_resistance 0.144958  [get_nets {u_dcfifo_rx_u_din_buffer_data[25]}]
#set_load 0.553561  [get_nets {u_dcfifo_rx_u_din_buffer_data[26]}]
#set_resistance 0.084076  [get_nets {u_dcfifo_rx_u_din_buffer_data[26]}]
#set_load 0.646812  [get_nets {u_dcfifo_rx_u_din_buffer_data[27]}]
#set_resistance 0.0976739  [get_nets {u_dcfifo_rx_u_din_buffer_data[27]}]
#set_load 0.17796  [get_nets {u_dcfifo_rx_u_din_buffer_data[28]}]
#set_resistance 0.0255893  [get_nets {u_dcfifo_rx_u_din_buffer_data[28]}]
#set_load 0.896726  [get_nets {u_dcfifo_rx_u_din_buffer_data[29]}]
#set_resistance 0.128185  [get_nets {u_dcfifo_rx_u_din_buffer_data[29]}]
#set_load 1.06667  [get_nets {u_dcfifo_rx_u_din_buffer_data[30]}]
#set_resistance 0.152628  [get_nets {u_dcfifo_rx_u_din_buffer_data[30]}]
#set_load 0.285324  [get_nets {u_dcfifo_rx_u_din_buffer_data[31]}]
#set_resistance 0.0426615  [get_nets {u_dcfifo_rx_u_din_buffer_data[31]}]
#set_load 1.23067  [get_nets {u_dcfifo_rx_u_din_buffer_data[32]}]
#set_resistance 0.187308  [get_nets {u_dcfifo_rx_u_din_buffer_data[32]}]
#set_load 1.72267  [get_nets {u_dcfifo_rx_u_din_buffer_data[33]}]
#set_resistance 0.256876  [get_nets {u_dcfifo_rx_u_din_buffer_data[33]}]
#set_load 1.72261  [get_nets {u_dcfifo_rx_u_din_buffer_data[34]}]
#set_resistance 0.258086  [get_nets {u_dcfifo_rx_u_din_buffer_data[34]}]
#set_load 1.17581  [get_nets {u_dcfifo_rx_u_din_buffer_data[35]}]
#set_resistance 0.178569  [get_nets {u_dcfifo_rx_u_din_buffer_data[35]}]
#set_load 1.29681  [get_nets {u_dcfifo_rx_u_din_buffer_data[36]}]
#set_resistance 0.197322  [get_nets {u_dcfifo_rx_u_din_buffer_data[36]}]
#set_load 1.30702  [get_nets {u_dcfifo_rx_u_din_buffer_data[37]}]
#set_resistance 0.197497  [get_nets {u_dcfifo_rx_u_din_buffer_data[37]}]
#set_load 1.6622  [get_nets {u_dcfifo_rx_u_din_buffer_data[38]}]
#set_resistance 0.250364  [get_nets {u_dcfifo_rx_u_din_buffer_data[38]}]
#set_load 1.72304  [get_nets {u_dcfifo_rx_u_din_buffer_data[39]}]
#set_resistance 0.259006  [get_nets {u_dcfifo_rx_u_din_buffer_data[39]}]
#set_load 1.24201  [get_nets {u_dcfifo_rx_u_din_buffer_data[40]}]
#set_resistance 0.188894  [get_nets {u_dcfifo_rx_u_din_buffer_data[40]}]
#set_load 1.2304  [get_nets {u_dcfifo_rx_u_din_buffer_data[41]}]
#set_resistance 0.18698  [get_nets {u_dcfifo_rx_u_din_buffer_data[41]}]
#set_load 0.978139  [get_nets {u_dcfifo_rx_u_din_buffer_data[42]}]
#set_resistance 0.148667  [get_nets {u_dcfifo_rx_u_din_buffer_data[42]}]
#set_load 1.52927  [get_nets {u_dcfifo_rx_u_din_buffer_data[43]}]
#set_resistance 0.229306  [get_nets {u_dcfifo_rx_u_din_buffer_data[43]}]
#set_load 1.67772  [get_nets {u_dcfifo_rx_u_din_buffer_data[44]}]
#set_resistance 0.254323  [get_nets {u_dcfifo_rx_u_din_buffer_data[44]}]
#set_load 2.14094  [get_nets {u_dcfifo_rx_u_din_buffer_data[45]}]
#set_resistance 0.321015  [get_nets {u_dcfifo_rx_u_din_buffer_data[45]}]
#set_load 1.48501  [get_nets {u_dcfifo_rx_u_din_buffer_data[46]}]
#set_resistance 0.224528  [get_nets {u_dcfifo_rx_u_din_buffer_data[46]}]
#set_load 1.28225  [get_nets {u_dcfifo_rx_u_din_buffer_data[47]}]
#set_resistance 0.194978  [get_nets {u_dcfifo_rx_u_din_buffer_data[47]}]
#set_load 1.24203  [get_nets {u_dcfifo_rx_u_din_buffer_data[48]}]
#set_resistance 0.180654  [get_nets {u_dcfifo_rx_u_din_buffer_data[48]}]
#set_load 1.70301  [get_nets {u_dcfifo_rx_u_din_buffer_data[49]}]
#set_resistance 0.245195  [get_nets {u_dcfifo_rx_u_din_buffer_data[49]}]
#set_load 0.938569  [get_nets {u_dcfifo_rx_u_din_buffer_data[50]}]
#set_resistance 0.136141  [get_nets {u_dcfifo_rx_u_din_buffer_data[50]}]
#set_load 1.44256  [get_nets {u_dcfifo_rx_u_din_buffer_data[51]}]
#set_resistance 0.209288  [get_nets {u_dcfifo_rx_u_din_buffer_data[51]}]
#set_load 1.52459  [get_nets {u_dcfifo_rx_u_din_buffer_data[52]}]
#set_resistance 0.224021  [get_nets {u_dcfifo_rx_u_din_buffer_data[52]}]
#set_load 1.62058  [get_nets {u_dcfifo_rx_u_din_buffer_data[53]}]
#set_resistance 0.237955  [get_nets {u_dcfifo_rx_u_din_buffer_data[53]}]
#set_load 0.125118  [get_nets {u_dcfifo_rx_u_din_buffer_data[54]}]
#set_resistance 0.0179312  [get_nets {u_dcfifo_rx_u_din_buffer_data[54]}]
#set_load 0.957568  [get_nets {u_dcfifo_rx_u_din_buffer_data[55]}]
#set_resistance 0.138153  [get_nets {u_dcfifo_rx_u_din_buffer_data[55]}]
#set_load 1.16413  [get_nets {u_dcfifo_rx_u_din_buffer_data[56]}]
#set_resistance 0.174128  [get_nets {u_dcfifo_rx_u_din_buffer_data[56]}]
#set_load 1.48592  [get_nets {u_dcfifo_rx_u_din_buffer_data[57]}]
#set_resistance 0.219326  [get_nets {u_dcfifo_rx_u_din_buffer_data[57]}]
#set_load 1.02432  [get_nets {u_dcfifo_rx_u_din_buffer_data[58]}]
#set_resistance 0.150762  [get_nets {u_dcfifo_rx_u_din_buffer_data[58]}]
#set_load 0.744812  [get_nets {u_dcfifo_rx_u_din_buffer_data[59]}]
#set_resistance 0.110806  [get_nets {u_dcfifo_rx_u_din_buffer_data[59]}]
#set_load 0.480893  [get_nets {u_dcfifo_rx_u_din_buffer_data[60]}]
#set_resistance 0.0713554  [get_nets {u_dcfifo_rx_u_din_buffer_data[60]}]
#set_load 1.09099  [get_nets {u_dcfifo_rx_u_din_buffer_data[61]}]
#set_resistance 0.157499  [get_nets {u_dcfifo_rx_u_din_buffer_data[61]}]
#set_load 0.874536  [get_nets {u_dcfifo_rx_u_din_buffer_data[62]}]
#set_resistance 0.12696  [get_nets {u_dcfifo_rx_u_din_buffer_data[62]}]
#set_load 1.91544  [get_nets {u_dcfifo_rx_u_din_buffer_data[63]}]
#set_resistance 0.276296  [get_nets {u_dcfifo_rx_u_din_buffer_data[63]}]
#set_load 0.805127  [get_nets {u_dcfifo_rx_u_din_buffer_data[64]}]
#set_resistance 0.121323  [get_nets {u_dcfifo_rx_u_din_buffer_data[64]}]
#set_load 1.02497  [get_nets {u_dcfifo_rx_u_din_buffer_data[65]}]
#set_resistance 0.151894  [get_nets {u_dcfifo_rx_u_din_buffer_data[65]}]
#set_load 1.07648  [get_nets {u_dcfifo_rx_u_din_buffer_data[66]}]
#set_resistance 0.159118  [get_nets {u_dcfifo_rx_u_din_buffer_data[66]}]
#set_load 0.589318  [get_nets {u_dcfifo_rx_u_din_buffer_data[67]}]
#set_resistance 0.0890772  [get_nets {u_dcfifo_rx_u_din_buffer_data[67]}]
#set_load 1.19705  [get_nets {u_dcfifo_rx_u_din_buffer_data[68]}]
#set_resistance 0.173743  [get_nets {u_dcfifo_rx_u_din_buffer_data[68]}]
#set_load 1.32662  [get_nets {u_dcfifo_rx_u_din_buffer_data[69]}]
#set_resistance 0.190778  [get_nets {u_dcfifo_rx_u_din_buffer_data[69]}]
#set_load 1.10738  [get_nets {u_dcfifo_rx_u_din_buffer_data[70]}]
#set_resistance 0.165265  [get_nets {u_dcfifo_rx_u_din_buffer_data[70]}]
#set_load 0.959964  [get_nets {u_dcfifo_rx_u_din_buffer_data[71]}]
#set_resistance 0.144888  [get_nets {u_dcfifo_rx_u_din_buffer_data[71]}]
#set_load 1.13114  [get_nets {u_dcfifo_rx_u_din_buffer_data[72]}]
#set_resistance 0.165032  [get_nets {u_dcfifo_rx_u_din_buffer_data[72]}]
#set_load 1.19441  [get_nets {u_dcfifo_rx_u_din_buffer_data[73]}]
#set_resistance 0.17402  [get_nets {u_dcfifo_rx_u_din_buffer_data[73]}]
#set_load 0.515036  [get_nets {u_dcfifo_rx_u_din_buffer_data[74]}]
#set_resistance 0.0762103  [get_nets {u_dcfifo_rx_u_din_buffer_data[74]}]
#set_load 1.17464  [get_nets {u_dcfifo_rx_u_din_buffer_data[75]}]
#set_resistance 0.171486  [get_nets {u_dcfifo_rx_u_din_buffer_data[75]}]
#set_load 0.968697  [get_nets {u_dcfifo_rx_u_din_buffer_data[76]}]
#set_resistance 0.147243  [get_nets {u_dcfifo_rx_u_din_buffer_data[76]}]
#set_load 1.49131  [get_nets {u_dcfifo_rx_u_din_buffer_data[77]}]
#set_resistance 0.221144  [get_nets {u_dcfifo_rx_u_din_buffer_data[77]}]
#set_load 0.736696  [get_nets {u_dcfifo_rx_u_din_buffer_data[78]}]
#set_resistance 0.11153  [get_nets {u_dcfifo_rx_u_din_buffer_data[78]}]
#set_load 0.731489  [get_nets {u_dcfifo_rx_u_din_buffer_data[79]}]
#set_resistance 0.110752  [get_nets {u_dcfifo_rx_u_din_buffer_data[79]}]
#set_load 1.11477  [get_nets {u_dcfifo_rx_u_din_buffer_data[80]}]
#set_resistance 0.161767  [get_nets {u_dcfifo_rx_u_din_buffer_data[80]}]
#set_load 1.57574  [get_nets {u_dcfifo_rx_u_din_buffer_data[81]}]
#set_resistance 0.226308  [get_nets {u_dcfifo_rx_u_din_buffer_data[81]}]
#set_load 0.9191  [get_nets {u_dcfifo_rx_u_din_buffer_data[82]}]
#set_resistance 0.135234  [get_nets {u_dcfifo_rx_u_din_buffer_data[82]}]
#set_load 1.5017  [get_nets {u_dcfifo_rx_u_din_buffer_data[83]}]
#set_resistance 0.21913  [get_nets {u_dcfifo_rx_u_din_buffer_data[83]}]
#set_load 1.24969  [get_nets {u_dcfifo_rx_u_din_buffer_data[84]}]
#set_resistance 0.182748  [get_nets {u_dcfifo_rx_u_din_buffer_data[84]}]
#set_load 1.48091  [get_nets {u_dcfifo_rx_u_din_buffer_data[85]}]
#set_resistance 0.216011  [get_nets {u_dcfifo_rx_u_din_buffer_data[85]}]
#set_load 0.627894  [get_nets {u_dcfifo_rx_u_din_buffer_data[86]}]
#set_resistance 0.0906496  [get_nets {u_dcfifo_rx_u_din_buffer_data[86]}]
#set_load 1.53648  [get_nets {u_dcfifo_rx_u_din_buffer_data[87]}]
#set_resistance 0.221573  [get_nets {u_dcfifo_rx_u_din_buffer_data[87]}]
#set_load 1.28164  [get_nets {u_dcfifo_rx_u_din_buffer_data[88]}]
#set_resistance 0.192332  [get_nets {u_dcfifo_rx_u_din_buffer_data[88]}]
#set_load 1.57237  [get_nets {u_dcfifo_rx_u_din_buffer_data[89]}]
#set_resistance 0.233817  [get_nets {u_dcfifo_rx_u_din_buffer_data[89]}]
#set_load 1.54581  [get_nets {u_dcfifo_rx_u_din_buffer_data[90]}]
#set_resistance 0.226593  [get_nets {u_dcfifo_rx_u_din_buffer_data[90]}]
#set_load 1.40471  [get_nets {u_dcfifo_rx_u_din_buffer_data[91]}]
#set_resistance 0.206305  [get_nets {u_dcfifo_rx_u_din_buffer_data[91]}]
#set_load 0.619885  [get_nets {u_dcfifo_rx_u_din_buffer_data[92]}]
#set_resistance 0.0890703  [get_nets {u_dcfifo_rx_u_din_buffer_data[92]}]
#set_load 1.35567  [get_nets {u_dcfifo_rx_u_din_buffer_data[93]}]
#set_resistance 0.193754  [get_nets {u_dcfifo_rx_u_din_buffer_data[93]}]
#set_load 0.507062  [get_nets {u_dcfifo_rx_u_din_buffer_data[94]}]
#set_resistance 0.0742038  [get_nets {u_dcfifo_rx_u_din_buffer_data[94]}]
#set_load 1.40893  [get_nets {u_dcfifo_rx_u_din_buffer_data[95]}]
#set_resistance 0.203943  [get_nets {u_dcfifo_rx_u_din_buffer_data[95]}]
#set_load 1.14789  [get_nets {u_dcfifo_rx_u_din_buffer_data[96]}]
#set_resistance 0.174399  [get_nets {u_dcfifo_rx_u_din_buffer_data[96]}]
#set_load 1.4575  [get_nets {u_dcfifo_rx_u_din_buffer_data[97]}]
#set_resistance 0.2171  [get_nets {u_dcfifo_rx_u_din_buffer_data[97]}]
#set_load 1.34603  [get_nets {u_dcfifo_rx_u_din_buffer_data[98]}]
#set_resistance 0.200333  [get_nets {u_dcfifo_rx_u_din_buffer_data[98]}]
#set_load 0.852802  [get_nets {u_dcfifo_rx_u_din_buffer_data[99]}]
#set_resistance 0.128888  [get_nets {u_dcfifo_rx_u_din_buffer_data[99]}]
#set_load 0.770835  [get_nets {u_dcfifo_rx_u_din_buffer_data[100]}]
#set_resistance 0.111127  [get_nets {u_dcfifo_rx_u_din_buffer_data[100]}]
#set_load 0.954737  [get_nets {u_dcfifo_rx_u_din_buffer_data[101]}]
#set_resistance 0.136615  [get_nets {u_dcfifo_rx_u_din_buffer_data[101]}]
#set_load 1.33075  [get_nets {u_dcfifo_rx_u_din_buffer_data[102]}]
#set_resistance 0.200931  [get_nets {u_dcfifo_rx_u_din_buffer_data[102]}]
#set_load 1.62645  [get_nets {u_dcfifo_rx_u_din_buffer_data[103]}]
#set_resistance 0.24317  [get_nets {u_dcfifo_rx_u_din_buffer_data[103]}]
#set_load 0.98064  [get_nets {u_dcfifo_rx_u_din_buffer_data[104]}]
#set_resistance 0.148992  [get_nets {u_dcfifo_rx_u_din_buffer_data[104]}]
#set_load 0.959786  [get_nets {u_dcfifo_rx_u_din_buffer_data[105]}]
#set_resistance 0.145854  [get_nets {u_dcfifo_rx_u_din_buffer_data[105]}]
#set_load 0.688734  [get_nets {u_dcfifo_rx_u_din_buffer_data[106]}]
#set_resistance 0.102662  [get_nets {u_dcfifo_rx_u_din_buffer_data[106]}]
#set_load 1.16697  [get_nets {u_dcfifo_rx_u_din_buffer_data[107]}]
#set_resistance 0.171442  [get_nets {u_dcfifo_rx_u_din_buffer_data[107]}]
#set_load 1.31909  [get_nets {u_dcfifo_rx_u_din_buffer_data[108]}]
#set_resistance 0.198662  [get_nets {u_dcfifo_rx_u_din_buffer_data[108]}]
#set_load 1.38848  [get_nets {u_dcfifo_rx_u_din_buffer_data[109]}]
#set_resistance 0.209066  [get_nets {u_dcfifo_rx_u_din_buffer_data[109]}]
#set_load 1.17927  [get_nets {u_dcfifo_rx_u_din_buffer_data[110]}]
#set_resistance 0.178588  [get_nets {u_dcfifo_rx_u_din_buffer_data[110]}]
#set_load 1.10293  [get_nets {u_dcfifo_rx_u_din_buffer_data[111]}]
#set_resistance 0.167293  [get_nets {u_dcfifo_rx_u_din_buffer_data[111]}]
#set_load 1.01333  [get_nets {u_dcfifo_rx_u_din_buffer_data[112]}]
#set_resistance 0.146216  [get_nets {u_dcfifo_rx_u_din_buffer_data[112]}]
#set_load 1.64693  [get_nets {u_dcfifo_rx_u_din_buffer_data[113]}]
#set_resistance 0.236417  [get_nets {u_dcfifo_rx_u_din_buffer_data[113]}]
#set_load 0.799451  [get_nets {u_dcfifo_rx_u_din_buffer_data[114]}]
#set_resistance 0.116986  [get_nets {u_dcfifo_rx_u_din_buffer_data[114]}]
#set_load 1.581  [get_nets {u_dcfifo_rx_u_din_buffer_data[115]}]
#set_resistance 0.229802  [get_nets {u_dcfifo_rx_u_din_buffer_data[115]}]
#set_load 1.47451  [get_nets {u_dcfifo_rx_u_din_buffer_data[116]}]
#set_resistance 0.214293  [get_nets {u_dcfifo_rx_u_din_buffer_data[116]}]
#set_load 1.64197  [get_nets {u_dcfifo_rx_u_din_buffer_data[117]}]
#set_resistance 0.238644  [get_nets {u_dcfifo_rx_u_din_buffer_data[117]}]
#set_load 0.431081  [get_nets {u_dcfifo_rx_u_din_buffer_data[118]}]
#set_resistance 0.0621939  [get_nets {u_dcfifo_rx_u_din_buffer_data[118]}]
#set_load 1.09824  [get_nets {u_dcfifo_rx_u_din_buffer_data[119]}]
#set_resistance 0.157074  [get_nets {u_dcfifo_rx_u_din_buffer_data[119]}]
#set_load 1.3385  [get_nets {u_dcfifo_rx_u_din_buffer_data[120]}]
#set_resistance 0.201071  [get_nets {u_dcfifo_rx_u_din_buffer_data[120]}]
#set_load 1.72896  [get_nets {u_dcfifo_rx_u_din_buffer_data[121]}]
#set_resistance 0.256874  [get_nets {u_dcfifo_rx_u_din_buffer_data[121]}]
#set_load 0.830392  [get_nets {u_dcfifo_rx_u_din_buffer_data[122]}]
#set_resistance 0.119756  [get_nets {u_dcfifo_rx_u_din_buffer_data[122]}]
#set_load 0.705397  [get_nets {u_dcfifo_rx_u_din_buffer_data[123]}]
#set_resistance 0.101888  [get_nets {u_dcfifo_rx_u_din_buffer_data[123]}]
#set_load 0.188126  [get_nets {u_dcfifo_rx_u_din_buffer_data[124]}]
#set_resistance 0.0272645  [get_nets {u_dcfifo_rx_u_din_buffer_data[124]}]
#set_load 0.892477  [get_nets {u_dcfifo_rx_u_din_buffer_data[125]}]
#set_resistance 0.128219  [get_nets {u_dcfifo_rx_u_din_buffer_data[125]}]
#set_load 0.699427  [get_nets {u_dcfifo_rx_u_din_buffer_data[126]}]
#set_resistance 0.0999663  [get_nets {u_dcfifo_rx_u_din_buffer_data[126]}]
#set_load 1.81605  [get_nets {u_dcfifo_rx_u_din_buffer_data[127]}]
#set_resistance 0.260648  [get_nets {u_dcfifo_rx_u_din_buffer_data[127]}]
#set_load 1.08162  [get_nets {u_dcfifo_rx_u_din_buffer_data[128]}]
#set_resistance 0.159774  [get_nets {u_dcfifo_rx_u_din_buffer_data[128]}]
#set_load 0.529022  [get_nets {u_dcfifo_rx_u_din_buffer_data[129]}]
#set_resistance 0.0795952  [get_nets {u_dcfifo_rx_u_din_buffer_data[129]}]
#set_load 1.40073  [get_nets {u_dcfifo_rx_u_din_buffer_data[130]}]
#set_resistance 0.210049  [get_nets {u_dcfifo_rx_u_din_buffer_data[130]}]
#set_load 1.02145  [get_nets {u_dcfifo_rx_u_din_buffer_data[131]}]
#set_resistance 0.154928  [get_nets {u_dcfifo_rx_u_din_buffer_data[131]}]
#set_load 1.36886  [get_nets {u_dcfifo_rx_u_din_buffer_data[132]}]
#set_resistance 0.205496  [get_nets {u_dcfifo_rx_u_din_buffer_data[132]}]
#set_load 1.12651  [get_nets {u_dcfifo_rx_u_din_buffer_data[133]}]
#set_resistance 0.170625  [get_nets {u_dcfifo_rx_u_din_buffer_data[133]}]
#set_load 1.62248  [get_nets {u_dcfifo_rx_u_din_buffer_data[134]}]
#set_resistance 0.240446  [get_nets {u_dcfifo_rx_u_din_buffer_data[134]}]
#set_load 1.21354  [get_nets {u_dcfifo_rx_u_din_buffer_data[135]}]
#set_resistance 0.182711  [get_nets {u_dcfifo_rx_u_din_buffer_data[135]}]
#set_load 1.27372  [get_nets {u_dcfifo_rx_u_din_buffer_data[136]}]
#set_resistance 0.190461  [get_nets {u_dcfifo_rx_u_din_buffer_data[136]}]
#set_load 1.28129  [get_nets {u_dcfifo_rx_u_din_buffer_data[137]}]
#set_resistance 0.191443  [get_nets {u_dcfifo_rx_u_din_buffer_data[137]}]
#set_load 0.391307  [get_nets {u_dcfifo_rx_u_din_buffer_data[138]}]
#set_resistance 0.058324  [get_nets {u_dcfifo_rx_u_din_buffer_data[138]}]
#set_load 0.672675  [get_nets {u_dcfifo_rx_u_din_buffer_data[139]}]
#set_resistance 0.0991348  [get_nets {u_dcfifo_rx_u_din_buffer_data[139]}]
#set_load 0.697741  [get_nets {u_dcfifo_rx_u_din_buffer_data[140]}]
#set_resistance 0.105234  [get_nets {u_dcfifo_rx_u_din_buffer_data[140]}]
#set_load 1.40346  [get_nets {u_dcfifo_rx_u_din_buffer_data[141]}]
#set_resistance 0.206162  [get_nets {u_dcfifo_rx_u_din_buffer_data[141]}]
#set_load 1.01478  [get_nets {u_dcfifo_rx_u_din_buffer_data[142]}]
#set_resistance 0.15441  [get_nets {u_dcfifo_rx_u_din_buffer_data[142]}]
#set_load 1.14586  [get_nets {u_dcfifo_rx_u_din_buffer_data[143]}]
#set_resistance 0.173306  [get_nets {u_dcfifo_rx_u_din_buffer_data[143]}]
#set_load 1.09406  [get_nets {u_dcfifo_rx_u_din_buffer_data[144]}]
#set_resistance 0.156584  [get_nets {u_dcfifo_rx_u_din_buffer_data[144]}]
#set_load 0.342276  [get_nets {u_dcfifo_rx_u_din_buffer_data[145]}]
#set_resistance 0.0498859  [get_nets {u_dcfifo_rx_u_din_buffer_data[145]}]
#set_load 0.85663  [get_nets {u_dcfifo_rx_u_din_buffer_data[146]}]
#set_resistance 0.122927  [get_nets {u_dcfifo_rx_u_din_buffer_data[146]}]
#set_load 0.142582  [get_nets {u_dcfifo_rx_u_din_buffer_data[147]}]
#set_resistance 0.0204552  [get_nets {u_dcfifo_rx_u_din_buffer_data[147]}]
#set_load 0.62518  [get_nets {u_dcfifo_rx_u_din_buffer_data[148]}]
#set_resistance 0.0946141  [get_nets {u_dcfifo_rx_u_din_buffer_data[148]}]
#set_load 0.602165  [get_nets {u_dcfifo_rx_u_din_buffer_data[149]}]
#set_resistance 0.0912959  [get_nets {u_dcfifo_rx_u_din_buffer_data[149]}]
#set_load 0.269606  [get_nets {u_dcfifo_rx_u_din_buffer_data[150]}]
#set_resistance 0.0392155  [get_nets {u_dcfifo_rx_u_din_buffer_data[150]}]
#set_load 1.1305  [get_nets {u_dcfifo_rx_u_din_buffer_data[151]}]
#set_resistance 0.162969  [get_nets {u_dcfifo_rx_u_din_buffer_data[151]}]
#set_load 1.1047  [get_nets {u_dcfifo_rx_u_din_buffer_data[152]}]
#set_resistance 0.166998  [get_nets {u_dcfifo_rx_u_din_buffer_data[152]}]
#set_load 1.05031  [get_nets {u_dcfifo_rx_u_din_buffer_data[153]}]
#set_resistance 0.159115  [get_nets {u_dcfifo_rx_u_din_buffer_data[153]}]
#set_load 0.579598  [get_nets {u_dcfifo_rx_u_din_buffer_data[154]}]
#set_resistance 0.0876112  [get_nets {u_dcfifo_rx_u_din_buffer_data[154]}]
#set_load 0.608484  [get_nets {u_dcfifo_rx_u_din_buffer_data[155]}]
#set_resistance 0.0915137  [get_nets {u_dcfifo_rx_u_din_buffer_data[155]}]
#set_load 1.37636  [get_nets {u_dcfifo_rx_u_din_buffer_data[156]}]
#set_resistance 0.197605  [get_nets {u_dcfifo_rx_u_din_buffer_data[156]}]
#set_load 0.563388  [get_nets {u_dcfifo_rx_u_din_buffer_data[157]}]
#set_resistance 0.0810979  [get_nets {u_dcfifo_rx_u_din_buffer_data[157]}]
#set_load 0.392772  [get_nets {u_dcfifo_rx_u_din_buffer_data[158]}]
#set_resistance 0.0565509  [get_nets {u_dcfifo_rx_u_din_buffer_data[158]}]
#set_load 1.4437  [get_nets {u_dcfifo_rx_u_din_buffer_data[159]}]
#set_resistance 0.208113  [get_nets {u_dcfifo_rx_u_din_buffer_data[159]}]
#set_load 0.451822  [get_nets {u_dcfifo_rx_u_din_buffer_data[160]}]
#set_resistance 0.0681984  [get_nets {u_dcfifo_rx_u_din_buffer_data[160]}]
#set_load 0.696999  [get_nets {u_dcfifo_rx_u_din_buffer_data[161]}]
#set_resistance 0.101626  [get_nets {u_dcfifo_rx_u_din_buffer_data[161]}]
#set_load 1.05554  [get_nets {u_dcfifo_rx_u_din_buffer_data[162]}]
#set_resistance 0.156239  [get_nets {u_dcfifo_rx_u_din_buffer_data[162]}]
#set_load 0.441813  [get_nets {u_dcfifo_rx_u_din_buffer_data[163]}]
#set_resistance 0.0671232  [get_nets {u_dcfifo_rx_u_din_buffer_data[163]}]
#set_load 0.981341  [get_nets {u_dcfifo_rx_u_din_buffer_data[164]}]
#set_resistance 0.143773  [get_nets {u_dcfifo_rx_u_din_buffer_data[164]}]
#set_load 0.540497  [get_nets {u_dcfifo_rx_u_din_buffer_data[165]}]
#set_resistance 0.0783993  [get_nets {u_dcfifo_rx_u_din_buffer_data[165]}]
#set_load 0.94404  [get_nets {u_dcfifo_rx_u_din_buffer_data[166]}]
#set_resistance 0.134996  [get_nets {u_dcfifo_rx_u_din_buffer_data[166]}]
#set_load 0.383985  [get_nets {u_dcfifo_rx_u_din_buffer_data[167]}]
#set_resistance 0.0549467  [get_nets {u_dcfifo_rx_u_din_buffer_data[167]}]
#set_load 0.916094  [get_nets {u_dcfifo_rx_u_din_buffer_data[168]}]
#set_resistance 0.1334  [get_nets {u_dcfifo_rx_u_din_buffer_data[168]}]
#set_load 0.890824  [get_nets {u_dcfifo_rx_u_din_buffer_data[169]}]
#set_resistance 0.129657  [get_nets {u_dcfifo_rx_u_din_buffer_data[169]}]
#set_load 0.165761  [get_nets {u_dcfifo_rx_u_din_buffer_data[170]}]
#set_resistance 0.0240176  [get_nets {u_dcfifo_rx_u_din_buffer_data[170]}]
#set_load 0.819578  [get_nets {u_dcfifo_rx_u_din_buffer_data[171]}]
#set_resistance 0.11929  [get_nets {u_dcfifo_rx_u_din_buffer_data[171]}]
#set_load 0.85819  [get_nets {u_dcfifo_rx_u_din_buffer_data[172]}]
#set_resistance 0.129457  [get_nets {u_dcfifo_rx_u_din_buffer_data[172]}]
#set_load 1.50637  [get_nets {u_dcfifo_rx_u_din_buffer_data[173]}]
#set_resistance 0.221763  [get_nets {u_dcfifo_rx_u_din_buffer_data[173]}]
#set_load 0.634184  [get_nets {u_dcfifo_rx_u_din_buffer_data[174]}]
#set_resistance 0.0964426  [get_nets {u_dcfifo_rx_u_din_buffer_data[174]}]
#set_load 0.594894  [get_nets {u_dcfifo_rx_u_din_buffer_data[175]}]
#set_resistance 0.0898842  [get_nets {u_dcfifo_rx_u_din_buffer_data[175]}]
#set_load 1.13093  [get_nets {u_dcfifo_rx_u_din_buffer_data[176]}]
#set_resistance 0.161826  [get_nets {u_dcfifo_rx_u_din_buffer_data[176]}]
#set_load 0.652383  [get_nets {u_dcfifo_rx_u_din_buffer_data[177]}]
#set_resistance 0.095603  [get_nets {u_dcfifo_rx_u_din_buffer_data[177]}]
#set_load 0.72157  [get_nets {u_dcfifo_rx_u_din_buffer_data[178]}]
#set_resistance 0.103933  [get_nets {u_dcfifo_rx_u_din_buffer_data[178]}]
#set_load 0.386298  [get_nets {u_dcfifo_rx_u_din_buffer_data[179]}]
#set_resistance 0.0573047  [get_nets {u_dcfifo_rx_u_din_buffer_data[179]}]
#set_load 0.559128  [get_nets {u_dcfifo_rx_u_din_buffer_data[180]}]
#set_resistance 0.0848184  [get_nets {u_dcfifo_rx_u_din_buffer_data[180]}]
#set_load 0.665901  [get_nets {u_dcfifo_rx_u_din_buffer_data[181]}]
#set_resistance 0.100499  [get_nets {u_dcfifo_rx_u_din_buffer_data[181]}]
#set_load 1.40275  [get_nets {u_dcfifo_rx_u_din_buffer_data[182]}]
#set_resistance 0.202262  [get_nets {u_dcfifo_rx_u_din_buffer_data[182]}]
#set_load 0.53602  [get_nets {u_dcfifo_rx_u_din_buffer_data[183]}]
#set_resistance 0.0766441  [get_nets {u_dcfifo_rx_u_din_buffer_data[183]}]
#set_load 1.21037  [get_nets {u_dcfifo_rx_u_din_buffer_data[184]}]
#set_resistance 0.182495  [get_nets {u_dcfifo_rx_u_din_buffer_data[184]}]
#set_load 1.06067  [get_nets {u_dcfifo_rx_u_din_buffer_data[185]}]
#set_resistance 0.159883  [get_nets {u_dcfifo_rx_u_din_buffer_data[185]}]
#set_load 0.999221  [get_nets {u_dcfifo_rx_u_din_buffer_data[186]}]
#set_resistance 0.143195  [get_nets {u_dcfifo_rx_u_din_buffer_data[186]}]
#set_load 1.18243  [get_nets {u_dcfifo_rx_u_din_buffer_data[187]}]
#set_resistance 0.170021  [get_nets {u_dcfifo_rx_u_din_buffer_data[187]}]
#set_load 1.54271  [get_nets {u_dcfifo_rx_u_din_buffer_data[188]}]
#set_resistance 0.220401  [get_nets {u_dcfifo_rx_u_din_buffer_data[188]}]
#set_load 0.776192  [get_nets {u_dcfifo_rx_u_din_buffer_data[189]}]
#set_resistance 0.110908  [get_nets {u_dcfifo_rx_u_din_buffer_data[189]}]
#set_load 0.430876  [get_nets {u_dcfifo_rx_u_din_buffer_data[190]}]
#set_resistance 0.0644594  [get_nets {u_dcfifo_rx_u_din_buffer_data[190]}]
#set_load 1.55625  [get_nets {u_dcfifo_rx_u_din_buffer_data[191]}]
#set_resistance 0.226041  [get_nets {u_dcfifo_rx_u_din_buffer_data[191]}]
#set_load 0.567495  [get_nets {u_dcfifo_rx_u_din_buffer_data[192]}]
#set_resistance 0.0859351  [get_nets {u_dcfifo_rx_u_din_buffer_data[192]}]
#set_load 0.915492  [get_nets {u_dcfifo_rx_u_din_buffer_data[193]}]
#set_resistance 0.134926  [get_nets {u_dcfifo_rx_u_din_buffer_data[193]}]
#set_load 1.28722  [get_nets {u_dcfifo_rx_u_din_buffer_data[194]}]
#set_resistance 0.191671  [get_nets {u_dcfifo_rx_u_din_buffer_data[194]}]
#set_load 0.710009  [get_nets {u_dcfifo_rx_u_din_buffer_data[195]}]
#set_resistance 0.107555  [get_nets {u_dcfifo_rx_u_din_buffer_data[195]}]
#set_load 1.70845  [get_nets {u_dcfifo_rx_u_din_buffer_data[196]}]
#set_resistance 0.252005  [get_nets {u_dcfifo_rx_u_din_buffer_data[196]}]
#set_load 1.75743  [get_nets {u_dcfifo_rx_u_din_buffer_data[197]}]
#set_resistance 0.257909  [get_nets {u_dcfifo_rx_u_din_buffer_data[197]}]
#set_load 0.475102  [get_nets {u_dcfifo_rx_u_din_buffer_data[198]}]
#set_resistance 0.0722643  [get_nets {u_dcfifo_rx_u_din_buffer_data[198]}]
#set_load 1.02602  [get_nets {u_dcfifo_rx_u_din_buffer_data[199]}]
#set_resistance 0.150771  [get_nets {u_dcfifo_rx_u_din_buffer_data[199]}]
#set_load 1.28351  [get_nets {u_dcfifo_rx_u_din_buffer_data[200]}]
#set_resistance 0.187522  [get_nets {u_dcfifo_rx_u_din_buffer_data[200]}]
#set_load 1.28031  [get_nets {u_dcfifo_rx_u_din_buffer_data[201]}]
#set_resistance 0.186931  [get_nets {u_dcfifo_rx_u_din_buffer_data[201]}]
#set_load 0.882731  [get_nets {u_dcfifo_rx_u_din_buffer_data[202]}]
#set_resistance 0.13205  [get_nets {u_dcfifo_rx_u_din_buffer_data[202]}]
#set_load 1.48487  [get_nets {u_dcfifo_rx_u_din_buffer_data[203]}]
#set_resistance 0.219608  [get_nets {u_dcfifo_rx_u_din_buffer_data[203]}]
#set_load 0.896409  [get_nets {u_dcfifo_rx_u_din_buffer_data[204]}]
#set_resistance 0.136246  [get_nets {u_dcfifo_rx_u_din_buffer_data[204]}]
#set_load 1.46129  [get_nets {u_dcfifo_rx_u_din_buffer_data[205]}]
#set_resistance 0.216185  [get_nets {u_dcfifo_rx_u_din_buffer_data[205]}]
#set_load 0.845655  [get_nets {u_dcfifo_rx_u_din_buffer_data[206]}]
#set_resistance 0.12774  [get_nets {u_dcfifo_rx_u_din_buffer_data[206]}]
#set_load 0.827804  [get_nets {u_dcfifo_rx_u_din_buffer_data[207]}]
#set_resistance 0.12564  [get_nets {u_dcfifo_rx_u_din_buffer_data[207]}]
#set_load 1.22178  [get_nets {u_dcfifo_rx_u_din_buffer_data[208]}]
#set_resistance 0.176217  [get_nets {u_dcfifo_rx_u_din_buffer_data[208]}]
#set_load 1.80739  [get_nets {u_dcfifo_rx_u_din_buffer_data[209]}]
#set_resistance 0.258442  [get_nets {u_dcfifo_rx_u_din_buffer_data[209]}]
#set_load 0.786106  [get_nets {u_dcfifo_rx_u_din_buffer_data[210]}]
#set_resistance 0.113213  [get_nets {u_dcfifo_rx_u_din_buffer_data[210]}]
#set_load 1.5394  [get_nets {u_dcfifo_rx_u_din_buffer_data[211]}]
#set_resistance 0.221882  [get_nets {u_dcfifo_rx_u_din_buffer_data[211]}]
#set_load 1.39881  [get_nets {u_dcfifo_rx_u_din_buffer_data[212]}]
#set_resistance 0.204732  [get_nets {u_dcfifo_rx_u_din_buffer_data[212]}]
#set_load 1.6457  [get_nets {u_dcfifo_rx_u_din_buffer_data[213]}]
#set_resistance 0.240885  [get_nets {u_dcfifo_rx_u_din_buffer_data[213]}]
#set_load 0.605018  [get_nets {u_dcfifo_rx_u_din_buffer_data[214]}]
#set_resistance 0.0867286  [get_nets {u_dcfifo_rx_u_din_buffer_data[214]}]
#set_load 1.65229  [get_nets {u_dcfifo_rx_u_din_buffer_data[215]}]
#set_resistance 0.238106  [get_nets {u_dcfifo_rx_u_din_buffer_data[215]}]
#set_load 1.31837  [get_nets {u_dcfifo_rx_u_din_buffer_data[216]}]
#set_resistance 0.196903  [get_nets {u_dcfifo_rx_u_din_buffer_data[216]}]
#set_load 1.52239  [get_nets {u_dcfifo_rx_u_din_buffer_data[217]}]
#set_resistance 0.225905  [get_nets {u_dcfifo_rx_u_din_buffer_data[217]}]
#set_load 1.17789  [get_nets {u_dcfifo_rx_u_din_buffer_data[218]}]
#set_resistance 0.174423  [get_nets {u_dcfifo_rx_u_din_buffer_data[218]}]
#set_load 1.10019  [get_nets {u_dcfifo_rx_u_din_buffer_data[219]}]
#set_resistance 0.163581  [get_nets {u_dcfifo_rx_u_din_buffer_data[219]}]
#set_load 0.772986  [get_nets {u_dcfifo_rx_u_din_buffer_data[220]}]
#set_resistance 0.111081  [get_nets {u_dcfifo_rx_u_din_buffer_data[220]}]
#set_load 1.59853  [get_nets {u_dcfifo_rx_u_din_buffer_data[221]}]
#set_resistance 0.230017  [get_nets {u_dcfifo_rx_u_din_buffer_data[221]}]
#set_load 1.01432  [get_nets {u_dcfifo_rx_u_din_buffer_data[222]}]
#set_resistance 0.145664  [get_nets {u_dcfifo_rx_u_din_buffer_data[222]}]
#set_load 1.99254  [get_nets {u_dcfifo_rx_u_din_buffer_data[223]}]
#set_resistance 0.286291  [get_nets {u_dcfifo_rx_u_din_buffer_data[223]}]
#set_load 0.802219  [get_nets {u_dcfifo_rx_u_din_buffer_data[224]}]
#set_resistance 0.122075  [get_nets {u_dcfifo_rx_u_din_buffer_data[224]}]
#set_load 1.01808  [get_nets {u_dcfifo_rx_u_din_buffer_data[225]}]
#set_resistance 0.150808  [get_nets {u_dcfifo_rx_u_din_buffer_data[225]}]
#set_load 1.16704  [get_nets {u_dcfifo_rx_u_din_buffer_data[226]}]
#set_resistance 0.173705  [get_nets {u_dcfifo_rx_u_din_buffer_data[226]}]
#set_load 0.626958  [get_nets {u_dcfifo_rx_u_din_buffer_data[227]}]
#set_resistance 0.0950111  [get_nets {u_dcfifo_rx_u_din_buffer_data[227]}]
#set_load 1.4068  [get_nets {u_dcfifo_rx_u_din_buffer_data[228]}]
#set_resistance 0.207178  [get_nets {u_dcfifo_rx_u_din_buffer_data[228]}]
#set_load 1.69749  [get_nets {u_dcfifo_rx_u_din_buffer_data[229]}]
#set_resistance 0.247732  [get_nets {u_dcfifo_rx_u_din_buffer_data[229]}]
#set_load 0.690689  [get_nets {u_dcfifo_rx_u_din_buffer_data[230]}]
#set_resistance 0.104396  [get_nets {u_dcfifo_rx_u_din_buffer_data[230]}]
#set_load 1.27262  [get_nets {u_dcfifo_rx_u_din_buffer_data[231]}]
#set_resistance 0.188227  [get_nets {u_dcfifo_rx_u_din_buffer_data[231]}]
#set_load 1.48458  [get_nets {u_dcfifo_rx_u_din_buffer_data[232]}]
#set_resistance 0.219229  [get_nets {u_dcfifo_rx_u_din_buffer_data[232]}]
#set_load 1.47737  [get_nets {u_dcfifo_rx_u_din_buffer_data[233]}]
#set_resistance 0.217564  [get_nets {u_dcfifo_rx_u_din_buffer_data[233]}]
#set_load 0.509216  [get_nets {u_dcfifo_rx_u_din_buffer_data[234]}]
#set_resistance 0.0750305  [get_nets {u_dcfifo_rx_u_din_buffer_data[234]}]
#set_load 0.987453  [get_nets {u_dcfifo_rx_u_din_buffer_data[235]}]
#set_resistance 0.143811  [get_nets {u_dcfifo_rx_u_din_buffer_data[235]}]
#set_load 1.21586  [get_nets {u_dcfifo_rx_u_din_buffer_data[236]}]
#set_resistance 0.183239  [get_nets {u_dcfifo_rx_u_din_buffer_data[236]}]
#set_load 1.52173  [get_nets {u_dcfifo_rx_u_din_buffer_data[237]}]
#set_resistance 0.227327  [get_nets {u_dcfifo_rx_u_din_buffer_data[237]}]
#set_load 0.63151  [get_nets {u_dcfifo_rx_u_din_buffer_data[238]}]
#set_resistance 0.0954398  [get_nets {u_dcfifo_rx_u_din_buffer_data[238]}]
#set_load 0.674345  [get_nets {u_dcfifo_rx_u_din_buffer_data[239]}]
#set_resistance 0.101596  [get_nets {u_dcfifo_rx_u_din_buffer_data[239]}]
#set_load 0.932046  [get_nets {u_dcfifo_rx_u_din_buffer_data[240]}]
#set_resistance 0.134263  [get_nets {u_dcfifo_rx_u_din_buffer_data[240]}]
#set_load 1.59528  [get_nets {u_dcfifo_rx_u_din_buffer_data[241]}]
#set_resistance 0.228347  [get_nets {u_dcfifo_rx_u_din_buffer_data[241]}]
#set_load 0.737135  [get_nets {u_dcfifo_rx_u_din_buffer_data[242]}]
#set_resistance 0.107251  [get_nets {u_dcfifo_rx_u_din_buffer_data[242]}]
#set_load 1.44996  [get_nets {u_dcfifo_rx_u_din_buffer_data[243]}]
#set_resistance 0.209871  [get_nets {u_dcfifo_rx_u_din_buffer_data[243]}]
#set_load 1.37685  [get_nets {u_dcfifo_rx_u_din_buffer_data[244]}]
#set_resistance 0.201339  [get_nets {u_dcfifo_rx_u_din_buffer_data[244]}]
#set_load 1.46962  [get_nets {u_dcfifo_rx_u_din_buffer_data[245]}]
#set_resistance 0.21456  [get_nets {u_dcfifo_rx_u_din_buffer_data[245]}]
#set_load 0.665659  [get_nets {u_dcfifo_rx_u_din_buffer_data[246]}]
#set_resistance 0.0954894  [get_nets {u_dcfifo_rx_u_din_buffer_data[246]}]
#set_load 1.41508  [get_nets {u_dcfifo_rx_u_din_buffer_data[247]}]
#set_resistance 0.202921  [get_nets {u_dcfifo_rx_u_din_buffer_data[247]}]
#set_load 1.35687  [get_nets {u_dcfifo_rx_u_din_buffer_data[248]}]
#set_resistance 0.20484  [get_nets {u_dcfifo_rx_u_din_buffer_data[248]}]
#set_load 1.63231  [get_nets {u_dcfifo_rx_u_din_buffer_data[249]}]
#set_resistance 0.243658  [get_nets {u_dcfifo_rx_u_din_buffer_data[249]}]
#set_load 1.3878  [get_nets {u_dcfifo_rx_u_din_buffer_data[250]}]
#set_resistance 0.20582  [get_nets {u_dcfifo_rx_u_din_buffer_data[250]}]
#set_load 1.26544  [get_nets {u_dcfifo_rx_u_din_buffer_data[251]}]
#set_resistance 0.188354  [get_nets {u_dcfifo_rx_u_din_buffer_data[251]}]
#set_load 0.629849  [get_nets {u_dcfifo_rx_u_din_buffer_data[252]}]
#set_resistance 0.0901136  [get_nets {u_dcfifo_rx_u_din_buffer_data[252]}]
#set_load 1.33321  [get_nets {u_dcfifo_rx_u_din_buffer_data[253]}]
#set_resistance 0.191045  [get_nets {u_dcfifo_rx_u_din_buffer_data[253]}]
#set_load 0.838114  [get_nets {u_dcfifo_rx_u_din_buffer_data[254]}]
#set_resistance 0.120653  [get_nets {u_dcfifo_rx_u_din_buffer_data[254]}]
#set_load 1.80833  [get_nets {u_dcfifo_rx_u_din_buffer_data[255]}]
#set_resistance 0.259312  [get_nets {u_dcfifo_rx_u_din_buffer_data[255]}]
#set_load 1.19816  [get_nets u_dcfifo_rx_u_din_write_tr_net652]
#set_resistance 0.144475  [get_nets u_dcfifo_rx_u_din_write_tr_net652]
#set_load 0.267485  [get_nets u_dcfifo_tx_u_din_full_full_synch_d_middle_0_]
#set_resistance 0.0383109  [get_nets u_dcfifo_tx_u_din_full_full_synch_d_middle_0_]
#set_load 0.22495  [get_nets u_dcfifo_rx_u_din_full_full_synch_d_middle_0_]
#set_resistance 0.0340663  [get_nets u_dcfifo_rx_u_din_full_full_synch_d_middle_0_]
#set_load 0.066787  [get_nets n604]
#set_resistance 0.0101379  [get_nets n604]
#set_load 0.175889  [get_nets n1455]
#set_resistance 0.0253698  [get_nets n1455]
#set_load 0.334566  [get_nets n1456]
#set_resistance 0.0482132  [get_nets n1456]
#set_load 0.190547  [get_nets n1691]
#set_resistance 0.0272867  [get_nets n1691]
#set_load 0.190547  [get_nets n1694]
#set_resistance 0.0272867  [get_nets n1694]
#set_load 0.190547  [get_nets n1697]
#set_resistance 0.0272867  [get_nets n1697]
#set_load 0.190547  [get_nets n1700]
#set_resistance 0.0272867  [get_nets n1700]
#set_load 0.190547  [get_nets n1703]
#set_resistance 0.0272867  [get_nets n1703]
#set_load 0.190547  [get_nets n1706]
#set_resistance 0.0272867  [get_nets n1706]
#set_load 0.190547  [get_nets n1709]
#set_resistance 0.0272867  [get_nets n1709]
#set_load 0.190547  [get_nets n1712]
#set_resistance 0.0272867  [get_nets n1712]
#set_load 0.190547  [get_nets n1715]
#set_resistance 0.0272867  [get_nets n1715]
#set_load 0.190547  [get_nets n1718]
#set_resistance 0.0272867  [get_nets n1718]
#set_load 0.190547  [get_nets n1721]
#set_resistance 0.0272867  [get_nets n1721]
#set_load 0.190547  [get_nets n1724]
#set_resistance 0.0272867  [get_nets n1724]
#set_load 0.190547  [get_nets n1727]
#set_resistance 0.0272867  [get_nets n1727]
#set_load 0.190547  [get_nets n1730]
#set_resistance 0.0272867  [get_nets n1730]
#set_load 0.190547  [get_nets n1733]
#set_resistance 0.0272867  [get_nets n1733]
#set_load 0.190547  [get_nets n1736]
#set_resistance 0.0272867  [get_nets n1736]
#set_load 0.190547  [get_nets n1739]
#set_resistance 0.0272867  [get_nets n1739]
#set_load 0.190547  [get_nets n1742]
#set_resistance 0.0272867  [get_nets n1742]
#set_load 0.190547  [get_nets n1745]
#set_resistance 0.0272867  [get_nets n1745]
#set_load 0.190547  [get_nets n1748]
#set_resistance 0.0272867  [get_nets n1748]
#set_load 0.190547  [get_nets n1751]
#set_resistance 0.0272867  [get_nets n1751]
#set_load 0.190547  [get_nets n1754]
#set_resistance 0.0272867  [get_nets n1754]
#set_load 0.190547  [get_nets n1757]
#set_resistance 0.0272867  [get_nets n1757]
#set_load 0.190547  [get_nets n1760]
#set_resistance 0.0272867  [get_nets n1760]
#set_load 0.190547  [get_nets n1763]
#set_resistance 0.0272867  [get_nets n1763]
#set_load 0.190547  [get_nets n1766]
#set_resistance 0.0272867  [get_nets n1766]
#set_load 0.190547  [get_nets n1769]
#set_resistance 0.0272867  [get_nets n1769]
#set_load 0.190547  [get_nets n1772]
#set_resistance 0.0272867  [get_nets n1772]
#set_load 0.190547  [get_nets n1775]
#set_resistance 0.0272867  [get_nets n1775]
#set_load 0.190547  [get_nets n1778]
#set_resistance 0.0272867  [get_nets n1778]
#set_load 0.190547  [get_nets n1781]
#set_resistance 0.0272867  [get_nets n1781]
#set_load 0.190547  [get_nets n1784]
#set_resistance 0.0272867  [get_nets n1784]
#set_load 0.190547  [get_nets n1787]
#set_resistance 0.0272867  [get_nets n1787]
#set_load 0.190547  [get_nets n1790]
#set_resistance 0.0272867  [get_nets n1790]
#set_load 0.190547  [get_nets n1793]
#set_resistance 0.0272867  [get_nets n1793]
#set_load 0.190547  [get_nets n1796]
#set_resistance 0.0272867  [get_nets n1796]
#set_load 0.190547  [get_nets n1799]
#set_resistance 0.0272867  [get_nets n1799]
#set_load 0.190547  [get_nets n1802]
#set_resistance 0.0272867  [get_nets n1802]
#set_load 5.46689  [get_nets n1869]
#set_resistance 0.365263  [get_nets n1869]
#set_load 0.190547  [get_nets n1878]
#set_resistance 0.0272867  [get_nets n1878]
#set_load 0.190547  [get_nets n1881]
#set_resistance 0.0272867  [get_nets n1881]
#set_load 1.87527  [get_nets n2656]
#set_resistance 0.217875  [get_nets n2656]
#set_load 0.361134  [get_nets n2723]
#set_resistance 0.0546601  [get_nets n2723]
#set_load 0.107325  [get_nets n2736]
#set_resistance 0.0161865  [get_nets n2736]
#set_load 0.073684  [get_nets n2737]
#set_resistance 0.0110682  [get_nets n2737]
#set_load 0.337789  [get_nets n2738]
#set_resistance 0.0506465  [get_nets n2738]
#set_load 0.0434752  [get_nets n2739]
#set_resistance 0.00661557  [get_nets n2739]
#set_load 0.037252  [get_nets n2740]
#set_resistance 0.00562072  [get_nets n2740]
#set_load 0.0587838  [get_nets n2741]
#set_resistance 0.00875262  [get_nets n2741]
#set_load 0.465945  [get_nets n2742]
#set_resistance 0.0708965  [get_nets n2742]
#set_load 0.11829  [get_nets n2743]
#set_resistance 0.017162  [get_nets n2743]
#set_load 0.0614367  [get_nets n2744]
#set_resistance 0.00880494  [get_nets n2744]
#set_load 0.0382433  [get_nets n2745]
#set_resistance 0.00555953  [get_nets n2745]
#set_load 0.104551  [get_nets n2746]
#set_resistance 0.0158573  [get_nets n2746]
#set_load 0.0552092  [get_nets n2747]
#set_resistance 0.00813349  [get_nets n2747]
#set_load 0.143957  [get_nets n2748]
#set_resistance 0.0211664  [get_nets n2748]
#set_load 0.221679  [get_nets n2749]
#set_resistance 0.0323707  [get_nets n2749]
#set_load 0.122543  [get_nets n2750]
#set_resistance 0.01771  [get_nets n2750]
#set_load 0.610527  [get_nets n2751]
#set_resistance 0.0824  [get_nets n2751]
#set_load 0.289648  [get_nets n2752]
#set_resistance 0.0430018  [get_nets n2752]
#set_load 0.0700503  [get_nets n2753]
#set_resistance 0.0100163  [get_nets n2753]
#set_load 0.228206  [get_nets n2754]
#set_resistance 0.0343522  [get_nets n2754]
#set_load 0.0572184  [get_nets n2755]
#set_resistance 0.00839243  [get_nets n2755]
#set_load 0.121612  [get_nets n2756]
#set_resistance 0.017512  [get_nets n2756]
#set_load 1.18296  [get_nets n2757]
#set_resistance 0.136437  [get_nets n2757]
#set_load 0.292043  [get_nets n2759]
#set_resistance 0.044169  [get_nets n2759]
#set_load 0.093071  [get_nets n2760]
#set_resistance 0.0133474  [get_nets n2760]
#set_load 0.0803012  [get_nets n2761]
#set_resistance 0.0115031  [get_nets n2761]
#set_load 0.125489  [get_nets n2762]
#set_resistance 0.018361  [get_nets n2762]
#set_load 0.228441  [get_nets n2763]
#set_resistance 0.0309659  [get_nets n2763]
#set_load 0.091877  [get_nets n2764]
#set_resistance 0.0132618  [get_nets n2764]
#set_load 0.33553  [get_nets n2765]
#set_resistance 0.05039  [get_nets n2765]
#set_load 0.0830774  [get_nets n2766]
#set_resistance 0.0120587  [get_nets n2766]
#set_load 0.292142  [get_nets n2767]
#set_resistance 0.0439223  [get_nets n2767]
#set_load 0.0560321  [get_nets n2768]
#set_resistance 0.00819679  [get_nets n2768]
#set_load 0.16429  [get_nets n2769]
#set_resistance 0.0247172  [get_nets n2769]
#set_load 0.234608  [get_nets n2770]
#set_resistance 0.0351125  [get_nets n2770]
#set_load 0.142575  [get_nets n2771]
#set_resistance 0.0213865  [get_nets n2771]
#set_load 0.209405  [get_nets n2772]
#set_resistance 0.0310584  [get_nets n2772]
#set_load 0.196242  [get_nets n2773]
#set_resistance 0.0281055  [get_nets n2773]
#set_load 0.0982502  [get_nets n2774]
#set_resistance 0.0143716  [get_nets n2774]
#set_load 0.215953  [get_nets n2775]
#set_resistance 0.0324188  [get_nets n2775]
#set_load 0.147335  [get_nets n2776]
#set_resistance 0.0223759  [get_nets n2776]
#set_load 1.03034  [get_nets n2777]
#set_resistance 0.142019  [get_nets n2777]
#set_load 0.163798  [get_nets n2778]
#set_resistance 0.0223513  [get_nets n2778]
#set_load 0.0818182  [get_nets n2779]
#set_resistance 0.0119607  [get_nets n2779]
#set_load 0.099689  [get_nets n2780]
#set_resistance 0.0145843  [get_nets n2780]
#set_load 0.241444  [get_nets n2781]
#set_resistance 0.0327916  [get_nets n2781]
#set_load 0.349236  [get_nets n2782]
#set_resistance 0.0502593  [get_nets n2782]
#set_load 0.33765  [get_nets n2783]
#set_resistance 0.0496519  [get_nets n2783]
#set_load 0.149066  [get_nets n2784]
#set_resistance 0.0220684  [get_nets n2784]
#set_load 0.782192  [get_nets n2785]
#set_resistance 0.093262  [get_nets n2785]
#set_load 0.268344  [get_nets n2786]
#set_resistance 0.0384773  [get_nets n2786]
#set_load 0.268683  [get_nets n2787]
#set_resistance 0.0394959  [get_nets n2787]
#set_load 0.189124  [get_nets n2788]
#set_resistance 0.0271127  [get_nets n2788]
#set_load 0.294794  [get_nets n2789]
#set_resistance 0.0378362  [get_nets n2789]
#set_load 0.345544  [get_nets n2790]
#set_resistance 0.0435802  [get_nets n2790]
#set_load 0.16438  [get_nets n2791]
#set_resistance 0.0239532  [get_nets n2791]
#set_load 0.489481  [get_nets n2792]
#set_resistance 0.0707691  [get_nets n2792]
#set_load 0.254415  [get_nets n2793]
#set_resistance 0.0371679  [get_nets n2793]
#set_load 0.0889709  [get_nets n2794]
#set_resistance 0.0130955  [get_nets n2794]
#set_load 0.472473  [get_nets n2795]
#set_resistance 0.0600643  [get_nets n2795]
#set_load 0.464001  [get_nets n2796]
#set_resistance 0.061992  [get_nets n2796]
#set_load 0.0976304  [get_nets n2797]
#set_resistance 0.0143452  [get_nets n2797]
#set_load 0.32495  [get_nets n2798]
#set_resistance 0.0425668  [get_nets n2798]
#set_load 0.106078  [get_nets n2799]
#set_resistance 0.0159721  [get_nets n2799]
#set_load 0.156074  [get_nets n2800]
#set_resistance 0.0233145  [get_nets n2800]
#set_load 0.141738  [get_nets n2801]
#set_resistance 0.0210776  [get_nets n2801]
#set_load 0.0600353  [get_nets n2802]
#set_resistance 0.00896058  [get_nets n2802]
#set_load 0.0712691  [get_nets n2803]
#set_resistance 0.0103539  [get_nets n2803]
#set_load 0.027891  [get_nets n2804]
#set_resistance 0.00406725  [get_nets n2804]
#set_load 0.171397  [get_nets n2805]
#set_resistance 0.0257036  [get_nets n2805]
#set_load 0.297318  [get_nets n2806]
#set_resistance 0.0446038  [get_nets n2806]
#set_load 0.206108  [get_nets n2807]
#set_resistance 0.0303914  [get_nets n2807]
#set_load 0.023898  [get_nets n2808]
#set_resistance 0.00341977  [get_nets n2808]
#set_load 0.112265  [get_nets n2809]
#set_resistance 0.0165921  [get_nets n2809]
#set_load 0.108729  [get_nets n2810]
#set_resistance 0.0157398  [get_nets n2810]
#set_load 0.188748  [get_nets n2811]
#set_resistance 0.0282674  [get_nets n2811]
#set_load 0.0416828  [get_nets n2812]
#set_resistance 0.00631576  [get_nets n2812]
#set_load 0.164163  [get_nets n2813]
#set_resistance 0.024699  [get_nets n2813]
#set_load 0.656542  [get_nets n2814]
#set_resistance 0.0949231  [get_nets n2814]
#set_load 2.42704  [get_nets n2815]
#set_resistance 0.348439  [get_nets n2815]
#set_load 10.5127  [get_nets n2816]
#set_resistance 0.672564  [get_nets n2816]
#set_load 0.145987  [get_nets n2817]
#set_resistance 0.0209336  [get_nets n2817]
#set_load 0.471575  [get_nets n2818]
#set_resistance 0.069019  [get_nets n2818]
#set_load 2.57831  [get_nets n2819]
#set_resistance 0.340883  [get_nets n2819]
#set_load 10.8732  [get_nets n2820]
#set_resistance 0.695145  [get_nets n2820]
#set_load 2.24138  [get_nets n2821]
#set_resistance 0.320847  [get_nets n2821]
#set_load 0.490443  [get_nets n2822]
#set_resistance 0.061164  [get_nets n2822]
#set_load 0.354233  [get_nets n2823]
#set_resistance 0.0506709  [get_nets n2823]
#set_load 2.79091  [get_nets n2824]
#set_resistance 0.369479  [get_nets n2824]
#set_load 10.6199  [get_nets n2825]
#set_resistance 0.679672  [get_nets n2825]
#set_load 2.3032  [get_nets n2826]
#set_resistance 0.330728  [get_nets n2826]
#set_load 0.05122  [get_nets n2827]
#set_resistance 0.00763473  [get_nets n2827]
#set_load 10.9442  [get_nets n2828]
#set_resistance 0.701063  [get_nets n2828]
#set_load 2.36009  [get_nets n2829]
#set_resistance 0.337617  [get_nets n2829]
#set_load 10.8589  [get_nets n2830]
#set_resistance 0.695171  [get_nets n2830]
#set_load 0.471524  [get_nets n2831]
#set_resistance 0.0676225  [get_nets n2831]
#set_load 0.147418  [get_nets n2832]
#set_resistance 0.0222781  [get_nets n2832]
#set_load 0.062954  [get_nets n2833]
#set_resistance 0.00910737  [get_nets n2833]
#set_load 0.163244  [get_nets n2834]
#set_resistance 0.024766  [get_nets n2834]
#set_load 0.94384  [get_nets n2835]
#set_resistance 0.136647  [get_nets n2835]
#set_load 0.157795  [get_nets n2836]
#set_resistance 0.0236861  [get_nets n2836]
#set_load 0.409573  [get_nets n2837]
#set_resistance 0.0623278  [get_nets n2837]
#set_load 0.261307  [get_nets n2838]
#set_resistance 0.0392493  [get_nets n2838]
#set_load 0.103817  [get_nets n2839]
#set_resistance 0.0154762  [get_nets n2839]
#set_load 1.87162  [get_nets n2840]
#set_resistance 0.274709  [get_nets n2840]
#set_load 11.0987  [get_nets n2841]
#set_resistance 0.710855  [get_nets n2841]
#set_load 0.27181  [get_nets n2842]
#set_resistance 0.0400029  [get_nets n2842]
#set_load 0.144463  [get_nets n2843]
#set_resistance 0.0218471  [get_nets n2843]
#set_load 0.078935  [get_nets n2844]
#set_resistance 0.0113479  [get_nets n2844]
#set_load 0.0659236  [get_nets n2845]
#set_resistance 0.00947357  [get_nets n2845]
#set_load 4.01354  [get_nets n2846]
#set_resistance 0.59384  [get_nets n2846]
#set_load 0.131815  [get_nets n2847]
#set_resistance 0.0189669  [get_nets n2847]
#set_load 0.161361  [get_nets n2848]
#set_resistance 0.0243183  [get_nets n2848]
#set_load 0.330603  [get_nets n2849]
#set_resistance 0.0499777  [get_nets n2849]
#set_load 0.0478534  [get_nets n2850]
#set_resistance 0.00718824  [get_nets n2850]
#set_load 0.781003  [get_nets n2851]
#set_resistance 0.118591  [get_nets n2851]
#set_load 0.613242  [get_nets n2852]
#set_resistance 0.0877238  [get_nets n2852]
#set_load 1.08253  [get_nets n2853]
#set_resistance 0.155271  [get_nets n2853]
#set_load 2.40901  [get_nets n2854]
#set_resistance 0.347621  [get_nets n2854]
#set_load 0.154681  [get_nets n2855]
#set_resistance 0.0233407  [get_nets n2855]
#set_load 0.111678  [get_nets n2856]
#set_resistance 0.0160998  [get_nets n2856]
#set_load 0.156628  [get_nets n2857]
#set_resistance 0.0224814  [get_nets n2857]
#set_load 0.143014  [get_nets n2858]
#set_resistance 0.0216087  [get_nets n2858]
#set_load 2.52676  [get_nets n2859]
#set_resistance 0.376501  [get_nets n2859]
#set_load 0.157287  [get_nets n2860]
#set_resistance 0.0236651  [get_nets n2860]
#set_load 0.119918  [get_nets n2861]
#set_resistance 0.0179161  [get_nets n2861]
#set_load 0.0730705  [get_nets n2862]
#set_resistance 0.0109641  [get_nets n2862]
#set_load 0.14113  [get_nets n2863]
#set_resistance 0.0208247  [get_nets n2863]
#set_load 0.218233  [get_nets n2864]
#set_resistance 0.0313429  [get_nets n2864]
#set_load 0.29089  [get_nets n2866]
#set_resistance 0.0440054  [get_nets n2866]
#set_load 0.217962  [get_nets n2867]
#set_resistance 0.0330464  [get_nets n2867]
#set_load 0.0602079  [get_nets n2868]
#set_resistance 0.00873904  [get_nets n2868]
#set_load 0.0854365  [get_nets n2869]
#set_resistance 0.012961  [get_nets n2869]
#set_load 2.53154  [get_nets n2870]
#set_resistance 0.370221  [get_nets n2870]
#set_load 0.187226  [get_nets n2871]
#set_resistance 0.026788  [get_nets n2871]
#set_load 0.210114  [get_nets n2872]
#set_resistance 0.0307542  [get_nets n2872]
#set_load 0.085369  [get_nets n2873]
#set_resistance 0.0122244  [get_nets n2873]
#set_load 0.0877619  [get_nets n2874]
#set_resistance 0.0125767  [get_nets n2874]
#set_load 3.66353  [get_nets n2875]
#set_resistance 0.544946  [get_nets n2875]
#set_load 10.8037  [get_nets n2876]
#set_resistance 0.691168  [get_nets n2876]
#set_load 0.177815  [get_nets n2877]
#set_resistance 0.026134  [get_nets n2877]
#set_load 0.110446  [get_nets n2878]
#set_resistance 0.0167  [get_nets n2878]
#set_load 0.0696085  [get_nets n2879]
#set_resistance 0.0104085  [get_nets n2879]
#set_load 0.226018  [get_nets n2880]
#set_resistance 0.0328726  [get_nets n2880]
#set_load 0.632547  [get_nets n2881]
#set_resistance 0.0939424  [get_nets n2881]
#set_load 0.220253  [get_nets n2882]
#set_resistance 0.0334579  [get_nets n2882]
#set_load 0.0419747  [get_nets n2883]
#set_resistance 0.00601548  [get_nets n2883]
#set_load 0.218542  [get_nets n2884]
#set_resistance 0.0325429  [get_nets n2884]
#set_load 0.0594591  [get_nets n2885]
#set_resistance 0.00851982  [get_nets n2885]
#set_load 3.28545  [get_nets n2886]
#set_resistance 0.485817  [get_nets n2886]
#set_load 0.096552  [get_nets n2887]
#set_resistance 0.0146465  [get_nets n2887]
#set_load 0.0759569  [get_nets n2888]
#set_resistance 0.0112664  [get_nets n2888]
#set_load 0.247476  [get_nets n2889]
#set_resistance 0.0375703  [get_nets n2889]
#set_load 0.180861  [get_nets n2890]
#set_resistance 0.0269974  [get_nets n2890]
#set_load 0.736548  [get_nets n2891]
#set_resistance 0.105556  [get_nets n2891]
#set_load 0.085614  [get_nets n2892]
#set_resistance 0.0130111  [get_nets n2892]
#set_load 0.0888919  [get_nets n2893]
#set_resistance 0.0132062  [get_nets n2893]
#set_load 0.178385  [get_nets n2894]
#set_resistance 0.0267882  [get_nets n2894]
#set_load 0.406888  [get_nets n2895]
#set_resistance 0.0587058  [get_nets n2895]
#set_load 0.727054  [get_nets n2896]
#set_resistance 0.103913  [get_nets n2896]
#set_load 4.51946  [get_nets n2897]
#set_resistance 0.286099  [get_nets n2897]
#set_load 0.107414  [get_nets n2898]
#set_resistance 0.0155325  [get_nets n2898]
#set_load 0.609671  [get_nets n2899]
#set_resistance 0.0832483  [get_nets n2899]
#set_load 0.329395  [get_nets n2900]
#set_resistance 0.0447774  [get_nets n2900]
#set_load 0.082102  [get_nets n2901]
#set_resistance 0.0117899  [get_nets n2901]
#set_load 0.286169  [get_nets n2902]
#set_resistance 0.0429057  [get_nets n2902]
#set_load 0.732595  [get_nets n2903]
#set_resistance 0.102092  [get_nets n2903]
#set_load 1.30591  [get_nets n2904]
#set_resistance 0.156154  [get_nets n2904]
#set_load 0.099807  [get_nets n2905]
#set_resistance 0.0143568  [get_nets n2905]
#set_load 0.0699955  [get_nets n2906]
#set_resistance 0.0101914  [get_nets n2906]
#set_load 0.309879  [get_nets n2907]
#set_resistance 0.0398587  [get_nets n2907]
#set_load 0.135106  [get_nets n2908]
#set_resistance 0.0183937  [get_nets n2908]
#set_load 0.134193  [get_nets n2909]
#set_resistance 0.0197979  [get_nets n2909]
#set_load 0.274384  [get_nets n2910]
#set_resistance 0.0399784  [get_nets n2910]
#set_load 0.249406  [get_nets n2911]
#set_resistance 0.0365301  [get_nets n2911]
#set_load 0.0492705  [get_nets n2912]
#set_resistance 0.0072006  [get_nets n2912]
#set_load 0.0648594  [get_nets n2913]
#set_resistance 0.00936084  [get_nets n2913]
#set_load 0.0694193  [get_nets n2914]
#set_resistance 0.00993177  [get_nets n2914]
#set_load 0.335864  [get_nets n2915]
#set_resistance 0.0450373  [get_nets n2915]
#set_load 0.139212  [get_nets n2916]
#set_resistance 0.0201122  [get_nets n2916]
#set_load 0.073515  [get_nets n2917]
#set_resistance 0.0106882  [get_nets n2917]
#set_load 0.419665  [get_nets n2918]
#set_resistance 0.0528045  [get_nets n2918]
#set_load 0.317004  [get_nets n2919]
#set_resistance 0.0408734  [get_nets n2919]
#set_load 0.431828  [get_nets n2920]
#set_resistance 0.0541592  [get_nets n2920]
#set_load 0.0978822  [get_nets n2921]
#set_resistance 0.014401  [get_nets n2921]
#set_load 0.209529  [get_nets n2922]
#set_resistance 0.0305528  [get_nets n2922]
#set_load 0.322497  [get_nets n2923]
#set_resistance 0.0414683  [get_nets n2923]
#set_load 0.390414  [get_nets n2924]
#set_resistance 0.0496768  [get_nets n2924]
#set_load 0.312019  [get_nets n2925]
#set_resistance 0.0451427  [get_nets n2925]
#set_load 0.795607  [get_nets n2926]
#set_resistance 0.101663  [get_nets n2926]
#set_load 0.0216447  [get_nets n2927]
#set_resistance 0.00313082  [get_nets n2927]
#set_load 0.068108  [get_nets n2928]
#set_resistance 0.0101254  [get_nets n2928]
#set_load 2.16319  [get_nets n2929]
#set_resistance 0.253336  [get_nets n2929]
#set_load 0.167064  [get_nets n2930]
#set_resistance 0.0245679  [get_nets n2930]
#set_load 0.114394  [get_nets n2931]
#set_resistance 0.0165977  [get_nets n2931]
#set_load 0.196765  [get_nets n2932]
#set_resistance 0.0287795  [get_nets n2932]
#set_load 0.362723  [get_nets n2933]
#set_resistance 0.0544639  [get_nets n2933]
#set_load 0.191273  [get_nets n2934]
#set_resistance 0.0275449  [get_nets n2934]
#set_load 0.160601  [get_nets n2935]
#set_resistance 0.0238146  [get_nets n2935]
#set_load 0.151572  [get_nets n2936]
#set_resistance 0.0219216  [get_nets n2936]
#set_load 0.325099  [get_nets n2937]
#set_resistance 0.0477925  [get_nets n2937]
#set_load 0.0986285  [get_nets n2938]
#set_resistance 0.0149371  [get_nets n2938]
#set_load 0.667143  [get_nets n2939]
#set_resistance 0.100526  [get_nets n2939]
#set_load 0.204198  [get_nets n2940]
#set_resistance 0.0277646  [get_nets n2940]
#set_load 0.286725  [get_nets n2941]
#set_resistance 0.0413223  [get_nets n2941]
#set_load 0.0673826  [get_nets n2942]
#set_resistance 0.00996412  [get_nets n2942]
#set_load 0.357809  [get_nets n2943]
#set_resistance 0.0524606  [get_nets n2943]
#set_load 0.0996435  [get_nets n2944]
#set_resistance 0.0143001  [get_nets n2944]
#set_load 0.245297  [get_nets n2945]
#set_resistance 0.0339024  [get_nets n2945]
#set_load 0.157071  [get_nets n2946]
#set_resistance 0.0209101  [get_nets n2946]
#set_load 0.171559  [get_nets n2947]
#set_resistance 0.0257409  [get_nets n2947]
#set_load 0.360376  [get_nets n2948]
#set_resistance 0.048896  [get_nets n2948]
#set_load 0.186171  [get_nets n2949]
#set_resistance 0.0255109  [get_nets n2949]
#set_load 0.196037  [get_nets n2950]
#set_resistance 0.0281592  [get_nets n2950]
#set_load 1.41635  [get_nets n2951]
#set_resistance 0.185078  [get_nets n2951]
#set_load 0.425193  [get_nets n2952]
#set_resistance 0.062955  [get_nets n2952]
#set_load 1.05111  [get_nets n2953]
#set_resistance 0.158726  [get_nets n2953]
#set_load 0.208921  [get_nets n2954]
#set_resistance 0.0309919  [get_nets n2954]
#set_load 0.977716  [get_nets n2955]
#set_resistance 0.120217  [get_nets n2955]
#set_load 0.313708  [get_nets n2956]
#set_resistance 0.0474613  [get_nets n2956]
#set_load 0.280031  [get_nets n2957]
#set_resistance 0.0423756  [get_nets n2957]
#set_load 0.710672  [get_nets n2958]
#set_resistance 0.10784  [get_nets n2958]
#set_load 0.195619  [get_nets n2959]
#set_resistance 0.0281825  [get_nets n2959]
#set_load 0.172922  [get_nets n2960]
#set_resistance 0.0258184  [get_nets n2960]
#set_load 0.126077  [get_nets n2961]
#set_resistance 0.0185688  [get_nets n2961]
#set_load 0.623895  [get_nets n2962]
#set_resistance 0.0941931  [get_nets n2962]
#set_load 0.481981  [get_nets n2963]
#set_resistance 0.0712351  [get_nets n2963]
#set_load 0.594524  [get_nets n2964]
#set_resistance 0.0900752  [get_nets n2964]
#set_load 0.682084  [get_nets n2965]
#set_resistance 0.103559  [get_nets n2965]
#set_load 0.632741  [get_nets n2966]
#set_resistance 0.0960748  [get_nets n2966]
#set_load 0.244391  [get_nets n2967]
#set_resistance 0.035569  [get_nets n2967]
#set_load 0.21283  [get_nets n2968]
#set_resistance 0.0317501  [get_nets n2968]
#set_load 0.0857359  [get_nets n2969]
#set_resistance 0.0123438  [get_nets n2969]
#set_load 0.288448  [get_nets n2970]
#set_resistance 0.0433819  [get_nets n2970]
#set_load 0.16904  [get_nets n2971]
#set_resistance 0.0228873  [get_nets n2971]
#set_load 0.0701844  [get_nets n2972]
#set_resistance 0.0105971  [get_nets n2972]
#set_load 0.0872486  [get_nets n2973]
#set_resistance 0.0127627  [get_nets n2973]
#set_load 0.128931  [get_nets n2974]
#set_resistance 0.0192789  [get_nets n2974]
#set_load 0.540771  [get_nets n2975]
#set_resistance 0.0816368  [get_nets n2975]
#set_load 0.485503  [get_nets n2976]
#set_resistance 0.0593102  [get_nets n2976]
#set_load 0.277521  [get_nets n2977]
#set_resistance 0.0368136  [get_nets n2977]
#set_load 0.188379  [get_nets n2978]
#set_resistance 0.0255303  [get_nets n2978]
#set_load 0.155586  [get_nets n2979]
#set_resistance 0.0226724  [get_nets n2979]
#set_load 0.260939  [get_nets n2980]
#set_resistance 0.0357631  [get_nets n2980]
#set_load 0.203633  [get_nets n2981]
#set_resistance 0.0275755  [get_nets n2981]
#set_load 0.0890319  [get_nets n2982]
#set_resistance 0.013069  [get_nets n2982]
#set_load 0.141028  [get_nets n2983]
#set_resistance 0.0207416  [get_nets n2983]
#set_load 0.381672  [get_nets n2984]
#set_resistance 0.0465914  [get_nets n2984]
#set_load 0.638957  [get_nets n2985]
#set_resistance 0.066561  [get_nets n2985]
#set_load 0.0913856  [get_nets n2986]
#set_resistance 0.0132406  [get_nets n2986]
#set_load 0.157568  [get_nets n2987]
#set_resistance 0.0235201  [get_nets n2987]
#set_load 0.193353  [get_nets n2988]
#set_resistance 0.0284628  [get_nets n2988]
#set_load 0.0244893  [get_nets n2989]
#set_resistance 0.00370517  [get_nets n2989]
#set_load 0.228277  [get_nets n2990]
#set_resistance 0.0340346  [get_nets n2990]
#set_load 0.252306  [get_nets n2991]
#set_resistance 0.0383456  [get_nets n2991]
#set_load 0.232928  [get_nets n2992]
#set_resistance 0.0348763  [get_nets n2992]
#set_load 0.254904  [get_nets n2993]
#set_resistance 0.0378681  [get_nets n2993]
#set_load 0.378108  [get_nets n2994]
#set_resistance 0.0519477  [get_nets n2994]
#set_load 0.912904  [get_nets n2995]
#set_resistance 0.116106  [get_nets n2995]
#set_load 0.544331  [get_nets n2996]
#set_resistance 0.0713704  [get_nets n2996]
#set_load 0.261498  [get_nets n2997]
#set_resistance 0.0359716  [get_nets n2997]
#set_load 0.105008  [get_nets n2998]
#set_resistance 0.0153549  [get_nets n2998]
#set_load 0.44068  [get_nets n2999]
#set_resistance 0.0594875  [get_nets n2999]
#set_load 0.0450611  [get_nets n3000]
#set_resistance 0.00648404  [get_nets n3000]
#set_load 0.157524  [get_nets n3001]
#set_resistance 0.0225181  [get_nets n3001]
#set_load 0.803448  [get_nets n3002]
#set_resistance 0.106649  [get_nets n3002]
#set_load 0.512297  [get_nets n3003]
#set_resistance 0.0685321  [get_nets n3003]
#set_load 0.383748  [get_nets n3004]
#set_resistance 0.0530816  [get_nets n3004]
#set_load 0.95347  [get_nets n3005]
#set_resistance 0.130609  [get_nets n3005]
#set_load 0.3388  [get_nets n3006]
#set_resistance 0.0456324  [get_nets n3006]
#set_load 0.749709  [get_nets n3007]
#set_resistance 0.0992832  [get_nets n3007]
#set_load 0.437565  [get_nets n3008]
#set_resistance 0.0586353  [get_nets n3008]
#set_load 11.0828  [get_nets n3010]
#set_resistance 0.710112  [get_nets n3010]
#set_load 0.0519836  [get_nets n3013]
#set_resistance 0.00753691  [get_nets n3013]
#set_load 0.286101  [get_nets n3014]
#set_resistance 0.0429775  [get_nets n3014]
#set_load 0.101209  [get_nets n3015]
#set_resistance 0.0150678  [get_nets n3015]
#set_load 0.0481614  [get_nets n3016]
#set_resistance 0.00699128  [get_nets n3016]
#set_load 3.91471  [get_nets n3017]
#set_resistance 0.574112  [get_nets n3017]
#set_load 0.242857  [get_nets n3018]
#set_resistance 0.0351179  [get_nets n3018]
#set_load 0.683718  [get_nets n3019]
#set_resistance 0.0931575  [get_nets n3019]
#set_load 0.137719  [get_nets n3021]
#set_resistance 0.0203269  [get_nets n3021]
#set_load 0.160979  [get_nets n3022]
#set_resistance 0.0230996  [get_nets n3022]
#set_load 0.145553  [get_nets n3024]
#set_resistance 0.0217397  [get_nets n3024]
#set_load 0.230835  [get_nets n3025]
#set_resistance 0.0330078  [get_nets n3025]
#set_load 0.178895  [get_nets n3026]
#set_resistance 0.0256903  [get_nets n3026]
#set_load 0.104955  [get_nets n3027]
#set_resistance 0.0150256  [get_nets n3027]
#set_load 1.39399  [get_nets n3028]
#set_resistance 0.199649  [get_nets n3028]
#set_load 0.252647  [get_nets n3029]
#set_resistance 0.0383618  [get_nets n3029]
#set_load 0.219068  [get_nets n3030]
#set_resistance 0.0332687  [get_nets n3030]
#set_load 0.145357  [get_nets n3031]
#set_resistance 0.0211078  [get_nets n3031]
#set_load 0.134417  [get_nets n3032]
#set_resistance 0.0203002  [get_nets n3032]
#set_load 1.37799  [get_nets n3033]
#set_resistance 0.199349  [get_nets n3033]
#set_load 0.279336  [get_nets n3034]
#set_resistance 0.0410888  [get_nets n3034]
#set_load 0.263171  [get_nets n3035]
#set_resistance 0.0387142  [get_nets n3035]
#set_load 0.114618  [get_nets n3036]
#set_resistance 0.0164145  [get_nets n3036]
#set_load 0.44463  [get_nets n3037]
#set_resistance 0.0666113  [get_nets n3037]
#set_load 1.9497  [get_nets n3038]
#set_resistance 0.281784  [get_nets n3038]
#set_load 0.280889  [get_nets n3039]
#set_resistance 0.0402914  [get_nets n3039]
#set_load 0.295947  [get_nets n3040]
#set_resistance 0.0449208  [get_nets n3040]
#set_load 0.0819698  [get_nets n3041]
#set_resistance 0.0117265  [get_nets n3041]
#set_load 0.146429  [get_nets n3042]
#set_resistance 0.0222294  [get_nets n3042]
#set_load 0.0691002  [get_nets n3043]
#set_resistance 0.0105039  [get_nets n3043]
#set_load 3.0789  [get_nets n3044]
#set_resistance 0.458256  [get_nets n3044]
#set_load 0.0728892  [get_nets n3047]
#set_resistance 0.0108106  [get_nets n3047]
#set_load 0.0799473  [get_nets n3048]
#set_resistance 0.0114353  [get_nets n3048]
#set_load 0.158525  [get_nets n3049]
#set_resistance 0.0240025  [get_nets n3049]
#set_load 0.1601  [get_nets n3050]
#set_resistance 0.0242462  [get_nets n3050]
#set_load 3.55758  [get_nets n3051]
#set_resistance 0.525319  [get_nets n3051]
#set_load 0.0709506  [get_nets n3052]
#set_resistance 0.0102729  [get_nets n3052]
#set_load 0.122401  [get_nets n3054]
#set_resistance 0.0176726  [get_nets n3054]
#set_load 0.319317  [get_nets n3055]
#set_resistance 0.0468711  [get_nets n3055]
#set_load 0.122558  [get_nets n3056]
#set_resistance 0.0185118  [get_nets n3056]
#set_load 0.2131  [get_nets n3057]
#set_resistance 0.0320192  [get_nets n3057]
#set_load 2.44737  [get_nets n3058]
#set_resistance 0.361658  [get_nets n3058]
#set_load 0.0505203  [get_nets n3059]
#set_resistance 0.00723395  [get_nets n3059]
#set_load 0.289319  [get_nets n3060]
#set_resistance 0.042798  [get_nets n3060]
#set_load 0.202737  [get_nets n3061]
#set_resistance 0.0302683  [get_nets n3061]
#set_load 0.141899  [get_nets n3062]
#set_resistance 0.0215482  [get_nets n3062]
#set_load 2.8197  [get_nets n3063]
#set_resistance 0.415436  [get_nets n3063]
#set_load 0.0637239  [get_nets n3064]
#set_resistance 0.00920351  [get_nets n3064]
#set_load 0.16418  [get_nets n3065]
#set_resistance 0.024673  [get_nets n3065]
#set_load 0.104857  [get_nets n3066]
#set_resistance 0.0155762  [get_nets n3066]
#set_load 0.259277  [get_nets n3067]
#set_resistance 0.0381628  [get_nets n3067]
#set_load 0.0764859  [get_nets n3068]
#set_resistance 0.0112484  [get_nets n3068]
#set_load 2.95604  [get_nets n3069]
#set_resistance 0.445658  [get_nets n3069]
#set_load 0.288321  [get_nets n3070]
#set_resistance 0.041236  [get_nets n3070]
#set_load 0.142174  [get_nets n3072]
#set_resistance 0.0210217  [get_nets n3072]
#set_load 0.080084  [get_nets n3073]
#set_resistance 0.0116539  [get_nets n3073]
#set_load 0.170549  [get_nets n3074]
#set_resistance 0.0259251  [get_nets n3074]
#set_load 0.0895868  [get_nets n3075]
#set_resistance 0.0131995  [get_nets n3075]
#set_load 3.15058  [get_nets n3076]
#set_resistance 0.470591  [get_nets n3076]
#set_load 0.251244  [get_nets n3078]
#set_resistance 0.0381811  [get_nets n3078]
#set_load 0.273085  [get_nets n3079]
#set_resistance 0.0400877  [get_nets n3079]
#set_load 0.125635  [get_nets n3080]
#set_resistance 0.0189805  [get_nets n3080]
#set_load 0.164756  [get_nets n3081]
#set_resistance 0.0246351  [get_nets n3081]
#set_load 2.03832  [get_nets n3082]
#set_resistance 0.303342  [get_nets n3082]
#set_load 0.163848  [get_nets n3083]
#set_resistance 0.0235637  [get_nets n3083]
#set_load 0.0714971  [get_nets n3085]
#set_resistance 0.0103711  [get_nets n3085]
#set_load 0.107977  [get_nets n3086]
#set_resistance 0.0160122  [get_nets n3086]
#set_load 0.211911  [get_nets n3088]
#set_resistance 0.0315067  [get_nets n3088]
#set_load 0.201685  [get_nets n3089]
#set_resistance 0.028862  [get_nets n3089]
#set_load 0.229186  [get_nets n3090]
#set_resistance 0.0346403  [get_nets n3090]
#set_load 0.068381  [get_nets n3091]
#set_resistance 0.00987699  [get_nets n3091]
#set_load 1.42562  [get_nets n3092]
#set_resistance 0.204179  [get_nets n3092]
#set_load 0.217008  [get_nets n3093]
#set_resistance 0.0319237  [get_nets n3093]
#set_load 0.194861  [get_nets n3094]
#set_resistance 0.0278793  [get_nets n3094]
#set_load 0.562868  [get_nets n3097]
#set_resistance 0.0804108  [get_nets n3097]
#set_load 0.423897  [get_nets n3098]
#set_resistance 0.0637693  [get_nets n3098]
#set_load 0.141304  [get_nets n3099]
#set_resistance 0.021431  [get_nets n3099]
#set_load 0.181173  [get_nets n3100]
#set_resistance 0.0266775  [get_nets n3100]
#set_load 1.28848  [get_nets n3101]
#set_resistance 0.184564  [get_nets n3101]
#set_load 0.060526  [get_nets n3102]
#set_resistance 0.00879421  [get_nets n3102]
#set_load 0.0946525  [get_nets n3103]
#set_resistance 0.0137204  [get_nets n3103]
#set_load 0.419176  [get_nets n3104]
#set_resistance 0.0611433  [get_nets n3104]
#set_load 0.179473  [get_nets n3105]
#set_resistance 0.0264609  [get_nets n3105]
#set_load 0.146307  [get_nets n3106]
#set_resistance 0.0218748  [get_nets n3106]
#set_load 0.259538  [get_nets n3107]
#set_resistance 0.0372872  [get_nets n3107]
#set_load 0.0328904  [get_nets n3108]
#set_resistance 0.00472453  [get_nets n3108]
#set_load 0.375644  [get_nets n3111]
#set_resistance 0.0508182  [get_nets n3111]
#set_load 0.271562  [get_nets n3113]
#set_resistance 0.0405226  [get_nets n3113]
#set_load 0.771948  [get_nets n3114]
#set_resistance 0.105885  [get_nets n3114]
#set_load 0.328757  [get_nets n3115]
#set_resistance 0.0422638  [get_nets n3115]
#set_load 0.522069  [get_nets n3116]
#set_resistance 0.067286  [get_nets n3116]
#set_load 0.0519731  [get_nets n3117]
#set_resistance 0.00748527  [get_nets n3117]
#set_load 0.636599  [get_nets n3118]
#set_resistance 0.0765169  [get_nets n3118]
#set_load 0.0776828  [get_nets n3119]
#set_resistance 0.0112693  [get_nets n3119]
#set_load 0.155099  [get_nets n3120]
#set_resistance 0.0235307  [get_nets n3120]
#set_load 0.202202  [get_nets n3121]
#set_resistance 0.0293938  [get_nets n3121]
#set_load 0.304492  [get_nets n3122]
#set_resistance 0.0449364  [get_nets n3122]
#set_load 1.24079  [get_nets n3123]
#set_resistance 0.130794  [get_nets n3123]
#set_load 0.287442  [get_nets n3124]
#set_resistance 0.0429905  [get_nets n3124]
#set_load 0.325518  [get_nets n3125]
#set_resistance 0.0475945  [get_nets n3125]
#set_load 0.0305473  [get_nets n3126]
#set_resistance 0.0044235  [get_nets n3126]
#set_load 0.338672  [get_nets n3127]
#set_resistance 0.0484974  [get_nets n3127]
#set_load 0.371093  [get_nets n3128]
#set_resistance 0.0544487  [get_nets n3128]
#set_load 0.541077  [get_nets n3129]
#set_resistance 0.0794027  [get_nets n3129]
#set_load 0.232976  [get_nets n3130]
#set_resistance 0.034546  [get_nets n3130]
#set_load 0.466954  [get_nets n3131]
#set_resistance 0.0686297  [get_nets n3131]
#set_load 0.340937  [get_nets n3132]
#set_resistance 0.0513409  [get_nets n3132]
#set_load 0.262985  [get_nets n3133]
#set_resistance 0.0327117  [get_nets n3133]
#set_load 0.198804  [get_nets n3134]
#set_resistance 0.0284755  [get_nets n3134]
#set_load 0.100747  [get_nets n3135]
#set_resistance 0.0148394  [get_nets n3135]
#set_load 0.0891572  [get_nets n3136]
#set_resistance 0.0128415  [get_nets n3136]
#set_load 0.250924  [get_nets n3137]
#set_resistance 0.0363604  [get_nets n3137]
#set_load 0.18023  [get_nets n3139]
#set_resistance 0.025891  [get_nets n3139]
#set_load 0.169  [get_nets n3141]
#set_resistance 0.0254678  [get_nets n3141]
#set_load 0.086304  [get_nets n3142]
#set_resistance 0.0126876  [get_nets n3142]
#set_load 1.25893  [get_nets n3143]
#set_resistance 0.140766  [get_nets n3143]
#set_load 0.169606  [get_nets n3144]
#set_resistance 0.0246665  [get_nets n3144]
#set_load 0.312817  [get_nets n3145]
#set_resistance 0.0448441  [get_nets n3145]
#set_load 0.0628646  [get_nets n3146]
#set_resistance 0.00898534  [get_nets n3146]
#set_load 0.106694  [get_nets n3148]
#set_resistance 0.0160115  [get_nets n3148]
#set_load 4.00615  [get_nets n3149]
#set_resistance 0.264964  [get_nets n3149]
#set_load 0.501487  [get_nets n3150]
#set_resistance 0.0682199  [get_nets n3150]
#set_load 0.348564  [get_nets n3157]
#set_resistance 0.0498389  [get_nets n3157]
#set_load 0.0770737  [get_nets n3158]
#set_resistance 0.0115468  [get_nets n3158]
#set_load 0.45496  [get_nets n3159]
#set_resistance 0.0658079  [get_nets n3159]
#set_load 0.0431529  [get_nets n3160]
#set_resistance 0.00620474  [get_nets n3160]
#set_load 0.0709513  [get_nets n3161]
#set_resistance 0.0103246  [get_nets n3161]
#set_load 0.0775767  [get_nets n3162]
#set_resistance 0.0117877  [get_nets n3162]
#set_load 0.0537838  [get_nets n3163]
#set_resistance 0.0077267  [get_nets n3163]
#set_load 0.0539332  [get_nets n3164]
#set_resistance 0.00783522  [get_nets n3164]
#set_load 0.162795  [get_nets n3165]
#set_resistance 0.0240524  [get_nets n3165]
#set_load 0.0810983  [get_nets n3166]
#set_resistance 0.0123039  [get_nets n3166]
#set_load 0.126995  [get_nets n3167]
#set_resistance 0.0184954  [get_nets n3167]
#set_load 0.151648  [get_nets n3168]
#set_resistance 0.0222766  [get_nets n3168]
#set_load 0.381357  [get_nets n3169]
#set_resistance 0.0546031  [get_nets n3169]
#set_load 0.297067  [get_nets n3170]
#set_resistance 0.0448907  [get_nets n3170]
#set_load 0.118908  [get_nets n3171]
#set_resistance 0.0171044  [get_nets n3171]
#set_load 0.0667604  [get_nets n3172]
#set_resistance 0.0098019  [get_nets n3172]
#set_load 0.146748  [get_nets n3173]
#set_resistance 0.0222651  [get_nets n3173]
#set_load 0.260918  [get_nets n3174]
#set_resistance 0.0396734  [get_nets n3174]
#set_load 0.140875  [get_nets n3175]
#set_resistance 0.0204197  [get_nets n3175]
#set_load 0.0869844  [get_nets n3176]
#set_resistance 0.0130239  [get_nets n3176]
#set_load 0.205079  [get_nets n3177]
#set_resistance 0.030744  [get_nets n3177]
#set_load 0.250438  [get_nets n3178]
#set_resistance 0.0375485  [get_nets n3178]
#set_load 0.221084  [get_nets n3179]
#set_resistance 0.0300282  [get_nets n3179]
#set_load 0.112081  [get_nets n3180]
#set_resistance 0.0161671  [get_nets n3180]
#set_load 0.323037  [get_nets n3181]
#set_resistance 0.0481355  [get_nets n3181]
#set_load 0.12675  [get_nets n3182]
#set_resistance 0.0191574  [get_nets n3182]
#set_load 0.462258  [get_nets n3183]
#set_resistance 0.0690561  [get_nets n3183]
#set_load 0.0961248  [get_nets n3184]
#set_resistance 0.0144695  [get_nets n3184]
#set_load 0.0486627  [get_nets n3185]
#set_resistance 0.00701237  [get_nets n3185]
#set_load 0.20547  [get_nets n3186]
#set_resistance 0.0294532  [get_nets n3186]
#set_load 0.122273  [get_nets n3187]
#set_resistance 0.017538  [get_nets n3187]
#set_load 0.112888  [get_nets n3188]
#set_resistance 0.0168514  [get_nets n3188]
#set_load 0.511065  [get_nets n3189]
#set_resistance 0.077671  [get_nets n3189]
#set_load 0.109634  [get_nets n3190]
#set_resistance 0.0156924  [get_nets n3190]
#set_load 0.13524  [get_nets n3191]
#set_resistance 0.0194775  [get_nets n3191]
#set_load 0.0438138  [get_nets n3192]
#set_resistance 0.00631485  [get_nets n3192]
#set_load 0.258877  [get_nets n3193]
#set_resistance 0.0331661  [get_nets n3193]
#set_load 0.676248  [get_nets n3194]
#set_resistance 0.0971282  [get_nets n3194]
#set_load 0.460739  [get_nets n3195]
#set_resistance 0.069368  [get_nets n3195]
#set_load 0.259104  [get_nets n3196]
#set_resistance 0.0378346  [get_nets n3196]
#set_load 0.0409516  [get_nets n3197]
#set_resistance 0.00585061  [get_nets n3197]
#set_load 0.159159  [get_nets n3198]
#set_resistance 0.0230652  [get_nets n3198]
#set_load 0.177387  [get_nets n3199]
#set_resistance 0.0257888  [get_nets n3199]
#set_load 0.147092  [get_nets n3200]
#set_resistance 0.0215634  [get_nets n3200]
#set_load 0.230242  [get_nets n3201]
#set_resistance 0.0344039  [get_nets n3201]
#set_load 0.164877  [get_nets n3202]
#set_resistance 0.0245499  [get_nets n3202]
#set_load 0.13319  [get_nets n3203]
#set_resistance 0.0193418  [get_nets n3203]
#set_load 0.184927  [get_nets n3204]
#set_resistance 0.0268034  [get_nets n3204]
#set_load 0.0837978  [get_nets n3205]
#set_resistance 0.012401  [get_nets n3205]
#set_load 0.150645  [get_nets n3206]
#set_resistance 0.0227971  [get_nets n3206]
#set_load 0.180842  [get_nets n3207]
#set_resistance 0.0263444  [get_nets n3207]
#set_load 0.109989  [get_nets n3208]
#set_resistance 0.0159542  [get_nets n3208]
#set_load 0.200159  [get_nets n3209]
#set_resistance 0.0298402  [get_nets n3209]
#set_load 0.402448  [get_nets n3210]
#set_resistance 0.058567  [get_nets n3210]
#set_load 0.898489  [get_nets n3211]
#set_resistance 0.128853  [get_nets n3211]
#set_load 0.115741  [get_nets n3212]
#set_resistance 0.0173674  [get_nets n3212]
#set_load 0.556103  [get_nets n3213]
#set_resistance 0.079654  [get_nets n3213]
#set_load 0.158679  [get_nets n3214]
#set_resistance 0.0240851  [get_nets n3214]
#set_load 0.354755  [get_nets n3217]
#set_resistance 0.0523991  [get_nets n3217]
#set_load 0.206656  [get_nets n3218]
#set_resistance 0.030121  [get_nets n3218]
#set_load 0.0613359  [get_nets n3219]
#set_resistance 0.00916807  [get_nets n3219]
#set_load 0.060876  [get_nets n3220]
#set_resistance 0.00916598  [get_nets n3220]
#set_load 0.307891  [get_nets n3221]
#set_resistance 0.0448199  [get_nets n3221]
#set_load 0.179133  [get_nets n3222]
#set_resistance 0.0262507  [get_nets n3222]
#set_load 0.195153  [get_nets n3223]
#set_resistance 0.02928  [get_nets n3223]
#set_load 0.140453  [get_nets n3224]
#set_resistance 0.0207212  [get_nets n3224]
#set_load 0.0704936  [get_nets n3225]
#set_resistance 0.0100703  [get_nets n3225]
#set_load 0.0937177  [get_nets n3226]
#set_resistance 0.0136905  [get_nets n3226]
#set_load 0.134616  [get_nets n3227]
#set_resistance 0.0199814  [get_nets n3227]
#set_load 0.235347  [get_nets n3228]
#set_resistance 0.0321856  [get_nets n3228]
#set_load 0.41265  [get_nets n3229]
#set_resistance 0.0598473  [get_nets n3229]
#set_load 0.161042  [get_nets n3230]
#set_resistance 0.0232995  [get_nets n3230]
#set_load 0.0794295  [get_nets n3231]
#set_resistance 0.0116472  [get_nets n3231]
#set_load 0.0931807  [get_nets n3232]
#set_resistance 0.0136115  [get_nets n3232]
#set_load 0.300305  [get_nets n3233]
#set_resistance 0.0431525  [get_nets n3233]
#set_load 0.0318606  [get_nets n3234]
#set_resistance 0.00461147  [get_nets n3234]
#set_load 0.395545  [get_nets n3235]
#set_resistance 0.0568543  [get_nets n3235]
#set_load 3.64858  [get_nets n3236]
#set_resistance 0.539307  [get_nets n3236]
#set_load 0.22575  [get_nets n3237]
#set_resistance 0.0325065  [get_nets n3237]
#set_load 0.0547121  [get_nets n3238]
#set_resistance 0.00824171  [get_nets n3238]
#set_load 0.18255  [get_nets n3239]
#set_resistance 0.0264381  [get_nets n3239]
#set_load 0.149501  [get_nets n3240]
#set_resistance 0.0219996  [get_nets n3240]
#set_load 2.34278  [get_nets n3241]
#set_resistance 0.310076  [get_nets n3241]
#set_load 0.0944886  [get_nets n3242]
#set_resistance 0.0139548  [get_nets n3242]
#set_load 1.95457  [get_nets n3243]
#set_resistance 0.258328  [get_nets n3243]
#set_load 0.117382  [get_nets n3244]
#set_resistance 0.0170866  [get_nets n3244]
#set_load 0.324177  [get_nets n3245]
#set_resistance 0.0419394  [get_nets n3245]
#set_load 0.181897  [get_nets n3246]
#set_resistance 0.0268776  [get_nets n3246]
#set_load 0.116113  [get_nets n3247]
#set_resistance 0.0172345  [get_nets n3247]
#set_load 2.62486  [get_nets n3248]
#set_resistance 0.309283  [get_nets n3248]
#set_load 0.03391  [get_nets n3249]
#set_resistance 0.00503818  [get_nets n3249]
#set_load 0.124691  [get_nets n3250]
#set_resistance 0.0188278  [get_nets n3250]
#set_load 0.0858571  [get_nets n3251]
#set_resistance 0.0129182  [get_nets n3251]
#set_load 0.46644  [get_nets n3252]
#set_resistance 0.0698764  [get_nets n3252]
#set_load 0.0554143  [get_nets n3253]
#set_resistance 0.00832556  [get_nets n3253]
#set_load 0.190807  [get_nets n3254]
#set_resistance 0.02731  [get_nets n3254]
#set_load 0.191328  [get_nets n3255]
#set_resistance 0.0278742  [get_nets n3255]
#set_load 0.0504132  [get_nets n3256]
#set_resistance 0.00758421  [get_nets n3256]
#set_load 0.247444  [get_nets n3257]
#set_resistance 0.0363871  [get_nets n3257]
#set_load 0.443634  [get_nets n3258]
#set_resistance 0.0634906  [get_nets n3258]
#set_load 0.114925  [get_nets n3259]
#set_resistance 0.0174334  [get_nets n3259]
#set_load 0.0740208  [get_nets n3260]
#set_resistance 0.0108645  [get_nets n3260]
#set_load 0.0783916  [get_nets n3261]
#set_resistance 0.0116636  [get_nets n3261]
#set_load 0.165983  [get_nets n3262]
#set_resistance 0.0238021  [get_nets n3262]
#set_load 0.118731  [get_nets n3263]
#set_resistance 0.0179404  [get_nets n3263]
#set_load 0.20331  [get_nets n3264]
#set_resistance 0.0290729  [get_nets n3264]
#set_load 0.330574  [get_nets n3265]
#set_resistance 0.0480702  [get_nets n3265]
#set_load 0.355028  [get_nets n3266]
#set_resistance 0.0519309  [get_nets n3266]
#set_load 0.0931292  [get_nets n3267]
#set_resistance 0.0134309  [get_nets n3267]
#set_load 0.310478  [get_nets n3268]
#set_resistance 0.0392329  [get_nets n3268]
#set_load 0.316079  [get_nets n3269]
#set_resistance 0.0404671  [get_nets n3269]
#set_load 0.143715  [get_nets n3270]
#set_resistance 0.0212011  [get_nets n3270]
#set_load 3.66799  [get_nets n3271]
#set_resistance 0.233002  [get_nets n3271]
#set_load 0.378347  [get_nets n3272]
#set_resistance 0.0490909  [get_nets n3272]
#set_load 0.373996  [get_nets n3273]
#set_resistance 0.0516476  [get_nets n3273]
#set_load 4.02519  [get_nets n3274]
#set_resistance 0.256445  [get_nets n3274]
#set_load 0.442901  [get_nets n3275]
#set_resistance 0.0666666  [get_nets n3275]
#set_load 0.0667426  [get_nets n3276]
#set_resistance 0.00970506  [get_nets n3276]
#set_load 0.257661  [get_nets n3277]
#set_resistance 0.0353199  [get_nets n3277]
#set_load 0.24225  [get_nets n3278]
#set_resistance 0.0356411  [get_nets n3278]
#set_load 0.268139  [get_nets n3279]
#set_resistance 0.0344283  [get_nets n3279]
#set_load 0.150931  [get_nets n3280]
#set_resistance 0.0229237  [get_nets n3280]
#set_load 3.75607  [get_nets n3281]
#set_resistance 0.239115  [get_nets n3281]
#set_load 0.325449  [get_nets n3282]
#set_resistance 0.0486817  [get_nets n3282]
#set_load 3.91428  [get_nets n3283]
#set_resistance 0.249022  [get_nets n3283]
#set_load 0.187097  [get_nets n3284]
#set_resistance 0.0282056  [get_nets n3284]
#set_load 0.725016  [get_nets n3285]
#set_resistance 0.0896018  [get_nets n3285]
#set_load 3.83226  [get_nets n3286]
#set_resistance 0.24366  [get_nets n3286]
#set_load 0.0547115  [get_nets n3287]
#set_resistance 0.00787307  [get_nets n3287]
#set_load 0.0498618  [get_nets n3288]
#set_resistance 0.00748599  [get_nets n3288]
#set_load 0.0725405  [get_nets n3289]
#set_resistance 0.0109045  [get_nets n3289]
#set_load 0.13752  [get_nets n3290]
#set_resistance 0.0202641  [get_nets n3290]
#set_load 0.162607  [get_nets n3291]
#set_resistance 0.0236726  [get_nets n3291]
#set_load 4.7914  [get_nets n3292]
#set_resistance 0.296639  [get_nets n3292]
#set_load 0.0318816  [get_nets n3293]
#set_resistance 0.00466948  [get_nets n3293]
#set_load 0.0791993  [get_nets n3294]
#set_resistance 0.0118822  [get_nets n3294]
#set_load 0.0899793  [get_nets n3295]
#set_resistance 0.0132152  [get_nets n3295]
#set_load 0.106888  [get_nets n3296]
#set_resistance 0.0161648  [get_nets n3296]
#set_load 0.0805277  [get_nets n3297]
#set_resistance 0.0118696  [get_nets n3297]
#set_load 4.02296  [get_nets n3298]
#set_resistance 0.256131  [get_nets n3298]
#set_load 0.0269422  [get_nets n3301]
#set_resistance 0.00404396  [get_nets n3301]
#set_load 0.0969739  [get_nets n3302]
#set_resistance 0.013957  [get_nets n3302]
#set_load 0.119072  [get_nets n3303]
#set_resistance 0.0173227  [get_nets n3303]
#set_load 0.0811811  [get_nets n3304]
#set_resistance 0.0122966  [get_nets n3304]
#set_load 0.105068  [get_nets n3305]
#set_resistance 0.0155419  [get_nets n3305]
#set_load 3.9857  [get_nets n3307]
#set_resistance 0.253263  [get_nets n3307]
#set_load 3.74817  [get_nets n3308]
#set_resistance 0.238094  [get_nets n3308]
#set_load 0.0439133  [get_nets n3309]
#set_resistance 0.00646265  [get_nets n3309]
#set_load 0.094542  [get_nets n3310]
#set_resistance 0.0138573  [get_nets n3310]
#set_load 0.0792686  [get_nets n3311]
#set_resistance 0.0113642  [get_nets n3311]
#set_load 0.104365  [get_nets n3312]
#set_resistance 0.0149795  [get_nets n3312]
#set_load 0.215825  [get_nets n3313]
#set_resistance 0.0325753  [get_nets n3313]
#set_load 0.0879772  [get_nets n3314]
#set_resistance 0.012704  [get_nets n3314]
#set_load 0.0389329  [get_nets n3315]
#set_resistance 0.0056629  [get_nets n3315]
#set_load 0.115936  [get_nets n3316]
#set_resistance 0.0170551  [get_nets n3316]
#set_load 0.0830317  [get_nets n3317]
#set_resistance 0.0124989  [get_nets n3317]
#set_load 0.12246  [get_nets n3318]
#set_resistance 0.0176785  [get_nets n3318]
#set_load 0.069054  [get_nets n3320]
#set_resistance 0.0101228  [get_nets n3320]
#set_load 0.119577  [get_nets n3321]
#set_resistance 0.0172921  [get_nets n3321]
#set_load 0.0664034  [get_nets n3322]
#set_resistance 0.00972769  [get_nets n3322]
#set_load 0.0688141  [get_nets n3323]
#set_resistance 0.010041  [get_nets n3323]
#set_load 0.0690859  [get_nets n3324]
#set_resistance 0.0101678  [get_nets n3324]
#set_load 0.0966462  [get_nets n3325]
#set_resistance 0.0140183  [get_nets n3325]
#set_load 0.0531432  [get_nets n3326]
#set_resistance 0.00793976  [get_nets n3326]
#set_load 0.0768499  [get_nets n3327]
#set_resistance 0.011523  [get_nets n3327]
#set_load 0.0775765  [get_nets n3328]
#set_resistance 0.0112639  [get_nets n3328]
#set_load 0.249867  [get_nets n3329]
#set_resistance 0.0365903  [get_nets n3329]
#set_load 0.0438913  [get_nets n3330]
#set_resistance 0.00641759  [get_nets n3330]
#set_load 0.0999348  [get_nets n3331]
#set_resistance 0.0151511  [get_nets n3331]
#set_load 0.0707096  [get_nets n3332]
#set_resistance 0.0105662  [get_nets n3332]
#set_load 0.0898667  [get_nets n3333]
#set_resistance 0.0130611  [get_nets n3333]
#set_load 0.121388  [get_nets n3334]
#set_resistance 0.0174882  [get_nets n3334]
#set_load 0.0736938  [get_nets n3335]
#set_resistance 0.0109323  [get_nets n3335]
#set_load 0.0790475  [get_nets n3336]
#set_resistance 0.0115926  [get_nets n3336]
#set_load 0.0939561  [get_nets n3337]
#set_resistance 0.0142121  [get_nets n3337]
#set_load 0.0696289  [get_nets n3338]
#set_resistance 0.010279  [get_nets n3338]
#set_load 0.0742915  [get_nets n3339]
#set_resistance 0.0110947  [get_nets n3339]
#set_load 0.0861238  [get_nets n3340]
#set_resistance 0.0124759  [get_nets n3340]
#set_load 0.0501646  [get_nets n3341]
#set_resistance 0.00726321  [get_nets n3341]
#set_load 0.0715861  [get_nets n3342]
#set_resistance 0.0108295  [get_nets n3342]
#set_load 0.0508549  [get_nets n3343]
#set_resistance 0.00737305  [get_nets n3343]
#set_load 0.111331  [get_nets n3344]
#set_resistance 0.0160901  [get_nets n3344]
#set_load 0.0823608  [get_nets n3345]
#set_resistance 0.0119556  [get_nets n3345]
#set_load 0.0734833  [get_nets n3346]
#set_resistance 0.0111671  [get_nets n3346]
#set_load 0.0670277  [get_nets n3347]
#set_resistance 0.00972821  [get_nets n3347]
#set_load 0.0897499  [get_nets n3348]
#set_resistance 0.0132756  [get_nets n3348]
#set_load 0.0451104  [get_nets n3349]
#set_resistance 0.00678107  [get_nets n3349]
#set_load 0.0868523  [get_nets n3350]
#set_resistance 0.0127341  [get_nets n3350]
#set_load 0.073074  [get_nets n3351]
#set_resistance 0.0110869  [get_nets n3351]
#set_load 0.152376  [get_nets n3352]
#set_resistance 0.0225284  [get_nets n3352]
#set_load 0.0701085  [get_nets n3353]
#set_resistance 0.0100545  [get_nets n3353]
#set_load 0.0682549  [get_nets n3354]
#set_resistance 0.0102339  [get_nets n3354]
#set_load 0.0748762  [get_nets n3356]
#set_resistance 0.0113866  [get_nets n3356]
#set_load 0.054783  [get_nets n3357]
#set_resistance 0.00807935  [get_nets n3357]
#set_load 0.100616  [get_nets n3358]
#set_resistance 0.0148147  [get_nets n3358]
#set_load 0.0740854  [get_nets n3359]
#set_resistance 0.0107345  [get_nets n3359]
#set_load 0.0678551  [get_nets n3360]
#set_resistance 0.010173  [get_nets n3360]
#set_load 0.0841973  [get_nets n3361]
#set_resistance 0.0127077  [get_nets n3361]
#set_load 0.0551282  [get_nets n3362]
#set_resistance 0.00808899  [get_nets n3362]
#set_load 0.091516  [get_nets n3363]
#set_resistance 0.01322  [get_nets n3363]
#set_load 0.0512579  [get_nets n3364]
#set_resistance 0.00739507  [get_nets n3364]
#set_load 0.208221  [get_nets n3365]
#set_resistance 0.0312961  [get_nets n3365]
#set_load 0.0771393  [get_nets n3366]
#set_resistance 0.011585  [get_nets n3366]
#set_load 0.047884  [get_nets n3367]
#set_resistance 0.00685811  [get_nets n3367]
#set_load 0.122138  [get_nets n3368]
#set_resistance 0.0181084  [get_nets n3368]
#set_load 0.044725  [get_nets n3369]
#set_resistance 0.00642257  [get_nets n3369]
#set_load 0.363666  [get_nets n3370]
#set_resistance 0.0543837  [get_nets n3370]
#set_load 0.0677921  [get_nets n3371]
#set_resistance 0.00972739  [get_nets n3371]
#set_load 0.0521095  [get_nets n3372]
#set_resistance 0.00772326  [get_nets n3372]
#set_load 0.102154  [get_nets n3373]
#set_resistance 0.015104  [get_nets n3373]
#set_load 0.0633567  [get_nets n3374]
#set_resistance 0.00910353  [get_nets n3374]
#set_load 0.407984  [get_nets n3375]
#set_resistance 0.0582944  [get_nets n3375]
#set_load 0.049288  [get_nets n3376]
#set_resistance 0.00731684  [get_nets n3376]
#set_load 0.106721  [get_nets n3377]
#set_resistance 0.0156232  [get_nets n3377]
#set_load 0.103236  [get_nets n3378]
#set_resistance 0.0152619  [get_nets n3378]
#set_load 0.0804994  [get_nets n3379]
#set_resistance 0.0116305  [get_nets n3379]
#set_load 0.301683  [get_nets n3380]
#set_resistance 0.0450731  [get_nets n3380]
#set_load 0.0346193  [get_nets n3381]
#set_resistance 0.00496028  [get_nets n3381]
#set_load 0.100033  [get_nets n3382]
#set_resistance 0.0145875  [get_nets n3382]
#set_load 0.132577  [get_nets n3383]
#set_resistance 0.0197874  [get_nets n3383]
#set_load 0.0942564  [get_nets n3384]
#set_resistance 0.0140346  [get_nets n3384]
#set_load 0.136519  [get_nets n3385]
#set_resistance 0.0205971  [get_nets n3385]
#set_load 0.0757973  [get_nets n3386]
#set_resistance 0.0113585  [get_nets n3386]
#set_load 0.071979  [get_nets n3387]
#set_resistance 0.0105088  [get_nets n3387]
#set_load 0.0883402  [get_nets n3388]
#set_resistance 0.0128105  [get_nets n3388]
#set_load 0.10899  [get_nets n3389]
#set_resistance 0.0158343  [get_nets n3389]
#set_load 0.0756942  [get_nets n3390]
#set_resistance 0.0113594  [get_nets n3390]
#set_load 0.117794  [get_nets n3391]
#set_resistance 0.0172573  [get_nets n3391]
#set_load 0.0487822  [get_nets n3392]
#set_resistance 0.00714058  [get_nets n3392]
#set_load 0.0805424  [get_nets n3393]
#set_resistance 0.0118694  [get_nets n3393]
#set_load 0.102501  [get_nets n3394]
#set_resistance 0.0148162  [get_nets n3394]
#set_load 0.151711  [get_nets n3395]
#set_resistance 0.021681  [get_nets n3395]
#set_load 0.0633233  [get_nets n3396]
#set_resistance 0.00949836  [get_nets n3396]
#set_load 0.0949625  [get_nets n3397]
#set_resistance 0.0141766  [get_nets n3397]
#set_load 0.0966828  [get_nets n3398]
#set_resistance 0.0139015  [get_nets n3398]
#set_load 0.138788  [get_nets n3399]
#set_resistance 0.020168  [get_nets n3399]
#set_load 0.0379016  [get_nets n3400]
#set_resistance 0.00576328  [get_nets n3400]
#set_load 0.0600293  [get_nets n3401]
#set_resistance 0.00901884  [get_nets n3401]
#set_load 0.107734  [get_nets n3402]
#set_resistance 0.0159433  [get_nets n3402]
#set_load 0.0902663  [get_nets n3403]
#set_resistance 0.0130508  [get_nets n3403]
#set_load 0.107164  [get_nets n3404]
#set_resistance 0.0161299  [get_nets n3404]
#set_load 0.0702487  [get_nets n3405]
#set_resistance 0.010396  [get_nets n3405]
#set_load 0.0523818  [get_nets n3406]
#set_resistance 0.00751371  [get_nets n3406]
#set_load 0.156291  [get_nets n3407]
#set_resistance 0.0235905  [get_nets n3407]
#set_load 0.0827842  [get_nets n3408]
#set_resistance 0.0121649  [get_nets n3408]
#set_load 0.0492039  [get_nets n3409]
#set_resistance 0.00703955  [get_nets n3409]
#set_load 0.158907  [get_nets n3410]
#set_resistance 0.0228477  [get_nets n3410]
#set_load 0.0537293  [get_nets n3411]
#set_resistance 0.00801825  [get_nets n3411]
#set_load 0.0956817  [get_nets n3412]
#set_resistance 0.013827  [get_nets n3412]
#set_load 0.0658536  [get_nets n3413]
#set_resistance 0.00984935  [get_nets n3413]
#set_load 0.101494  [get_nets n3414]
#set_resistance 0.0153625  [get_nets n3414]
#set_load 0.33565  [get_nets n3415]
#set_resistance 0.0485715  [get_nets n3415]
#set_load 0.0624488  [get_nets n3417]
#set_resistance 0.00929974  [get_nets n3417]
#set_load 0.0608616  [get_nets n3418]
#set_resistance 0.00910145  [get_nets n3418]
#set_load 0.0676753  [get_nets n3419]
#set_resistance 0.00976084  [get_nets n3419]
#set_load 0.0833726  [get_nets n3420]
#set_resistance 0.0126509  [get_nets n3420]
#set_load 0.0747594  [get_nets n3421]
#set_resistance 0.0113295  [get_nets n3421]
#set_load 0.0296673  [get_nets n3422]
#set_resistance 0.00426374  [get_nets n3422]
#set_load 0.131812  [get_nets n3423]
#set_resistance 0.0194843  [get_nets n3423]
#set_load 0.0828967  [get_nets n3424]
#set_resistance 0.0124549  [get_nets n3424]
#set_load 0.0440551  [get_nets n3425]
#set_resistance 0.00631902  [get_nets n3425]
#set_load 0.324706  [get_nets n3426]
#set_resistance 0.0476087  [get_nets n3426]
#set_load 0.0187786  [get_nets n3427]
#set_resistance 0.00269896  [get_nets n3427]
#set_load 0.0966124  [get_nets n3428]
#set_resistance 0.0146136  [get_nets n3428]
#set_load 0.0970835  [get_nets n3429]
#set_resistance 0.0145832  [get_nets n3429]
#set_load 0.0622992  [get_nets n3430]
#set_resistance 0.008939  [get_nets n3430]
#set_load 0.231604  [get_nets n3431]
#set_resistance 0.0332721  [get_nets n3431]
#set_load 0.0911984  [get_nets n3432]
#set_resistance 0.0137145  [get_nets n3432]
#set_load 0.0804973  [get_nets n3433]
#set_resistance 0.0115659  [get_nets n3433]
#set_load 0.053064  [get_nets n3434]
#set_resistance 0.00779824  [get_nets n3434]
#set_load 0.0669417  [get_nets n3435]
#set_resistance 0.0101365  [get_nets n3435]
#set_load 0.0822949  [get_nets n3436]
#set_resistance 0.0120273  [get_nets n3436]
#set_load 0.0826554  [get_nets n3442]
#set_resistance 0.0123602  [get_nets n3442]
#set_load 0.0716584  [get_nets n3443]
#set_resistance 0.0104537  [get_nets n3443]
#set_load 0.0653057  [get_nets n3444]
#set_resistance 0.00987397  [get_nets n3444]
#set_load 0.119575  [get_nets n3445]
#set_resistance 0.0177254  [get_nets n3445]
#set_load 0.486891  [get_nets n3446]
#set_resistance 0.069565  [get_nets n3446]
#set_load 0.0960583  [get_nets n3453]
#set_resistance 0.0139915  [get_nets n3453]
#set_load 0.0725041  [get_nets n3454]
#set_resistance 0.0105232  [get_nets n3454]
#set_load 0.0855221  [get_nets n3455]
#set_resistance 0.0128891  [get_nets n3455]
#set_load 0.108622  [get_nets n3456]
#set_resistance 0.0157279  [get_nets n3456]
#set_load 0.0381251  [get_nets n3457]
#set_resistance 0.00576115  [get_nets n3457]
#set_load 0.0869194  [get_nets n3463]
#set_resistance 0.0124683  [get_nets n3463]
#set_load 0.0903561  [get_nets n3464]
#set_resistance 0.0130176  [get_nets n3464]
#set_load 0.111537  [get_nets n3465]
#set_resistance 0.0160235  [get_nets n3465]
#set_load 0.042174  [get_nets n3466]
#set_resistance 0.00608472  [get_nets n3466]
#set_load 0.137605  [get_nets n3467]
#set_resistance 0.0198236  [get_nets n3467]
#set_load 0.162298  [get_nets n3476]
#set_resistance 0.0233845  [get_nets n3476]
#set_load 0.0840371  [get_nets n3477]
#set_resistance 0.0121142  [get_nets n3477]
#set_load 0.0546542  [get_nets n3478]
#set_resistance 0.00822932  [get_nets n3478]
#set_load 0.113128  [get_nets n3479]
#set_resistance 0.016461  [get_nets n3479]
#set_load 0.10394  [get_nets n3480]
#set_resistance 0.0151129  [get_nets n3480]
#set_load 0.567478  [get_nets n3482]
#set_resistance 0.0651437  [get_nets n3482]
#set_load 0.163133  [get_nets n3483]
#set_resistance 0.023383  [get_nets n3483]
#set_load 0.147539  [get_nets n3484]
#set_resistance 0.0211711  [get_nets n3484]
#set_load 0.374148  [get_nets n3485]
#set_resistance 0.0545748  [get_nets n3485]
#set_load 0.669897  [get_nets n3486]
#set_resistance 0.0813402  [get_nets n3486]
#set_load 0.37664  [get_nets n3487]
#set_resistance 0.0488399  [get_nets n3487]
#set_load 0.151629  [get_nets n3488]
#set_resistance 0.0217853  [get_nets n3488]
#set_load 0.58315  [get_nets n3489]
#set_resistance 0.0716569  [get_nets n3489]
#set_load 0.243054  [get_nets n3490]
#set_resistance 0.0326546  [get_nets n3490]
#set_load 0.285284  [get_nets n3491]
#set_resistance 0.0417888  [get_nets n3491]
#set_load 0.33111  [get_nets n3492]
#set_resistance 0.0428458  [get_nets n3492]
#set_load 0.0576741  [get_nets n3493]
#set_resistance 0.00826521  [get_nets n3493]
#set_load 0.444312  [get_nets n3494]
#set_resistance 0.0613828  [get_nets n3494]
#set_load 0.122651  [get_nets n3495]
#set_resistance 0.0177349  [get_nets n3495]
#set_load 0.301178  [get_nets n3497]
#set_resistance 0.0451361  [get_nets n3497]
#set_load 0.565266  [get_nets n3498]
#set_resistance 0.07723  [get_nets n3498]
#set_load 0.612942  [get_nets n3499]
#set_resistance 0.0793857  [get_nets n3499]
#set_load 0.418748  [get_nets n3500]
#set_resistance 0.0543384  [get_nets n3500]
#set_load 0.0977996  [get_nets n3501]
#set_resistance 0.0140914  [get_nets n3501]
#set_load 0.294748  [get_nets n3503]
#set_resistance 0.037151  [get_nets n3503]
#set_load 0.446893  [get_nets n3504]
#set_resistance 0.0574883  [get_nets n3504]
#set_load 3.43724  [get_nets n3505]
#set_resistance 0.457391  [get_nets n3505]
#set_load 3.11428  [get_nets n3506]
#set_resistance 0.388842  [get_nets n3506]
#set_load 0.915694  [get_nets n3507]
#set_resistance 0.131955  [get_nets n3507]
#set_load 0.0913231  [get_nets n3508]
#set_resistance 0.0132089  [get_nets n3508]
#set_load 0.519702  [get_nets n3509]
#set_resistance 0.0766897  [get_nets n3509]
#set_load 0.532466  [get_nets n3510]
#set_resistance 0.0788057  [get_nets n3510]
#set_load 0.241786  [get_nets n3511]
#set_resistance 0.0357555  [get_nets n3511]
#set_load 1.02  [get_nets n3512]
#set_resistance 0.13693  [get_nets n3512]
#set_load 0.959211  [get_nets n3513]
#set_resistance 0.140569  [get_nets n3513]
#set_load 0.0963617  [get_nets n3514]
#set_resistance 0.0142732  [get_nets n3514]
#set_load 0.368556  [get_nets n3515]
#set_resistance 0.053962  [get_nets n3515]
#set_load 0.151473  [get_nets n3516]
#set_resistance 0.021638  [get_nets n3516]
#set_load 0.996116  [get_nets n3517]
#set_resistance 0.135362  [get_nets n3517]
#set_load 0.0772456  [get_nets n3518]
#set_resistance 0.0115451  [get_nets n3518]
#set_load 0.514249  [get_nets n3519]
#set_resistance 0.0704034  [get_nets n3519]
#set_load 0.0620792  [get_nets n3520]
#set_resistance 0.00906397  [get_nets n3520]
#set_load 0.494683  [get_nets n3521]
#set_resistance 0.0686031  [get_nets n3521]
#set_load 0.658867  [get_nets n3522]
#set_resistance 0.0957999  [get_nets n3522]
#set_load 0.117388  [get_nets n3523]
#set_resistance 0.0171642  [get_nets n3523]
#set_load 0.0538987  [get_nets n3524]
#set_resistance 0.00801664  [get_nets n3524]
#set_load 0.835454  [get_nets n3525]
#set_resistance 0.12265  [get_nets n3525]
#set_load 0.104913  [get_nets n3526]
#set_resistance 0.015815  [get_nets n3526]
#set_load 0.133177  [get_nets n3527]
#set_resistance 0.0190638  [get_nets n3527]
#set_load 0.0614828  [get_nets n3528]
#set_resistance 0.00923134  [get_nets n3528]
#set_load 0.0812678  [get_nets n3529]
#set_resistance 0.0121665  [get_nets n3529]
#set_load 0.158196  [get_nets n3530]
#set_resistance 0.0231649  [get_nets n3530]
#set_load 0.117251  [get_nets n3531]
#set_resistance 0.016855  [get_nets n3531]
#set_load 0.18602  [get_nets n3532]
#set_resistance 0.0272975  [get_nets n3532]
#set_load 0.0890377  [get_nets n3533]
#set_resistance 0.0135087  [get_nets n3533]
#set_load 0.149978  [get_nets n3534]
#set_resistance 0.0219951  [get_nets n3534]
#set_load 0.0930569  [get_nets n3535]
#set_resistance 0.0136709  [get_nets n3535]
#set_load 0.132778  [get_nets n3536]
#set_resistance 0.0193522  [get_nets n3536]
#set_load 0.108466  [get_nets n3537]
#set_resistance 0.0161239  [get_nets n3537]
#set_load 0.354895  [get_nets n3538]
#set_resistance 0.0484333  [get_nets n3538]
#set_load 0.0793628  [get_nets n3539]
#set_resistance 0.0118936  [get_nets n3539]
#set_load 0.31944  [get_nets n3540]
#set_resistance 0.0466953  [get_nets n3540]
#set_load 0.165235  [get_nets n3541]
#set_resistance 0.0242037  [get_nets n3541]
#set_load 0.252153  [get_nets n3542]
#set_resistance 0.0378814  [get_nets n3542]
#set_load 0.133415  [get_nets n3543]
#set_resistance 0.0192814  [get_nets n3543]
#set_load 0.308625  [get_nets n3544]
#set_resistance 0.0448129  [get_nets n3544]
#set_load 0.249236  [get_nets n3549]
#set_resistance 0.0367774  [get_nets n3549]
#set_load 0.137461  [get_nets n3550]
#set_resistance 0.0207821  [get_nets n3550]
#set_load 0.43024  [get_nets n3551]
#set_resistance 0.0647113  [get_nets n3551]
#set_load 0.0824821  [get_nets n3552]
#set_resistance 0.0122131  [get_nets n3552]
#set_load 0.137311  [get_nets n3553]
#set_resistance 0.0205119  [get_nets n3553]
#set_load 0.0765676  [get_nets n3554]
#set_resistance 0.0114352  [get_nets n3554]
#set_load 0.128973  [get_nets n3556]
#set_resistance 0.0190522  [get_nets n3556]
#set_load 0.0723421  [get_nets n3557]
#set_resistance 0.0105248  [get_nets n3557]
#set_load 0.985316  [get_nets n3558]
#set_resistance 0.141626  [get_nets n3558]
#set_load 3.55365  [get_nets n3559]
#set_resistance 0.522297  [get_nets n3559]
#set_load 0.0828431  [get_nets n3560]
#set_resistance 0.0120738  [get_nets n3560]
#set_load 0.0705975  [get_nets n3561]
#set_resistance 0.010121  [get_nets n3561]
#set_load 0.21077  [get_nets n3562]
#set_resistance 0.0319573  [get_nets n3562]
#set_load 0.304927  [get_nets n3563]
#set_resistance 0.0454302  [get_nets n3563]
#set_load 4.11412  [get_nets n3564]
#set_resistance 0.59852  [get_nets n3564]
#set_load 0.23307  [get_nets n3565]
#set_resistance 0.0354376  [get_nets n3565]
#set_load 1.12297  [get_nets n3566]
#set_resistance 0.143848  [get_nets n3566]
#set_load 0.0533866  [get_nets n3567]
#set_resistance 0.00800858  [get_nets n3567]
#set_load 0.351789  [get_nets n3568]
#set_resistance 0.0507524  [get_nets n3568]
#set_load 0.211777  [get_nets n3571]
#set_resistance 0.0321094  [get_nets n3571]
#set_load 0.13388  [get_nets n3572]
#set_resistance 0.0192188  [get_nets n3572]
#set_load 0.239261  [get_nets n3573]
#set_resistance 0.0346607  [get_nets n3573]
#set_load 0.0586912  [get_nets n3574]
#set_resistance 0.00844307  [get_nets n3574]
#set_load 0.454475  [get_nets n3575]
#set_resistance 0.0670672  [get_nets n3575]
#set_load 0.73146  [get_nets n3576]
#set_resistance 0.105281  [get_nets n3576]
#set_load 0.501021  [get_nets n3577]
#set_resistance 0.0717586  [get_nets n3577]
#set_load 1.20259  [get_nets n3578]
#set_resistance 0.176141  [get_nets n3578]
#set_load 1.44253  [get_nets n3579]
#set_resistance 0.206223  [get_nets n3579]
#set_load 0.0714933  [get_nets n3580]
#set_resistance 0.0102677  [get_nets n3580]
#set_load 0.196597  [get_nets n3581]
#set_resistance 0.028115  [get_nets n3581]
#set_load 0.0984948  [get_nets n3582]
#set_resistance 0.0141106  [get_nets n3582]
#set_load 0.180733  [get_nets n3583]
#set_resistance 0.0258604  [get_nets n3583]
#set_load 0.340584  [get_nets n3584]
#set_resistance 0.0515512  [get_nets n3584]
#set_load 0.476548  [get_nets n3585]
#set_resistance 0.0682537  [get_nets n3585]
#set_load 0.840395  [get_nets n3586]
#set_resistance 0.123224  [get_nets n3586]
#set_load 1.95318  [get_nets n3587]
#set_resistance 0.279506  [get_nets n3587]
#set_load 0.166809  [get_nets n3589]
#set_resistance 0.02512  [get_nets n3589]
#set_load 0.170323  [get_nets n3590]
#set_resistance 0.0259014  [get_nets n3590]
#set_load 0.200679  [get_nets n3591]
#set_resistance 0.0301715  [get_nets n3591]
#set_load 0.289605  [get_nets n3592]
#set_resistance 0.0430605  [get_nets n3592]
#set_load 0.833143  [get_nets n3593]
#set_resistance 0.126068  [get_nets n3593]
#set_load 0.771026  [get_nets n3594]
#set_resistance 0.111345  [get_nets n3594]
#set_load 1.14116  [get_nets n3595]
#set_resistance 0.163106  [get_nets n3595]
#set_load 1.72572  [get_nets n3596]
#set_resistance 0.251291  [get_nets n3596]
#set_load 0.552265  [get_nets n3599]
#set_resistance 0.0817084  [get_nets n3599]
#set_load 0.233817  [get_nets n3600]
#set_resistance 0.0354369  [get_nets n3600]
#set_load 0.175878  [get_nets n3601]
#set_resistance 0.0261524  [get_nets n3601]
#set_load 0.0560939  [get_nets n3602]
#set_resistance 0.00804098  [get_nets n3602]
#set_load 0.804598  [get_nets n3603]
#set_resistance 0.122298  [get_nets n3603]
#set_load 1.23244  [get_nets n3604]
#set_resistance 0.178411  [get_nets n3604]
#set_load 0.281319  [get_nets n3605]
#set_resistance 0.038494  [get_nets n3605]
#set_load 0.56522  [get_nets n3606]
#set_resistance 0.0809252  [get_nets n3606]
#set_load 0.838747  [get_nets n3607]
#set_resistance 0.121009  [get_nets n3607]
#set_load 2.30138  [get_nets n3608]
#set_resistance 0.332602  [get_nets n3608]
#set_load 0.234743  [get_nets n3617]
#set_resistance 0.0355187  [get_nets n3617]
#set_load 0.0844469  [get_nets n3618]
#set_resistance 0.0120844  [get_nets n3618]
#set_load 0.0663188  [get_nets n3619]
#set_resistance 0.00987725  [get_nets n3619]
#set_load 0.13273  [get_nets n3620]
#set_resistance 0.0191586  [get_nets n3620]
#set_load 2.61166  [get_nets n3621]
#set_resistance 0.267407  [get_nets n3621]
#set_load 1.21859  [get_nets n3622]
#set_resistance 0.126871  [get_nets n3622]
#set_load 0.0936062  [get_nets n3623]
#set_resistance 0.0136139  [get_nets n3623]
#set_load 2.05753  [get_nets n3624]
#set_resistance 0.212388  [get_nets n3624]
#set_load 0.816157  [get_nets n3625]
#set_resistance 0.11907  [get_nets n3625]
#set_load 1.35489  [get_nets n3626]
#set_resistance 0.140352  [get_nets n3626]
#set_load 1.17586  [get_nets n3627]
#set_resistance 0.121174  [get_nets n3627]
#set_load 1.39686  [get_nets n3628]
#set_resistance 0.199758  [get_nets n3628]
#set_load 1.86601  [get_nets n3629]
#set_resistance 0.269149  [get_nets n3629]
#set_load 0.164698  [get_nets n3631]
#set_resistance 0.0248038  [get_nets n3631]
#set_load 0.172845  [get_nets n3632]
#set_resistance 0.0247714  [get_nets n3632]
#set_load 0.3266  [get_nets n3633]
#set_resistance 0.0469827  [get_nets n3633]
#set_load 0.235569  [get_nets n3634]
#set_resistance 0.0348382  [get_nets n3634]
#set_load 0.601613  [get_nets n3635]
#set_resistance 0.0897554  [get_nets n3635]
#set_load 0.0594745  [get_nets n3636]
#set_resistance 0.00861669  [get_nets n3636]
#set_load 0.289092  [get_nets n3637]
#set_resistance 0.0435633  [get_nets n3637]
#set_load 0.116865  [get_nets n3638]
#set_resistance 0.0173308  [get_nets n3638]
#set_load 0.0866821  [get_nets n3639]
#set_resistance 0.0130462  [get_nets n3639]
#set_load 0.361527  [get_nets n3640]
#set_resistance 0.0520435  [get_nets n3640]
#set_load 0.13635  [get_nets n3641]
#set_resistance 0.0198549  [get_nets n3641]
#set_load 0.189916  [get_nets n3642]
#set_resistance 0.028224  [get_nets n3642]
#set_load 0.0613959  [get_nets n3643]
#set_resistance 0.00897348  [get_nets n3643]
#set_load 0.107199  [get_nets n3644]
#set_resistance 0.0160002  [get_nets n3644]
#set_load 0.282623  [get_nets n3645]
#set_resistance 0.0404172  [get_nets n3645]
#set_load 0.638262  [get_nets n3646]
#set_resistance 0.0951685  [get_nets n3646]
#set_load 0.0395924  [get_nets n3647]
#set_resistance 0.00571482  [get_nets n3647]
#set_load 0.116412  [get_nets n3648]
#set_resistance 0.0167272  [get_nets n3648]
#set_load 3.04542  [get_nets n3679]
#set_resistance 0.218593  [get_nets n3679]
#set_load 3.42184  [get_nets n3680]
#set_resistance 0.288524  [get_nets n3680]
#set_load 2.22502  [get_nets n3681]
#set_resistance 0.207893  [get_nets n3681]
#set_load 2.97843  [get_nets n3682]
#set_resistance 0.217069  [get_nets n3682]
#set_load 3.10242  [get_nets n3683]
#set_resistance 0.254502  [get_nets n3683]
#set_load 3.14615  [get_nets n3684]
#set_resistance 0.247633  [get_nets n3684]
#set_load 2.39341  [get_nets n3685]
#set_resistance 0.196372  [get_nets n3685]
#set_load 2.70037  [get_nets n3686]
#set_resistance 0.223227  [get_nets n3686]
#set_load 2.21617  [get_nets n3687]
#set_resistance 0.178442  [get_nets n3687]
#set_load 0.101336  [get_nets n3693]
#set_resistance 0.015267  [get_nets n3693]
#set_load 3.75742  [get_nets n3694]
#set_resistance 0.330505  [get_nets n3694]
#set_load 0.965749  [get_nets n3696]
#set_resistance 0.111813  [get_nets n3696]
#set_load 2.23204  [get_nets n3722]
#set_resistance 0.189369  [get_nets n3722]
#set_load 1.17396  [get_nets n3723]
#set_resistance 0.119167  [get_nets n3723]
#set_load 1.51481  [get_nets n3724]
#set_resistance 0.154739  [get_nets n3724]
#set_load 1.35123  [get_nets n3726]
#set_resistance 0.130355  [get_nets n3726]
#set_load 1.67941  [get_nets n3728]
#set_resistance 0.143679  [get_nets n3728]
#set_load 2.61598  [get_nets n3730]
#set_resistance 0.279442  [get_nets n3730]
#set_load 3.91873  [get_nets n3731]
#set_resistance 0.330443  [get_nets n3731]
#set_load 3.93475  [get_nets n3732]
#set_resistance 0.331592  [get_nets n3732]
#set_load 5.78538  [get_nets n3733]
#set_resistance 0.50191  [get_nets n3733]
#set_load 1.96037  [get_nets n3734]
#set_resistance 0.172046  [get_nets n3734]
#set_load 7.4051  [get_nets n3735]
#set_resistance 0.645251  [get_nets n3735]
#set_load 11.8092  [get_nets n3736]
#set_resistance 0.71306  [get_nets n3736]
#set_load 0.170096  [get_nets {tl_o[0]}]
#set_resistance 0.0257354  [get_nets {tl_o[0]}]
#set_load 0.165494  [get_nets {tl_o[1]}]
#set_resistance 0.0248674  [get_nets {tl_o[1]}]
#set_load 0.257266  [get_nets {tl_o[2]}]
#set_resistance 0.0390033  [get_nets {tl_o[2]}]
#set_load 0.0819573  [get_nets {tl_o[3]}]
#set_resistance 0.0124057  [get_nets {tl_o[3]}]
#set_load 0.164926  [get_nets {tl_o[4]}]
#set_resistance 0.0248017  [get_nets {tl_o[4]}]
#set_load 0.0859386  [get_nets {tl_o[5]}]
#set_resistance 0.0125811  [get_nets {tl_o[5]}]
#set_load 0.121579  [get_nets {tl_o[6]}]
#set_resistance 0.018366  [get_nets {tl_o[6]}]
#set_load 0.125454  [get_nets {tl_o[7]}]
#set_resistance 0.0184972  [get_nets {tl_o[7]}]
#set_load 0.115483  [get_nets {tl_o[15]}]
#set_resistance 0.0172987  [get_nets {tl_o[15]}]
#set_load 0.137922  [get_nets {tl_o[16]}]
#set_resistance 0.0208876  [get_nets {tl_o[16]}]
#set_load 0.0663588  [get_nets {tl_o[17]}]
#set_resistance 0.00983806  [get_nets {tl_o[17]}]
#set_load 0.0496082  [get_nets {tl_o[18]}]
#set_resistance 0.00748194  [get_nets {tl_o[18]}]
#set_load 0.158229  [get_nets {tl_o[19]}]
#set_resistance 0.0234427  [get_nets {tl_o[19]}]
#set_load 0.01466  [get_nets {tl_o[20]}]
#set_resistance 0.00216263  [get_nets {tl_o[20]}]
#set_load 0.0833177  [get_nets {tl_o[21]}]
#set_resistance 0.0121211  [get_nets {tl_o[21]}]
#set_load 0.0877839  [get_nets {tl_o[22]}]
#set_resistance 0.0129386  [get_nets {tl_o[22]}]
#set_load 0.0718159  [get_nets {tl_o[23]}]
#set_resistance 0.0106139  [get_nets {tl_o[23]}]
#set_load 0.110655  [get_nets {tl_o[56]}]
#set_resistance 0.0166851  [get_nets {tl_o[56]}]
#set_load 0.0884994  [get_nets {tl_o[57]}]
#set_resistance 0.0131452  [get_nets {tl_o[57]}]
#set_load 0.120424  [get_nets {tl_o[58]}]
#set_resistance 0.0173681  [get_nets {tl_o[58]}]
#set_load 0.0543194  [get_nets {tl_o[59]}]
#set_resistance 0.00788328  [get_nets {tl_o[59]}]
#set_load 0.0522246  [get_nets {tl_o[60]}]
#set_resistance 0.00765102  [get_nets {tl_o[60]}]
#set_load 0.0245388  [get_nets {tl_o[61]}]
#set_resistance 0.00354948  [get_nets {tl_o[61]}]
#set_load 0.130983  [get_nets {tl_o[93]}]
#set_resistance 0.0194792  [get_nets {tl_o[93]}]
#set_load 0.0790686  [get_nets {tl_o[94]}]
#set_resistance 0.0116054  [get_nets {tl_o[94]}]
#set_load 0.0805583  [get_nets {tl_o[95]}]
#set_resistance 0.0116752  [get_nets {tl_o[95]}]
#set_load 0.0558084  [get_nets {tl_o[96]}]
#set_resistance 0.00803724  [get_nets {tl_o[96]}]
#set_load 0.168751  [get_nets {tl_o[97]}]
#set_resistance 0.024209  [get_nets {tl_o[97]}]
#set_load 0.0890662  [get_nets {tl_o[98]}]
#set_resistance 0.0132045  [get_nets {tl_o[98]}]
#set_load 0.0706041  [get_nets {tl_o[99]}]
#set_resistance 0.0102503  [get_nets {tl_o[99]}]
#set_load 0.0741397  [get_nets {tl_o[100]}]
#set_resistance 0.0108051  [get_nets {tl_o[100]}]
#set_load 0.0652111  [get_nets {tl_o[101]}]
#set_resistance 0.0097714  [get_nets {tl_o[101]}]
#set_load 0.0696521  [get_nets {tl_o[102]}]
#set_resistance 0.0102659  [get_nets {tl_o[102]}]
#set_load 0.13866  [get_nets {tl_o[103]}]
#set_resistance 0.0203503  [get_nets {tl_o[103]}]
#set_load 0.0393833  [get_nets {tl_o[104]}]
#set_resistance 0.00573622  [get_nets {tl_o[104]}]
#set_load 0.0720806  [get_nets {tl_o[105]}]
#set_resistance 0.0109024  [get_nets {tl_o[105]}]
#set_load 0.116381  [get_nets {tl_o[106]}]
#set_resistance 0.0166499  [get_nets {tl_o[106]}]
