<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
A30_LE <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
AL(0) <= ((SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2 AND A40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2 AND A40(0)));
</td></tr><tr><td>
</td></tr><tr><td>
AL(1) <= ((SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd2 AND A40(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd2 AND A40(1)));
</td></tr><tr><td>
FDCPE_AS30: FDCPE port map (AS30_I,AS30_SIG,PLL_CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AS30 <= AS30_I when AS30_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AS30_OE <= NOT ((SIZING_FSM_FFd1 AND SIZING_FSM_FFd2));
</td></tr><tr><td>
FDCPE_AS30_SIG: FDCPE port map (AS30_SIG,AS30_SIG_D,NOT CLK30,'0',NOT RSTI40);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AS30_SIG_D <= ((SM_030_N_FSM_FFd1 AND SM_030_N_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SM_030_N_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SM_030_P_FSM_FFd2 AND NOT SM_030_N_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2));
</td></tr><tr><td>
</td></tr><tr><td>
BCLK <= ((SCLK AND CPU40_60)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCLK060_SIG AND NOT CPU40_60));
</td></tr><tr><td>
FDCPE_BCLK060_SIG: FDCPE port map (BCLK060_SIG,BCLK060_SIG_D,NOT PLL_CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BCLK060_SIG_D <= PCLK
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BCLK060_SIG_D <= CLK30_SIG;
</td></tr><tr><td>
</td></tr><tr><td>
BCLK_OBUF$Q__$INT <= ((SCLK AND CPU40_60)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCLK060_SIG AND NOT CPU40_60));
</td></tr><tr><td>
</td></tr><tr><td>
BGR60 <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
BWL_BS(0) <= ((NOT SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2 AND A40(0) AND NOT RW40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZING_FSM_FFd1 AND SIZING_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZING_FSM_FFd3 AND SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZING_FSM_FFd3 AND RW40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd2 AND DSACK_VALID(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DSACK_VALID(1) AND RW40));
</td></tr><tr><td>
</td></tr><tr><td>
BWL_BS(1) <= ((SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd2 AND A40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd2 AND A40(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DSACK_VALID(0) AND DSACK_VALID(1) AND RW40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DSACK_VALID(0) AND NOT DSACK_VALID(1) AND RW40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZING_FSM_FFd1 AND SIZING_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND NOT RW40));
</td></tr><tr><td>
</td></tr><tr><td>
BWL_BS(2) <= ((NOT SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DSACK_VALID(1) AND RW40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND RW40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DSACK_VALID(0) AND RW40));
</td></tr><tr><td>
</td></tr><tr><td>
CDIS40 <= '1';
</td></tr><tr><td>
FTCPE_CLK30_SIG: FTCPE port map (CLK30_SIG,PCLK,PLL_CLK,'0','0');
</td></tr><tr><td>
</td></tr><tr><td>
CLK_BS <= '1';
</td></tr><tr><td>
FDCPE_CLK_RAMC: FDCPE port map (CLK_RAMC,NOT PCLK,PLL_CLK,'0','0');
</td></tr><tr><td>
</td></tr><tr><td>
DIR_BS <= RW40;
</td></tr><tr><td>
FDCPE_DS30: FDCPE port map (DS30_I,DS30_SIG,PLL_CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DS30 <= DS30_I when DS30_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DS30_OE <= NOT ((SIZING_FSM_FFd1 AND SIZING_FSM_FFd2));
</td></tr><tr><td>
FDCPE_DS30_SIG: FDCPE port map (DS30_SIG,DS30_SIG_D,NOT CLK30,'0',NOT RSTI40);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DS30_SIG_D <= ((SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd1 AND RW40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SM_030_N_FSM_FFd1 AND SM_030_N_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SM_030_P_FSM_FFd2 AND SM_030_N_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SM_030_P_FSM_FFd1 AND SM_030_N_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2));
</td></tr><tr><td>
FDCPE_DSACK_SAMPLED0: FDCPE port map (DSACK_SAMPLED(0),DSACK30(0),PLL_CLK,'0','0');
</td></tr><tr><td>
FDCPE_DSACK_SAMPLED1: FDCPE port map (DSACK_SAMPLED(1),DSACK30(1),PLL_CLK,'0','0');
</td></tr><tr><td>
FDCPE_DSACK_VALID0: FDCPE port map (DSACK_VALID(0),DSACK_VALID_D(0),NOT CLK30,'0',NOT RSTI40);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_VALID_D(0) <= ((BERR30 AND SM_030_P_FSM_FFd1 AND SM_030_N_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2 AND STERM_SAMPLED AND DSACK_SAMPLED(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SM_030_P_FSM_FFd2 AND NOT SM_030_N_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DSACK_VALID(0) AND SM_030_N_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SM_030_N_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BERR30 AND SM_030_P_FSM_FFd2 AND SM_030_N_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2 AND STERM_SAMPLED AND DSACK_SAMPLED(0)));
</td></tr><tr><td>
FDCPE_DSACK_VALID1: FDCPE port map (DSACK_VALID(1),DSACK_VALID_D(1),NOT CLK30,'0',NOT RSTI40);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_VALID_D(1) <= ((BERR30 AND SM_030_P_FSM_FFd1 AND SM_030_N_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2 AND STERM_SAMPLED AND DSACK_SAMPLED(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SM_030_P_FSM_FFd2 AND NOT SM_030_N_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DSACK_VALID(1) AND SM_030_N_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SM_030_N_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BERR30 AND SM_030_P_FSM_FFd2 AND SM_030_N_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2 AND STERM_SAMPLED AND DSACK_SAMPLED(1)));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FC30(0) <= NOT (((TT40(1) AND NOT TM40(0) AND NOT TT40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT TT40(1) AND TM40(1) AND NOT TM40(0))));
</td></tr><tr><td>
</td></tr><tr><td>
FC30(1) <= ((TT40(1) AND TM40(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (TT40(1) AND TT40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (TM40(1) AND NOT TM40(0)));
</td></tr><tr><td>
</td></tr><tr><td>
FC30(2) <= ((TT40(1) AND TT40(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (TT40(1) AND TM40(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (TM40(1) AND NOT TM40(0) AND TM40(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT TM40(1) AND TM40(0) AND TM40(2)));
</td></tr><tr><td>
</td></tr><tr><td>
ICACHE <= (NOT TT40(1) AND TM40(1) AND NOT TM40(0));
</td></tr><tr><td>
</td></tr><tr><td>
IPL40(0) <= NOT ((RSTINT AND NOT IPL30(0)));
</td></tr><tr><td>
</td></tr><tr><td>
IPL40(1) <= NOT ((RSTINT AND NOT IPL30(1)));
</td></tr><tr><td>
</td></tr><tr><td>
IPL40(2) <= NOT ((RSTINT AND NOT IPL30(2)));
</td></tr><tr><td>
FDCPE_LE_BS: FDCPE port map (LE_BS,LE_BS_D,NOT CLK30,'0',NOT RSTI40);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LE_BS_D <= ((SM_030_N_FSM_FFd1 AND SM_030_N_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SM_030_N_FSM_FFd1));
</td></tr><tr><td>
</td></tr><tr><td>
MDIS40 <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
OE_BS <= ((TT40(1) AND RSTI40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SEL16M AND RSTI40));
</td></tr><tr><td>
</td></tr><tr><td>
OE_BS_OBUF$Q12 <= ((TT40(1) AND RSTI40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SEL16M AND RSTI40));
</td></tr><tr><td>
FTCPE_PCLK: FTCPE port map (PCLK,'1',PLL_CLK,'0','0');
</td></tr><tr><td>
</td></tr><tr><td>
PLL_S_I(0) <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PLL_S(0) <= PLL_S_I(0) when PLL_S_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;PLL_S_OE(0) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
PLL_S(1) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
RESET30_I <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RESET30 <= RESET30_I when RESET30_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RESET30_OE <= NOT RSTO40;
</td></tr><tr><td>
FDCPE_RSTI40: FDCPE port map (RSTI40,RSTI40_D,SCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RSTI40_D <= (RSTO40 AND NOT RESET30.PIN);
</td></tr><tr><td>
FDCPE_RSTINT: FDCPE port map (RSTINT,RSTINT_D,SCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RSTINT_D <= ((NOT RSTO40 AND RSTI40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RESET30.PIN AND RSTI40));
</td></tr><tr><td>
</td></tr><tr><td>
RW30 <= RW40;
</td></tr><tr><td>
FDCPE_SCLK: FDCPE port map (SCLK,SCLK_D,PLL_CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SCLK_D <= PCLK
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SCLK_D <= CLK30_SIG;
</td></tr><tr><td>
</td></tr><tr><td>
SIZ30(0) <= ((NOT SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd2));
</td></tr><tr><td>
</td></tr><tr><td>
SIZ30(1) <= ((SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd2));
</td></tr><tr><td>
FDCPE_SIZING_FSM_FFd1: FDCPE port map (SIZING_FSM_FFd1,SIZING_FSM_FFd1_D,CLK30,NOT RSTI40,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SIZING_FSM_FFd1_D <= ((SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DSACK_VALID(0) AND DSACK_VALID(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DSACK_VALID(0) AND NOT DSACK_VALID(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND NOT SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND NOT SIZ40(0) AND SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2 AND DSACK_VALID(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND NOT SIZ40(0) AND SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2 AND A40(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2 AND SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND NOT SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (LE_BS AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT LE_BS AND SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND SIZ40(0) AND SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2));
</td></tr><tr><td>
FDCPE_SIZING_FSM_FFd2: FDCPE port map (SIZING_FSM_FFd2,SIZING_FSM_FFd2_D,CLK30,NOT RSTI40,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SIZING_FSM_FFd2_D <= ((NOT SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DSACK_VALID(0) AND DSACK_VALID(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND NOT SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2 AND DSACK_VALID(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2 AND DSACK_VALID(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND NOT SIZ40(0) AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2 AND DSACK_VALID(1) AND A40(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT LE_BS AND NOT SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZING_FSM_FFd1 AND SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2));
</td></tr><tr><td>
FTCPE_SIZING_FSM_FFd3: FTCPE port map (SIZING_FSM_FFd3,SIZING_FSM_FFd3_T,CLK30,NOT RSTI40,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SIZING_FSM_FFd3_T <= ((SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND NOT SIZ40(0) AND LE_BS AND NOT SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (LE_BS AND SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2 AND NOT DSACK_VALID(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (LE_BS AND SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2 AND NOT DSACK_VALID(1)));
</td></tr><tr><td>
FDCPE_SM_030_N_FSM_FFd1: FDCPE port map (SM_030_N_FSM_FFd1,SM_030_N_FSM_FFd1_D,NOT CLK30,NOT RSTI40,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SM_030_N_FSM_FFd1_D <= ((SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SM_030_P_FSM_FFd1 AND SM_030_N_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2));
</td></tr><tr><td>
FTCPE_SM_030_N_FSM_FFd2: FTCPE port map (SM_030_N_FSM_FFd2,SM_030_N_FSM_FFd2_T,NOT CLK30,NOT RSTI40,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SM_030_N_FSM_FFd2_T <= ((NOT SM_030_N_FSM_FFd1 AND NOT SM_030_N_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BERR30 AND NOT SM_030_N_FSM_FFd2 AND STERM_SAMPLED AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DSACK_SAMPLED(0) AND DSACK_SAMPLED(1)));
</td></tr><tr><td>
FDCPE_SM_030_P_FSM_FFd1: FDCPE port map (SM_030_P_FSM_FFd1,SM_030_P_FSM_FFd1_D,CLK30,NOT RSTI40,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SM_030_P_FSM_FFd1_D <= ((SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	STERM_SAMPLED)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SM_030_P_FSM_FFd2 AND SM_030_P_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SM_030_P_FSM_FFd2 AND SM_030_P_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_N_FSM_FFd2));
</td></tr><tr><td>
FTCPE_SM_030_P_FSM_FFd2: FTCPE port map (SM_030_P_FSM_FFd2,SM_030_P_FSM_FFd2_T,CLK30,NOT RSTI40,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SM_030_P_FSM_FFd2_T <= ((LE_BS AND NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_P_FSM_FFd2 AND NOT TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZING_FSM_FFd1 AND NOT SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SIZING_FSM_FFd2 AND NOT SM_030_P_FSM_FFd2 AND NOT TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND NOT SIZ40(0) AND LE_BS AND SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_P_FSM_FFd2 AND NOT TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (LE_BS AND SIZING_FSM_FFd1 AND NOT SM_030_P_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DSACK_VALID(0) AND NOT DSACK_VALID(1) AND NOT TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZ40(1) AND NOT SIZ40(0) AND LE_BS AND SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_P_FSM_FFd2 AND NOT DSACK_VALID(1) AND NOT TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND SIZ40(0) AND LE_BS AND SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_P_FSM_FFd2 AND NOT DSACK_VALID(0) AND NOT TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SIZ40(1) AND SIZ40(0) AND LE_BS AND SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_P_FSM_FFd2 AND NOT DSACK_VALID(1) AND NOT TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT SM_030_P_FSM_FFd2 AND SM_030_P_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SIZING_FSM_FFd1 AND SIZING_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_P_FSM_FFd2 AND NOT TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (LE_BS AND SIZING_FSM_FFd1 AND SIZING_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SM_030_P_FSM_FFd2 AND NOT TIP));
</td></tr><tr><td>
FDCPE_STERM_SAMPLED: FDCPE port map (STERM_SAMPLED,STERM30,PLL_CLK,'0','0');
</td></tr><tr><td>
FDCPE_TA40: FDCPE port map (TA40_I,TA40,NOT BCLK_OBUF$Q__$INT,'0',NOT RSTI40);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TA40 <= ((TA40 AND NOT TACK_D1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (TA40 AND TT40(1) AND TT40(0)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TA40 <= TA40_I when TA40_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TA40_OE <= OE_BS_OBUF$Q12;
</td></tr><tr><td>
FDCPE_TACK: FDCPE port map (TACK,TACK_D,NOT PCLK,'0',NOT RSTI40);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TACK_D <= ((TACK_D1 AND TACK_ARMED AND SIZING_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SIZING_FSM_FFd2 AND NOT TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT TACK AND TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (TA40 AND NOT TACK_D1 AND NOT TACK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (TA40 AND NOT TACK_ARMED AND NOT TACK));
</td></tr><tr><td>
FDCPE_TACK_ARMED: FDCPE port map (TACK_ARMED,TACK_ARMED_D,NOT PCLK,NOT RSTI40,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TACK_ARMED_D <= ((NOT TACK_ARMED AND NOT TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT TA40 AND NOT TACK_D1 AND NOT TIP));
</td></tr><tr><td>
FDCPE_TACK_D0: FDCPE port map (TACK_D0,TACK_D0_D,NOT PCLK,'0',NOT RSTI40);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TACK_D0_D <= ((TACK_D1 AND TACK_ARMED AND NOT TACK AND NOT TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT TACK_D0 AND TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (TA40 AND NOT TACK_D1 AND NOT TACK_D0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (TA40 AND NOT TACK_ARMED AND NOT TACK_D0));
</td></tr><tr><td>
FTCPE_TACK_D1: FTCPE port map (TACK_D1,TACK_D1_T,NOT PCLK,'0',NOT RSTI40);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TACK_D1_T <= ((NOT TA40 AND NOT TACK_D1 AND NOT TIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (TACK_D1 AND TACK_ARMED AND NOT TACK_D0 AND NOT TIP));
</td></tr><tr><td>
</td></tr><tr><td>
TBI40 <= NOT (((TT40(1) AND RSTI40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SEL16M AND RSTI40)));
</td></tr><tr><td>
</td></tr><tr><td>
TEA40 <= '1';
</td></tr><tr><td>
FDCPE_TIP: FDCPE port map (TIP,'1',TIP_C,TIP/TIP_RSTF,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TIP_C <= (NOT TT40(1) AND SEL16M AND NOT TS40);
</td></tr><tr><td>
</td></tr><tr><td>
TIP/TIP_RSTF <= ((NOT RSTI40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SM_030_P_FSM_FFd2 AND NOT SM_030_P_FSM_FFd1));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
