# Intro to Verilog
Repo of all my first Verilog projects to learn the language and RTL baisics

All modules are simulated with Icarus Verilog and GTKwave through direct and constrained random testing


