

================================================================
== Vivado HLS Report for 'CvtColor_0_32_32_1080_1920_s'
================================================================
* Date:           Sat Jul  4 10:35:17 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.59|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2082241|    1|  2082241|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2082240| 3 ~ 1928 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1925|         7|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
3 --> 
	10  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true
10 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: empty [1/1] 0.00ns
._crit_edge.i46:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str134, i32 0, i32 0, i32 0, [8 x i8]* @str134)

ST_1: empty_119 [1/1] 0.00ns
._crit_edge.i46:1  %empty_119 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str131, i32 0, i32 0, i32 0, [8 x i8]* @str131)

ST_1: empty_120 [1/1] 0.00ns
._crit_edge.i46:2  %empty_120 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str128, i32 0, i32 0, i32 0, [8 x i8]* @str128)

ST_1: empty_121 [1/1] 0.00ns
._crit_edge.i46:3  %empty_121 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str125, i32 0, i32 0, i32 0, [8 x i8]* @str125)

ST_1: empty_122 [1/1] 0.00ns
._crit_edge.i46:4  %empty_122 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str122, i32 0, i32 0, i32 0, [8 x i8]* @str122)

ST_1: empty_123 [1/1] 0.00ns
._crit_edge.i46:5  %empty_123 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str119, i32 0, i32 0, i32 0, [8 x i8]* @str119)

ST_1: p_src_cols_V_read_2 [1/1] 0.00ns
._crit_edge.i46:6  %p_src_cols_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_2 [1/1] 0.00ns
._crit_edge.i46:7  %p_src_rows_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: stg_19 [1/1] 1.39ns
._crit_edge.i46:8  br label %0


 <State 2>: 2.14ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %._crit_edge.i46 ], [ %i_1, %3 ]

ST_2: exitcond8 [1/1] 2.14ns
:1  %exitcond8 = icmp eq i12 %i, %p_src_rows_V_read_2

ST_2: i_1 [1/1] 1.84ns
:2  %i_1 = add i12 %i, 1

ST_2: stg_23 [1/1] 0.00ns
:3  br i1 %exitcond8, label %4, label %1

ST_2: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_2: stg_26 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1080, i32 0, [1 x i8]* @p_str1808) nounwind

ST_2: stg_27 [1/1] 1.39ns
:3  br label %2

ST_2: stg_28 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.14ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i12 [ 0, %1 ], [ %j_1, %"operator>>.exit" ]

ST_3: exitcond [1/1] 2.14ns
:1  %exitcond = icmp eq i12 %j, %p_src_cols_V_read_2

ST_3: j_1 [1/1] 1.84ns
:2  %j_1 = add i12 %j, 1

ST_3: stg_32 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %"operator>>.exit"


 <State 4>: 5.59ns
ST_4: tmp_55 [1/1] 1.70ns
operator>>.exit:4  %tmp_55 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

ST_4: tmp_56 [1/1] 1.70ns
operator>>.exit:5  %tmp_56 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

ST_4: tmp_51 [1/1] 1.70ns
operator>>.exit:6  %tmp_51 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

ST_4: OP2_V_cast [1/1] 0.00ns
operator>>.exit:7  %OP2_V_cast = zext i8 %tmp_51 to i27

ST_4: p_Val2_s [3/3] 3.89ns
operator>>.exit:8  %p_Val2_s = mul i27 %OP2_V_cast, 239075

ST_4: OP2_V_2_cast [1/1] 0.00ns
operator>>.exit:11  %OP2_V_2_cast = zext i8 %tmp_55 to i28

ST_4: p_Val2_4 [3/3] 3.89ns
operator>>.exit:12  %p_Val2_4 = mul i28 %OP2_V_2_cast, 627048


 <State 5>: 3.89ns
ST_5: p_Val2_s [2/3] 3.89ns
operator>>.exit:8  %p_Val2_s = mul i27 %OP2_V_cast, 239075

ST_5: OP2_V_1_cast [1/1] 0.00ns
operator>>.exit:9  %OP2_V_1_cast = zext i8 %tmp_56 to i29

ST_5: p_Val2_3 [3/3] 3.89ns
operator>>.exit:10  %p_Val2_3 = mul i29 %OP2_V_1_cast, 1231028

ST_5: p_Val2_4 [2/3] 3.89ns
operator>>.exit:12  %p_Val2_4 = mul i28 %OP2_V_2_cast, 627048


 <State 6>: 3.89ns
ST_6: p_Val2_s [1/3] 3.89ns
operator>>.exit:8  %p_Val2_s = mul i27 %OP2_V_cast, 239075

ST_6: p_Val2_3 [2/3] 3.89ns
operator>>.exit:10  %p_Val2_3 = mul i29 %OP2_V_1_cast, 1231028

ST_6: p_Val2_4 [1/3] 3.89ns
operator>>.exit:12  %p_Val2_4 = mul i28 %OP2_V_2_cast, 627048


 <State 7>: 3.89ns
ST_7: p_Val2_3 [1/3] 3.89ns
operator>>.exit:10  %p_Val2_3 = mul i29 %OP2_V_1_cast, 1231028

ST_7: tmp_23_cast [1/1] 0.00ns
operator>>.exit:13  %tmp_23_cast = zext i27 %p_Val2_s to i28

ST_7: p_Val2_5 [1/1] 3.02ns
operator>>.exit:14  %p_Val2_5 = add i28 %p_Val2_4, %tmp_23_cast


 <State 8>: 3.02ns
ST_8: tmp_25_cast [1/1] 0.00ns
operator>>.exit:15  %tmp_25_cast = zext i28 %p_Val2_5 to i29

ST_8: p_Val2_6 [1/1] 3.02ns
operator>>.exit:16  %p_Val2_6 = add i29 %p_Val2_3, %tmp_25_cast

ST_8: tmp_s [1/1] 0.00ns
operator>>.exit:17  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i29.i32.i32(i29 %p_Val2_6, i32 21, i32 28)

ST_8: tmp_52 [1/1] 0.00ns
operator>>.exit:19  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %p_Val2_6, i32 20)


 <State 9>: 4.79ns
ST_9: stg_54 [1/1] 0.00ns
operator>>.exit:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_9: tmp_14 [1/1] 0.00ns
operator>>.exit:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_9: stg_56 [1/1] 0.00ns
operator>>.exit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1920, i32 0, [1 x i8]* @p_str1808) nounwind

ST_9: stg_57 [1/1] 0.00ns
operator>>.exit:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1808) nounwind

ST_9: p_Val2_7_cast [1/1] 0.00ns
operator>>.exit:18  %p_Val2_7_cast = zext i8 %tmp_s to i9

ST_9: tmp_28_cast [1/1] 0.00ns
operator>>.exit:20  %tmp_28_cast = zext i1 %tmp_52 to i9

ST_9: p_Val2_13 [1/1] 1.72ns
operator>>.exit:21  %p_Val2_13 = add i9 %p_Val2_7_cast, %tmp_28_cast

ST_9: tmp_53 [1/1] 0.00ns
operator>>.exit:22  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_13, i32 8)

ST_9: tmp_54 [1/1] 0.00ns
operator>>.exit:23  %tmp_54 = trunc i9 %p_Val2_13 to i8

ST_9: tmp_22 [1/1] 1.37ns
operator>>.exit:24  %tmp_22 = select i1 %tmp_53, i8 -1, i8 %tmp_54

ST_9: stg_64 [1/1] 1.70ns
operator>>.exit:25  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %tmp_22)

ST_9: stg_65 [1/1] 1.70ns
operator>>.exit:26  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %tmp_22)

ST_9: stg_66 [1/1] 1.70ns
operator>>.exit:27  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %tmp_22)

ST_9: empty_124 [1/1] 0.00ns
operator>>.exit:28  %empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_14)

ST_9: stg_68 [1/1] 0.00ns
operator>>.exit:29  br label %2


 <State 10>: 0.00ns
ST_10: empty_125 [1/1] 0.00ns
:0  %empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp)

ST_10: stg_70 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
