<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="548" />
   <clocksource preferredWidth="547" />
   <frequency preferredWidth="529" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Memories and Memory Controllers/External Memory Interfaces/DDR3 Interfaces,Project,Library/Memories and Memory Controllers/External Memory Interfaces/DDR2 Interfaces,Library,Library/Memories and Memory Controllers/External Memory Interfaces/LPDDR2 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces,Library/Memories and Memory Controllers,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models,Library/Memories and Memory Controllers/External Memory Interfaces/DDR Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/SDRAM Interfaces" />
 <window width="1936" height="1168" x="-8" y="-8" />
 <generation path="_PROJECT_NAME_" />
 <hdlexample language="VERILOG" />
</preferences>
