# Frequency Declerations
FREQUENCY NET "pclk" 250.000000 MHz PAR_ADJ 30.000000 ;
FREQUENCY NET "sys_clk_125_c" 125.000000 MHz PAR_ADJ 30.000000 ;
FREQUENCY NET "*ff_rx_fclk_0" 250.000000 MHz PAR_ADJ 30.000000 ;
FREQUENCY NET "rxrefclk_c" 200.000000 MHz ;
FREQUENCY NET "pll_refclki_c" 200.000000 MHz ;
USE PRIMARY NET "pclk" ;
USE PRIMARY NET "sys_clk_125_c" ;
# Block Paths
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
BLOCK NET "rst_n_c*" ;
BLOCK NET "*RESET_n*" ;
#BLOCK NET "*core_rst_n*" ;
# Assign input setup constraints
# INPUT_SETUP ALLPORTS 7.5 ns HOLD 1ns CLKNET "sys_clk_125_c" ;
# Assign clock to out constraints
# CLOCK_TO_OUT ALLPORTS 7.5 ns CLKNET "sys_clk_125_c";
BLOCK PATH FROM CLKNET "pclk" TO CLKNET "pll_refclki_c" ;
BLOCK PATH FROM CLKNET "pll_refclki_c" TO CLKNET "pclk" ;
BLOCK PATH FROM CLKNET "pll_refclki_c" TO CLKNET "sys_clk_125_c" ;
BLOCK PATH FROM CLKNET "sys_clk_125_c" TO CLKNET "pll_refclki_c" ;
