{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 01:36:58 2020 " "Info: Processing started: Thu Nov 26 01:36:58 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab15_5_2 -c lab15_5_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab15_5_2 -c lab15_5_2" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab15_5_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab15_5_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab15_5_3-behav " "Info: Found design unit 1: lab15_5_3-behav" {  } { { "lab15_5_3.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_3.vhd" 14 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lab15_5_3 " "Info: Found entity 1: lab15_5_3" {  } { { "lab15_5_3.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_3.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab15_5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab15_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab15_5-behav " "Info: Found design unit 1: lab15_5-behav" {  } { { "lab15_5.vhd" "" { Text "Z:/lab15/Quartus/lab15_5.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lab15_5 " "Info: Found entity 1: lab15_5" {  } { { "lab15_5.vhd" "" { Text "Z:/lab15/Quartus/lab15_5.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab15_5_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab15_5_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab15_5_2-behav " "Info: Found design unit 1: lab15_5_2-behav" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lab15_5_2 " "Info: Found entity 1: lab15_5_2" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 3 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab15_5_2 " "Info: Elaborating entity \"lab15_5_2\" for the top level hierarchy" {  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab15_5 lab15_5:c1 " "Info: Elaborating entity \"lab15_5\" for hierarchy \"lab15_5:c1\"" {  } { { "lab15_5_2.vhd" "c1" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 31 -1 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab15_5_3 lab15_5_3:d1 " "Info: Elaborating entity \"lab15_5_3\" for hierarchy \"lab15_5_3:d1\"" {  } { { "lab15_5_2.vhd" "d1" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 32 -1 0 } }  } 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "sint lab15_5_3.vhd(15) " "Info: (10035) Verilog HDL or VHDL information at lab15_5_3.vhd(15): object \"sint\" declared but not used" {  } { { "lab15_5_3.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_3.vhd" 15 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d lab15_5_3.vhd(22) " "Warning: VHDL Process Statement warning at lab15_5_3.vhd(22): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "lab15_5_3.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_3.vhd" 22 0 0 } }  } 0}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "even " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"even\" is moved to its source" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 7 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "even~1 " "Warning: Node \"even~1\"" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 7 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "odd~1 " "Warning: Node \"odd~1\"" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 8 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "X\[7\] " "Warning: No output dependent on input pin \"X\[7\]\"" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 5 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "X\[6\] " "Warning: No output dependent on input pin \"X\[6\]\"" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 5 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "X\[5\] " "Warning: No output dependent on input pin \"X\[5\]\"" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 5 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "X\[4\] " "Warning: No output dependent on input pin \"X\[4\]\"" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 5 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "X\[3\] " "Warning: No output dependent on input pin \"X\[3\]\"" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 5 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "X\[2\] " "Warning: No output dependent on input pin \"X\[2\]\"" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 5 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "X\[1\] " "Warning: No output dependent on input pin \"X\[1\]\"" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 5 -1 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "X\[0\] " "Warning: No output dependent on input pin \"X\[0\]\"" {  } { { "lab15_5_2.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_2.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "22 " "Info: Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 01:36:59 2020 " "Info: Processing ended: Thu Nov 26 01:36:59 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
