

================================================================
== Synthesis Summary Report of 'sobel'
================================================================
+ General Information: 
    * Date:           Mon Jun  7 18:17:52 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        sobel
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+---------+----+------------+------------+-----+
    |               Modules              |  Issue |       | Latency |  Latency  | Iteration|         |  Trip  |          |         |    |            |            |     |
    |               & Loops              |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+---------+----+------------+------------+-----+
    |+ sobel                             |  Timing|   0.00|   921741|  9.217e+06|         -|   921742|       -|        no|  6 (~0%)|   -|  2041 (~0%)|  2440 (~0%)|    -|
    | o VITIS_LOOP_49_1_VITIS_LOOP_50_2  |       -|  -7.30|   921740|  9.217e+06|       142|        1|  921600|       yes|        -|   -|           -|           -|    -|
    +------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+---------+----+------------+------------+-----+

