{
   "ActiveEmotionalView":"Reduced Jogs",
   "Default View_ScaleFactor":"1.32437",
   "Default View_TopLeft":"1285,-196",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:false|/jesd204_0_rx_core_clk_out:false|/wireoutbreakout_0_rx_reset:false|/okAXI4LiteInterface_0_m_axi_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Interfaces View_ScaleFactor":"0.909232",
   "Interfaces View_TopLeft":"-201,-236",
   "No Loops_ScaleFactor":"0.71946",
   "No Loops_TopLeft":"-202,-234",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:true|/jesd204_0_rx_core_clk_out:true|/wireoutbreakout_0_rx_reset:true|/okAXI4LiteInterface_0_m_axi_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x 0 -y 740 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 6 -x 2180 -y 720 -defaultsOSRD
preplace port CLK_LAO_0P -pg 1 -lvl 0 -x 0 -y 860 -defaultsOSRD
preplace port CLK_LAO_0M -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 6 -x 2180 -y 900 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 6 -x 2180 -y 920 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 6 -x 2180 -y 780 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 6 -x 2180 -y 800 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 1 -x 240 -y 220 -swap {0 1 2 3 4 16 6 7 8 9 10 11 12 13 14 15 5 17 18 19 20 21} -defaultsOSRD -pinY host_interface 0L -pinY wirein00 240R -pinY wireout20 20R -pinY wireout21 40R -pinY wireout21.wo21_ep_datain 60R -pinY wireout22 80R -pinY wireout22.wo22_ep_datain 100R -pinY triggerin40 180R -pinY triggerin40.ti40_ep_trigger 200R -pinY triggerin40.ti40_ep_clk 220R -pinY btpipein80 0R -pinY okClk 260R
preplace inst jesd204_0 -pg 1 -lvl 3 -x 1110 -y 140 -swap {35 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 22 23 24 25 26 27 21 29 30 31 32 33 34 28 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 197 193 200 203 198 199 201 194 195 209 204 211 210 205 206 208 196 207 202 212 213} -defaultsOSRD -pinY s_axi 60L -pinY m_axis_rx 200R -pinY m_axis_rx.rx_tdata 220R -pinY m_axis_rx.rx_tvalid 240R -pinY gt_drp0 0L -pinY gt_drp1 20L -pinY gt_drp2 40L -pinY gt_drp3 80L -pinY transceiver_debug0 260R -pinY transceiver_debug1 280R -pinY transceiver_debug2 300R -pinY transceiver_debug3 320R -pinBusY loopback 160L -pinY refclk_p 100L -pinY refclk_n 220L -pinY rx_core_clk_out 380R -pinY s_axi_aclk 180L -pinY s_axi_aresetn 200L -pinY rx_reset 320L -pinBusY rxp 120L -pinBusY rxn 140L -pinY rx_aresetn 480R -pinBusY rx_start_of_frame 400R -pinBusY rx_end_of_frame 520R -pinBusY rx_start_of_multiframe 500R -pinBusY rx_end_of_multiframe 420R -pinBusY rx_frame_error 440R -pinY rx_sysref 560L -pinY rx_sync 340R -pinBusY gt_rxdata 460R -pinBusY gt_rxcharisk 360R -pinBusY gt_rxdisperr 540R -pinBusY gt_rxnotintable 560R
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 2 -x 720 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 25} -defaultsOSRD -pinY btpipein_DATA 0L -pinY wireout_READDATA 20L -pinY m_axi 0R -pinY okClkIn 140L -pinY m_axi_aclk 120R -pinY m_axi_aresetn 140R -pinY activity_mon 20R
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 720 -y 700 -defaultsOSRD -pinY CLK_IN_D 0L -pinY CLK_IN_D.IBUF_DS_P 20L -pinY CLK_IN_D.IBUF_DS_N 40L -pinBusY IBUF_OUT 0R
preplace inst ila_0 -pg 1 -lvl 5 -x 2020 -y 260 -swap {14 1 12 13 2 11 0 15 8 9 7 6 10 5 4 3} -defaultsOSRD -pinY clk 380L -pinBusY probe0 20L -pinBusY probe1 320L -pinBusY probe2 340L -pinBusY probe3 40L -pinBusY probe4 280L -pinBusY probe5 0L -pinBusY probe6 400L -pinBusY probe7 180L -pinBusY probe8 200L -pinBusY probe9 160L -pinBusY probe10 140L -pinBusY probe11 220L -pinBusY probe12 120L -pinBusY probe13 100L -pinBusY probe14 80L
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 720 -y 460 -defaultsOSRD -pinY wirein_READDATA 0L -pinY rx_reset 0R
preplace inst util_ds_buf_1 -pg 1 -lvl 5 -x 2020 -y 900 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst util_ds_buf_2 -pg 1 -lvl 5 -x 2020 -y 780 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst c_counter_binary_0 -pg 1 -lvl 4 -x 1590 -y 720 -defaultsOSRD -pinY CLK 0L -pinY CE 20L -pinY SCLR 60L -pinBusY Q 0R
preplace inst util_ds_buf_3 -pg 1 -lvl 2 -x 720 -y 840 -defaultsOSRD -pinY CLK_IN_D 0L -pinY CLK_IN_D.IBUF_DS_P 20L -pinY CLK_IN_D.IBUF_DS_N 40L -pinBusY IBUF_OUT 40R
preplace inst c_counter_binary_1 -pg 1 -lvl 3 -x 1110 -y 840 -swap {2 0 1 3} -defaultsOSRD -pinY CLK 40L -pinY CE 0L -pinY SCLR 20L -pinBusY Q 0R
preplace inst clock_control_0 -pg 1 -lvl 2 -x 720 -y 560 -defaultsOSRD -pinY clk 0L -pinBusY trigger 20L -pinY clock_enable 0R -pinY CE 20R -pinY clock_reset 40R
preplace inst jesd_4421_data_split_0 -pg 1 -lvl 4 -x 1590 -y 340 -swap {0 1 2 8 9 7 6 10 5 4 3} -defaultsOSRD -pinY rx 0L -pinY rx.rx_tdata 20L -pinY rx.rx_tvalid 40L -pinBusY A0 100R -pinBusY A1 120R -pinBusY B0 80R -pinBusY B1 60R -pinBusY C0 140R -pinBusY C1 40R -pinBusY D0 20R -pinBusY D1 0R
preplace netloc frontpanel_0_okClk 1 1 1 540 340n
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 2 1 N 340
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 2 1 N 320
preplace netloc rxp_1 1 0 3 NJ 120 NJ 120 920J
preplace netloc rxn_1 1 0 3 NJ 140 NJ 140 900J
preplace netloc FPGA_JESD_CLKP_1 1 0 3 NJ 20 NJ 20 940J
preplace netloc FPGA_JESD_CLKM_1 1 0 3 NJ 40 520J 400 920J
preplace netloc util_ds_buf_0_IBUF_OUT 1 2 1 N 700
preplace netloc FPGA_JESD_SYSREFP_1 1 0 2 NJ 720 NJ
preplace netloc FPGA_JESD_SYSREFM_1 1 0 2 NJ 740 NJ
preplace netloc jesd204_0_rx_sync 1 3 3 1300 240 1780 720 NJ
preplace netloc jesd204_0_rx_core_clk_out 1 3 2 1320 620 1760J
preplace netloc jesd204_0_rx_tvalid 1 3 2 1380 220 1820J
preplace netloc wireoutbreakout_0_rx_reset 1 2 1 N 460
preplace netloc jesd204_0_rx_tdata 1 3 2 1340 200 1840
preplace netloc jesd204_0_rx_aresetn 1 3 2 1300 600 NJ
preplace netloc util_ds_buf_1_OBUF_DS_P 1 5 1 NJ 900
preplace netloc util_ds_buf_1_OBUF_DS_N 1 5 1 NJ 920
preplace netloc util_ds_buf_2_OBUF_DS_P 1 5 1 NJ 780
preplace netloc util_ds_buf_2_OBUF_DS_N 1 5 1 NJ 800
preplace netloc jesd204_0_gt_rxcharisk 1 3 2 1320 260 1800J
preplace netloc util_ds_buf_3_IBUF_OUT 1 2 1 N 880
preplace netloc CLK_LAO_0M_1 1 0 2 NJ 880 NJ
preplace netloc CLK_LAO_0P_1 1 0 2 NJ 860 NJ
preplace netloc c_counter_binary_1_Q 1 1 3 480J 80 NJ 80 1280
preplace netloc c_counter_binary_0_Q 1 1 4 460J 60 NJ 60 NJ 60 1740
preplace netloc frontpanel_0_ti40_ep_trigger 1 1 1 480 420n
preplace netloc clock_control_0_clock_reset 1 2 2 920 780 NJ
preplace netloc clock_control_0_CE 1 2 3 940 760 1360J 660 N
preplace netloc jesd_4421_data_split_0_A0 1 4 1 N 440
preplace netloc jesd_4421_data_split_0_A1 1 4 1 N 460
preplace netloc jesd_4421_data_split_0_B0 1 4 1 N 420
preplace netloc jesd_4421_data_split_0_B1 1 4 1 N 400
preplace netloc jesd_4421_data_split_0_C0 1 4 1 N 480
preplace netloc jesd_4421_data_split_0_C1 1 4 1 N 380
preplace netloc jesd_4421_data_split_0_D0 1 4 1 N 360
preplace netloc jesd_4421_data_split_0_D1 1 4 1 N 340
preplace netloc jesd204_0_rx_start_of_frame 1 3 2 1360J 280 1760
preplace netloc frontpanel_0_btpipein80 1 1 1 440 200n
preplace netloc host_interface_1 1 0 1 NJ 220
preplace netloc okAXI4LiteInterface_0_m_axi 1 2 1 N 200
preplace netloc frontpanel_0_wireout20 1 1 1 500 220n
preplace netloc frontpanel_0_wirein00 1 1 1 NJ 460
levelinfo -pg 1 0 240 720 1110 1590 2020 2180
pagesize -pg 1 -db -bbox -sgen -210 -60 2350 980
",
   "Reduced Jogs_ScaleFactor":"0.601732",
   "Reduced Jogs_TopLeft":"655,90",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -20 -y 340 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -20 -y 290 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -20 -y 310 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -20 -y 620 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -20 -y 640 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 6 -x 2080 -y 430 -defaultsOSRD
preplace port CLK_LAO_0P -pg 1 -lvl 0 -x -20 -y 1000 -defaultsOSRD
preplace port CLK_LAO_0M -pg 1 -lvl 0 -x -20 -y 1020 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -20 -y 390 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -20 -y 410 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 6 -x 2080 -y 780 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 6 -x 2080 -y 800 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 6 -x 2080 -y 660 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 6 -x 2080 -y 680 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 2 -x 550 -y 200 -swap {0 1 2 3 4 16 6 7 8 9 10 11 12 13 14 15 5 17 18 19 20 21} -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 4 -x 1510 -y 570 -swap {21 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 198 194 193 204 195 197 201 199 200 206 196 202 203 205 209 208 207 211 210 212 213} -defaultsOSRD
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 3 -x 1020 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 25} -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 620 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 1920 -y 170 -swap {6 4 0 8 10 12 14 15 1 2 3 5 7 9 11 13} -defaultsOSRD
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 550 -y 540 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 5 -x 1920 -y 780 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 5 -x 1920 -y 660 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 4 -x 1510 -y 890 -defaultsOSRD
preplace inst util_ds_buf_3 -pg 1 -lvl 2 -x 550 -y 980 -defaultsOSRD
preplace inst c_counter_binary_1 -pg 1 -lvl 3 -x 1020 -y 880 -swap {2 0 1 3} -defaultsOSRD
preplace inst clock_control_0 -pg 1 -lvl 2 -x 550 -y 680 -defaultsOSRD
preplace inst jesd_4421_data_split_0 -pg 1 -lvl 4 -x 1510 -y 60 -defaultsOSRD
preplace netloc frontpanel_0_okClk 1 1 2 330 360 770
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 3 1 1270 370n
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 3 1 1290 350n
preplace netloc rxp_1 1 0 4 10J 450 NJ 450 780J 500 1240
preplace netloc rxn_1 1 0 4 0J 460 NJ 460 760J 490 1250
preplace netloc FPGA_JESD_CLKP_1 1 0 4 10J 350 320J 480 NJ 480 1260
preplace netloc FPGA_JESD_CLKM_1 1 0 4 0J 360 310J 470 NJ 470 1280
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 3 310J 600 NJ 600 1210
preplace netloc FPGA_JESD_SYSREFP_1 1 0 1 N 620
preplace netloc FPGA_JESD_SYSREFM_1 1 0 1 N 640
preplace netloc jesd204_0_rx_sync 1 4 2 1770 430 N
preplace netloc jesd204_0_rx_core_clk_out 1 3 2 1260 810 1750
preplace netloc jesd204_0_rx_tvalid 1 3 2 1300 190 1720
preplace netloc wireoutbreakout_0_rx_reset 1 2 2 NJ 540 1230
preplace netloc jesd204_0_rx_tdata 1 3 2 1290 210 1680
preplace netloc jesd204_0_rx_aresetn 1 4 1 1740J 180n
preplace netloc util_ds_buf_1_OBUF_DS_P 1 5 1 2060J 770n
preplace netloc util_ds_buf_1_OBUF_DS_N 1 5 1 2060J 790n
preplace netloc util_ds_buf_2_OBUF_DS_P 1 5 1 2060J 650n
preplace netloc util_ds_buf_2_OBUF_DS_N 1 5 1 2060J 670n
preplace netloc jesd204_0_gt_rxdata 1 4 1 1780J 300n
preplace netloc jesd204_0_gt_rxcharisk 1 4 1 1760J 260n
preplace netloc util_ds_buf_3_IBUF_OUT 1 2 1 770 900n
preplace netloc CLK_LAO_0M_1 1 0 2 NJ 1020 330J
preplace netloc CLK_LAO_0P_1 1 0 2 10J 980 NJ
preplace netloc c_counter_binary_1_Q 1 2 2 NJ 160 1200
preplace netloc c_counter_binary_0_Q 1 2 3 NJ 200 NJ 200 1690
preplace netloc frontpanel_0_ti40_ep_trigger 1 1 2 340 370 760
preplace netloc clock_control_0_clock_reset 1 2 2 760 800 1210J
preplace netloc clock_control_0_CE 1 2 3 780 680 1220 320 NJ
preplace netloc jesd_4421_data_split_0_A0 1 4 1 1780 -10n
preplace netloc jesd_4421_data_split_0_A1 1 4 1 1770 10n
preplace netloc jesd_4421_data_split_0_B0 1 4 1 1760 30n
preplace netloc jesd_4421_data_split_0_B1 1 4 1 1750 50n
preplace netloc jesd_4421_data_split_0_C0 1 4 1 1740 70n
preplace netloc jesd_4421_data_split_0_C1 1 4 1 1730 90n
preplace netloc jesd_4421_data_split_0_D0 1 4 1 1710 110n
preplace netloc jesd_4421_data_split_0_D1 1 4 1 1700 130n
preplace netloc frontpanel_0_btpipein80 1 2 1 790 100n
preplace netloc host_interface_1 1 0 2 NJ 340 310
preplace netloc okAXI4LiteInterface_0_m_axi 1 3 1 1300 310n
preplace netloc frontpanel_0_wireout20 1 2 1 780 120n
preplace netloc frontpanel_0_wirein00 1 1 2 350J 440 750
levelinfo -pg 1 -20 160 550 1020 1510 1920 2080
pagesize -pg 1 -db -bbox -sgen -230 -70 2250 1060
"
}
0
