library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;



entity MaxPool is			 
			 port (
						input0 			: in std_logic_vector (7 downto 0);
						input1			: in std_logic_vector (7 downto 0);
						input2 			: in std_logic_vector (7 downto 0);
						input3 			: in std_logic_vector (7 downto 0);
						
						output 			: out std_logic_vector (2 downto 0);

				   );
end MaxPool;

architecture Behavioral of MaxPool is


signal output0_signal : std_logic_vector (7 downto 0);


begin


	
end Behavioral;









 