

================================================================
== Vitis HLS Report for 'gesvj_double_5_6_1_1_Pipeline_INIT_V_VITIS_LOOP_431_2'
================================================================
* Date:           Tue Apr  4 19:45:34 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.908 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  2.280 us|  2.280 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_V_VITIS_LOOP_431_2  |       36|       36|         1|          1|          1|    36|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     104|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      91|    -|
|Register             |        -|     -|       14|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       14|     195|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln429_1_fu_111_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln429_fu_123_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln431_fu_213_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln437_fu_196_p2       |         +|   0|  0|  13|           6|           6|
    |empty_fu_181_p2           |         +|   0|  0|  13|           6|           6|
    |sub_ln437_fu_175_p2       |         -|   0|  0|  13|           6|           6|
    |icmp_ln429_fu_105_p2      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln431_fu_129_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln434_fu_207_p2      |      icmp|   0|  0|   8|           3|           3|
    |select_ln429_1_fu_143_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln429_fu_135_p3    |    select|   0|  0|   3|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 104|          44|          37|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4_load              |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_j_4_load              |   9|          2|    3|          6|
    |i_4_fu_56                              |   9|          2|    3|          6|
    |indvar_flatten9_fu_60                  |   9|          2|    6|         12|
    |j_4_fu_52                              |   9|          2|    3|          6|
    |matV_address0                          |  14|          3|    6|         18|
    |matV_d0                                |  14|          3|   64|        192|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  91|         20|   95|        260|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  1|   0|    1|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |i_4_fu_56              |  3|   0|    3|          0|
    |indvar_flatten9_fu_60  |  6|   0|    6|          0|
    |j_4_fu_52              |  3|   0|    3|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 14|   0|   14|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_INIT_V_VITIS_LOOP_431_2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_INIT_V_VITIS_LOOP_431_2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_INIT_V_VITIS_LOOP_431_2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_INIT_V_VITIS_LOOP_431_2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_INIT_V_VITIS_LOOP_431_2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_INIT_V_VITIS_LOOP_431_2|  return value|
|matV_address0  |  out|    6|   ap_memory|                                                        matV|         array|
|matV_ce0       |  out|    1|   ap_memory|                                                        matV|         array|
|matV_we0       |  out|    1|   ap_memory|                                                        matV|         array|
|matV_d0        |  out|   64|   ap_memory|                                                        matV|         array|
+---------------+-----+-----+------------+------------------------------------------------------------+--------------+

