Implementation;Generate Bitstream;RootName:TOP_LVR_GEN3_CNTL
HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:TOP_LVR_GEN3_CNTL
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to SUM_IN_A(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||TOP_LVR_GEN3_CNTL.srr(28);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/28||IIR_FILT.vhd(85);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\hdl\IIR_FILT.vhd'/linenumber/85
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to SUM_IN_A(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||TOP_LVR_GEN3_CNTL.srr(29);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/29||IIR_FILT.vhd(85);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\hdl\IIR_FILT.vhd'/linenumber/85
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to SUM_IN_A(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||TOP_LVR_GEN3_CNTL.srr(30);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/30||IIR_FILT.vhd(85);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\hdl\IIR_FILT.vhd'/linenumber/85
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to SUM_IN_A(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||TOP_LVR_GEN3_CNTL.srr(31);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/31||IIR_FILT.vhd(85);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\hdl\IIR_FILT.vhd'/linenumber/85
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PREV_M_CH_EN_3(1 downto 0). Make sure that there are no unused intermediate registers.||TOP_LVR_GEN3_CNTL.srr(37);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/37||MAIN_SEQUENCER_NEW.vhd(131);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\hdl\MAIN_SEQUENCER_NEW.vhd'/linenumber/131
Implementation;Synthesis|| CL169 ||@W:Pruning unused register VAL_STDBY_OFFB_2. Make sure that there are no unused intermediate registers.||TOP_LVR_GEN3_CNTL.srr(39);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/39||TOP_LVR_GEN3_Cntl.vhd(358);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd'/linenumber/358
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DC50_TEST_STRB_2. Make sure that there are no unused intermediate registers.||TOP_LVR_GEN3_CNTL.srr(40);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/40||TOP_LVR_GEN3_Cntl.vhd(358);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd'/linenumber/358
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of CH_IAUX_EN(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP_LVR_GEN3_CNTL.srr(54);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/54||MAIN_SEQUENCER_NEW.vhd(131);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\hdl\MAIN_SEQUENCER_NEW.vhd'/linenumber/131
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of CH_MREG_EN(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP_LVR_GEN3_CNTL.srr(55);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/55||MAIN_SEQUENCER_NEW.vhd(131);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\hdl\MAIN_SEQUENCER_NEW.vhd'/linenumber/131
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 5 of REGISTER_CH_CMD_CH(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP_LVR_GEN3_CNTL.srr(63);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/63||TOP_LVR_GEN3_Cntl.vhd(358);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd'/linenumber/358
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 1 of REGISTER_CH_CMD_CH(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP_LVR_GEN3_CNTL.srr(64);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/64||TOP_LVR_GEN3_Cntl.vhd(358);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\hdl\TOP_LVR_GEN3_Cntl.vhd'/linenumber/358
Implementation;Synthesis|| MO160 ||@W:Register bit RET_STATE[0] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP_LVR_GEN3_CNTL.srr(294);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/294||main_sequencer_new.vhd(131);liberoaction://cross_probe/hdl/file/'z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd'/linenumber/131
Implementation;Synthesis|| MO160 ||@W:Register bit RET_STATE[1] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP_LVR_GEN3_CNTL.srr(295);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/295||main_sequencer_new.vhd(131);liberoaction://cross_probe/hdl/file/'z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd'/linenumber/131
Implementation;Synthesis|| MO160 ||@W:Register bit RET_STATE[2] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP_LVR_GEN3_CNTL.srr(296);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/296||main_sequencer_new.vhd(131);liberoaction://cross_probe/hdl/file/'z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd'/linenumber/131
Implementation;Synthesis|| MO160 ||@W:Register bit RET_STATE[3] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP_LVR_GEN3_CNTL.srr(297);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/297||main_sequencer_new.vhd(131);liberoaction://cross_probe/hdl/file/'z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd'/linenumber/131
Implementation;Synthesis|| MO160 ||@W:Register bit RET_STATE[7] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP_LVR_GEN3_CNTL.srr(298);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/298||main_sequencer_new.vhd(131);liberoaction://cross_probe/hdl/file/'z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd'/linenumber/131
Implementation;Synthesis|| MO160 ||@W:Register bit RET_STATE[8] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP_LVR_GEN3_CNTL.srr(299);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/299||main_sequencer_new.vhd(131);liberoaction://cross_probe/hdl/file/'z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd'/linenumber/131
Implementation;Synthesis|| MO197 ||@W:Removing FSM register SEQUENCER_STATE[0] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) because its output is a constant.||TOP_LVR_GEN3_CNTL.srr(300);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/300||main_sequencer_new.vhd(131);liberoaction://cross_probe/hdl/file/'z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd'/linenumber/131
Implementation;Synthesis|| MO197 ||@W:Removing FSM register SEQUENCER_STATE[1] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) because its output is a constant.||TOP_LVR_GEN3_CNTL.srr(301);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/301||main_sequencer_new.vhd(131);liberoaction://cross_probe/hdl/file/'z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd'/linenumber/131
Implementation;Synthesis|| MO197 ||@W:Removing FSM register SEQUENCER_STATE[2] (in view view:work.MAIN_SEQUENCER_NEW(rtl)) because its output is a constant.||TOP_LVR_GEN3_CNTL.srr(302);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/302||main_sequencer_new.vhd(131);liberoaction://cross_probe/hdl/file/'z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd'/linenumber/131
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONTROL34.CH_ACTIVE_STAT because it is equivalent to instance CONTROL12.CH_ACTIVE_STAT. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP_LVR_GEN3_CNTL.srr(318);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/318||main_sequencer_new.vhd(131);liberoaction://cross_probe/hdl/file/'z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd'/linenumber/131
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CONTROL78.CH_ACTIVE_STAT because it is equivalent to instance CONTROL56.CH_ACTIVE_STAT. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP_LVR_GEN3_CNTL.srr(319);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/319||main_sequencer_new.vhd(131);liberoaction://cross_probe/hdl/file/'z:\windows\lvr_firmware\hdl\main_sequencer_new.vhd'/linenumber/131
Implementation;Synthesis||null||@W:Clock TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock_1 is overridden on source cell instance pin BUF5M_J11_15_TCONN_inferred_clock.Y by clock TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock||TOP_LVR_GEN3_CNTL.srr(453);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/453||null;null
Implementation;Synthesis||null||@W:Clock TOP_LVR_GEN3_CNTL|BUF5M_J11_15_TCONN_inferred_clock_1 is overridden on all sources and thus undefined||TOP_LVR_GEN3_CNTL.srr(454);liberoaction://cross_probe/hdl/file/'Z:\windows\LVR_firmware\synthesis\TOP_LVR_GEN3_CNTL.srr'/linenumber/454||null;null
Implementation;Compile;RootName:TOP_LVR_GEN3_CNTL
Implementation;Compile||(null)||Please refer to the log file for details about 26 Error(s) , 17 Warning(s) , 2 Info(s)||TOP_LVR_GEN3_CNTL_compile_log.rpt;liberoaction://open_report/file/TOP_LVR_GEN3_CNTL_compile_log.rpt||(null);(null)
