{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745237042962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745237042962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 15:04:02 2025 " "Processing started: Mon Apr 21 15:04:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745237042962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237042962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237042962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745237043255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745237043255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg/fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file pkg/fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "pkg/fixed_pkg_c.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048525 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "pkg/fixed_pkg_c.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237048525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg/fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file pkg/fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "pkg/fixed_float_types_c.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237048526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg/functions.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file pkg/functions.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 functions " "Found design unit 1: functions" {  } { { "pkg/functions.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/functions.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 functions-body " "Found design unit 2: functions-body" {  } { { "pkg/functions.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/functions.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237048527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg/data_types.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file pkg/data_types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_types " "Found design unit 1: data_types" {  } { { "pkg/data_types.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/data_types.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048529 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_types-body " "Found design unit 2: data_types-body" {  } { { "pkg/data_types.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/data_types.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237048529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deriv_calc_rc2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file deriv_calc_rc2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deriv_calc_RC2-RTL " "Found design unit 1: deriv_calc_RC2-RTL" {  } { { "deriv_calc_RC2.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048531 ""} { "Info" "ISGN_ENTITY_NAME" "1 deriv_calc_RC2 " "Found entity 1: deriv_calc_RC2" {  } { { "deriv_calc_RC2.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237048531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc2_oscillator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rc2_oscillator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RC2_oscillator-RTL " "Found design unit 1: RC2_oscillator-RTL" {  } { { "RC2_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048533 ""} { "Info" "ISGN_ENTITY_NAME" "1 RC2_oscillator " "Found entity 1: RC2_oscillator" {  } { { "RC2_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237048533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heaviside_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file heaviside_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Heaviside_memory-rtl " "Found design unit 1: Heaviside_memory-rtl" {  } { { "Heaviside_memory.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/Heaviside_memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048536 ""} { "Info" "ISGN_ENTITY_NAME" "1 Heaviside_memory " "Found entity 1: Heaviside_memory" {  } { { "Heaviside_memory.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/Heaviside_memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237048536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237048536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RC2_oscillator " "Elaborating entity \"RC2_oscillator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745237048615 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "pkg/fixed_pkg_c.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1745237048616 "|RC2_oscillator"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "pkg/fixed_pkg_c.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1745237048616 "|RC2_oscillator"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "pkg/fixed_pkg_c.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1745237048616 "|RC2_oscillator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deriv_calc_RC2 deriv_calc_RC2:DERIV_CALC " "Elaborating entity \"deriv_calc_RC2\" for hierarchy \"deriv_calc_RC2:DERIV_CALC\"" {  } { { "RC2_oscillator.vhdl" "DERIV_CALC" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745237048638 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "we deriv_calc_RC2.vhdl(45) " "VHDL Signal Declaration warning at deriv_calc_RC2.vhdl(45): used explicit default value for signal \"we\" because signal was never assigned a value" {  } { { "deriv_calc_RC2.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745237048639 "|RC2_oscillator|deriv_calc_RC2:DERIV_CALC"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "d_in deriv_calc_RC2.vhdl(47) " "VHDL Signal Declaration warning at deriv_calc_RC2.vhdl(47): used explicit default value for signal \"d_in\" because signal was never assigned a value" {  } { { "deriv_calc_RC2.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745237048639 "|RC2_oscillator|deriv_calc_RC2:DERIV_CALC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Heaviside_memory deriv_calc_RC2:DERIV_CALC\|Heaviside_memory:HEAVISIDE_MEMORY " "Elaborating entity \"Heaviside_memory\" for hierarchy \"deriv_calc_RC2:DERIV_CALC\|Heaviside_memory:HEAVISIDE_MEMORY\"" {  } { { "deriv_calc_RC2.vhdl" "HEAVISIDE_MEMORY" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745237048676 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "deriv_calc_RC2:DERIV_CALC\|Heaviside_memory:HEAVISIDE_MEMORY\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"deriv_calc_RC2:DERIV_CALC\|Heaviside_memory:HEAVISIDE_MEMORY\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745237049007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745237049007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745237049007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745237049007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745237049007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745237049007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745237049007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745237049007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745237049007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/main.ram0_Heaviside_memory_66243ee0.hdl.mif " "Parameter INIT_FILE set to db/main.ram0_Heaviside_memory_66243ee0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745237049007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745237049007 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745237049007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "deriv_calc_RC2:DERIV_CALC\|Heaviside_memory:HEAVISIDE_MEMORY\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"deriv_calc_RC2:DERIV_CALC\|Heaviside_memory:HEAVISIDE_MEMORY\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745237049049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "deriv_calc_RC2:DERIV_CALC\|Heaviside_memory:HEAVISIDE_MEMORY\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"deriv_calc_RC2:DERIV_CALC\|Heaviside_memory:HEAVISIDE_MEMORY\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745237049049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745237049049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745237049049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745237049049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745237049049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745237049049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745237049049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745237049049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745237049049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/main.ram0_Heaviside_memory_66243ee0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/main.ram0_Heaviside_memory_66243ee0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745237049049 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745237049049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrd1 " "Found entity 1: altsyncram_hrd1" {  } { { "db/altsyncram_hrd1.tdf" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/db/altsyncram_hrd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745237049084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237049084 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745237049287 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "var_main_reg\[2\]\[11\] Low " "Register var_main_reg\[2\]\[11\] will power up to Low" {  } { { "RC2_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1745237049386 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "var_main_reg\[1\]\[11\] Low " "Register var_main_reg\[1\]\[11\] will power up to Low" {  } { { "RC2_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1745237049386 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "var_main_reg\[0\]\[11\] Low " "Register var_main_reg\[0\]\[11\] will power up to Low" {  } { { "RC2_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1745237049386 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1745237049386 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745237049463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745237049609 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745237049609 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "756 " "Implemented 756 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745237049707 ""} { "Info" "ICUT_CUT_TM_OPINS" "188 " "Implemented 188 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745237049707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "539 " "Implemented 539 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745237049707 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745237049707 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1745237049707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745237049707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4955 " "Peak virtual memory: 4955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745237049724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 15:04:09 2025 " "Processing ended: Mon Apr 21 15:04:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745237049724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745237049724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745237049724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745237049724 ""}
