// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "10/17/2024 01:08:13"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module single_cycle (
	i_clk,
	i_rst_n,
	o_pc_debug,
	o_insn_vld,
	o_io_ledr,
	o_io_ledg,
	o_io_hex0,
	o_io_hex1,
	o_io_hex2,
	o_io_hex3,
	o_io_hex4,
	o_io_hex5,
	o_io_hex6,
	o_io_hex7,
	o_io_lcd,
	checker1,
	i_io_sw,
	i_io_btn);
input 	i_clk;
input 	i_rst_n;
output 	[31:0] o_pc_debug;
output 	o_insn_vld;
output 	[31:0] o_io_ledr;
output 	[31:0] o_io_ledg;
output 	[6:0] o_io_hex0;
output 	[6:0] o_io_hex1;
output 	[6:0] o_io_hex2;
output 	[6:0] o_io_hex3;
output 	[6:0] o_io_hex4;
output 	[6:0] o_io_hex5;
output 	[6:0] o_io_hex6;
output 	[6:0] o_io_hex7;
output 	[31:0] o_io_lcd;
output 	[31:0] checker1;
input 	[31:0] i_io_sw;
input 	[3:0] i_io_btn;

// Design Ports Information
// o_pc_debug[0]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[1]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[2]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[3]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[4]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[5]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[6]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[7]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[8]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[9]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[10]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[11]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[12]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[13]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[14]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[15]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[16]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[17]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[18]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[19]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[20]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[21]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[22]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[23]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[24]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[25]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[26]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[27]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[28]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[29]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[30]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_pc_debug[31]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_insn_vld	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[0]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[1]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[2]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[3]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[4]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[5]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[6]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[7]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[8]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[9]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[10]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[11]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[12]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[13]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[14]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[15]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[16]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[17]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[18]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[19]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[20]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[21]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[22]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[23]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[24]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[26]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[27]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[28]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[29]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[30]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledr[31]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[0]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[1]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[2]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[3]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[4]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[5]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[6]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[7]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[8]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[9]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[10]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[11]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[12]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[13]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[14]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[15]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[16]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[17]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[18]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[19]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[20]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[21]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[22]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[23]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[24]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[25]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[26]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[27]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[28]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[29]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[30]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_ledg[31]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex0[0]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex0[1]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex0[2]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex0[3]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex0[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex0[5]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex0[6]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex1[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex1[1]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex1[2]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex1[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex1[4]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex1[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex1[6]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex2[0]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex2[1]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex2[2]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex2[3]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex2[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex2[5]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex2[6]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex3[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex3[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex3[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex3[3]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex3[4]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex3[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex3[6]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex4[0]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex4[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex4[2]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex4[3]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex4[4]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex4[5]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex4[6]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex5[0]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex5[1]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex5[2]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex5[3]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex5[4]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex5[5]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex5[6]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex6[0]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex6[1]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex6[2]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex6[3]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex6[4]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex6[5]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex6[6]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex7[0]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex7[1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex7[2]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex7[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex7[4]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex7[5]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_hex7[6]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[0]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[3]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[4]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[8]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[9]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[10]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[11]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[12]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[13]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[14]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[15]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[16]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[17]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[18]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[20]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[21]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[22]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[23]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[24]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[25]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[26]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[27]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[28]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[29]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[30]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_io_lcd[31]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[1]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[2]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[3]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[4]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[5]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[7]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[8]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[9]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[10]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[11]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[12]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[13]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[14]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[15]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[16]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[17]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[18]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[19]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[20]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[21]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[22]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[23]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[24]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[25]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[26]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[27]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[28]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[29]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[30]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checker1[31]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_btn[0]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[0]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rst_n	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_btn[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_btn[2]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[2]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_btn[3]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[4]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[5]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[6]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[7]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[8]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[9]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[10]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[11]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[12]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[13]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[14]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[15]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[16]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[17]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[18]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[19]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[20]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[21]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[22]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[23]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[24]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[25]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[26]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[27]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[28]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[29]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[30]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_io_sw[31]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \i_io_btn[0]~input_o ;
wire \i_io_sw[0]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \i_clk~input_o ;
wire \i_clk~inputCLKENA0_outclk ;
wire \adder|Add0~1_sumout ;
wire \i_rst_n~input_o ;
wire \comb_3|o_pc_debug[2]~feeder_combout ;
wire \adder|Add0~2 ;
wire \adder|Add0~5_sumout ;
wire \adder|Add0~6 ;
wire \adder|Add0~9_sumout ;
wire \adder|Add0~10 ;
wire \adder|Add0~13_sumout ;
wire \adder|Add0~14 ;
wire \adder|Add0~17_sumout ;
wire \adder|Add0~18 ;
wire \adder|Add0~21_sumout ;
wire \adder|Add0~22 ;
wire \adder|Add0~25_sumout ;
wire \adder|Add0~26 ;
wire \adder|Add0~29_sumout ;
wire \adder|Add0~30 ;
wire \adder|Add0~33_sumout ;
wire \Pc|PC_o[10]~DUPLICATE_q ;
wire \adder|Add0~34 ;
wire \adder|Add0~37_sumout ;
wire \adder|Add0~38 ;
wire \adder|Add0~41_sumout ;
wire \adder|Add0~42 ;
wire \adder|Add0~45_sumout ;
wire \adder|Add0~46 ;
wire \adder|Add0~49_sumout ;
wire \adder|Add0~50 ;
wire \adder|Add0~53_sumout ;
wire \Pc|PC_o[15]~DUPLICATE_q ;
wire \adder|Add0~54 ;
wire \adder|Add0~57_sumout ;
wire \adder|Add0~58 ;
wire \adder|Add0~61_sumout ;
wire \adder|Add0~62 ;
wire \adder|Add0~65_sumout ;
wire \adder|Add0~66 ;
wire \adder|Add0~69_sumout ;
wire \Pc|PC_o[19]~feeder_combout ;
wire \adder|Add0~70 ;
wire \adder|Add0~73_sumout ;
wire \comb_3|o_pc_debug[20]~feeder_combout ;
wire \adder|Add0~74 ;
wire \adder|Add0~77_sumout ;
wire \adder|Add0~78 ;
wire \adder|Add0~81_sumout ;
wire \adder|Add0~82 ;
wire \adder|Add0~85_sumout ;
wire \adder|Add0~86 ;
wire \adder|Add0~89_sumout ;
wire \adder|Add0~90 ;
wire \adder|Add0~93_sumout ;
wire \adder|Add0~94 ;
wire \adder|Add0~97_sumout ;
wire \adder|Add0~98 ;
wire \adder|Add0~101_sumout ;
wire \adder|Add0~102 ;
wire \adder|Add0~105_sumout ;
wire \adder|Add0~106 ;
wire \adder|Add0~109_sumout ;
wire \adder|Add0~110 ;
wire \adder|Add0~113_sumout ;
wire \adder|Add0~114 ;
wire \adder|Add0~117_sumout ;
wire \i$|instructions_value~2_combout ;
wire \i$|instructions_value~0_combout ;
wire \i$|instructions_value~1_combout ;
wire \i$|instructions_value~3_combout ;
wire \ins_vld|o_insn_vld~q ;
wire \i_io_sw[4]~input_o ;
wire \i$|instructions_value~4_combout ;
wire \i$|instructions_value~5_combout ;
wire \mux213|y[2]~1_combout ;
wire \alu|Mux20~0_combout ;
wire \i$|instructions_value~6_combout ;
wire \regf|Decoder0~0_combout ;
wire \regf|regfile[1][4]~q ;
wire \i_io_btn[2]~input_o ;
wire \regf|Decoder0~1_combout ;
wire \regf|regfile[2][2]~q ;
wire \i_io_sw[1]~input_o ;
wire \regf|regfile[1][1]~q ;
wire \i$|instructions_value~7_combout ;
wire \alu|Add2~126_cout ;
wire \alu|Add2~1_sumout ;
wire \i$|instructions_value~8_combout ;
wire \regf|regfile[1][3]~q ;
wire \alu|Add2~98 ;
wire \alu|Add2~117_sumout ;
wire \alu|shifted_data~23_combout ;
wire \alu|shifted_data~22_combout ;
wire \alu|shifted_data~24_combout ;
wire \mux31|Mux28~0_combout ;
wire \i_io_sw[3]~input_o ;
wire \i_io_btn[3]~input_o ;
wire \alu|Mux10~0_combout ;
wire \mux213|y[3]~4_combout ;
wire \alu|shifted_data~51_combout ;
wire \alu|shifted_data~66_combout ;
wire \regf|regfile[2][8]~q ;
wire \alu|shifted_data~13_combout ;
wire \alu|shifted_data~2_combout ;
wire \alu|shifted_data~14_combout ;
wire \alu|shifted_data~15_combout ;
wire \regf|regfile[2][7]~q ;
wire \i_io_sw[6]~input_o ;
wire \alu|shifted_data~5_combout ;
wire \regf|regfile[1][6]~q ;
wire \alu|shifted_data~6_combout ;
wire \alu|shifted_data~7_combout ;
wire \regf|regfile[2][5]~q ;
wire \alu|Add2~118 ;
wire \alu|Add2~6 ;
wire \alu|Add2~114 ;
wire \alu|Add2~121_sumout ;
wire \mux31|Mux25~0_combout ;
wire \mux31|Mux25~1_combout ;
wire \regf|regfile[2][6]~q ;
wire \alu|Add2~122 ;
wire \alu|Add2~105_sumout ;
wire \mux31|Mux24~0_combout ;
wire \i_io_sw[7]~input_o ;
wire \mux31|Mux24~1_combout ;
wire \regf|regfile[1][7]~q ;
wire \alu|Add2~106 ;
wire \alu|Add2~109_sumout ;
wire \mux31|Mux23~0_combout ;
wire \i_io_sw[8]~input_o ;
wire \mux31|Mux23~1_combout ;
wire \regf|regfile[1][8]~q ;
wire \alu|shifted_data~32_combout ;
wire \alu|shifted_data~31_combout ;
wire \alu|shifted_data~67_combout ;
wire \alu|Mux7~0_combout ;
wire \alu|Mux7~1_combout ;
wire \i_io_sw[10]~input_o ;
wire \alu|shifted_data~35_combout ;
wire \alu|shifted_data~36_combout ;
wire \alu|shifted_data~37_combout ;
wire \mux213|y[2]~3_combout ;
wire \alu|shifted_data~38_combout ;
wire \regf|regfile[2][10]~q ;
wire \regf|regfile[2][9]~q ;
wire \alu|Add2~110 ;
wire \alu|Add2~102 ;
wire \alu|Add2~89_sumout ;
wire \mux31|Mux21~0_combout ;
wire \mux31|Mux21~1_combout ;
wire \regf|regfile[1][10]~q ;
wire \alu|shifted_data~10_combout ;
wire \alu|shifted_data~63_combout ;
wire \alu|shifted_data~55_combout ;
wire \alu|shifted_data~49_combout ;
wire \alu|shifted_data~48_combout ;
wire \alu|shifted_data~64_combout ;
wire \regf|regfile[2][12]~q ;
wire \alu|shifted_data~26_combout ;
wire \alu|shifted_data~27_combout ;
wire \alu|shifted_data~46_combout ;
wire \regf|regfile[2][11]~q ;
wire \alu|Add2~90 ;
wire \alu|Add2~93_sumout ;
wire \mux31|Mux20~0_combout ;
wire \i_io_sw[11]~input_o ;
wire \mux31|Mux20~1_combout ;
wire \regf|regfile[1][11]~feeder_combout ;
wire \regf|regfile[1][11]~q ;
wire \alu|Add2~94 ;
wire \alu|Add2~81_sumout ;
wire \mux31|Mux19~0_combout ;
wire \i_io_sw[12]~input_o ;
wire \mux31|Mux19~1_combout ;
wire \regf|regfile[1][12]~q ;
wire \alu|shifted_data~21_combout ;
wire \regf|regfile[2][14]~q ;
wire \regf|regfile[2][13]~feeder_combout ;
wire \regf|regfile[2][13]~q ;
wire \alu|Add2~82 ;
wire \alu|Add2~86 ;
wire \alu|Add2~73_sumout ;
wire \mux31|Mux17~0_combout ;
wire \i_io_sw[14]~input_o ;
wire \mux31|Mux17~1_combout ;
wire \regf|regfile[1][14]~q ;
wire \alu|shifted_data~11_combout ;
wire \alu|shifted_data~12_combout ;
wire \mux213|y[1]~2_combout ;
wire \alu|shifted_data~29_combout ;
wire \alu|shifted_data~30_combout ;
wire \alu|shifted_data~0_combout ;
wire \alu|shifted_data~33_combout ;
wire \regf|regfile[2][16]~q ;
wire \regf|regfile[2][15]~q ;
wire \alu|Add2~74 ;
wire \alu|Add2~77_sumout ;
wire \mux31|Mux16~0_combout ;
wire \i_io_sw[15]~input_o ;
wire \mux31|Mux16~1_combout ;
wire \regf|regfile[1][15]~q ;
wire \alu|Add2~78 ;
wire \alu|Add2~25_sumout ;
wire \alu|Mux15~0_combout ;
wire \mux31|Mux15~0_combout ;
wire \i_io_sw[16]~input_o ;
wire \mux31|Mux15~1_combout ;
wire \regf|regfile[1][16]~q ;
wire \alu|shifted_data~8_combout ;
wire \alu|shifted_data~34_combout ;
wire \alu|shifted_data~40_combout ;
wire \alu|shifted_data~39_combout ;
wire \regf|regfile[2][18]~feeder_combout ;
wire \regf|regfile[2][18]~q ;
wire \alu|shifted_data~41_combout ;
wire \alu|shifted_data~42_combout ;
wire \alu|shifted_data~44_combout ;
wire \alu|shifted_data~43_combout ;
wire \alu|shifted_data~45_combout ;
wire \regf|regfile[2][17]~q ;
wire \alu|Add2~26 ;
wire \alu|Add2~37_sumout ;
wire \alu|Mux14~0_combout ;
wire \mux31|Mux14~0_combout ;
wire \i_io_sw[17]~input_o ;
wire \mux31|Mux14~1_combout ;
wire \regf|regfile[1][17]~q ;
wire \alu|Add2~38 ;
wire \alu|Add2~33_sumout ;
wire \alu|Mux13~0_combout ;
wire \mux31|Mux13~0_combout ;
wire \i_io_sw[18]~input_o ;
wire \mux31|Mux13~1_combout ;
wire \regf|regfile[1][18]~feeder_combout ;
wire \regf|regfile[1][18]~q ;
wire \alu|shifted_data~47_combout ;
wire \alu|shifted_data~50_combout ;
wire \regf|regfile[2][20]~q ;
wire \alu|shifted_data~16_combout ;
wire \alu|shifted_data~25_combout ;
wire \alu|shifted_data~28_combout ;
wire \regf|regfile[2][19]~q ;
wire \alu|Add2~34 ;
wire \alu|Add2~21_sumout ;
wire \alu|Mux12~0_combout ;
wire \mux31|Mux12~0_combout ;
wire \i_io_sw[19]~input_o ;
wire \mux31|Mux12~1_combout ;
wire \regf|regfile[1][19]~q ;
wire \alu|Add2~22 ;
wire \alu|Add2~45_sumout ;
wire \alu|Mux11~0_combout ;
wire \mux31|Mux11~0_combout ;
wire \i_io_sw[20]~input_o ;
wire \mux31|Mux11~1_combout ;
wire \regf|regfile[1][20]~q ;
wire \alu|Mux5~0_combout ;
wire \alu|shifted_data~9_combout ;
wire \regf|regfile[2][22]~q ;
wire \alu|shifted_data~54_combout ;
wire \alu|shifted_data~53_combout ;
wire \alu|shifted_data~61_combout ;
wire \alu|shifted_data~59_combout ;
wire \alu|shifted_data~60_combout ;
wire \alu|shifted_data~57_combout ;
wire \regf|regfile[2][21]~q ;
wire \alu|Add2~46 ;
wire \alu|Add2~53_sumout ;
wire \alu|Mux10~1_combout ;
wire \mux31|Mux10~0_combout ;
wire \i_io_sw[21]~input_o ;
wire \mux31|Mux10~1_combout ;
wire \regf|regfile[1][21]~q ;
wire \alu|Add2~54 ;
wire \alu|Add2~9_sumout ;
wire \alu|Mux9~0_combout ;
wire \mux31|Mux9~0_combout ;
wire \i_io_sw[22]~input_o ;
wire \mux31|Mux9~1_combout ;
wire \regf|regfile[1][22]~q ;
wire \alu|shifted_data~65_combout ;
wire \alu|Mux7~2_combout ;
wire \alu|Mux7~3_combout ;
wire \regf|regfile[2][24]~q ;
wire \mux31|Mux8~0_combout ;
wire \i_io_sw[23]~input_o ;
wire \mux31|Mux8~1_combout ;
wire \regf|regfile[1][23]~q ;
wire \regf|regfile[2][23]~q ;
wire \alu|Add2~10 ;
wire \alu|Add2~14 ;
wire \alu|Add2~65_sumout ;
wire \mux31|Mux7~0_combout ;
wire \i_io_sw[24]~input_o ;
wire \mux31|Mux7~1_combout ;
wire \regf|regfile[1][24]~q ;
wire \alu|Mux5~1_combout ;
wire \alu|Mux5~2_combout ;
wire \regf|regfile[2][26]~q ;
wire \alu|shifted_data~58_combout ;
wire \alu|shifted_data~68_combout ;
wire \alu|Mux6~0_combout ;
wire \alu|Mux6~1_combout ;
wire \regf|regfile[2][25]~q ;
wire \alu|Add2~66 ;
wire \alu|Add2~69_sumout ;
wire \mux31|Mux6~0_combout ;
wire \i_io_sw[25]~input_o ;
wire \mux31|Mux6~1_combout ;
wire \regf|regfile[1][25]~q ;
wire \alu|Add2~70 ;
wire \alu|Add2~29_sumout ;
wire \alu|Mux5~3_combout ;
wire \mux31|Mux5~0_combout ;
wire \i_io_sw[26]~input_o ;
wire \mux31|Mux5~1_combout ;
wire \regf|regfile[1][26]~q ;
wire \alu|Mux3~0_combout ;
wire \alu|Mux3~4_combout ;
wire \alu|Mux3~1_combout ;
wire \mux31|Mux3~0_combout ;
wire \i_io_sw[28]~input_o ;
wire \mux31|Mux3~1_combout ;
wire \regf|regfile[1][28]~q ;
wire \regf|regfile[2][28]~q ;
wire \alu|Mux4~3_combout ;
wire \alu|Mux4~0_combout ;
wire \alu|Mux4~1_combout ;
wire \alu|Mux4~2_combout ;
wire \regf|regfile[2][27]~q ;
wire \alu|Add2~30 ;
wire \alu|Add2~41_sumout ;
wire \mux31|Mux4~0_combout ;
wire \i_io_sw[27]~input_o ;
wire \mux31|Mux4~1_combout ;
wire \regf|regfile[1][27]~q ;
wire \alu|Add2~42 ;
wire \alu|Add2~61_sumout ;
wire \alu|Mux3~3_combout ;
wire \mux31|Mux0~12_combout ;
wire \mux31|Mux0~7_combout ;
wire \mux31|Mux0~9_combout ;
wire \alu|Mux26~0_combout ;
wire \mux31|Mux0~10_combout ;
wire \alu|Add2~113_sumout ;
wire \mux31|Mux0~11_combout ;
wire \alu|Add2~85_sumout ;
wire \mux31|Mux0~6_combout ;
wire \alu|Add2~101_sumout ;
wire \mux31|Mux0~8_combout ;
wire \mux31|Mux0~13_combout ;
wire \mux31|Mux0~4_combout ;
wire \mux31|Mux0~5_combout ;
wire \mux31|Mux0~15_combout ;
wire \mux31|Mux26~0_combout ;
wire \i_io_sw[5]~input_o ;
wire \mux31|Mux26~1_combout ;
wire \regf|regfile[1][5]~q ;
wire \alu|shifted_data~52_combout ;
wire \alu|shifted_data~56_combout ;
wire \mux31|Mux18~0_combout ;
wire \i_io_sw[13]~input_o ;
wire \mux31|Mux18~1_combout ;
wire \regf|regfile[1][13]~q ;
wire \alu|shifted_data~19_combout ;
wire \alu|shifted_data~62_combout ;
wire \alu|shifted_data~17_combout ;
wire \alu|Mux2~0_combout ;
wire \alu|Mux2~1_combout ;
wire \regf|regfile[2][29]~q ;
wire \alu|Add2~62 ;
wire \alu|Add2~49_sumout ;
wire \mux31|Mux2~0_combout ;
wire \i_io_sw[29]~input_o ;
wire \mux31|Mux2~1_combout ;
wire \regf|regfile[1][29]~q ;
wire \i_io_sw[31]~input_o ;
wire \mux31|Mux0~16_combout ;
wire \regf|regfile[1][31]~q ;
wire \alu|Mux0~0_combout ;
wire \regf|regfile[2][31]~q ;
wire \alu|Mux1~0_combout ;
wire \regf|regfile[2][30]~q ;
wire \alu|Add2~50 ;
wire \alu|Add2~17_sumout ;
wire \alu|Mux1~1_combout ;
wire \mux31|Mux1~0_combout ;
wire \i_io_sw[30]~input_o ;
wire \mux31|Mux1~1_combout ;
wire \regf|regfile[1][30]~q ;
wire \alu|Add2~18 ;
wire \alu|Add2~57_sumout ;
wire \alu|Mux0~1_combout ;
wire \mux31|Mux22~0_combout ;
wire \i_io_sw[9]~input_o ;
wire \mux31|Mux22~1_combout ;
wire \regf|regfile[1][9]~q ;
wire \alu|shifted_data~18_combout ;
wire \alu|shifted_data~20_combout ;
wire \alu|Add2~13_sumout ;
wire \alu|Mux8~0_combout ;
wire \mux31|Mux0~2_combout ;
wire \mux31|Mux0~0_combout ;
wire \mux31|Mux0~1_combout ;
wire \mux31|Mux0~3_combout ;
wire \alu|Mux3~2_combout ;
wire \mux31|Mux0~14_combout ;
wire \mux31|Mux28~1_combout ;
wire \regf|regfile[2][3]~q ;
wire \mux213|y[3]~0_combout ;
wire \alu|shifted_data~1_combout ;
wire \alu|Mux30~0_combout ;
wire \mux31|Mux30~0_combout ;
wire \i_io_btn[1]~input_o ;
wire \mux31|Mux30~1_combout ;
wire \regf|regfile[2][1]~q ;
wire \alu|Add2~2 ;
wire \alu|Add2~97_sumout ;
wire \mux31|Mux29~0_combout ;
wire \i_io_sw[2]~input_o ;
wire \mux31|Mux29~1_combout ;
wire \regf|regfile[1][2]~q ;
wire \alu|shifted_data~3_combout ;
wire \alu|shifted_data~4_combout ;
wire \alu|Add2~5_sumout ;
wire \alu|Mux27~0_combout ;
wire \mux31|Mux27~0_combout ;
wire \regf|regfile[2][4]~q ;
wire \alu|Mux31~0_combout ;
wire \regf|regfile[1][0]~q ;
wire [31:0] \comb_3|o_pc_debug ;
wire [31:0] \Pc|PC_o ;


// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \o_pc_debug[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[0]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[0]~output .bus_hold = "false";
defparam \o_pc_debug[0]~output .open_drain_output = "false";
defparam \o_pc_debug[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \o_pc_debug[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[1]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[1]~output .bus_hold = "false";
defparam \o_pc_debug[1]~output .open_drain_output = "false";
defparam \o_pc_debug[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \o_pc_debug[2]~output (
	.i(\comb_3|o_pc_debug [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[2]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[2]~output .bus_hold = "false";
defparam \o_pc_debug[2]~output .open_drain_output = "false";
defparam \o_pc_debug[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \o_pc_debug[3]~output (
	.i(\comb_3|o_pc_debug [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[3]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[3]~output .bus_hold = "false";
defparam \o_pc_debug[3]~output .open_drain_output = "false";
defparam \o_pc_debug[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \o_pc_debug[4]~output (
	.i(\comb_3|o_pc_debug [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[4]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[4]~output .bus_hold = "false";
defparam \o_pc_debug[4]~output .open_drain_output = "false";
defparam \o_pc_debug[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \o_pc_debug[5]~output (
	.i(\comb_3|o_pc_debug [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[5]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[5]~output .bus_hold = "false";
defparam \o_pc_debug[5]~output .open_drain_output = "false";
defparam \o_pc_debug[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \o_pc_debug[6]~output (
	.i(\comb_3|o_pc_debug [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[6]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[6]~output .bus_hold = "false";
defparam \o_pc_debug[6]~output .open_drain_output = "false";
defparam \o_pc_debug[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \o_pc_debug[7]~output (
	.i(\comb_3|o_pc_debug [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[7]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[7]~output .bus_hold = "false";
defparam \o_pc_debug[7]~output .open_drain_output = "false";
defparam \o_pc_debug[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \o_pc_debug[8]~output (
	.i(\comb_3|o_pc_debug [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[8]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[8]~output .bus_hold = "false";
defparam \o_pc_debug[8]~output .open_drain_output = "false";
defparam \o_pc_debug[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \o_pc_debug[9]~output (
	.i(\comb_3|o_pc_debug [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[9]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[9]~output .bus_hold = "false";
defparam \o_pc_debug[9]~output .open_drain_output = "false";
defparam \o_pc_debug[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \o_pc_debug[10]~output (
	.i(\comb_3|o_pc_debug [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[10]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[10]~output .bus_hold = "false";
defparam \o_pc_debug[10]~output .open_drain_output = "false";
defparam \o_pc_debug[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \o_pc_debug[11]~output (
	.i(\comb_3|o_pc_debug [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[11]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[11]~output .bus_hold = "false";
defparam \o_pc_debug[11]~output .open_drain_output = "false";
defparam \o_pc_debug[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \o_pc_debug[12]~output (
	.i(\comb_3|o_pc_debug [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[12]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[12]~output .bus_hold = "false";
defparam \o_pc_debug[12]~output .open_drain_output = "false";
defparam \o_pc_debug[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \o_pc_debug[13]~output (
	.i(\comb_3|o_pc_debug [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[13]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[13]~output .bus_hold = "false";
defparam \o_pc_debug[13]~output .open_drain_output = "false";
defparam \o_pc_debug[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \o_pc_debug[14]~output (
	.i(\comb_3|o_pc_debug [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[14]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[14]~output .bus_hold = "false";
defparam \o_pc_debug[14]~output .open_drain_output = "false";
defparam \o_pc_debug[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \o_pc_debug[15]~output (
	.i(\comb_3|o_pc_debug [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[15]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[15]~output .bus_hold = "false";
defparam \o_pc_debug[15]~output .open_drain_output = "false";
defparam \o_pc_debug[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \o_pc_debug[16]~output (
	.i(\comb_3|o_pc_debug [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[16]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[16]~output .bus_hold = "false";
defparam \o_pc_debug[16]~output .open_drain_output = "false";
defparam \o_pc_debug[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \o_pc_debug[17]~output (
	.i(\comb_3|o_pc_debug [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[17]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[17]~output .bus_hold = "false";
defparam \o_pc_debug[17]~output .open_drain_output = "false";
defparam \o_pc_debug[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \o_pc_debug[18]~output (
	.i(\comb_3|o_pc_debug [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[18]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[18]~output .bus_hold = "false";
defparam \o_pc_debug[18]~output .open_drain_output = "false";
defparam \o_pc_debug[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \o_pc_debug[19]~output (
	.i(\comb_3|o_pc_debug [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[19]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[19]~output .bus_hold = "false";
defparam \o_pc_debug[19]~output .open_drain_output = "false";
defparam \o_pc_debug[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \o_pc_debug[20]~output (
	.i(\comb_3|o_pc_debug [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[20]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[20]~output .bus_hold = "false";
defparam \o_pc_debug[20]~output .open_drain_output = "false";
defparam \o_pc_debug[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \o_pc_debug[21]~output (
	.i(\comb_3|o_pc_debug [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[21]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[21]~output .bus_hold = "false";
defparam \o_pc_debug[21]~output .open_drain_output = "false";
defparam \o_pc_debug[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \o_pc_debug[22]~output (
	.i(\comb_3|o_pc_debug [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[22]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[22]~output .bus_hold = "false";
defparam \o_pc_debug[22]~output .open_drain_output = "false";
defparam \o_pc_debug[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \o_pc_debug[23]~output (
	.i(\comb_3|o_pc_debug [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[23]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[23]~output .bus_hold = "false";
defparam \o_pc_debug[23]~output .open_drain_output = "false";
defparam \o_pc_debug[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \o_pc_debug[24]~output (
	.i(\comb_3|o_pc_debug [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[24]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[24]~output .bus_hold = "false";
defparam \o_pc_debug[24]~output .open_drain_output = "false";
defparam \o_pc_debug[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \o_pc_debug[25]~output (
	.i(\comb_3|o_pc_debug [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[25]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[25]~output .bus_hold = "false";
defparam \o_pc_debug[25]~output .open_drain_output = "false";
defparam \o_pc_debug[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \o_pc_debug[26]~output (
	.i(\comb_3|o_pc_debug [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[26]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[26]~output .bus_hold = "false";
defparam \o_pc_debug[26]~output .open_drain_output = "false";
defparam \o_pc_debug[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \o_pc_debug[27]~output (
	.i(\comb_3|o_pc_debug [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[27]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[27]~output .bus_hold = "false";
defparam \o_pc_debug[27]~output .open_drain_output = "false";
defparam \o_pc_debug[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \o_pc_debug[28]~output (
	.i(\comb_3|o_pc_debug [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[28]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[28]~output .bus_hold = "false";
defparam \o_pc_debug[28]~output .open_drain_output = "false";
defparam \o_pc_debug[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \o_pc_debug[29]~output (
	.i(\comb_3|o_pc_debug [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[29]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[29]~output .bus_hold = "false";
defparam \o_pc_debug[29]~output .open_drain_output = "false";
defparam \o_pc_debug[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \o_pc_debug[30]~output (
	.i(\comb_3|o_pc_debug [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[30]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[30]~output .bus_hold = "false";
defparam \o_pc_debug[30]~output .open_drain_output = "false";
defparam \o_pc_debug[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \o_pc_debug[31]~output (
	.i(\comb_3|o_pc_debug [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_pc_debug[31]),
	.obar());
// synopsys translate_off
defparam \o_pc_debug[31]~output .bus_hold = "false";
defparam \o_pc_debug[31]~output .open_drain_output = "false";
defparam \o_pc_debug[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \o_insn_vld~output (
	.i(\ins_vld|o_insn_vld~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_insn_vld),
	.obar());
// synopsys translate_off
defparam \o_insn_vld~output .bus_hold = "false";
defparam \o_insn_vld~output .open_drain_output = "false";
defparam \o_insn_vld~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \o_io_ledr[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[0]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[0]~output .bus_hold = "false";
defparam \o_io_ledr[0]~output .open_drain_output = "false";
defparam \o_io_ledr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \o_io_ledr[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[1]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[1]~output .bus_hold = "false";
defparam \o_io_ledr[1]~output .open_drain_output = "false";
defparam \o_io_ledr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \o_io_ledr[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[2]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[2]~output .bus_hold = "false";
defparam \o_io_ledr[2]~output .open_drain_output = "false";
defparam \o_io_ledr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \o_io_ledr[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[3]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[3]~output .bus_hold = "false";
defparam \o_io_ledr[3]~output .open_drain_output = "false";
defparam \o_io_ledr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \o_io_ledr[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[4]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[4]~output .bus_hold = "false";
defparam \o_io_ledr[4]~output .open_drain_output = "false";
defparam \o_io_ledr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \o_io_ledr[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[5]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[5]~output .bus_hold = "false";
defparam \o_io_ledr[5]~output .open_drain_output = "false";
defparam \o_io_ledr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \o_io_ledr[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[6]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[6]~output .bus_hold = "false";
defparam \o_io_ledr[6]~output .open_drain_output = "false";
defparam \o_io_ledr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \o_io_ledr[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[7]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[7]~output .bus_hold = "false";
defparam \o_io_ledr[7]~output .open_drain_output = "false";
defparam \o_io_ledr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \o_io_ledr[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[8]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[8]~output .bus_hold = "false";
defparam \o_io_ledr[8]~output .open_drain_output = "false";
defparam \o_io_ledr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \o_io_ledr[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[9]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[9]~output .bus_hold = "false";
defparam \o_io_ledr[9]~output .open_drain_output = "false";
defparam \o_io_ledr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \o_io_ledr[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[10]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[10]~output .bus_hold = "false";
defparam \o_io_ledr[10]~output .open_drain_output = "false";
defparam \o_io_ledr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \o_io_ledr[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[11]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[11]~output .bus_hold = "false";
defparam \o_io_ledr[11]~output .open_drain_output = "false";
defparam \o_io_ledr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \o_io_ledr[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[12]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[12]~output .bus_hold = "false";
defparam \o_io_ledr[12]~output .open_drain_output = "false";
defparam \o_io_ledr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N36
cyclonev_io_obuf \o_io_ledr[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[13]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[13]~output .bus_hold = "false";
defparam \o_io_ledr[13]~output .open_drain_output = "false";
defparam \o_io_ledr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \o_io_ledr[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[14]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[14]~output .bus_hold = "false";
defparam \o_io_ledr[14]~output .open_drain_output = "false";
defparam \o_io_ledr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \o_io_ledr[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[15]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[15]~output .bus_hold = "false";
defparam \o_io_ledr[15]~output .open_drain_output = "false";
defparam \o_io_ledr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \o_io_ledr[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[16]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[16]~output .bus_hold = "false";
defparam \o_io_ledr[16]~output .open_drain_output = "false";
defparam \o_io_ledr[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \o_io_ledr[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[17]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[17]~output .bus_hold = "false";
defparam \o_io_ledr[17]~output .open_drain_output = "false";
defparam \o_io_ledr[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \o_io_ledr[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[18]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[18]~output .bus_hold = "false";
defparam \o_io_ledr[18]~output .open_drain_output = "false";
defparam \o_io_ledr[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \o_io_ledr[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[19]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[19]~output .bus_hold = "false";
defparam \o_io_ledr[19]~output .open_drain_output = "false";
defparam \o_io_ledr[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \o_io_ledr[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[20]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[20]~output .bus_hold = "false";
defparam \o_io_ledr[20]~output .open_drain_output = "false";
defparam \o_io_ledr[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N93
cyclonev_io_obuf \o_io_ledr[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[21]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[21]~output .bus_hold = "false";
defparam \o_io_ledr[21]~output .open_drain_output = "false";
defparam \o_io_ledr[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \o_io_ledr[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[22]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[22]~output .bus_hold = "false";
defparam \o_io_ledr[22]~output .open_drain_output = "false";
defparam \o_io_ledr[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \o_io_ledr[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[23]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[23]~output .bus_hold = "false";
defparam \o_io_ledr[23]~output .open_drain_output = "false";
defparam \o_io_ledr[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \o_io_ledr[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[24]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[24]~output .bus_hold = "false";
defparam \o_io_ledr[24]~output .open_drain_output = "false";
defparam \o_io_ledr[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \o_io_ledr[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[25]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[25]~output .bus_hold = "false";
defparam \o_io_ledr[25]~output .open_drain_output = "false";
defparam \o_io_ledr[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \o_io_ledr[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[26]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[26]~output .bus_hold = "false";
defparam \o_io_ledr[26]~output .open_drain_output = "false";
defparam \o_io_ledr[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \o_io_ledr[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[27]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[27]~output .bus_hold = "false";
defparam \o_io_ledr[27]~output .open_drain_output = "false";
defparam \o_io_ledr[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N2
cyclonev_io_obuf \o_io_ledr[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[28]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[28]~output .bus_hold = "false";
defparam \o_io_ledr[28]~output .open_drain_output = "false";
defparam \o_io_ledr[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \o_io_ledr[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[29]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[29]~output .bus_hold = "false";
defparam \o_io_ledr[29]~output .open_drain_output = "false";
defparam \o_io_ledr[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \o_io_ledr[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[30]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[30]~output .bus_hold = "false";
defparam \o_io_ledr[30]~output .open_drain_output = "false";
defparam \o_io_ledr[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \o_io_ledr[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledr[31]),
	.obar());
// synopsys translate_off
defparam \o_io_ledr[31]~output .bus_hold = "false";
defparam \o_io_ledr[31]~output .open_drain_output = "false";
defparam \o_io_ledr[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \o_io_ledg[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[0]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[0]~output .bus_hold = "false";
defparam \o_io_ledg[0]~output .open_drain_output = "false";
defparam \o_io_ledg[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N93
cyclonev_io_obuf \o_io_ledg[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[1]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[1]~output .bus_hold = "false";
defparam \o_io_ledg[1]~output .open_drain_output = "false";
defparam \o_io_ledg[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \o_io_ledg[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[2]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[2]~output .bus_hold = "false";
defparam \o_io_ledg[2]~output .open_drain_output = "false";
defparam \o_io_ledg[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N36
cyclonev_io_obuf \o_io_ledg[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[3]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[3]~output .bus_hold = "false";
defparam \o_io_ledg[3]~output .open_drain_output = "false";
defparam \o_io_ledg[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \o_io_ledg[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[4]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[4]~output .bus_hold = "false";
defparam \o_io_ledg[4]~output .open_drain_output = "false";
defparam \o_io_ledg[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \o_io_ledg[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[5]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[5]~output .bus_hold = "false";
defparam \o_io_ledg[5]~output .open_drain_output = "false";
defparam \o_io_ledg[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \o_io_ledg[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[6]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[6]~output .bus_hold = "false";
defparam \o_io_ledg[6]~output .open_drain_output = "false";
defparam \o_io_ledg[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \o_io_ledg[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[7]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[7]~output .bus_hold = "false";
defparam \o_io_ledg[7]~output .open_drain_output = "false";
defparam \o_io_ledg[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \o_io_ledg[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[8]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[8]~output .bus_hold = "false";
defparam \o_io_ledg[8]~output .open_drain_output = "false";
defparam \o_io_ledg[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \o_io_ledg[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[9]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[9]~output .bus_hold = "false";
defparam \o_io_ledg[9]~output .open_drain_output = "false";
defparam \o_io_ledg[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \o_io_ledg[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[10]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[10]~output .bus_hold = "false";
defparam \o_io_ledg[10]~output .open_drain_output = "false";
defparam \o_io_ledg[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \o_io_ledg[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[11]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[11]~output .bus_hold = "false";
defparam \o_io_ledg[11]~output .open_drain_output = "false";
defparam \o_io_ledg[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \o_io_ledg[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[12]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[12]~output .bus_hold = "false";
defparam \o_io_ledg[12]~output .open_drain_output = "false";
defparam \o_io_ledg[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \o_io_ledg[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[13]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[13]~output .bus_hold = "false";
defparam \o_io_ledg[13]~output .open_drain_output = "false";
defparam \o_io_ledg[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \o_io_ledg[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[14]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[14]~output .bus_hold = "false";
defparam \o_io_ledg[14]~output .open_drain_output = "false";
defparam \o_io_ledg[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \o_io_ledg[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[15]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[15]~output .bus_hold = "false";
defparam \o_io_ledg[15]~output .open_drain_output = "false";
defparam \o_io_ledg[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \o_io_ledg[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[16]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[16]~output .bus_hold = "false";
defparam \o_io_ledg[16]~output .open_drain_output = "false";
defparam \o_io_ledg[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \o_io_ledg[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[17]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[17]~output .bus_hold = "false";
defparam \o_io_ledg[17]~output .open_drain_output = "false";
defparam \o_io_ledg[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \o_io_ledg[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[18]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[18]~output .bus_hold = "false";
defparam \o_io_ledg[18]~output .open_drain_output = "false";
defparam \o_io_ledg[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \o_io_ledg[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[19]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[19]~output .bus_hold = "false";
defparam \o_io_ledg[19]~output .open_drain_output = "false";
defparam \o_io_ledg[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \o_io_ledg[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[20]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[20]~output .bus_hold = "false";
defparam \o_io_ledg[20]~output .open_drain_output = "false";
defparam \o_io_ledg[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \o_io_ledg[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[21]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[21]~output .bus_hold = "false";
defparam \o_io_ledg[21]~output .open_drain_output = "false";
defparam \o_io_ledg[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \o_io_ledg[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[22]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[22]~output .bus_hold = "false";
defparam \o_io_ledg[22]~output .open_drain_output = "false";
defparam \o_io_ledg[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \o_io_ledg[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[23]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[23]~output .bus_hold = "false";
defparam \o_io_ledg[23]~output .open_drain_output = "false";
defparam \o_io_ledg[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \o_io_ledg[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[24]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[24]~output .bus_hold = "false";
defparam \o_io_ledg[24]~output .open_drain_output = "false";
defparam \o_io_ledg[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \o_io_ledg[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[25]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[25]~output .bus_hold = "false";
defparam \o_io_ledg[25]~output .open_drain_output = "false";
defparam \o_io_ledg[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \o_io_ledg[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[26]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[26]~output .bus_hold = "false";
defparam \o_io_ledg[26]~output .open_drain_output = "false";
defparam \o_io_ledg[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \o_io_ledg[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[27]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[27]~output .bus_hold = "false";
defparam \o_io_ledg[27]~output .open_drain_output = "false";
defparam \o_io_ledg[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \o_io_ledg[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[28]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[28]~output .bus_hold = "false";
defparam \o_io_ledg[28]~output .open_drain_output = "false";
defparam \o_io_ledg[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \o_io_ledg[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[29]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[29]~output .bus_hold = "false";
defparam \o_io_ledg[29]~output .open_drain_output = "false";
defparam \o_io_ledg[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N36
cyclonev_io_obuf \o_io_ledg[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[30]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[30]~output .bus_hold = "false";
defparam \o_io_ledg[30]~output .open_drain_output = "false";
defparam \o_io_ledg[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \o_io_ledg[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_ledg[31]),
	.obar());
// synopsys translate_off
defparam \o_io_ledg[31]~output .bus_hold = "false";
defparam \o_io_ledg[31]~output .open_drain_output = "false";
defparam \o_io_ledg[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \o_io_hex0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex0[0]),
	.obar());
// synopsys translate_off
defparam \o_io_hex0[0]~output .bus_hold = "false";
defparam \o_io_hex0[0]~output .open_drain_output = "false";
defparam \o_io_hex0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \o_io_hex0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex0[1]),
	.obar());
// synopsys translate_off
defparam \o_io_hex0[1]~output .bus_hold = "false";
defparam \o_io_hex0[1]~output .open_drain_output = "false";
defparam \o_io_hex0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \o_io_hex0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex0[2]),
	.obar());
// synopsys translate_off
defparam \o_io_hex0[2]~output .bus_hold = "false";
defparam \o_io_hex0[2]~output .open_drain_output = "false";
defparam \o_io_hex0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \o_io_hex0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex0[3]),
	.obar());
// synopsys translate_off
defparam \o_io_hex0[3]~output .bus_hold = "false";
defparam \o_io_hex0[3]~output .open_drain_output = "false";
defparam \o_io_hex0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \o_io_hex0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex0[4]),
	.obar());
// synopsys translate_off
defparam \o_io_hex0[4]~output .bus_hold = "false";
defparam \o_io_hex0[4]~output .open_drain_output = "false";
defparam \o_io_hex0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \o_io_hex0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex0[5]),
	.obar());
// synopsys translate_off
defparam \o_io_hex0[5]~output .bus_hold = "false";
defparam \o_io_hex0[5]~output .open_drain_output = "false";
defparam \o_io_hex0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \o_io_hex0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex0[6]),
	.obar());
// synopsys translate_off
defparam \o_io_hex0[6]~output .bus_hold = "false";
defparam \o_io_hex0[6]~output .open_drain_output = "false";
defparam \o_io_hex0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \o_io_hex1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex1[0]),
	.obar());
// synopsys translate_off
defparam \o_io_hex1[0]~output .bus_hold = "false";
defparam \o_io_hex1[0]~output .open_drain_output = "false";
defparam \o_io_hex1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \o_io_hex1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex1[1]),
	.obar());
// synopsys translate_off
defparam \o_io_hex1[1]~output .bus_hold = "false";
defparam \o_io_hex1[1]~output .open_drain_output = "false";
defparam \o_io_hex1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \o_io_hex1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex1[2]),
	.obar());
// synopsys translate_off
defparam \o_io_hex1[2]~output .bus_hold = "false";
defparam \o_io_hex1[2]~output .open_drain_output = "false";
defparam \o_io_hex1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N2
cyclonev_io_obuf \o_io_hex1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex1[3]),
	.obar());
// synopsys translate_off
defparam \o_io_hex1[3]~output .bus_hold = "false";
defparam \o_io_hex1[3]~output .open_drain_output = "false";
defparam \o_io_hex1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \o_io_hex1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex1[4]),
	.obar());
// synopsys translate_off
defparam \o_io_hex1[4]~output .bus_hold = "false";
defparam \o_io_hex1[4]~output .open_drain_output = "false";
defparam \o_io_hex1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \o_io_hex1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex1[5]),
	.obar());
// synopsys translate_off
defparam \o_io_hex1[5]~output .bus_hold = "false";
defparam \o_io_hex1[5]~output .open_drain_output = "false";
defparam \o_io_hex1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \o_io_hex1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex1[6]),
	.obar());
// synopsys translate_off
defparam \o_io_hex1[6]~output .bus_hold = "false";
defparam \o_io_hex1[6]~output .open_drain_output = "false";
defparam \o_io_hex1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \o_io_hex2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex2[0]),
	.obar());
// synopsys translate_off
defparam \o_io_hex2[0]~output .bus_hold = "false";
defparam \o_io_hex2[0]~output .open_drain_output = "false";
defparam \o_io_hex2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \o_io_hex2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex2[1]),
	.obar());
// synopsys translate_off
defparam \o_io_hex2[1]~output .bus_hold = "false";
defparam \o_io_hex2[1]~output .open_drain_output = "false";
defparam \o_io_hex2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \o_io_hex2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex2[2]),
	.obar());
// synopsys translate_off
defparam \o_io_hex2[2]~output .bus_hold = "false";
defparam \o_io_hex2[2]~output .open_drain_output = "false";
defparam \o_io_hex2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \o_io_hex2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex2[3]),
	.obar());
// synopsys translate_off
defparam \o_io_hex2[3]~output .bus_hold = "false";
defparam \o_io_hex2[3]~output .open_drain_output = "false";
defparam \o_io_hex2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \o_io_hex2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex2[4]),
	.obar());
// synopsys translate_off
defparam \o_io_hex2[4]~output .bus_hold = "false";
defparam \o_io_hex2[4]~output .open_drain_output = "false";
defparam \o_io_hex2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \o_io_hex2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex2[5]),
	.obar());
// synopsys translate_off
defparam \o_io_hex2[5]~output .bus_hold = "false";
defparam \o_io_hex2[5]~output .open_drain_output = "false";
defparam \o_io_hex2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \o_io_hex2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex2[6]),
	.obar());
// synopsys translate_off
defparam \o_io_hex2[6]~output .bus_hold = "false";
defparam \o_io_hex2[6]~output .open_drain_output = "false";
defparam \o_io_hex2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \o_io_hex3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex3[0]),
	.obar());
// synopsys translate_off
defparam \o_io_hex3[0]~output .bus_hold = "false";
defparam \o_io_hex3[0]~output .open_drain_output = "false";
defparam \o_io_hex3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \o_io_hex3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex3[1]),
	.obar());
// synopsys translate_off
defparam \o_io_hex3[1]~output .bus_hold = "false";
defparam \o_io_hex3[1]~output .open_drain_output = "false";
defparam \o_io_hex3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \o_io_hex3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex3[2]),
	.obar());
// synopsys translate_off
defparam \o_io_hex3[2]~output .bus_hold = "false";
defparam \o_io_hex3[2]~output .open_drain_output = "false";
defparam \o_io_hex3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \o_io_hex3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex3[3]),
	.obar());
// synopsys translate_off
defparam \o_io_hex3[3]~output .bus_hold = "false";
defparam \o_io_hex3[3]~output .open_drain_output = "false";
defparam \o_io_hex3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N93
cyclonev_io_obuf \o_io_hex3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex3[4]),
	.obar());
// synopsys translate_off
defparam \o_io_hex3[4]~output .bus_hold = "false";
defparam \o_io_hex3[4]~output .open_drain_output = "false";
defparam \o_io_hex3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \o_io_hex3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex3[5]),
	.obar());
// synopsys translate_off
defparam \o_io_hex3[5]~output .bus_hold = "false";
defparam \o_io_hex3[5]~output .open_drain_output = "false";
defparam \o_io_hex3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \o_io_hex3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex3[6]),
	.obar());
// synopsys translate_off
defparam \o_io_hex3[6]~output .bus_hold = "false";
defparam \o_io_hex3[6]~output .open_drain_output = "false";
defparam \o_io_hex3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \o_io_hex4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex4[0]),
	.obar());
// synopsys translate_off
defparam \o_io_hex4[0]~output .bus_hold = "false";
defparam \o_io_hex4[0]~output .open_drain_output = "false";
defparam \o_io_hex4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \o_io_hex4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex4[1]),
	.obar());
// synopsys translate_off
defparam \o_io_hex4[1]~output .bus_hold = "false";
defparam \o_io_hex4[1]~output .open_drain_output = "false";
defparam \o_io_hex4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N53
cyclonev_io_obuf \o_io_hex4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex4[2]),
	.obar());
// synopsys translate_off
defparam \o_io_hex4[2]~output .bus_hold = "false";
defparam \o_io_hex4[2]~output .open_drain_output = "false";
defparam \o_io_hex4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \o_io_hex4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex4[3]),
	.obar());
// synopsys translate_off
defparam \o_io_hex4[3]~output .bus_hold = "false";
defparam \o_io_hex4[3]~output .open_drain_output = "false";
defparam \o_io_hex4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \o_io_hex4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex4[4]),
	.obar());
// synopsys translate_off
defparam \o_io_hex4[4]~output .bus_hold = "false";
defparam \o_io_hex4[4]~output .open_drain_output = "false";
defparam \o_io_hex4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \o_io_hex4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex4[5]),
	.obar());
// synopsys translate_off
defparam \o_io_hex4[5]~output .bus_hold = "false";
defparam \o_io_hex4[5]~output .open_drain_output = "false";
defparam \o_io_hex4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \o_io_hex4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex4[6]),
	.obar());
// synopsys translate_off
defparam \o_io_hex4[6]~output .bus_hold = "false";
defparam \o_io_hex4[6]~output .open_drain_output = "false";
defparam \o_io_hex4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \o_io_hex5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex5[0]),
	.obar());
// synopsys translate_off
defparam \o_io_hex5[0]~output .bus_hold = "false";
defparam \o_io_hex5[0]~output .open_drain_output = "false";
defparam \o_io_hex5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \o_io_hex5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex5[1]),
	.obar());
// synopsys translate_off
defparam \o_io_hex5[1]~output .bus_hold = "false";
defparam \o_io_hex5[1]~output .open_drain_output = "false";
defparam \o_io_hex5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \o_io_hex5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex5[2]),
	.obar());
// synopsys translate_off
defparam \o_io_hex5[2]~output .bus_hold = "false";
defparam \o_io_hex5[2]~output .open_drain_output = "false";
defparam \o_io_hex5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \o_io_hex5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex5[3]),
	.obar());
// synopsys translate_off
defparam \o_io_hex5[3]~output .bus_hold = "false";
defparam \o_io_hex5[3]~output .open_drain_output = "false";
defparam \o_io_hex5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \o_io_hex5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex5[4]),
	.obar());
// synopsys translate_off
defparam \o_io_hex5[4]~output .bus_hold = "false";
defparam \o_io_hex5[4]~output .open_drain_output = "false";
defparam \o_io_hex5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \o_io_hex5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex5[5]),
	.obar());
// synopsys translate_off
defparam \o_io_hex5[5]~output .bus_hold = "false";
defparam \o_io_hex5[5]~output .open_drain_output = "false";
defparam \o_io_hex5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \o_io_hex5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex5[6]),
	.obar());
// synopsys translate_off
defparam \o_io_hex5[6]~output .bus_hold = "false";
defparam \o_io_hex5[6]~output .open_drain_output = "false";
defparam \o_io_hex5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \o_io_hex6[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex6[0]),
	.obar());
// synopsys translate_off
defparam \o_io_hex6[0]~output .bus_hold = "false";
defparam \o_io_hex6[0]~output .open_drain_output = "false";
defparam \o_io_hex6[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \o_io_hex6[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex6[1]),
	.obar());
// synopsys translate_off
defparam \o_io_hex6[1]~output .bus_hold = "false";
defparam \o_io_hex6[1]~output .open_drain_output = "false";
defparam \o_io_hex6[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \o_io_hex6[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex6[2]),
	.obar());
// synopsys translate_off
defparam \o_io_hex6[2]~output .bus_hold = "false";
defparam \o_io_hex6[2]~output .open_drain_output = "false";
defparam \o_io_hex6[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N53
cyclonev_io_obuf \o_io_hex6[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex6[3]),
	.obar());
// synopsys translate_off
defparam \o_io_hex6[3]~output .bus_hold = "false";
defparam \o_io_hex6[3]~output .open_drain_output = "false";
defparam \o_io_hex6[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \o_io_hex6[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex6[4]),
	.obar());
// synopsys translate_off
defparam \o_io_hex6[4]~output .bus_hold = "false";
defparam \o_io_hex6[4]~output .open_drain_output = "false";
defparam \o_io_hex6[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \o_io_hex6[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex6[5]),
	.obar());
// synopsys translate_off
defparam \o_io_hex6[5]~output .bus_hold = "false";
defparam \o_io_hex6[5]~output .open_drain_output = "false";
defparam \o_io_hex6[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \o_io_hex6[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex6[6]),
	.obar());
// synopsys translate_off
defparam \o_io_hex6[6]~output .bus_hold = "false";
defparam \o_io_hex6[6]~output .open_drain_output = "false";
defparam \o_io_hex6[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \o_io_hex7[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex7[0]),
	.obar());
// synopsys translate_off
defparam \o_io_hex7[0]~output .bus_hold = "false";
defparam \o_io_hex7[0]~output .open_drain_output = "false";
defparam \o_io_hex7[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \o_io_hex7[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex7[1]),
	.obar());
// synopsys translate_off
defparam \o_io_hex7[1]~output .bus_hold = "false";
defparam \o_io_hex7[1]~output .open_drain_output = "false";
defparam \o_io_hex7[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \o_io_hex7[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex7[2]),
	.obar());
// synopsys translate_off
defparam \o_io_hex7[2]~output .bus_hold = "false";
defparam \o_io_hex7[2]~output .open_drain_output = "false";
defparam \o_io_hex7[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \o_io_hex7[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex7[3]),
	.obar());
// synopsys translate_off
defparam \o_io_hex7[3]~output .bus_hold = "false";
defparam \o_io_hex7[3]~output .open_drain_output = "false";
defparam \o_io_hex7[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \o_io_hex7[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex7[4]),
	.obar());
// synopsys translate_off
defparam \o_io_hex7[4]~output .bus_hold = "false";
defparam \o_io_hex7[4]~output .open_drain_output = "false";
defparam \o_io_hex7[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N76
cyclonev_io_obuf \o_io_hex7[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex7[5]),
	.obar());
// synopsys translate_off
defparam \o_io_hex7[5]~output .bus_hold = "false";
defparam \o_io_hex7[5]~output .open_drain_output = "false";
defparam \o_io_hex7[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \o_io_hex7[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_hex7[6]),
	.obar());
// synopsys translate_off
defparam \o_io_hex7[6]~output .bus_hold = "false";
defparam \o_io_hex7[6]~output .open_drain_output = "false";
defparam \o_io_hex7[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \o_io_lcd[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[0]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[0]~output .bus_hold = "false";
defparam \o_io_lcd[0]~output .open_drain_output = "false";
defparam \o_io_lcd[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \o_io_lcd[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[1]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[1]~output .bus_hold = "false";
defparam \o_io_lcd[1]~output .open_drain_output = "false";
defparam \o_io_lcd[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \o_io_lcd[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[2]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[2]~output .bus_hold = "false";
defparam \o_io_lcd[2]~output .open_drain_output = "false";
defparam \o_io_lcd[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \o_io_lcd[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[3]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[3]~output .bus_hold = "false";
defparam \o_io_lcd[3]~output .open_drain_output = "false";
defparam \o_io_lcd[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \o_io_lcd[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[4]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[4]~output .bus_hold = "false";
defparam \o_io_lcd[4]~output .open_drain_output = "false";
defparam \o_io_lcd[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \o_io_lcd[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[5]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[5]~output .bus_hold = "false";
defparam \o_io_lcd[5]~output .open_drain_output = "false";
defparam \o_io_lcd[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \o_io_lcd[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[6]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[6]~output .bus_hold = "false";
defparam \o_io_lcd[6]~output .open_drain_output = "false";
defparam \o_io_lcd[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \o_io_lcd[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[7]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[7]~output .bus_hold = "false";
defparam \o_io_lcd[7]~output .open_drain_output = "false";
defparam \o_io_lcd[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \o_io_lcd[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[8]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[8]~output .bus_hold = "false";
defparam \o_io_lcd[8]~output .open_drain_output = "false";
defparam \o_io_lcd[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \o_io_lcd[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[9]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[9]~output .bus_hold = "false";
defparam \o_io_lcd[9]~output .open_drain_output = "false";
defparam \o_io_lcd[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \o_io_lcd[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[10]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[10]~output .bus_hold = "false";
defparam \o_io_lcd[10]~output .open_drain_output = "false";
defparam \o_io_lcd[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \o_io_lcd[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[11]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[11]~output .bus_hold = "false";
defparam \o_io_lcd[11]~output .open_drain_output = "false";
defparam \o_io_lcd[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \o_io_lcd[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[12]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[12]~output .bus_hold = "false";
defparam \o_io_lcd[12]~output .open_drain_output = "false";
defparam \o_io_lcd[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \o_io_lcd[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[13]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[13]~output .bus_hold = "false";
defparam \o_io_lcd[13]~output .open_drain_output = "false";
defparam \o_io_lcd[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N59
cyclonev_io_obuf \o_io_lcd[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[14]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[14]~output .bus_hold = "false";
defparam \o_io_lcd[14]~output .open_drain_output = "false";
defparam \o_io_lcd[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \o_io_lcd[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[15]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[15]~output .bus_hold = "false";
defparam \o_io_lcd[15]~output .open_drain_output = "false";
defparam \o_io_lcd[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \o_io_lcd[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[16]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[16]~output .bus_hold = "false";
defparam \o_io_lcd[16]~output .open_drain_output = "false";
defparam \o_io_lcd[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \o_io_lcd[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[17]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[17]~output .bus_hold = "false";
defparam \o_io_lcd[17]~output .open_drain_output = "false";
defparam \o_io_lcd[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \o_io_lcd[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[18]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[18]~output .bus_hold = "false";
defparam \o_io_lcd[18]~output .open_drain_output = "false";
defparam \o_io_lcd[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \o_io_lcd[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[19]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[19]~output .bus_hold = "false";
defparam \o_io_lcd[19]~output .open_drain_output = "false";
defparam \o_io_lcd[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \o_io_lcd[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[20]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[20]~output .bus_hold = "false";
defparam \o_io_lcd[20]~output .open_drain_output = "false";
defparam \o_io_lcd[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \o_io_lcd[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[21]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[21]~output .bus_hold = "false";
defparam \o_io_lcd[21]~output .open_drain_output = "false";
defparam \o_io_lcd[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \o_io_lcd[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[22]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[22]~output .bus_hold = "false";
defparam \o_io_lcd[22]~output .open_drain_output = "false";
defparam \o_io_lcd[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N76
cyclonev_io_obuf \o_io_lcd[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[23]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[23]~output .bus_hold = "false";
defparam \o_io_lcd[23]~output .open_drain_output = "false";
defparam \o_io_lcd[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \o_io_lcd[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[24]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[24]~output .bus_hold = "false";
defparam \o_io_lcd[24]~output .open_drain_output = "false";
defparam \o_io_lcd[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \o_io_lcd[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[25]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[25]~output .bus_hold = "false";
defparam \o_io_lcd[25]~output .open_drain_output = "false";
defparam \o_io_lcd[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \o_io_lcd[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[26]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[26]~output .bus_hold = "false";
defparam \o_io_lcd[26]~output .open_drain_output = "false";
defparam \o_io_lcd[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \o_io_lcd[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[27]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[27]~output .bus_hold = "false";
defparam \o_io_lcd[27]~output .open_drain_output = "false";
defparam \o_io_lcd[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \o_io_lcd[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[28]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[28]~output .bus_hold = "false";
defparam \o_io_lcd[28]~output .open_drain_output = "false";
defparam \o_io_lcd[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \o_io_lcd[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[29]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[29]~output .bus_hold = "false";
defparam \o_io_lcd[29]~output .open_drain_output = "false";
defparam \o_io_lcd[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \o_io_lcd[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[30]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[30]~output .bus_hold = "false";
defparam \o_io_lcd[30]~output .open_drain_output = "false";
defparam \o_io_lcd[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \o_io_lcd[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_io_lcd[31]),
	.obar());
// synopsys translate_off
defparam \o_io_lcd[31]~output .bus_hold = "false";
defparam \o_io_lcd[31]~output .open_drain_output = "false";
defparam \o_io_lcd[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \checker1[0]~output (
	.i(\regf|regfile[1][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[0]),
	.obar());
// synopsys translate_off
defparam \checker1[0]~output .bus_hold = "false";
defparam \checker1[0]~output .open_drain_output = "false";
defparam \checker1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \checker1[1]~output (
	.i(\regf|regfile[1][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[1]),
	.obar());
// synopsys translate_off
defparam \checker1[1]~output .bus_hold = "false";
defparam \checker1[1]~output .open_drain_output = "false";
defparam \checker1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \checker1[2]~output (
	.i(\regf|regfile[1][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[2]),
	.obar());
// synopsys translate_off
defparam \checker1[2]~output .bus_hold = "false";
defparam \checker1[2]~output .open_drain_output = "false";
defparam \checker1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \checker1[3]~output (
	.i(\regf|regfile[1][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[3]),
	.obar());
// synopsys translate_off
defparam \checker1[3]~output .bus_hold = "false";
defparam \checker1[3]~output .open_drain_output = "false";
defparam \checker1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \checker1[4]~output (
	.i(\regf|regfile[1][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[4]),
	.obar());
// synopsys translate_off
defparam \checker1[4]~output .bus_hold = "false";
defparam \checker1[4]~output .open_drain_output = "false";
defparam \checker1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \checker1[5]~output (
	.i(\regf|regfile[1][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[5]),
	.obar());
// synopsys translate_off
defparam \checker1[5]~output .bus_hold = "false";
defparam \checker1[5]~output .open_drain_output = "false";
defparam \checker1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \checker1[6]~output (
	.i(\regf|regfile[1][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[6]),
	.obar());
// synopsys translate_off
defparam \checker1[6]~output .bus_hold = "false";
defparam \checker1[6]~output .open_drain_output = "false";
defparam \checker1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \checker1[7]~output (
	.i(\regf|regfile[1][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[7]),
	.obar());
// synopsys translate_off
defparam \checker1[7]~output .bus_hold = "false";
defparam \checker1[7]~output .open_drain_output = "false";
defparam \checker1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \checker1[8]~output (
	.i(\regf|regfile[1][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[8]),
	.obar());
// synopsys translate_off
defparam \checker1[8]~output .bus_hold = "false";
defparam \checker1[8]~output .open_drain_output = "false";
defparam \checker1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \checker1[9]~output (
	.i(\regf|regfile[1][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[9]),
	.obar());
// synopsys translate_off
defparam \checker1[9]~output .bus_hold = "false";
defparam \checker1[9]~output .open_drain_output = "false";
defparam \checker1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \checker1[10]~output (
	.i(\regf|regfile[1][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[10]),
	.obar());
// synopsys translate_off
defparam \checker1[10]~output .bus_hold = "false";
defparam \checker1[10]~output .open_drain_output = "false";
defparam \checker1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \checker1[11]~output (
	.i(\regf|regfile[1][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[11]),
	.obar());
// synopsys translate_off
defparam \checker1[11]~output .bus_hold = "false";
defparam \checker1[11]~output .open_drain_output = "false";
defparam \checker1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \checker1[12]~output (
	.i(\regf|regfile[1][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[12]),
	.obar());
// synopsys translate_off
defparam \checker1[12]~output .bus_hold = "false";
defparam \checker1[12]~output .open_drain_output = "false";
defparam \checker1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \checker1[13]~output (
	.i(\regf|regfile[1][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[13]),
	.obar());
// synopsys translate_off
defparam \checker1[13]~output .bus_hold = "false";
defparam \checker1[13]~output .open_drain_output = "false";
defparam \checker1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \checker1[14]~output (
	.i(\regf|regfile[1][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[14]),
	.obar());
// synopsys translate_off
defparam \checker1[14]~output .bus_hold = "false";
defparam \checker1[14]~output .open_drain_output = "false";
defparam \checker1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \checker1[15]~output (
	.i(\regf|regfile[1][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[15]),
	.obar());
// synopsys translate_off
defparam \checker1[15]~output .bus_hold = "false";
defparam \checker1[15]~output .open_drain_output = "false";
defparam \checker1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \checker1[16]~output (
	.i(\regf|regfile[1][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[16]),
	.obar());
// synopsys translate_off
defparam \checker1[16]~output .bus_hold = "false";
defparam \checker1[16]~output .open_drain_output = "false";
defparam \checker1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \checker1[17]~output (
	.i(\regf|regfile[1][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[17]),
	.obar());
// synopsys translate_off
defparam \checker1[17]~output .bus_hold = "false";
defparam \checker1[17]~output .open_drain_output = "false";
defparam \checker1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \checker1[18]~output (
	.i(\regf|regfile[1][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[18]),
	.obar());
// synopsys translate_off
defparam \checker1[18]~output .bus_hold = "false";
defparam \checker1[18]~output .open_drain_output = "false";
defparam \checker1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \checker1[19]~output (
	.i(\regf|regfile[1][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[19]),
	.obar());
// synopsys translate_off
defparam \checker1[19]~output .bus_hold = "false";
defparam \checker1[19]~output .open_drain_output = "false";
defparam \checker1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \checker1[20]~output (
	.i(\regf|regfile[1][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[20]),
	.obar());
// synopsys translate_off
defparam \checker1[20]~output .bus_hold = "false";
defparam \checker1[20]~output .open_drain_output = "false";
defparam \checker1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \checker1[21]~output (
	.i(\regf|regfile[1][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[21]),
	.obar());
// synopsys translate_off
defparam \checker1[21]~output .bus_hold = "false";
defparam \checker1[21]~output .open_drain_output = "false";
defparam \checker1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \checker1[22]~output (
	.i(\regf|regfile[1][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[22]),
	.obar());
// synopsys translate_off
defparam \checker1[22]~output .bus_hold = "false";
defparam \checker1[22]~output .open_drain_output = "false";
defparam \checker1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \checker1[23]~output (
	.i(\regf|regfile[1][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[23]),
	.obar());
// synopsys translate_off
defparam \checker1[23]~output .bus_hold = "false";
defparam \checker1[23]~output .open_drain_output = "false";
defparam \checker1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \checker1[24]~output (
	.i(\regf|regfile[1][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[24]),
	.obar());
// synopsys translate_off
defparam \checker1[24]~output .bus_hold = "false";
defparam \checker1[24]~output .open_drain_output = "false";
defparam \checker1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \checker1[25]~output (
	.i(\regf|regfile[1][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[25]),
	.obar());
// synopsys translate_off
defparam \checker1[25]~output .bus_hold = "false";
defparam \checker1[25]~output .open_drain_output = "false";
defparam \checker1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \checker1[26]~output (
	.i(\regf|regfile[1][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[26]),
	.obar());
// synopsys translate_off
defparam \checker1[26]~output .bus_hold = "false";
defparam \checker1[26]~output .open_drain_output = "false";
defparam \checker1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \checker1[27]~output (
	.i(\regf|regfile[1][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[27]),
	.obar());
// synopsys translate_off
defparam \checker1[27]~output .bus_hold = "false";
defparam \checker1[27]~output .open_drain_output = "false";
defparam \checker1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \checker1[28]~output (
	.i(\regf|regfile[1][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[28]),
	.obar());
// synopsys translate_off
defparam \checker1[28]~output .bus_hold = "false";
defparam \checker1[28]~output .open_drain_output = "false";
defparam \checker1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \checker1[29]~output (
	.i(\regf|regfile[1][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[29]),
	.obar());
// synopsys translate_off
defparam \checker1[29]~output .bus_hold = "false";
defparam \checker1[29]~output .open_drain_output = "false";
defparam \checker1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \checker1[30]~output (
	.i(\regf|regfile[1][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[30]),
	.obar());
// synopsys translate_off
defparam \checker1[30]~output .bus_hold = "false";
defparam \checker1[30]~output .open_drain_output = "false";
defparam \checker1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \checker1[31]~output (
	.i(\regf|regfile[1][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checker1[31]),
	.obar());
// synopsys translate_off
defparam \checker1[31]~output .bus_hold = "false";
defparam \checker1[31]~output .open_drain_output = "false";
defparam \checker1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \i_clk~inputCLKENA0 (
	.inclk(\i_clk~input_o ),
	.ena(vcc),
	.outclk(\i_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_clk~inputCLKENA0 .clock_type = "global clock";
defparam \i_clk~inputCLKENA0 .disable_mode = "low";
defparam \i_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \i_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \i_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \adder|Add0~1 (
// Equation(s):
// \adder|Add0~1_sumout  = SUM(( \Pc|PC_o [2] ) + ( VCC ) + ( !VCC ))
// \adder|Add0~2  = CARRY(( \Pc|PC_o [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Pc|PC_o [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~1_sumout ),
	.cout(\adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~1 .extended_lut = "off";
defparam \adder|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \i_rst_n~input (
	.i(i_rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_rst_n~input_o ));
// synopsys translate_off
defparam \i_rst_n~input .bus_hold = "false";
defparam \i_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y8_N41
dffeas \Pc|PC_o[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~1_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[2] .is_wysiwyg = "true";
defparam \Pc|PC_o[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N51
cyclonev_lcell_comb \comb_3|o_pc_debug[2]~feeder (
// Equation(s):
// \comb_3|o_pc_debug[2]~feeder_combout  = ( \Pc|PC_o [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Pc|PC_o [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|o_pc_debug[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|o_pc_debug[2]~feeder .extended_lut = "off";
defparam \comb_3|o_pc_debug[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \comb_3|o_pc_debug[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N52
dffeas \comb_3|o_pc_debug[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\comb_3|o_pc_debug[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[2] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N3
cyclonev_lcell_comb \adder|Add0~5 (
// Equation(s):
// \adder|Add0~5_sumout  = SUM(( \Pc|PC_o [3] ) + ( GND ) + ( \adder|Add0~2  ))
// \adder|Add0~6  = CARRY(( \Pc|PC_o [3] ) + ( GND ) + ( \adder|Add0~2  ))

	.dataa(!\Pc|PC_o [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~5_sumout ),
	.cout(\adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~5 .extended_lut = "off";
defparam \adder|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N8
dffeas \Pc|PC_o[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~5_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[3] .is_wysiwyg = "true";
defparam \Pc|PC_o[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \comb_3|o_pc_debug[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [3]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[3] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \adder|Add0~9 (
// Equation(s):
// \adder|Add0~9_sumout  = SUM(( \Pc|PC_o [4] ) + ( GND ) + ( \adder|Add0~6  ))
// \adder|Add0~10  = CARRY(( \Pc|PC_o [4] ) + ( GND ) + ( \adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~9_sumout ),
	.cout(\adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~9 .extended_lut = "off";
defparam \adder|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N8
dffeas \Pc|PC_o[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[4] .is_wysiwyg = "true";
defparam \Pc|PC_o[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N52
dffeas \comb_3|o_pc_debug[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [4]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[4] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N9
cyclonev_lcell_comb \adder|Add0~13 (
// Equation(s):
// \adder|Add0~13_sumout  = SUM(( \Pc|PC_o [5] ) + ( GND ) + ( \adder|Add0~10  ))
// \adder|Add0~14  = CARRY(( \Pc|PC_o [5] ) + ( GND ) + ( \adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~13_sumout ),
	.cout(\adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~13 .extended_lut = "off";
defparam \adder|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N17
dffeas \Pc|PC_o[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~13_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[5] .is_wysiwyg = "true";
defparam \Pc|PC_o[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N11
dffeas \comb_3|o_pc_debug[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [5]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[5] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \adder|Add0~17 (
// Equation(s):
// \adder|Add0~17_sumout  = SUM(( \Pc|PC_o [6] ) + ( GND ) + ( \adder|Add0~14  ))
// \adder|Add0~18  = CARRY(( \Pc|PC_o [6] ) + ( GND ) + ( \adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Pc|PC_o [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~17_sumout ),
	.cout(\adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~17 .extended_lut = "off";
defparam \adder|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N56
dffeas \Pc|PC_o[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~17_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[6] .is_wysiwyg = "true";
defparam \Pc|PC_o[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N4
dffeas \comb_3|o_pc_debug[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [6]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[6] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N15
cyclonev_lcell_comb \adder|Add0~21 (
// Equation(s):
// \adder|Add0~21_sumout  = SUM(( \Pc|PC_o [7] ) + ( GND ) + ( \adder|Add0~18  ))
// \adder|Add0~22  = CARRY(( \Pc|PC_o [7] ) + ( GND ) + ( \adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Pc|PC_o [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~21_sumout ),
	.cout(\adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~21 .extended_lut = "off";
defparam \adder|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N26
dffeas \Pc|PC_o[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~21_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[7] .is_wysiwyg = "true";
defparam \Pc|PC_o[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \comb_3|o_pc_debug[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [7]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[7] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \adder|Add0~25 (
// Equation(s):
// \adder|Add0~25_sumout  = SUM(( \Pc|PC_o [8] ) + ( GND ) + ( \adder|Add0~22  ))
// \adder|Add0~26  = CARRY(( \Pc|PC_o [8] ) + ( GND ) + ( \adder|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Pc|PC_o [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~25_sumout ),
	.cout(\adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~25 .extended_lut = "off";
defparam \adder|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N44
dffeas \Pc|PC_o[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~25_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[8] .is_wysiwyg = "true";
defparam \Pc|PC_o[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N22
dffeas \comb_3|o_pc_debug[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [8]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[8] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \adder|Add0~29 (
// Equation(s):
// \adder|Add0~29_sumout  = SUM(( \Pc|PC_o [9] ) + ( GND ) + ( \adder|Add0~26  ))
// \adder|Add0~30  = CARRY(( \Pc|PC_o [9] ) + ( GND ) + ( \adder|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~29_sumout ),
	.cout(\adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~29 .extended_lut = "off";
defparam \adder|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N11
dffeas \Pc|PC_o[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~29_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[9] .is_wysiwyg = "true";
defparam \Pc|PC_o[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N34
dffeas \comb_3|o_pc_debug[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [9]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[9] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \adder|Add0~33 (
// Equation(s):
// \adder|Add0~33_sumout  = SUM(( \Pc|PC_o[10]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~30  ))
// \adder|Add0~34  = CARRY(( \Pc|PC_o[10]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Pc|PC_o[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~33_sumout ),
	.cout(\adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~33 .extended_lut = "off";
defparam \adder|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N37
dffeas \Pc|PC_o[10]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~33_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[10]~DUPLICATE .is_wysiwyg = "true";
defparam \Pc|PC_o[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N40
dffeas \comb_3|o_pc_debug[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o[10]~DUPLICATE_q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [10]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[10] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N27
cyclonev_lcell_comb \adder|Add0~37 (
// Equation(s):
// \adder|Add0~37_sumout  = SUM(( \Pc|PC_o [11] ) + ( GND ) + ( \adder|Add0~34  ))
// \adder|Add0~38  = CARRY(( \Pc|PC_o [11] ) + ( GND ) + ( \adder|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~37_sumout ),
	.cout(\adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~37 .extended_lut = "off";
defparam \adder|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \Pc|PC_o[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[11] .is_wysiwyg = "true";
defparam \Pc|PC_o[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N14
dffeas \comb_3|o_pc_debug[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [11]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [11]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[11] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \adder|Add0~41 (
// Equation(s):
// \adder|Add0~41_sumout  = SUM(( \Pc|PC_o [12] ) + ( GND ) + ( \adder|Add0~38  ))
// \adder|Add0~42  = CARRY(( \Pc|PC_o [12] ) + ( GND ) + ( \adder|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~41_sumout ),
	.cout(\adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~41 .extended_lut = "off";
defparam \adder|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N20
dffeas \Pc|PC_o[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~41_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[12] .is_wysiwyg = "true";
defparam \Pc|PC_o[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N26
dffeas \comb_3|o_pc_debug[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [12]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [12]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[12] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N33
cyclonev_lcell_comb \adder|Add0~45 (
// Equation(s):
// \adder|Add0~45_sumout  = SUM(( \Pc|PC_o [13] ) + ( GND ) + ( \adder|Add0~42  ))
// \adder|Add0~46  = CARRY(( \Pc|PC_o [13] ) + ( GND ) + ( \adder|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Pc|PC_o [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~45_sumout ),
	.cout(\adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~45 .extended_lut = "off";
defparam \adder|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N49
dffeas \Pc|PC_o[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~45_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[13] .is_wysiwyg = "true";
defparam \Pc|PC_o[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \comb_3|o_pc_debug[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [13]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [13]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[13] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \adder|Add0~49 (
// Equation(s):
// \adder|Add0~49_sumout  = SUM(( \Pc|PC_o [14] ) + ( GND ) + ( \adder|Add0~46  ))
// \adder|Add0~50  = CARRY(( \Pc|PC_o [14] ) + ( GND ) + ( \adder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Pc|PC_o [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~49_sumout ),
	.cout(\adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~49 .extended_lut = "off";
defparam \adder|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N2
dffeas \Pc|PC_o[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~49_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[14] .is_wysiwyg = "true";
defparam \Pc|PC_o[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N16
dffeas \comb_3|o_pc_debug[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [14]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [14]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[14] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \adder|Add0~53 (
// Equation(s):
// \adder|Add0~53_sumout  = SUM(( \Pc|PC_o[15]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~50  ))
// \adder|Add0~54  = CARRY(( \Pc|PC_o[15]~DUPLICATE_q  ) + ( GND ) + ( \adder|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~53_sumout ),
	.cout(\adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~53 .extended_lut = "off";
defparam \adder|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N14
dffeas \Pc|PC_o[15]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~53_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[15]~DUPLICATE .is_wysiwyg = "true";
defparam \Pc|PC_o[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N55
dffeas \comb_3|o_pc_debug[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o[15]~DUPLICATE_q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [15]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[15] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \adder|Add0~57 (
// Equation(s):
// \adder|Add0~57_sumout  = SUM(( \Pc|PC_o [16] ) + ( GND ) + ( \adder|Add0~54  ))
// \adder|Add0~58  = CARRY(( \Pc|PC_o [16] ) + ( GND ) + ( \adder|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~57_sumout ),
	.cout(\adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~57 .extended_lut = "off";
defparam \adder|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N44
dffeas \Pc|PC_o[16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[16] .is_wysiwyg = "true";
defparam \Pc|PC_o[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N37
dffeas \comb_3|o_pc_debug[16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [16]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [16]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[16] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N45
cyclonev_lcell_comb \adder|Add0~61 (
// Equation(s):
// \adder|Add0~61_sumout  = SUM(( \Pc|PC_o [17] ) + ( GND ) + ( \adder|Add0~58  ))
// \adder|Add0~62  = CARRY(( \Pc|PC_o [17] ) + ( GND ) + ( \adder|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~61_sumout ),
	.cout(\adder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~61 .extended_lut = "off";
defparam \adder|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N47
dffeas \Pc|PC_o[17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[17] .is_wysiwyg = "true";
defparam \Pc|PC_o[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N20
dffeas \comb_3|o_pc_debug[17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [17]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [17]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[17] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \adder|Add0~65 (
// Equation(s):
// \adder|Add0~65_sumout  = SUM(( \Pc|PC_o [18] ) + ( GND ) + ( \adder|Add0~62  ))
// \adder|Add0~66  = CARRY(( \Pc|PC_o [18] ) + ( GND ) + ( \adder|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~65_sumout ),
	.cout(\adder|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~65 .extended_lut = "off";
defparam \adder|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N49
dffeas \Pc|PC_o[18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[18] .is_wysiwyg = "true";
defparam \Pc|PC_o[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \comb_3|o_pc_debug[18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [18]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [18]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[18] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N51
cyclonev_lcell_comb \adder|Add0~69 (
// Equation(s):
// \adder|Add0~69_sumout  = SUM(( \Pc|PC_o [19] ) + ( GND ) + ( \adder|Add0~66  ))
// \adder|Add0~70  = CARRY(( \Pc|PC_o [19] ) + ( GND ) + ( \adder|Add0~66  ))

	.dataa(!\Pc|PC_o [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~69_sumout ),
	.cout(\adder|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~69 .extended_lut = "off";
defparam \adder|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \adder|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \Pc|PC_o[19]~feeder (
// Equation(s):
// \Pc|PC_o[19]~feeder_combout  = ( \adder|Add0~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\adder|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Pc|PC_o[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Pc|PC_o[19]~feeder .extended_lut = "off";
defparam \Pc|PC_o[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Pc|PC_o[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N8
dffeas \Pc|PC_o[19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\Pc|PC_o[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[19] .is_wysiwyg = "true";
defparam \Pc|PC_o[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N58
dffeas \comb_3|o_pc_debug[19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [19]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [19]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[19] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \adder|Add0~73 (
// Equation(s):
// \adder|Add0~73_sumout  = SUM(( \Pc|PC_o [20] ) + ( GND ) + ( \adder|Add0~70  ))
// \adder|Add0~74  = CARRY(( \Pc|PC_o [20] ) + ( GND ) + ( \adder|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~73_sumout ),
	.cout(\adder|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~73 .extended_lut = "off";
defparam \adder|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N55
dffeas \Pc|PC_o[20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[20] .is_wysiwyg = "true";
defparam \Pc|PC_o[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \comb_3|o_pc_debug[20]~feeder (
// Equation(s):
// \comb_3|o_pc_debug[20]~feeder_combout  = ( \Pc|PC_o [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Pc|PC_o [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|o_pc_debug[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|o_pc_debug[20]~feeder .extended_lut = "off";
defparam \comb_3|o_pc_debug[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \comb_3|o_pc_debug[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N13
dffeas \comb_3|o_pc_debug[20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\comb_3|o_pc_debug[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [20]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[20] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N57
cyclonev_lcell_comb \adder|Add0~77 (
// Equation(s):
// \adder|Add0~77_sumout  = SUM(( \Pc|PC_o [21] ) + ( GND ) + ( \adder|Add0~74  ))
// \adder|Add0~78  = CARRY(( \Pc|PC_o [21] ) + ( GND ) + ( \adder|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~77_sumout ),
	.cout(\adder|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~77 .extended_lut = "off";
defparam \adder|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N58
dffeas \Pc|PC_o[21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[21] .is_wysiwyg = "true";
defparam \Pc|PC_o[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N10
dffeas \comb_3|o_pc_debug[21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [21]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [21]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[21] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \adder|Add0~81 (
// Equation(s):
// \adder|Add0~81_sumout  = SUM(( \Pc|PC_o [22] ) + ( GND ) + ( \adder|Add0~78  ))
// \adder|Add0~82  = CARRY(( \Pc|PC_o [22] ) + ( GND ) + ( \adder|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~81_sumout ),
	.cout(\adder|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~81 .extended_lut = "off";
defparam \adder|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N2
dffeas \Pc|PC_o[22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[22] .is_wysiwyg = "true";
defparam \Pc|PC_o[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N58
dffeas \comb_3|o_pc_debug[22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [22]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [22]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[22] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \adder|Add0~85 (
// Equation(s):
// \adder|Add0~85_sumout  = SUM(( \Pc|PC_o [23] ) + ( GND ) + ( \adder|Add0~82  ))
// \adder|Add0~86  = CARRY(( \Pc|PC_o [23] ) + ( GND ) + ( \adder|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~85_sumout ),
	.cout(\adder|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~85 .extended_lut = "off";
defparam \adder|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N5
dffeas \Pc|PC_o[23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[23] .is_wysiwyg = "true";
defparam \Pc|PC_o[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N37
dffeas \comb_3|o_pc_debug[23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [23]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [23]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[23] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \adder|Add0~89 (
// Equation(s):
// \adder|Add0~89_sumout  = SUM(( \Pc|PC_o [24] ) + ( GND ) + ( \adder|Add0~86  ))
// \adder|Add0~90  = CARRY(( \Pc|PC_o [24] ) + ( GND ) + ( \adder|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~89_sumout ),
	.cout(\adder|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~89 .extended_lut = "off";
defparam \adder|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N8
dffeas \Pc|PC_o[24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[24] .is_wysiwyg = "true";
defparam \Pc|PC_o[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N46
dffeas \comb_3|o_pc_debug[24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [24]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [24]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[24] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \adder|Add0~93 (
// Equation(s):
// \adder|Add0~93_sumout  = SUM(( \Pc|PC_o [25] ) + ( GND ) + ( \adder|Add0~90  ))
// \adder|Add0~94  = CARRY(( \Pc|PC_o [25] ) + ( GND ) + ( \adder|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~93_sumout ),
	.cout(\adder|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~93 .extended_lut = "off";
defparam \adder|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N11
dffeas \Pc|PC_o[25] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[25] .is_wysiwyg = "true";
defparam \Pc|PC_o[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N40
dffeas \comb_3|o_pc_debug[25] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [25]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [25]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[25] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \adder|Add0~97 (
// Equation(s):
// \adder|Add0~97_sumout  = SUM(( \Pc|PC_o [26] ) + ( GND ) + ( \adder|Add0~94  ))
// \adder|Add0~98  = CARRY(( \Pc|PC_o [26] ) + ( GND ) + ( \adder|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~97_sumout ),
	.cout(\adder|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~97 .extended_lut = "off";
defparam \adder|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N14
dffeas \Pc|PC_o[26] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[26] .is_wysiwyg = "true";
defparam \Pc|PC_o[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N50
dffeas \comb_3|o_pc_debug[26] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [26]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [26]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[26] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \adder|Add0~101 (
// Equation(s):
// \adder|Add0~101_sumout  = SUM(( \Pc|PC_o [27] ) + ( GND ) + ( \adder|Add0~98  ))
// \adder|Add0~102  = CARRY(( \Pc|PC_o [27] ) + ( GND ) + ( \adder|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~101_sumout ),
	.cout(\adder|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~101 .extended_lut = "off";
defparam \adder|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N17
dffeas \Pc|PC_o[27] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[27] .is_wysiwyg = "true";
defparam \Pc|PC_o[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N35
dffeas \comb_3|o_pc_debug[27] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [27]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [27]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[27] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \adder|Add0~105 (
// Equation(s):
// \adder|Add0~105_sumout  = SUM(( \Pc|PC_o [28] ) + ( GND ) + ( \adder|Add0~102  ))
// \adder|Add0~106  = CARRY(( \Pc|PC_o [28] ) + ( GND ) + ( \adder|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~105_sumout ),
	.cout(\adder|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~105 .extended_lut = "off";
defparam \adder|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N20
dffeas \Pc|PC_o[28] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[28] .is_wysiwyg = "true";
defparam \Pc|PC_o[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N55
dffeas \comb_3|o_pc_debug[28] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [28]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [28]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[28] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N21
cyclonev_lcell_comb \adder|Add0~109 (
// Equation(s):
// \adder|Add0~109_sumout  = SUM(( \Pc|PC_o [29] ) + ( GND ) + ( \adder|Add0~106  ))
// \adder|Add0~110  = CARRY(( \Pc|PC_o [29] ) + ( GND ) + ( \adder|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~109_sumout ),
	.cout(\adder|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~109 .extended_lut = "off";
defparam \adder|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \Pc|PC_o[29] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[29] .is_wysiwyg = "true";
defparam \Pc|PC_o[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N43
dffeas \comb_3|o_pc_debug[29] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [29]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [29]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[29] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \adder|Add0~113 (
// Equation(s):
// \adder|Add0~113_sumout  = SUM(( \Pc|PC_o [30] ) + ( GND ) + ( \adder|Add0~110  ))
// \adder|Add0~114  = CARRY(( \Pc|PC_o [30] ) + ( GND ) + ( \adder|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~113_sumout ),
	.cout(\adder|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~113 .extended_lut = "off";
defparam \adder|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N26
dffeas \Pc|PC_o[30] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[30] .is_wysiwyg = "true";
defparam \Pc|PC_o[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N31
dffeas \comb_3|o_pc_debug[30] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [30]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [30]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[30] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N27
cyclonev_lcell_comb \adder|Add0~117 (
// Equation(s):
// \adder|Add0~117_sumout  = SUM(( \Pc|PC_o [31] ) + ( GND ) + ( \adder|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~117 .extended_lut = "off";
defparam \adder|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N29
dffeas \Pc|PC_o[31] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\adder|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[31] .is_wysiwyg = "true";
defparam \Pc|PC_o[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N52
dffeas \comb_3|o_pc_debug[31] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Pc|PC_o [31]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|o_pc_debug [31]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|o_pc_debug[31] .is_wysiwyg = "true";
defparam \comb_3|o_pc_debug[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N3
cyclonev_lcell_comb \i$|instructions_value~2 (
// Equation(s):
// \i$|instructions_value~2_combout  = ( !\Pc|PC_o [8] & ( (!\Pc|PC_o [7] & !\Pc|PC_o [6]) ) )

	.dataa(!\Pc|PC_o [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Pc|PC_o [6]),
	.datae(gnd),
	.dataf(!\Pc|PC_o [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i$|instructions_value~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i$|instructions_value~2 .extended_lut = "off";
defparam \i$|instructions_value~2 .lut_mask = 64'hAA00AA0000000000;
defparam \i$|instructions_value~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \i$|instructions_value~0 (
// Equation(s):
// \i$|instructions_value~0_combout  = ( \Pc|PC_o [3] & ( (!\Pc|PC_o [2] & (!\Pc|PC_o [5] & !\Pc|PC_o [4])) ) ) # ( !\Pc|PC_o [3] & ( (!\Pc|PC_o [5] & !\Pc|PC_o [4]) ) )

	.dataa(gnd),
	.datab(!\Pc|PC_o [2]),
	.datac(!\Pc|PC_o [5]),
	.datad(!\Pc|PC_o [4]),
	.datae(gnd),
	.dataf(!\Pc|PC_o [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i$|instructions_value~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i$|instructions_value~0 .extended_lut = "off";
defparam \i$|instructions_value~0 .lut_mask = 64'hF000F000C000C000;
defparam \i$|instructions_value~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N38
dffeas \Pc|PC_o[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~33_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[10] .is_wysiwyg = "true";
defparam \Pc|PC_o[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N51
cyclonev_lcell_comb \i$|instructions_value~1 (
// Equation(s):
// \i$|instructions_value~1_combout  = ( !\Pc|PC_o [10] & ( !\Pc|PC_o [11] & ( (!\Pc|PC_o [14] & (!\Pc|PC_o [9] & (!\Pc|PC_o [13] & !\Pc|PC_o [12]))) ) ) )

	.dataa(!\Pc|PC_o [14]),
	.datab(!\Pc|PC_o [9]),
	.datac(!\Pc|PC_o [13]),
	.datad(!\Pc|PC_o [12]),
	.datae(!\Pc|PC_o [10]),
	.dataf(!\Pc|PC_o [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i$|instructions_value~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i$|instructions_value~1 .extended_lut = "off";
defparam \i$|instructions_value~1 .lut_mask = 64'h8000000000000000;
defparam \i$|instructions_value~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N54
cyclonev_lcell_comb \i$|instructions_value~3 (
// Equation(s):
// \i$|instructions_value~3_combout  = ( \i$|instructions_value~1_combout  & ( (\i$|instructions_value~2_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & \i$|instructions_value~0_combout )) ) )

	.dataa(!\i$|instructions_value~2_combout ),
	.datab(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datac(!\i$|instructions_value~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i$|instructions_value~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i$|instructions_value~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i$|instructions_value~3 .extended_lut = "off";
defparam \i$|instructions_value~3 .lut_mask = 64'h0000000004040404;
defparam \i$|instructions_value~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N56
dffeas \ins_vld|o_insn_vld (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i$|instructions_value~3_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins_vld|o_insn_vld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins_vld|o_insn_vld .is_wysiwyg = "true";
defparam \ins_vld|o_insn_vld .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \i_io_sw[4]~input (
	.i(i_io_sw[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[4]~input_o ));
// synopsys translate_off
defparam \i_io_sw[4]~input .bus_hold = "false";
defparam \i_io_sw[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N30
cyclonev_lcell_comb \i$|instructions_value~4 (
// Equation(s):
// \i$|instructions_value~4_combout  = ( !\Pc|PC_o[15]~DUPLICATE_q  & ( (!\Pc|PC_o [4] & !\Pc|PC_o [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Pc|PC_o [4]),
	.datad(!\Pc|PC_o [5]),
	.datae(gnd),
	.dataf(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i$|instructions_value~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i$|instructions_value~4 .extended_lut = "off";
defparam \i$|instructions_value~4 .lut_mask = 64'hF000F00000000000;
defparam \i$|instructions_value~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N33
cyclonev_lcell_comb \i$|instructions_value~5 (
// Equation(s):
// \i$|instructions_value~5_combout  = ( \i$|instructions_value~1_combout  & ( (\Pc|PC_o [3] & (!\Pc|PC_o [2] & (\i$|instructions_value~4_combout  & \i$|instructions_value~2_combout ))) ) )

	.dataa(!\Pc|PC_o [3]),
	.datab(!\Pc|PC_o [2]),
	.datac(!\i$|instructions_value~4_combout ),
	.datad(!\i$|instructions_value~2_combout ),
	.datae(gnd),
	.dataf(!\i$|instructions_value~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i$|instructions_value~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i$|instructions_value~5 .extended_lut = "off";
defparam \i$|instructions_value~5 .lut_mask = 64'h0000000000040004;
defparam \i$|instructions_value~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N24
cyclonev_lcell_comb \mux213|y[2]~1 (
// Equation(s):
// \mux213|y[2]~1_combout  = ( \i$|instructions_value~3_combout  & ( \i$|instructions_value~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i$|instructions_value~5_combout ),
	.datae(gnd),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux213|y[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux213|y[2]~1 .extended_lut = "off";
defparam \mux213|y[2]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \mux213|y[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N6
cyclonev_lcell_comb \alu|Mux20~0 (
// Equation(s):
// \alu|Mux20~0_combout  = (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & !\regf|regfile[2][4]~q ))

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux20~0 .extended_lut = "off";
defparam \alu|Mux20~0 .lut_mask = 64'h1010101010101010;
defparam \alu|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N18
cyclonev_lcell_comb \i$|instructions_value~6 (
// Equation(s):
// \i$|instructions_value~6_combout  = ( \i$|instructions_value~4_combout  & ( (\i$|instructions_value~1_combout  & \i$|instructions_value~2_combout ) ) )

	.dataa(!\i$|instructions_value~1_combout ),
	.datab(gnd),
	.datac(!\i$|instructions_value~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i$|instructions_value~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i$|instructions_value~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i$|instructions_value~6 .extended_lut = "off";
defparam \i$|instructions_value~6 .lut_mask = 64'h0000000005050505;
defparam \i$|instructions_value~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N57
cyclonev_lcell_comb \regf|Decoder0~0 (
// Equation(s):
// \regf|Decoder0~0_combout  = ( \i$|instructions_value~6_combout  & ( (!\Pc|PC_o [2] & \i$|instructions_value~3_combout ) ) )

	.dataa(!\Pc|PC_o [2]),
	.datab(gnd),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i$|instructions_value~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regf|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regf|Decoder0~0 .extended_lut = "off";
defparam \regf|Decoder0~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \regf|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N26
dffeas \regf|regfile[1][4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux27~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][4] .is_wysiwyg = "true";
defparam \regf|regfile[1][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \i_io_btn[2]~input (
	.i(i_io_btn[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_btn[2]~input_o ));
// synopsys translate_off
defparam \i_io_btn[2]~input .bus_hold = "false";
defparam \i_io_btn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N12
cyclonev_lcell_comb \regf|Decoder0~1 (
// Equation(s):
// \regf|Decoder0~1_combout  = ( \i$|instructions_value~6_combout  & ( (\Pc|PC_o [2] & (\i$|instructions_value~3_combout  & !\Pc|PC_o [3])) ) )

	.dataa(!\Pc|PC_o [2]),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\Pc|PC_o [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i$|instructions_value~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regf|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regf|Decoder0~1 .extended_lut = "off";
defparam \regf|Decoder0~1 .lut_mask = 64'h0000000010101010;
defparam \regf|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N20
dffeas \regf|regfile[2][2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux29~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][2] .is_wysiwyg = "true";
defparam \regf|regfile[2][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \i_io_sw[1]~input (
	.i(i_io_sw[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[1]~input_o ));
// synopsys translate_off
defparam \i_io_sw[1]~input .bus_hold = "false";
defparam \i_io_sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y8_N13
dffeas \Pc|PC_o[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\adder|Add0~53_sumout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Pc|PC_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Pc|PC_o[15] .is_wysiwyg = "true";
defparam \Pc|PC_o[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \regf|regfile[1][1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux30~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][1] .is_wysiwyg = "true";
defparam \regf|regfile[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N57
cyclonev_lcell_comb \i$|instructions_value~7 (
// Equation(s):
// \i$|instructions_value~7_combout  = ( \i$|instructions_value~1_combout  & ( (\i$|instructions_value~0_combout  & \i$|instructions_value~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i$|instructions_value~0_combout ),
	.datad(!\i$|instructions_value~2_combout ),
	.datae(gnd),
	.dataf(!\i$|instructions_value~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i$|instructions_value~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i$|instructions_value~7 .extended_lut = "off";
defparam \i$|instructions_value~7 .lut_mask = 64'h00000000000F000F;
defparam \i$|instructions_value~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \alu|Add2~126 (
// Equation(s):
// \alu|Add2~126_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu|Add2~126_cout ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~126 .extended_lut = "off";
defparam \alu|Add2~126 .lut_mask = 64'h0000FFFF00000000;
defparam \alu|Add2~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \alu|Add2~1 (
// Equation(s):
// \alu|Add2~1_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][1]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & ((!\i$|instructions_value~5_combout ) # (\regf|regfile[2][1]~q )))) ) + ( \alu|Add2~126_cout  ))
// \alu|Add2~2  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][1]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & ((!\i$|instructions_value~5_combout ) # (\regf|regfile[2][1]~q )))) ) + ( \alu|Add2~126_cout  ))

	.dataa(!\regf|regfile[2][1]~q ),
	.datab(!\Pc|PC_o [15]),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][1]~q ),
	.datae(gnd),
	.dataf(!\i$|instructions_value~7_combout ),
	.datag(gnd),
	.cin(\alu|Add2~126_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~1_sumout ),
	.cout(\alu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~1 .extended_lut = "off";
defparam \alu|Add2~1 .lut_mask = 64'h0000FF3B0000000F;
defparam \alu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N27
cyclonev_lcell_comb \i$|instructions_value~8 (
// Equation(s):
// \i$|instructions_value~8_combout  = ( \i$|instructions_value~1_combout  & ( (!\Pc|PC_o [3] & (!\Pc|PC_o [2] & (\i$|instructions_value~4_combout  & \i$|instructions_value~2_combout ))) ) )

	.dataa(!\Pc|PC_o [3]),
	.datab(!\Pc|PC_o [2]),
	.datac(!\i$|instructions_value~4_combout ),
	.datad(!\i$|instructions_value~2_combout ),
	.datae(gnd),
	.dataf(!\i$|instructions_value~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i$|instructions_value~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i$|instructions_value~8 .extended_lut = "off";
defparam \i$|instructions_value~8 .lut_mask = 64'h0000000000080008;
defparam \i$|instructions_value~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N53
dffeas \regf|regfile[1][3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux28~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][3] .is_wysiwyg = "true";
defparam \regf|regfile[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \alu|Add2~97 (
// Equation(s):
// \alu|Add2~97_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][2]~q ) ) + ( (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & \regf|regfile[2][2]~q )) ) + ( \alu|Add2~2  ))
// \alu|Add2~98  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][2]~q ) ) + ( (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & \regf|regfile[2][2]~q )) ) + ( \alu|Add2~2  ))

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(!\regf|regfile[1][2]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][2]~q ),
	.datag(gnd),
	.cin(\alu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~97_sumout ),
	.cout(\alu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~97 .extended_lut = "off";
defparam \alu|Add2~97 .lut_mask = 64'h0000FFFA00000055;
defparam \alu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \alu|Add2~117 (
// Equation(s):
// \alu|Add2~117_sumout  = SUM(( (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout  & ((\i$|instructions_value~8_combout ))) # (\i$|instructions_value~5_combout  & (\regf|regfile[2][3]~q )))) ) + ( (\i$|instructions_value~5_combout  & 
// \regf|regfile[1][3]~q ) ) + ( \alu|Add2~98  ))
// \alu|Add2~118  = CARRY(( (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout  & ((\i$|instructions_value~8_combout ))) # (\i$|instructions_value~5_combout  & (\regf|regfile[2][3]~q )))) ) + ( (\i$|instructions_value~5_combout  & 
// \regf|regfile[1][3]~q ) ) + ( \alu|Add2~98  ))

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\regf|regfile[2][3]~q ),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(!\i$|instructions_value~8_combout ),
	.datae(gnd),
	.dataf(!\regf|regfile[1][3]~q ),
	.datag(gnd),
	.cin(\alu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~117_sumout ),
	.cout(\alu|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~117 .extended_lut = "off";
defparam \alu|Add2~117 .lut_mask = 64'h0000FFAA0000010B;
defparam \alu|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N21
cyclonev_lcell_comb \alu|shifted_data~23 (
// Equation(s):
// \alu|shifted_data~23_combout  = ( \mux213|y[3]~0_combout  & ( \i$|instructions_value~3_combout  ) ) # ( !\mux213|y[3]~0_combout  & ( (\i$|instructions_value~5_combout  & (\regf|regfile[2][2]~q  & \i$|instructions_value~3_combout )) ) )

	.dataa(gnd),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\regf|regfile[2][2]~q ),
	.datad(!\i$|instructions_value~3_combout ),
	.datae(gnd),
	.dataf(!\mux213|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~23 .extended_lut = "off";
defparam \alu|shifted_data~23 .lut_mask = 64'h0003000300FF00FF;
defparam \alu|shifted_data~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \alu|shifted_data~22 (
// Equation(s):
// \alu|shifted_data~22_combout  = ( \regf|regfile[2][1]~q  & ( (!\i$|instructions_value~3_combout  & (\regf|regfile[1][3]~q )) # (\i$|instructions_value~3_combout  & ((\regf|regfile[1][1]~q ))) ) ) # ( !\regf|regfile[2][1]~q  & ( 
// (!\i$|instructions_value~5_combout  & ((!\i$|instructions_value~3_combout  & (\regf|regfile[1][3]~q )) # (\i$|instructions_value~3_combout  & ((\regf|regfile[1][1]~q ))))) # (\i$|instructions_value~5_combout  & (((\regf|regfile[1][3]~q )))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[1][3]~q ),
	.datad(!\regf|regfile[1][1]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~22 .extended_lut = "off";
defparam \alu|shifted_data~22 .lut_mask = 64'h0D2F0D2F0C3F0C3F;
defparam \alu|shifted_data~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \alu|shifted_data~24 (
// Equation(s):
// \alu|shifted_data~24_combout  = ( \alu|shifted_data~22_combout  & ( (\i$|instructions_value~5_combout  & !\alu|shifted_data~23_combout ) ) )

	.dataa(gnd),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(gnd),
	.datad(!\alu|shifted_data~23_combout ),
	.datae(gnd),
	.dataf(!\alu|shifted_data~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~24 .extended_lut = "off";
defparam \alu|shifted_data~24 .lut_mask = 64'h0000000033003300;
defparam \alu|shifted_data~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \mux31|Mux28~0 (
// Equation(s):
// \mux31|Mux28~0_combout  = ( \regf|regfile[2][4]~q  & ( (\alu|Add2~117_sumout  & (\i$|instructions_value~3_combout  & !\i$|instructions_value~5_combout )) ) ) # ( !\regf|regfile[2][4]~q  & ( (\i$|instructions_value~3_combout  & 
// ((!\i$|instructions_value~5_combout  & (\alu|Add2~117_sumout )) # (\i$|instructions_value~5_combout  & ((\alu|shifted_data~24_combout ))))) ) )

	.dataa(!\alu|Add2~117_sumout ),
	.datab(!\alu|shifted_data~24_combout ),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(!\i$|instructions_value~5_combout ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux28~0 .extended_lut = "off";
defparam \mux31|Mux28~0 .lut_mask = 64'h0503050305000500;
defparam \mux31|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \i_io_sw[3]~input (
	.i(i_io_sw[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[3]~input_o ));
// synopsys translate_off
defparam \i_io_sw[3]~input .bus_hold = "false";
defparam \i_io_sw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \i_io_btn[3]~input (
	.i(i_io_btn[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_btn[3]~input_o ));
// synopsys translate_off
defparam \i_io_btn[3]~input .bus_hold = "false";
defparam \i_io_btn[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N42
cyclonev_lcell_comb \alu|Mux10~0 (
// Equation(s):
// \alu|Mux10~0_combout  = ( \mux213|y[3]~0_combout  & ( (\i$|instructions_value~5_combout  & \i$|instructions_value~3_combout ) ) ) # ( !\mux213|y[3]~0_combout  & ( (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & 
// \regf|regfile[2][4]~q )) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux213|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux10~0 .extended_lut = "off";
defparam \alu|Mux10~0 .lut_mask = 64'h0101010111111111;
defparam \alu|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \mux213|y[3]~4 (
// Equation(s):
// \mux213|y[3]~4_combout  = ( \i$|instructions_value~3_combout  & ( \mux213|y[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux213|y[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux213|y[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux213|y[3]~4 .extended_lut = "off";
defparam \mux213|y[3]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \mux213|y[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \alu|shifted_data~51 (
// Equation(s):
// \alu|shifted_data~51_combout  = ( \i$|instructions_value~3_combout  & ( (\regf|regfile[2][2]~q  & (\i$|instructions_value~5_combout  & \regf|regfile[1][1]~q )) ) )

	.dataa(gnd),
	.datab(!\regf|regfile[2][2]~q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][1]~q ),
	.datae(gnd),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~51 .extended_lut = "off";
defparam \alu|shifted_data~51 .lut_mask = 64'h0000000000030003;
defparam \alu|shifted_data~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N9
cyclonev_lcell_comb \alu|shifted_data~66 (
// Equation(s):
// \alu|shifted_data~66_combout  = ( \regf|regfile[2][2]~q  & ( (\i$|instructions_value~5_combout  & !\i$|instructions_value~3_combout ) ) ) # ( !\regf|regfile[2][2]~q  & ( (\i$|instructions_value~5_combout  & ((!\regf|regfile[2][1]~q ) # 
// (!\i$|instructions_value~3_combout ))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\i$|instructions_value~3_combout ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~66 .extended_lut = "off";
defparam \alu|shifted_data~66 .lut_mask = 64'h5550555055005500;
defparam \alu|shifted_data~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N34
dffeas \regf|regfile[2][8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux23~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][8] .is_wysiwyg = "true";
defparam \regf|regfile[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N18
cyclonev_lcell_comb \alu|shifted_data~13 (
// Equation(s):
// \alu|shifted_data~13_combout  = ( \regf|regfile[1][1]~q  & ( \regf|regfile[1][3]~q  & ( (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & \regf|regfile[2][2]~q )) ) ) ) # ( !\regf|regfile[1][1]~q  & ( \regf|regfile[1][3]~q  & ( 
// (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & (!\regf|regfile[2][1]~q  & \regf|regfile[2][2]~q ))) ) ) ) # ( \regf|regfile[1][1]~q  & ( !\regf|regfile[1][3]~q  & ( (\i$|instructions_value~5_combout  & 
// (\i$|instructions_value~3_combout  & (\regf|regfile[2][1]~q  & \regf|regfile[2][2]~q ))) ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\regf|regfile[2][2]~q ),
	.datae(!\regf|regfile[1][1]~q ),
	.dataf(!\regf|regfile[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~13 .extended_lut = "off";
defparam \alu|shifted_data~13 .lut_mask = 64'h0000000100100011;
defparam \alu|shifted_data~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N27
cyclonev_lcell_comb \alu|shifted_data~2 (
// Equation(s):
// \alu|shifted_data~2_combout  = ( \mux213|y[3]~0_combout  & ( (\i$|instructions_value~5_combout  & !\i$|instructions_value~3_combout ) ) ) # ( !\mux213|y[3]~0_combout  & ( \i$|instructions_value~5_combout  ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux213|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~2 .extended_lut = "off";
defparam \alu|shifted_data~2 .lut_mask = 64'h5555555550505050;
defparam \alu|shifted_data~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N30
cyclonev_lcell_comb \alu|shifted_data~14 (
// Equation(s):
// \alu|shifted_data~14_combout  = ( \regf|regfile[1][5]~q  & ( \regf|regfile[1][7]~q  & ( (!\i$|instructions_value~5_combout ) # ((!\i$|instructions_value~3_combout ) # (!\regf|regfile[2][2]~q )) ) ) ) # ( !\regf|regfile[1][5]~q  & ( \regf|regfile[1][7]~q  
// & ( (!\i$|instructions_value~3_combout ) # ((\i$|instructions_value~5_combout  & (!\regf|regfile[2][1]~q  & !\regf|regfile[2][2]~q ))) ) ) ) # ( \regf|regfile[1][5]~q  & ( !\regf|regfile[1][7]~q  & ( (\i$|instructions_value~3_combout  & 
// ((!\i$|instructions_value~5_combout ) # ((\regf|regfile[2][1]~q  & !\regf|regfile[2][2]~q )))) ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\regf|regfile[2][2]~q ),
	.datae(!\regf|regfile[1][5]~q ),
	.dataf(!\regf|regfile[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~14 .extended_lut = "off";
defparam \alu|shifted_data~14 .lut_mask = 64'h00002322DCCCFFEE;
defparam \alu|shifted_data~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N45
cyclonev_lcell_comb \alu|shifted_data~15 (
// Equation(s):
// \alu|shifted_data~15_combout  = ( \alu|shifted_data~14_combout  & ( \alu|shifted_data~2_combout  ) ) # ( !\alu|shifted_data~14_combout  & ( (\alu|shifted_data~13_combout  & \alu|shifted_data~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|shifted_data~13_combout ),
	.datad(!\alu|shifted_data~2_combout ),
	.datae(gnd),
	.dataf(!\alu|shifted_data~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~15 .extended_lut = "off";
defparam \alu|shifted_data~15 .lut_mask = 64'h000F000F00FF00FF;
defparam \alu|shifted_data~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \regf|regfile[2][7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux24~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][7] .is_wysiwyg = "true";
defparam \regf|regfile[2][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \i_io_sw[6]~input (
	.i(i_io_sw[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[6]~input_o ));
// synopsys translate_off
defparam \i_io_sw[6]~input .bus_hold = "false";
defparam \i_io_sw[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \alu|shifted_data~5 (
// Equation(s):
// \alu|shifted_data~5_combout  = ( \regf|regfile[1][0]~q  & ( \regf|regfile[1][2]~q  & ( (\regf|regfile[2][2]~q  & (\i$|instructions_value~5_combout  & \i$|instructions_value~3_combout )) ) ) ) # ( !\regf|regfile[1][0]~q  & ( \regf|regfile[1][2]~q  & ( 
// (\regf|regfile[2][2]~q  & (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & !\regf|regfile[2][1]~q ))) ) ) ) # ( \regf|regfile[1][0]~q  & ( !\regf|regfile[1][2]~q  & ( (\regf|regfile[2][2]~q  & (\i$|instructions_value~5_combout  & 
// (\i$|instructions_value~3_combout  & \regf|regfile[2][1]~q ))) ) ) )

	.dataa(!\regf|regfile[2][2]~q ),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(!\regf|regfile[2][1]~q ),
	.datae(!\regf|regfile[1][0]~q ),
	.dataf(!\regf|regfile[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~5 .extended_lut = "off";
defparam \alu|shifted_data~5 .lut_mask = 64'h0000000101000101;
defparam \alu|shifted_data~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \regf|regfile[1][6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux25~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][6] .is_wysiwyg = "true";
defparam \regf|regfile[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \alu|shifted_data~6 (
// Equation(s):
// \alu|shifted_data~6_combout  = ( \regf|regfile[1][4]~q  & ( \regf|regfile[1][6]~q  & ( (!\regf|regfile[2][2]~q ) # ((!\i$|instructions_value~5_combout ) # (!\i$|instructions_value~3_combout )) ) ) ) # ( !\regf|regfile[1][4]~q  & ( \regf|regfile[1][6]~q  & 
// ( (!\i$|instructions_value~3_combout ) # ((!\regf|regfile[2][2]~q  & (\i$|instructions_value~5_combout  & !\regf|regfile[2][1]~q ))) ) ) ) # ( \regf|regfile[1][4]~q  & ( !\regf|regfile[1][6]~q  & ( (\i$|instructions_value~3_combout  & 
// ((!\i$|instructions_value~5_combout ) # ((!\regf|regfile[2][2]~q  & \regf|regfile[2][1]~q )))) ) ) )

	.dataa(!\regf|regfile[2][2]~q ),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(!\regf|regfile[2][1]~q ),
	.datae(!\regf|regfile[1][4]~q ),
	.dataf(!\regf|regfile[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~6 .extended_lut = "off";
defparam \alu|shifted_data~6 .lut_mask = 64'h00000C0EF2F0FEFE;
defparam \alu|shifted_data~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N3
cyclonev_lcell_comb \alu|shifted_data~7 (
// Equation(s):
// \alu|shifted_data~7_combout  = ( \alu|shifted_data~2_combout  & ( (\alu|shifted_data~6_combout ) # (\alu|shifted_data~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|shifted_data~5_combout ),
	.datad(!\alu|shifted_data~6_combout ),
	.datae(gnd),
	.dataf(!\alu|shifted_data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~7 .extended_lut = "off";
defparam \alu|shifted_data~7 .lut_mask = 64'h000000000FFF0FFF;
defparam \alu|shifted_data~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N14
dffeas \regf|regfile[2][5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux26~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][5] .is_wysiwyg = "true";
defparam \regf|regfile[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \alu|Add2~5 (
// Equation(s):
// \alu|Add2~5_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][4]~q ) ) + ( (\i$|instructions_value~5_combout  & (!\Pc|PC_o [15] & (\regf|regfile[2][4]~q  & \i$|instructions_value~7_combout ))) ) + ( \alu|Add2~118  ))
// \alu|Add2~6  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][4]~q ) ) + ( (\i$|instructions_value~5_combout  & (!\Pc|PC_o [15] & (\regf|regfile[2][4]~q  & \i$|instructions_value~7_combout ))) ) + ( \alu|Add2~118  ))

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\Pc|PC_o [15]),
	.datac(!\regf|regfile[2][4]~q ),
	.datad(!\regf|regfile[1][4]~q ),
	.datae(gnd),
	.dataf(!\i$|instructions_value~7_combout ),
	.datag(gnd),
	.cin(\alu|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~5_sumout ),
	.cout(\alu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~5 .extended_lut = "off";
defparam \alu|Add2~5 .lut_mask = 64'h0000FFFB00000055;
defparam \alu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \alu|Add2~113 (
// Equation(s):
// \alu|Add2~113_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][5]~q ) ) + ( (\i$|instructions_value~5_combout  & (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & \regf|regfile[2][5]~q ))) ) + ( \alu|Add2~6  ))
// \alu|Add2~114  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][5]~q ) ) + ( (\i$|instructions_value~5_combout  & (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & \regf|regfile[2][5]~q ))) ) + ( \alu|Add2~6  ))

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\Pc|PC_o [15]),
	.datac(!\i$|instructions_value~7_combout ),
	.datad(!\regf|regfile[1][5]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][5]~q ),
	.datag(gnd),
	.cin(\alu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~113_sumout ),
	.cout(\alu|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~113 .extended_lut = "off";
defparam \alu|Add2~113 .lut_mask = 64'h0000FFFB00000055;
defparam \alu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \alu|Add2~121 (
// Equation(s):
// \alu|Add2~121_sumout  = SUM(( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][6]~q ))) ) + ( (\i$|instructions_value~5_combout  & \regf|regfile[1][6]~q ) ) + ( \alu|Add2~114  ))
// \alu|Add2~122  = CARRY(( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][6]~q ))) ) + ( (\i$|instructions_value~5_combout  & \regf|regfile[1][6]~q ) ) + ( \alu|Add2~114  ))

	.dataa(!\Pc|PC_o [15]),
	.datab(!\i$|instructions_value~7_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[2][6]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[1][6]~q ),
	.datag(gnd),
	.cin(\alu|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~121_sumout ),
	.cout(\alu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~121 .extended_lut = "off";
defparam \alu|Add2~121 .lut_mask = 64'h0000FFF000000002;
defparam \alu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N18
cyclonev_lcell_comb \mux31|Mux25~0 (
// Equation(s):
// \mux31|Mux25~0_combout  = ( \i$|instructions_value~3_combout  & ( \alu|Add2~121_sumout  & ( (!\i$|instructions_value~5_combout ) # ((\alu|shifted_data~7_combout  & !\regf|regfile[2][4]~q )) ) ) ) # ( \i$|instructions_value~3_combout  & ( 
// !\alu|Add2~121_sumout  & ( (\i$|instructions_value~5_combout  & (\alu|shifted_data~7_combout  & !\regf|regfile[2][4]~q )) ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\alu|shifted_data~7_combout ),
	.datac(!\regf|regfile[2][4]~q ),
	.datad(gnd),
	.datae(!\i$|instructions_value~3_combout ),
	.dataf(!\alu|Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux25~0 .extended_lut = "off";
defparam \mux31|Mux25~0 .lut_mask = 64'h000010100000BABA;
defparam \mux31|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N36
cyclonev_lcell_comb \mux31|Mux25~1 (
// Equation(s):
// \mux31|Mux25~1_combout  = ( \mux31|Mux0~3_combout  & ( \alu|Mux0~1_combout  & ( \mux31|Mux25~0_combout  ) ) ) # ( !\mux31|Mux0~3_combout  & ( \alu|Mux0~1_combout  & ( \mux31|Mux25~0_combout  ) ) ) # ( \mux31|Mux0~3_combout  & ( !\alu|Mux0~1_combout  & ( 
// ((\i_io_sw[6]~input_o  & (\mux31|Mux0~15_combout  & !\alu|Mux27~0_combout ))) # (\mux31|Mux25~0_combout ) ) ) ) # ( !\mux31|Mux0~3_combout  & ( !\alu|Mux0~1_combout  & ( \mux31|Mux25~0_combout  ) ) )

	.dataa(!\i_io_sw[6]~input_o ),
	.datab(!\mux31|Mux25~0_combout ),
	.datac(!\mux31|Mux0~15_combout ),
	.datad(!\alu|Mux27~0_combout ),
	.datae(!\mux31|Mux0~3_combout ),
	.dataf(!\alu|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux25~1 .extended_lut = "off";
defparam \mux31|Mux25~1 .lut_mask = 64'h3333373333333333;
defparam \mux31|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N41
dffeas \regf|regfile[2][6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux25~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][6] .is_wysiwyg = "true";
defparam \regf|regfile[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \alu|Add2~105 (
// Equation(s):
// \alu|Add2~105_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][7]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][7]~q ))) ) + ( \alu|Add2~122  ))
// \alu|Add2~106  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][7]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][7]~q ))) ) + ( \alu|Add2~122  ))

	.dataa(!\Pc|PC_o [15]),
	.datab(!\i$|instructions_value~7_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][7]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][7]~q ),
	.datag(gnd),
	.cin(\alu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~105_sumout ),
	.cout(\alu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~105 .extended_lut = "off";
defparam \alu|Add2~105 .lut_mask = 64'h0000FFFD0000000F;
defparam \alu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N51
cyclonev_lcell_comb \mux31|Mux24~0 (
// Equation(s):
// \mux31|Mux24~0_combout  = ( \alu|shifted_data~15_combout  & ( \alu|Add2~105_sumout  & ( (\i$|instructions_value~3_combout  & ((!\regf|regfile[2][4]~q ) # (!\i$|instructions_value~5_combout ))) ) ) ) # ( !\alu|shifted_data~15_combout  & ( 
// \alu|Add2~105_sumout  & ( (!\i$|instructions_value~5_combout  & \i$|instructions_value~3_combout ) ) ) ) # ( \alu|shifted_data~15_combout  & ( !\alu|Add2~105_sumout  & ( (!\regf|regfile[2][4]~q  & (\i$|instructions_value~5_combout  & 
// \i$|instructions_value~3_combout )) ) ) )

	.dataa(!\regf|regfile[2][4]~q ),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(gnd),
	.datae(!\alu|shifted_data~15_combout ),
	.dataf(!\alu|Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux24~0 .extended_lut = "off";
defparam \mux31|Mux24~0 .lut_mask = 64'h000002020C0C0E0E;
defparam \mux31|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \i_io_sw[7]~input (
	.i(i_io_sw[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[7]~input_o ));
// synopsys translate_off
defparam \i_io_sw[7]~input .bus_hold = "false";
defparam \i_io_sw[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \mux31|Mux24~1 (
// Equation(s):
// \mux31|Mux24~1_combout  = ( \mux31|Mux24~0_combout  & ( \i_io_sw[7]~input_o  ) ) # ( !\mux31|Mux24~0_combout  & ( \i_io_sw[7]~input_o  & ( (!\alu|Mux0~1_combout  & (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & \mux31|Mux0~3_combout ))) ) ) ) # ( 
// \mux31|Mux24~0_combout  & ( !\i_io_sw[7]~input_o  ) )

	.dataa(!\alu|Mux0~1_combout ),
	.datab(!\alu|Mux27~0_combout ),
	.datac(!\mux31|Mux0~15_combout ),
	.datad(!\mux31|Mux0~3_combout ),
	.datae(!\mux31|Mux24~0_combout ),
	.dataf(!\i_io_sw[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux24~1 .extended_lut = "off";
defparam \mux31|Mux24~1 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \mux31|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N35
dffeas \regf|regfile[1][7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux24~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][7] .is_wysiwyg = "true";
defparam \regf|regfile[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \alu|Add2~109 (
// Equation(s):
// \alu|Add2~109_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][8]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][8]~q ))) ) + ( \alu|Add2~106  ))
// \alu|Add2~110  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][8]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][8]~q ))) ) + ( \alu|Add2~106  ))

	.dataa(!\Pc|PC_o [15]),
	.datab(!\i$|instructions_value~7_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][8]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][8]~q ),
	.datag(gnd),
	.cin(\alu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~109_sumout ),
	.cout(\alu|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~109 .extended_lut = "off";
defparam \alu|Add2~109 .lut_mask = 64'h0000FFFD0000000F;
defparam \alu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \mux31|Mux23~0 (
// Equation(s):
// \mux31|Mux23~0_combout  = ( \alu|Add2~109_sumout  & ( (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # ((\alu|shifted_data~67_combout  & !\regf|regfile[2][4]~q )))) ) ) # ( !\alu|Add2~109_sumout  & ( 
// (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & (\alu|shifted_data~67_combout  & !\regf|regfile[2][4]~q ))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\alu|shifted_data~67_combout ),
	.datad(!\regf|regfile[2][4]~q ),
	.datae(gnd),
	.dataf(!\alu|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux23~0 .extended_lut = "off";
defparam \mux31|Mux23~0 .lut_mask = 64'h0100010023222322;
defparam \mux31|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \i_io_sw[8]~input (
	.i(i_io_sw[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[8]~input_o ));
// synopsys translate_off
defparam \i_io_sw[8]~input .bus_hold = "false";
defparam \i_io_sw[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N33
cyclonev_lcell_comb \mux31|Mux23~1 (
// Equation(s):
// \mux31|Mux23~1_combout  = ( \mux31|Mux23~0_combout  & ( \i_io_sw[8]~input_o  ) ) # ( !\mux31|Mux23~0_combout  & ( \i_io_sw[8]~input_o  & ( (!\alu|Mux0~1_combout  & (!\alu|Mux27~0_combout  & (\mux31|Mux0~3_combout  & \mux31|Mux0~15_combout ))) ) ) ) # ( 
// \mux31|Mux23~0_combout  & ( !\i_io_sw[8]~input_o  ) )

	.dataa(!\alu|Mux0~1_combout ),
	.datab(!\alu|Mux27~0_combout ),
	.datac(!\mux31|Mux0~3_combout ),
	.datad(!\mux31|Mux0~15_combout ),
	.datae(!\mux31|Mux23~0_combout ),
	.dataf(!\i_io_sw[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux23~1 .extended_lut = "off";
defparam \mux31|Mux23~1 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \mux31|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N38
dffeas \regf|regfile[1][8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux23~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][8] .is_wysiwyg = "true";
defparam \regf|regfile[1][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \alu|shifted_data~32 (
// Equation(s):
// \alu|shifted_data~32_combout  = ( \i$|instructions_value~3_combout  & ( \regf|regfile[1][6]~q  & ( (!\i$|instructions_value~5_combout ) # ((!\regf|regfile[2][2]~q  & ((\regf|regfile[2][1]~q ) # (\regf|regfile[1][8]~q )))) ) ) ) # ( 
// !\i$|instructions_value~3_combout  & ( \regf|regfile[1][6]~q  & ( \regf|regfile[1][8]~q  ) ) ) # ( \i$|instructions_value~3_combout  & ( !\regf|regfile[1][6]~q  & ( (\regf|regfile[1][8]~q  & (!\regf|regfile[2][1]~q  & (\i$|instructions_value~5_combout  & 
// !\regf|regfile[2][2]~q ))) ) ) ) # ( !\i$|instructions_value~3_combout  & ( !\regf|regfile[1][6]~q  & ( \regf|regfile[1][8]~q  ) ) )

	.dataa(!\regf|regfile[1][8]~q ),
	.datab(!\regf|regfile[2][1]~q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[2][2]~q ),
	.datae(!\i$|instructions_value~3_combout ),
	.dataf(!\regf|regfile[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~32 .extended_lut = "off";
defparam \alu|shifted_data~32 .lut_mask = 64'h555504005555F7F0;
defparam \alu|shifted_data~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \alu|shifted_data~31 (
// Equation(s):
// \alu|shifted_data~31_combout  = ( \i$|instructions_value~3_combout  & ( \regf|regfile[2][1]~q  & ( (\regf|regfile[1][2]~q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][2]~q )) ) ) ) # ( \i$|instructions_value~3_combout  & ( 
// !\regf|regfile[2][1]~q  & ( (\regf|regfile[1][4]~q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][2]~q )) ) ) )

	.dataa(!\regf|regfile[1][4]~q ),
	.datab(!\regf|regfile[1][2]~q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[2][2]~q ),
	.datae(!\i$|instructions_value~3_combout ),
	.dataf(!\regf|regfile[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~31 .extended_lut = "off";
defparam \alu|shifted_data~31 .lut_mask = 64'h0000000500000003;
defparam \alu|shifted_data~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N33
cyclonev_lcell_comb \alu|shifted_data~67 (
// Equation(s):
// \alu|shifted_data~67_combout  = ( \alu|shifted_data~32_combout  & ( \alu|shifted_data~31_combout  & ( (!\mux213|y[3]~4_combout  & (\i$|instructions_value~5_combout )) # (\mux213|y[3]~4_combout  & (((\alu|shifted_data~66_combout  & \regf|regfile[1][0]~q 
// )))) ) ) ) # ( !\alu|shifted_data~32_combout  & ( \alu|shifted_data~31_combout  & ( (!\mux213|y[3]~4_combout  & (\i$|instructions_value~5_combout )) # (\mux213|y[3]~4_combout  & (((\alu|shifted_data~66_combout  & \regf|regfile[1][0]~q )))) ) ) ) # ( 
// \alu|shifted_data~32_combout  & ( !\alu|shifted_data~31_combout  & ( (!\mux213|y[3]~4_combout  & (\i$|instructions_value~5_combout )) # (\mux213|y[3]~4_combout  & (((\alu|shifted_data~66_combout  & \regf|regfile[1][0]~q )))) ) ) ) # ( 
// !\alu|shifted_data~32_combout  & ( !\alu|shifted_data~31_combout  & ( (\mux213|y[3]~4_combout  & (\alu|shifted_data~66_combout  & \regf|regfile[1][0]~q )) ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\mux213|y[3]~4_combout ),
	.datac(!\alu|shifted_data~66_combout ),
	.datad(!\regf|regfile[1][0]~q ),
	.datae(!\alu|shifted_data~32_combout ),
	.dataf(!\alu|shifted_data~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~67 .extended_lut = "off";
defparam \alu|shifted_data~67 .lut_mask = 64'h0003444744474447;
defparam \alu|shifted_data~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \alu|Mux7~0 (
// Equation(s):
// \alu|Mux7~0_combout  = ( \mux213|y[3]~0_combout  & ( \i$|instructions_value~3_combout  ) ) # ( !\mux213|y[3]~0_combout  & ( (\i$|instructions_value~5_combout  & (\regf|regfile[2][4]~q  & \i$|instructions_value~3_combout )) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(!\regf|regfile[2][4]~q ),
	.datad(!\i$|instructions_value~3_combout ),
	.datae(gnd),
	.dataf(!\mux213|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux7~0 .extended_lut = "off";
defparam \alu|Mux7~0 .lut_mask = 64'h0005000500FF00FF;
defparam \alu|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N3
cyclonev_lcell_comb \alu|Mux7~1 (
// Equation(s):
// \alu|Mux7~1_combout  = ( \mux213|y[3]~0_combout  & ( (\i$|instructions_value~3_combout  & ((!\regf|regfile[2][4]~q ) # (!\i$|instructions_value~5_combout ))) ) ) # ( !\mux213|y[3]~0_combout  & ( (!\regf|regfile[2][4]~q  & (\i$|instructions_value~3_combout 
//  & (\regf|regfile[2][2]~q  & \i$|instructions_value~5_combout ))) ) )

	.dataa(!\regf|regfile[2][4]~q ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][2]~q ),
	.datad(!\i$|instructions_value~5_combout ),
	.datae(gnd),
	.dataf(!\mux213|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux7~1 .extended_lut = "off";
defparam \alu|Mux7~1 .lut_mask = 64'h0002000233223322;
defparam \alu|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \i_io_sw[10]~input (
	.i(i_io_sw[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[10]~input_o ));
// synopsys translate_off
defparam \i_io_sw[10]~input .bus_hold = "false";
defparam \i_io_sw[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \alu|shifted_data~35 (
// Equation(s):
// \alu|shifted_data~35_combout  = ( \i$|instructions_value~3_combout  & ( (!\regf|regfile[2][1]~q  & ((!\i$|instructions_value~5_combout  & ((\regf|regfile[1][0]~q ))) # (\i$|instructions_value~5_combout  & (\regf|regfile[1][2]~q )))) # 
// (\regf|regfile[2][1]~q  & (((\regf|regfile[1][0]~q )))) ) ) # ( !\i$|instructions_value~3_combout  & ( \regf|regfile[1][2]~q  ) )

	.dataa(!\regf|regfile[2][1]~q ),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\regf|regfile[1][2]~q ),
	.datad(!\regf|regfile[1][0]~q ),
	.datae(gnd),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~35 .extended_lut = "off";
defparam \alu|shifted_data~35 .lut_mask = 64'h0F0F0F0F02DF02DF;
defparam \alu|shifted_data~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \alu|shifted_data~36 (
// Equation(s):
// \alu|shifted_data~36_combout  = ( \i$|instructions_value~5_combout  & ( \i$|instructions_value~3_combout  & ( (!\regf|regfile[2][1]~q  & (\regf|regfile[1][6]~q )) # (\regf|regfile[2][1]~q  & ((\regf|regfile[1][4]~q ))) ) ) ) # ( 
// !\i$|instructions_value~5_combout  & ( \i$|instructions_value~3_combout  & ( \regf|regfile[1][4]~q  ) ) ) # ( \i$|instructions_value~5_combout  & ( !\i$|instructions_value~3_combout  & ( \regf|regfile[1][6]~q  ) ) ) # ( !\i$|instructions_value~5_combout  
// & ( !\i$|instructions_value~3_combout  & ( \regf|regfile[1][6]~q  ) ) )

	.dataa(gnd),
	.datab(!\regf|regfile[1][6]~q ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\regf|regfile[1][4]~q ),
	.datae(!\i$|instructions_value~5_combout ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~36 .extended_lut = "off";
defparam \alu|shifted_data~36 .lut_mask = 64'h3333333300FF303F;
defparam \alu|shifted_data~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N9
cyclonev_lcell_comb \alu|shifted_data~37 (
// Equation(s):
// \alu|shifted_data~37_combout  = ( \i$|instructions_value~5_combout  & ( \i$|instructions_value~3_combout  & ( (!\regf|regfile[2][1]~q  & (\regf|regfile[1][10]~q )) # (\regf|regfile[2][1]~q  & ((\regf|regfile[1][8]~q ))) ) ) ) # ( 
// !\i$|instructions_value~5_combout  & ( \i$|instructions_value~3_combout  & ( \regf|regfile[1][8]~q  ) ) ) # ( \i$|instructions_value~5_combout  & ( !\i$|instructions_value~3_combout  & ( \regf|regfile[1][10]~q  ) ) ) # ( !\i$|instructions_value~5_combout  
// & ( !\i$|instructions_value~3_combout  & ( \regf|regfile[1][10]~q  ) ) )

	.dataa(!\regf|regfile[1][10]~q ),
	.datab(!\regf|regfile[2][1]~q ),
	.datac(!\regf|regfile[1][8]~q ),
	.datad(gnd),
	.datae(!\i$|instructions_value~5_combout ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~37 .extended_lut = "off";
defparam \alu|shifted_data~37 .lut_mask = 64'h555555550F0F4747;
defparam \alu|shifted_data~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N0
cyclonev_lcell_comb \mux213|y[2]~3 (
// Equation(s):
// \mux213|y[2]~3_combout  = ( \i$|instructions_value~3_combout  & ( (\regf|regfile[2][2]~q  & \i$|instructions_value~5_combout ) ) )

	.dataa(gnd),
	.datab(!\regf|regfile[2][2]~q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux213|y[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux213|y[2]~3 .extended_lut = "off";
defparam \mux213|y[2]~3 .lut_mask = 64'h0000000003030303;
defparam \mux213|y[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \alu|shifted_data~38 (
// Equation(s):
// \alu|shifted_data~38_combout  = ( !\mux213|y[2]~3_combout  & ( \mux213|y[3]~4_combout  & ( (\alu|shifted_data~35_combout  & \i$|instructions_value~5_combout ) ) ) ) # ( \mux213|y[2]~3_combout  & ( !\mux213|y[3]~4_combout  & ( 
// (\i$|instructions_value~5_combout  & \alu|shifted_data~36_combout ) ) ) ) # ( !\mux213|y[2]~3_combout  & ( !\mux213|y[3]~4_combout  & ( (\i$|instructions_value~5_combout  & \alu|shifted_data~37_combout ) ) ) )

	.dataa(!\alu|shifted_data~35_combout ),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\alu|shifted_data~36_combout ),
	.datad(!\alu|shifted_data~37_combout ),
	.datae(!\mux213|y[2]~3_combout ),
	.dataf(!\mux213|y[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~38 .extended_lut = "off";
defparam \alu|shifted_data~38 .lut_mask = 64'h0033030311110000;
defparam \alu|shifted_data~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N44
dffeas \regf|regfile[2][10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux21~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][10] .is_wysiwyg = "true";
defparam \regf|regfile[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N4
dffeas \regf|regfile[2][9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux22~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][9] .is_wysiwyg = "true";
defparam \regf|regfile[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \alu|Add2~101 (
// Equation(s):
// \alu|Add2~101_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][9]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][9]~q ))) ) + ( \alu|Add2~110  ))
// \alu|Add2~102  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][9]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][9]~q ))) ) + ( \alu|Add2~110  ))

	.dataa(!\Pc|PC_o [15]),
	.datab(!\i$|instructions_value~7_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][9]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][9]~q ),
	.datag(gnd),
	.cin(\alu|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~101_sumout ),
	.cout(\alu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~101 .extended_lut = "off";
defparam \alu|Add2~101 .lut_mask = 64'h0000FFFD0000000F;
defparam \alu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \alu|Add2~89 (
// Equation(s):
// \alu|Add2~89_sumout  = SUM(( (!\Pc|PC_o [15] & (\i$|instructions_value~5_combout  & (\i$|instructions_value~7_combout  & \regf|regfile[2][10]~q ))) ) + ( (\i$|instructions_value~5_combout  & \regf|regfile[1][10]~q ) ) + ( \alu|Add2~102  ))
// \alu|Add2~90  = CARRY(( (!\Pc|PC_o [15] & (\i$|instructions_value~5_combout  & (\i$|instructions_value~7_combout  & \regf|regfile[2][10]~q ))) ) + ( (\i$|instructions_value~5_combout  & \regf|regfile[1][10]~q ) ) + ( \alu|Add2~102  ))

	.dataa(!\Pc|PC_o [15]),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\i$|instructions_value~7_combout ),
	.datad(!\regf|regfile[2][10]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[1][10]~q ),
	.datag(gnd),
	.cin(\alu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~89_sumout ),
	.cout(\alu|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~89 .extended_lut = "off";
defparam \alu|Add2~89 .lut_mask = 64'h0000FFCC00000002;
defparam \alu|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N6
cyclonev_lcell_comb \mux31|Mux21~0 (
// Equation(s):
// \mux31|Mux21~0_combout  = ( \i$|instructions_value~5_combout  & ( \alu|Add2~89_sumout  & ( (\i$|instructions_value~3_combout  & (!\regf|regfile[2][4]~q  & \alu|shifted_data~38_combout )) ) ) ) # ( !\i$|instructions_value~5_combout  & ( \alu|Add2~89_sumout 
//  & ( \i$|instructions_value~3_combout  ) ) ) # ( \i$|instructions_value~5_combout  & ( !\alu|Add2~89_sumout  & ( (\i$|instructions_value~3_combout  & (!\regf|regfile[2][4]~q  & \alu|shifted_data~38_combout )) ) ) )

	.dataa(gnd),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][4]~q ),
	.datad(!\alu|shifted_data~38_combout ),
	.datae(!\i$|instructions_value~5_combout ),
	.dataf(!\alu|Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux21~0 .extended_lut = "off";
defparam \mux31|Mux21~0 .lut_mask = 64'h0000003033330030;
defparam \mux31|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N45
cyclonev_lcell_comb \mux31|Mux21~1 (
// Equation(s):
// \mux31|Mux21~1_combout  = ( \alu|Mux0~1_combout  & ( \mux31|Mux0~3_combout  & ( \mux31|Mux21~0_combout  ) ) ) # ( !\alu|Mux0~1_combout  & ( \mux31|Mux0~3_combout  & ( ((\i_io_sw[10]~input_o  & (!\alu|Mux27~0_combout  & \mux31|Mux0~15_combout ))) # 
// (\mux31|Mux21~0_combout ) ) ) ) # ( \alu|Mux0~1_combout  & ( !\mux31|Mux0~3_combout  & ( \mux31|Mux21~0_combout  ) ) ) # ( !\alu|Mux0~1_combout  & ( !\mux31|Mux0~3_combout  & ( \mux31|Mux21~0_combout  ) ) )

	.dataa(!\i_io_sw[10]~input_o ),
	.datab(!\mux31|Mux21~0_combout ),
	.datac(!\alu|Mux27~0_combout ),
	.datad(!\mux31|Mux0~15_combout ),
	.datae(!\alu|Mux0~1_combout ),
	.dataf(!\mux31|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux21~1 .extended_lut = "off";
defparam \mux31|Mux21~1 .lut_mask = 64'h3333333333733333;
defparam \mux31|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N32
dffeas \regf|regfile[1][10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux21~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][10] .is_wysiwyg = "true";
defparam \regf|regfile[1][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N9
cyclonev_lcell_comb \alu|shifted_data~10 (
// Equation(s):
// \alu|shifted_data~10_combout  = ( \regf|regfile[1][8]~q  & ( \regf|regfile[1][10]~q  & ( (\regf|regfile[2][2]~q  & (\i$|instructions_value~5_combout  & \i$|instructions_value~3_combout )) ) ) ) # ( !\regf|regfile[1][8]~q  & ( \regf|regfile[1][10]~q  & ( 
// (\regf|regfile[2][2]~q  & (\i$|instructions_value~5_combout  & (!\regf|regfile[2][1]~q  & \i$|instructions_value~3_combout ))) ) ) ) # ( \regf|regfile[1][8]~q  & ( !\regf|regfile[1][10]~q  & ( (\regf|regfile[2][2]~q  & (\i$|instructions_value~5_combout  & 
// (\regf|regfile[2][1]~q  & \i$|instructions_value~3_combout ))) ) ) )

	.dataa(!\regf|regfile[2][2]~q ),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\i$|instructions_value~3_combout ),
	.datae(!\regf|regfile[1][8]~q ),
	.dataf(!\regf|regfile[1][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~10 .extended_lut = "off";
defparam \alu|shifted_data~10 .lut_mask = 64'h0000000100100011;
defparam \alu|shifted_data~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N51
cyclonev_lcell_comb \alu|shifted_data~63 (
// Equation(s):
// \alu|shifted_data~63_combout  = ( \regf|regfile[1][0]~q  & ( (\regf|regfile[2][2]~q  & (\i$|instructions_value~3_combout  & \i$|instructions_value~5_combout )) ) )

	.dataa(gnd),
	.datab(!\regf|regfile[2][2]~q ),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(!\i$|instructions_value~5_combout ),
	.datae(gnd),
	.dataf(!\regf|regfile[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~63 .extended_lut = "off";
defparam \alu|shifted_data~63 .lut_mask = 64'h0000000000030003;
defparam \alu|shifted_data~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N27
cyclonev_lcell_comb \alu|shifted_data~55 (
// Equation(s):
// \alu|shifted_data~55_combout  = ( \mux213|y[3]~0_combout  & ( (\i$|instructions_value~5_combout  & ((!\regf|regfile[2][1]~q ) # ((!\i$|instructions_value~3_combout ) # (!\regf|regfile[2][2]~q )))) ) ) # ( !\mux213|y[3]~0_combout  & ( 
// \i$|instructions_value~5_combout  ) )

	.dataa(!\regf|regfile[2][1]~q ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][2]~q ),
	.datad(!\i$|instructions_value~5_combout ),
	.datae(gnd),
	.dataf(!\mux213|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~55 .extended_lut = "off";
defparam \alu|shifted_data~55 .lut_mask = 64'h00FF00FF00FE00FE;
defparam \alu|shifted_data~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N45
cyclonev_lcell_comb \alu|shifted_data~49 (
// Equation(s):
// \alu|shifted_data~49_combout  = ( \i$|instructions_value~5_combout  & ( \i$|instructions_value~3_combout  & ( (!\regf|regfile[2][2]~q  & ((!\regf|regfile[2][1]~q  & ((\regf|regfile[1][12]~q ))) # (\regf|regfile[2][1]~q  & (\regf|regfile[1][10]~q )))) ) ) 
// ) # ( !\i$|instructions_value~5_combout  & ( \i$|instructions_value~3_combout  & ( \regf|regfile[1][10]~q  ) ) ) # ( \i$|instructions_value~5_combout  & ( !\i$|instructions_value~3_combout  & ( \regf|regfile[1][12]~q  ) ) ) # ( 
// !\i$|instructions_value~5_combout  & ( !\i$|instructions_value~3_combout  & ( \regf|regfile[1][12]~q  ) ) )

	.dataa(!\regf|regfile[2][2]~q ),
	.datab(!\regf|regfile[2][1]~q ),
	.datac(!\regf|regfile[1][10]~q ),
	.datad(!\regf|regfile[1][12]~q ),
	.datae(!\i$|instructions_value~5_combout ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~49 .extended_lut = "off";
defparam \alu|shifted_data~49 .lut_mask = 64'h00FF00FF0F0F028A;
defparam \alu|shifted_data~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N0
cyclonev_lcell_comb \alu|shifted_data~48 (
// Equation(s):
// \alu|shifted_data~48_combout  = ( \i$|instructions_value~5_combout  & ( \i$|instructions_value~3_combout  & ( (\regf|regfile[2][2]~q  & ((!\regf|regfile[2][1]~q  & (\regf|regfile[1][8]~q )) # (\regf|regfile[2][1]~q  & ((\regf|regfile[1][6]~q ))))) ) ) )

	.dataa(!\regf|regfile[2][2]~q ),
	.datab(!\regf|regfile[2][1]~q ),
	.datac(!\regf|regfile[1][8]~q ),
	.datad(!\regf|regfile[1][6]~q ),
	.datae(!\i$|instructions_value~5_combout ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~48 .extended_lut = "off";
defparam \alu|shifted_data~48 .lut_mask = 64'h0000000000000415;
defparam \alu|shifted_data~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \alu|shifted_data~64 (
// Equation(s):
// \alu|shifted_data~64_combout  = ( \alu|shifted_data~48_combout  & ( \mux213|y[3]~4_combout  & ( (\alu|shifted_data~55_combout  & ((\alu|shifted_data~3_combout ) # (\alu|shifted_data~63_combout ))) ) ) ) # ( !\alu|shifted_data~48_combout  & ( 
// \mux213|y[3]~4_combout  & ( (\alu|shifted_data~55_combout  & ((\alu|shifted_data~3_combout ) # (\alu|shifted_data~63_combout ))) ) ) ) # ( \alu|shifted_data~48_combout  & ( !\mux213|y[3]~4_combout  & ( \alu|shifted_data~55_combout  ) ) ) # ( 
// !\alu|shifted_data~48_combout  & ( !\mux213|y[3]~4_combout  & ( (\alu|shifted_data~55_combout  & \alu|shifted_data~49_combout ) ) ) )

	.dataa(!\alu|shifted_data~63_combout ),
	.datab(!\alu|shifted_data~55_combout ),
	.datac(!\alu|shifted_data~49_combout ),
	.datad(!\alu|shifted_data~3_combout ),
	.datae(!\alu|shifted_data~48_combout ),
	.dataf(!\mux213|y[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~64 .extended_lut = "off";
defparam \alu|shifted_data~64 .lut_mask = 64'h0303333311331133;
defparam \alu|shifted_data~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N16
dffeas \regf|regfile[2][12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux19~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][12] .is_wysiwyg = "true";
defparam \regf|regfile[2][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \alu|shifted_data~26 (
// Equation(s):
// \alu|shifted_data~26_combout  = ( \regf|regfile[1][7]~q  & ( \i$|instructions_value~3_combout  & ( ((\i$|instructions_value~5_combout  & !\regf|regfile[2][1]~q )) # (\regf|regfile[1][5]~q ) ) ) ) # ( !\regf|regfile[1][7]~q  & ( 
// \i$|instructions_value~3_combout  & ( (\regf|regfile[1][5]~q  & ((!\i$|instructions_value~5_combout ) # (\regf|regfile[2][1]~q ))) ) ) ) # ( \regf|regfile[1][7]~q  & ( !\i$|instructions_value~3_combout  ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\regf|regfile[1][5]~q ),
	.datae(!\regf|regfile[1][7]~q ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~26 .extended_lut = "off";
defparam \alu|shifted_data~26 .lut_mask = 64'h0000FFFF00AF50FF;
defparam \alu|shifted_data~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N57
cyclonev_lcell_comb \alu|shifted_data~27 (
// Equation(s):
// \alu|shifted_data~27_combout  = ( \i$|instructions_value~3_combout  & ( (!\regf|regfile[2][1]~q  & ((!\i$|instructions_value~5_combout  & ((\regf|regfile[1][9]~q ))) # (\i$|instructions_value~5_combout  & (\regf|regfile[1][11]~q )))) # 
// (\regf|regfile[2][1]~q  & (((\regf|regfile[1][9]~q )))) ) ) # ( !\i$|instructions_value~3_combout  & ( \regf|regfile[1][11]~q  ) )

	.dataa(!\regf|regfile[1][11]~q ),
	.datab(!\regf|regfile[2][1]~q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][9]~q ),
	.datae(gnd),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~27 .extended_lut = "off";
defparam \alu|shifted_data~27 .lut_mask = 64'h5555555504F704F7;
defparam \alu|shifted_data~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N6
cyclonev_lcell_comb \alu|shifted_data~46 (
// Equation(s):
// \alu|shifted_data~46_combout  = ( \mux213|y[3]~4_combout  & ( \alu|shifted_data~22_combout  & ( (!\mux213|y[2]~3_combout  & \i$|instructions_value~5_combout ) ) ) ) # ( !\mux213|y[3]~4_combout  & ( \alu|shifted_data~22_combout  & ( 
// (\i$|instructions_value~5_combout  & ((!\mux213|y[2]~3_combout  & ((\alu|shifted_data~27_combout ))) # (\mux213|y[2]~3_combout  & (\alu|shifted_data~26_combout )))) ) ) ) # ( !\mux213|y[3]~4_combout  & ( !\alu|shifted_data~22_combout  & ( 
// (\i$|instructions_value~5_combout  & ((!\mux213|y[2]~3_combout  & ((\alu|shifted_data~27_combout ))) # (\mux213|y[2]~3_combout  & (\alu|shifted_data~26_combout )))) ) ) )

	.dataa(!\alu|shifted_data~26_combout ),
	.datab(!\alu|shifted_data~27_combout ),
	.datac(!\mux213|y[2]~3_combout ),
	.datad(!\i$|instructions_value~5_combout ),
	.datae(!\mux213|y[3]~4_combout ),
	.dataf(!\alu|shifted_data~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~46 .extended_lut = "off";
defparam \alu|shifted_data~46 .lut_mask = 64'h00350000003500F0;
defparam \alu|shifted_data~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \regf|regfile[2][11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux20~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][11] .is_wysiwyg = "true";
defparam \regf|regfile[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N45
cyclonev_lcell_comb \alu|Add2~93 (
// Equation(s):
// \alu|Add2~93_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][11]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~5_combout  & (\i$|instructions_value~7_combout  & \regf|regfile[2][11]~q ))) ) + ( \alu|Add2~90  ))
// \alu|Add2~94  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][11]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~5_combout  & (\i$|instructions_value~7_combout  & \regf|regfile[2][11]~q ))) ) + ( \alu|Add2~90  ))

	.dataa(!\Pc|PC_o [15]),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\i$|instructions_value~7_combout ),
	.datad(!\regf|regfile[1][11]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][11]~q ),
	.datag(gnd),
	.cin(\alu|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~93_sumout ),
	.cout(\alu|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~93 .extended_lut = "off";
defparam \alu|Add2~93 .lut_mask = 64'h0000FFFD00000033;
defparam \alu|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \mux31|Mux20~0 (
// Equation(s):
// \mux31|Mux20~0_combout  = ( \alu|shifted_data~46_combout  & ( \alu|Add2~93_sumout  & ( (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # (!\regf|regfile[2][4]~q ))) ) ) ) # ( !\alu|shifted_data~46_combout  & ( 
// \alu|Add2~93_sumout  & ( (\i$|instructions_value~3_combout  & !\i$|instructions_value~5_combout ) ) ) ) # ( \alu|shifted_data~46_combout  & ( !\alu|Add2~93_sumout  & ( (\i$|instructions_value~3_combout  & (\i$|instructions_value~5_combout  & 
// !\regf|regfile[2][4]~q )) ) ) )

	.dataa(!\i$|instructions_value~3_combout ),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\regf|regfile[2][4]~q ),
	.datad(gnd),
	.datae(!\alu|shifted_data~46_combout ),
	.dataf(!\alu|Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux20~0 .extended_lut = "off";
defparam \mux31|Mux20~0 .lut_mask = 64'h0000101044445454;
defparam \mux31|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \i_io_sw[11]~input (
	.i(i_io_sw[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[11]~input_o ));
// synopsys translate_off
defparam \i_io_sw[11]~input .bus_hold = "false";
defparam \i_io_sw[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N12
cyclonev_lcell_comb \mux31|Mux20~1 (
// Equation(s):
// \mux31|Mux20~1_combout  = ( \mux31|Mux20~0_combout  & ( \i_io_sw[11]~input_o  ) ) # ( !\mux31|Mux20~0_combout  & ( \i_io_sw[11]~input_o  & ( (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & (!\alu|Mux0~1_combout  & \mux31|Mux0~3_combout ))) ) ) ) # ( 
// \mux31|Mux20~0_combout  & ( !\i_io_sw[11]~input_o  ) )

	.dataa(!\alu|Mux27~0_combout ),
	.datab(!\mux31|Mux0~15_combout ),
	.datac(!\alu|Mux0~1_combout ),
	.datad(!\mux31|Mux0~3_combout ),
	.datae(!\mux31|Mux20~0_combout ),
	.dataf(!\i_io_sw[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux20~1 .extended_lut = "off";
defparam \mux31|Mux20~1 .lut_mask = 64'h0000FFFF0020FFFF;
defparam \mux31|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \regf|regfile[1][11]~feeder (
// Equation(s):
// \regf|regfile[1][11]~feeder_combout  = ( \mux31|Mux20~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux31|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regf|regfile[1][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regf|regfile[1][11]~feeder .extended_lut = "off";
defparam \regf|regfile[1][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regf|regfile[1][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N20
dffeas \regf|regfile[1][11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\regf|regfile[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][11] .is_wysiwyg = "true";
defparam \regf|regfile[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \alu|Add2~81 (
// Equation(s):
// \alu|Add2~81_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][12]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][12]~q ))) ) + ( \alu|Add2~94  ))
// \alu|Add2~82  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][12]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][12]~q ))) ) + ( \alu|Add2~94  ))

	.dataa(!\Pc|PC_o [15]),
	.datab(!\i$|instructions_value~7_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][12]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][12]~q ),
	.datag(gnd),
	.cin(\alu|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~81_sumout ),
	.cout(\alu|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~81 .extended_lut = "off";
defparam \alu|Add2~81 .lut_mask = 64'h0000FFFD0000000F;
defparam \alu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N12
cyclonev_lcell_comb \mux31|Mux19~0 (
// Equation(s):
// \mux31|Mux19~0_combout  = ( \alu|shifted_data~64_combout  & ( \alu|Add2~81_sumout  & ( (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # (!\regf|regfile[2][4]~q ))) ) ) ) # ( !\alu|shifted_data~64_combout  & ( 
// \alu|Add2~81_sumout  & ( (!\i$|instructions_value~5_combout  & \i$|instructions_value~3_combout ) ) ) ) # ( \alu|shifted_data~64_combout  & ( !\alu|Add2~81_sumout  & ( (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & 
// !\regf|regfile[2][4]~q )) ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][4]~q ),
	.datad(gnd),
	.datae(!\alu|shifted_data~64_combout ),
	.dataf(!\alu|Add2~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux19~0 .extended_lut = "off";
defparam \mux31|Mux19~0 .lut_mask = 64'h0000101022223232;
defparam \mux31|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \i_io_sw[12]~input (
	.i(i_io_sw[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[12]~input_o ));
// synopsys translate_off
defparam \i_io_sw[12]~input .bus_hold = "false";
defparam \i_io_sw[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N15
cyclonev_lcell_comb \mux31|Mux19~1 (
// Equation(s):
// \mux31|Mux19~1_combout  = ( \alu|Mux0~1_combout  & ( \mux31|Mux0~3_combout  & ( \mux31|Mux19~0_combout  ) ) ) # ( !\alu|Mux0~1_combout  & ( \mux31|Mux0~3_combout  & ( ((!\alu|Mux27~0_combout  & (\i_io_sw[12]~input_o  & \mux31|Mux0~15_combout ))) # 
// (\mux31|Mux19~0_combout ) ) ) ) # ( \alu|Mux0~1_combout  & ( !\mux31|Mux0~3_combout  & ( \mux31|Mux19~0_combout  ) ) ) # ( !\alu|Mux0~1_combout  & ( !\mux31|Mux0~3_combout  & ( \mux31|Mux19~0_combout  ) ) )

	.dataa(!\mux31|Mux19~0_combout ),
	.datab(!\alu|Mux27~0_combout ),
	.datac(!\i_io_sw[12]~input_o ),
	.datad(!\mux31|Mux0~15_combout ),
	.datae(!\alu|Mux0~1_combout ),
	.dataf(!\mux31|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux19~1 .extended_lut = "off";
defparam \mux31|Mux19~1 .lut_mask = 64'h55555555555D5555;
defparam \mux31|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N50
dffeas \regf|regfile[1][12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux19~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][12] .is_wysiwyg = "true";
defparam \regf|regfile[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N30
cyclonev_lcell_comb \alu|shifted_data~21 (
// Equation(s):
// \alu|shifted_data~21_combout  = ( \i$|instructions_value~5_combout  & ( \alu|shifted_data~5_combout  & ( ((\alu|shifted_data~11_combout ) # (\mux213|y[3]~4_combout )) # (\alu|shifted_data~10_combout ) ) ) ) # ( \i$|instructions_value~5_combout  & ( 
// !\alu|shifted_data~5_combout  & ( (!\mux213|y[3]~4_combout  & (((\alu|shifted_data~11_combout ) # (\alu|shifted_data~10_combout )))) # (\mux213|y[3]~4_combout  & (\alu|shifted_data~6_combout )) ) ) )

	.dataa(!\alu|shifted_data~6_combout ),
	.datab(!\alu|shifted_data~10_combout ),
	.datac(!\mux213|y[3]~4_combout ),
	.datad(!\alu|shifted_data~11_combout ),
	.datae(!\i$|instructions_value~5_combout ),
	.dataf(!\alu|shifted_data~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~21 .extended_lut = "off";
defparam \alu|shifted_data~21 .lut_mask = 64'h000035F500003FFF;
defparam \alu|shifted_data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N40
dffeas \regf|regfile[2][14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux17~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][14] .is_wysiwyg = "true";
defparam \regf|regfile[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N48
cyclonev_lcell_comb \regf|regfile[2][13]~feeder (
// Equation(s):
// \regf|regfile[2][13]~feeder_combout  = ( \mux31|Mux18~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux31|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regf|regfile[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regf|regfile[2][13]~feeder .extended_lut = "off";
defparam \regf|regfile[2][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regf|regfile[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N50
dffeas \regf|regfile[2][13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\regf|regfile[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][13] .is_wysiwyg = "true";
defparam \regf|regfile[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \alu|Add2~85 (
// Equation(s):
// \alu|Add2~85_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][13]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][13]~q ))) ) + ( \alu|Add2~82  ))
// \alu|Add2~86  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][13]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][13]~q ))) ) + ( \alu|Add2~82  ))

	.dataa(!\Pc|PC_o [15]),
	.datab(!\i$|instructions_value~7_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][13]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][13]~q ),
	.datag(gnd),
	.cin(\alu|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~85_sumout ),
	.cout(\alu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~85 .extended_lut = "off";
defparam \alu|Add2~85 .lut_mask = 64'h0000FFFD0000000F;
defparam \alu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \alu|Add2~73 (
// Equation(s):
// \alu|Add2~73_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][14]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~5_combout  & (\i$|instructions_value~7_combout  & \regf|regfile[2][14]~q ))) ) + ( \alu|Add2~86  ))
// \alu|Add2~74  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][14]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~5_combout  & (\i$|instructions_value~7_combout  & \regf|regfile[2][14]~q ))) ) + ( \alu|Add2~86  ))

	.dataa(!\Pc|PC_o [15]),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\i$|instructions_value~7_combout ),
	.datad(!\regf|regfile[1][14]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][14]~q ),
	.datag(gnd),
	.cin(\alu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~73_sumout ),
	.cout(\alu|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~73 .extended_lut = "off";
defparam \alu|Add2~73 .lut_mask = 64'h0000FFFD00000033;
defparam \alu|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N21
cyclonev_lcell_comb \mux31|Mux17~0 (
// Equation(s):
// \mux31|Mux17~0_combout  = ( \alu|Add2~73_sumout  & ( (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # ((!\regf|regfile[2][4]~q  & \alu|shifted_data~21_combout )))) ) ) # ( !\alu|Add2~73_sumout  & ( 
// (\i$|instructions_value~3_combout  & (!\regf|regfile[2][4]~q  & (\alu|shifted_data~21_combout  & \i$|instructions_value~5_combout ))) ) )

	.dataa(!\i$|instructions_value~3_combout ),
	.datab(!\regf|regfile[2][4]~q ),
	.datac(!\alu|shifted_data~21_combout ),
	.datad(!\i$|instructions_value~5_combout ),
	.datae(gnd),
	.dataf(!\alu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux17~0 .extended_lut = "off";
defparam \mux31|Mux17~0 .lut_mask = 64'h0004000455045504;
defparam \mux31|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \i_io_sw[14]~input (
	.i(i_io_sw[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[14]~input_o ));
// synopsys translate_off
defparam \i_io_sw[14]~input .bus_hold = "false";
defparam \i_io_sw[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N39
cyclonev_lcell_comb \mux31|Mux17~1 (
// Equation(s):
// \mux31|Mux17~1_combout  = ( \mux31|Mux17~0_combout  & ( \i_io_sw[14]~input_o  ) ) # ( !\mux31|Mux17~0_combout  & ( \i_io_sw[14]~input_o  & ( (!\alu|Mux0~1_combout  & (!\alu|Mux27~0_combout  & (\mux31|Mux0~3_combout  & \mux31|Mux0~15_combout ))) ) ) ) # ( 
// \mux31|Mux17~0_combout  & ( !\i_io_sw[14]~input_o  ) )

	.dataa(!\alu|Mux0~1_combout ),
	.datab(!\alu|Mux27~0_combout ),
	.datac(!\mux31|Mux0~3_combout ),
	.datad(!\mux31|Mux0~15_combout ),
	.datae(!\mux31|Mux17~0_combout ),
	.dataf(!\i_io_sw[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux17~1 .extended_lut = "off";
defparam \mux31|Mux17~1 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \mux31|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N56
dffeas \regf|regfile[1][14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux17~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][14] .is_wysiwyg = "true";
defparam \regf|regfile[1][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N39
cyclonev_lcell_comb \alu|shifted_data~11 (
// Equation(s):
// \alu|shifted_data~11_combout  = ( \regf|regfile[1][12]~q  & ( \regf|regfile[1][14]~q  & ( (!\regf|regfile[2][2]~q ) # ((!\i$|instructions_value~5_combout ) # (!\i$|instructions_value~3_combout )) ) ) ) # ( !\regf|regfile[1][12]~q  & ( 
// \regf|regfile[1][14]~q  & ( (!\i$|instructions_value~3_combout ) # ((!\regf|regfile[2][2]~q  & (\i$|instructions_value~5_combout  & !\regf|regfile[2][1]~q ))) ) ) ) # ( \regf|regfile[1][12]~q  & ( !\regf|regfile[1][14]~q  & ( 
// (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # ((!\regf|regfile[2][2]~q  & \regf|regfile[2][1]~q )))) ) ) )

	.dataa(!\regf|regfile[2][2]~q ),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\i$|instructions_value~3_combout ),
	.datae(!\regf|regfile[1][12]~q ),
	.dataf(!\regf|regfile[1][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~11 .extended_lut = "off";
defparam \alu|shifted_data~11 .lut_mask = 64'h000000CEFF20FFEE;
defparam \alu|shifted_data~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N27
cyclonev_lcell_comb \alu|shifted_data~12 (
// Equation(s):
// \alu|shifted_data~12_combout  = ( \alu|shifted_data~11_combout  & ( \i$|instructions_value~5_combout  ) ) # ( !\alu|shifted_data~11_combout  & ( (\i$|instructions_value~5_combout  & \alu|shifted_data~10_combout ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(!\alu|shifted_data~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|shifted_data~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~12 .extended_lut = "off";
defparam \alu|shifted_data~12 .lut_mask = 64'h0505050555555555;
defparam \alu|shifted_data~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N12
cyclonev_lcell_comb \mux213|y[1]~2 (
// Equation(s):
// \mux213|y[1]~2_combout  = ( \regf|regfile[2][1]~q  & ( \i$|instructions_value~3_combout  ) ) # ( !\regf|regfile[2][1]~q  & ( (!\i$|instructions_value~5_combout  & \i$|instructions_value~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\i$|instructions_value~3_combout ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux213|y[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux213|y[1]~2 .extended_lut = "off";
defparam \mux213|y[1]~2 .lut_mask = 64'h00F000F000FF00FF;
defparam \mux213|y[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N45
cyclonev_lcell_comb \alu|shifted_data~29 (
// Equation(s):
// \alu|shifted_data~29_combout  = ( \regf|regfile[1][16]~q  & ( (!\i$|instructions_value~3_combout ) # (((\i$|instructions_value~5_combout  & !\regf|regfile[2][1]~q )) # (\regf|regfile[1][14]~q )) ) ) # ( !\regf|regfile[1][16]~q  & ( 
// (\i$|instructions_value~3_combout  & (\regf|regfile[1][14]~q  & ((!\i$|instructions_value~5_combout ) # (\regf|regfile[2][1]~q )))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\regf|regfile[1][14]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[1][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~29 .extended_lut = "off";
defparam \alu|shifted_data~29 .lut_mask = 64'h00230023DCFFDCFF;
defparam \alu|shifted_data~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \alu|shifted_data~30 (
// Equation(s):
// \alu|shifted_data~30_combout  = ( \mux213|y[1]~2_combout  & ( \alu|shifted_data~29_combout  & ( (\i$|instructions_value~5_combout  & ((!\mux213|y[2]~3_combout ) # (\regf|regfile[1][10]~q ))) ) ) ) # ( !\mux213|y[1]~2_combout  & ( 
// \alu|shifted_data~29_combout  & ( (\i$|instructions_value~5_combout  & ((!\mux213|y[2]~3_combout ) # (\regf|regfile[1][12]~q ))) ) ) ) # ( \mux213|y[1]~2_combout  & ( !\alu|shifted_data~29_combout  & ( (\i$|instructions_value~5_combout  & 
// (\mux213|y[2]~3_combout  & \regf|regfile[1][10]~q )) ) ) ) # ( !\mux213|y[1]~2_combout  & ( !\alu|shifted_data~29_combout  & ( (\regf|regfile[1][12]~q  & (\i$|instructions_value~5_combout  & \mux213|y[2]~3_combout )) ) ) )

	.dataa(!\regf|regfile[1][12]~q ),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\mux213|y[2]~3_combout ),
	.datad(!\regf|regfile[1][10]~q ),
	.datae(!\mux213|y[1]~2_combout ),
	.dataf(!\alu|shifted_data~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~30 .extended_lut = "off";
defparam \alu|shifted_data~30 .lut_mask = 64'h0101000331313033;
defparam \alu|shifted_data~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N12
cyclonev_lcell_comb \alu|shifted_data~0 (
// Equation(s):
// \alu|shifted_data~0_combout  = ( !\i$|instructions_value~3_combout  & ( \mux213|y[3]~0_combout  & ( (\i$|instructions_value~5_combout  & \regf|regfile[1][0]~q ) ) ) ) # ( \i$|instructions_value~3_combout  & ( !\mux213|y[3]~0_combout  & ( 
// (\i$|instructions_value~5_combout  & (\regf|regfile[1][0]~q  & (!\regf|regfile[2][2]~q  & !\regf|regfile[2][1]~q ))) ) ) ) # ( !\i$|instructions_value~3_combout  & ( !\mux213|y[3]~0_combout  & ( (\i$|instructions_value~5_combout  & \regf|regfile[1][0]~q ) 
// ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\regf|regfile[1][0]~q ),
	.datac(!\regf|regfile[2][2]~q ),
	.datad(!\regf|regfile[2][1]~q ),
	.datae(!\i$|instructions_value~3_combout ),
	.dataf(!\mux213|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~0 .extended_lut = "off";
defparam \alu|shifted_data~0 .lut_mask = 64'h1111100011110000;
defparam \alu|shifted_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N57
cyclonev_lcell_comb \alu|shifted_data~33 (
// Equation(s):
// \alu|shifted_data~33_combout  = ( \alu|shifted_data~31_combout  & ( \i$|instructions_value~5_combout  ) ) # ( !\alu|shifted_data~31_combout  & ( (\i$|instructions_value~5_combout  & \alu|shifted_data~32_combout ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|shifted_data~32_combout ),
	.datae(gnd),
	.dataf(!\alu|shifted_data~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~33 .extended_lut = "off";
defparam \alu|shifted_data~33 .lut_mask = 64'h0055005555555555;
defparam \alu|shifted_data~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N32
dffeas \regf|regfile[2][16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][16] .is_wysiwyg = "true";
defparam \regf|regfile[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N37
dffeas \regf|regfile[2][15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux16~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][15] .is_wysiwyg = "true";
defparam \regf|regfile[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N57
cyclonev_lcell_comb \alu|Add2~77 (
// Equation(s):
// \alu|Add2~77_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][15]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~5_combout  & (\i$|instructions_value~7_combout  & \regf|regfile[2][15]~q ))) ) + ( \alu|Add2~74  ))
// \alu|Add2~78  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][15]~q ) ) + ( (!\Pc|PC_o [15] & (\i$|instructions_value~5_combout  & (\i$|instructions_value~7_combout  & \regf|regfile[2][15]~q ))) ) + ( \alu|Add2~74  ))

	.dataa(!\Pc|PC_o [15]),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\i$|instructions_value~7_combout ),
	.datad(!\regf|regfile[1][15]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][15]~q ),
	.datag(gnd),
	.cin(\alu|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~77_sumout ),
	.cout(\alu|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~77 .extended_lut = "off";
defparam \alu|Add2~77 .lut_mask = 64'h0000FFFD00000033;
defparam \alu|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N18
cyclonev_lcell_comb \mux31|Mux16~0 (
// Equation(s):
// \mux31|Mux16~0_combout  = ( \alu|shifted_data~62_combout  & ( (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout  & ((\alu|Add2~77_sumout ))) # (\i$|instructions_value~5_combout  & (!\regf|regfile[2][4]~q )))) ) ) # ( 
// !\alu|shifted_data~62_combout  & ( (\i$|instructions_value~3_combout  & (!\i$|instructions_value~5_combout  & \alu|Add2~77_sumout )) ) )

	.dataa(!\i$|instructions_value~3_combout ),
	.datab(!\regf|regfile[2][4]~q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\alu|Add2~77_sumout ),
	.datae(gnd),
	.dataf(!\alu|shifted_data~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux16~0 .extended_lut = "off";
defparam \mux31|Mux16~0 .lut_mask = 64'h0050005004540454;
defparam \mux31|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \i_io_sw[15]~input (
	.i(i_io_sw[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[15]~input_o ));
// synopsys translate_off
defparam \i_io_sw[15]~input .bus_hold = "false";
defparam \i_io_sw[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N36
cyclonev_lcell_comb \mux31|Mux16~1 (
// Equation(s):
// \mux31|Mux16~1_combout  = ( \mux31|Mux16~0_combout  & ( \i_io_sw[15]~input_o  ) ) # ( !\mux31|Mux16~0_combout  & ( \i_io_sw[15]~input_o  & ( (!\alu|Mux0~1_combout  & (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & \mux31|Mux0~3_combout ))) ) ) ) # ( 
// \mux31|Mux16~0_combout  & ( !\i_io_sw[15]~input_o  ) )

	.dataa(!\alu|Mux0~1_combout ),
	.datab(!\alu|Mux27~0_combout ),
	.datac(!\mux31|Mux0~15_combout ),
	.datad(!\mux31|Mux0~3_combout ),
	.datae(!\mux31|Mux16~0_combout ),
	.dataf(!\i_io_sw[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux16~1 .extended_lut = "off";
defparam \mux31|Mux16~1 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \mux31|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N59
dffeas \regf|regfile[1][15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux16~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][15] .is_wysiwyg = "true";
defparam \regf|regfile[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \alu|Add2~25 (
// Equation(s):
// \alu|Add2~25_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][16]~q ) ) + ( (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][16]~q ))) ) + ( \alu|Add2~78  ))
// \alu|Add2~26  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][16]~q ) ) + ( (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][16]~q ))) ) + ( \alu|Add2~78  ))

	.dataa(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datab(!\i$|instructions_value~7_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][16]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][16]~q ),
	.datag(gnd),
	.cin(\alu|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~25_sumout ),
	.cout(\alu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~25 .extended_lut = "off";
defparam \alu|Add2~25 .lut_mask = 64'h0000FFFD0000000F;
defparam \alu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N12
cyclonev_lcell_comb \alu|Mux15~0 (
// Equation(s):
// \alu|Mux15~0_combout  = ( \alu|shifted_data~33_combout  & ( \alu|Add2~25_sumout  & ( (!\alu|Mux10~0_combout  & (((!\alu|Mux20~0_combout )) # (\alu|shifted_data~30_combout ))) # (\alu|Mux10~0_combout  & (((\alu|shifted_data~0_combout ) # 
// (\alu|Mux20~0_combout )))) ) ) ) # ( !\alu|shifted_data~33_combout  & ( \alu|Add2~25_sumout  & ( (!\alu|Mux10~0_combout  & (((!\alu|Mux20~0_combout )) # (\alu|shifted_data~30_combout ))) # (\alu|Mux10~0_combout  & (((!\alu|Mux20~0_combout  & 
// \alu|shifted_data~0_combout )))) ) ) ) # ( \alu|shifted_data~33_combout  & ( !\alu|Add2~25_sumout  & ( (!\alu|Mux10~0_combout  & (\alu|shifted_data~30_combout  & (\alu|Mux20~0_combout ))) # (\alu|Mux10~0_combout  & (((\alu|shifted_data~0_combout ) # 
// (\alu|Mux20~0_combout )))) ) ) ) # ( !\alu|shifted_data~33_combout  & ( !\alu|Add2~25_sumout  & ( (!\alu|Mux10~0_combout  & (\alu|shifted_data~30_combout  & (\alu|Mux20~0_combout ))) # (\alu|Mux10~0_combout  & (((!\alu|Mux20~0_combout  & 
// \alu|shifted_data~0_combout )))) ) ) )

	.dataa(!\alu|shifted_data~30_combout ),
	.datab(!\alu|Mux10~0_combout ),
	.datac(!\alu|Mux20~0_combout ),
	.datad(!\alu|shifted_data~0_combout ),
	.datae(!\alu|shifted_data~33_combout ),
	.dataf(!\alu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux15~0 .extended_lut = "off";
defparam \alu|Mux15~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \alu|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \mux31|Mux15~0 (
// Equation(s):
// \mux31|Mux15~0_combout  = ( \alu|Mux15~0_combout  & ( \i$|instructions_value~3_combout  ) )

	.dataa(gnd),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux15~0 .extended_lut = "off";
defparam \mux31|Mux15~0 .lut_mask = 64'h0000000033333333;
defparam \mux31|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \i_io_sw[16]~input (
	.i(i_io_sw[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[16]~input_o ));
// synopsys translate_off
defparam \i_io_sw[16]~input .bus_hold = "false";
defparam \i_io_sw[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \mux31|Mux15~1 (
// Equation(s):
// \mux31|Mux15~1_combout  = ( \mux31|Mux15~0_combout  & ( \i_io_sw[16]~input_o  ) ) # ( !\mux31|Mux15~0_combout  & ( \i_io_sw[16]~input_o  & ( (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & (!\alu|Mux0~1_combout  & \mux31|Mux0~3_combout ))) ) ) ) # ( 
// \mux31|Mux15~0_combout  & ( !\i_io_sw[16]~input_o  ) )

	.dataa(!\alu|Mux27~0_combout ),
	.datab(!\mux31|Mux0~15_combout ),
	.datac(!\alu|Mux0~1_combout ),
	.datad(!\mux31|Mux0~3_combout ),
	.datae(!\mux31|Mux15~0_combout ),
	.dataf(!\i_io_sw[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux15~1 .extended_lut = "off";
defparam \mux31|Mux15~1 .lut_mask = 64'h0000FFFF0020FFFF;
defparam \mux31|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N2
dffeas \regf|regfile[1][16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux15~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][16] .is_wysiwyg = "true";
defparam \regf|regfile[1][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N30
cyclonev_lcell_comb \alu|shifted_data~8 (
// Equation(s):
// \alu|shifted_data~8_combout  = ( \i$|instructions_value~5_combout  & ( \i$|instructions_value~3_combout  & ( (!\regf|regfile[2][1]~q  & ((\regf|regfile[1][18]~q ))) # (\regf|regfile[2][1]~q  & (\regf|regfile[1][16]~q )) ) ) ) # ( 
// !\i$|instructions_value~5_combout  & ( \i$|instructions_value~3_combout  & ( \regf|regfile[1][16]~q  ) ) ) # ( \i$|instructions_value~5_combout  & ( !\i$|instructions_value~3_combout  & ( \regf|regfile[1][18]~q  ) ) ) # ( !\i$|instructions_value~5_combout 
//  & ( !\i$|instructions_value~3_combout  & ( \regf|regfile[1][18]~q  ) ) )

	.dataa(!\regf|regfile[2][1]~q ),
	.datab(!\regf|regfile[1][16]~q ),
	.datac(!\regf|regfile[1][18]~q ),
	.datad(gnd),
	.datae(!\i$|instructions_value~5_combout ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~8 .extended_lut = "off";
defparam \alu|shifted_data~8 .lut_mask = 64'h0F0F0F0F33331B1B;
defparam \alu|shifted_data~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \alu|shifted_data~34 (
// Equation(s):
// \alu|shifted_data~34_combout  = ( \mux213|y[2]~3_combout  & ( \alu|shifted_data~8_combout  & ( (\i$|instructions_value~5_combout  & ((!\mux213|y[1]~2_combout  & (\regf|regfile[1][14]~q )) # (\mux213|y[1]~2_combout  & ((\regf|regfile[1][12]~q ))))) ) ) ) # 
// ( !\mux213|y[2]~3_combout  & ( \alu|shifted_data~8_combout  & ( \i$|instructions_value~5_combout  ) ) ) # ( \mux213|y[2]~3_combout  & ( !\alu|shifted_data~8_combout  & ( (\i$|instructions_value~5_combout  & ((!\mux213|y[1]~2_combout  & 
// (\regf|regfile[1][14]~q )) # (\mux213|y[1]~2_combout  & ((\regf|regfile[1][12]~q ))))) ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\regf|regfile[1][14]~q ),
	.datac(!\mux213|y[1]~2_combout ),
	.datad(!\regf|regfile[1][12]~q ),
	.datae(!\mux213|y[2]~3_combout ),
	.dataf(!\alu|shifted_data~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~34 .extended_lut = "off";
defparam \alu|shifted_data~34 .lut_mask = 64'h0000101555551015;
defparam \alu|shifted_data~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \alu|shifted_data~40 (
// Equation(s):
// \alu|shifted_data~40_combout  = ( \alu|shifted_data~37_combout  & ( (\i$|instructions_value~5_combout  & ((!\mux213|y[2]~3_combout ) # (\alu|shifted_data~36_combout ))) ) ) # ( !\alu|shifted_data~37_combout  & ( (\i$|instructions_value~5_combout  & 
// (\alu|shifted_data~36_combout  & \mux213|y[2]~3_combout )) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(!\alu|shifted_data~36_combout ),
	.datad(!\mux213|y[2]~3_combout ),
	.datae(gnd),
	.dataf(!\alu|shifted_data~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~40 .extended_lut = "off";
defparam \alu|shifted_data~40 .lut_mask = 64'h0005000555055505;
defparam \alu|shifted_data~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N3
cyclonev_lcell_comb \alu|shifted_data~39 (
// Equation(s):
// \alu|shifted_data~39_combout  = ( !\alu|shifted_data~23_combout  & ( (\i$|instructions_value~5_combout  & \alu|shifted_data~35_combout ) ) )

	.dataa(gnd),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(gnd),
	.datad(!\alu|shifted_data~35_combout ),
	.datae(gnd),
	.dataf(!\alu|shifted_data~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~39 .extended_lut = "off";
defparam \alu|shifted_data~39 .lut_mask = 64'h0033003300000000;
defparam \alu|shifted_data~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N39
cyclonev_lcell_comb \regf|regfile[2][18]~feeder (
// Equation(s):
// \regf|regfile[2][18]~feeder_combout  = ( \mux31|Mux13~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux31|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regf|regfile[2][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regf|regfile[2][18]~feeder .extended_lut = "off";
defparam \regf|regfile[2][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regf|regfile[2][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N40
dffeas \regf|regfile[2][18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\regf|regfile[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][18] .is_wysiwyg = "true";
defparam \regf|regfile[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N9
cyclonev_lcell_comb \alu|shifted_data~41 (
// Equation(s):
// \alu|shifted_data~41_combout  = ( \regf|regfile[1][15]~q  & ( ((\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # (\regf|regfile[2][1]~q )))) # (\regf|regfile[1][17]~q ) ) ) # ( !\regf|regfile[1][15]~q  & ( 
// (\regf|regfile[1][17]~q  & ((!\i$|instructions_value~3_combout ) # ((\i$|instructions_value~5_combout  & !\regf|regfile[2][1]~q )))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[1][17]~q ),
	.datad(!\regf|regfile[2][1]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~41 .extended_lut = "off";
defparam \alu|shifted_data~41 .lut_mask = 64'h0D0C0D0C2F3F2F3F;
defparam \alu|shifted_data~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \alu|shifted_data~42 (
// Equation(s):
// \alu|shifted_data~42_combout  = ( \alu|shifted_data~41_combout  & ( \mux213|y[1]~2_combout  & ( (\i$|instructions_value~5_combout  & ((!\mux213|y[2]~3_combout ) # (\regf|regfile[1][11]~q ))) ) ) ) # ( !\alu|shifted_data~41_combout  & ( 
// \mux213|y[1]~2_combout  & ( (\i$|instructions_value~5_combout  & (\regf|regfile[1][11]~q  & \mux213|y[2]~3_combout )) ) ) ) # ( \alu|shifted_data~41_combout  & ( !\mux213|y[1]~2_combout  & ( (\i$|instructions_value~5_combout  & ((!\mux213|y[2]~3_combout ) 
// # (\regf|regfile[1][13]~q ))) ) ) ) # ( !\alu|shifted_data~41_combout  & ( !\mux213|y[1]~2_combout  & ( (\i$|instructions_value~5_combout  & (\regf|regfile[1][13]~q  & \mux213|y[2]~3_combout )) ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\regf|regfile[1][11]~q ),
	.datac(!\regf|regfile[1][13]~q ),
	.datad(!\mux213|y[2]~3_combout ),
	.datae(!\alu|shifted_data~41_combout ),
	.dataf(!\mux213|y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~42 .extended_lut = "off";
defparam \alu|shifted_data~42 .lut_mask = 64'h0005550500115511;
defparam \alu|shifted_data~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N3
cyclonev_lcell_comb \alu|shifted_data~44 (
// Equation(s):
// \alu|shifted_data~44_combout  = ( \regf|regfile[1][9]~q  & ( \i$|instructions_value~3_combout  & ( (!\i$|instructions_value~5_combout  & (((\regf|regfile[1][7]~q )))) # (\i$|instructions_value~5_combout  & (!\regf|regfile[2][2]~q  & 
// ((!\regf|regfile[2][1]~q ) # (\regf|regfile[1][7]~q )))) ) ) ) # ( !\regf|regfile[1][9]~q  & ( \i$|instructions_value~3_combout  & ( (\regf|regfile[1][7]~q  & ((!\i$|instructions_value~5_combout ) # ((\regf|regfile[2][1]~q  & !\regf|regfile[2][2]~q )))) ) 
// ) ) # ( \regf|regfile[1][9]~q  & ( !\i$|instructions_value~3_combout  ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\regf|regfile[2][1]~q ),
	.datac(!\regf|regfile[2][2]~q ),
	.datad(!\regf|regfile[1][7]~q ),
	.datae(!\regf|regfile[1][9]~q ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~44 .extended_lut = "off";
defparam \alu|shifted_data~44 .lut_mask = 64'h0000FFFF00BA40FA;
defparam \alu|shifted_data~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \alu|shifted_data~43 (
// Equation(s):
// \alu|shifted_data~43_combout  = ( \i$|instructions_value~3_combout  & ( \i$|instructions_value~5_combout  & ( (\regf|regfile[2][2]~q  & ((!\regf|regfile[2][1]~q  & ((\regf|regfile[1][5]~q ))) # (\regf|regfile[2][1]~q  & (\regf|regfile[1][3]~q )))) ) ) )

	.dataa(!\regf|regfile[1][3]~q ),
	.datab(!\regf|regfile[1][5]~q ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\regf|regfile[2][2]~q ),
	.datae(!\i$|instructions_value~3_combout ),
	.dataf(!\i$|instructions_value~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~43 .extended_lut = "off";
defparam \alu|shifted_data~43 .lut_mask = 64'h0000000000000035;
defparam \alu|shifted_data~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N30
cyclonev_lcell_comb \alu|shifted_data~45 (
// Equation(s):
// \alu|shifted_data~45_combout  = ( \alu|shifted_data~43_combout  & ( \i$|instructions_value~5_combout  ) ) # ( !\alu|shifted_data~43_combout  & ( (\i$|instructions_value~5_combout  & \alu|shifted_data~44_combout ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|shifted_data~44_combout ),
	.datae(gnd),
	.dataf(!\alu|shifted_data~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~45 .extended_lut = "off";
defparam \alu|shifted_data~45 .lut_mask = 64'h0055005555555555;
defparam \alu|shifted_data~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N52
dffeas \regf|regfile[2][17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][17] .is_wysiwyg = "true";
defparam \regf|regfile[2][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N3
cyclonev_lcell_comb \alu|Add2~37 (
// Equation(s):
// \alu|Add2~37_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][17]~q ) ) + ( (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][17]~q ))) ) + ( \alu|Add2~26  ))
// \alu|Add2~38  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][17]~q ) ) + ( (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][17]~q ))) ) + ( \alu|Add2~26  ))

	.dataa(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datab(!\i$|instructions_value~7_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][17]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][17]~q ),
	.datag(gnd),
	.cin(\alu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~37_sumout ),
	.cout(\alu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~37 .extended_lut = "off";
defparam \alu|Add2~37 .lut_mask = 64'h0000FFFD0000000F;
defparam \alu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N36
cyclonev_lcell_comb \alu|Mux14~0 (
// Equation(s):
// \alu|Mux14~0_combout  = ( \alu|Mux20~0_combout  & ( \alu|Add2~37_sumout  & ( (!\alu|Mux10~0_combout  & (\alu|shifted_data~42_combout )) # (\alu|Mux10~0_combout  & ((\alu|shifted_data~45_combout ))) ) ) ) # ( !\alu|Mux20~0_combout  & ( \alu|Add2~37_sumout  
// & ( (!\alu|Mux10~0_combout ) # (\alu|shifted_data~1_combout ) ) ) ) # ( \alu|Mux20~0_combout  & ( !\alu|Add2~37_sumout  & ( (!\alu|Mux10~0_combout  & (\alu|shifted_data~42_combout )) # (\alu|Mux10~0_combout  & ((\alu|shifted_data~45_combout ))) ) ) ) # ( 
// !\alu|Mux20~0_combout  & ( !\alu|Add2~37_sumout  & ( (\alu|Mux10~0_combout  & \alu|shifted_data~1_combout ) ) ) )

	.dataa(!\alu|Mux10~0_combout ),
	.datab(!\alu|shifted_data~1_combout ),
	.datac(!\alu|shifted_data~42_combout ),
	.datad(!\alu|shifted_data~45_combout ),
	.datae(!\alu|Mux20~0_combout ),
	.dataf(!\alu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux14~0 .extended_lut = "off";
defparam \alu|Mux14~0 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \alu|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \mux31|Mux14~0 (
// Equation(s):
// \mux31|Mux14~0_combout  = (\i$|instructions_value~3_combout  & \alu|Mux14~0_combout )

	.dataa(!\i$|instructions_value~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mux14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux14~0 .extended_lut = "off";
defparam \mux31|Mux14~0 .lut_mask = 64'h0055005500550055;
defparam \mux31|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \i_io_sw[17]~input (
	.i(i_io_sw[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[17]~input_o ));
// synopsys translate_off
defparam \i_io_sw[17]~input .bus_hold = "false";
defparam \i_io_sw[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N51
cyclonev_lcell_comb \mux31|Mux14~1 (
// Equation(s):
// \mux31|Mux14~1_combout  = ( \mux31|Mux14~0_combout  & ( \i_io_sw[17]~input_o  ) ) # ( !\mux31|Mux14~0_combout  & ( \i_io_sw[17]~input_o  & ( (!\alu|Mux0~1_combout  & (!\alu|Mux27~0_combout  & (\mux31|Mux0~3_combout  & \mux31|Mux0~15_combout ))) ) ) ) # ( 
// \mux31|Mux14~0_combout  & ( !\i_io_sw[17]~input_o  ) )

	.dataa(!\alu|Mux0~1_combout ),
	.datab(!\alu|Mux27~0_combout ),
	.datac(!\mux31|Mux0~3_combout ),
	.datad(!\mux31|Mux0~15_combout ),
	.datae(!\mux31|Mux14~0_combout ),
	.dataf(!\i_io_sw[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux14~1 .extended_lut = "off";
defparam \mux31|Mux14~1 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \mux31|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \regf|regfile[1][17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux14~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][17] .is_wysiwyg = "true";
defparam \regf|regfile[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \alu|Add2~33 (
// Equation(s):
// \alu|Add2~33_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][18]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][18]~q ))) ) + ( \alu|Add2~38  ))
// \alu|Add2~34  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][18]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][18]~q ))) ) + ( \alu|Add2~38  ))

	.dataa(!\i$|instructions_value~7_combout ),
	.datab(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][18]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][18]~q ),
	.datag(gnd),
	.cin(\alu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~33_sumout ),
	.cout(\alu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~33 .extended_lut = "off";
defparam \alu|Add2~33 .lut_mask = 64'h0000FFFB0000000F;
defparam \alu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \alu|Mux13~0 (
// Equation(s):
// \alu|Mux13~0_combout  = ( \alu|Mux10~0_combout  & ( \alu|Add2~33_sumout  & ( (!\alu|Mux20~0_combout  & ((\alu|shifted_data~39_combout ))) # (\alu|Mux20~0_combout  & (\alu|shifted_data~40_combout )) ) ) ) # ( !\alu|Mux10~0_combout  & ( \alu|Add2~33_sumout  
// & ( (!\alu|Mux20~0_combout ) # (\alu|shifted_data~34_combout ) ) ) ) # ( \alu|Mux10~0_combout  & ( !\alu|Add2~33_sumout  & ( (!\alu|Mux20~0_combout  & ((\alu|shifted_data~39_combout ))) # (\alu|Mux20~0_combout  & (\alu|shifted_data~40_combout )) ) ) ) # ( 
// !\alu|Mux10~0_combout  & ( !\alu|Add2~33_sumout  & ( (\alu|shifted_data~34_combout  & \alu|Mux20~0_combout ) ) ) )

	.dataa(!\alu|shifted_data~34_combout ),
	.datab(!\alu|Mux20~0_combout ),
	.datac(!\alu|shifted_data~40_combout ),
	.datad(!\alu|shifted_data~39_combout ),
	.datae(!\alu|Mux10~0_combout ),
	.dataf(!\alu|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux13~0 .extended_lut = "off";
defparam \alu|Mux13~0 .lut_mask = 64'h111103CFDDDD03CF;
defparam \alu|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \mux31|Mux13~0 (
// Equation(s):
// \mux31|Mux13~0_combout  = ( \alu|Mux13~0_combout  & ( \i$|instructions_value~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu|Mux13~0_combout ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux13~0 .extended_lut = "off";
defparam \mux31|Mux13~0 .lut_mask = 64'h000000000000FFFF;
defparam \mux31|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \i_io_sw[18]~input (
	.i(i_io_sw[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[18]~input_o ));
// synopsys translate_off
defparam \i_io_sw[18]~input .bus_hold = "false";
defparam \i_io_sw[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N42
cyclonev_lcell_comb \mux31|Mux13~1 (
// Equation(s):
// \mux31|Mux13~1_combout  = ( \mux31|Mux0~3_combout  & ( \mux31|Mux0~15_combout  & ( ((!\alu|Mux27~0_combout  & (\i_io_sw[18]~input_o  & !\alu|Mux0~1_combout ))) # (\mux31|Mux13~0_combout ) ) ) ) # ( !\mux31|Mux0~3_combout  & ( \mux31|Mux0~15_combout  & ( 
// \mux31|Mux13~0_combout  ) ) ) # ( \mux31|Mux0~3_combout  & ( !\mux31|Mux0~15_combout  & ( \mux31|Mux13~0_combout  ) ) ) # ( !\mux31|Mux0~3_combout  & ( !\mux31|Mux0~15_combout  & ( \mux31|Mux13~0_combout  ) ) )

	.dataa(!\alu|Mux27~0_combout ),
	.datab(!\mux31|Mux13~0_combout ),
	.datac(!\i_io_sw[18]~input_o ),
	.datad(!\alu|Mux0~1_combout ),
	.datae(!\mux31|Mux0~3_combout ),
	.dataf(!\mux31|Mux0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux13~1 .extended_lut = "off";
defparam \mux31|Mux13~1 .lut_mask = 64'h3333333333333B33;
defparam \mux31|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N27
cyclonev_lcell_comb \regf|regfile[1][18]~feeder (
// Equation(s):
// \regf|regfile[1][18]~feeder_combout  = ( \mux31|Mux13~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux31|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regf|regfile[1][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regf|regfile[1][18]~feeder .extended_lut = "off";
defparam \regf|regfile[1][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regf|regfile[1][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \regf|regfile[1][18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\regf|regfile[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][18] .is_wysiwyg = "true";
defparam \regf|regfile[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \alu|shifted_data~47 (
// Equation(s):
// \alu|shifted_data~47_combout  = ( \mux213|y[2]~3_combout  & ( \alu|shifted_data~29_combout  & ( \i$|instructions_value~5_combout  ) ) ) # ( !\mux213|y[2]~3_combout  & ( \alu|shifted_data~29_combout  & ( (\i$|instructions_value~5_combout  & 
// ((!\mux213|y[1]~2_combout  & (\regf|regfile[1][20]~q )) # (\mux213|y[1]~2_combout  & ((\regf|regfile[1][18]~q ))))) ) ) ) # ( !\mux213|y[2]~3_combout  & ( !\alu|shifted_data~29_combout  & ( (\i$|instructions_value~5_combout  & ((!\mux213|y[1]~2_combout  & 
// (\regf|regfile[1][20]~q )) # (\mux213|y[1]~2_combout  & ((\regf|regfile[1][18]~q ))))) ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\regf|regfile[1][20]~q ),
	.datac(!\mux213|y[1]~2_combout ),
	.datad(!\regf|regfile[1][18]~q ),
	.datae(!\mux213|y[2]~3_combout ),
	.dataf(!\alu|shifted_data~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~47 .extended_lut = "off";
defparam \alu|shifted_data~47 .lut_mask = 64'h1015000010155555;
defparam \alu|shifted_data~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N51
cyclonev_lcell_comb \alu|shifted_data~50 (
// Equation(s):
// \alu|shifted_data~50_combout  = ( \alu|shifted_data~48_combout  & ( \i$|instructions_value~5_combout  ) ) # ( !\alu|shifted_data~48_combout  & ( (\i$|instructions_value~5_combout  & \alu|shifted_data~49_combout ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(!\alu|shifted_data~49_combout ),
	.datad(gnd),
	.datae(!\alu|shifted_data~48_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~50 .extended_lut = "off";
defparam \alu|shifted_data~50 .lut_mask = 64'h0505555505055555;
defparam \alu|shifted_data~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N35
dffeas \regf|regfile[2][20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][20] .is_wysiwyg = "true";
defparam \regf|regfile[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \alu|shifted_data~16 (
// Equation(s):
// \alu|shifted_data~16_combout  = ( \regf|regfile[2][1]~q  & ( (!\i$|instructions_value~3_combout  & (\regf|regfile[1][19]~q )) # (\i$|instructions_value~3_combout  & ((\regf|regfile[1][17]~q ))) ) ) # ( !\regf|regfile[2][1]~q  & ( 
// (!\i$|instructions_value~5_combout  & ((!\i$|instructions_value~3_combout  & (\regf|regfile[1][19]~q )) # (\i$|instructions_value~3_combout  & ((\regf|regfile[1][17]~q ))))) # (\i$|instructions_value~5_combout  & (((\regf|regfile[1][19]~q )))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[1][19]~q ),
	.datad(!\regf|regfile[1][17]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~16 .extended_lut = "off";
defparam \alu|shifted_data~16 .lut_mask = 64'h0D2F0D2F0C3F0C3F;
defparam \alu|shifted_data~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \alu|shifted_data~25 (
// Equation(s):
// \alu|shifted_data~25_combout  = ( \mux213|y[2]~3_combout  & ( \i$|instructions_value~5_combout  & ( (!\mux213|y[1]~2_combout  & (\regf|regfile[1][15]~q )) # (\mux213|y[1]~2_combout  & ((\regf|regfile[1][13]~q ))) ) ) ) # ( !\mux213|y[2]~3_combout  & ( 
// \i$|instructions_value~5_combout  & ( \alu|shifted_data~16_combout  ) ) )

	.dataa(!\mux213|y[1]~2_combout ),
	.datab(!\regf|regfile[1][15]~q ),
	.datac(!\regf|regfile[1][13]~q ),
	.datad(!\alu|shifted_data~16_combout ),
	.datae(!\mux213|y[2]~3_combout ),
	.dataf(!\i$|instructions_value~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~25 .extended_lut = "off";
defparam \alu|shifted_data~25 .lut_mask = 64'h0000000000FF2727;
defparam \alu|shifted_data~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N12
cyclonev_lcell_comb \alu|shifted_data~28 (
// Equation(s):
// \alu|shifted_data~28_combout  = ( \alu|shifted_data~27_combout  & ( \mux213|y[2]~3_combout  & ( (\alu|shifted_data~26_combout  & \i$|instructions_value~5_combout ) ) ) ) # ( !\alu|shifted_data~27_combout  & ( \mux213|y[2]~3_combout  & ( 
// (\alu|shifted_data~26_combout  & \i$|instructions_value~5_combout ) ) ) ) # ( \alu|shifted_data~27_combout  & ( !\mux213|y[2]~3_combout  & ( \i$|instructions_value~5_combout  ) ) )

	.dataa(gnd),
	.datab(!\alu|shifted_data~26_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(gnd),
	.datae(!\alu|shifted_data~27_combout ),
	.dataf(!\mux213|y[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~28 .extended_lut = "off";
defparam \alu|shifted_data~28 .lut_mask = 64'h00000F0F03030303;
defparam \alu|shifted_data~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N41
dffeas \regf|regfile[2][19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux12~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][19] .is_wysiwyg = "true";
defparam \regf|regfile[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \alu|Add2~21 (
// Equation(s):
// \alu|Add2~21_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][19]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][19]~q ))) ) + ( \alu|Add2~34  ))
// \alu|Add2~22  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][19]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][19]~q ))) ) + ( \alu|Add2~34  ))

	.dataa(!\i$|instructions_value~7_combout ),
	.datab(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][19]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][19]~q ),
	.datag(gnd),
	.cin(\alu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~21_sumout ),
	.cout(\alu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~21 .extended_lut = "off";
defparam \alu|Add2~21 .lut_mask = 64'h0000FFFB0000000F;
defparam \alu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \alu|Mux12~0 (
// Equation(s):
// \alu|Mux12~0_combout  = ( \alu|shifted_data~28_combout  & ( \alu|Add2~21_sumout  & ( (!\alu|Mux20~0_combout  & (((!\alu|Mux10~0_combout ) # (\alu|shifted_data~24_combout )))) # (\alu|Mux20~0_combout  & (((\alu|Mux10~0_combout )) # 
// (\alu|shifted_data~25_combout ))) ) ) ) # ( !\alu|shifted_data~28_combout  & ( \alu|Add2~21_sumout  & ( (!\alu|Mux20~0_combout  & (((!\alu|Mux10~0_combout ) # (\alu|shifted_data~24_combout )))) # (\alu|Mux20~0_combout  & (\alu|shifted_data~25_combout  & 
// ((!\alu|Mux10~0_combout )))) ) ) ) # ( \alu|shifted_data~28_combout  & ( !\alu|Add2~21_sumout  & ( (!\alu|Mux20~0_combout  & (((\alu|shifted_data~24_combout  & \alu|Mux10~0_combout )))) # (\alu|Mux20~0_combout  & (((\alu|Mux10~0_combout )) # 
// (\alu|shifted_data~25_combout ))) ) ) ) # ( !\alu|shifted_data~28_combout  & ( !\alu|Add2~21_sumout  & ( (!\alu|Mux20~0_combout  & (((\alu|shifted_data~24_combout  & \alu|Mux10~0_combout )))) # (\alu|Mux20~0_combout  & (\alu|shifted_data~25_combout  & 
// ((!\alu|Mux10~0_combout )))) ) ) )

	.dataa(!\alu|Mux20~0_combout ),
	.datab(!\alu|shifted_data~25_combout ),
	.datac(!\alu|shifted_data~24_combout ),
	.datad(!\alu|Mux10~0_combout ),
	.datae(!\alu|shifted_data~28_combout ),
	.dataf(!\alu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux12~0 .extended_lut = "off";
defparam \alu|Mux12~0 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \alu|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N54
cyclonev_lcell_comb \mux31|Mux12~0 (
// Equation(s):
// \mux31|Mux12~0_combout  = ( \i$|instructions_value~3_combout  & ( \alu|Mux12~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux12~0 .extended_lut = "off";
defparam \mux31|Mux12~0 .lut_mask = 64'h0000000000FF00FF;
defparam \mux31|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \i_io_sw[19]~input (
	.i(i_io_sw[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[19]~input_o ));
// synopsys translate_off
defparam \i_io_sw[19]~input .bus_hold = "false";
defparam \i_io_sw[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N18
cyclonev_lcell_comb \mux31|Mux12~1 (
// Equation(s):
// \mux31|Mux12~1_combout  = ( \mux31|Mux12~0_combout  & ( \i_io_sw[19]~input_o  ) ) # ( !\mux31|Mux12~0_combout  & ( \i_io_sw[19]~input_o  & ( (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & (!\alu|Mux0~1_combout  & \mux31|Mux0~3_combout ))) ) ) ) # ( 
// \mux31|Mux12~0_combout  & ( !\i_io_sw[19]~input_o  ) )

	.dataa(!\alu|Mux27~0_combout ),
	.datab(!\mux31|Mux0~15_combout ),
	.datac(!\alu|Mux0~1_combout ),
	.datad(!\mux31|Mux0~3_combout ),
	.datae(!\mux31|Mux12~0_combout ),
	.dataf(!\i_io_sw[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux12~1 .extended_lut = "off";
defparam \mux31|Mux12~1 .lut_mask = 64'h0000FFFF0020FFFF;
defparam \mux31|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \regf|regfile[1][19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux12~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][19] .is_wysiwyg = "true";
defparam \regf|regfile[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \alu|Add2~45 (
// Equation(s):
// \alu|Add2~45_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][20]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][20]~q ))) ) + ( \alu|Add2~22  ))
// \alu|Add2~46  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][20]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][20]~q ))) ) + ( \alu|Add2~22  ))

	.dataa(!\i$|instructions_value~7_combout ),
	.datab(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][20]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][20]~q ),
	.datag(gnd),
	.cin(\alu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~45_sumout ),
	.cout(\alu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~45 .extended_lut = "off";
defparam \alu|Add2~45 .lut_mask = 64'h0000FFFB0000000F;
defparam \alu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \alu|Mux11~0 (
// Equation(s):
// \alu|Mux11~0_combout  = ( \alu|Mux20~0_combout  & ( \alu|Add2~45_sumout  & ( (!\alu|Mux10~0_combout  & (\alu|shifted_data~47_combout )) # (\alu|Mux10~0_combout  & ((\alu|shifted_data~50_combout ))) ) ) ) # ( !\alu|Mux20~0_combout  & ( \alu|Add2~45_sumout  
// & ( (!\alu|Mux10~0_combout ) # (\alu|shifted_data~4_combout ) ) ) ) # ( \alu|Mux20~0_combout  & ( !\alu|Add2~45_sumout  & ( (!\alu|Mux10~0_combout  & (\alu|shifted_data~47_combout )) # (\alu|Mux10~0_combout  & ((\alu|shifted_data~50_combout ))) ) ) ) # ( 
// !\alu|Mux20~0_combout  & ( !\alu|Add2~45_sumout  & ( (\alu|Mux10~0_combout  & \alu|shifted_data~4_combout ) ) ) )

	.dataa(!\alu|shifted_data~47_combout ),
	.datab(!\alu|Mux10~0_combout ),
	.datac(!\alu|shifted_data~4_combout ),
	.datad(!\alu|shifted_data~50_combout ),
	.datae(!\alu|Mux20~0_combout ),
	.dataf(!\alu|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux11~0 .extended_lut = "off";
defparam \alu|Mux11~0 .lut_mask = 64'h03034477CFCF4477;
defparam \alu|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N9
cyclonev_lcell_comb \mux31|Mux11~0 (
// Equation(s):
// \mux31|Mux11~0_combout  = ( \alu|Mux11~0_combout  & ( \i$|instructions_value~3_combout  ) )

	.dataa(!\i$|instructions_value~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux11~0 .extended_lut = "off";
defparam \mux31|Mux11~0 .lut_mask = 64'h0000000055555555;
defparam \mux31|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \i_io_sw[20]~input (
	.i(i_io_sw[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[20]~input_o ));
// synopsys translate_off
defparam \i_io_sw[20]~input .bus_hold = "false";
defparam \i_io_sw[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N33
cyclonev_lcell_comb \mux31|Mux11~1 (
// Equation(s):
// \mux31|Mux11~1_combout  = ( \mux31|Mux11~0_combout  & ( \i_io_sw[20]~input_o  ) ) # ( !\mux31|Mux11~0_combout  & ( \i_io_sw[20]~input_o  & ( (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & (\mux31|Mux0~3_combout  & !\alu|Mux0~1_combout ))) ) ) ) # ( 
// \mux31|Mux11~0_combout  & ( !\i_io_sw[20]~input_o  ) )

	.dataa(!\alu|Mux27~0_combout ),
	.datab(!\mux31|Mux0~15_combout ),
	.datac(!\mux31|Mux0~3_combout ),
	.datad(!\alu|Mux0~1_combout ),
	.datae(!\mux31|Mux11~0_combout ),
	.dataf(!\i_io_sw[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux11~1 .extended_lut = "off";
defparam \mux31|Mux11~1 .lut_mask = 64'h0000FFFF0200FFFF;
defparam \mux31|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N14
dffeas \regf|regfile[1][20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux11~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][20] .is_wysiwyg = "true";
defparam \regf|regfile[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N33
cyclonev_lcell_comb \alu|Mux5~0 (
// Equation(s):
// \alu|Mux5~0_combout  = ( \regf|regfile[1][22]~q  & ( (!\i$|instructions_value~3_combout ) # (((\i$|instructions_value~5_combout  & !\regf|regfile[2][1]~q )) # (\regf|regfile[1][20]~q )) ) ) # ( !\regf|regfile[1][22]~q  & ( 
// (\i$|instructions_value~3_combout  & (\regf|regfile[1][20]~q  & ((!\i$|instructions_value~5_combout ) # (\regf|regfile[2][1]~q )))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\regf|regfile[2][1]~q ),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(!\regf|regfile[1][20]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[1][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux5~0 .extended_lut = "off";
defparam \alu|Mux5~0 .lut_mask = 64'h000B000BF4FFF4FF;
defparam \alu|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \alu|shifted_data~9 (
// Equation(s):
// \alu|shifted_data~9_combout  = ( \alu|shifted_data~8_combout  & ( (\i$|instructions_value~5_combout  & ((\mux213|y[2]~3_combout ) # (\alu|Mux5~0_combout ))) ) ) # ( !\alu|shifted_data~8_combout  & ( (\i$|instructions_value~5_combout  & 
// (\alu|Mux5~0_combout  & !\mux213|y[2]~3_combout )) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(!\alu|Mux5~0_combout ),
	.datad(!\mux213|y[2]~3_combout ),
	.datae(gnd),
	.dataf(!\alu|shifted_data~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~9 .extended_lut = "off";
defparam \alu|shifted_data~9 .lut_mask = 64'h0500050005550555;
defparam \alu|shifted_data~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \regf|regfile[2][22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][22] .is_wysiwyg = "true";
defparam \regf|regfile[2][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N9
cyclonev_lcell_comb \alu|shifted_data~54 (
// Equation(s):
// \alu|shifted_data~54_combout  = ( \regf|regfile[1][11]~q  & ( \regf|regfile[1][13]~q  & ( (!\i$|instructions_value~3_combout ) # ((!\regf|regfile[2][2]~q ) # (!\i$|instructions_value~5_combout )) ) ) ) # ( !\regf|regfile[1][11]~q  & ( 
// \regf|regfile[1][13]~q  & ( (!\i$|instructions_value~3_combout ) # ((!\regf|regfile[2][2]~q  & (!\regf|regfile[2][1]~q  & \i$|instructions_value~5_combout ))) ) ) ) # ( \regf|regfile[1][11]~q  & ( !\regf|regfile[1][13]~q  & ( 
// (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # ((!\regf|regfile[2][2]~q  & \regf|regfile[2][1]~q )))) ) ) )

	.dataa(!\i$|instructions_value~3_combout ),
	.datab(!\regf|regfile[2][2]~q ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\i$|instructions_value~5_combout ),
	.datae(!\regf|regfile[1][11]~q ),
	.dataf(!\regf|regfile[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~54 .extended_lut = "off";
defparam \alu|shifted_data~54 .lut_mask = 64'h00005504AAEAFFEE;
defparam \alu|shifted_data~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N18
cyclonev_lcell_comb \alu|shifted_data~53 (
// Equation(s):
// \alu|shifted_data~53_combout  = ( \i$|instructions_value~5_combout  & ( \regf|regfile[1][9]~q  & ( (\regf|regfile[2][2]~q  & (\i$|instructions_value~3_combout  & ((!\regf|regfile[2][1]~q ) # (\regf|regfile[1][7]~q )))) ) ) ) # ( 
// \i$|instructions_value~5_combout  & ( !\regf|regfile[1][9]~q  & ( (\regf|regfile[1][7]~q  & (\regf|regfile[2][2]~q  & (\regf|regfile[2][1]~q  & \i$|instructions_value~3_combout ))) ) ) )

	.dataa(!\regf|regfile[1][7]~q ),
	.datab(!\regf|regfile[2][2]~q ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\i$|instructions_value~3_combout ),
	.datae(!\i$|instructions_value~5_combout ),
	.dataf(!\regf|regfile[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~53 .extended_lut = "off";
defparam \alu|shifted_data~53 .lut_mask = 64'h0000000100000031;
defparam \alu|shifted_data~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N36
cyclonev_lcell_comb \alu|shifted_data~61 (
// Equation(s):
// \alu|shifted_data~61_combout  = ( \alu|shifted_data~54_combout  & ( \alu|shifted_data~53_combout  & ( \i$|instructions_value~5_combout  ) ) ) # ( !\alu|shifted_data~54_combout  & ( \alu|shifted_data~53_combout  & ( \i$|instructions_value~5_combout  ) ) ) 
// # ( \alu|shifted_data~54_combout  & ( !\alu|shifted_data~53_combout  & ( \i$|instructions_value~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(gnd),
	.datae(!\alu|shifted_data~54_combout ),
	.dataf(!\alu|shifted_data~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~61 .extended_lut = "off";
defparam \alu|shifted_data~61 .lut_mask = 64'h00000F0F0F0F0F0F;
defparam \alu|shifted_data~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N3
cyclonev_lcell_comb \alu|shifted_data~59 (
// Equation(s):
// \alu|shifted_data~59_combout  = ( \regf|regfile[1][5]~q  & ( \i$|instructions_value~3_combout  & ( ((!\regf|regfile[2][1]~q  & \i$|instructions_value~5_combout )) # (\regf|regfile[1][3]~q ) ) ) ) # ( !\regf|regfile[1][5]~q  & ( 
// \i$|instructions_value~3_combout  & ( (\regf|regfile[1][3]~q  & ((!\i$|instructions_value~5_combout ) # (\regf|regfile[2][1]~q ))) ) ) ) # ( \regf|regfile[1][5]~q  & ( !\i$|instructions_value~3_combout  ) )

	.dataa(!\regf|regfile[2][1]~q ),
	.datab(gnd),
	.datac(!\regf|regfile[1][3]~q ),
	.datad(!\i$|instructions_value~5_combout ),
	.datae(!\regf|regfile[1][5]~q ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~59 .extended_lut = "off";
defparam \alu|shifted_data~59 .lut_mask = 64'h0000FFFF0F050FAF;
defparam \alu|shifted_data~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N12
cyclonev_lcell_comb \alu|shifted_data~60 (
// Equation(s):
// \alu|shifted_data~60_combout  = ( \mux213|y[1]~2_combout  & ( (!\mux213|y[2]~3_combout  & (\alu|shifted_data~59_combout  & \alu|shifted_data~2_combout )) ) ) # ( !\mux213|y[1]~2_combout  & ( (\alu|shifted_data~2_combout  & ((!\mux213|y[2]~3_combout  & 
// (\alu|shifted_data~59_combout )) # (\mux213|y[2]~3_combout  & ((\regf|regfile[1][1]~q ))))) ) )

	.dataa(!\mux213|y[2]~3_combout ),
	.datab(!\alu|shifted_data~59_combout ),
	.datac(!\regf|regfile[1][1]~q ),
	.datad(!\alu|shifted_data~2_combout ),
	.datae(gnd),
	.dataf(!\mux213|y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~60 .extended_lut = "off";
defparam \alu|shifted_data~60 .lut_mask = 64'h0027002700220022;
defparam \alu|shifted_data~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N15
cyclonev_lcell_comb \alu|shifted_data~57 (
// Equation(s):
// \alu|shifted_data~57_combout  = ( \regf|regfile[1][19]~q  & ( \alu|shifted_data~41_combout  & ( (\i$|instructions_value~5_combout  & (((\mux213|y[2]~3_combout ) # (\mux213|y[1]~2_combout )) # (\regf|regfile[1][21]~q ))) ) ) ) # ( !\regf|regfile[1][19]~q  
// & ( \alu|shifted_data~41_combout  & ( (\i$|instructions_value~5_combout  & (((\regf|regfile[1][21]~q  & !\mux213|y[1]~2_combout )) # (\mux213|y[2]~3_combout ))) ) ) ) # ( \regf|regfile[1][19]~q  & ( !\alu|shifted_data~41_combout  & ( 
// (\i$|instructions_value~5_combout  & (!\mux213|y[2]~3_combout  & ((\mux213|y[1]~2_combout ) # (\regf|regfile[1][21]~q )))) ) ) ) # ( !\regf|regfile[1][19]~q  & ( !\alu|shifted_data~41_combout  & ( (\i$|instructions_value~5_combout  & 
// (\regf|regfile[1][21]~q  & (!\mux213|y[1]~2_combout  & !\mux213|y[2]~3_combout ))) ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\regf|regfile[1][21]~q ),
	.datac(!\mux213|y[1]~2_combout ),
	.datad(!\mux213|y[2]~3_combout ),
	.datae(!\regf|regfile[1][19]~q ),
	.dataf(!\alu|shifted_data~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~57 .extended_lut = "off";
defparam \alu|shifted_data~57 .lut_mask = 64'h1000150010551555;
defparam \alu|shifted_data~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N55
dffeas \regf|regfile[2][21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][21] .is_wysiwyg = "true";
defparam \regf|regfile[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N15
cyclonev_lcell_comb \alu|Add2~53 (
// Equation(s):
// \alu|Add2~53_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][21]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][21]~q ))) ) + ( \alu|Add2~46  ))
// \alu|Add2~54  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][21]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][21]~q ))) ) + ( \alu|Add2~46  ))

	.dataa(!\i$|instructions_value~7_combout ),
	.datab(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][21]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][21]~q ),
	.datag(gnd),
	.cin(\alu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~53_sumout ),
	.cout(\alu|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~53 .extended_lut = "off";
defparam \alu|Add2~53 .lut_mask = 64'h0000FFFB0000000F;
defparam \alu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \alu|Mux10~1 (
// Equation(s):
// \alu|Mux10~1_combout  = ( \alu|shifted_data~57_combout  & ( \alu|Add2~53_sumout  & ( (!\alu|Mux10~0_combout ) # ((!\alu|Mux20~0_combout  & ((\alu|shifted_data~60_combout ))) # (\alu|Mux20~0_combout  & (\alu|shifted_data~61_combout ))) ) ) ) # ( 
// !\alu|shifted_data~57_combout  & ( \alu|Add2~53_sumout  & ( (!\alu|Mux10~0_combout  & (!\alu|Mux20~0_combout )) # (\alu|Mux10~0_combout  & ((!\alu|Mux20~0_combout  & ((\alu|shifted_data~60_combout ))) # (\alu|Mux20~0_combout  & 
// (\alu|shifted_data~61_combout )))) ) ) ) # ( \alu|shifted_data~57_combout  & ( !\alu|Add2~53_sumout  & ( (!\alu|Mux10~0_combout  & (\alu|Mux20~0_combout )) # (\alu|Mux10~0_combout  & ((!\alu|Mux20~0_combout  & ((\alu|shifted_data~60_combout ))) # 
// (\alu|Mux20~0_combout  & (\alu|shifted_data~61_combout )))) ) ) ) # ( !\alu|shifted_data~57_combout  & ( !\alu|Add2~53_sumout  & ( (\alu|Mux10~0_combout  & ((!\alu|Mux20~0_combout  & ((\alu|shifted_data~60_combout ))) # (\alu|Mux20~0_combout  & 
// (\alu|shifted_data~61_combout )))) ) ) )

	.dataa(!\alu|Mux10~0_combout ),
	.datab(!\alu|Mux20~0_combout ),
	.datac(!\alu|shifted_data~61_combout ),
	.datad(!\alu|shifted_data~60_combout ),
	.datae(!\alu|shifted_data~57_combout ),
	.dataf(!\alu|Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux10~1 .extended_lut = "off";
defparam \alu|Mux10~1 .lut_mask = 64'h0145236789CDABEF;
defparam \alu|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N15
cyclonev_lcell_comb \mux31|Mux10~0 (
// Equation(s):
// \mux31|Mux10~0_combout  = ( \alu|Mux10~1_combout  & ( \i$|instructions_value~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux10~0 .extended_lut = "off";
defparam \mux31|Mux10~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \mux31|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \i_io_sw[21]~input (
	.i(i_io_sw[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[21]~input_o ));
// synopsys translate_off
defparam \i_io_sw[21]~input .bus_hold = "false";
defparam \i_io_sw[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N54
cyclonev_lcell_comb \mux31|Mux10~1 (
// Equation(s):
// \mux31|Mux10~1_combout  = ( \mux31|Mux10~0_combout  & ( \i_io_sw[21]~input_o  ) ) # ( !\mux31|Mux10~0_combout  & ( \i_io_sw[21]~input_o  & ( (!\alu|Mux0~1_combout  & (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & \mux31|Mux0~3_combout ))) ) ) ) # ( 
// \mux31|Mux10~0_combout  & ( !\i_io_sw[21]~input_o  ) )

	.dataa(!\alu|Mux0~1_combout ),
	.datab(!\alu|Mux27~0_combout ),
	.datac(!\mux31|Mux0~15_combout ),
	.datad(!\mux31|Mux0~3_combout ),
	.datae(!\mux31|Mux10~0_combout ),
	.dataf(!\i_io_sw[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux10~1 .extended_lut = "off";
defparam \mux31|Mux10~1 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \mux31|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \regf|regfile[1][21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux10~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][21] .is_wysiwyg = "true";
defparam \regf|regfile[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \alu|Add2~9 (
// Equation(s):
// \alu|Add2~9_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][22]~q ) ) + ( (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][22]~q ))) ) + ( \alu|Add2~54  ))
// \alu|Add2~10  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][22]~q ) ) + ( (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][22]~q ))) ) + ( \alu|Add2~54  ))

	.dataa(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datab(!\i$|instructions_value~7_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][22]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][22]~q ),
	.datag(gnd),
	.cin(\alu|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~9_sumout ),
	.cout(\alu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~9 .extended_lut = "off";
defparam \alu|Add2~9 .lut_mask = 64'h0000FFFD0000000F;
defparam \alu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \alu|Mux9~0 (
// Equation(s):
// \alu|Mux9~0_combout  = ( \alu|shifted_data~7_combout  & ( \alu|Add2~9_sumout  & ( (!\alu|Mux20~0_combout ) # ((!\alu|Mux10~0_combout  & ((\alu|shifted_data~9_combout ))) # (\alu|Mux10~0_combout  & (\alu|shifted_data~12_combout ))) ) ) ) # ( 
// !\alu|shifted_data~7_combout  & ( \alu|Add2~9_sumout  & ( (!\alu|Mux20~0_combout  & (((!\alu|Mux10~0_combout )))) # (\alu|Mux20~0_combout  & ((!\alu|Mux10~0_combout  & ((\alu|shifted_data~9_combout ))) # (\alu|Mux10~0_combout  & 
// (\alu|shifted_data~12_combout )))) ) ) ) # ( \alu|shifted_data~7_combout  & ( !\alu|Add2~9_sumout  & ( (!\alu|Mux20~0_combout  & (((\alu|Mux10~0_combout )))) # (\alu|Mux20~0_combout  & ((!\alu|Mux10~0_combout  & ((\alu|shifted_data~9_combout ))) # 
// (\alu|Mux10~0_combout  & (\alu|shifted_data~12_combout )))) ) ) ) # ( !\alu|shifted_data~7_combout  & ( !\alu|Add2~9_sumout  & ( (\alu|Mux20~0_combout  & ((!\alu|Mux10~0_combout  & ((\alu|shifted_data~9_combout ))) # (\alu|Mux10~0_combout  & 
// (\alu|shifted_data~12_combout )))) ) ) )

	.dataa(!\alu|shifted_data~12_combout ),
	.datab(!\alu|shifted_data~9_combout ),
	.datac(!\alu|Mux20~0_combout ),
	.datad(!\alu|Mux10~0_combout ),
	.datae(!\alu|shifted_data~7_combout ),
	.dataf(!\alu|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux9~0 .extended_lut = "off";
defparam \alu|Mux9~0 .lut_mask = 64'h030503F5F305F3F5;
defparam \alu|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N0
cyclonev_lcell_comb \mux31|Mux9~0 (
// Equation(s):
// \mux31|Mux9~0_combout  = ( \alu|Mux9~0_combout  & ( \i$|instructions_value~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux9~0 .extended_lut = "off";
defparam \mux31|Mux9~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \mux31|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \i_io_sw[22]~input (
	.i(i_io_sw[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[22]~input_o ));
// synopsys translate_off
defparam \i_io_sw[22]~input .bus_hold = "false";
defparam \i_io_sw[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N27
cyclonev_lcell_comb \mux31|Mux9~1 (
// Equation(s):
// \mux31|Mux9~1_combout  = ( \mux31|Mux9~0_combout  & ( \i_io_sw[22]~input_o  ) ) # ( !\mux31|Mux9~0_combout  & ( \i_io_sw[22]~input_o  & ( (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & (\mux31|Mux0~3_combout  & !\alu|Mux0~1_combout ))) ) ) ) # ( 
// \mux31|Mux9~0_combout  & ( !\i_io_sw[22]~input_o  ) )

	.dataa(!\alu|Mux27~0_combout ),
	.datab(!\mux31|Mux0~15_combout ),
	.datac(!\mux31|Mux0~3_combout ),
	.datad(!\alu|Mux0~1_combout ),
	.datae(!\mux31|Mux9~0_combout ),
	.dataf(!\i_io_sw[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux9~1 .extended_lut = "off";
defparam \mux31|Mux9~1 .lut_mask = 64'h0000FFFF0200FFFF;
defparam \mux31|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N20
dffeas \regf|regfile[1][22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux9~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][22] .is_wysiwyg = "true";
defparam \regf|regfile[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N27
cyclonev_lcell_comb \alu|shifted_data~65 (
// Equation(s):
// \alu|shifted_data~65_combout  = ( \regf|regfile[1][22]~q  & ( (\i$|instructions_value~5_combout  & (((\i$|instructions_value~3_combout  & \regf|regfile[2][1]~q )) # (\regf|regfile[1][24]~q ))) ) ) # ( !\regf|regfile[1][22]~q  & ( 
// (\i$|instructions_value~5_combout  & (\regf|regfile[1][24]~q  & ((!\i$|instructions_value~3_combout ) # (!\regf|regfile[2][1]~q )))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\regf|regfile[1][24]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[1][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~65 .extended_lut = "off";
defparam \alu|shifted_data~65 .lut_mask = 64'h0054005401550155;
defparam \alu|shifted_data~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \alu|Mux7~2 (
// Equation(s):
// \alu|Mux7~2_combout  = ( !\alu|Mux7~0_combout  & ( (\i$|instructions_value~5_combout  & ((!\mux213|y[1]~2_combout  & ((\regf|regfile[1][20]~q ))) # (\mux213|y[1]~2_combout  & (\regf|regfile[1][18]~q )))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\regf|regfile[1][18]~q ),
	.datac(!\regf|regfile[1][20]~q ),
	.datad(!\mux213|y[1]~2_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux7~2 .extended_lut = "off";
defparam \alu|Mux7~2 .lut_mask = 64'h0511051100000000;
defparam \alu|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \alu|Mux7~3 (
// Equation(s):
// \alu|Mux7~3_combout  = ( \alu|Mux7~2_combout  & ( \alu|shifted_data~30_combout  & ( (!\alu|Mux7~0_combout  & (!\alu|Mux7~1_combout  & !\alu|shifted_data~65_combout )) ) ) ) # ( !\alu|Mux7~2_combout  & ( \alu|shifted_data~30_combout  & ( 
// (!\alu|Mux7~0_combout  & (((!\alu|shifted_data~65_combout ) # (\alu|Mux7~1_combout )))) # (\alu|Mux7~0_combout  & (!\alu|shifted_data~67_combout  & (!\alu|Mux7~1_combout ))) ) ) ) # ( \alu|Mux7~2_combout  & ( !\alu|shifted_data~30_combout  & ( 
// (!\alu|Mux7~0_combout  & (!\alu|Mux7~1_combout  & !\alu|shifted_data~65_combout )) ) ) ) # ( !\alu|Mux7~2_combout  & ( !\alu|shifted_data~30_combout  & ( ((!\alu|Mux7~0_combout  & ((!\alu|shifted_data~65_combout ))) # (\alu|Mux7~0_combout  & 
// (!\alu|shifted_data~67_combout ))) # (\alu|Mux7~1_combout ) ) ) )

	.dataa(!\alu|shifted_data~67_combout ),
	.datab(!\alu|Mux7~0_combout ),
	.datac(!\alu|Mux7~1_combout ),
	.datad(!\alu|shifted_data~65_combout ),
	.datae(!\alu|Mux7~2_combout ),
	.dataf(!\alu|shifted_data~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux7~3 .extended_lut = "off";
defparam \alu|Mux7~3 .lut_mask = 64'hEF2FC000EC2CC000;
defparam \alu|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N58
dffeas \regf|regfile[2][24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][24] .is_wysiwyg = "true";
defparam \regf|regfile[2][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \mux31|Mux8~0 (
// Equation(s):
// \mux31|Mux8~0_combout  = ( \alu|Mux8~0_combout  & ( \i$|instructions_value~3_combout  ) )

	.dataa(gnd),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux8~0 .extended_lut = "off";
defparam \mux31|Mux8~0 .lut_mask = 64'h0000000033333333;
defparam \mux31|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \i_io_sw[23]~input (
	.i(i_io_sw[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[23]~input_o ));
// synopsys translate_off
defparam \i_io_sw[23]~input .bus_hold = "false";
defparam \i_io_sw[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N48
cyclonev_lcell_comb \mux31|Mux8~1 (
// Equation(s):
// \mux31|Mux8~1_combout  = ( \mux31|Mux8~0_combout  & ( \i_io_sw[23]~input_o  ) ) # ( !\mux31|Mux8~0_combout  & ( \i_io_sw[23]~input_o  & ( (!\alu|Mux0~1_combout  & (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & \mux31|Mux0~3_combout ))) ) ) ) # ( 
// \mux31|Mux8~0_combout  & ( !\i_io_sw[23]~input_o  ) )

	.dataa(!\alu|Mux0~1_combout ),
	.datab(!\alu|Mux27~0_combout ),
	.datac(!\mux31|Mux0~15_combout ),
	.datad(!\mux31|Mux0~3_combout ),
	.datae(!\mux31|Mux8~0_combout ),
	.dataf(!\i_io_sw[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux8~1 .extended_lut = "off";
defparam \mux31|Mux8~1 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \mux31|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \regf|regfile[1][23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux8~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][23] .is_wysiwyg = "true";
defparam \regf|regfile[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N47
dffeas \regf|regfile[2][23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux8~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][23] .is_wysiwyg = "true";
defparam \regf|regfile[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \alu|Add2~13 (
// Equation(s):
// \alu|Add2~13_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][23]~q ) ) + ( (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][23]~q ))) ) + ( \alu|Add2~10  ))
// \alu|Add2~14  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][23]~q ) ) + ( (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][23]~q ))) ) + ( \alu|Add2~10  ))

	.dataa(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datab(!\i$|instructions_value~7_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][23]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][23]~q ),
	.datag(gnd),
	.cin(\alu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~13_sumout ),
	.cout(\alu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~13 .extended_lut = "off";
defparam \alu|Add2~13 .lut_mask = 64'h0000FFFD0000000F;
defparam \alu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \alu|Add2~65 (
// Equation(s):
// \alu|Add2~65_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][24]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][24]~q ))) ) + ( \alu|Add2~14  ))
// \alu|Add2~66  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][24]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][24]~q ))) ) + ( \alu|Add2~14  ))

	.dataa(!\i$|instructions_value~7_combout ),
	.datab(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][24]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][24]~q ),
	.datag(gnd),
	.cin(\alu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~65_sumout ),
	.cout(\alu|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~65 .extended_lut = "off";
defparam \alu|Add2~65 .lut_mask = 64'h0000FFFB0000000F;
defparam \alu|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N42
cyclonev_lcell_comb \mux31|Mux7~0 (
// Equation(s):
// \mux31|Mux7~0_combout  = ( \i$|instructions_value~5_combout  & ( \alu|Add2~65_sumout  & ( (\i$|instructions_value~3_combout  & !\alu|Mux7~3_combout ) ) ) ) # ( !\i$|instructions_value~5_combout  & ( \alu|Add2~65_sumout  & ( 
// \i$|instructions_value~3_combout  ) ) ) # ( \i$|instructions_value~5_combout  & ( !\alu|Add2~65_sumout  & ( (\i$|instructions_value~3_combout  & !\alu|Mux7~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\alu|Mux7~3_combout ),
	.datad(gnd),
	.datae(!\i$|instructions_value~5_combout ),
	.dataf(!\alu|Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux7~0 .extended_lut = "off";
defparam \mux31|Mux7~0 .lut_mask = 64'h0000303033333030;
defparam \mux31|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N52
cyclonev_io_ibuf \i_io_sw[24]~input (
	.i(i_io_sw[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[24]~input_o ));
// synopsys translate_off
defparam \i_io_sw[24]~input .bus_hold = "false";
defparam \i_io_sw[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N57
cyclonev_lcell_comb \mux31|Mux7~1 (
// Equation(s):
// \mux31|Mux7~1_combout  = ( \mux31|Mux7~0_combout  & ( \i_io_sw[24]~input_o  ) ) # ( !\mux31|Mux7~0_combout  & ( \i_io_sw[24]~input_o  & ( (!\alu|Mux0~1_combout  & (!\alu|Mux27~0_combout  & (\mux31|Mux0~3_combout  & \mux31|Mux0~15_combout ))) ) ) ) # ( 
// \mux31|Mux7~0_combout  & ( !\i_io_sw[24]~input_o  ) )

	.dataa(!\alu|Mux0~1_combout ),
	.datab(!\alu|Mux27~0_combout ),
	.datac(!\mux31|Mux0~3_combout ),
	.datad(!\mux31|Mux0~15_combout ),
	.datae(!\mux31|Mux7~0_combout ),
	.dataf(!\i_io_sw[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux7~1 .extended_lut = "off";
defparam \mux31|Mux7~1 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \mux31|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \regf|regfile[1][24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux7~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][24] .is_wysiwyg = "true";
defparam \regf|regfile[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \alu|Mux5~1 (
// Equation(s):
// \alu|Mux5~1_combout  = ( \regf|regfile[2][1]~q  & ( (!\i$|instructions_value~3_combout  & ((\regf|regfile[1][26]~q ))) # (\i$|instructions_value~3_combout  & (\regf|regfile[1][24]~q )) ) ) # ( !\regf|regfile[2][1]~q  & ( (!\i$|instructions_value~5_combout 
//  & ((!\i$|instructions_value~3_combout  & ((\regf|regfile[1][26]~q ))) # (\i$|instructions_value~3_combout  & (\regf|regfile[1][24]~q )))) # (\i$|instructions_value~5_combout  & (((\regf|regfile[1][26]~q )))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[1][24]~q ),
	.datad(!\regf|regfile[1][26]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux5~1 .extended_lut = "off";
defparam \alu|Mux5~1 .lut_mask = 64'h02DF02DF03CF03CF;
defparam \alu|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \alu|Mux5~2 (
// Equation(s):
// \alu|Mux5~2_combout  = ( !\alu|Mux7~0_combout  & ( (\i$|instructions_value~5_combout  & ((!\alu|Mux7~1_combout  & (\alu|Mux5~1_combout )) # (\alu|Mux7~1_combout  & ((\alu|Mux5~0_combout ))))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\alu|Mux5~1_combout ),
	.datac(!\alu|Mux5~0_combout ),
	.datad(!\alu|Mux7~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux5~2 .extended_lut = "off";
defparam \alu|Mux5~2 .lut_mask = 64'h1105110500000000;
defparam \alu|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \regf|regfile[2][26] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][26] .is_wysiwyg = "true";
defparam \regf|regfile[2][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \alu|shifted_data~58 (
// Equation(s):
// \alu|shifted_data~58_combout  = ( \regf|regfile[1][23]~q  & ( (\i$|instructions_value~5_combout  & (((\i$|instructions_value~3_combout  & \regf|regfile[2][1]~q )) # (\regf|regfile[1][25]~q ))) ) ) # ( !\regf|regfile[1][23]~q  & ( 
// (\i$|instructions_value~5_combout  & (\regf|regfile[1][25]~q  & ((!\i$|instructions_value~3_combout ) # (!\regf|regfile[2][1]~q )))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[1][25]~q ),
	.datad(!\regf|regfile[2][1]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[1][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~58 .extended_lut = "off";
defparam \alu|shifted_data~58 .lut_mask = 64'h0504050405150515;
defparam \alu|shifted_data~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \alu|shifted_data~68 (
// Equation(s):
// \alu|shifted_data~68_combout  = ( \alu|shifted_data~44_combout  & ( \alu|shifted_data~66_combout  & ( (!\mux213|y[3]~4_combout  & ((\i$|instructions_value~5_combout ))) # (\mux213|y[3]~4_combout  & (\regf|regfile[1][1]~q )) ) ) ) # ( 
// !\alu|shifted_data~44_combout  & ( \alu|shifted_data~66_combout  & ( (!\mux213|y[3]~4_combout  & (((\alu|shifted_data~43_combout  & \i$|instructions_value~5_combout )))) # (\mux213|y[3]~4_combout  & (\regf|regfile[1][1]~q )) ) ) ) # ( 
// \alu|shifted_data~44_combout  & ( !\alu|shifted_data~66_combout  & ( (\i$|instructions_value~5_combout  & !\mux213|y[3]~4_combout ) ) ) ) # ( !\alu|shifted_data~44_combout  & ( !\alu|shifted_data~66_combout  & ( (\alu|shifted_data~43_combout  & 
// (\i$|instructions_value~5_combout  & !\mux213|y[3]~4_combout )) ) ) )

	.dataa(!\regf|regfile[1][1]~q ),
	.datab(!\alu|shifted_data~43_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\mux213|y[3]~4_combout ),
	.datae(!\alu|shifted_data~44_combout ),
	.dataf(!\alu|shifted_data~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~68 .extended_lut = "off";
defparam \alu|shifted_data~68 .lut_mask = 64'h03000F0003550F55;
defparam \alu|shifted_data~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N33
cyclonev_lcell_comb \alu|Mux6~0 (
// Equation(s):
// \alu|Mux6~0_combout  = ( \mux213|y[1]~2_combout  & ( (\i$|instructions_value~5_combout  & (\regf|regfile[1][19]~q  & !\alu|Mux7~0_combout )) ) ) # ( !\mux213|y[1]~2_combout  & ( (\i$|instructions_value~5_combout  & (\regf|regfile[1][21]~q  & 
// !\alu|Mux7~0_combout )) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\regf|regfile[1][19]~q ),
	.datac(!\regf|regfile[1][21]~q ),
	.datad(!\alu|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\mux213|y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux6~0 .extended_lut = "off";
defparam \alu|Mux6~0 .lut_mask = 64'h0500050011001100;
defparam \alu|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N48
cyclonev_lcell_comb \alu|Mux6~1 (
// Equation(s):
// \alu|Mux6~1_combout  = ( \alu|shifted_data~42_combout  & ( \alu|Mux6~0_combout  & ( (!\alu|Mux7~0_combout  & (!\alu|shifted_data~58_combout  & !\alu|Mux7~1_combout )) ) ) ) # ( !\alu|shifted_data~42_combout  & ( \alu|Mux6~0_combout  & ( 
// (!\alu|Mux7~0_combout  & (!\alu|shifted_data~58_combout  & !\alu|Mux7~1_combout )) ) ) ) # ( \alu|shifted_data~42_combout  & ( !\alu|Mux6~0_combout  & ( (!\alu|Mux7~0_combout  & ((!\alu|shifted_data~58_combout ) # ((\alu|Mux7~1_combout )))) # 
// (\alu|Mux7~0_combout  & (((!\alu|Mux7~1_combout  & !\alu|shifted_data~68_combout )))) ) ) ) # ( !\alu|shifted_data~42_combout  & ( !\alu|Mux6~0_combout  & ( ((!\alu|Mux7~0_combout  & (!\alu|shifted_data~58_combout )) # (\alu|Mux7~0_combout  & 
// ((!\alu|shifted_data~68_combout )))) # (\alu|Mux7~1_combout ) ) ) )

	.dataa(!\alu|Mux7~0_combout ),
	.datab(!\alu|shifted_data~58_combout ),
	.datac(!\alu|Mux7~1_combout ),
	.datad(!\alu|shifted_data~68_combout ),
	.datae(!\alu|shifted_data~42_combout ),
	.dataf(!\alu|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux6~1 .extended_lut = "off";
defparam \alu|Mux6~1 .lut_mask = 64'hDF8FDA8A80808080;
defparam \alu|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N44
dffeas \regf|regfile[2][25] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][25] .is_wysiwyg = "true";
defparam \regf|regfile[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N27
cyclonev_lcell_comb \alu|Add2~69 (
// Equation(s):
// \alu|Add2~69_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][25]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][25]~q ))) ) + ( \alu|Add2~66  ))
// \alu|Add2~70  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][25]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][25]~q ))) ) + ( \alu|Add2~66  ))

	.dataa(!\i$|instructions_value~7_combout ),
	.datab(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][25]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][25]~q ),
	.datag(gnd),
	.cin(\alu|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~69_sumout ),
	.cout(\alu|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~69 .extended_lut = "off";
defparam \alu|Add2~69 .lut_mask = 64'h0000FFFB0000000F;
defparam \alu|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N27
cyclonev_lcell_comb \mux31|Mux6~0 (
// Equation(s):
// \mux31|Mux6~0_combout  = ( \i$|instructions_value~3_combout  & ( \alu|Add2~69_sumout  & ( (!\i$|instructions_value~5_combout ) # (!\alu|Mux6~1_combout ) ) ) ) # ( \i$|instructions_value~3_combout  & ( !\alu|Add2~69_sumout  & ( 
// (\i$|instructions_value~5_combout  & !\alu|Mux6~1_combout ) ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mux6~1_combout ),
	.datae(!\i$|instructions_value~3_combout ),
	.dataf(!\alu|Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux6~0 .extended_lut = "off";
defparam \mux31|Mux6~0 .lut_mask = 64'h000055000000FFAA;
defparam \mux31|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \i_io_sw[25]~input (
	.i(i_io_sw[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[25]~input_o ));
// synopsys translate_off
defparam \i_io_sw[25]~input .bus_hold = "false";
defparam \i_io_sw[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N42
cyclonev_lcell_comb \mux31|Mux6~1 (
// Equation(s):
// \mux31|Mux6~1_combout  = ( \mux31|Mux6~0_combout  & ( \i_io_sw[25]~input_o  ) ) # ( !\mux31|Mux6~0_combout  & ( \i_io_sw[25]~input_o  & ( (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & (!\alu|Mux0~1_combout  & \mux31|Mux0~3_combout ))) ) ) ) # ( 
// \mux31|Mux6~0_combout  & ( !\i_io_sw[25]~input_o  ) )

	.dataa(!\alu|Mux27~0_combout ),
	.datab(!\mux31|Mux0~15_combout ),
	.datac(!\alu|Mux0~1_combout ),
	.datad(!\mux31|Mux0~3_combout ),
	.datae(!\mux31|Mux6~0_combout ),
	.dataf(!\i_io_sw[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux6~1 .extended_lut = "off";
defparam \mux31|Mux6~1 .lut_mask = 64'h0000FFFF0020FFFF;
defparam \mux31|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \regf|regfile[1][25] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux6~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][25] .is_wysiwyg = "true";
defparam \regf|regfile[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \alu|Add2~29 (
// Equation(s):
// \alu|Add2~29_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][26]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][26]~q ))) ) + ( \alu|Add2~70  ))
// \alu|Add2~30  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][26]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][26]~q ))) ) + ( \alu|Add2~70  ))

	.dataa(!\i$|instructions_value~7_combout ),
	.datab(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][26]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][26]~q ),
	.datag(gnd),
	.cin(\alu|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~29_sumout ),
	.cout(\alu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~29 .extended_lut = "off";
defparam \alu|Add2~29 .lut_mask = 64'h0000FFFB0000000F;
defparam \alu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \alu|Mux5~3 (
// Equation(s):
// \alu|Mux5~3_combout  = ( \alu|Mux7~1_combout  & ( \alu|shifted_data~34_combout  & ( \alu|Mux7~0_combout  ) ) ) # ( !\alu|Mux7~1_combout  & ( \alu|shifted_data~34_combout  & ( (\alu|Mux7~0_combout  & \alu|shifted_data~38_combout ) ) ) ) # ( 
// !\alu|Mux7~1_combout  & ( !\alu|shifted_data~34_combout  & ( (\alu|Mux7~0_combout  & \alu|shifted_data~38_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux7~0_combout ),
	.datad(!\alu|shifted_data~38_combout ),
	.datae(!\alu|Mux7~1_combout ),
	.dataf(!\alu|shifted_data~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux5~3 .extended_lut = "off";
defparam \alu|Mux5~3 .lut_mask = 64'h000F0000000F0F0F;
defparam \alu|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \mux31|Mux5~0 (
// Equation(s):
// \mux31|Mux5~0_combout  = ( \alu|Mux5~3_combout  & ( (\i$|instructions_value~3_combout  & ((\alu|Add2~29_sumout ) # (\i$|instructions_value~5_combout ))) ) ) # ( !\alu|Mux5~3_combout  & ( (\i$|instructions_value~3_combout  & 
// ((!\i$|instructions_value~5_combout  & ((\alu|Add2~29_sumout ))) # (\i$|instructions_value~5_combout  & (\alu|Mux5~2_combout )))) ) )

	.dataa(!\i$|instructions_value~3_combout ),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\alu|Mux5~2_combout ),
	.datad(!\alu|Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\alu|Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux5~0 .extended_lut = "off";
defparam \mux31|Mux5~0 .lut_mask = 64'h0145014511551155;
defparam \mux31|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N18
cyclonev_io_ibuf \i_io_sw[26]~input (
	.i(i_io_sw[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[26]~input_o ));
// synopsys translate_off
defparam \i_io_sw[26]~input .bus_hold = "false";
defparam \i_io_sw[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N21
cyclonev_lcell_comb \mux31|Mux5~1 (
// Equation(s):
// \mux31|Mux5~1_combout  = ( \mux31|Mux5~0_combout  & ( \i_io_sw[26]~input_o  ) ) # ( !\mux31|Mux5~0_combout  & ( \i_io_sw[26]~input_o  & ( (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & (\mux31|Mux0~3_combout  & !\alu|Mux0~1_combout ))) ) ) ) # ( 
// \mux31|Mux5~0_combout  & ( !\i_io_sw[26]~input_o  ) )

	.dataa(!\alu|Mux27~0_combout ),
	.datab(!\mux31|Mux0~15_combout ),
	.datac(!\mux31|Mux0~3_combout ),
	.datad(!\alu|Mux0~1_combout ),
	.datae(!\mux31|Mux5~0_combout ),
	.dataf(!\i_io_sw[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux5~1 .extended_lut = "off";
defparam \mux31|Mux5~1 .lut_mask = 64'h0000FFFF0200FFFF;
defparam \mux31|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N32
dffeas \regf|regfile[1][26] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux5~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][26] .is_wysiwyg = "true";
defparam \regf|regfile[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N15
cyclonev_lcell_comb \alu|Mux3~0 (
// Equation(s):
// \alu|Mux3~0_combout  = ( !\mux213|y[3]~0_combout  & ( (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # ((\regf|regfile[2][2]~q ) # (\regf|regfile[2][1]~q )))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\regf|regfile[2][2]~q ),
	.datae(gnd),
	.dataf(!\mux213|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~0 .extended_lut = "off";
defparam \alu|Mux3~0 .lut_mask = 64'h2333233300000000;
defparam \alu|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \alu|Mux3~4 (
// Equation(s):
// \alu|Mux3~4_combout  = ( !\alu|shifted_data~23_combout  & ( (\i$|instructions_value~5_combout  & (((!\alu|Mux3~0_combout  & ((\regf|regfile[1][28]~q ))) # (\alu|Mux3~0_combout  & (\regf|regfile[1][26]~q ))))) ) ) # ( \alu|shifted_data~23_combout  & ( 
// (((!\alu|Mux3~0_combout  & (\alu|shifted_data~47_combout )) # (\alu|Mux3~0_combout  & ((\alu|shifted_data~65_combout ))))) ) )

	.dataa(!\regf|regfile[1][26]~q ),
	.datab(!\regf|regfile[1][28]~q ),
	.datac(!\alu|shifted_data~47_combout ),
	.datad(!\alu|shifted_data~65_combout ),
	.datae(!\alu|shifted_data~23_combout ),
	.dataf(!\alu|Mux3~0_combout ),
	.datag(!\i$|instructions_value~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~4 .extended_lut = "on";
defparam \alu|Mux3~4 .lut_mask = 64'h03030F0F050500FF;
defparam \alu|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N57
cyclonev_lcell_comb \alu|Mux3~1 (
// Equation(s):
// \alu|Mux3~1_combout  = ( \alu|shifted_data~64_combout  & ( \regf|regfile[2][4]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regf|regfile[2][4]~q ),
	.datae(gnd),
	.dataf(!\alu|shifted_data~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~1 .extended_lut = "off";
defparam \alu|Mux3~1 .lut_mask = 64'h0000000000FF00FF;
defparam \alu|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N36
cyclonev_lcell_comb \mux31|Mux3~0 (
// Equation(s):
// \mux31|Mux3~0_combout  = ( \regf|regfile[2][4]~q  & ( \i$|instructions_value~3_combout  & ( (!\i$|instructions_value~5_combout  & (\alu|Add2~61_sumout )) # (\i$|instructions_value~5_combout  & ((\alu|Mux3~1_combout ))) ) ) ) # ( !\regf|regfile[2][4]~q  & 
// ( \i$|instructions_value~3_combout  & ( (!\i$|instructions_value~5_combout  & (\alu|Add2~61_sumout )) # (\i$|instructions_value~5_combout  & (((\alu|Mux3~1_combout ) # (\alu|Mux3~4_combout )))) ) ) )

	.dataa(!\alu|Add2~61_sumout ),
	.datab(!\alu|Mux3~4_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\alu|Mux3~1_combout ),
	.datae(!\regf|regfile[2][4]~q ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux3~0 .extended_lut = "off";
defparam \mux31|Mux3~0 .lut_mask = 64'h00000000535F505F;
defparam \mux31|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \i_io_sw[28]~input (
	.i(i_io_sw[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[28]~input_o ));
// synopsys translate_off
defparam \i_io_sw[28]~input .bus_hold = "false";
defparam \i_io_sw[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N45
cyclonev_lcell_comb \mux31|Mux3~1 (
// Equation(s):
// \mux31|Mux3~1_combout  = ( \mux31|Mux3~0_combout  & ( \i_io_sw[28]~input_o  ) ) # ( !\mux31|Mux3~0_combout  & ( \i_io_sw[28]~input_o  & ( (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & (\mux31|Mux0~3_combout  & !\alu|Mux0~1_combout ))) ) ) ) # ( 
// \mux31|Mux3~0_combout  & ( !\i_io_sw[28]~input_o  ) )

	.dataa(!\alu|Mux27~0_combout ),
	.datab(!\mux31|Mux0~15_combout ),
	.datac(!\mux31|Mux0~3_combout ),
	.datad(!\alu|Mux0~1_combout ),
	.datae(!\mux31|Mux3~0_combout ),
	.dataf(!\i_io_sw[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux3~1 .extended_lut = "off";
defparam \mux31|Mux3~1 .lut_mask = 64'h0000FFFF0200FFFF;
defparam \mux31|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N38
dffeas \regf|regfile[1][28] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux3~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][28] .is_wysiwyg = "true";
defparam \regf|regfile[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N47
dffeas \regf|regfile[2][28] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][28] .is_wysiwyg = "true";
defparam \regf|regfile[2][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \alu|Mux4~3 (
// Equation(s):
// \alu|Mux4~3_combout  = ( \alu|shifted_data~25_combout  & ( (\alu|Mux7~0_combout  & ((\alu|Mux7~1_combout ) # (\alu|shifted_data~46_combout ))) ) ) # ( !\alu|shifted_data~25_combout  & ( (\alu|Mux7~0_combout  & (\alu|shifted_data~46_combout  & 
// !\alu|Mux7~1_combout )) ) )

	.dataa(!\alu|Mux7~0_combout ),
	.datab(gnd),
	.datac(!\alu|shifted_data~46_combout ),
	.datad(!\alu|Mux7~1_combout ),
	.datae(gnd),
	.dataf(!\alu|shifted_data~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~3 .extended_lut = "off";
defparam \alu|Mux4~3 .lut_mask = 64'h0500050005550555;
defparam \alu|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N24
cyclonev_lcell_comb \alu|Mux4~0 (
// Equation(s):
// \alu|Mux4~0_combout  = ( \regf|regfile[1][23]~q  & ( \i$|instructions_value~3_combout  & ( ((\i$|instructions_value~5_combout  & !\regf|regfile[2][1]~q )) # (\regf|regfile[1][21]~q ) ) ) ) # ( !\regf|regfile[1][23]~q  & ( \i$|instructions_value~3_combout  
// & ( (\regf|regfile[1][21]~q  & ((!\i$|instructions_value~5_combout ) # (\regf|regfile[2][1]~q ))) ) ) ) # ( \regf|regfile[1][23]~q  & ( !\i$|instructions_value~3_combout  ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\regf|regfile[1][21]~q ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(gnd),
	.datae(!\regf|regfile[1][23]~q ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~0 .extended_lut = "off";
defparam \alu|Mux4~0 .lut_mask = 64'h0000FFFF23237373;
defparam \alu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N18
cyclonev_lcell_comb \alu|Mux4~1 (
// Equation(s):
// \alu|Mux4~1_combout  = ( \i$|instructions_value~3_combout  & ( \i$|instructions_value~5_combout  & ( (!\regf|regfile[2][1]~q  & (\regf|regfile[1][27]~q )) # (\regf|regfile[2][1]~q  & ((\regf|regfile[1][25]~q ))) ) ) ) # ( !\i$|instructions_value~3_combout 
//  & ( \i$|instructions_value~5_combout  & ( \regf|regfile[1][27]~q  ) ) ) # ( \i$|instructions_value~3_combout  & ( !\i$|instructions_value~5_combout  & ( \regf|regfile[1][25]~q  ) ) ) # ( !\i$|instructions_value~3_combout  & ( 
// !\i$|instructions_value~5_combout  & ( \regf|regfile[1][27]~q  ) ) )

	.dataa(gnd),
	.datab(!\regf|regfile[1][27]~q ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\regf|regfile[1][25]~q ),
	.datae(!\i$|instructions_value~3_combout ),
	.dataf(!\i$|instructions_value~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~1 .extended_lut = "off";
defparam \alu|Mux4~1 .lut_mask = 64'h333300FF3333303F;
defparam \alu|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \alu|Mux4~2 (
// Equation(s):
// \alu|Mux4~2_combout  = ( \alu|Mux4~1_combout  & ( (!\alu|Mux7~0_combout  & (\i$|instructions_value~5_combout  & ((!\alu|Mux7~1_combout ) # (\alu|Mux4~0_combout )))) ) ) # ( !\alu|Mux4~1_combout  & ( (!\alu|Mux7~0_combout  & 
// (\i$|instructions_value~5_combout  & (\alu|Mux4~0_combout  & \alu|Mux7~1_combout ))) ) )

	.dataa(!\alu|Mux7~0_combout ),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\alu|Mux4~0_combout ),
	.datad(!\alu|Mux7~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~2 .extended_lut = "off";
defparam \alu|Mux4~2 .lut_mask = 64'h0002000222022202;
defparam \alu|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N26
dffeas \regf|regfile[2][27] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][27] .is_wysiwyg = "true";
defparam \regf|regfile[2][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N33
cyclonev_lcell_comb \alu|Add2~41 (
// Equation(s):
// \alu|Add2~41_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][27]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][27]~q ))) ) + ( \alu|Add2~30  ))
// \alu|Add2~42  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][27]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][27]~q ))) ) + ( \alu|Add2~30  ))

	.dataa(!\i$|instructions_value~7_combout ),
	.datab(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][27]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][27]~q ),
	.datag(gnd),
	.cin(\alu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~41_sumout ),
	.cout(\alu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~41 .extended_lut = "off";
defparam \alu|Add2~41 .lut_mask = 64'h0000FFFB0000000F;
defparam \alu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \mux31|Mux4~0 (
// Equation(s):
// \mux31|Mux4~0_combout  = ( \alu|Add2~41_sumout  & ( (\i$|instructions_value~3_combout  & (((!\i$|instructions_value~5_combout ) # (\alu|Mux4~2_combout )) # (\alu|Mux4~3_combout ))) ) ) # ( !\alu|Add2~41_sumout  & ( (\i$|instructions_value~3_combout  & 
// (\i$|instructions_value~5_combout  & ((\alu|Mux4~2_combout ) # (\alu|Mux4~3_combout )))) ) )

	.dataa(!\i$|instructions_value~3_combout ),
	.datab(!\alu|Mux4~3_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\alu|Mux4~2_combout ),
	.datae(gnd),
	.dataf(!\alu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux4~0 .extended_lut = "off";
defparam \mux31|Mux4~0 .lut_mask = 64'h0105010551555155;
defparam \mux31|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \i_io_sw[27]~input (
	.i(i_io_sw[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[27]~input_o ));
// synopsys translate_off
defparam \i_io_sw[27]~input .bus_hold = "false";
defparam \i_io_sw[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N24
cyclonev_lcell_comb \mux31|Mux4~1 (
// Equation(s):
// \mux31|Mux4~1_combout  = ( \mux31|Mux4~0_combout  & ( \i_io_sw[27]~input_o  ) ) # ( !\mux31|Mux4~0_combout  & ( \i_io_sw[27]~input_o  & ( (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & (!\alu|Mux0~1_combout  & \mux31|Mux0~3_combout ))) ) ) ) # ( 
// \mux31|Mux4~0_combout  & ( !\i_io_sw[27]~input_o  ) )

	.dataa(!\alu|Mux27~0_combout ),
	.datab(!\mux31|Mux0~15_combout ),
	.datac(!\alu|Mux0~1_combout ),
	.datad(!\mux31|Mux0~3_combout ),
	.datae(!\mux31|Mux4~0_combout ),
	.dataf(!\i_io_sw[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux4~1 .extended_lut = "off";
defparam \mux31|Mux4~1 .lut_mask = 64'h0000FFFF0020FFFF;
defparam \mux31|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N35
dffeas \regf|regfile[1][27] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux4~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][27] .is_wysiwyg = "true";
defparam \regf|regfile[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \alu|Add2~61 (
// Equation(s):
// \alu|Add2~61_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][28]~q ) ) + ( (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][28]~q ))) ) + ( \alu|Add2~42  ))
// \alu|Add2~62  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][28]~q ) ) + ( (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][28]~q ))) ) + ( \alu|Add2~42  ))

	.dataa(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datab(!\i$|instructions_value~7_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][28]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][28]~q ),
	.datag(gnd),
	.cin(\alu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~61_sumout ),
	.cout(\alu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~61 .extended_lut = "off";
defparam \alu|Add2~61 .lut_mask = 64'h0000FFFD0000000F;
defparam \alu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N51
cyclonev_lcell_comb \alu|Mux3~3 (
// Equation(s):
// \alu|Mux3~3_combout  = ( \alu|Mux3~4_combout  & ( (\regf|regfile[2][4]~q  & !\alu|Mux3~1_combout ) ) ) # ( !\alu|Mux3~4_combout  & ( !\alu|Mux3~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regf|regfile[2][4]~q ),
	.datad(!\alu|Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~3 .extended_lut = "off";
defparam \alu|Mux3~3 .lut_mask = 64'hFF00FF000F000F00;
defparam \alu|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N48
cyclonev_lcell_comb \mux31|Mux0~12 (
// Equation(s):
// \mux31|Mux0~12_combout  = ( \alu|Add2~117_sumout  & ( \alu|Add2~121_sumout  & ( (\mux213|y[2]~1_combout  & ((!\alu|Mux20~0_combout ) # ((!\alu|shifted_data~24_combout  & !\alu|shifted_data~7_combout )))) ) ) ) # ( !\alu|Add2~117_sumout  & ( 
// \alu|Add2~121_sumout  & ( (\mux213|y[2]~1_combout  & ((!\alu|Mux20~0_combout ) # ((!\alu|shifted_data~24_combout  & !\alu|shifted_data~7_combout )))) ) ) ) # ( \alu|Add2~117_sumout  & ( !\alu|Add2~121_sumout  & ( (\mux213|y[2]~1_combout  & 
// ((!\alu|Mux20~0_combout ) # ((!\alu|shifted_data~24_combout  & !\alu|shifted_data~7_combout )))) ) ) ) # ( !\alu|Add2~117_sumout  & ( !\alu|Add2~121_sumout  & ( (!\alu|Mux20~0_combout ) # ((!\alu|shifted_data~24_combout  & !\alu|shifted_data~7_combout )) 
// ) ) )

	.dataa(!\alu|shifted_data~24_combout ),
	.datab(!\mux213|y[2]~1_combout ),
	.datac(!\alu|shifted_data~7_combout ),
	.datad(!\alu|Mux20~0_combout ),
	.datae(!\alu|Add2~117_sumout ),
	.dataf(!\alu|Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~12 .extended_lut = "off";
defparam \mux31|Mux0~12 .lut_mask = 64'hFFA0332033203320;
defparam \mux31|Mux0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N6
cyclonev_lcell_comb \mux31|Mux0~7 (
// Equation(s):
// \mux31|Mux0~7_combout  = ( !\mux213|y[2]~1_combout  & ( \alu|shifted_data~38_combout  & ( (!\alu|Mux20~0_combout  & (\alu|Add2~93_sumout  & !\alu|Add2~89_sumout )) ) ) ) # ( \mux213|y[2]~1_combout  & ( !\alu|shifted_data~38_combout  & ( 
// (\alu|Mux20~0_combout  & \alu|shifted_data~46_combout ) ) ) ) # ( !\mux213|y[2]~1_combout  & ( !\alu|shifted_data~38_combout  & ( (!\alu|Add2~89_sumout  & (((\alu|Mux20~0_combout  & \alu|shifted_data~46_combout )) # (\alu|Add2~93_sumout ))) ) ) )

	.dataa(!\alu|Mux20~0_combout ),
	.datab(!\alu|shifted_data~46_combout ),
	.datac(!\alu|Add2~93_sumout ),
	.datad(!\alu|Add2~89_sumout ),
	.datae(!\mux213|y[2]~1_combout ),
	.dataf(!\alu|shifted_data~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~7 .extended_lut = "off";
defparam \mux31|Mux0~7 .lut_mask = 64'h1F0011110A000000;
defparam \mux31|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N48
cyclonev_lcell_comb \mux31|Mux0~9 (
// Equation(s):
// \mux31|Mux0~9_combout  = ( \alu|Add2~105_sumout  & ( \alu|Add2~109_sumout  & ( (\mux213|y[2]~1_combout  & ((!\alu|Mux20~0_combout ) # ((!\alu|shifted_data~15_combout  & !\alu|shifted_data~67_combout )))) ) ) ) # ( !\alu|Add2~105_sumout  & ( 
// \alu|Add2~109_sumout  & ( (\mux213|y[2]~1_combout  & ((!\alu|Mux20~0_combout ) # ((!\alu|shifted_data~15_combout  & !\alu|shifted_data~67_combout )))) ) ) ) # ( \alu|Add2~105_sumout  & ( !\alu|Add2~109_sumout  & ( (\mux213|y[2]~1_combout  & 
// ((!\alu|Mux20~0_combout ) # ((!\alu|shifted_data~15_combout  & !\alu|shifted_data~67_combout )))) ) ) ) # ( !\alu|Add2~105_sumout  & ( !\alu|Add2~109_sumout  & ( (!\alu|Mux20~0_combout ) # ((!\alu|shifted_data~15_combout  & !\alu|shifted_data~67_combout 
// )) ) ) )

	.dataa(!\alu|Mux20~0_combout ),
	.datab(!\alu|shifted_data~15_combout ),
	.datac(!\alu|shifted_data~67_combout ),
	.datad(!\mux213|y[2]~1_combout ),
	.datae(!\alu|Add2~105_sumout ),
	.dataf(!\alu|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~9 .extended_lut = "off";
defparam \mux31|Mux0~9 .lut_mask = 64'hEAEA00EA00EA00EA;
defparam \mux31|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N0
cyclonev_lcell_comb \alu|Mux26~0 (
// Equation(s):
// \alu|Mux26~0_combout  = ( \alu|shifted_data~2_combout  & ( \alu|Mux20~0_combout  & ( (!\mux213|y[2]~3_combout  & (\alu|shifted_data~59_combout )) # (\mux213|y[2]~3_combout  & (((\regf|regfile[1][1]~q  & !\mux213|y[1]~2_combout )))) ) ) )

	.dataa(!\mux213|y[2]~3_combout ),
	.datab(!\alu|shifted_data~59_combout ),
	.datac(!\regf|regfile[1][1]~q ),
	.datad(!\mux213|y[1]~2_combout ),
	.datae(!\alu|shifted_data~2_combout ),
	.dataf(!\alu|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux26~0 .extended_lut = "off";
defparam \alu|Mux26~0 .lut_mask = 64'h0000000000002722;
defparam \alu|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N6
cyclonev_lcell_comb \mux31|Mux0~10 (
// Equation(s):
// \mux31|Mux0~10_combout  = ( \regf|regfile[1][0]~q  & ( !\i$|instructions_value~3_combout  & ( !\i$|instructions_value~5_combout  ) ) ) # ( !\regf|regfile[1][0]~q  & ( !\i$|instructions_value~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(gnd),
	.datae(!\regf|regfile[1][0]~q ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~10 .extended_lut = "off";
defparam \mux31|Mux0~10 .lut_mask = 64'hFFFFF0F000000000;
defparam \mux31|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N24
cyclonev_lcell_comb \mux31|Mux0~11 (
// Equation(s):
// \mux31|Mux0~11_combout  = ( !\alu|Mux30~0_combout  & ( \alu|Add2~113_sumout  & ( (!\alu|Mux26~0_combout  & (\mux31|Mux0~10_combout  & \mux213|y[2]~1_combout )) ) ) ) # ( !\alu|Mux30~0_combout  & ( !\alu|Add2~113_sumout  & ( (!\alu|Mux26~0_combout  & 
// (\mux31|Mux0~10_combout  & ((!\alu|Add2~1_sumout ) # (\mux213|y[2]~1_combout )))) ) ) )

	.dataa(!\alu|Mux26~0_combout ),
	.datab(!\alu|Add2~1_sumout ),
	.datac(!\mux31|Mux0~10_combout ),
	.datad(!\mux213|y[2]~1_combout ),
	.datae(!\alu|Mux30~0_combout ),
	.dataf(!\alu|Add2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~11 .extended_lut = "off";
defparam \mux31|Mux0~11 .lut_mask = 64'h080A0000000A0000;
defparam \mux31|Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N36
cyclonev_lcell_comb \mux31|Mux0~6 (
// Equation(s):
// \mux31|Mux0~6_combout  = ( \alu|shifted_data~64_combout  & ( \alu|Add2~85_sumout  & ( (!\alu|Mux20~0_combout  & (!\mux213|y[2]~1_combout  & (\alu|Add2~81_sumout ))) # (\alu|Mux20~0_combout  & ((!\mux213|y[2]~1_combout ) # ((\alu|shifted_data~56_combout 
// )))) ) ) ) # ( !\alu|shifted_data~64_combout  & ( \alu|Add2~85_sumout  & ( (!\mux213|y[2]~1_combout  & \alu|Add2~81_sumout ) ) ) ) # ( \alu|shifted_data~64_combout  & ( !\alu|Add2~85_sumout  & ( (\alu|Mux20~0_combout  & \alu|shifted_data~56_combout ) ) ) 
// ) # ( !\alu|shifted_data~64_combout  & ( !\alu|Add2~85_sumout  & ( (\alu|Mux20~0_combout  & (!\mux213|y[2]~1_combout  & (\alu|Add2~81_sumout  & \alu|shifted_data~56_combout ))) ) ) )

	.dataa(!\alu|Mux20~0_combout ),
	.datab(!\mux213|y[2]~1_combout ),
	.datac(!\alu|Add2~81_sumout ),
	.datad(!\alu|shifted_data~56_combout ),
	.datae(!\alu|shifted_data~64_combout ),
	.dataf(!\alu|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~6 .extended_lut = "off";
defparam \mux31|Mux0~6 .lut_mask = 64'h000400550C0C4C5D;
defparam \mux31|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \mux31|Mux0~8 (
// Equation(s):
// \mux31|Mux0~8_combout  = ( \alu|Add2~97_sumout  & ( \alu|Add2~101_sumout  & ( (\mux213|y[2]~1_combout  & ((!\alu|Mux20~0_combout ) # ((!\alu|shifted_data~39_combout  & !\alu|shifted_data~68_combout )))) ) ) ) # ( !\alu|Add2~97_sumout  & ( 
// \alu|Add2~101_sumout  & ( (\mux213|y[2]~1_combout  & ((!\alu|Mux20~0_combout ) # ((!\alu|shifted_data~39_combout  & !\alu|shifted_data~68_combout )))) ) ) ) # ( \alu|Add2~97_sumout  & ( !\alu|Add2~101_sumout  & ( (\mux213|y[2]~1_combout  & 
// ((!\alu|Mux20~0_combout ) # ((!\alu|shifted_data~39_combout  & !\alu|shifted_data~68_combout )))) ) ) ) # ( !\alu|Add2~97_sumout  & ( !\alu|Add2~101_sumout  & ( (!\alu|Mux20~0_combout ) # ((!\alu|shifted_data~39_combout  & !\alu|shifted_data~68_combout )) 
// ) ) )

	.dataa(!\alu|shifted_data~39_combout ),
	.datab(!\mux213|y[2]~1_combout ),
	.datac(!\alu|shifted_data~68_combout ),
	.datad(!\alu|Mux20~0_combout ),
	.datae(!\alu|Add2~97_sumout ),
	.dataf(!\alu|Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~8 .extended_lut = "off";
defparam \mux31|Mux0~8 .lut_mask = 64'hFFA0332033203320;
defparam \mux31|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N54
cyclonev_lcell_comb \mux31|Mux0~13 (
// Equation(s):
// \mux31|Mux0~13_combout  = ( \mux31|Mux0~6_combout  & ( \mux31|Mux0~8_combout  & ( (\mux31|Mux0~12_combout  & (\mux31|Mux0~7_combout  & (\mux31|Mux0~9_combout  & \mux31|Mux0~11_combout ))) ) ) )

	.dataa(!\mux31|Mux0~12_combout ),
	.datab(!\mux31|Mux0~7_combout ),
	.datac(!\mux31|Mux0~9_combout ),
	.datad(!\mux31|Mux0~11_combout ),
	.datae(!\mux31|Mux0~6_combout ),
	.dataf(!\mux31|Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~13 .extended_lut = "off";
defparam \mux31|Mux0~13 .lut_mask = 64'h0000000000000001;
defparam \mux31|Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N0
cyclonev_lcell_comb \mux31|Mux0~4 (
// Equation(s):
// \mux31|Mux0~4_combout  = ( \alu|Add2~77_sumout  & ( \alu|Add2~73_sumout  & ( (\alu|Mux20~0_combout  & (\alu|shifted_data~21_combout  & (!\alu|shifted_data~62_combout  & \mux213|y[2]~1_combout ))) ) ) ) # ( !\alu|Add2~77_sumout  & ( \alu|Add2~73_sumout  & 
// ( (!\alu|Mux20~0_combout  & (((!\mux213|y[2]~1_combout )))) # (\alu|Mux20~0_combout  & (!\alu|shifted_data~62_combout  & ((!\mux213|y[2]~1_combout ) # (\alu|shifted_data~21_combout )))) ) ) ) # ( \alu|Add2~77_sumout  & ( !\alu|Add2~73_sumout  & ( 
// (\alu|Mux20~0_combout  & (\alu|shifted_data~21_combout  & (!\alu|shifted_data~62_combout  & \mux213|y[2]~1_combout ))) ) ) ) # ( !\alu|Add2~77_sumout  & ( !\alu|Add2~73_sumout  & ( (\alu|Mux20~0_combout  & (\alu|shifted_data~21_combout  & 
// !\alu|shifted_data~62_combout )) ) ) )

	.dataa(!\alu|Mux20~0_combout ),
	.datab(!\alu|shifted_data~21_combout ),
	.datac(!\alu|shifted_data~62_combout ),
	.datad(!\mux213|y[2]~1_combout ),
	.datae(!\alu|Add2~77_sumout ),
	.dataf(!\alu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~4 .extended_lut = "off";
defparam \mux31|Mux0~4 .lut_mask = 64'h10100010FA100010;
defparam \mux31|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N12
cyclonev_lcell_comb \mux31|Mux0~5 (
// Equation(s):
// \mux31|Mux0~5_combout  = ( \alu|Add2~65_sumout  & ( \alu|Add2~69_sumout  & ( (\alu|Mux7~3_combout  & (\mux213|y[2]~1_combout  & (\mux31|Mux0~4_combout  & \alu|Mux6~1_combout ))) ) ) ) # ( !\alu|Add2~65_sumout  & ( \alu|Add2~69_sumout  & ( 
// (\alu|Mux7~3_combout  & (\mux213|y[2]~1_combout  & (\mux31|Mux0~4_combout  & \alu|Mux6~1_combout ))) ) ) ) # ( \alu|Add2~65_sumout  & ( !\alu|Add2~69_sumout  & ( (\alu|Mux7~3_combout  & (\mux213|y[2]~1_combout  & (\mux31|Mux0~4_combout  & 
// \alu|Mux6~1_combout ))) ) ) ) # ( !\alu|Add2~65_sumout  & ( !\alu|Add2~69_sumout  & ( (\mux31|Mux0~4_combout  & ((!\mux213|y[2]~1_combout ) # ((\alu|Mux7~3_combout  & \alu|Mux6~1_combout )))) ) ) )

	.dataa(!\alu|Mux7~3_combout ),
	.datab(!\mux213|y[2]~1_combout ),
	.datac(!\mux31|Mux0~4_combout ),
	.datad(!\alu|Mux6~1_combout ),
	.datae(!\alu|Add2~65_sumout ),
	.dataf(!\alu|Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~5 .extended_lut = "off";
defparam \mux31|Mux0~5 .lut_mask = 64'h0C0D000100010001;
defparam \mux31|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N30
cyclonev_lcell_comb \mux31|Mux0~15 (
// Equation(s):
// \mux31|Mux0~15_combout  = ( \mux31|Mux0~13_combout  & ( \mux31|Mux0~5_combout  & ( (!\alu|Mux10~1_combout  & ((!\mux213|y[2]~1_combout  & (!\alu|Add2~61_sumout )) # (\mux213|y[2]~1_combout  & ((\alu|Mux3~3_combout ))))) ) ) )

	.dataa(!\alu|Add2~61_sumout ),
	.datab(!\mux213|y[2]~1_combout ),
	.datac(!\alu|Mux3~3_combout ),
	.datad(!\alu|Mux10~1_combout ),
	.datae(!\mux31|Mux0~13_combout ),
	.dataf(!\mux31|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~15 .extended_lut = "off";
defparam \mux31|Mux0~15 .lut_mask = 64'h0000000000008B00;
defparam \mux31|Mux0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N39
cyclonev_lcell_comb \mux31|Mux26~0 (
// Equation(s):
// \mux31|Mux26~0_combout  = ( \alu|Add2~113_sumout  & ( (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # (\alu|Mux26~0_combout ))) ) ) # ( !\alu|Add2~113_sumout  & ( (\i$|instructions_value~3_combout  & \alu|Mux26~0_combout ) ) )

	.dataa(gnd),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(!\alu|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Add2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux26~0 .extended_lut = "off";
defparam \mux31|Mux26~0 .lut_mask = 64'h000F000F0C0F0C0F;
defparam \mux31|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \i_io_sw[5]~input (
	.i(i_io_sw[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[5]~input_o ));
// synopsys translate_off
defparam \i_io_sw[5]~input .bus_hold = "false";
defparam \i_io_sw[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N9
cyclonev_lcell_comb \mux31|Mux26~1 (
// Equation(s):
// \mux31|Mux26~1_combout  = ( \mux31|Mux26~0_combout  & ( \i_io_sw[5]~input_o  ) ) # ( !\mux31|Mux26~0_combout  & ( \i_io_sw[5]~input_o  & ( (!\alu|Mux0~1_combout  & (!\alu|Mux27~0_combout  & (\mux31|Mux0~3_combout  & \mux31|Mux0~15_combout ))) ) ) ) # ( 
// \mux31|Mux26~0_combout  & ( !\i_io_sw[5]~input_o  ) )

	.dataa(!\alu|Mux0~1_combout ),
	.datab(!\alu|Mux27~0_combout ),
	.datac(!\mux31|Mux0~3_combout ),
	.datad(!\mux31|Mux0~15_combout ),
	.datae(!\mux31|Mux26~0_combout ),
	.dataf(!\i_io_sw[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux26~1 .extended_lut = "off";
defparam \mux31|Mux26~1 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \mux31|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \regf|regfile[1][5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux26~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][5] .is_wysiwyg = "true";
defparam \regf|regfile[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \alu|shifted_data~52 (
// Equation(s):
// \alu|shifted_data~52_combout  = ( \regf|regfile[1][3]~q  & ( \regf|regfile[1][5]~q  & ( (!\i$|instructions_value~3_combout ) # ((!\regf|regfile[2][2]~q ) # (!\i$|instructions_value~5_combout )) ) ) ) # ( !\regf|regfile[1][3]~q  & ( \regf|regfile[1][5]~q  
// & ( (!\i$|instructions_value~3_combout ) # ((!\regf|regfile[2][2]~q  & (\i$|instructions_value~5_combout  & !\regf|regfile[2][1]~q ))) ) ) ) # ( \regf|regfile[1][3]~q  & ( !\regf|regfile[1][5]~q  & ( (\i$|instructions_value~3_combout  & 
// ((!\i$|instructions_value~5_combout ) # ((!\regf|regfile[2][2]~q  & \regf|regfile[2][1]~q )))) ) ) )

	.dataa(!\i$|instructions_value~3_combout ),
	.datab(!\regf|regfile[2][2]~q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[2][1]~q ),
	.datae(!\regf|regfile[1][3]~q ),
	.dataf(!\regf|regfile[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~52 .extended_lut = "off";
defparam \alu|shifted_data~52 .lut_mask = 64'h00005054AEAAFEFE;
defparam \alu|shifted_data~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \alu|shifted_data~56 (
// Equation(s):
// \alu|shifted_data~56_combout  = ( \alu|shifted_data~55_combout  & ( \mux213|y[3]~4_combout  & ( (\alu|shifted_data~52_combout ) # (\alu|shifted_data~51_combout ) ) ) ) # ( \alu|shifted_data~55_combout  & ( !\mux213|y[3]~4_combout  & ( 
// (\alu|shifted_data~54_combout ) # (\alu|shifted_data~53_combout ) ) ) )

	.dataa(!\alu|shifted_data~51_combout ),
	.datab(!\alu|shifted_data~52_combout ),
	.datac(!\alu|shifted_data~53_combout ),
	.datad(!\alu|shifted_data~54_combout ),
	.datae(!\alu|shifted_data~55_combout ),
	.dataf(!\mux213|y[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~56 .extended_lut = "off";
defparam \alu|shifted_data~56 .lut_mask = 64'h00000FFF00007777;
defparam \alu|shifted_data~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N33
cyclonev_lcell_comb \mux31|Mux18~0 (
// Equation(s):
// \mux31|Mux18~0_combout  = ( \regf|regfile[2][4]~q  & ( \alu|Add2~85_sumout  & ( (\i$|instructions_value~3_combout  & !\i$|instructions_value~5_combout ) ) ) ) # ( !\regf|regfile[2][4]~q  & ( \alu|Add2~85_sumout  & ( (\i$|instructions_value~3_combout  & 
// ((!\i$|instructions_value~5_combout ) # (\alu|shifted_data~56_combout ))) ) ) ) # ( !\regf|regfile[2][4]~q  & ( !\alu|Add2~85_sumout  & ( (\alu|shifted_data~56_combout  & (\i$|instructions_value~3_combout  & \i$|instructions_value~5_combout )) ) ) )

	.dataa(!\alu|shifted_data~56_combout ),
	.datab(gnd),
	.datac(!\i$|instructions_value~3_combout ),
	.datad(!\i$|instructions_value~5_combout ),
	.datae(!\regf|regfile[2][4]~q ),
	.dataf(!\alu|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux18~0 .extended_lut = "off";
defparam \mux31|Mux18~0 .lut_mask = 64'h000500000F050F00;
defparam \mux31|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N18
cyclonev_io_ibuf \i_io_sw[13]~input (
	.i(i_io_sw[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[13]~input_o ));
// synopsys translate_off
defparam \i_io_sw[13]~input .bus_hold = "false";
defparam \i_io_sw[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N27
cyclonev_lcell_comb \mux31|Mux18~1 (
// Equation(s):
// \mux31|Mux18~1_combout  = ( \alu|Mux0~1_combout  & ( \mux31|Mux0~3_combout  & ( \mux31|Mux18~0_combout  ) ) ) # ( !\alu|Mux0~1_combout  & ( \mux31|Mux0~3_combout  & ( ((\i_io_sw[13]~input_o  & (!\alu|Mux27~0_combout  & \mux31|Mux0~15_combout ))) # 
// (\mux31|Mux18~0_combout ) ) ) ) # ( \alu|Mux0~1_combout  & ( !\mux31|Mux0~3_combout  & ( \mux31|Mux18~0_combout  ) ) ) # ( !\alu|Mux0~1_combout  & ( !\mux31|Mux0~3_combout  & ( \mux31|Mux18~0_combout  ) ) )

	.dataa(!\mux31|Mux18~0_combout ),
	.datab(!\i_io_sw[13]~input_o ),
	.datac(!\alu|Mux27~0_combout ),
	.datad(!\mux31|Mux0~15_combout ),
	.datae(!\alu|Mux0~1_combout ),
	.dataf(!\mux31|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux18~1 .extended_lut = "off";
defparam \mux31|Mux18~1 .lut_mask = 64'h5555555555755555;
defparam \mux31|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \regf|regfile[1][13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux18~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][13] .is_wysiwyg = "true";
defparam \regf|regfile[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \alu|shifted_data~19 (
// Equation(s):
// \alu|shifted_data~19_combout  = ( \regf|regfile[1][13]~q  & ( \regf|regfile[1][15]~q  & ( (!\i$|instructions_value~5_combout ) # ((!\i$|instructions_value~3_combout ) # (!\regf|regfile[2][2]~q )) ) ) ) # ( !\regf|regfile[1][13]~q  & ( 
// \regf|regfile[1][15]~q  & ( (!\i$|instructions_value~3_combout ) # ((\i$|instructions_value~5_combout  & (!\regf|regfile[2][2]~q  & !\regf|regfile[2][1]~q ))) ) ) ) # ( \regf|regfile[1][13]~q  & ( !\regf|regfile[1][15]~q  & ( 
// (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # ((!\regf|regfile[2][2]~q  & \regf|regfile[2][1]~q )))) ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][2]~q ),
	.datad(!\regf|regfile[2][1]~q ),
	.datae(!\regf|regfile[1][13]~q ),
	.dataf(!\regf|regfile[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~19 .extended_lut = "off";
defparam \alu|shifted_data~19 .lut_mask = 64'h00002232DCCCFEFE;
defparam \alu|shifted_data~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \alu|shifted_data~62 (
// Equation(s):
// \alu|shifted_data~62_combout  = ( \i$|instructions_value~5_combout  & ( \alu|shifted_data~13_combout  & ( ((\alu|shifted_data~19_combout ) # (\alu|shifted_data~18_combout )) # (\mux213|y[3]~4_combout ) ) ) ) # ( \i$|instructions_value~5_combout  & ( 
// !\alu|shifted_data~13_combout  & ( (!\mux213|y[3]~4_combout  & (((\alu|shifted_data~19_combout )) # (\alu|shifted_data~18_combout ))) # (\mux213|y[3]~4_combout  & (((\alu|shifted_data~14_combout )))) ) ) )

	.dataa(!\mux213|y[3]~4_combout ),
	.datab(!\alu|shifted_data~18_combout ),
	.datac(!\alu|shifted_data~19_combout ),
	.datad(!\alu|shifted_data~14_combout ),
	.datae(!\i$|instructions_value~5_combout ),
	.dataf(!\alu|shifted_data~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~62 .extended_lut = "off";
defparam \alu|shifted_data~62 .lut_mask = 64'h00002A7F00007F7F;
defparam \alu|shifted_data~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N57
cyclonev_lcell_comb \alu|shifted_data~17 (
// Equation(s):
// \alu|shifted_data~17_combout  = ( \alu|Mux4~0_combout  & ( (\i$|instructions_value~5_combout  & ((!\mux213|y[2]~3_combout ) # (\alu|shifted_data~16_combout ))) ) ) # ( !\alu|Mux4~0_combout  & ( (\i$|instructions_value~5_combout  & 
// (\alu|shifted_data~16_combout  & \mux213|y[2]~3_combout )) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(gnd),
	.datac(!\alu|shifted_data~16_combout ),
	.datad(!\mux213|y[2]~3_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~17 .extended_lut = "off";
defparam \alu|shifted_data~17 .lut_mask = 64'h0005000555055505;
defparam \alu|shifted_data~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \alu|Mux2~0 (
// Equation(s):
// \alu|Mux2~0_combout  = ( \alu|shifted_data~56_combout  & ( \regf|regfile[2][4]~q  ) )

	.dataa(gnd),
	.datab(!\regf|regfile[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|shifted_data~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux2~0 .extended_lut = "off";
defparam \alu|Mux2~0 .lut_mask = 64'h0000000033333333;
defparam \alu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N27
cyclonev_lcell_comb \alu|Mux2~1 (
// Equation(s):
// \alu|Mux2~1_combout  = ( !\alu|shifted_data~23_combout  & ( ((\i$|instructions_value~5_combout  & ((!\alu|Mux3~0_combout  & ((\regf|regfile[1][29]~q ))) # (\alu|Mux3~0_combout  & (\regf|regfile[1][27]~q ))))) ) ) # ( \alu|shifted_data~23_combout  & ( 
// (((!\alu|Mux3~0_combout  & ((\alu|shifted_data~57_combout ))) # (\alu|Mux3~0_combout  & (\alu|shifted_data~58_combout )))) ) )

	.dataa(!\regf|regfile[1][27]~q ),
	.datab(!\alu|shifted_data~58_combout ),
	.datac(!\alu|shifted_data~57_combout ),
	.datad(!\regf|regfile[1][29]~q ),
	.datae(!\alu|shifted_data~23_combout ),
	.dataf(!\alu|Mux3~0_combout ),
	.datag(!\i$|instructions_value~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux2~1 .extended_lut = "on";
defparam \alu|Mux2~1 .lut_mask = 64'h000F0F0F05053333;
defparam \alu|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N17
dffeas \regf|regfile[2][29] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux2~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][29] .is_wysiwyg = "true";
defparam \regf|regfile[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N39
cyclonev_lcell_comb \alu|Add2~49 (
// Equation(s):
// \alu|Add2~49_sumout  = SUM(( (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][29]~q ))) ) + ( (\i$|instructions_value~5_combout  & \regf|regfile[1][29]~q ) ) + ( \alu|Add2~62  ))
// \alu|Add2~50  = CARRY(( (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~7_combout  & (\i$|instructions_value~5_combout  & \regf|regfile[2][29]~q ))) ) + ( (\i$|instructions_value~5_combout  & \regf|regfile[1][29]~q ) ) + ( \alu|Add2~62  ))

	.dataa(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datab(!\i$|instructions_value~7_combout ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[2][29]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[1][29]~q ),
	.datag(gnd),
	.cin(\alu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~49_sumout ),
	.cout(\alu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~49 .extended_lut = "off";
defparam \alu|Add2~49 .lut_mask = 64'h0000FFF000000002;
defparam \alu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N54
cyclonev_lcell_comb \mux31|Mux2~0 (
// Equation(s):
// \mux31|Mux2~0_combout  = ( \alu|Mux2~1_combout  & ( \alu|Add2~49_sumout  & ( (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # ((!\regf|regfile[2][4]~q ) # (\alu|Mux2~0_combout )))) ) ) ) # ( !\alu|Mux2~1_combout  & ( 
// \alu|Add2~49_sumout  & ( (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # (\alu|Mux2~0_combout ))) ) ) ) # ( \alu|Mux2~1_combout  & ( !\alu|Add2~49_sumout  & ( (\i$|instructions_value~5_combout  & 
// (\i$|instructions_value~3_combout  & ((!\regf|regfile[2][4]~q ) # (\alu|Mux2~0_combout )))) ) ) ) # ( !\alu|Mux2~1_combout  & ( !\alu|Add2~49_sumout  & ( (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & \alu|Mux2~0_combout )) ) ) 
// )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][4]~q ),
	.datad(!\alu|Mux2~0_combout ),
	.datae(!\alu|Mux2~1_combout ),
	.dataf(!\alu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux2~0 .extended_lut = "off";
defparam \mux31|Mux2~0 .lut_mask = 64'h0011101122333233;
defparam \mux31|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \i_io_sw[29]~input (
	.i(i_io_sw[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[29]~input_o ));
// synopsys translate_off
defparam \i_io_sw[29]~input .bus_hold = "false";
defparam \i_io_sw[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N0
cyclonev_lcell_comb \mux31|Mux2~1 (
// Equation(s):
// \mux31|Mux2~1_combout  = ( \alu|Mux0~1_combout  & ( \mux31|Mux0~3_combout  & ( \mux31|Mux2~0_combout  ) ) ) # ( !\alu|Mux0~1_combout  & ( \mux31|Mux0~3_combout  & ( ((!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & \i_io_sw[29]~input_o ))) # 
// (\mux31|Mux2~0_combout ) ) ) ) # ( \alu|Mux0~1_combout  & ( !\mux31|Mux0~3_combout  & ( \mux31|Mux2~0_combout  ) ) ) # ( !\alu|Mux0~1_combout  & ( !\mux31|Mux0~3_combout  & ( \mux31|Mux2~0_combout  ) ) )

	.dataa(!\mux31|Mux2~0_combout ),
	.datab(!\alu|Mux27~0_combout ),
	.datac(!\mux31|Mux0~15_combout ),
	.datad(!\i_io_sw[29]~input_o ),
	.datae(!\alu|Mux0~1_combout ),
	.dataf(!\mux31|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux2~1 .extended_lut = "off";
defparam \mux31|Mux2~1 .lut_mask = 64'h55555555555D5555;
defparam \mux31|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N26
dffeas \regf|regfile[1][29] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux2~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][29] .is_wysiwyg = "true";
defparam \regf|regfile[1][29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \i_io_sw[31]~input (
	.i(i_io_sw[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[31]~input_o ));
// synopsys translate_off
defparam \i_io_sw[31]~input .bus_hold = "false";
defparam \i_io_sw[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \mux31|Mux0~16 (
// Equation(s):
// \mux31|Mux0~16_combout  = ( \i_io_sw[31]~input_o  & ( \mux31|Mux0~3_combout  & ( (!\alu|Mux0~1_combout  & (\mux31|Mux0~15_combout  & ((!\alu|Mux27~0_combout )))) # (\alu|Mux0~1_combout  & (((\i$|instructions_value~3_combout )))) ) ) ) # ( 
// !\i_io_sw[31]~input_o  & ( \mux31|Mux0~3_combout  & ( (\i$|instructions_value~3_combout  & \alu|Mux0~1_combout ) ) ) ) # ( \i_io_sw[31]~input_o  & ( !\mux31|Mux0~3_combout  & ( (\i$|instructions_value~3_combout  & \alu|Mux0~1_combout ) ) ) ) # ( 
// !\i_io_sw[31]~input_o  & ( !\mux31|Mux0~3_combout  & ( (\i$|instructions_value~3_combout  & \alu|Mux0~1_combout ) ) ) )

	.dataa(!\mux31|Mux0~15_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\alu|Mux0~1_combout ),
	.datad(!\alu|Mux27~0_combout ),
	.datae(!\i_io_sw[31]~input_o ),
	.dataf(!\mux31|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~16 .extended_lut = "off";
defparam \mux31|Mux0~16 .lut_mask = 64'h0303030303035303;
defparam \mux31|Mux0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N50
dffeas \regf|regfile[1][31] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux0~16_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][31] .is_wysiwyg = "true";
defparam \regf|regfile[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \alu|Mux0~0 (
// Equation(s):
// \alu|Mux0~0_combout  = ( \mux213|y[1]~2_combout  & ( \regf|regfile[1][31]~q  & ( (\i$|instructions_value~5_combout  & ((!\mux213|y[2]~3_combout  & ((\regf|regfile[1][29]~q ))) # (\mux213|y[2]~3_combout  & (\alu|Mux4~1_combout )))) ) ) ) # ( 
// !\mux213|y[1]~2_combout  & ( \regf|regfile[1][31]~q  & ( (\i$|instructions_value~5_combout  & ((!\mux213|y[2]~3_combout ) # (\alu|Mux4~1_combout ))) ) ) ) # ( \mux213|y[1]~2_combout  & ( !\regf|regfile[1][31]~q  & ( (\i$|instructions_value~5_combout  & 
// ((!\mux213|y[2]~3_combout  & ((\regf|regfile[1][29]~q ))) # (\mux213|y[2]~3_combout  & (\alu|Mux4~1_combout )))) ) ) ) # ( !\mux213|y[1]~2_combout  & ( !\regf|regfile[1][31]~q  & ( (\mux213|y[2]~3_combout  & (\alu|Mux4~1_combout  & 
// \i$|instructions_value~5_combout )) ) ) )

	.dataa(!\mux213|y[2]~3_combout ),
	.datab(!\alu|Mux4~1_combout ),
	.datac(!\regf|regfile[1][29]~q ),
	.datad(!\i$|instructions_value~5_combout ),
	.datae(!\mux213|y[1]~2_combout ),
	.dataf(!\regf|regfile[1][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux0~0 .extended_lut = "off";
defparam \alu|Mux0~0 .lut_mask = 64'h0011001B00BB001B;
defparam \alu|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \regf|regfile[2][31] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux0~16_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][31] .is_wysiwyg = "true";
defparam \regf|regfile[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N51
cyclonev_lcell_comb \alu|Mux1~0 (
// Equation(s):
// \alu|Mux1~0_combout  = ( \mux213|y[2]~3_combout  & ( \i$|instructions_value~5_combout  & ( \alu|Mux5~1_combout  ) ) ) # ( !\mux213|y[2]~3_combout  & ( \i$|instructions_value~5_combout  & ( (!\mux213|y[1]~2_combout  & (\regf|regfile[1][30]~q )) # 
// (\mux213|y[1]~2_combout  & ((\regf|regfile[1][28]~q ))) ) ) )

	.dataa(!\regf|regfile[1][30]~q ),
	.datab(!\alu|Mux5~1_combout ),
	.datac(!\regf|regfile[1][28]~q ),
	.datad(!\mux213|y[1]~2_combout ),
	.datae(!\mux213|y[2]~3_combout ),
	.dataf(!\i$|instructions_value~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux1~0 .extended_lut = "off";
defparam \alu|Mux1~0 .lut_mask = 64'h00000000550F3333;
defparam \alu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N16
dffeas \regf|regfile[2][30] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\mux31|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][30] .is_wysiwyg = "true";
defparam \regf|regfile[2][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \alu|Add2~17 (
// Equation(s):
// \alu|Add2~17_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][30]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][30]~q ))) ) + ( \alu|Add2~50  ))
// \alu|Add2~18  = CARRY(( (\i$|instructions_value~5_combout  & \regf|regfile[1][30]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][30]~q ))) ) + ( \alu|Add2~50  ))

	.dataa(!\i$|instructions_value~7_combout ),
	.datab(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][30]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][30]~q ),
	.datag(gnd),
	.cin(\alu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~17_sumout ),
	.cout(\alu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~17 .extended_lut = "off";
defparam \alu|Add2~17 .lut_mask = 64'h0000FFFB0000000F;
defparam \alu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \alu|Mux1~1 (
// Equation(s):
// \alu|Mux1~1_combout  = ( \alu|shifted_data~9_combout  & ( \alu|Add2~17_sumout  & ( (!\alu|Mux20~0_combout  & (((!\alu|Mux10~0_combout ) # (\alu|shifted_data~21_combout )))) # (\alu|Mux20~0_combout  & (((\alu|Mux10~0_combout )) # (\alu|Mux1~0_combout ))) ) 
// ) ) # ( !\alu|shifted_data~9_combout  & ( \alu|Add2~17_sumout  & ( (!\alu|Mux20~0_combout  & (((!\alu|Mux10~0_combout ) # (\alu|shifted_data~21_combout )))) # (\alu|Mux20~0_combout  & (\alu|Mux1~0_combout  & ((!\alu|Mux10~0_combout )))) ) ) ) # ( 
// \alu|shifted_data~9_combout  & ( !\alu|Add2~17_sumout  & ( (!\alu|Mux20~0_combout  & (((\alu|shifted_data~21_combout  & \alu|Mux10~0_combout )))) # (\alu|Mux20~0_combout  & (((\alu|Mux10~0_combout )) # (\alu|Mux1~0_combout ))) ) ) ) # ( 
// !\alu|shifted_data~9_combout  & ( !\alu|Add2~17_sumout  & ( (!\alu|Mux20~0_combout  & (((\alu|shifted_data~21_combout  & \alu|Mux10~0_combout )))) # (\alu|Mux20~0_combout  & (\alu|Mux1~0_combout  & ((!\alu|Mux10~0_combout )))) ) ) )

	.dataa(!\alu|Mux20~0_combout ),
	.datab(!\alu|Mux1~0_combout ),
	.datac(!\alu|shifted_data~21_combout ),
	.datad(!\alu|Mux10~0_combout ),
	.datae(!\alu|shifted_data~9_combout ),
	.dataf(!\alu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux1~1 .extended_lut = "off";
defparam \alu|Mux1~1 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \alu|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \mux31|Mux1~0 (
// Equation(s):
// \mux31|Mux1~0_combout  = ( \alu|Mux1~1_combout  & ( \i$|instructions_value~3_combout  ) )

	.dataa(!\i$|instructions_value~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux1~0 .extended_lut = "off";
defparam \mux31|Mux1~0 .lut_mask = 64'h0000000055555555;
defparam \mux31|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \i_io_sw[30]~input (
	.i(i_io_sw[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[30]~input_o ));
// synopsys translate_off
defparam \i_io_sw[30]~input .bus_hold = "false";
defparam \i_io_sw[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N15
cyclonev_lcell_comb \mux31|Mux1~1 (
// Equation(s):
// \mux31|Mux1~1_combout  = ( \mux31|Mux1~0_combout  & ( \i_io_sw[30]~input_o  ) ) # ( !\mux31|Mux1~0_combout  & ( \i_io_sw[30]~input_o  & ( (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & (\mux31|Mux0~3_combout  & !\alu|Mux0~1_combout ))) ) ) ) # ( 
// \mux31|Mux1~0_combout  & ( !\i_io_sw[30]~input_o  ) )

	.dataa(!\alu|Mux27~0_combout ),
	.datab(!\mux31|Mux0~15_combout ),
	.datac(!\mux31|Mux0~3_combout ),
	.datad(!\alu|Mux0~1_combout ),
	.datae(!\mux31|Mux1~0_combout ),
	.dataf(!\i_io_sw[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux1~1 .extended_lut = "off";
defparam \mux31|Mux1~1 .lut_mask = 64'h0000FFFF0200FFFF;
defparam \mux31|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N44
dffeas \regf|regfile[1][30] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux1~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][30] .is_wysiwyg = "true";
defparam \regf|regfile[1][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N45
cyclonev_lcell_comb \alu|Add2~57 (
// Equation(s):
// \alu|Add2~57_sumout  = SUM(( (\i$|instructions_value~5_combout  & \regf|regfile[1][31]~q ) ) + ( (\i$|instructions_value~7_combout  & (!\Pc|PC_o[15]~DUPLICATE_q  & (\i$|instructions_value~5_combout  & \regf|regfile[2][31]~q ))) ) + ( \alu|Add2~18  ))

	.dataa(!\i$|instructions_value~7_combout ),
	.datab(!\Pc|PC_o[15]~DUPLICATE_q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[1][31]~q ),
	.datae(gnd),
	.dataf(!\regf|regfile[2][31]~q ),
	.datag(gnd),
	.cin(\alu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add2~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add2~57 .extended_lut = "off";
defparam \alu|Add2~57 .lut_mask = 64'h0000FFFB0000000F;
defparam \alu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \alu|Mux0~1 (
// Equation(s):
// \alu|Mux0~1_combout  = ( \alu|Mux0~0_combout  & ( \alu|Add2~57_sumout  & ( (!\alu|Mux10~0_combout ) # ((!\alu|Mux20~0_combout  & (\alu|shifted_data~62_combout )) # (\alu|Mux20~0_combout  & ((\alu|shifted_data~17_combout )))) ) ) ) # ( !\alu|Mux0~0_combout 
//  & ( \alu|Add2~57_sumout  & ( (!\alu|Mux20~0_combout  & (((!\alu|Mux10~0_combout )) # (\alu|shifted_data~62_combout ))) # (\alu|Mux20~0_combout  & (((\alu|shifted_data~17_combout  & \alu|Mux10~0_combout )))) ) ) ) # ( \alu|Mux0~0_combout  & ( 
// !\alu|Add2~57_sumout  & ( (!\alu|Mux20~0_combout  & (\alu|shifted_data~62_combout  & ((\alu|Mux10~0_combout )))) # (\alu|Mux20~0_combout  & (((!\alu|Mux10~0_combout ) # (\alu|shifted_data~17_combout )))) ) ) ) # ( !\alu|Mux0~0_combout  & ( 
// !\alu|Add2~57_sumout  & ( (\alu|Mux10~0_combout  & ((!\alu|Mux20~0_combout  & (\alu|shifted_data~62_combout )) # (\alu|Mux20~0_combout  & ((\alu|shifted_data~17_combout ))))) ) ) )

	.dataa(!\alu|shifted_data~62_combout ),
	.datab(!\alu|Mux20~0_combout ),
	.datac(!\alu|shifted_data~17_combout ),
	.datad(!\alu|Mux10~0_combout ),
	.datae(!\alu|Mux0~0_combout ),
	.dataf(!\alu|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux0~1 .extended_lut = "off";
defparam \alu|Mux0~1 .lut_mask = 64'h00473347CC47FF47;
defparam \alu|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N15
cyclonev_lcell_comb \mux31|Mux22~0 (
// Equation(s):
// \mux31|Mux22~0_combout  = ( \alu|Add2~101_sumout  & ( (\i$|instructions_value~3_combout  & ((!\i$|instructions_value~5_combout ) # ((\alu|shifted_data~68_combout  & !\regf|regfile[2][4]~q )))) ) ) # ( !\alu|Add2~101_sumout  & ( 
// (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & (\alu|shifted_data~68_combout  & !\regf|regfile[2][4]~q ))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\alu|shifted_data~68_combout ),
	.datad(!\regf|regfile[2][4]~q ),
	.datae(gnd),
	.dataf(!\alu|Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux22~0 .extended_lut = "off";
defparam \mux31|Mux22~0 .lut_mask = 64'h0100010023222322;
defparam \mux31|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \i_io_sw[9]~input (
	.i(i_io_sw[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[9]~input_o ));
// synopsys translate_off
defparam \i_io_sw[9]~input .bus_hold = "false";
defparam \i_io_sw[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \mux31|Mux22~1 (
// Equation(s):
// \mux31|Mux22~1_combout  = ( \mux31|Mux22~0_combout  & ( \i_io_sw[9]~input_o  ) ) # ( !\mux31|Mux22~0_combout  & ( \i_io_sw[9]~input_o  & ( (!\alu|Mux0~1_combout  & (!\alu|Mux27~0_combout  & (\mux31|Mux0~15_combout  & \mux31|Mux0~3_combout ))) ) ) ) # ( 
// \mux31|Mux22~0_combout  & ( !\i_io_sw[9]~input_o  ) )

	.dataa(!\alu|Mux0~1_combout ),
	.datab(!\alu|Mux27~0_combout ),
	.datac(!\mux31|Mux0~15_combout ),
	.datad(!\mux31|Mux0~3_combout ),
	.datae(!\mux31|Mux22~0_combout ),
	.dataf(!\i_io_sw[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux22~1 .extended_lut = "off";
defparam \mux31|Mux22~1 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \mux31|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N41
dffeas \regf|regfile[1][9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux22~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][9] .is_wysiwyg = "true";
defparam \regf|regfile[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N21
cyclonev_lcell_comb \alu|shifted_data~18 (
// Equation(s):
// \alu|shifted_data~18_combout  = ( \regf|regfile[1][9]~q  & ( \regf|regfile[1][11]~q  & ( (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & \regf|regfile[2][2]~q )) ) ) ) # ( !\regf|regfile[1][9]~q  & ( \regf|regfile[1][11]~q  & ( 
// (\i$|instructions_value~5_combout  & (\i$|instructions_value~3_combout  & (\regf|regfile[2][2]~q  & !\regf|regfile[2][1]~q ))) ) ) ) # ( \regf|regfile[1][9]~q  & ( !\regf|regfile[1][11]~q  & ( (\i$|instructions_value~5_combout  & 
// (\i$|instructions_value~3_combout  & (\regf|regfile[2][2]~q  & \regf|regfile[2][1]~q ))) ) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\regf|regfile[2][2]~q ),
	.datad(!\regf|regfile[2][1]~q ),
	.datae(!\regf|regfile[1][9]~q ),
	.dataf(!\regf|regfile[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~18 .extended_lut = "off";
defparam \alu|shifted_data~18 .lut_mask = 64'h0000000101000101;
defparam \alu|shifted_data~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N36
cyclonev_lcell_comb \alu|shifted_data~20 (
// Equation(s):
// \alu|shifted_data~20_combout  = ( \alu|shifted_data~19_combout  & ( \i$|instructions_value~5_combout  ) ) # ( !\alu|shifted_data~19_combout  & ( (\i$|instructions_value~5_combout  & \alu|shifted_data~18_combout ) ) )

	.dataa(gnd),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(gnd),
	.datad(!\alu|shifted_data~18_combout ),
	.datae(gnd),
	.dataf(!\alu|shifted_data~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~20 .extended_lut = "off";
defparam \alu|shifted_data~20 .lut_mask = 64'h0033003333333333;
defparam \alu|shifted_data~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \alu|Mux8~0 (
// Equation(s):
// \alu|Mux8~0_combout  = ( \alu|shifted_data~15_combout  & ( \alu|Add2~13_sumout  & ( (!\alu|Mux20~0_combout ) # ((!\alu|Mux10~0_combout  & ((\alu|shifted_data~17_combout ))) # (\alu|Mux10~0_combout  & (\alu|shifted_data~20_combout ))) ) ) ) # ( 
// !\alu|shifted_data~15_combout  & ( \alu|Add2~13_sumout  & ( (!\alu|Mux20~0_combout  & (!\alu|Mux10~0_combout )) # (\alu|Mux20~0_combout  & ((!\alu|Mux10~0_combout  & ((\alu|shifted_data~17_combout ))) # (\alu|Mux10~0_combout  & 
// (\alu|shifted_data~20_combout )))) ) ) ) # ( \alu|shifted_data~15_combout  & ( !\alu|Add2~13_sumout  & ( (!\alu|Mux20~0_combout  & (\alu|Mux10~0_combout )) # (\alu|Mux20~0_combout  & ((!\alu|Mux10~0_combout  & ((\alu|shifted_data~17_combout ))) # 
// (\alu|Mux10~0_combout  & (\alu|shifted_data~20_combout )))) ) ) ) # ( !\alu|shifted_data~15_combout  & ( !\alu|Add2~13_sumout  & ( (\alu|Mux20~0_combout  & ((!\alu|Mux10~0_combout  & ((\alu|shifted_data~17_combout ))) # (\alu|Mux10~0_combout  & 
// (\alu|shifted_data~20_combout )))) ) ) )

	.dataa(!\alu|Mux20~0_combout ),
	.datab(!\alu|Mux10~0_combout ),
	.datac(!\alu|shifted_data~20_combout ),
	.datad(!\alu|shifted_data~17_combout ),
	.datae(!\alu|shifted_data~15_combout ),
	.dataf(!\alu|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux8~0 .extended_lut = "off";
defparam \alu|Mux8~0 .lut_mask = 64'h0145236789CDABEF;
defparam \alu|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \mux31|Mux0~2 (
// Equation(s):
// \mux31|Mux0~2_combout  = ( !\alu|Mux11~0_combout  & ( \alu|Add2~49_sumout  & ( (\mux213|y[2]~1_combout  & (!\alu|Mux2~0_combout  & ((!\alu|Mux2~1_combout ) # (\regf|regfile[2][4]~q )))) ) ) ) # ( !\alu|Mux11~0_combout  & ( !\alu|Add2~49_sumout  & ( 
// (!\mux213|y[2]~1_combout ) # ((!\alu|Mux2~0_combout  & ((!\alu|Mux2~1_combout ) # (\regf|regfile[2][4]~q )))) ) ) )

	.dataa(!\mux213|y[2]~1_combout ),
	.datab(!\regf|regfile[2][4]~q ),
	.datac(!\alu|Mux2~1_combout ),
	.datad(!\alu|Mux2~0_combout ),
	.datae(!\alu|Mux11~0_combout ),
	.dataf(!\alu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~2 .extended_lut = "off";
defparam \mux31|Mux0~2 .lut_mask = 64'hFBAA000051000000;
defparam \mux31|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \mux31|Mux0~0 (
// Equation(s):
// \mux31|Mux0~0_combout  = ( \alu|Add2~29_sumout  & ( !\alu|Mux15~0_combout  & ( (\mux213|y[2]~1_combout  & (!\alu|Mux5~2_combout  & (!\alu|Mux12~0_combout  & !\alu|Mux5~3_combout ))) ) ) ) # ( !\alu|Add2~29_sumout  & ( !\alu|Mux15~0_combout  & ( 
// (!\alu|Mux12~0_combout  & ((!\mux213|y[2]~1_combout ) # ((!\alu|Mux5~2_combout  & !\alu|Mux5~3_combout )))) ) ) )

	.dataa(!\mux213|y[2]~1_combout ),
	.datab(!\alu|Mux5~2_combout ),
	.datac(!\alu|Mux12~0_combout ),
	.datad(!\alu|Mux5~3_combout ),
	.datae(!\alu|Add2~29_sumout ),
	.dataf(!\alu|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~0 .extended_lut = "off";
defparam \mux31|Mux0~0 .lut_mask = 64'hE0A0400000000000;
defparam \mux31|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \mux31|Mux0~1 (
// Equation(s):
// \mux31|Mux0~1_combout  = ( \alu|Add2~41_sumout  & ( !\alu|Mux13~0_combout  & ( (!\alu|Mux4~3_combout  & (!\alu|Mux4~2_combout  & (\mux213|y[2]~1_combout  & !\alu|Mux14~0_combout ))) ) ) ) # ( !\alu|Add2~41_sumout  & ( !\alu|Mux13~0_combout  & ( 
// (!\alu|Mux14~0_combout  & ((!\mux213|y[2]~1_combout ) # ((!\alu|Mux4~3_combout  & !\alu|Mux4~2_combout )))) ) ) )

	.dataa(!\alu|Mux4~3_combout ),
	.datab(!\alu|Mux4~2_combout ),
	.datac(!\mux213|y[2]~1_combout ),
	.datad(!\alu|Mux14~0_combout ),
	.datae(!\alu|Add2~41_sumout ),
	.dataf(!\alu|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~1 .extended_lut = "off";
defparam \mux31|Mux0~1 .lut_mask = 64'hF800080000000000;
defparam \mux31|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \mux31|Mux0~3 (
// Equation(s):
// \mux31|Mux0~3_combout  = ( \mux31|Mux0~1_combout  & ( !\alu|Mux1~1_combout  & ( (!\alu|Mux8~0_combout  & (\mux31|Mux0~2_combout  & (!\alu|Mux9~0_combout  & \mux31|Mux0~0_combout ))) ) ) )

	.dataa(!\alu|Mux8~0_combout ),
	.datab(!\mux31|Mux0~2_combout ),
	.datac(!\alu|Mux9~0_combout ),
	.datad(!\mux31|Mux0~0_combout ),
	.datae(!\mux31|Mux0~1_combout ),
	.dataf(!\alu|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~3 .extended_lut = "off";
defparam \mux31|Mux0~3 .lut_mask = 64'h0000002000000000;
defparam \mux31|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N3
cyclonev_lcell_comb \alu|Mux3~2 (
// Equation(s):
// \alu|Mux3~2_combout  = ( \alu|Add2~61_sumout  & ( (\mux213|y[2]~1_combout  & (!\alu|Mux3~1_combout  & ((!\alu|Mux3~4_combout ) # (\regf|regfile[2][4]~q )))) ) ) # ( !\alu|Add2~61_sumout  & ( (!\mux213|y[2]~1_combout ) # ((!\alu|Mux3~1_combout  & 
// ((!\alu|Mux3~4_combout ) # (\regf|regfile[2][4]~q )))) ) )

	.dataa(!\regf|regfile[2][4]~q ),
	.datab(!\mux213|y[2]~1_combout ),
	.datac(!\alu|Mux3~4_combout ),
	.datad(!\alu|Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~2 .extended_lut = "off";
defparam \alu|Mux3~2 .lut_mask = 64'hFDCCFDCC31003100;
defparam \alu|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N42
cyclonev_lcell_comb \mux31|Mux0~14 (
// Equation(s):
// \mux31|Mux0~14_combout  = ( !\alu|Mux0~1_combout  & ( (\mux31|Mux0~13_combout  & (\mux31|Mux0~5_combout  & (\alu|Mux3~2_combout  & !\alu|Mux10~1_combout ))) ) )

	.dataa(!\mux31|Mux0~13_combout ),
	.datab(!\mux31|Mux0~5_combout ),
	.datac(!\alu|Mux3~2_combout ),
	.datad(!\alu|Mux10~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux0~14 .extended_lut = "off";
defparam \mux31|Mux0~14 .lut_mask = 64'h0100010000000000;
defparam \mux31|Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N57
cyclonev_lcell_comb \mux31|Mux28~1 (
// Equation(s):
// \mux31|Mux28~1_combout  = ( \mux31|Mux0~3_combout  & ( \mux31|Mux0~14_combout  & ( ((!\alu|Mux27~0_combout  & (\i_io_sw[3]~input_o )) # (\alu|Mux27~0_combout  & ((\i_io_btn[3]~input_o )))) # (\mux31|Mux28~0_combout ) ) ) ) # ( !\mux31|Mux0~3_combout  & ( 
// \mux31|Mux0~14_combout  & ( \mux31|Mux28~0_combout  ) ) ) # ( \mux31|Mux0~3_combout  & ( !\mux31|Mux0~14_combout  & ( \mux31|Mux28~0_combout  ) ) ) # ( !\mux31|Mux0~3_combout  & ( !\mux31|Mux0~14_combout  & ( \mux31|Mux28~0_combout  ) ) )

	.dataa(!\mux31|Mux28~0_combout ),
	.datab(!\i_io_sw[3]~input_o ),
	.datac(!\i_io_btn[3]~input_o ),
	.datad(!\alu|Mux27~0_combout ),
	.datae(!\mux31|Mux0~3_combout ),
	.dataf(!\mux31|Mux0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux28~1 .extended_lut = "off";
defparam \mux31|Mux28~1 .lut_mask = 64'h555555555555775F;
defparam \mux31|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N35
dffeas \regf|regfile[2][3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux28~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][3] .is_wysiwyg = "true";
defparam \regf|regfile[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N39
cyclonev_lcell_comb \mux213|y[3]~0 (
// Equation(s):
// \mux213|y[3]~0_combout  = ( !\Pc|PC_o [2] & ( \i$|instructions_value~1_combout  & ( (\i$|instructions_value~4_combout  & (\i$|instructions_value~2_combout  & ((!\Pc|PC_o [3]) # (\regf|regfile[2][3]~q )))) ) ) )

	.dataa(!\regf|regfile[2][3]~q ),
	.datab(!\Pc|PC_o [3]),
	.datac(!\i$|instructions_value~4_combout ),
	.datad(!\i$|instructions_value~2_combout ),
	.datae(!\Pc|PC_o [2]),
	.dataf(!\i$|instructions_value~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux213|y[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux213|y[3]~0 .extended_lut = "off";
defparam \mux213|y[3]~0 .lut_mask = 64'h00000000000D0000;
defparam \mux213|y[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \alu|shifted_data~1 (
// Equation(s):
// \alu|shifted_data~1_combout  = ( !\i$|instructions_value~3_combout  & ( \mux213|y[3]~0_combout  & ( (\regf|regfile[1][1]~q  & \i$|instructions_value~5_combout ) ) ) ) # ( \i$|instructions_value~3_combout  & ( !\mux213|y[3]~0_combout  & ( 
// (!\regf|regfile[2][1]~q  & (\regf|regfile[1][1]~q  & (\i$|instructions_value~5_combout  & !\regf|regfile[2][2]~q ))) ) ) ) # ( !\i$|instructions_value~3_combout  & ( !\mux213|y[3]~0_combout  & ( (\regf|regfile[1][1]~q  & \i$|instructions_value~5_combout ) 
// ) ) )

	.dataa(!\regf|regfile[2][1]~q ),
	.datab(!\regf|regfile[1][1]~q ),
	.datac(!\i$|instructions_value~5_combout ),
	.datad(!\regf|regfile[2][2]~q ),
	.datae(!\i$|instructions_value~3_combout ),
	.dataf(!\mux213|y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~1 .extended_lut = "off";
defparam \alu|shifted_data~1 .lut_mask = 64'h0303020003030000;
defparam \alu|shifted_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \alu|Mux30~0 (
// Equation(s):
// \alu|Mux30~0_combout  = ( \alu|Mux20~0_combout  & ( \alu|shifted_data~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|shifted_data~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux30~0 .extended_lut = "off";
defparam \alu|Mux30~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \alu|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N15
cyclonev_lcell_comb \mux31|Mux30~0 (
// Equation(s):
// \mux31|Mux30~0_combout  = ( \alu|Mux30~0_combout  & ( \i$|instructions_value~3_combout  ) ) # ( !\alu|Mux30~0_combout  & ( (\i$|instructions_value~3_combout  & (!\i$|instructions_value~5_combout  & \alu|Add2~1_sumout )) ) )

	.dataa(!\i$|instructions_value~3_combout ),
	.datab(!\i$|instructions_value~5_combout ),
	.datac(!\alu|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux30~0 .extended_lut = "off";
defparam \mux31|Mux30~0 .lut_mask = 64'h0404040455555555;
defparam \mux31|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \i_io_btn[1]~input (
	.i(i_io_btn[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_btn[1]~input_o ));
// synopsys translate_off
defparam \i_io_btn[1]~input .bus_hold = "false";
defparam \i_io_btn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N45
cyclonev_lcell_comb \mux31|Mux30~1 (
// Equation(s):
// \mux31|Mux30~1_combout  = ( \mux31|Mux0~3_combout  & ( \mux31|Mux0~14_combout  & ( ((!\alu|Mux27~0_combout  & (\i_io_sw[1]~input_o )) # (\alu|Mux27~0_combout  & ((\i_io_btn[1]~input_o )))) # (\mux31|Mux30~0_combout ) ) ) ) # ( !\mux31|Mux0~3_combout  & ( 
// \mux31|Mux0~14_combout  & ( \mux31|Mux30~0_combout  ) ) ) # ( \mux31|Mux0~3_combout  & ( !\mux31|Mux0~14_combout  & ( \mux31|Mux30~0_combout  ) ) ) # ( !\mux31|Mux0~3_combout  & ( !\mux31|Mux0~14_combout  & ( \mux31|Mux30~0_combout  ) ) )

	.dataa(!\i_io_sw[1]~input_o ),
	.datab(!\mux31|Mux30~0_combout ),
	.datac(!\i_io_btn[1]~input_o ),
	.datad(!\alu|Mux27~0_combout ),
	.datae(!\mux31|Mux0~3_combout ),
	.dataf(!\mux31|Mux0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux30~1 .extended_lut = "off";
defparam \mux31|Mux30~1 .lut_mask = 64'h333333333333773F;
defparam \mux31|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N44
dffeas \regf|regfile[2][1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux30~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][1] .is_wysiwyg = "true";
defparam \regf|regfile[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \mux31|Mux29~0 (
// Equation(s):
// \mux31|Mux29~0_combout  = ( \i$|instructions_value~3_combout  & ( (!\i$|instructions_value~5_combout  & (\alu|Add2~97_sumout )) # (\i$|instructions_value~5_combout  & (((!\regf|regfile[2][4]~q  & \alu|shifted_data~39_combout )))) ) )

	.dataa(!\i$|instructions_value~5_combout ),
	.datab(!\alu|Add2~97_sumout ),
	.datac(!\regf|regfile[2][4]~q ),
	.datad(!\alu|shifted_data~39_combout ),
	.datae(gnd),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux29~0 .extended_lut = "off";
defparam \mux31|Mux29~0 .lut_mask = 64'h0000000022722272;
defparam \mux31|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \i_io_sw[2]~input (
	.i(i_io_sw[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[2]~input_o ));
// synopsys translate_off
defparam \i_io_sw[2]~input .bus_hold = "false";
defparam \i_io_sw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N21
cyclonev_lcell_comb \mux31|Mux29~1 (
// Equation(s):
// \mux31|Mux29~1_combout  = ( \mux31|Mux0~3_combout  & ( \mux31|Mux0~14_combout  & ( ((!\alu|Mux27~0_combout  & ((\i_io_sw[2]~input_o ))) # (\alu|Mux27~0_combout  & (\i_io_btn[2]~input_o ))) # (\mux31|Mux29~0_combout ) ) ) ) # ( !\mux31|Mux0~3_combout  & ( 
// \mux31|Mux0~14_combout  & ( \mux31|Mux29~0_combout  ) ) ) # ( \mux31|Mux0~3_combout  & ( !\mux31|Mux0~14_combout  & ( \mux31|Mux29~0_combout  ) ) ) # ( !\mux31|Mux0~3_combout  & ( !\mux31|Mux0~14_combout  & ( \mux31|Mux29~0_combout  ) ) )

	.dataa(!\alu|Mux27~0_combout ),
	.datab(!\i_io_btn[2]~input_o ),
	.datac(!\mux31|Mux29~0_combout ),
	.datad(!\i_io_sw[2]~input_o ),
	.datae(!\mux31|Mux0~3_combout ),
	.dataf(!\mux31|Mux0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux29~1 .extended_lut = "off";
defparam \mux31|Mux29~1 .lut_mask = 64'h0F0F0F0F0F0F1FBF;
defparam \mux31|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N20
dffeas \regf|regfile[1][2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux29~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][2] .is_wysiwyg = "true";
defparam \regf|regfile[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N42
cyclonev_lcell_comb \alu|shifted_data~3 (
// Equation(s):
// \alu|shifted_data~3_combout  = ( \i$|instructions_value~5_combout  & ( \i$|instructions_value~3_combout  & ( (!\regf|regfile[2][2]~q  & ((!\regf|regfile[2][1]~q  & (\regf|regfile[1][4]~q )) # (\regf|regfile[2][1]~q  & ((\regf|regfile[1][2]~q ))))) ) ) ) # 
// ( !\i$|instructions_value~5_combout  & ( \i$|instructions_value~3_combout  & ( \regf|regfile[1][2]~q  ) ) ) # ( \i$|instructions_value~5_combout  & ( !\i$|instructions_value~3_combout  & ( \regf|regfile[1][4]~q  ) ) ) # ( !\i$|instructions_value~5_combout 
//  & ( !\i$|instructions_value~3_combout  & ( \regf|regfile[1][4]~q  ) ) )

	.dataa(!\regf|regfile[1][4]~q ),
	.datab(!\regf|regfile[1][2]~q ),
	.datac(!\regf|regfile[2][1]~q ),
	.datad(!\regf|regfile[2][2]~q ),
	.datae(!\i$|instructions_value~5_combout ),
	.dataf(!\i$|instructions_value~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~3 .extended_lut = "off";
defparam \alu|shifted_data~3 .lut_mask = 64'h5555555533335300;
defparam \alu|shifted_data~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \alu|shifted_data~4 (
// Equation(s):
// \alu|shifted_data~4_combout  = ( \mux213|y[1]~2_combout  & ( \alu|shifted_data~2_combout  & ( (\alu|shifted_data~3_combout  & !\mux213|y[2]~3_combout ) ) ) ) # ( !\mux213|y[1]~2_combout  & ( \alu|shifted_data~2_combout  & ( ((\regf|regfile[1][0]~q  & 
// \mux213|y[2]~3_combout )) # (\alu|shifted_data~3_combout ) ) ) )

	.dataa(!\regf|regfile[1][0]~q ),
	.datab(!\alu|shifted_data~3_combout ),
	.datac(gnd),
	.datad(!\mux213|y[2]~3_combout ),
	.datae(!\mux213|y[1]~2_combout ),
	.dataf(!\alu|shifted_data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|shifted_data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|shifted_data~4 .extended_lut = "off";
defparam \alu|shifted_data~4 .lut_mask = 64'h0000000033773300;
defparam \alu|shifted_data~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N57
cyclonev_lcell_comb \alu|Mux27~0 (
// Equation(s):
// \alu|Mux27~0_combout  = ( \alu|Add2~5_sumout  & ( (!\mux213|y[2]~1_combout ) # ((\alu|Mux20~0_combout  & \alu|shifted_data~4_combout )) ) ) # ( !\alu|Add2~5_sumout  & ( (\alu|Mux20~0_combout  & \alu|shifted_data~4_combout ) ) )

	.dataa(!\mux213|y[2]~1_combout ),
	.datab(gnd),
	.datac(!\alu|Mux20~0_combout ),
	.datad(!\alu|shifted_data~4_combout ),
	.datae(gnd),
	.dataf(!\alu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux27~0 .extended_lut = "off";
defparam \alu|Mux27~0 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \alu|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \mux31|Mux27~0 (
// Equation(s):
// \mux31|Mux27~0_combout  = ( \alu|Mux0~1_combout  & ( \mux31|Mux0~3_combout  & ( (\i$|instructions_value~3_combout  & \alu|Mux27~0_combout ) ) ) ) # ( !\alu|Mux0~1_combout  & ( \mux31|Mux0~3_combout  & ( (!\alu|Mux27~0_combout  & (\i_io_sw[4]~input_o  & 
// ((\mux31|Mux0~15_combout )))) # (\alu|Mux27~0_combout  & (((\i$|instructions_value~3_combout )))) ) ) ) # ( \alu|Mux0~1_combout  & ( !\mux31|Mux0~3_combout  & ( (\i$|instructions_value~3_combout  & \alu|Mux27~0_combout ) ) ) ) # ( !\alu|Mux0~1_combout  & 
// ( !\mux31|Mux0~3_combout  & ( (\i$|instructions_value~3_combout  & \alu|Mux27~0_combout ) ) ) )

	.dataa(!\i_io_sw[4]~input_o ),
	.datab(!\i$|instructions_value~3_combout ),
	.datac(!\alu|Mux27~0_combout ),
	.datad(!\mux31|Mux0~15_combout ),
	.datae(!\alu|Mux0~1_combout ),
	.dataf(!\mux31|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux31|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux31|Mux27~0 .extended_lut = "off";
defparam \mux31|Mux27~0 .lut_mask = 64'h0303030303530303;
defparam \mux31|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N26
dffeas \regf|regfile[2][4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux31|Mux27~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regf|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[2][4] .is_wysiwyg = "true";
defparam \regf|regfile[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \alu|Mux31~0 (
// Equation(s):
// \alu|Mux31~0_combout  = ( \regf|regfile[1][0]~q  & ( \i$|instructions_value~5_combout  & ( (!\i$|instructions_value~3_combout ) # ((!\regf|regfile[2][4]~q  & \alu|shifted_data~0_combout )) ) ) ) # ( !\regf|regfile[1][0]~q  & ( 
// \i$|instructions_value~5_combout  & ( (\i$|instructions_value~3_combout  & (!\regf|regfile[2][4]~q  & \alu|shifted_data~0_combout )) ) ) ) # ( \regf|regfile[1][0]~q  & ( !\i$|instructions_value~5_combout  & ( (\i$|instructions_value~3_combout  & 
// (!\regf|regfile[2][4]~q  & \alu|shifted_data~0_combout )) ) ) ) # ( !\regf|regfile[1][0]~q  & ( !\i$|instructions_value~5_combout  & ( (\i$|instructions_value~3_combout  & (!\regf|regfile[2][4]~q  & \alu|shifted_data~0_combout )) ) ) )

	.dataa(!\i$|instructions_value~3_combout ),
	.datab(gnd),
	.datac(!\regf|regfile[2][4]~q ),
	.datad(!\alu|shifted_data~0_combout ),
	.datae(!\regf|regfile[1][0]~q ),
	.dataf(!\i$|instructions_value~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~0 .extended_lut = "off";
defparam \alu|Mux31~0 .lut_mask = 64'h005000500050AAFA;
defparam \alu|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N37
dffeas \regf|regfile[1][0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\alu|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regf|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regf|regfile[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regf|regfile[1][0] .is_wysiwyg = "true";
defparam \regf|regfile[1][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \i_io_btn[0]~input (
	.i(i_io_btn[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_btn[0]~input_o ));
// synopsys translate_off
defparam \i_io_btn[0]~input .bus_hold = "false";
defparam \i_io_btn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \i_io_sw[0]~input (
	.i(i_io_sw[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_io_sw[0]~input_o ));
// synopsys translate_off
defparam \i_io_sw[0]~input .bus_hold = "false";
defparam \i_io_sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y33_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
