 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fp_mac
Version: O-2018.06-SP4
Date   : Fri Dec 23 16:41:27 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ff1p16vn40c   Library: saed32rvt_ff1p16vn40c
Wire Load Model Mode: enclosed

  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL1/FM2/temp_p_reg[3][10][20]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             35000                 saed32rvt_ff1p16vn40c
  fm_step2           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL1/RESETn (float_multiplier)                          0.00       2.00 r
  MUL1/FM2/RESETn (fm_step2)                              0.00       2.00 r
  MUL1/FM2/U229/Y (INVX1_RVT)                             0.02       2.02 f
  MUL1/FM2/U263/Y (INVX1_RVT)                             0.01       2.04 r
  MUL1/FM2/U159/Y (INVX1_RVT)                             0.02       2.06 f
  MUL1/FM2/U231/Y (INVX1_RVT)                             0.03       2.09 r
  MUL1/FM2/U149/Y (AO22X1_RVT)                            0.03       2.12 r
  MUL1/FM2/temp_p_reg[3][10][20]/D (DFFX1_RVT)            0.00       2.12 r
  data arrival time                                                  2.12

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  MUL1/FM2/temp_p_reg[3][10][20]/CLK (DFFX1_RVT)          0.00       4.50 r
  library setup time                                     -0.01       4.49
  data required time                                                 4.49
  --------------------------------------------------------------------------
  data required time                                                 4.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.37


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL1/FM2/temp_p_reg[5][10][20]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             35000                 saed32rvt_ff1p16vn40c
  fm_step2           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL1/RESETn (float_multiplier)                          0.00       2.00 r
  MUL1/FM2/RESETn (fm_step2)                              0.00       2.00 r
  MUL1/FM2/U229/Y (INVX1_RVT)                             0.02       2.02 f
  MUL1/FM2/U263/Y (INVX1_RVT)                             0.01       2.04 r
  MUL1/FM2/U159/Y (INVX1_RVT)                             0.02       2.06 f
  MUL1/FM2/U231/Y (INVX1_RVT)                             0.03       2.09 r
  MUL1/FM2/U147/Y (AO22X1_RVT)                            0.03       2.12 r
  MUL1/FM2/temp_p_reg[5][10][20]/D (DFFX1_RVT)            0.00       2.12 r
  data arrival time                                                  2.12

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  MUL1/FM2/temp_p_reg[5][10][20]/CLK (DFFX1_RVT)          0.00       4.50 r
  library setup time                                     -0.01       4.49
  data required time                                                 4.49
  --------------------------------------------------------------------------
  data required time                                                 4.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.37


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL1/FM2/temp_p_reg[4][10][19]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             35000                 saed32rvt_ff1p16vn40c
  fm_step2           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL1/RESETn (float_multiplier)                          0.00       2.00 r
  MUL1/FM2/RESETn (fm_step2)                              0.00       2.00 r
  MUL1/FM2/U229/Y (INVX1_RVT)                             0.02       2.02 f
  MUL1/FM2/U263/Y (INVX1_RVT)                             0.01       2.04 r
  MUL1/FM2/U159/Y (INVX1_RVT)                             0.02       2.06 f
  MUL1/FM2/U231/Y (INVX1_RVT)                             0.03       2.09 r
  MUL1/FM2/U141/Y (AO22X1_RVT)                            0.03       2.12 r
  MUL1/FM2/temp_p_reg[4][10][19]/D (DFFX1_RVT)            0.00       2.12 r
  data arrival time                                                  2.12

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  MUL1/FM2/temp_p_reg[4][10][19]/CLK (DFFX1_RVT)          0.00       4.50 r
  library setup time                                     -0.01       4.49
  data required time                                                 4.49
  --------------------------------------------------------------------------
  data required time                                                 4.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.37


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL1/FM2/temp_p_reg[5][10][19]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             35000                 saed32rvt_ff1p16vn40c
  fm_step2           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL1/RESETn (float_multiplier)                          0.00       2.00 r
  MUL1/FM2/RESETn (fm_step2)                              0.00       2.00 r
  MUL1/FM2/U229/Y (INVX1_RVT)                             0.02       2.02 f
  MUL1/FM2/U263/Y (INVX1_RVT)                             0.01       2.04 r
  MUL1/FM2/U159/Y (INVX1_RVT)                             0.02       2.06 f
  MUL1/FM2/U231/Y (INVX1_RVT)                             0.03       2.09 r
  MUL1/FM2/U140/Y (AO22X1_RVT)                            0.03       2.12 r
  MUL1/FM2/temp_p_reg[5][10][19]/D (DFFX1_RVT)            0.00       2.12 r
  data arrival time                                                  2.12

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  MUL1/FM2/temp_p_reg[5][10][19]/CLK (DFFX1_RVT)          0.00       4.50 r
  library setup time                                     -0.01       4.49
  data required time                                                 4.49
  --------------------------------------------------------------------------
  data required time                                                 4.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.37


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL1/FM2/temp_p_reg[3][10][18]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             35000                 saed32rvt_ff1p16vn40c
  fm_step2           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL1/RESETn (float_multiplier)                          0.00       2.00 r
  MUL1/FM2/RESETn (fm_step2)                              0.00       2.00 r
  MUL1/FM2/U229/Y (INVX1_RVT)                             0.02       2.02 f
  MUL1/FM2/U263/Y (INVX1_RVT)                             0.01       2.04 r
  MUL1/FM2/U159/Y (INVX1_RVT)                             0.02       2.06 f
  MUL1/FM2/U231/Y (INVX1_RVT)                             0.03       2.09 r
  MUL1/FM2/U135/Y (AO22X1_RVT)                            0.03       2.12 r
  MUL1/FM2/temp_p_reg[3][10][18]/D (DFFX1_RVT)            0.00       2.12 r
  data arrival time                                                  2.12

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  MUL1/FM2/temp_p_reg[3][10][18]/CLK (DFFX1_RVT)          0.00       4.50 r
  library setup time                                     -0.01       4.49
  data required time                                                 4.49
  --------------------------------------------------------------------------
  data required time                                                 4.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.37


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL1/FM2/temp_p_reg[3][10][17]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             35000                 saed32rvt_ff1p16vn40c
  fm_step2           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL1/RESETn (float_multiplier)                          0.00       2.00 r
  MUL1/FM2/RESETn (fm_step2)                              0.00       2.00 r
  MUL1/FM2/U229/Y (INVX1_RVT)                             0.02       2.02 f
  MUL1/FM2/U263/Y (INVX1_RVT)                             0.01       2.04 r
  MUL1/FM2/U159/Y (INVX1_RVT)                             0.02       2.06 f
  MUL1/FM2/U231/Y (INVX1_RVT)                             0.03       2.09 r
  MUL1/FM2/U128/Y (AO22X1_RVT)                            0.03       2.12 r
  MUL1/FM2/temp_p_reg[3][10][17]/D (DFFX1_RVT)            0.00       2.12 r
  data arrival time                                                  2.12

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  MUL1/FM2/temp_p_reg[3][10][17]/CLK (DFFX1_RVT)          0.00       4.50 r
  library setup time                                     -0.01       4.49
  data required time                                                 4.49
  --------------------------------------------------------------------------
  data required time                                                 4.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.37


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL1/FM2/temp_p_reg[5][10][16]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             35000                 saed32rvt_ff1p16vn40c
  fm_step2           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL1/RESETn (float_multiplier)                          0.00       2.00 r
  MUL1/FM2/RESETn (fm_step2)                              0.00       2.00 r
  MUL1/FM2/U229/Y (INVX1_RVT)                             0.02       2.02 f
  MUL1/FM2/U263/Y (INVX1_RVT)                             0.01       2.04 r
  MUL1/FM2/U159/Y (INVX1_RVT)                             0.02       2.06 f
  MUL1/FM2/U231/Y (INVX1_RVT)                             0.03       2.09 r
  MUL1/FM2/U119/Y (AO22X1_RVT)                            0.03       2.12 r
  MUL1/FM2/temp_p_reg[5][10][16]/D (DFFX1_RVT)            0.00       2.12 r
  data arrival time                                                  2.12

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  MUL1/FM2/temp_p_reg[5][10][16]/CLK (DFFX1_RVT)          0.00       4.50 r
  library setup time                                     -0.01       4.49
  data required time                                                 4.49
  --------------------------------------------------------------------------
  data required time                                                 4.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.37


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL1/FM2/temp_p_reg[4][10][15]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             35000                 saed32rvt_ff1p16vn40c
  fm_step2           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL1/RESETn (float_multiplier)                          0.00       2.00 r
  MUL1/FM2/RESETn (fm_step2)                              0.00       2.00 r
  MUL1/FM2/U229/Y (INVX1_RVT)                             0.02       2.02 f
  MUL1/FM2/U263/Y (INVX1_RVT)                             0.01       2.04 r
  MUL1/FM2/U159/Y (INVX1_RVT)                             0.02       2.06 f
  MUL1/FM2/U231/Y (INVX1_RVT)                             0.03       2.09 r
  MUL1/FM2/U113/Y (AO22X1_RVT)                            0.03       2.12 r
  MUL1/FM2/temp_p_reg[4][10][15]/D (DFFX1_RVT)            0.00       2.12 r
  data arrival time                                                  2.12

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  MUL1/FM2/temp_p_reg[4][10][15]/CLK (DFFX1_RVT)          0.00       4.50 r
  library setup time                                     -0.01       4.49
  data required time                                                 4.49
  --------------------------------------------------------------------------
  data required time                                                 4.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.37


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL1/FM2/temp_p_reg[6][10][15]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             35000                 saed32rvt_ff1p16vn40c
  fm_step2           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL1/RESETn (float_multiplier)                          0.00       2.00 r
  MUL1/FM2/RESETn (fm_step2)                              0.00       2.00 r
  MUL1/FM2/U229/Y (INVX1_RVT)                             0.02       2.02 f
  MUL1/FM2/U263/Y (INVX1_RVT)                             0.01       2.04 r
  MUL1/FM2/U159/Y (INVX1_RVT)                             0.02       2.06 f
  MUL1/FM2/U231/Y (INVX1_RVT)                             0.03       2.09 r
  MUL1/FM2/U111/Y (AO22X1_RVT)                            0.03       2.12 r
  MUL1/FM2/temp_p_reg[6][10][15]/D (DFFX1_RVT)            0.00       2.12 r
  data arrival time                                                  2.12

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  MUL1/FM2/temp_p_reg[6][10][15]/CLK (DFFX1_RVT)          0.00       4.50 r
  library setup time                                     -0.01       4.49
  data required time                                                 4.49
  --------------------------------------------------------------------------
  data required time                                                 4.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.37


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL1/FM2/temp_p_reg[3][10][14]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fp_mac             35000                 saed32rvt_ff1p16vn40c
  fm_step2           16000                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL1/RESETn (float_multiplier)                          0.00       2.00 r
  MUL1/FM2/RESETn (fm_step2)                              0.00       2.00 r
  MUL1/FM2/U229/Y (INVX1_RVT)                             0.02       2.02 f
  MUL1/FM2/U263/Y (INVX1_RVT)                             0.01       2.04 r
  MUL1/FM2/U159/Y (INVX1_RVT)                             0.02       2.06 f
  MUL1/FM2/U231/Y (INVX1_RVT)                             0.03       2.09 r
  MUL1/FM2/U107/Y (AO22X1_RVT)                            0.03       2.12 r
  MUL1/FM2/temp_p_reg[3][10][14]/D (DFFX1_RVT)            0.00       2.12 r
  data arrival time                                                  2.12

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  MUL1/FM2/temp_p_reg[3][10][14]/CLK (DFFX1_RVT)          0.00       4.50 r
  library setup time                                     -0.01       4.49
  data required time                                                 4.49
  --------------------------------------------------------------------------
  data required time                                                 4.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        2.37


1
