$date
	Thu Sep 13 10:23:52 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0046 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0046 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#17
0"
#24
0!
#36
1"
1!
#41
0"
#48
0!
#60
1"
1!
#65
0"
#72
0!
#84
1"
1!
#89
0"
#96
0!
#108
1"
1!
#113
0"
#120
0!
#132
1"
1!
#137
0"
#144
0!
#156
1"
1!
#161
0"
#168
0!
#180
1"
1!
#185
0"
#192
0!
#204
1"
1!
#209
0"
#216
0!
#228
1"
1!
#233
0"
#240
0!
#252
1"
1!
#257
0"
#264
0!
#276
1"
1!
#281
0"
#288
0!
#300
1"
1!
#305
0"
#312
0!
#324
1"
1!
#329
0"
#336
0!
#348
1"
1!
#353
0"
#360
0!
#372
1"
1!
#377
0"
#384
0!
#396
1"
1!
#401
0"
#408
0!
#420
1"
1!
#425
0"
#432
0!
#444
1"
1!
#449
0"
#456
0!
#468
1"
1!
#473
0"
#480
0!
#482
