

================================================================
== Vitis HLS Report for 'DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1'
================================================================
* Date:           Thu May 29 09:35:39 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_268_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ei = alloca i32 1" [../streamtools.h:267->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 6 'alloca' 'ei' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%o_5 = alloca i32 1" [../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 7 'alloca' 'o_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t_8 = alloca i32 1" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 8 'alloca' 't_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa_in_11, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inter3, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%totalIters_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %totalIters"   --->   Operation 11 'read' 'totalIters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln268 = store i32 0, i32 %t_8" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 12 'store' 'store_ln268' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln266 = store i32 0, i32 %o_5" [../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 13 'store' 'store_ln266' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln267 = store i32 0, i32 %ei" [../streamtools.h:267->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 14 'store' 'store_ln267' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i65"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.39>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%o_12 = load i32 %o_5" [../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 16 'load' 'o_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%t = load i32 %t_8" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 17 'load' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%icmp_ln268 = icmp_eq  i32 %t, i32 %totalIters_read" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 18 'icmp' 'icmp_ln268' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%t_25 = add i32 %t, i32 1" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 19 'add' 't_25' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %icmp_ln268, void %for.body.i.i65.split, void %_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI7ap_uintILi64EELi0EEEj.exit.loopexit.exitStub.exitStub" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 20 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%icmp_ln271 = icmp_eq  i32 %o_12, i32 0" [../streamtools.h:271->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 21 'icmp' 'icmp_ln271' <Predicate = (!icmp_ln268)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%o = add i32 %o_12, i32 1" [../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 22 'add' 'o' <Predicate = (!icmp_ln268)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln282 = icmp_eq  i32 %o, i32 2" [../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 23 'icmp' 'icmp_ln282' <Predicate = (!icmp_ln268)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.69ns)   --->   "%o_13 = select i1 %icmp_ln282, i32 0, i32 %o" [../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 24 'select' 'o_13' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln268 = store i32 %t_25, i32 %t_8" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 25 'store' 'store_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln266 = store i32 %o_13, i32 %o_5" [../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 26 'store' 'store_ln266' <Predicate = (!icmp_ln268)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.11>
ST_3 : Operation 27 [1/1] (3.52ns)   --->   "%ei_7 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %inter3" [../streamtools.h:272->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 27 'read' 'ei_7' <Predicate = (!icmp_ln268 & icmp_ln271)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 128> <FIFO>
ST_3 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln273 = br void %if.end.i.i75" [../streamtools.h:273->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 28 'br' 'br_ln273' <Predicate = (!icmp_ln268 & icmp_ln271)> <Delay = 1.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln268)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.22>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%ei_load = load i32 %ei" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 29 'load' 'ei_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i32 %ei_load" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 30 'zext' 'zext_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln269 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../streamtools.h:269->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 31 'specpipeline' 'specpipeline_ln269' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 32 'specloopname' 'specloopname_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln271 = br i1 %icmp_ln271, void %if.end.i.i75, void %if.then2.i.i66" [../streamtools.h:271->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 33 'br' 'br_ln271' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%ei_8 = phi i64 %ei_7, void %if.then2.i.i66, i64 %zext_ln268, void %for.body.i.i65.split"   --->   Operation 34 'phi' 'ei_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%eo = trunc i64 %ei_8" [../streamtools.h:275->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 35 'trunc' 'eo' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (3.63ns)   --->   "%write_ln276 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %wa_in_11, i32 %eo" [../streamtools.h:276->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 36 'write' 'write_ln276' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ei_8, i32 32, i32 63" [../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln267 = store i32 %trunc_ln, i32 %ei" [../streamtools.h:267->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 38 'store' 'store_ln267' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln268 = br void %for.body.i.i65" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:133]   --->   Operation 39 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ totalIters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wa_in_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ei                 (alloca       ) [ 01111]
o_5                (alloca       ) [ 01100]
t_8                (alloca       ) [ 01100]
specinterface_ln0  (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
totalIters_read    (read         ) [ 01100]
store_ln268        (store        ) [ 00000]
store_ln266        (store        ) [ 00000]
store_ln267        (store        ) [ 00000]
br_ln0             (br           ) [ 00000]
o_12               (load         ) [ 00000]
t                  (load         ) [ 00000]
icmp_ln268         (icmp         ) [ 01111]
t_25               (add          ) [ 00000]
br_ln268           (br           ) [ 00000]
icmp_ln271         (icmp         ) [ 01011]
o                  (add          ) [ 00000]
icmp_ln282         (icmp         ) [ 00000]
o_13               (select       ) [ 00000]
store_ln268        (store        ) [ 00000]
store_ln266        (store        ) [ 00000]
ei_7               (read         ) [ 01011]
br_ln273           (br           ) [ 01011]
ei_load            (load         ) [ 00000]
zext_ln268         (zext         ) [ 00000]
specpipeline_ln269 (specpipeline ) [ 00000]
specloopname_ln268 (specloopname ) [ 00000]
br_ln271           (br           ) [ 00000]
ei_8               (phi          ) [ 01001]
eo                 (trunc        ) [ 00000]
write_ln276        (write        ) [ 00000]
trunc_ln           (partselect   ) [ 00000]
store_ln267        (store        ) [ 00000]
br_ln268           (br           ) [ 00000]
ret_ln0            (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="totalIters">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="totalIters"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wa_in_11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wa_in_11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="ei_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ei/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="o_5_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o_5/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="t_8_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_8/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="totalIters_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="totalIters_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="ei_7_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ei_7/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln276_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln276/4 "/>
</bind>
</comp>

<comp id="69" class="1005" name="ei_8_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="71" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="ei_8 (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="ei_8_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ei_8/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln268_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln266_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln266/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln267_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="o_12_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_12/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="t_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln268_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln268/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="t_25_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_25/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln271_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="o_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln282_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="o_13_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_13/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln268_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln266_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln266/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ei_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="3"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ei_load/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln268_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln268/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="eo_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="eo/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="0" index="3" bw="7" slack="0"/>
<pin id="164" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln267_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="3"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/4 "/>
</bind>
</comp>

<comp id="174" class="1005" name="ei_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ei "/>
</bind>
</comp>

<comp id="181" class="1005" name="o_5_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o_5 "/>
</bind>
</comp>

<comp id="188" class="1005" name="t_8_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t_8 "/>
</bind>
</comp>

<comp id="195" class="1005" name="totalIters_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="totalIters_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln268_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln268 "/>
</bind>
</comp>

<comp id="204" class="1005" name="icmp_ln271_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln271 "/>
</bind>
</comp>

<comp id="208" class="1005" name="ei_7_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ei_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="96" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="93" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="93" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="116" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="104" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="128" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="157"><net_src comp="72" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="72" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="173"><net_src comp="159" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="38" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="184"><net_src comp="42" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="191"><net_src comp="46" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="198"><net_src comp="50" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="203"><net_src comp="99" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="110" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="56" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="72" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wa_in_11 | {4 }
 - Input state : 
	Port: DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 : totalIters | {1 }
	Port: DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 : inter3 | {3 }
  - Chain level:
	State 1
		store_ln268 : 1
		store_ln266 : 1
		store_ln267 : 1
	State 2
		icmp_ln268 : 1
		t_25 : 1
		br_ln268 : 2
		icmp_ln271 : 1
		o : 1
		icmp_ln282 : 2
		o_13 : 3
		store_ln268 : 2
		store_ln266 : 4
	State 3
	State 4
		zext_ln268 : 1
		ei_8 : 2
		eo : 3
		write_ln276 : 4
		trunc_ln : 3
		store_ln267 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln268_fu_99      |    0    |    39   |
|   icmp   |      icmp_ln271_fu_110     |    0    |    39   |
|          |      icmp_ln282_fu_122     |    0    |    39   |
|----------|----------------------------|---------|---------|
|    add   |         t_25_fu_104        |    0    |    39   |
|          |          o_fu_116          |    0    |    39   |
|----------|----------------------------|---------|---------|
|  select  |         o_13_fu_128        |    0    |    32   |
|----------|----------------------------|---------|---------|
|   read   | totalIters_read_read_fu_50 |    0    |    0    |
|          |       ei_7_read_fu_56      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln276_write_fu_62  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln268_fu_149     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |          eo_fu_154         |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       trunc_ln_fu_159      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   227   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      ei_7_reg_208     |   64   |
|      ei_8_reg_69      |   64   |
|       ei_reg_174      |   32   |
|   icmp_ln268_reg_200  |    1   |
|   icmp_ln271_reg_204  |    1   |
|      o_5_reg_181      |   32   |
|      t_8_reg_188      |   32   |
|totalIters_read_reg_195|   32   |
+-----------------------+--------+
|         Total         |   258  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   227  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   258  |    -   |
+-----------+--------+--------+
|   Total   |   258  |   227  |
+-----------+--------+--------+
