$date
	Wed Oct 23 15:53:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var wire 1 " X $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " X $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#2
1!
1#
#4
1!
1$
0#
#6
0!
1"
1#
#8
1!
0"
1%
0$
0#
#10
0!
1"
1#
#12
1$
0#
#14
1!
1#
#16
