// Seed: 3901042290
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_3;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output uwire id_2,
    output tri0 id_3,
    output uwire id_4,
    input wor id_5,
    output tri1 id_6,
    input supply0 id_7,
    output tri id_8,
    input wor id_9,
    input tri id_10,
    output wand id_11,
    input tri0 id_12,
    input tri id_13,
    input wor id_14
);
  wire id_16 = id_12;
  wire [1  -  1 : -1 'b0] id_17 = id_12;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17
  );
  wire id_18 = id_13;
endmodule
