// Seed: 1802204402
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  type_15 id_7 (
      .id_0(id_4 - id_4),
      .id_1(1),
      .id_2(1),
      .id_3(),
      .id_4(id_2),
      .id_5((id_5)),
      .id_6(id_1),
      .id_7(id_0),
      .id_8(id_3 * 1 + ""),
      .id_9(id_2)
  );
  logic id_8;
  logic id_9;
  assign id_9 = 1;
endmodule
