

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Fri Apr 26 03:19:46 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution21 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.20 ns|  4.526 ns|     1.67 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_386  |equalizer_Pipeline_Shift_Accumulate_Loop  |      113|      113|  0.701 us|  0.701 us|  113|  113|       no|
        |grp_equalizer_Pipeline_Coef_Clear_Loop_fu_396        |equalizer_Pipeline_Coef_Clear_Loop        |      107|      107|  0.663 us|  0.663 us|  107|  107|       no|
        |grp_equalizer_Pipeline_VITIS_LOOP_57_1_fu_403        |equalizer_Pipeline_VITIS_LOOP_57_1        |      115|      115|  0.713 us|  0.713 us|  115|  115|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop     |        ?|        ?|   2 ~ 467|          -|          -|     ?|        no|
        | + Coef_Read_Loop  |      354|      354|       118|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    113|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|    1913|   2237|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    721|    -|
|Register         |        -|    -|     460|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    3|    2373|   3071|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                      |control_s_axi                             |        0|   0|  100|   168|    0|
    |grp_equalizer_Pipeline_Coef_Clear_Loop_fu_396        |equalizer_Pipeline_Coef_Clear_Loop        |        0|   0|   87|   155|    0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_386  |equalizer_Pipeline_Shift_Accumulate_Loop  |        0|   0|  435|   299|    0|
    |grp_equalizer_Pipeline_VITIS_LOOP_57_1_fu_403        |equalizer_Pipeline_VITIS_LOOP_57_1        |        0|   0|  358|   296|    0|
    |gmem_m_axi_U                                         |gmem_m_axi                                |        0|   0|  718|  1318|    0|
    |mul_32s_32s_32_5_1_U19                               |mul_32s_32s_32_5_1                        |        0|   3|  215|     1|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |Total                                                |                                          |        0|   3| 1913|  2237|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |signal_shift_reg_U  |signal_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        1|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |accumulate_fu_521_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln54_fu_562_p2                |         +|   0|  0|  10|           2|           1|
    |icmp_ln35_fu_508_p2               |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln54_fu_556_p2               |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln71_fu_568_p2               |      icmp|   0|  0|  18|          32|          16|
    |ap_block_state18                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state26                  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op123_write_state18  |        or|   0|  0|   2|           1|           1|
    |select_ln16_1_fu_574_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln16_fu_591_p3             |    select|   0|  0|   5|           1|           5|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 113|         105|          84|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  121|         27|    1|         27|
    |ap_phi_mux_tmp_data_V_5_phi_fu_320_p8  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_dest_V_1_phi_fu_240_p8  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_id_V_1_phi_fu_256_p8    |    9|          2|    1|          2|
    |ap_phi_mux_tmp_keep_V_1_phi_fu_304_p8  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_strb_V_1_phi_fu_288_p8  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_user_V_1_phi_fu_272_p8  |    9|          2|    1|          2|
    |coef_scale_reg_343                     |    9|          2|   32|         64|
    |gmem_ARADDR                            |   20|          4|   64|        256|
    |gmem_ARLEN                             |   20|          4|   32|        128|
    |gmem_ARVALID                           |   20|          4|    1|          4|
    |gmem_AWADDR                            |   14|          3|   64|        192|
    |gmem_AWLEN                             |   14|          3|   32|         96|
    |gmem_AWVALID                           |   14|          3|    1|          3|
    |gmem_BREADY                            |   14|          3|    1|          3|
    |gmem_RREADY                            |   20|          4|    1|          4|
    |gmem_WDATA                             |   14|          3|   32|         96|
    |gmem_WSTRB                             |   14|          3|    4|         12|
    |gmem_WVALID                            |   14|          3|    1|          3|
    |gmem_blk_n_AR                          |    9|          2|    1|          2|
    |gmem_blk_n_R                           |    9|          2|    1|          2|
    |grp_fu_514_ce                          |   14|          3|    1|          3|
    |grp_fu_514_p0                          |   20|          4|   32|        128|
    |grp_fu_514_p1                          |   20|          4|   32|        128|
    |input_r_TDATA_blk_n                    |    9|          2|    1|          2|
    |input_r_TREADY_int_regslice            |   14|          3|    1|          3|
    |j_reg_332                              |    9|          2|    2|          4|
    |output_r_TDATA_blk_n                   |    9|          2|    1|          2|
    |output_r_TDATA_int_regslice            |   14|          3|   32|         96|
    |output_r_TDEST_int_regslice            |   14|          3|    1|          3|
    |output_r_TID_int_regslice              |   14|          3|    1|          3|
    |output_r_TKEEP_int_regslice            |   14|          3|    4|         12|
    |output_r_TLAST_int_regslice            |   14|          3|    1|          3|
    |output_r_TSTRB_int_regslice            |   14|          3|    4|         12|
    |output_r_TUSER_int_regslice            |   14|          3|    1|          3|
    |signal_shift_reg_address0              |   14|          3|    7|         21|
    |signal_shift_reg_ce0                   |   14|          3|    1|          3|
    |signal_shift_reg_d0                    |   14|          3|   32|         96|
    |signal_shift_reg_we0                   |   14|          3|    1|          3|
    |state_fu_160                           |   20|          4|    2|          8|
    |tmp_data_V_2_reg_365                   |    9|          2|   32|         64|
    |tmp_data_V_5_reg_316                   |    9|          2|   32|         64|
    |tmp_dest_V_1_reg_236                   |    9|          2|    1|          2|
    |tmp_id_V_1_reg_252                     |    9|          2|    1|          2|
    |tmp_keep_V_1_reg_300                   |    9|          2|    4|          8|
    |tmp_last_V_1_reg_375                   |    9|          2|    1|          2|
    |tmp_strb_V_1_reg_284                   |    9|          2|    4|          8|
    |tmp_user_V_1_reg_268                   |    9|          2|    1|          2|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  721|        155|  544|       1663|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |accumulate_reg_763                                                |  32|   0|   32|          0|
    |add_ln54_reg_773                                                  |   2|   0|    2|          0|
    |ap_CS_fsm                                                         |  26|   0|   26|          0|
    |coef_scale_reg_343                                                |  32|   0|   32|          0|
    |coefs_read_reg_655                                                |  64|   0|   64|          0|
    |gmem_addr_read_reg_753                                            |  32|   0|   32|          0|
    |gmem_addr_reg_668                                                 |  64|   0|   64|          0|
    |grp_equalizer_Pipeline_Coef_Clear_Loop_fu_396_ap_start_reg        |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_386_ap_start_reg  |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_VITIS_LOOP_57_1_fu_403_ap_start_reg        |   1|   0|    1|          0|
    |icmp_ln35_reg_748                                                 |   1|   0|    1|          0|
    |icmp_ln71_reg_788                                                 |   1|   0|    1|          0|
    |j_reg_332                                                         |   2|   0|    2|          0|
    |mul_ln88_reg_758                                                  |  32|   0|   32|          0|
    |p_4_0_0_0132_phi_reg_353                                          |   1|   0|    1|          0|
    |read_coefs_fu_156                                                 |   1|   0|    1|          0|
    |state_1_reg_692                                                   |   2|   0|   32|         30|
    |state_fu_160                                                      |   2|   0|   32|         30|
    |tmp_data_V_2_reg_365                                              |  32|   0|   32|          0|
    |tmp_data_V_5_reg_316                                              |  32|   0|   32|          0|
    |tmp_data_V_reg_696                                                |  32|   0|   32|          0|
    |tmp_dest_V_1_reg_236                                              |   1|   0|    1|          0|
    |tmp_dest_V_reg_738                                                |   1|   0|    1|          0|
    |tmp_id_V_1_reg_252                                                |   1|   0|    1|          0|
    |tmp_id_V_reg_731                                                  |   1|   0|    1|          0|
    |tmp_keep_V_1_reg_300                                              |   4|   0|    4|          0|
    |tmp_keep_V_reg_704                                                |   4|   0|    4|          0|
    |tmp_last_V_1_reg_375                                              |   1|   0|    1|          0|
    |tmp_last_V_reg_725                                                |   1|   0|    1|          0|
    |tmp_out_data_V_fu_132                                             |  32|   0|   32|          0|
    |tmp_out_dest_V_fu_152                                             |   1|   0|    1|          0|
    |tmp_out_id_V_fu_148                                               |   1|   0|    1|          0|
    |tmp_out_keep_V_fu_136                                             |   4|   0|    4|          0|
    |tmp_out_strb_V_fu_140                                             |   4|   0|    4|          0|
    |tmp_out_user_V_fu_144                                             |   1|   0|    1|          0|
    |tmp_strb_V_1_reg_284                                              |   4|   0|    4|          0|
    |tmp_strb_V_reg_711                                                |   4|   0|    4|          0|
    |tmp_user_V_1_reg_268                                              |   1|   0|    1|          0|
    |tmp_user_V_reg_718                                                |   1|   0|    1|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 460|   0|  520|         60|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 25 19 23 18 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 26 2 
19 --> 20 
20 --> 21 23 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 18 
25 --> 18 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_out_data_V = alloca i32 1"   --->   Operation 27 'alloca' 'tmp_out_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_out_keep_V = alloca i32 1"   --->   Operation 28 'alloca' 'tmp_out_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_out_strb_V = alloca i32 1"   --->   Operation 29 'alloca' 'tmp_out_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_out_user_V = alloca i32 1"   --->   Operation 30 'alloca' 'tmp_out_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_out_id_V = alloca i32 1"   --->   Operation 31 'alloca' 'tmp_out_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_out_dest_V = alloca i32 1"   --->   Operation 32 'alloca' 'tmp_out_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%read_coefs = alloca i32 1"   --->   Operation 33 'alloca' 'read_coefs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%state = alloca i32 1"   --->   Operation 34 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 35 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%accumulate_loc = alloca i64 1"   --->   Operation 36 'alloca' 'accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [equalizer.cpp:3]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 38 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:88]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i62 %trunc_ln" [equalizer.cpp:88]   --->   Operation 60 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln88" [equalizer.cpp:88]   --->   Operation 61 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.82ns)   --->   "%store_ln27 = store i32 0, i32 %state" [equalizer.cpp:27]   --->   Operation 62 'store' 'store_ln27' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln27 = store i1 0, i1 %read_coefs" [equalizer.cpp:27]   --->   Operation 63 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln27 = br void %while.body" [equalizer.cpp:27]   --->   Operation 64 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.49>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1 = load i32 %tmp_out_data_V"   --->   Operation 65 'load' 'tmp_out_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1 = load i4 %tmp_out_keep_V"   --->   Operation 66 'load' 'tmp_out_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1 = load i4 %tmp_out_strb_V"   --->   Operation 67 'load' 'tmp_out_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1 = load i1 %tmp_out_user_V"   --->   Operation 68 'load' 'tmp_out_user_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1 = load i1 %tmp_out_id_V"   --->   Operation 69 'load' 'tmp_out_id_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1 = load i1 %tmp_out_dest_V"   --->   Operation 70 'load' 'tmp_out_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%state_1 = load i32 %state"   --->   Operation 71 'load' 'state_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [equalizer.cpp:17]   --->   Operation 72 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 73 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 74 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 75 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 76 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 77 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 78 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 79 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 80 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.95ns)   --->   "%switch_ln31 = switch i32 %state_1, void %sw.epilog, i32 0, void %sw.bb, i32 16, void %sw.bb2, i32 256, void %for.inc46.preheader" [equalizer.cpp:31]   --->   Operation 81 'switch' 'switch_ln31' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 82 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 82 'call' 'call_ln0' <Predicate = (state_1 == 256)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%read_coefs_load = load i1 %read_coefs" [equalizer.cpp:43]   --->   Operation 83 'load' 'read_coefs_load' <Predicate = (state_1 == 16)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln43 = br i1 %read_coefs_load, void %for.inc.preheader, void %if.end24" [equalizer.cpp:43]   --->   Operation 84 'br' 'br_ln43' <Predicate = (state_1 == 16)> <Delay = 1.58>
ST_2 : Operation 85 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Coef_Clear_Loop, i32 %gmem, i64 %coefs_read"   --->   Operation 85 'call' 'call_ln0' <Predicate = (state_1 == 16 & !read_coefs_load)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:35]   --->   Operation 86 'icmp' 'icmp_ln35' <Predicate = (state_1 == 0)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln105 = br i1 %tmp_last_V, void %if.end66, void %while.end" [equalizer.cpp:105]   --->   Operation 87 'br' 'br_ln105' <Predicate = (state_1 != 0 & state_1 != 16 & state_1 != 256)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 89 [7/7] (4.52ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:88]   --->   Operation 89 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.52> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln89 = store i32 %tmp_data_V, i32 0" [equalizer.cpp:89]   --->   Operation 90 'store' 'store_ln89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 5 <SV = 4> <Delay = 4.52>
ST_5 : Operation 91 [6/7] (4.52ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:88]   --->   Operation 91 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.52> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.52>
ST_6 : Operation 92 [5/7] (4.52ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:88]   --->   Operation 92 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.52> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.52>
ST_7 : Operation 93 [4/7] (4.52ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:88]   --->   Operation 93 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.52> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.52>
ST_8 : Operation 94 [3/7] (4.52ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:88]   --->   Operation 94 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.52> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.52>
ST_9 : Operation 95 [2/7] (4.52ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:88]   --->   Operation 95 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.52> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.52>
ST_10 : Operation 96 [1/7] (4.52ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:88]   --->   Operation 96 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 4.52> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.52>
ST_11 : Operation 97 [1/1] (4.52ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [equalizer.cpp:88]   --->   Operation 97 'read' 'gmem_addr_read' <Predicate = true> <Delay = 4.52> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 98 [5/5] (3.95ns)   --->   "%mul_ln88 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:88]   --->   Operation 98 'mul' 'mul_ln88' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 99 [4/5] (3.95ns)   --->   "%mul_ln88 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:88]   --->   Operation 99 'mul' 'mul_ln88' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 100 [3/5] (3.95ns)   --->   "%mul_ln88 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:88]   --->   Operation 100 'mul' 'mul_ln88' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 101 [2/5] (3.95ns)   --->   "%mul_ln88 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:88]   --->   Operation 101 'mul' 'mul_ln88' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.95>
ST_16 : Operation 102 [1/5] (3.95ns)   --->   "%mul_ln88 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:88]   --->   Operation 102 'mul' 'mul_ln88' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.55>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%accumulate_loc_load = load i32 %accumulate_loc"   --->   Operation 103 'load' 'accumulate_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (2.55ns)   --->   "%accumulate = add i32 %mul_ln88, i32 %accumulate_loc_load" [equalizer.cpp:88]   --->   Operation 104 'add' 'accumulate' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 105 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 18 <SV = 17> <Delay = 1.82>
ST_18 : Operation 106 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 106 'write' 'write_ln304' <Predicate = (state_1 == 256)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 107 [1/1] (1.58ns)   --->   "%br_ln105 = br i1 %tmp_last_V, void %for.inc46.preheader.if.end66_crit_edge, void %while.end" [equalizer.cpp:105]   --->   Operation 107 'br' 'br_ln105' <Predicate = (state_1 == 256)> <Delay = 1.58>
ST_18 : Operation 108 [1/1] (1.82ns)   --->   "%store_ln105 = store i32 256, i32 %state" [equalizer.cpp:105]   --->   Operation 108 'store' 'store_ln105' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 1.82>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln105 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V" [equalizer.cpp:105]   --->   Operation 109 'store' 'store_ln105' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln105 = store i1 %tmp_id_V, i1 %tmp_out_id_V" [equalizer.cpp:105]   --->   Operation 110 'store' 'store_ln105' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln105 = store i1 %tmp_user_V, i1 %tmp_out_user_V" [equalizer.cpp:105]   --->   Operation 111 'store' 'store_ln105' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln105 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V" [equalizer.cpp:105]   --->   Operation 112 'store' 'store_ln105' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln105 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V" [equalizer.cpp:105]   --->   Operation 113 'store' 'store_ln105' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln105 = store i32 %accumulate, i32 %tmp_out_data_V" [equalizer.cpp:105]   --->   Operation 114 'store' 'store_ln105' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln105 = br void %if.end66" [equalizer.cpp:105]   --->   Operation 115 'br' 'br_ln105' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln27 = br void %while.body" [equalizer.cpp:27]   --->   Operation 116 'br' 'br_ln27' <Predicate = (state_1 != 16 & !tmp_last_V) | (state_1 == 16 & !tmp_last_V_1)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_1, void %if.end24, i1 %tmp_dest_V, void %for.inc46.preheader, i1 %tmp_out_dest_V_1, void %sw.epilog"   --->   Operation 117 'phi' 'tmp_dest_V_1' <Predicate = (state_1 != 16 & tmp_last_V) | (state_1 == 16 & tmp_last_V_1)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_1, void %if.end24, i1 %tmp_id_V, void %for.inc46.preheader, i1 %tmp_out_id_V_1, void %sw.epilog"   --->   Operation 118 'phi' 'tmp_id_V_1' <Predicate = (state_1 != 16 & tmp_last_V) | (state_1 == 16 & tmp_last_V_1)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_1, void %if.end24, i1 %tmp_user_V, void %for.inc46.preheader, i1 %tmp_out_user_V_1, void %sw.epilog"   --->   Operation 119 'phi' 'tmp_user_V_1' <Predicate = (state_1 != 16 & tmp_last_V) | (state_1 == 16 & tmp_last_V_1)> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_1, void %if.end24, i4 %tmp_strb_V, void %for.inc46.preheader, i4 %tmp_out_strb_V_1, void %sw.epilog"   --->   Operation 120 'phi' 'tmp_strb_V_1' <Predicate = (state_1 != 16 & tmp_last_V) | (state_1 == 16 & tmp_last_V_1)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_1, void %if.end24, i4 %tmp_keep_V, void %for.inc46.preheader, i4 %tmp_out_keep_V_1, void %sw.epilog"   --->   Operation 121 'phi' 'tmp_keep_V_1' <Predicate = (state_1 != 16 & tmp_last_V) | (state_1 == 16 & tmp_last_V_1)> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_1, void %if.end24, i32 %accumulate, void %for.inc46.preheader, i32 %tmp_out_data_V_1, void %sw.epilog"   --->   Operation 122 'phi' 'tmp_data_V_5' <Predicate = (state_1 != 16 & tmp_last_V) | (state_1 == 16 & tmp_last_V_1)> <Delay = 0.00>
ST_18 : Operation 123 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 123 'write' 'write_ln304' <Predicate = (state_1 != 16 & tmp_last_V) | (state_1 == 16 & tmp_last_V_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 19 <SV = 2> <Delay = 1.58>
ST_19 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Coef_Clear_Loop, i32 %gmem, i64 %coefs_read"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 125 [1/1] (1.58ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_1" [equalizer.cpp:54]   --->   Operation 125 'br' 'br_ln54' <Predicate = true> <Delay = 1.58>

State 20 <SV = 3> <Delay = 4.47>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln54, void %VITIS_LOOP_57_1.split, i2 0, void %for.inc.preheader" [equalizer.cpp:54]   --->   Operation 126 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%coef_scale = phi i32 %tmp_data_V_4, void %VITIS_LOOP_57_1.split, i32 %tmp_data_V, void %for.inc.preheader"   --->   Operation 127 'phi' 'coef_scale' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%p_4_0_0_0132_phi = phi i1 %tmp_last_V_2, void %VITIS_LOOP_57_1.split, i1 0, void %for.inc.preheader"   --->   Operation 128 'phi' 'p_4_0_0_0132_phi' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.95ns)   --->   "%icmp_ln54 = icmp_eq  i2 %j, i2 3" [equalizer.cpp:54]   --->   Operation 129 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 130 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (1.56ns)   --->   "%add_ln54 = add i2 %j, i2 1" [equalizer.cpp:54]   --->   Operation 131 'add' 'add_ln54' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %VITIS_LOOP_57_1.split, void %if.end24.loopexit" [equalizer.cpp:54]   --->   Operation 132 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%empty_24 = wait i32 @_ssdm_op_Wait"   --->   Operation 133 'wait' 'empty_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 134 [2/2] (3.52ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_57_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read"   --->   Operation 134 'call' 'call_ln283' <Predicate = (!icmp_ln54)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 135 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end24"   --->   Operation 135 'br' 'br_ln0' <Predicate = (icmp_ln54)> <Delay = 1.58>

State 21 <SV = 4> <Delay = 0.00>
ST_21 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_57_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read"   --->   Operation 136 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 5> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [equalizer.cpp:14]   --->   Operation 137 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 138 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%empty_26 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 139 'read' 'empty_26' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue i44 %empty_26"   --->   Operation 140 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue i44 %empty_26"   --->   Operation 141 'extractvalue' 'tmp_last_V_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_1" [equalizer.cpp:54]   --->   Operation 142 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 23 <SV = 4> <Delay = 2.47>
ST_23 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln71)   --->   "%tmp_data_V_2 = phi i32 %tmp_data_V, void %sw.bb2, i32 %coef_scale, void %if.end24.loopexit"   --->   Operation 143 'phi' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln71 = icmp_eq  i32 %tmp_data_V_2, i32 43962" [equalizer.cpp:71]   --->   Operation 144 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 5> <Delay = 2.51>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 %tmp_last_V, void %sw.bb2, i1 %p_4_0_0_0132_phi, void %if.end24.loopexit"   --->   Operation 145 'phi' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.68ns)   --->   "%select_ln16_1 = select i1 %icmp_ln71, i32 256, i32 16" [equalizer.cpp:16]   --->   Operation 146 'select' 'select_ln16_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 147 [1/1] (1.58ns)   --->   "%br_ln105 = br i1 %tmp_last_V_1, void %if.end24.if.end66_crit_edge, void %while.end" [equalizer.cpp:105]   --->   Operation 147 'br' 'br_ln105' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 148 [1/1] (1.82ns)   --->   "%store_ln105 = store i32 %select_ln16_1, i32 %state" [equalizer.cpp:105]   --->   Operation 148 'store' 'store_ln105' <Predicate = (!tmp_last_V_1)> <Delay = 1.82>
ST_24 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln105 = store i1 1, i1 %read_coefs" [equalizer.cpp:105]   --->   Operation 149 'store' 'store_ln105' <Predicate = (!tmp_last_V_1)> <Delay = 1.58>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln105 = br void %if.end66" [equalizer.cpp:105]   --->   Operation 150 'br' 'br_ln105' <Predicate = (!tmp_last_V_1)> <Delay = 0.00>

State 25 <SV = 2> <Delay = 3.01>
ST_25 : Operation 151 [1/1] (1.18ns)   --->   "%select_ln16 = select i1 %icmp_ln35, i32 16, i32 0" [equalizer.cpp:16]   --->   Operation 151 'select' 'select_ln16' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 152 [1/1] (1.58ns)   --->   "%br_ln105 = br i1 %tmp_last_V, void %sw.bb.if.end66_crit_edge, void %while.end" [equalizer.cpp:105]   --->   Operation 152 'br' 'br_ln105' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 153 [1/1] (1.82ns)   --->   "%store_ln105 = store i32 %select_ln16, i32 %state" [equalizer.cpp:105]   --->   Operation 153 'store' 'store_ln105' <Predicate = (!tmp_last_V)> <Delay = 1.82>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln105 = br void %if.end66" [equalizer.cpp:105]   --->   Operation 154 'br' 'br_ln105' <Predicate = (!tmp_last_V)> <Delay = 0.00>

State 26 <SV = 18> <Delay = 0.00>
ST_26 : Operation 155 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 155 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln112 = ret" [equalizer.cpp:112]   --->   Operation 156 'ret' 'ret_ln112' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ signal_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_out_data_V      (alloca           ) [ 001111111111111111111111110]
tmp_out_keep_V      (alloca           ) [ 001111111111111111111111110]
tmp_out_strb_V      (alloca           ) [ 001111111111111111111111110]
tmp_out_user_V      (alloca           ) [ 001111111111111111111111110]
tmp_out_id_V        (alloca           ) [ 001111111111111111111111110]
tmp_out_dest_V      (alloca           ) [ 001111111111111111111111110]
read_coefs          (alloca           ) [ 011111111111111111111111110]
state               (alloca           ) [ 011111111111111111111111110]
coefs_read          (read             ) [ 001111111111111111111111110]
accumulate_loc      (alloca           ) [ 001111111111111111111111110]
spectopmodule_ln3   (spectopmodule    ) [ 000000000000000000000000000]
specinterface_ln3   (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
trunc_ln            (partselect       ) [ 000000000000000000000000000]
sext_ln88           (sext             ) [ 000000000000000000000000000]
gmem_addr           (getelementptr    ) [ 001111111111111111111111110]
store_ln27          (store            ) [ 000000000000000000000000000]
store_ln27          (store            ) [ 000000000000000000000000000]
br_ln27             (br               ) [ 000000000000000000000000000]
tmp_out_data_V_1    (load             ) [ 001111111111111111111111110]
tmp_out_keep_V_1    (load             ) [ 001111111111111111111111110]
tmp_out_strb_V_1    (load             ) [ 001111111111111111111111110]
tmp_out_user_V_1    (load             ) [ 001111111111111111111111110]
tmp_out_id_V_1      (load             ) [ 001111111111111111111111110]
tmp_out_dest_V_1    (load             ) [ 001111111111111111111111110]
state_1             (load             ) [ 001111111111111111111111110]
specloopname_ln17   (specloopname     ) [ 000000000000000000000000000]
empty               (read             ) [ 000000000000000000000000000]
tmp_data_V          (extractvalue     ) [ 001111111111111111111111110]
tmp_keep_V          (extractvalue     ) [ 001111111111111111111111110]
tmp_strb_V          (extractvalue     ) [ 001111111111111111111111110]
tmp_user_V          (extractvalue     ) [ 001111111111111111111111110]
tmp_last_V          (extractvalue     ) [ 001111111111111111111111110]
tmp_id_V            (extractvalue     ) [ 001111111111111111111111110]
tmp_dest_V          (extractvalue     ) [ 001111111111111111111111110]
switch_ln31         (switch           ) [ 000000000000000000000000000]
read_coefs_load     (load             ) [ 001111111111111111111111110]
br_ln43             (br               ) [ 001111111111111111111111110]
icmp_ln35           (icmp             ) [ 000000000000000000000000010]
br_ln105            (br               ) [ 001111111111111111111111110]
call_ln0            (call             ) [ 000000000000000000000000000]
store_ln89          (store            ) [ 000000000000000000000000000]
gmem_load_1_req     (readreq          ) [ 000000000000000000000000000]
gmem_addr_read      (read             ) [ 000000000000111110000000000]
mul_ln88            (mul              ) [ 000000000000000001000000000]
accumulate_loc_load (load             ) [ 000000000000000000000000000]
accumulate          (add              ) [ 001000000000000000111111110]
write_ln304         (write            ) [ 000000000000000000000000000]
br_ln105            (br               ) [ 000000000000000000000000000]
store_ln105         (store            ) [ 000000000000000000000000000]
store_ln105         (store            ) [ 000000000000000000000000000]
store_ln105         (store            ) [ 000000000000000000000000000]
store_ln105         (store            ) [ 000000000000000000000000000]
store_ln105         (store            ) [ 000000000000000000000000000]
store_ln105         (store            ) [ 000000000000000000000000000]
store_ln105         (store            ) [ 000000000000000000000000000]
br_ln105            (br               ) [ 000000000000000000000000000]
br_ln27             (br               ) [ 000000000000000000000000000]
tmp_dest_V_1        (phi              ) [ 000111111111111111100000001]
tmp_id_V_1          (phi              ) [ 000111111111111111100000001]
tmp_user_V_1        (phi              ) [ 000111111111111111100000001]
tmp_strb_V_1        (phi              ) [ 000111111111111111100000001]
tmp_keep_V_1        (phi              ) [ 000111111111111111100000001]
tmp_data_V_5        (phi              ) [ 000111111111111111100000001]
call_ln0            (call             ) [ 000000000000000000000000000]
br_ln54             (br               ) [ 001111111111111111111111110]
j                   (phi              ) [ 000000000000000000001000000]
coef_scale          (phi              ) [ 001111111111111111101101110]
p_4_0_0_0132_phi    (phi              ) [ 001111111111111111101001110]
icmp_ln54           (icmp             ) [ 001111111111111111111111110]
empty_23            (speclooptripcount) [ 000000000000000000000000000]
add_ln54            (add              ) [ 001111111111111111111111110]
br_ln54             (br               ) [ 000000000000000000000000000]
empty_24            (wait             ) [ 000000000000000000000000000]
br_ln0              (br               ) [ 001111111111111111111111110]
call_ln283          (call             ) [ 000000000000000000000000000]
specloopname_ln14   (specloopname     ) [ 000000000000000000000000000]
empty_25            (wait             ) [ 000000000000000000000000000]
empty_26            (read             ) [ 000000000000000000000000000]
tmp_data_V_4        (extractvalue     ) [ 001111111111111111111111110]
tmp_last_V_2        (extractvalue     ) [ 001111111111111111111111110]
br_ln54             (br               ) [ 001111111111111111111111110]
tmp_data_V_2        (phi              ) [ 000000000000000000000001000]
icmp_ln71           (icmp             ) [ 000000000000000000000000100]
tmp_last_V_1        (phi              ) [ 001111111111111111111111110]
select_ln16_1       (select           ) [ 000000000000000000000000000]
br_ln105            (br               ) [ 001111111111111111111111110]
store_ln105         (store            ) [ 000000000000000000000000000]
store_ln105         (store            ) [ 000000000000000000000000000]
br_ln105            (br               ) [ 000000000000000000000000000]
select_ln16         (select           ) [ 000000000000000000000000000]
br_ln105            (br               ) [ 001111111111111111111111110]
store_ln105         (store            ) [ 000000000000000000000000000]
br_ln105            (br               ) [ 000000000000000000000000000]
write_ln304         (write            ) [ 000000000000000000000000000]
ret_ln112           (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coefs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="signal_shift_reg">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Coef_Clear_Loop"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_VITIS_LOOP_57_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_out_data_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_data_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_out_keep_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_keep_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_out_strb_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_strb_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_out_user_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_user_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_out_id_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_id_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_out_dest_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_dest_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="read_coefs_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_coefs/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="state_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="accumulate_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accumulate_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="coefs_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="44" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="0" index="3" bw="4" slack="0"/>
<pin id="179" dir="0" index="4" bw="1" slack="0"/>
<pin id="180" dir="0" index="5" bw="1" slack="0"/>
<pin id="181" dir="0" index="6" bw="1" slack="0"/>
<pin id="182" dir="0" index="7" bw="1" slack="0"/>
<pin id="183" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_26/22 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="3"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="gmem_addr_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="10"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="0" index="3" bw="4" slack="0"/>
<pin id="209" dir="0" index="4" bw="1" slack="0"/>
<pin id="210" dir="0" index="5" bw="1" slack="0"/>
<pin id="211" dir="0" index="6" bw="1" slack="0"/>
<pin id="212" dir="0" index="7" bw="1" slack="0"/>
<pin id="213" dir="0" index="8" bw="32" slack="0"/>
<pin id="214" dir="0" index="9" bw="4" slack="0"/>
<pin id="215" dir="0" index="10" bw="4" slack="0"/>
<pin id="216" dir="0" index="11" bw="1" slack="0"/>
<pin id="217" dir="0" index="12" bw="1" slack="0"/>
<pin id="218" dir="0" index="13" bw="1" slack="0"/>
<pin id="219" dir="0" index="14" bw="1" slack="0"/>
<pin id="220" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/17 write_ln304/18 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln89_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/4 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_dest_V_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_dest_V_1_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="4" bw="1" slack="16"/>
<pin id="246" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="248" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_dest_V_1/18 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_id_V_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_id_V_1_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="4" bw="1" slack="16"/>
<pin id="262" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="264" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_1/18 "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_user_V_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_user_V_1_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="4" bw="1" slack="16"/>
<pin id="278" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="280" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_1/18 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_strb_V_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="1"/>
<pin id="286" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_strb_V_1_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="4" bw="4" slack="16"/>
<pin id="294" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="296" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="8" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_strb_V_1/18 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_keep_V_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_keep_V_1_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="4" bw="4" slack="16"/>
<pin id="310" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="312" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="8" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_1/18 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_data_V_5_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_data_V_5_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="4" bw="32" slack="1"/>
<pin id="326" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_5/18 "/>
</bind>
</comp>

<comp id="332" class="1005" name="j_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="1"/>
<pin id="334" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="j_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/20 "/>
</bind>
</comp>

<comp id="343" class="1005" name="coef_scale_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coef_scale (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="coef_scale_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="32" slack="2"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="coef_scale/20 "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_4_0_0_0132_phi_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_4_0_0_0132_phi (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_4_0_0_0132_phi_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_4_0_0_0132_phi/20 "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_data_V_2_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="367" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_data_V_2_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="3"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="32" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_2/23 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_last_V_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="12"/>
<pin id="377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_last_V_1_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="4"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="1" slack="2"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_1/24 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="0" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="64" slack="1"/>
<pin id="390" dir="0" index="3" bw="32" slack="1"/>
<pin id="391" dir="0" index="4" bw="32" slack="0"/>
<pin id="392" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_equalizer_Pipeline_Coef_Clear_Loop_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="0" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="64" slack="1"/>
<pin id="400" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_equalizer_Pipeline_VITIS_LOOP_57_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="32" slack="0"/>
<pin id="407" dir="0" index="3" bw="4" slack="0"/>
<pin id="408" dir="0" index="4" bw="4" slack="0"/>
<pin id="409" dir="0" index="5" bw="1" slack="0"/>
<pin id="410" dir="0" index="6" bw="1" slack="0"/>
<pin id="411" dir="0" index="7" bw="1" slack="0"/>
<pin id="412" dir="0" index="8" bw="1" slack="0"/>
<pin id="413" dir="0" index="9" bw="32" slack="0"/>
<pin id="414" dir="0" index="10" bw="64" slack="3"/>
<pin id="415" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln283/20 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="44" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_4/22 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="44" slack="0"/>
<pin id="432" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_2/22 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="62" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="0"/>
<pin id="438" dir="0" index="3" bw="7" slack="0"/>
<pin id="439" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln88_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="62" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="gmem_addr_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln27_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln27_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_out_data_V_1_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_data_V_1/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_out_keep_V_1_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_keep_V_1/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_out_strb_V_1_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="1"/>
<pin id="472" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_strb_V_1/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_out_user_V_1_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_user_V_1/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_out_id_V_1_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_id_V_1/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_out_dest_V_1_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_dest_V_1/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="state_1_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_keep_V_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="44" slack="0"/>
<pin id="487" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_strb_V_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="44" slack="0"/>
<pin id="491" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_user_V_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="44" slack="0"/>
<pin id="495" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_id_V_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="44" slack="0"/>
<pin id="499" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_dest_V_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="44" slack="0"/>
<pin id="503" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="read_coefs_load_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_coefs_load/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln35_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="0" index="1" bw="32" slack="10"/>
<pin id="517" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln88/12 mul_ln85/10 mul_ln61/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="accumulate_loc_load_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="16"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulate_loc_load/17 "/>
</bind>
</comp>

<comp id="521" class="1004" name="accumulate_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulate/17 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln105_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="17"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/18 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln105_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="16"/>
<pin id="534" dir="0" index="1" bw="1" slack="17"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/18 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln105_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="16"/>
<pin id="538" dir="0" index="1" bw="1" slack="17"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/18 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln105_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="16"/>
<pin id="542" dir="0" index="1" bw="1" slack="17"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/18 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln105_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="16"/>
<pin id="546" dir="0" index="1" bw="4" slack="17"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/18 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln105_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="16"/>
<pin id="550" dir="0" index="1" bw="4" slack="17"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/18 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln105_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="0" index="1" bw="32" slack="17"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/18 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln54_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/20 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln54_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/20 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln71_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/23 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln16_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/24 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln105_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="5"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/24 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln105_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="5"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/24 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln16_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="0" index="2" bw="32" slack="0"/>
<pin id="595" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/25 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln105_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="2"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/25 "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_out_data_V_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_data_V "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_out_keep_V_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="1"/>
<pin id="611" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_out_strb_V_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="1"/>
<pin id="617" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_out_user_V_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_V "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_out_id_V_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_V "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_out_dest_V_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V "/>
</bind>
</comp>

<comp id="639" class="1005" name="read_coefs_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="read_coefs "/>
</bind>
</comp>

<comp id="646" class="1005" name="state_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state "/>
</bind>
</comp>

<comp id="655" class="1005" name="coefs_read_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="1"/>
<pin id="657" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coefs_read "/>
</bind>
</comp>

<comp id="662" class="1005" name="accumulate_loc_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate_loc "/>
</bind>
</comp>

<comp id="668" class="1005" name="gmem_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="3"/>
<pin id="670" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="state_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="16"/>
<pin id="694" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_data_V_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="2"/>
<pin id="698" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_keep_V_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="15"/>
<pin id="706" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp_strb_V_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="15"/>
<pin id="713" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_user_V_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="15"/>
<pin id="720" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_last_V_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_id_V_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="15"/>
<pin id="733" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_dest_V_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="15"/>
<pin id="740" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="748" class="1005" name="icmp_ln35_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="753" class="1005" name="gmem_addr_read_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="758" class="1005" name="mul_ln88_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln88 "/>
</bind>
</comp>

<comp id="763" class="1005" name="accumulate_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate "/>
</bind>
</comp>

<comp id="773" class="1005" name="add_ln54_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="2" slack="0"/>
<pin id="775" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_data_V_4_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_last_V_2_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="icmp_ln71_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="184"><net_src comp="92" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="197"><net_src comp="102" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="106" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="221"><net_src comp="108" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="204" pin=5"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="204" pin=6"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="204" pin=7"/></net>

<net id="229"><net_src comp="110" pin="0"/><net_sink comp="204" pin=12"/></net>

<net id="235"><net_src comp="104" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="236" pin="1"/><net_sink comp="204" pin=14"/></net>

<net id="250"><net_src comp="240" pin="8"/><net_sink comp="204" pin=14"/></net>

<net id="251"><net_src comp="240" pin="8"/><net_sink comp="236" pin=0"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="204" pin=13"/></net>

<net id="266"><net_src comp="256" pin="8"/><net_sink comp="204" pin=13"/></net>

<net id="267"><net_src comp="256" pin="8"/><net_sink comp="252" pin=0"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="204" pin=11"/></net>

<net id="282"><net_src comp="272" pin="8"/><net_sink comp="204" pin=11"/></net>

<net id="283"><net_src comp="272" pin="8"/><net_sink comp="268" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="204" pin=10"/></net>

<net id="298"><net_src comp="288" pin="8"/><net_sink comp="204" pin=10"/></net>

<net id="299"><net_src comp="288" pin="8"/><net_sink comp="284" pin=0"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="204" pin=9"/></net>

<net id="314"><net_src comp="304" pin="8"/><net_sink comp="204" pin=9"/></net>

<net id="315"><net_src comp="304" pin="8"/><net_sink comp="300" pin=0"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="204" pin=8"/></net>

<net id="330"><net_src comp="320" pin="8"/><net_sink comp="204" pin=8"/></net>

<net id="331"><net_src comp="320" pin="8"/><net_sink comp="316" pin=0"/></net>

<net id="335"><net_src comp="112" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="352"><net_src comp="346" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="356"><net_src comp="114" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="374"><net_src comp="343" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="384"><net_src comp="353" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="385"><net_src comp="378" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="393"><net_src comp="96" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="0" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="32" pin="0"/><net_sink comp="386" pin=4"/></net>

<net id="401"><net_src comp="98" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="0" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="416"><net_src comp="126" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="417"><net_src comp="0" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="418"><net_src comp="18" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="419"><net_src comp="20" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="420"><net_src comp="22" pin="0"/><net_sink comp="403" pin=4"/></net>

<net id="421"><net_src comp="24" pin="0"/><net_sink comp="403" pin=5"/></net>

<net id="422"><net_src comp="26" pin="0"/><net_sink comp="403" pin=6"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="403" pin=7"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="403" pin=8"/></net>

<net id="425"><net_src comp="346" pin="4"/><net_sink comp="403" pin=9"/></net>

<net id="429"><net_src comp="174" pin="8"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="174" pin="8"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="80" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="168" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="82" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="84" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="434" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="0" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="46" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="86" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="488"><net_src comp="174" pin="8"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="174" pin="8"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="174" pin="8"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="174" pin="8"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="174" pin="8"/><net_sink comp="501" pin=0"/></net>

<net id="512"><net_src comp="426" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="100" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="526"><net_src comp="521" pin="2"/><net_sink comp="204" pin=8"/></net>

<net id="531"><net_src comp="94" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="560"><net_src comp="336" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="116" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="336" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="122" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="368" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="130" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="94" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="580"><net_src comp="62" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="574" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="110" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="596"><net_src comp="62" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="46" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="591" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="132" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="612"><net_src comp="136" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="618"><net_src comp="140" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="624"><net_src comp="144" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="630"><net_src comp="148" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="636"><net_src comp="152" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="642"><net_src comp="156" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="649"><net_src comp="160" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="658"><net_src comp="168" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="403" pin=10"/></net>

<net id="665"><net_src comp="164" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="386" pin=3"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="671"><net_src comp="448" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="695"><net_src comp="482" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="426" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="707"><net_src comp="485" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="204" pin=9"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="304" pin=4"/></net>

<net id="714"><net_src comp="489" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="204" pin=10"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="721"><net_src comp="493" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="204" pin=11"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="728"><net_src comp="430" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="204" pin=12"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="734"><net_src comp="497" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="204" pin=13"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="741"><net_src comp="501" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="204" pin=14"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="240" pin=4"/></net>

<net id="751"><net_src comp="508" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="756"><net_src comp="199" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="761"><net_src comp="514" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="766"><net_src comp="521" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="204" pin=8"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="320" pin=4"/></net>

<net id="776"><net_src comp="562" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="781"><net_src comp="426" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="786"><net_src comp="430" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="791"><net_src comp="568" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="574" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 19 20 21 }
	Port: output_r_V_data_V | {18 26 }
	Port: output_r_V_keep_V | {18 26 }
	Port: output_r_V_strb_V | {18 26 }
	Port: output_r_V_user_V | {18 26 }
	Port: output_r_V_last_V | {18 26 }
	Port: output_r_V_id_V | {18 26 }
	Port: output_r_V_dest_V | {18 26 }
	Port: signal_shift_reg | {2 3 4 }
 - Input state : 
	Port: equalizer : gmem | {2 3 4 5 6 7 8 9 10 11 20 21 }
	Port: equalizer : coefs | {1 }
	Port: equalizer : input_r_V_data_V | {2 20 21 22 }
	Port: equalizer : input_r_V_keep_V | {2 20 21 22 }
	Port: equalizer : input_r_V_strb_V | {2 20 21 22 }
	Port: equalizer : input_r_V_user_V | {2 20 21 22 }
	Port: equalizer : input_r_V_last_V | {2 20 21 22 }
	Port: equalizer : input_r_V_id_V | {2 20 21 22 }
	Port: equalizer : input_r_V_dest_V | {2 20 21 22 }
	Port: equalizer : signal_shift_reg | {2 3 }
  - Chain level:
	State 1
		sext_ln88 : 1
		gmem_addr : 2
		store_ln27 : 1
		store_ln27 : 1
	State 2
		switch_ln31 : 1
		br_ln43 : 1
		icmp_ln35 : 1
		br_ln105 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		accumulate : 1
		write_ln304 : 2
	State 18
		tmp_dest_V_1 : 1
		tmp_id_V_1 : 1
		tmp_user_V_1 : 1
		tmp_strb_V_1 : 1
		tmp_keep_V_1 : 1
		tmp_data_V_5 : 1
		write_ln304 : 2
	State 19
	State 20
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		call_ln283 : 1
	State 21
	State 22
	State 23
		icmp_ln71 : 1
	State 24
		br_ln105 : 1
		store_ln105 : 1
	State 25
		store_ln105 : 1
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          | grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_386 |    3    |  1.588  |   404   |   144   |
|   call   |    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_396    |    0    |  1.588  |    41   |    86   |
|          |    grp_equalizer_Pipeline_VITIS_LOOP_57_1_fu_403    |    3    |  1.7073 |   415   |   135   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    mul   |                      grp_fu_514                     |    3    |    0    |   215   |    1    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  select  |                 select_ln16_1_fu_574                |    0    |    0    |    0    |    32   |
|          |                  select_ln16_fu_591                 |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    add   |                  accumulate_fu_521                  |    0    |    0    |    0    |    39   |
|          |                   add_ln54_fu_562                   |    0    |    0    |    0    |    10   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                   icmp_ln35_fu_508                  |    0    |    0    |    0    |    18   |
|   icmp   |                   icmp_ln54_fu_556                  |    0    |    0    |    0    |    8    |
|          |                   icmp_ln71_fu_568                  |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                coefs_read_read_fu_168               |    0    |    0    |    0    |    0    |
|   read   |                   grp_read_fu_174                   |    0    |    0    |    0    |    0    |
|          |              gmem_addr_read_read_fu_199             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  readreq |                  grp_readreq_fu_192                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   write  |                   grp_write_fu_204                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                      grp_fu_426                     |    0    |    0    |    0    |    0    |
|          |                      grp_fu_430                     |    0    |    0    |    0    |    0    |
|          |                  tmp_keep_V_fu_485                  |    0    |    0    |    0    |    0    |
|extractvalue|                  tmp_strb_V_fu_489                  |    0    |    0    |    0    |    0    |
|          |                  tmp_user_V_fu_493                  |    0    |    0    |    0    |    0    |
|          |                   tmp_id_V_fu_497                   |    0    |    0    |    0    |    0    |
|          |                  tmp_dest_V_fu_501                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|partselect|                   trunc_ln_fu_434                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   sext   |                   sext_ln88_fu_444                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    9    |  4.8833 |   1075  |   523   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|signal_shift_reg|    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| accumulate_loc_reg_662 |   32   |
|   accumulate_reg_763   |   32   |
|    add_ln54_reg_773    |    2   |
|   coef_scale_reg_343   |   32   |
|   coefs_read_reg_655   |   64   |
| gmem_addr_read_reg_753 |   32   |
|    gmem_addr_reg_668   |   32   |
|    icmp_ln35_reg_748   |    1   |
|    icmp_ln71_reg_788   |    1   |
|        j_reg_332       |    2   |
|    mul_ln88_reg_758    |   32   |
|p_4_0_0_0132_phi_reg_353|    1   |
|   read_coefs_reg_639   |    1   |
|     state_1_reg_692    |   32   |
|      state_reg_646     |   32   |
|  tmp_data_V_2_reg_365  |   32   |
|  tmp_data_V_4_reg_778  |   32   |
|  tmp_data_V_5_reg_316  |   32   |
|   tmp_data_V_reg_696   |   32   |
|  tmp_dest_V_1_reg_236  |    1   |
|   tmp_dest_V_reg_738   |    1   |
|   tmp_id_V_1_reg_252   |    1   |
|    tmp_id_V_reg_731    |    1   |
|  tmp_keep_V_1_reg_300  |    4   |
|   tmp_keep_V_reg_704   |    4   |
|  tmp_last_V_1_reg_375  |    1   |
|  tmp_last_V_2_reg_783  |    1   |
|   tmp_last_V_reg_725   |    1   |
| tmp_out_data_V_reg_603 |   32   |
| tmp_out_dest_V_reg_633 |    1   |
|  tmp_out_id_V_reg_627  |    1   |
| tmp_out_keep_V_reg_609 |    4   |
| tmp_out_strb_V_reg_615 |    4   |
| tmp_out_user_V_reg_621 |    1   |
|  tmp_strb_V_1_reg_284  |    4   |
|   tmp_strb_V_reg_711   |    4   |
|  tmp_user_V_1_reg_268  |    1   |
|   tmp_user_V_reg_718   |    1   |
+------------------------+--------+
|          Total         |   524  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_204     |  p8  |   4  |  32  |   128  ||    20   |
|     grp_write_fu_204     |  p9  |   3  |   4  |   12   ||    14   |
|     grp_write_fu_204     |  p10 |   3  |   4  |   12   ||    14   |
|     grp_write_fu_204     |  p11 |   3  |   1  |    3   ||    14   |
|     grp_write_fu_204     |  p12 |   2  |   1  |    2   ||    9    |
|     grp_write_fu_204     |  p13 |   3  |   1  |    3   ||    14   |
|     grp_write_fu_204     |  p14 |   3  |   1  |    3   ||    14   |
| p_4_0_0_0132_phi_reg_353 |  p0  |   2  |   1  |    2   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   165  || 13.5391 ||   108   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    4   |  1075  |   523  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |   524  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   18   |  1599  |   631  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
