# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/ControlUnit.v" \
"../../../../20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DataPath.v" \
"../../../../20240528_DedicatedProcessor_0_9_counter.srcs/sources_1/new/DedicatedProcessor.v" \
"../../../../20240528_DedicatedProcessor_0_9_counter.srcs/sim_1/new/tb_DedicatedProcessor.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
