============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Feb 14 2025  07:01:30 pm
  Module:                 top_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHD110420 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                      Type          Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                   launch                                          0 R 
                              latency                             +1000    1000 R 
logic_top_inst
  u_ALU
    counter_reg[0]/CP                                         200          1000 R 
    counter_reg[0]/QN         HS65_LL_SDFPRQNX9       2  5.0   19  +165    1165 F 
    g209/A                                                           +0    1165   
    g209/Z                    HS65_LL_IVX9            7 16.4   48   +35    1200 R 
    g178/S0                                                          +0    1200   
    g178/Z                    HS65_LL_MUX21X4        17 49.4  265  +204    1405 R 
    drc_buf_sp771/A                                                  +0    1405   
    drc_buf_sp771/Z           HS65_LL_BFX9           16 47.4  128  +164    1568 R 
    csa_tree_add_70_33_groupi/in_0[2] 
      g1006/A                                                        +0    1568   
      g1006/Z                 HS65_LL_AND2X4          1  2.4   24   +78    1647 R 
      g998/B0                                                        +0    1647   
      g998/S0                 HS65_LL_HA1X4           1  3.7   26   +85    1732 F 
      g986/CI                                                        +0    1732   
      g986/S0                 HS65_LL_FA1X4           1  4.7   36  +127    1858 R 
      g974/A0                                                        +0    1858   
      g974/CO                 HS65_LL_FA1X4           1  3.7   31   +72    1931 R 
      g969/CI                                                        +0    1931   
      g969/CO                 HS65_LL_FA1X4           2  6.3   42   +74    2005 R 
      g968/P                                                         +0    2005   
      g968/Z                  HS65_LL_PAOI2X1         1  3.7   56   +48    2053 F 
      g966/CI                                                        +0    2053   
      g966/CO                 HS65_LL_FA1X4           1  3.7   33   +95    2148 F 
      g964/CI                                                        +0    2148   
      g964/CO                 HS65_LL_FA1X4           1  3.7   33   +85    2232 F 
      g962/CI                                                        +0    2232   
      g962/CO                 HS65_LL_FA1X4           1  3.7   33   +84    2317 F 
      g960/CI                                                        +0    2317   
      g960/CO                 HS65_LL_FA1X4           1  3.7   33   +84    2401 F 
      g958/CI                                                        +0    2401   
      g958/CO                 HS65_LL_FA1X4           1  3.1   31   +82    2483 F 
      g957/A                                                         +0    2483   
      g957/Z                  HS65_LL_CNIVX7          1  3.7   19   +19    2502 R 
      g955/CI                                                        +0    2502   
      g955/CO                 HS65_LL_FA1X4           1  3.7   31   +60    2563 R 
      g954/CI                                                        +0    2563   
      g954/CO                 HS65_LL_FA1X4           1  2.4   25   +61    2624 R 
      g953/B0                                                        +0    2624   
      g953/CO                 HS65_LL_HA1X4           1  2.4   25   +55    2678 R 
      g952/B0                                                        +0    2678   
      g952/CO                 HS65_LL_HA1X4           1  2.4   25   +54    2733 R 
      g951/B0                                                        +0    2733   
      g951/CO                 HS65_LL_HA1X4           1  2.4   25   +54    2788 R 
      g950/B0                                                        +0    2788   
      g950/CO                 HS65_LL_HA1X4           1  2.4   25   +54    2842 R 
      g949/B0                                                        +0    2842   
      g949/CO                 HS65_LL_HA1X4           1  4.4   34   +61    2903 R 
      g948/B                                                         +0    2903   
      g948/Z                  HS65_LLS_XOR2X6         1  1.8   22   +53    2955 F 
    csa_tree_add_70_33_groupi/out_0[17] 
    g678/A                                                           +0    2955   
    g678/Z                    HS65_LL_AND2X4          2  4.1   23   +45    3000 F 
  u_ALU/MU2[17] 
  u_wb/MU2[17] 
    result_reg[0][17]/TI <<<  HS65_LL_SDFPRQX9                       +0    3000   
    result_reg[0][17]/CP      setup                           200   +88    3088 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                     10000 R 
                              latency                             +1000   11000 R 
                              uncertainty                          -500   10500 R 
----------------------------------------------------------------------------------
Timing slack :    7412ps 
Start-point  : logic_top_inst/u_ALU/counter_reg[0]/CP
End-point    : logic_top_inst/u_wb/result_reg[0][17]/TI
