IP Name		:stap
Design name	:stap
Instance name	:top.stap_top_inst
DC_VERSION	:G-2012.06-SP5-3
LIBRARY_NAME	:d04
LIBRARY_VOLTAGE	:0.75
VT_TYPE		:ln
Clock file	:
Constraint file	:$IP_ROOT/tools/syn/CNPLP/stap/scripts/clock_uncertainty.tcl;$IP_ROOT/tools/syn/CNPLP/stap/scripts/stap_clocks.tcl;$IP_ROOT/tools/syn/CNPLP/stap/scripts/stap_internal_exceptions.tcl;$IP_ROOT/tools/syn/CNPLP/stap/scripts/stap_io_constraints.tcl

Scripts	:

++RTL_list
#include files
# INFO: Below lines are added from stap.custom.comm
#PRE INCLUDE FILES
$IP_ROOT/source/rtl/include/STAP_dsp_localparam_values_include.vh
$IP_ROOT/source/rtl/include/STAP_dsp_param_overide_include.vh
$IP_ROOT/source/rtl/include/assertions/stap_bscan_include.sv
$IP_ROOT/source/rtl/include/assertions/stap_data_reg_include.sv
$IP_ROOT/source/rtl/include/assertions/stap_drreg_include.sv
$IP_ROOT/source/rtl/include/assertions/stap_fsm_include.sv
$IP_ROOT/source/rtl/include/assertions/stap_include.sv
$IP_ROOT/source/rtl/include/assertions/stap_irreg_include.sv
$IP_ROOT/source/rtl/include/stap_defines_include.inc
$IP_ROOT/source/rtl/include/stap_params_include.inc
$IP_ROOT/subIP/DfxSecurePlugin/source/rtl/include/assertions/stap_dfxsecure_include.sv
$IP_ROOT/subIP/DfxSecurePlugin/source/rtl/include/stap_dfxsecure_defines_include.inc
$IP_ROOT/subIP/DfxSecurePlugin/source/rtl/include/stap_dfxsecure_params_include.vh
#module files
#PRE VERILOG FILES
# VERILOG FILE
$IP_ROOT/source/rtl/stap/stap.sv
$IP_ROOT/source/rtl/stap/stap_fsm.sv
$IP_ROOT/source/rtl/stap/stap_irreg.sv
$IP_ROOT/source/rtl/stap/stap_irdecoder.sv
$IP_ROOT/source/rtl/stap/stap_decoder.sv
$IP_ROOT/source/rtl/stap/stap_drreg.sv
$IP_ROOT/source/rtl/stap/stap_data_reg.sv
$IP_ROOT/source/rtl/stap/stap_remote_data_reg.sv
$IP_ROOT/source/rtl/stap/stap_tdomux.sv
$IP_ROOT/source/rtl/stap/stap_glue.sv
$IP_ROOT/subIP/DfxSecurePlugin/source/rtl/dfxsecure_plugin/stap_dfxsecure_plugin.sv
$IP_ROOT/source/rtl/stap/stap_tapnw.sv
$IP_ROOT/source/rtl/stap/stap_wtapnw.sv
$IP_ROOT/source/rtl/stap/stap_bscan.sv
$GLOBAL_CTECH_VER/source/p1273/d04/ln/ctech_lib_clk_buf.v
$GLOBAL_CTECH_VER/source/p1273/d04/ln/ctech_lib_and2.v
$GLOBAL_CTECH_VER/source/p1273/d04/ln/ctech_lib_mux_2to1.v
$GLOBAL_CTECH_VER/source/p1273/d04/ln/ctech_lib_clk_gate_te.v
$GLOBAL_CTECH_VER/source/p1273/d04/ln/ctech_lib_clk_mux_2to1.v
#PRE VHDL FILES
# VHDL FILE
#DEFAULT APPEND FILES
# need to set ../ as $IP_ROOT is refers to pwa directory
$IP_ROOT/source/rtl/common/1273/soc_clocks.sv
$IP_ROOT/source/rtl/common/1273/soc_macros.sv
