INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/RiscvSingleCyle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiscvSingleCyle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sim_1/new/TestSingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestSingleCycle
