Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jan 30 18:19:44 2023
| Host         : adx-pc running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file bae_io_top_control_sets_placed.rpt
| Design       : bae_io_top
| Device       : xcvm1802
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   117 |
|    Minimum number of control sets                        |   117 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   117 |
| >= 0 to < 4        |    49 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     0 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             577 |          130 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |             314 |           69 |
| Yes          | No                    | No                     |             326 |           70 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1410 |          266 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                  Clock Signal                                  |                                                                            Enable Signal                                                                            |                                                                          Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                     |                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                     |                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                     |                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                     |                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                     |                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                     |                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                     |                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/tc_axis_mu0/inst/mu_en[1]                                                                                                                         |                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mu0_0/inst/mu_en[8]                                                                                                                          |                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                     |                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                     |                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                     |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu3/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                             | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/tc_axis_mu0/inst/en                                                                                                                               | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/mu_en[6]                                                                                                     |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu1/inst/mu_en[2]                                                                                                                         |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/mu_en[5]                                                                                                     |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                     |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu2/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                             | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/mu_en[4]                                                                                                     |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                     |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                     |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu1/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                             | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/tc_axis_mu0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                             | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu0/inst/mu_en[2]                                                                                                                         |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/mu_en[7]                                                                                                     |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/shift_cnt[1]_i_2__0_n_0  | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/shift_cnt[1]_i_1__0_n_0 |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr                                                            | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/bid_i                                                                 | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/FSM_sequential_wr_state[1]_i_1_n_0                                    | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mu0_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                              | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/p_1_in                   | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                2 |              2 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                             | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/read_en_i_1_n_0                                                                                                     |                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/state_m_axis_tdata[1]_i_1_n_0                                                                                                  | axis_ila_0_i/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                        |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_4/snct_cmp_ce                                                                                                           | axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp[9]_i_1_n_0                                                                                                         |                2 |              2 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu3/inst/mu_en[2]                                                                                                                         |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_6/FSM_sequential_state[1]_i_1__0_n_0                                                                                    | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/aresetn_out                                                                                                        |                2 |              2 |         1.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mem/inst/p_0_in                                                                                                                              |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu2/inst/mu_en[2]                                                                                                                         |                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu3/inst/en                                                                                                                               | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              3 |         3.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu1/inst/en                                                                                                                               | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              3 |         3.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/FSM_onehot_state_rd_wr[2]_i_1_n_0                                                                                   | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                     |                1 |              3 |         3.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu0/inst/en                                                                                                                               | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              3 |         3.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/FSM_onehot_next_state[2]_i_1_n_0                                                                                               | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                     |                2 |              3 |         1.50 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/cc_axis_mu2/inst/en                                                                                                                               | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                1 |              3 |         3.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/FSM_sequential_mst_exec_state[2]_i_1_n_0                                                                                       | axis_ila_0_i/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                        |                2 |              3 |         1.50 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/state_shift              | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                2 |              3 |         1.50 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_state[2]_i_1_n_0                                                   | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                2 |              3 |         1.50 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_8/FSM_onehot_state[3]_i_1__0_n_0                                                                                        | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/aresetn_out                                                                                                        |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/cnt_burst_len[9]_i_1_n_0                                                                                            |                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/FSM_sequential_pack_exec_state[3]_i_1_n_0                                                                                      | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                     |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                     | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                  |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[3]_i_1_n_0                                                 | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                3 |              4 |         1.33 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/cnt_burst_len[9]_i_1_n_0                                                                                            | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/cnt_burst_len[5]_i_1_n_0                                                                                           |                1 |              6 |         6.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                    | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                      |                1 |              6 |         6.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                     | axis_ila_0_i/inst/axis_ila_intf/inst/read_addr_reset_o                                                                                                             |                2 |              6 |         3.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                     | axis_ila_0_i/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                        |                3 |              7 |         2.33 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/config_fsm_addr_reg                                                                                                            | axis_ila_0_i/inst/axis_ila_intf/inst/config_fsm_addr_reg0                                                                                                          |                1 |              7 |         7.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arlen_i[7]_i_2_n_0                                                    | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arlen_i[7]_i_1_n_0                                                   |                1 |              8 |         8.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_clk_status/sel                                                                                                               | axis_ila_0_i/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/SR[0]                                                                                       |                2 |              9 |         4.50 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_last_cnt[8]_i_1_n_0                                                | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                3 |              9 |         3.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mu0_0/inst/en                                                                                                                                | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                2 |              9 |         4.50 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/sel                                                                   | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                2 |             10 |         5.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                     | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                     |                5 |             10 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_4/E[0]                                                                                                                  | axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_4/SR[0]                                                                                                                |                2 |             10 |         5.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/mem_addr[9]_i_1_n_0                                                                                                 |                                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_addr_sig[9]_i_1_n_0                                                                                                       |                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/read_data_wrd_cnt0                                                                                                  | axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/read_data_wrd_cnt[9]_i_1_n_0                                                                                       |                4 |             10 |         2.50 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                     | axis_ila_0_i/inst/axis_ila_intf/inst/max_depth_flag                                                                                                                |                2 |             10 |         5.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_6/E[0]                                                                                                                  | axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_4/full_data_iclk_reg_reg[110][0]                                                                                       |                2 |             10 |         5.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_cap_ctrl/inst/U_CASE_6/wcnt_hcmp_q_reg_0[0]                                                                                                  | axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp[9]_i_1_n_0                                                                                                         |                2 |             10 |         5.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0                                                                                                         |                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/read_addr0                                                                                                          |                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arlen_i                                                               | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                5 |             11 |         2.20 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr[11]_i_1_n_0                                                |                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[11]_i_1_n_0                                           | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                4 |             12 |         3.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/byte_count[13]_i_1_n_0   | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                4 |             12 |         3.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/tx_valid_cnt[12]_i_1_n_0 | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                4 |             13 |         3.25 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[10]_i_1_n_0                                                 | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                6 |             13 |         2.17 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_2_n_0                                                                                                     | axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_1_n_0                                                                                                    |                3 |             13 |         4.33 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arsize_bit_i0                                                         | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |                5 |             16 |         3.20 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/tvalid_timeout_cnt[15]_i_2_n_0                                            | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/SR[0]                   |                3 |             16 |         5.33 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_1_n_0                                                                                               | axis_ila_0_i/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                        |                4 |             16 |         4.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                     | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_tx_ch_sel_inst/SR[0]                                            |                3 |             16 |         5.33 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/opcode0                                                                                                                        |                                                                                                                                                                    |                5 |             18 |         3.60 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/p_1_in__0                                                                                                                      | axis_ila_0_i/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                        |                7 |             20 |         2.86 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                     | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/aresetn_out                                                                                                        |                7 |             26 |         3.71 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/shift_cnt_reg[0]_0[3]    | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |               16 |             32 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/config_fsm_data_reg                                                                                                            | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                     |                8 |             32 |         4.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/stream_data_out[31]_i_1_n_0                                                                                                    | axis_ila_0_i/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                        |               14 |             32 |         2.29 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/shift_cnt_reg[0]_0[0]    | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |               16 |             32 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/shift_cnt_reg[0]_0[1]    | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |               16 |             32 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/data_int0                                                                                                                      | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                     |                7 |             32 |         4.57 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[127]_i_2_n_0                                                                               | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[127]_i_1_n_0                                                                              |                6 |             32 |         5.33 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[159]_i_2_n_0                                                                               | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[159]_i_1_n_0                                                                              |                4 |             32 |         8.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_2_n_0                                                                               | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_1_n_0                                                                              |                4 |             32 |         8.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[191]_i_2_n_0                                                                               | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[191]_i_1_n_0                                                                              |                5 |             32 |         6.40 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/shift_cnt_reg[0]_0[2]    | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |               16 |             32 |         2.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[255]_i_2_n_0                                                                               | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[255]_i_1_n_0                                                                              |                4 |             32 |         8.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[287]_i_2_n_0                                                                               | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[287]_i_1_n_0                                                                              |                2 |             32 |        16.00 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[319]_i_2_n_0                                                                               | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[319]_i_1_n_0                                                                              |                6 |             32 |         5.33 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[31]_i_2_n_0                                                                                | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[31]_i_1_n_0                                                                               |                6 |             32 |         5.33 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[63]_i_2_n_0                                                                                | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[63]_i_1_n_0                                                                               |               11 |             32 |         2.91 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[95]_i_2_n_0                                                                                | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[95]_i_1_n_0                                                                               |               20 |             32 |         1.60 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/rd_tdata[31]_i_1_n_0                                                                                                           | axis_ila_0_i/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                        |               21 |             32 |         1.52 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/en_complete_data.data_o[31]_i_1_n_0                                                                                 |                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/p_0_in                                                                 |                                                                                                                                                                    |               16 |             35 |         2.19 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_en                                                         |                                                                                                                                                                    |               14 |             35 |         2.50 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/cfg_data[0]_i_1_n_0                                                                                                            | axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                     |                8 |             37 |         4.62 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                     | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |               33 |             71 |         2.15 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_ctrl_reg                                                         | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |               62 |            128 |         2.06 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rx_ch_en                                                              | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                            |               63 |            128 |         2.03 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0                                                  |                                                                                                                                                                    |               15 |            144 |         9.60 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                     | axis_ila_0_i/inst/axis_ila_intf/inst/reg_trigger_bit0                                                                                                              |               13 |            166 |        12.77 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_0[13]_i_1_n_0                                                                                          | axis_ila_0_i/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                        |               34 |            226 |         6.65 |
|  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                     |                                                                                                                                                                    |              131 |            580 |         4.43 |
+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


