hierarchy -simcheck
synth -top top
write_verilog synth.v
