/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_pau_b.H $        */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_pau_b_H_
#define __p10_scom_pau_b_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace pau
{
#endif


static const uint64_t AME_AME2_MISC_CERR_RPT_MASK = 0x10010be9ull;

static const uint32_t AME_AME2_MISC_CERR_RPT_MASK_CONFIG_CERR_RPT_MASK = 47;
static const uint32_t AME_AME2_MISC_CERR_RPT_MASK_CONFIG_CERR_RPT_MASK_LEN = 17;
// pau/reg00015.H

static const uint64_t AME_AME2_MISC_ECC_CONFIG = 0x10010be2ull;

static const uint32_t AME_AME2_MISC_ECC_CONFIG_ERAT_RA_COREN = 0;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_ERAT_RA_ERRINJ = 1;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_ERAT_RA_ERRINJ_LEN = 8;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_ERAT_PE_COREN = 9;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_ERAT_PE_ERRINJ = 10;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_ERAT_PE_ERRINJ_LEN = 2;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_MRQ_XCT_COREN = 12;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_MRQ_XCT_ERRINJ = 13;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_MRQ_XCT_ERRINJ_LEN = 4;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL0_WB_COREN = 17;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL0_WB_ERRINJ = 18;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL0_WB_ERRINJ_LEN = 16;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL0_CBA_COREN = 34;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL0_CBA_ERRINJ = 35;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL0_CBA_ERRINJ_LEN = 2;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL0_PCT_COREN = 37;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL0_PCT_ERRINJ = 38;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL0_PCT_ERRINJ_LEN = 2;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL1_WB_COREN = 40;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL1_WB_ERRINJ = 41;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL1_WB_ERRINJ_LEN = 16;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL1_CBA_COREN = 57;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL1_CBA_ERRINJ = 58;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL1_CBA_ERRINJ_LEN = 2;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL1_PCT_COREN = 60;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL1_PCT_ERRINJ = 61;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_CL1_PCT_ERRINJ_LEN = 2;
static const uint32_t AME_AME2_MISC_ECC_CONFIG_ECC_SPARE = 63;
// pau/reg00015.H

static const uint64_t AME_ATL_MISC_INHIBIT_CONFIG = 0x10010bfeull;

static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_LFREQ0 = 0;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_LFREQ0_LEN = 4;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_RESERVED0 = 4;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_RESERVED0_LEN = 2;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_TFREQ0 = 6;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_TFREQ0_LEN = 6;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_PFREQ0 = 12;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_PFREQ0_LEN = 2;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_BLOCKY0 = 14;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_ONESHOT0 = 15;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_DEST0 = 16;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_DEST0_LEN = 8;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_LFREQ1 = 24;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_LFREQ1_LEN = 4;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_RESERVED1 = 28;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_RESERVED1_LEN = 2;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_TFREQ1 = 30;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_TFREQ1_LEN = 6;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_PFREQ1 = 36;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_PFREQ1_LEN = 2;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_BLOCKY1 = 38;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_ONESHOT1 = 39;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_DEST1 = 40;
static const uint32_t AME_ATL_MISC_INHIBIT_CONFIG_DEST1_LEN = 8;
// pau/reg00015.H

static const uint64_t AME_ATL_MISC_SCRATCH0 = 0x10010bf7ull;

static const uint32_t AME_ATL_MISC_SCRATCH0_SCRATCH0_RESERVED = 0;
static const uint32_t AME_ATL_MISC_SCRATCH0_SCRATCH0_RESERVED_LEN = 64;
// pau/reg00015.H

static const uint64_t ATS_REG_PAU_AT_PMU_CNT = 0x10010ab1ull;

static const uint32_t ATS_REG_PAU_AT_PMU_CNT_0 = 0;
static const uint32_t ATS_REG_PAU_AT_PMU_CNT_0_LEN = 16;
static const uint32_t ATS_REG_PAU_AT_PMU_CNT_1 = 16;
static const uint32_t ATS_REG_PAU_AT_PMU_CNT_1_LEN = 16;
static const uint32_t ATS_REG_PAU_AT_PMU_CNT_2 = 32;
static const uint32_t ATS_REG_PAU_AT_PMU_CNT_2_LEN = 16;
static const uint32_t ATS_REG_PAU_AT_PMU_CNT_3 = 48;
static const uint32_t ATS_REG_PAU_AT_PMU_CNT_3_LEN = 16;
// pau/reg00015.H

static const uint64_t CS_CTL_MISC_BDF2PE_7_CONFIG = 0x100109b7ull;

static const uint32_t CS_CTL_MISC_BDF2PE_7_CONFIG_ENABLE = 0;
static const uint32_t CS_CTL_MISC_BDF2PE_7_CONFIG_RESERVED = 1;
static const uint32_t CS_CTL_MISC_BDF2PE_7_CONFIG_RESERVED_LEN = 3;
static const uint32_t CS_CTL_MISC_BDF2PE_7_CONFIG_PE = 4;
static const uint32_t CS_CTL_MISC_BDF2PE_7_CONFIG_PE_LEN = 4;
static const uint32_t CS_CTL_MISC_BDF2PE_7_CONFIG_BDF = 8;
static const uint32_t CS_CTL_MISC_BDF2PE_7_CONFIG_BDF_LEN = 16;
// pau/reg00015.H

static const uint64_t CS_CTL_MISC_FENCE_CONTROL4 = 0x100109a5ull;

static const uint32_t CS_CTL_MISC_FENCE_CONTROL4_4_REQUEST_FENCE = 0;
static const uint32_t CS_CTL_MISC_FENCE_CONTROL4_4_REQUEST_FENCE_LEN = 2;
static const uint32_t CS_CTL_MISC_FENCE_CONTROL4__CONTROL4_RESERVED = 2;
static const uint32_t CS_CTL_MISC_FENCE_CONTROL4__CONTROL4_RESERVED_LEN = 2;
// pau/reg00015.H

static const uint64_t CS_SM0_DIR_MISC_CONFIG0 = 0x10010828ull;

static const uint32_t CS_SM0_DIR_MISC_CONFIG0__HOST_TAG_SIZE = 0;
static const uint32_t CS_SM0_DIR_MISC_CONFIG0__HOST_TAG_SIZE_LEN = 4;
static const uint32_t CS_SM0_DIR_MISC_CONFIG0_0_RESERVED = 4;
static const uint32_t CS_SM0_DIR_MISC_CONFIG0_0_RESERVED_LEN = 59;
static const uint32_t CS_SM0_DIR_MISC_CONFIG0__DEBUG0_ACT = 63;
// pau/reg00015.H

static const uint64_t CS_SM0_MCP_MISC_DEBUG4_CONFIG = 0x1001081dull;

static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE9 = 0;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE9_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE10 = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE10_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE11 = 14;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE11_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE12 = 21;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE12_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE13 = 28;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE13_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE14 = 35;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE14_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE15 = 42;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_BYTE15_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_RESERVED1 = 49;
static const uint32_t CS_SM0_MCP_MISC_DEBUG4_CONFIG_RESERVED1_LEN = 3;
// pau/reg00015.H

static const uint64_t CS_SM0_MCP_MISC_XTIMER_CONFIG = 0x10010803ull;

static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_POCKET_LONG_RATE1 = 0;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_POCKET_LONG_RATE1_LEN = 2;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_POCKET_LONG_RATE2 = 2;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_POCKET_LONG_RATE2_LEN = 6;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_POCKET_SHORT_RATE2 = 8;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_POCKET_SHORT_RATE2_LEN = 6;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_FWD_PROG_RATE2 = 14;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_FWD_PROG_RATE2_LEN = 6;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_XTIMER_RESERVED1 = 20;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_XTIMER_RESERVED1_LEN = 6;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_INH0_TICK = 26;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_INH0_TICK_LEN = 6;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_INH1_TICK = 32;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_INH1_TICK_LEN = 6;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_NV_RESP_RATE1 = 38;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_NV_RESP_RATE1_LEN = 2;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_NV_RESP_RATE2 = 40;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_NV_RESP_RATE2_LEN = 6;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_POCKET_SHORT_RATE1 = 46;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_POCKET_SHORT_RATE1_LEN = 2;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_SCAN_WAIT_RATE = 48;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_SCAN_WAIT_RATE_LEN = 6;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_EPOCH_RATE = 54;
static const uint32_t CS_SM0_MCP_MISC_XTIMER_CONFIG_EPOCH_RATE_LEN = 6;
// pau/reg00015.H

static const uint64_t CS_SM0_SNP_MISC_CERR_MESSAGE0 = 0x10010850ull;

static const uint32_t CS_SM0_SNP_MISC_CERR_MESSAGE0_CERR_MESSAGE_BITS0 = 0;
static const uint32_t CS_SM0_SNP_MISC_CERR_MESSAGE0_CERR_MESSAGE_BITS0_LEN = 64;
// pau/reg00015.H

static const uint64_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7 = 0x10010845ull;

static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_TAG = 0;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_TAG_LEN = 14;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_TAGMASK = 14;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_TAGMASK_LEN = 14;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_MASK_PAU = 28;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_MASK_PCIE = 29;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_MASK_L2L3 = 30;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_RESERVED1 = 31;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_RDSTART = 32;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_RDSTART_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_RDEND = 40;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_RDEND_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_WRSTART = 48;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_WRSTART_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_WREND = 56;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC7_WREND_LEN = 8;
// pau/reg00015.H

static const uint64_t CS_SM0_SNP_MISC_PAUMMIO_BAR = 0x1001083cull;

static const uint32_t CS_SM0_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_ENABLE = 0;
static const uint32_t CS_SM0_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_SECURE_A12 = 1;
static const uint32_t CS_SM0_SNP_MISC_PAUMMIO_BAR_PAUMMIO_RESERVED1 = 2;
static const uint32_t CS_SM0_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_ADDR = 3;
static const uint32_t CS_SM0_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_ADDR_LEN = 25;
static const uint32_t CS_SM0_SNP_MISC_PAUMMIO_BAR_PAUMMIO_RESERVED2 = 28;
static const uint32_t CS_SM0_SNP_MISC_PAUMMIO_BAR_PAUMMIO_RESERVED2_LEN = 3;
static const uint32_t CS_SM0_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_POISON = 31;
// pau/reg00015.H

static const uint64_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG = 0x10010858ull;

static const uint32_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG_ALLOC_CLASS = 0;
static const uint32_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG_ALLOC_CLASS_LEN = 5;
static const uint32_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG_TTYPE = 5;
static const uint32_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG_TTYPE_LEN = 12;
static const uint32_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG_TSIZE = 17;
static const uint32_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG_TSIZE_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG_NVBE = 25;
static const uint32_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG_UT = 26;
static const uint32_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG_ATYPE = 27;
static const uint32_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG_ATYPE_LEN = 7;
static const uint32_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG_ALLOC = 34;
static const uint32_t CS_SM0_SNP_MISC_PERF_MASK_CONFIG_ALLOC_LEN = 6;
// pau/reg00015.H

static const uint64_t CS_SM1_MCP_MISC_CERR_HOLD0 = 0x10010875ull;

static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_0 = 0;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_1 = 1;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_2 = 2;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_3 = 3;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_4 = 4;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_5 = 5;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_6 = 6;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_7 = 7;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_8 = 8;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_9 = 9;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_10 = 10;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_11 = 11;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_12 = 12;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_13 = 13;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_14 = 14;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_15 = 15;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_16 = 16;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_17 = 17;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_18 = 18;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_NVF_19 = 19;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_ASBE_0 = 20;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_ASBE_1 = 21;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_ASBE_2 = 22;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_ASBE_3 = 23;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_ASBE_4 = 24;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_ASBE_5 = 25;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_ASBE_6 = 26;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_ASBE_7 = 27;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_PBR_0 = 28;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_PBR_1 = 29;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_PBR_2 = 30;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_PBR_3 = 31;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_REG_0 = 32;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_REG_1 = 33;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_REG_2 = 34;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_REG_3 = 35;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_0 = 36;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_1 = 37;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_2 = 38;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_3 = 39;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_4 = 40;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_5 = 41;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_6 = 42;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_7 = 43;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_8 = 44;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_9 = 45;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_10 = 46;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_11 = 47;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_12 = 48;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_13 = 49;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_14 = 50;
static const uint32_t CS_SM1_MCP_MISC_CERR_HOLD0_OCR_15 = 51;
// pau/reg00015.H

static const uint64_t CS_SM1_MCP_MISC_CERR_MESSAGE6 = 0x1001086cull;

static const uint32_t CS_SM1_MCP_MISC_CERR_MESSAGE6_CERR_MESSAGE_BITS6 = 0;
static const uint32_t CS_SM1_MCP_MISC_CERR_MESSAGE6_CERR_MESSAGE_BITS6_LEN = 64;
// pau/reg00015.H

static const uint64_t CS_SM1_MCP_MISC_SM_STATUS = 0x1001086eull;

static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_MRBGP = 0;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_MRBGP_LEN = 4;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_MRBSP = 4;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_MRBSP_LEN = 4;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_FENCE0 = 8;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_FENCE0_LEN = 4;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_FENCE1 = 12;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_FENCE1_LEN = 4;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_FENCE2 = 16;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_FENCE2_LEN = 4;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_FENCE3 = 20;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_FENCE3_LEN = 4;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_FENCE4 = 24;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_FENCE4_LEN = 4;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_PBLN = 28;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_PBNNG = 29;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_PBRNVG = 30;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B0REQ = 31;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B0DGD = 32;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B1REQ = 33;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B1DGD = 34;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B2REQ = 35;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B2DGD = 36;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B3REQ = 37;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B3DGD = 38;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B4REQ = 39;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B4DGD = 40;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_MMIO = 41;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_MMIOSUE = 42;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_ATSXLATE = 43;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_REPLAY = 44;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_PBRSP = 45;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B0RSP = 46;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B1RSP = 47;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B2RSP = 48;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B3RSP = 49;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_B4RSP = 50;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_XARSP = 51;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_FREE = 52;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_DIRUPD = 53;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_SACOLL = 54;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_MRBCP = 55;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_MRBCP_LEN = 4;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_PERF_LSTATE = 59;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_PERF_LSTATE_LEN = 2;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_RESERVED2 = 61;
static const uint32_t CS_SM1_MCP_MISC_SM_STATUS_RESERVED2_LEN = 3;
// pau/reg00015.H

static const uint64_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4 = 0x100108aaull;

static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_DMA_W = 0;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_DMA_W_HP = 1;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_DMA_INJ = 2;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_PR_DMA_INJ = 3;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_DMA_PR_W = 4;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_RD_NC_F0 = 5;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMAX_U = 6;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMAX_S = 7;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMIN_U = 8;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMIN_S = 9;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_ADD = 10;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_AND = 11;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_OR = 12;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_XOR = 13;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMAX_U = 14;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMAX_S = 15;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMIN_U = 16;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMIN_S = 17;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_ADD = 18;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_AND = 19;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_OR = 20;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_XOR = 21;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_E = 22;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_U = 23;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_T = 24;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_NE = 25;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_INC_B = 26;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_INC_E = 27;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_DEC_B = 28;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_RESERVED1 = 29;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_RESERVED1_LEN = 3;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_WRENA = 32;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_RDENA = 33;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_AWENA = 34;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_ARENA = 35;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_WRENA = 36;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_RDENA = 37;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_AWENA = 38;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_ARENA = 39;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_WRENA = 40;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_RDENA = 41;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_AWENA = 42;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_ARENA = 43;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_WRENA = 44;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_RDENA = 45;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_AWENA = 46;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_ARENA = 47;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_WRENA = 48;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_RDENA = 49;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_AWENA = 50;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_ARENA = 51;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_WRENA = 52;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_RDENA = 53;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_AWENA = 54;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_ARENA = 55;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_WRENA = 56;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_RDENA = 57;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_AWENA = 58;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_ARENA = 59;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_WRENA = 60;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_RDENA = 61;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_AWENA = 62;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_ARENA = 63;
// pau/reg00015.H

static const uint64_t CS_SM1_SNP_MISC_PAUMMIO_BAR = 0x1001089cull;

static const uint32_t CS_SM1_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_ENABLE = 0;
static const uint32_t CS_SM1_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_SECURE_A12 = 1;
static const uint32_t CS_SM1_SNP_MISC_PAUMMIO_BAR_PAUMMIO_RESERVED1 = 2;
static const uint32_t CS_SM1_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_ADDR = 3;
static const uint32_t CS_SM1_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_ADDR_LEN = 25;
static const uint32_t CS_SM1_SNP_MISC_PAUMMIO_BAR_PAUMMIO_RESERVED2 = 28;
static const uint32_t CS_SM1_SNP_MISC_PAUMMIO_BAR_PAUMMIO_RESERVED2_LEN = 3;
static const uint32_t CS_SM1_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_POISON = 31;
// pau/reg00015.H

static const uint64_t CS_SM2_MCP_MISC_CONFIG1 = 0x100108c1ull;

static const uint32_t CS_SM2_MCP_MISC_CONFIG1__RANDOM_BACKOFF_DUR_MASK = 0;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__RANDOM_BACKOFF_DUR_MASK_LEN = 4;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__CHGRATE_HANG_SLOWDOWN_REQ = 4;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__CHGRATE_HANG_SLOWDOWN_REQ_LEN = 4;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__CHGRATE_HANG_SLOWDOWN_CST = 8;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__CHGRATE_HANG_SLOWDOWN_CST_LEN = 4;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__CHGRATE_HANG_SLOWDOWN_PRB = 12;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__CHGRATE_HANG_SLOWDOWN_PRB_LEN = 4;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__EPSILON_WLN_COUNT = 16;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__EPSILON_WLN_COUNT_LEN = 12;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1_1_RESERVED2 = 28;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1_1_RESERVED2_LEN = 7;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__PCKT_LONG_CL_DMA_INJ = 35;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__PCKT_LONG_PR_DMA_INJ = 36;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__PCKT_LONG_MIN_COUNT = 37;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__PCKT_LONG_MIN_COUNT_LEN = 6;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__PCKT_LONG_USES_HANG = 43;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__DONT_RETRY_LCO_LONG = 44;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__DONT_RETRY_LCO_LONG_STRESSED = 45;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__DONT_RETRY_LCO_SHORT = 46;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__DONT_RETRY_LCO_SHORT_STRESSED = 47;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__STOP_ASB_AT_LN_SCOPE = 48;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__STOP_ASB_AT_G_SCOPE = 49;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__INITIAL_HPC_PROBE_PRIORITY = 50;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1__NVLINK_P9P9_MODE = 51;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1_1_RESERVED = 52;
static const uint32_t CS_SM2_MCP_MISC_CONFIG1_1_RESERVED_LEN = 12;
// pau/reg00015.H

static const uint64_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7 = 0x10010905ull;

static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_TAG = 0;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_TAG_LEN = 14;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_TAGMASK = 14;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_TAGMASK_LEN = 14;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_MASK_PAU = 28;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_MASK_PCIE = 29;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_MASK_L2L3 = 30;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_RESERVED1 = 31;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_RDSTART = 32;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_RDSTART_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_RDEND = 40;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_RDEND_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_WRSTART = 48;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_WRSTART_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_WREND = 56;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC7_WREND_LEN = 8;
// pau/reg00015.H

static const uint64_t CS_SM2_SNP_MISC_PAUMMIO_BAR = 0x100108fcull;

static const uint32_t CS_SM2_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_ENABLE = 0;
static const uint32_t CS_SM2_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_SECURE_A12 = 1;
static const uint32_t CS_SM2_SNP_MISC_PAUMMIO_BAR_PAUMMIO_RESERVED1 = 2;
static const uint32_t CS_SM2_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_ADDR = 3;
static const uint32_t CS_SM2_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_ADDR_LEN = 25;
static const uint32_t CS_SM2_SNP_MISC_PAUMMIO_BAR_PAUMMIO_RESERVED2 = 28;
static const uint32_t CS_SM2_SNP_MISC_PAUMMIO_BAR_PAUMMIO_RESERVED2_LEN = 3;
static const uint32_t CS_SM2_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_POISON = 31;
// pau/reg00015.H

static const uint64_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1 = 0x1001091dull;

static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_ABLE_8_15 = 0;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_ABLE_8_15_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY8 = 8;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY8_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY9 = 12;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY9_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY10 = 16;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY10_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY11 = 20;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY11_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY12 = 24;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY12_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY13 = 28;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY13_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY14 = 32;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY14_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY15 = 36;
static const uint32_t CS_SM2_SNP_MISC_TOPOLOGY_TABLE1_TRY15_LEN = 4;
// pau/reg00015.H

static const uint64_t CS_SM3_MCP_MISC_CERR_MASK2 = 0x10010934ull;

static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_0 = 0;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_1 = 1;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_2 = 2;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_3 = 3;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_4 = 4;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_5 = 5;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_6 = 6;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_7 = 7;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_8 = 8;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_9 = 9;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_10 = 10;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_11 = 11;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_12 = 12;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_13 = 13;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_14 = 14;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_15 = 15;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_16 = 16;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_17 = 17;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_18 = 18;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_19 = 19;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_20 = 20;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_21 = 21;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_22 = 22;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_23 = 23;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_24 = 24;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_25 = 25;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_26 = 26;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_27 = 27;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_28 = 28;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_29 = 29;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_30 = 30;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_31 = 31;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_32 = 32;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_33 = 33;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_34 = 34;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_35 = 35;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_36 = 36;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_37 = 37;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_38 = 38;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_39 = 39;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_40 = 40;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_41 = 41;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_42 = 42;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_43 = 43;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_44 = 44;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_45 = 45;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_46 = 46;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_47 = 47;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_48 = 48;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_49 = 49;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_50 = 50;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_51 = 51;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_52 = 52;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_53 = 53;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_54 = 54;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_55 = 55;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_56 = 56;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_57 = 57;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_58 = 58;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_59 = 59;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_60 = 60;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_61 = 61;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_62 = 62;
static const uint32_t CS_SM3_MCP_MISC_CERR_MASK2_63 = 63;
// pau/reg00015.H

static const uint64_t CS_SM3_MCP_MISC_CERR_MESSAGE3 = 0x10010929ull;

static const uint32_t CS_SM3_MCP_MISC_CERR_MESSAGE3_CERR_MESSAGE_BITS3 = 0;
static const uint32_t CS_SM3_MCP_MISC_CERR_MESSAGE3_CERR_MESSAGE_BITS3_LEN = 64;
// pau/reg00015.H

static const uint64_t CS_SM3_MCP_MISC_INHIBIT_CONFIG = 0x10010925ull;

static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_LFREQ0 = 0;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_LFREQ0_LEN = 4;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_PFREQ0 = 4;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_PFREQ0_LEN = 2;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_BLOCKY0 = 6;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_ONESHOT0 = 7;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_DEST0 = 8;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_DEST0_LEN = 8;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_LFREQ1 = 16;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_LFREQ1_LEN = 4;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_PFREQ1 = 20;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_PFREQ1_LEN = 2;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_BLOCKY1 = 22;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_ONESHOT1 = 23;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_DEST1 = 24;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_DEST1_LEN = 8;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_LFREQ2 = 32;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_LFREQ2_LEN = 4;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_PFREQ2 = 36;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_PFREQ2_LEN = 2;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_BLOCKY2 = 38;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_ONESHOT2 = 39;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_DEST2 = 40;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_DEST2_LEN = 8;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_LFREQ3 = 48;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_LFREQ3_LEN = 4;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_PFREQ3 = 52;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_PFREQ3_LEN = 2;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_BLOCKY3 = 54;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_ONESHOT3 = 55;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_DEST3 = 56;
static const uint32_t CS_SM3_MCP_MISC_INHIBIT_CONFIG_DEST3_LEN = 8;
// pau/reg00015.H

static const uint64_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4 = 0x1001096aull;

static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_DMA_W = 0;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_DMA_W_HP = 1;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_DMA_INJ = 2;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_PR_DMA_INJ = 3;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_DMA_PR_W = 4;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_RD_NC_F0 = 5;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMAX_U = 6;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMAX_S = 7;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMIN_U = 8;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMIN_S = 9;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_ADD = 10;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_AND = 11;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_OR = 12;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_XOR = 13;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMAX_U = 14;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMAX_S = 15;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMIN_U = 16;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMIN_S = 17;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_ADD = 18;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_AND = 19;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_OR = 20;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_XOR = 21;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_E = 22;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_U = 23;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_T = 24;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_NE = 25;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_INC_B = 26;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_INC_E = 27;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_DEC_B = 28;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_RESERVED1 = 29;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_RESERVED1_LEN = 3;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_WRENA = 32;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_RDENA = 33;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_AWENA = 34;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_ARENA = 35;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_WRENA = 36;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_RDENA = 37;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_AWENA = 38;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_ARENA = 39;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_WRENA = 40;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_RDENA = 41;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_AWENA = 42;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_ARENA = 43;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_WRENA = 44;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_RDENA = 45;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_AWENA = 46;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_ARENA = 47;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_WRENA = 48;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_RDENA = 49;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_AWENA = 50;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_ARENA = 51;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_WRENA = 52;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_RDENA = 53;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_AWENA = 54;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_ARENA = 55;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_WRENA = 56;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_RDENA = 57;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_AWENA = 58;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_ARENA = 59;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_WRENA = 60;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_RDENA = 61;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_AWENA = 62;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_ARENA = 63;
// pau/reg00015.H

static const uint64_t CS_SM3_SNP_MISC_DEBUG0_CONFIG = 0x10010979ull;

static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD0 = 0;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD0_LEN = 5;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD1 = 5;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD1_LEN = 5;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD2 = 10;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD2_LEN = 5;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD3 = 15;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD3_LEN = 5;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD4 = 20;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD4_LEN = 5;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD5 = 25;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD5_LEN = 5;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD6 = 30;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD6_LEN = 5;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD7 = 35;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD7_LEN = 5;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD8 = 40;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD8_LEN = 5;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD9 = 45;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD9_LEN = 5;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD10 = 50;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_POD10_LEN = 5;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_RESERVED1 = 55;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_RESERVED1_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_DEBUG0_CONFIG_ACT = 63;
// pau/reg00015.H

static const uint64_t CS_SM3_SNP_MISC_INHIBIT_CONFIG = 0x1001096full;

static const uint32_t CS_SM3_SNP_MISC_INHIBIT_CONFIG_0 = 0;
static const uint32_t CS_SM3_SNP_MISC_INHIBIT_CONFIG_0_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_INHIBIT_CONFIG_1 = 8;
static const uint32_t CS_SM3_SNP_MISC_INHIBIT_CONFIG_1_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_INHIBIT_CONFIG_2 = 16;
static const uint32_t CS_SM3_SNP_MISC_INHIBIT_CONFIG_2_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_INHIBIT_CONFIG_3 = 24;
static const uint32_t CS_SM3_SNP_MISC_INHIBIT_CONFIG_3_LEN = 8;
// pau/reg00015.H

static const uint64_t CS_SM3_SNP_MISC_PAUMMIO_BAR = 0x1001095cull;

static const uint32_t CS_SM3_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_ENABLE = 0;
static const uint32_t CS_SM3_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_SECURE_A12 = 1;
static const uint32_t CS_SM3_SNP_MISC_PAUMMIO_BAR_PAUMMIO_RESERVED1 = 2;
static const uint32_t CS_SM3_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_ADDR = 3;
static const uint32_t CS_SM3_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_ADDR_LEN = 25;
static const uint32_t CS_SM3_SNP_MISC_PAUMMIO_BAR_PAUMMIO_RESERVED2 = 28;
static const uint32_t CS_SM3_SNP_MISC_PAUMMIO_BAR_PAUMMIO_RESERVED2_LEN = 3;
static const uint32_t CS_SM3_SNP_MISC_PAUMMIO_BAR_CONFIG_PAUMMIO_BAR_POISON = 31;
// pau/reg00015.H

static const uint64_t MISC_REGS_BDF2PE_7_CONFIG = 0x10010b57ull;

static const uint32_t MISC_REGS_BDF2PE_7_CONFIG_ENABLE = 0;
static const uint32_t MISC_REGS_BDF2PE_7_CONFIG_RESERVED = 1;
static const uint32_t MISC_REGS_BDF2PE_7_CONFIG_RESERVED_LEN = 3;
static const uint32_t MISC_REGS_BDF2PE_7_CONFIG_PE = 4;
static const uint32_t MISC_REGS_BDF2PE_7_CONFIG_PE_LEN = 4;
static const uint32_t MISC_REGS_BDF2PE_7_CONFIG_BDF = 8;
static const uint32_t MISC_REGS_BDF2PE_7_CONFIG_BDF_LEN = 16;
// pau/reg00015.H

static const uint64_t NTL0_REGS_CONFIG3 = 0x100109e1ull;

static const uint32_t NTL0_REGS_CONFIG3_CONFIG3_RESERVED1 = 0;
static const uint32_t NTL0_REGS_CONFIG3_CONFIG3_RESERVED1_LEN = 64;
// pau/reg00015.H

static const uint64_t NTL1_REGS_CONFIG2 = 0x10010a00ull;

static const uint32_t NTL1_REGS_CONFIG2_BRICK_ENABLE = 0;
static const uint32_t NTL1_REGS_CONFIG2_RSP_CTL_CRED_SINGLE_ENA = 1;
static const uint32_t NTL1_REGS_CONFIG2_CREQ_BE_128 = 2;
static const uint32_t NTL1_REGS_CONFIG2_DGD_BE_128 = 3;
static const uint32_t NTL1_REGS_CONFIG2_WR_SPLIT_UT0_ENA = 4;
static const uint32_t NTL1_REGS_CONFIG2_WR_SPLIT_UT1_ENA = 5;
static const uint32_t NTL1_REGS_CONFIG2_BRICK_DEBUG_MODE = 6;
static const uint32_t NTL1_REGS_CONFIG2_P9_TO_MODE = 7;
static const uint32_t NTL1_REGS_CONFIG2_WR_SPLIT_UT0_ALL_ENA = 8;
static const uint32_t NTL1_REGS_CONFIG2_DIS_HW480130 = 9;
static const uint32_t NTL1_REGS_CONFIG2_CAM256_MAX_CNT = 10;
static const uint32_t NTL1_REGS_CONFIG2_CAM256_MAX_CNT_LEN = 6;
static const uint32_t NTL1_REGS_CONFIG2_NDL_RX_PARITY_ENA = 16;
static const uint32_t NTL1_REGS_CONFIG2_NDL_TX_PARITY_ENA = 17;
static const uint32_t NTL1_REGS_CONFIG2_NDL_PRI_PARITY_ENA = 18;
static const uint32_t NTL1_REGS_CONFIG2_RCV_CREDIT_OVERFLOW_ENA = 19;
static const uint32_t NTL1_REGS_CONFIG2_HDR_ARR_ECC_CORR_ENA = 20;
static const uint32_t NTL1_REGS_CONFIG2_DAT_ARR_ECC_CORR_ENA = 21;
static const uint32_t NTL1_REGS_CONFIG2_TX_DATA_ECC_CORR_ENA = 22;
static const uint32_t NTL1_REGS_CONFIG2_CONFIG2_RESERVED2 = 23;
static const uint32_t NTL1_REGS_CONFIG2_PARITY_ERROR_SUE_ENA = 24;
static const uint32_t NTL1_REGS_CONFIG2_DATA_POISON_SUE_ENA = 25;
static const uint32_t NTL1_REGS_CONFIG2_HDR_ARR_ECC_SUE_ENA = 26;
static const uint32_t NTL1_REGS_CONFIG2_DAT_ARR_ECC_SUE_ENA = 27;
static const uint32_t NTL1_REGS_CONFIG2_TX_ECC_DATA_POISON_ENA = 28;
static const uint32_t NTL1_REGS_CONFIG2_CONFIG2_RESERVED3 = 29;
static const uint32_t NTL1_REGS_CONFIG2_CONFIG2_RESERVED3_LEN = 3;
static const uint32_t NTL1_REGS_CONFIG2_PRI_STATE_MACHINE_RESET = 32;
static const uint32_t NTL1_REGS_CONFIG2_CONFIG2_RESERVED4 = 33;
static const uint32_t NTL1_REGS_CONFIG2_CONFIG2_RESERVED4_LEN = 3;
static const uint32_t NTL1_REGS_CONFIG2_CREQ_CTL_CRED_SINGLE_ENA = 36;
static const uint32_t NTL1_REGS_CONFIG2_DGD_CTL_CRED_SINGLE_ENA = 37;
static const uint32_t NTL1_REGS_CONFIG2_ATSD_CTL_CRED_SINGLE_ENA = 38;
static const uint32_t NTL1_REGS_CONFIG2_CONFIG2_RESERVED5 = 39;
static const uint32_t NTL1_REGS_CONFIG2_CREQ_THRESH1 = 40;
static const uint32_t NTL1_REGS_CONFIG2_CREQ_THRESH1_LEN = 4;
static const uint32_t NTL1_REGS_CONFIG2_PRB_THRESH1 = 44;
static const uint32_t NTL1_REGS_CONFIG2_PRB_THRESH1_LEN = 4;
static const uint32_t NTL1_REGS_CONFIG2_CREQ_THRESH2 = 48;
static const uint32_t NTL1_REGS_CONFIG2_CREQ_THRESH2_LEN = 4;
static const uint32_t NTL1_REGS_CONFIG2_PRB_THRESH2 = 52;
static const uint32_t NTL1_REGS_CONFIG2_PRB_THRESH2_LEN = 4;
static const uint32_t NTL1_REGS_CONFIG2_CONFIG2_RESERVED6 = 56;
static const uint32_t NTL1_REGS_CONFIG2_CONFIG2_RESERVED6_LEN = 8;
// pau/reg00015.H

static const uint64_t OTL0_MISC_CONFIG0 = 0x10010a20ull;

static const uint32_t OTL0_MISC_CONFIG0_EN = 0;
static const uint32_t OTL0_MISC_CONFIG0_BLOCK_PE_HANDLE = 1;
static const uint32_t OTL0_MISC_CONFIG0_BRICKID = 2;
static const uint32_t OTL0_MISC_CONFIG0_BRICKID_LEN = 2;
static const uint32_t OTL0_MISC_CONFIG0_PE_MASK = 4;
static const uint32_t OTL0_MISC_CONFIG0_PE_MASK_LEN = 4;
static const uint32_t OTL0_MISC_CONFIG0_RXO_RR2 = 8;
static const uint32_t OTL0_MISC_CONFIG0_RXO_RR2_LEN = 3;
static const uint32_t OTL0_MISC_CONFIG0_SPARE21 = 11;
static const uint32_t OTL0_MISC_CONFIG0_SPARE21_LEN = 21;
static const uint32_t OTL0_MISC_CONFIG0_CFIFO0_LO_ENABLE1 = 32;
static const uint32_t OTL0_MISC_CONFIG0_CFIFO0_LO_ENABLE2 = 33;
static const uint32_t OTL0_MISC_CONFIG0_CFIFO0_HI_ENABLE1 = 34;
static const uint32_t OTL0_MISC_CONFIG0_CFIFO0_HI_ENABLE2 = 35;
static const uint32_t OTL0_MISC_CONFIG0_CFIFO1_ENABLE1 = 36;
static const uint32_t OTL0_MISC_CONFIG0_CFIFO1_ENABLE2 = 37;
static const uint32_t OTL0_MISC_CONFIG0_RFIFO_ENABLE1 = 38;
static const uint32_t OTL0_MISC_CONFIG0_RFIFO_ENABLE2 = 39;
static const uint32_t OTL0_MISC_CONFIG0_ACTAG_ENABLE1 = 40;
static const uint32_t OTL0_MISC_CONFIG0_ACTAG_ENABLE2 = 41;
static const uint32_t OTL0_MISC_CONFIG0_CDFIFO_LO_ENABLE1 = 42;
static const uint32_t OTL0_MISC_CONFIG0_CDFIFO_LO_ENABLE2 = 43;
static const uint32_t OTL0_MISC_CONFIG0_CDFIFO_HI_ENABLE1 = 44;
static const uint32_t OTL0_MISC_CONFIG0_CDFIFO_HI_ENABLE2 = 45;
static const uint32_t OTL0_MISC_CONFIG0_RDFIFO_LO_ENABLE1 = 46;
static const uint32_t OTL0_MISC_CONFIG0_RDFIFO_LO_ENABLE2 = 47;
static const uint32_t OTL0_MISC_CONFIG0_RDFIFO_HI_ENABLE1 = 48;
static const uint32_t OTL0_MISC_CONFIG0_RDFIFO_HI_ENABLE2 = 49;
static const uint32_t OTL0_MISC_CONFIG0_BLOCK_TID_OVERRIDE = 50;
static const uint32_t OTL0_MISC_CONFIG0_ENABLE_4_0 = 51;
static const uint32_t OTL0_MISC_CONFIG0_VC1FIFO_LO_ENABLE1 = 52;
static const uint32_t OTL0_MISC_CONFIG0_VC1FIFO_LO_ENABLE2 = 53;
static const uint32_t OTL0_MISC_CONFIG0_VC1FIFO_HI_ENABLE1 = 54;
static const uint32_t OTL0_MISC_CONFIG0_VC1FIFO_HI_ENABLE2 = 55;
static const uint32_t OTL0_MISC_CONFIG0_VC2FIFO_LO_ENABLE1 = 56;
static const uint32_t OTL0_MISC_CONFIG0_VC2FIFO_LO_ENABLE2 = 57;
static const uint32_t OTL0_MISC_CONFIG0_DCP2FIFO_LO_ENABLE1 = 58;
static const uint32_t OTL0_MISC_CONFIG0_DCP2FIFO_LO_ENABLE2 = 59;
static const uint32_t OTL0_MISC_CONFIG0_DCP2FIFO_HI_ENABLE1 = 60;
static const uint32_t OTL0_MISC_CONFIG0_DCP2FIFO_HI_ENABLE2 = 61;
static const uint32_t OTL0_MISC_CONFIG0_XLATE_RELEASE_HAS_NO_ITAG = 62;
static const uint32_t OTL0_MISC_CONFIG0_ENABLE_5_0 = 63;
// pau/reg00015.H

static const uint64_t OTL0_MISC_C_ERR_RPT_HOLD1 = 0x10010a36ull;

static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_VC1FIFO_LO_CE = 0;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_VC1FIFO_LO_UE = 1;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_VC1FIFO_HI_CE = 2;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_VC1FIFO_HI_UE = 3;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_VC2FIFO_LO_CE = 4;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_VC2FIFO_LO_UE = 5;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_BAD_DATA_RECIEVED_VC2 = 6;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_DCP2FIFO_LO_CE = 7;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_DCP2FIFO_LO_UE = 8;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_DCP2FIFO_HI_CE = 9;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_DCP2FIFO_HI_UE = 10;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_DCP2FIFO_OVERRUN = 11;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_VC1FIFO_OVERRUN = 12;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_VC2FIFO_OVERRUN = 13;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_DL_VC0 = 14;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_DL_VC2 = 15;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_DL_VC3 = 16;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__TXI_CTL_OPCODE_ERR = 17;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__TXI_XSL_OPCODE_ERR = 18;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1__RXI_FIELDRSVDNE0_TLVC2 = 19;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1_1_SPARE20 = 20;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1_1_SPARE21 = 21;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1_1_SPARE22 = 22;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1_1_SPARE23 = 23;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1_1_SPARE24 = 24;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1_1_SPARE25 = 25;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1_1_SPARE26 = 26;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1_1_SPARE27 = 27;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1_1_SPARE28 = 28;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1_1_SPARE29 = 29;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1_1_SPARE30 = 30;
static const uint32_t OTL0_MISC_C_ERR_RPT_HOLD1_1_SPARE31 = 31;
// pau/reg00015.H

static const uint64_t OTL0_MISC_ERROR_SIG_RXO = 0x10010a2full;

static const uint32_t OTL0_MISC_ERROR_SIG_RXO_ERRSIGRXO_TYPE = 0;
static const uint32_t OTL0_MISC_ERROR_SIG_RXO_ERRSIGRXO_TYPE_LEN = 3;
static const uint32_t OTL0_MISC_ERROR_SIG_RXO_RSV3 = 3;
static const uint32_t OTL0_MISC_ERROR_SIG_RXO_ERRSIGRXO_AFUTAG = 4;
static const uint32_t OTL0_MISC_ERROR_SIG_RXO_ERRSIGRXO_AFUTAG_LEN = 16;
static const uint32_t OTL0_MISC_ERROR_SIG_RXO_ERRSIGRXO_OPCODE = 20;
static const uint32_t OTL0_MISC_ERROR_SIG_RXO_ERRSIGRXO_OPCODE_LEN = 8;
static const uint32_t OTL0_MISC_ERROR_SIG_RXO_ERRSIGRXO_ACTAG = 28;
static const uint32_t OTL0_MISC_ERROR_SIG_RXO_ERRSIGRXO_ACTAG_LEN = 12;
static const uint32_t OTL0_MISC_ERROR_SIG_RXO_ERRSIGRXO_QINDEX = 40;
static const uint32_t OTL0_MISC_ERROR_SIG_RXO_ERRSIGRXO_QINDEX_LEN = 6;
static const uint32_t OTL0_MISC_ERROR_SIG_RXO_ERRSIGRXO_PE_HANDLE = 46;
static const uint32_t OTL0_MISC_ERROR_SIG_RXO_ERRSIGRXO_PE_HANDLE_LEN = 16;
// pau/reg00015.H

static const uint64_t OTL0_MISC_HAPPI_BAR0 = 0x10010a3bull;

static const uint32_t OTL0_MISC_HAPPI_BAR0_ENABLE = 0;
static const uint32_t OTL0_MISC_HAPPI_BAR0_ADDR = 1;
static const uint32_t OTL0_MISC_HAPPI_BAR0_ADDR_LEN = 21;
static const uint32_t OTL0_MISC_HAPPI_BAR0_MASK = 22;
static const uint32_t OTL0_MISC_HAPPI_BAR0_MASK_LEN = 21;
static const uint32_t OTL0_MISC_HAPPI_BAR0_SUB = 43;
static const uint32_t OTL0_MISC_HAPPI_BAR0_SUB_LEN = 21;
// pau/reg00015.H

static const uint64_t OTL1_MISC_C_ERR_RPT_HOLD1 = 0x10010a66ull;

static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_VC1FIFO_LO_CE = 0;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_VC1FIFO_LO_UE = 1;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_VC1FIFO_HI_CE = 2;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_VC1FIFO_HI_UE = 3;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_VC2FIFO_LO_CE = 4;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_VC2FIFO_LO_UE = 5;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_BAD_DATA_RECIEVED_VC2 = 6;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_DCP2FIFO_LO_CE = 7;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_DCP2FIFO_LO_UE = 8;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_DCP2FIFO_HI_CE = 9;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_DCP2FIFO_HI_UE = 10;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_DCP2FIFO_OVERRUN = 11;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_VC1FIFO_OVERRUN = 12;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_VC2FIFO_OVERRUN = 13;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_DL_VC0 = 14;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_DL_VC2 = 15;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_DL_VC3 = 16;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__TXI_CTL_OPCODE_ERR = 17;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__TXI_XSL_OPCODE_ERR = 18;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1__RXI_FIELDRSVDNE0_TLVC2 = 19;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1_1_SPARE20 = 20;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1_1_SPARE21 = 21;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1_1_SPARE22 = 22;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1_1_SPARE23 = 23;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1_1_SPARE24 = 24;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1_1_SPARE25 = 25;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1_1_SPARE26 = 26;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1_1_SPARE27 = 27;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1_1_SPARE28 = 28;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1_1_SPARE29 = 29;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1_1_SPARE30 = 30;
static const uint32_t OTL1_MISC_C_ERR_RPT_HOLD1_1_SPARE31 = 31;
// pau/reg00015.H

static const uint64_t OTL1_MISC_TXI_ERR_INJ = 0x10010a65ull;

static const uint32_t OTL1_MISC_TXI_ERR_INJ_CTRL_ERR_INJ_CE = 0;
static const uint32_t OTL1_MISC_TXI_ERR_INJ_CTRL_ERR_INJ_UE = 1;
static const uint32_t OTL1_MISC_TXI_ERR_INJ_DATA_ERR_INJ_CE = 2;
static const uint32_t OTL1_MISC_TXI_ERR_INJ_DATA_ERR_INJ_UE = 3;
static const uint32_t OTL1_MISC_TXI_ERR_INJ_CTRL_ERR_INJ_PEND = 4;
static const uint32_t OTL1_MISC_TXI_ERR_INJ_DATA_ERR_INJ_PEND = 5;
// pau/reg00015.H

static const uint64_t OTL1_MISC_TX_DL_CREDIT_STATUS = 0x10010a64ull;

static const uint32_t OTL1_MISC_TX_DL_CREDIT_STATUS_STATUS_DL_CREDIT_COUNT = 0;
static const uint32_t OTL1_MISC_TX_DL_CREDIT_STATUS_STATUS_DL_CREDIT_COUNT_LEN = 12;
// pau/reg00015.H

static const uint64_t XSL_MAIN_PMU_COUNT = 0x10010aafull;

static const uint32_t XSL_MAIN_PMU_COUNT_0 = 0;
static const uint32_t XSL_MAIN_PMU_COUNT_0_LEN = 16;
static const uint32_t XSL_MAIN_PMU_COUNT_1 = 16;
static const uint32_t XSL_MAIN_PMU_COUNT_1_LEN = 16;
static const uint32_t XSL_MAIN_PMU_COUNT_2 = 32;
static const uint32_t XSL_MAIN_PMU_COUNT_2_LEN = 16;
static const uint32_t XSL_MAIN_PMU_COUNT_3 = 48;
static const uint32_t XSL_MAIN_PMU_COUNT_3_LEN = 16;
// pau/reg00015.H

static const uint64_t XSL_MAIN_XSLOP_VLOG_RGS_INV_LPP = 0x10010a8dull;

static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_LPP_PID_DIAL = 12;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_LPP_PID_DIAL_LEN = 20;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_LPP_LPID_DIAL = 52;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_LPP_LPID_DIAL_LEN = 12;
// pau/reg00015.H

static const uint64_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_SPAP_A1 = 0x10010a81ull;

static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_SPAP_A1_ADDR_DIAL = 4;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_SPAP_A1_ADDR_DIAL_LEN = 48;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_SPAP_A1_VALID_DIAL = 63;
// pau/reg00015.H

static const uint64_t XSL_MAIN_XSLOP_VLOG_RGS_FEC = 0x10010a92ull;

static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_FEC_VT = 0;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_FEC_T = 1;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_FEC_T_LEN = 7;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_FEC_I = 8;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_FEC_I_LEN = 56;
// pau/reg00015.H

static const uint64_t XTS_ATSD_HYP5 = 0x10010b15ull;

static const uint32_t XTS_ATSD_HYP5_MSRHV = 51;
static const uint32_t XTS_ATSD_HYP5_LPARID = 52;
static const uint32_t XTS_ATSD_HYP5_LPARID_LEN = 12;
// pau/reg00015.H

static const uint64_t XTS_REG_TEST_CERR = 0x10010af1ull;

static const uint32_t XTS_REG_TEST_CERR_ATR_ERR_INJ_PEND = 0;
static const uint32_t XTS_REG_TEST_CERR_MAP_ERR_INJ_PEND = 1;
static const uint32_t XTS_REG_TEST_CERR_TEST_CERR_REGSEL = 56;
static const uint32_t XTS_REG_TEST_CERR_TEST_CERR_REGSEL_LEN = 2;
static const uint32_t XTS_REG_TEST_CERR_TEST_CERR_BITSEL = 58;
static const uint32_t XTS_REG_TEST_CERR_TEST_CERR_BITSEL_LEN = 6;
// pau/reg00015.H

#ifndef __PPE_HCODE__
}
}
#include "pau/reg00015.H"
#endif
#endif
