<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.a15.tci66xx.CpIntc</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2014, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== CpIntc.xdc ========
</span>    34    <span class="comment"> */</span>
    35    
    36    <span class=key>package</span> ti.sysbios.family.arm.a15.tci66xx;
    37    
    38    import xdc.runtime.Assert;
    39    import xdc.runtime.Error;
    40    
    41    <span class="xdoc">/*!
</span>    42    <span class="xdoc"> *  ======== CpIntc ========
</span>    43    <span class="xdoc"> *  Chip-level Interrupt Controller Manager
</span>    44    <span class="xdoc"> *
</span>    45    <span class="xdoc"> *  This module manages the CP_INTC hardware.  This module supports enabling
</span>    46    <span class="xdoc"> *  and disabling of both system and host interrupts.  This module also
</span>    47    <span class="xdoc"> *  supports mapping system interrupts to host interrupts and host interrupts
</span>    48    <span class="xdoc"> *  to Hwis.  These functions are supported statically and during runtime for
</span>    49    <span class="xdoc"> *  CP_INTC connected to the ARM generic interrupt controller.  There is a
</span>    50    <span class="xdoc"> *  dispatch function for handling ARM hardware interrupts triggered by a system
</span>    51    <span class="xdoc"> *  interrupt.  The Global Enable Register is enabled by default in the module
</span>    52    <span class="xdoc"> *  startup function.
</span>    53    <span class="xdoc"> *
</span>    54    <span class="xdoc"> *  System interrupts are those interrupts generated by a hardware module
</span>    55    <span class="xdoc"> *  in the system.  These interrupts are inputs into CP_INTC.
</span>    56    <span class="xdoc"> *  Host interrupts are the output interrupts of CP_INTC.
</span>    57    <span class="xdoc"> *  There is a one-to-one mapping between channels and host interrupts
</span>    58    <span class="xdoc"> *  therefore, the term "host interrupt" is also used for channels.
</span>    59    <span class="xdoc"> *
</span>    60    <span class="xdoc"> *  <b>@p(code)</b>
</span>    61    <span class="xdoc"> *                          +------------+------------+
</span>    62    <span class="xdoc"> *                  -------&gt;|\  Channel  |   Channel  |
</span>    63    <span class="xdoc"> *                          | \ Mapping  |     to     |
</span>    64    <span class="xdoc"> *                  -------&gt;|\ \         |    Host    |
</span>    65    <span class="xdoc"> *                          | \ \        |  Interrupt |
</span>    66    <span class="xdoc"> *                  -------&gt;|\ \ \       |   direct   |    Host
</span>    67    <span class="xdoc"> *                          | \ \ \      |   mapping  | Interrupts
</span>    68    <span class="xdoc"> *                  -------&gt;|\ \ \ \     |            |           +-------+
</span>    69    <span class="xdoc"> *                          | \ \ \ \    |____________|___________|       |
</span>    70    <span class="xdoc"> *     System       -------&gt;|\ \ \ \ \  /|            |           |       |
</span>    71    <span class="xdoc"> *   Interrupts         :   | \ \ \ \ \/ |____________|___________|       |
</span>    72    <span class="xdoc"> *                      :   |  \ \ \ \/\/|            |           |       |
</span>    73    <span class="xdoc"> *                      :   |   \ \ \/\/\|____________|___________|       |
</span>    74    <span class="xdoc"> *                      :   |    \ \/\/\/|            |           |       |
</span>    75    <span class="xdoc"> *                      :   |     \/\/\/\|____________|___________|  ARM  |
</span>    76    <span class="xdoc"> *                      :   |     /\/\/\/|            |           |  GIC  |
</span>    77    <span class="xdoc"> *                      :   |    / /\/\/\|____________|___________|       |
</span>    78    <span class="xdoc"> *                      :   |   / / /\/\/|            |           |       |
</span>    79    <span class="xdoc"> *                      :   |  / / / /\/\|____________|___________|       |
</span>    80    <span class="xdoc"> *                      :   | / / / / /\ |            |           |       |
</span>    81    <span class="xdoc"> *                  -------&gt;|/ / / / /  \|____________|___________|       |
</span>    82    <span class="xdoc"> *                          | / / / /    |            |           |       |
</span>    83    <span class="xdoc"> *                  -------&gt;|/ / / /     |            |           +-------+
</span>    84    <span class="xdoc"> *                          | / / /      |            |
</span>    85    <span class="xdoc"> *                  -------&gt;|/ / /       |            |
</span>    86    <span class="xdoc"> *                          | / /        |            |
</span>    87    <span class="xdoc"> *                  -------&gt;|/ /         |            |
</span>    88    <span class="xdoc"> *                          | /          |            |
</span>    89    <span class="xdoc"> *                  -------&gt;|/           |            |
</span>    90    <span class="xdoc"> *                          +------------+------------+
</span>    91    <span class="xdoc"> *  <b>@p</b>
</span>    92    <span class="xdoc"> *
</span>    93    <span class="xdoc"> *  This modules does not support prioritization, nesting, and vectorization.
</span>    94    <span class="xdoc"> *
</span>    95    <span class="xdoc"> *  An example of using CpIntc during runtime to plug the ISR handler for
</span>    96    <span class="xdoc"> *  System interrupt 15 mapped to Host interrupt 18.
</span>    97    <span class="xdoc"> *
</span>    98    <span class="xdoc"> *  <b>@p(code)</b>
</span>    99    <span class="xdoc"> *
</span>   100    <span class="xdoc"> *  Int intNum;
</span>   101    <span class="xdoc"> *  Hwi_Params params;
</span>   102    <span class="xdoc"> *  Error_Block eb;
</span>   103    <span class="xdoc"> *
</span>   104    <span class="xdoc"> *  // Initialize the error block
</span>   105    <span class="xdoc"> *  Error_init(&amp;eb);
</span>   106    <span class="xdoc"> *
</span>   107    <span class="xdoc"> *  // Map system interrupt 15 to Host interrupt 18
</span>   108    <span class="xdoc"> *  CpIntc_mapSysIntToHostInt(15, 18);
</span>   109    <span class="xdoc"> *
</span>   110    <span class="xdoc"> *  // Plug the function and argument for System interrupt 15 then enable it
</span>   111    <span class="xdoc"> *  CpIntc_dispatchPlug(15, &amp;myEvent15Fxn, 15, TRUE);
</span>   112    <span class="xdoc"> *
</span>   113    <span class="xdoc"> *  // Enable Host interrupt 18
</span>   114    <span class="xdoc"> *  CpIntc_enableHostInt(18);
</span>   115    <span class="xdoc"> *
</span>   116    <span class="xdoc"> *  // Get the ARM Hwi interrupt number associated with Host interrupt 18
</span>   117    <span class="xdoc"> *  intNum = CpIntc_getIntNum(18);
</span>   118    <span class="xdoc"> *
</span>   119    <span class="xdoc"> *  // Initialize the Hwi parameters
</span>   120    <span class="xdoc"> *  Hwi_Params_init(&amp;params);
</span>   121    <span class="xdoc"> *
</span>   122    <span class="xdoc"> *  // The arg must be set to the key returned by CpIntc_getHostIntKey()
</span>   123    <span class="xdoc"> *  params.arg = (UInt)CpIntc_getHostIntKey(18);
</span>   124    <span class="xdoc"> *
</span>   125    <span class="xdoc"> *  // Enable the interrupt vector
</span>   126    <span class="xdoc"> *  params.enableInt = TRUE;
</span>   127    <span class="xdoc"> *
</span>   128    <span class="xdoc"> *  // Create the Hwi on interrupt intNum then specify 'CpIntc_dispatch'
</span>   129    <span class="xdoc"> *  // as the handler function.
</span>   130    <span class="xdoc"> *  Hwi_create(intNum, &amp;CpIntc_dispatch, &amp;params, &amp;eb);
</span>   131    <span class="xdoc"> *
</span>   132    <span class="xdoc"> *  <b>@p</b>
</span>   133    <span class="xdoc"> *
</span>   134    <span class="xdoc"> *  An example of using CpIntc statically to plug the ISR handler for System
</span>   135    <span class="xdoc"> *  interrupt 201 mapped to Host interrupt 90.
</span>   136    <span class="xdoc"> *
</span>   137    <span class="xdoc"> *  *.cfg code
</span>   138    <span class="xdoc"> *  <b>@p(code)</b>
</span>   139    <span class="xdoc"> *  var Hwi = xdc.useModule('ti.sysbios.family.arm.gic.Hwi');
</span>   140    <span class="xdoc"> *  var CpIntc = xdc.useModule('ti.sysbios.family.arm.a15.tci66xx.CpIntc');
</span>   141    <span class="xdoc"> *
</span>   142    <span class="xdoc"> *  // Map System interrupt 201 to Host interrupt 90
</span>   143    <span class="xdoc"> *  CpIntc.sysInts[201].fxn = "&amp;mySysIntFxn";
</span>   144    <span class="xdoc"> *  CpIntc.sysInts[201].arg = 90;
</span>   145    <span class="xdoc"> *  CpIntc.sysInts[201].hostInt = 90;
</span>   146    <span class="xdoc"> *  CpIntc.sysInts[201].enable = true;
</span>   147    <span class="xdoc"> *
</span>   148    <span class="xdoc"> *  var intNum = CpIntc.getIntNumMeta(90);
</span>   149    <span class="xdoc"> *  var params = new Hwi.Params();
</span>   150    <span class="xdoc"> *  params.arg = CpIntc.getHostIntKeyMeta(90);
</span>   151    <span class="xdoc"> *  Hwi.create(intNum, CpIntc.dispatch, params);
</span>   152    <span class="xdoc"> *  <b>@p</b>
</span>   153    <span class="xdoc"> *
</span>   154    <span class="xdoc"> *  <b>@a(NOTE)</b>
</span>   155    <span class="xdoc"> *  If multiple system interrupts are mapped to the same host interrupt, the
</span>   156    <span class="xdoc"> *  performance may deteriorate as the CpIntc_dispatch() function has to
</span>   157    <span class="xdoc"> *  scan all SysInt to HostInt map registers to determine which system
</span>   158    <span class="xdoc"> *  interrupts are mapped to the currently active host interrupt.
</span>   159    <span class="xdoc"> *
</span>   160    <span class="xdoc"> *  <b>@p(html)</b>
</span>   161    <span class="xdoc"> *  &lt;h3&gt; Calling Context &lt;/h3&gt;
</span>   162    <span class="xdoc"> *  &lt;table border="1" cellpadding="3"&gt;
</span>   163    <span class="xdoc"> *    &lt;colgroup span="1"&gt;&lt;/colgroup&gt; &lt;colgroup span="5" align="center"&gt;&lt;/colgroup&gt;
</span>   164    <span class="xdoc"> *
</span>   165    <span class="xdoc"> *    &lt;tr&gt;&lt;th&gt; Function                 &lt;/th&gt;&lt;th&gt;  Hwi   &lt;/th&gt;&lt;th&gt;  Swi   &lt;/th&gt;&lt;th&gt;  Task  &lt;/th&gt;&lt;th&gt;  Main  &lt;/th&gt;&lt;th&gt;  Startup  &lt;/th&gt;&lt;/tr&gt;
</span>   166    <span class="xdoc"> *    &lt;!--                                                                                                                 --&gt;
</span>   167    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #clearSysInt}     &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   168    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #disableAllHostInts}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   169    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #disableHostInt}  &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   170    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #dispatch}        &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   171    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #disableHostInt}  &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   172    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #dispatchPlug}    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   173    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #enableAllHostInts}       &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   174    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #enableHostInt}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   175    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #enableSysInt}    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   176    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #getHostInt}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   177    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #getHostIntKey}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   178    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #getIntNum}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   179    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #mapSysIntToHostInt}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   180    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #postSysInt}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>   181    <span class="xdoc"> *    &lt;tr&gt;&lt;td colspan="6"&gt; Definitions: &lt;br /&gt;
</span>   182    <span class="xdoc"> *       &lt;ul&gt;
</span>   183    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Hwi&lt;/b&gt;: API is callable from a Hwi thread. &lt;/li&gt;
</span>   184    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Swi&lt;/b&gt;: API is callable from a Swi thread. &lt;/li&gt;
</span>   185    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Task&lt;/b&gt;: API is callable from a Task thread. &lt;/li&gt;
</span>   186    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Main&lt;/b&gt;: API is callable during any of these phases: &lt;/li&gt;
</span>   187    <span class="xdoc"> *           &lt;ul&gt;
</span>   188    <span class="xdoc"> *             &lt;li&gt; In your module startup after this module is started (e.g. CpIntc_Module_startupDone() returns TRUE). &lt;/li&gt;
</span>   189    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.lastFxns. &lt;/li&gt;
</span>   190    <span class="xdoc"> *             &lt;li&gt; During main().&lt;/li&gt;
</span>   191    <span class="xdoc"> *             &lt;li&gt; During BIOS.startupFxns.&lt;/li&gt;
</span>   192    <span class="xdoc"> *           &lt;/ul&gt;
</span>   193    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Startup&lt;/b&gt;: API is callable during any of these phases:&lt;/li&gt;
</span>   194    <span class="xdoc"> *           &lt;ul&gt;
</span>   195    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.firstFxns.&lt;/li&gt;
</span>   196    <span class="xdoc"> *             &lt;li&gt; In your module startup before this module is started (e.g. CpIntc_Module_startupDone() returns FALSE).&lt;/li&gt;
</span>   197    <span class="xdoc"> *           &lt;/ul&gt;
</span>   198    <span class="xdoc"> *       &lt;/ul&gt;
</span>   199    <span class="xdoc"> *    &lt;/td&gt;&lt;/tr&gt;
</span>   200    <span class="xdoc"> *
</span>   201    <span class="xdoc"> *  &lt;/table&gt;
</span>   202    <span class="xdoc"> *  <b>@p</b>
</span>   203    <span class="xdoc"> */</span>
   204    
   205    @DirectCall
   206    @ModuleStartup
   207    
   208    <span class=key>module</span> CpIntc
   209    {
   210        <span class="xdoc">/*!
</span>   211    <span class="xdoc">     *  ======== SysIntsView ========
</span>   212    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   213    <span class="xdoc">     */</span>
   214        <span class=key>metaonly</span> <span class=key>struct</span> SysIntsView {
   215            UInt         systemInt;
   216            UInt16       hostInt;
   217            String       fxn;
   218            UArg         arg;
   219            Bool         enabled;
   220        };
   221    
   222        <span class="xdoc">/*!
</span>   223    <span class="xdoc">     *  ======== rovViewInfo ========
</span>   224    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   225    <span class="xdoc">     */</span>
   226        @Facet
   227        <span class=key>metaonly</span> <span class=key>config</span> xdc.rov.ViewInfo.Instance rovViewInfo =
   228            xdc.rov.ViewInfo.create({
   229                viewMap: [
   230                    [<span class="string">'SysInts'</span>,
   231                        {
   232                            type: xdc.rov.ViewInfo.MODULE_DATA,
   233                            viewInitFxn: <span class="string">'viewInitSystemInts'</span>,
   234                            structName: <span class="string">'SysIntsView'</span>
   235                        }
   236                    ]
   237                ]
   238            });
   239    
   240        <span class="xdoc">/*! CpIntc dispatcher function type definition. */</span>
   241        <span class=key>typedef</span> Void (*FuncPtr)(UArg);
   242    
   243        <span class="xdoc">/*!
</span>   244    <span class="xdoc">     *  Common Platform Interrupt Controller.
</span>   245    <span class="xdoc">     */</span>
   246        <span class=key>struct</span> RegisterMap {
   247            UInt32 REV;         <span class="xdoc">/*! 0x00 Revision Register */</span>
   248            UInt32 CR;          <span class="xdoc">/*! 0x04 Control Register */</span>
   249            UInt32 RES_08;      <span class="xdoc">/*! 0x08 reserved */</span>
   250            UInt32 HCR;         <span class="xdoc">/*! 0x0C Host Control Register */</span>
   251            UInt32 GER;         <span class="xdoc">/*! 0x10 Global Enable Register */</span>
   252            UInt32 RES_14;      <span class="xdoc">/*! 0x14 reserved */</span>
   253            UInt32 RES_18;      <span class="xdoc">/*! 0x18 reserved */</span>
   254            UInt32 GNLR;        <span class="xdoc">/*! 0x1C Global Nesting Level Register */</span>
   255            UInt32 SISR;        <span class="xdoc">/*! 0x20 Status Index Set Register */</span>
   256            UInt32 SICR;        <span class="xdoc">/*! 0x24 Status Index Clear Register */</span>
   257            UInt32 EISR;        <span class="xdoc">/*! 0x28 Enable Index Set Register */</span>
   258            UInt32 EICR;        <span class="xdoc">/*! 0x2C Enable Index Clear Register */</span>
   259            UInt32 GWER;        <span class="xdoc">/*! 0x30 Global Wakeup Enable Register */</span>
   260            UInt32 HIEISR;      <span class="xdoc">/*! 0x34 Host Int Enable Index Set Register */</span>
   261            UInt32 HIDISR;      <span class="xdoc">/*! 0x38 Host Int Disable Index Set Register */</span>
   262            UInt32 RES_3C;      <span class="xdoc">/*! 0x3C reserved */</span>
   263            UInt32 PPR;         <span class="xdoc">/*! 0x40 Pacer Prescale Register */</span>
   264            UInt32 RES_44;      <span class="xdoc">/*! 0x44 reserved */</span>
   265            UInt32 RES_48;      <span class="xdoc">/*! 0x48 reserved */</span>
   266            UInt32 RES_4C;      <span class="xdoc">/*! 0x4C reserved */</span>
   267            Ptr   *VBR;         <span class="xdoc">/*! 0x50 Vector Base Register */</span>
   268            UInt32 VSR;         <span class="xdoc">/*! 0x54 Vector Size Register */</span>
   269            Ptr    VNR;         <span class="xdoc">/*! 0x58 Vector Null Register */</span>
   270            UInt32 RES_5C[9];   <span class="xdoc">/*! 0x5C-0x7C reserved */</span>
   271            Int32  GPIR;        <span class="xdoc">/*! 0x80 Global Prioritized Index Register */</span>
   272            Ptr   *GPVR;        <span class="xdoc">/*! 0x84 Global Prioritized Vector Register */</span>
   273            UInt32 RES_88;      <span class="xdoc">/*! 0x88 reserved */</span>
   274            UInt32 RES_8C;      <span class="xdoc">/*! 0x8C reserved */</span>
   275            UInt32 GSIER;       <span class="xdoc">/*! 0x90 Global Secure Interrupt Enable Register */</span>
   276            UInt32 SPIR;        <span class="xdoc">/*! 0x94 Secure Prioritized Index Register */</span>
   277            UInt32 RES_98[26];  <span class="xdoc">/*! 0x98-0xFC reserved */</span>
   278            UInt32 PPMR[64];    <span class="xdoc">/*! 0x100-0x1FC Pacer Parameter/Map Registers */</span>
   279            UInt32 SRSR[32];    <span class="xdoc">/*! 0x200-0x27C Status Raw/Set Registers */</span>
   280            UInt32 SECR[32];    <span class="xdoc">/*! 0x280-0x2FC Status Enabled/Clear Registers */</span>
   281            UInt32 ESR[32];     <span class="xdoc">/*! 0x300-0x37C Enable Set Registers */</span>
   282            UInt32 ECR[32];     <span class="xdoc">/*! 0x380-0x3FC Enable Clear Registers */</span>
   283            UInt8  CMR[1024];   <span class="xdoc">/*! 0x400-0x7FC Channel Map Registers */</span>
   284            UInt8  HIMR[256];   <span class="xdoc">/*! 0x800-0x8FC Host Interrupt Map Registers */</span>
   285            UInt32 HIPIR[256];  <span class="xdoc">/*! 0x900-0xCFC Host Interrupt Pri Index
</span>   286    <span class="xdoc">                                Registers */</span>
   287            UInt32 PR[32];      <span class="xdoc">/*! 0xD00-0xD7C Polarity Registers */</span>
   288            UInt32 TR[32];      <span class="xdoc">/*! 0xD80-0xDFC Type Registers */</span>
   289            UInt32 WER[64];     <span class="xdoc">/*! 0xE00-0xEFC Wakeup Enable Registers */</span>
   290            UInt32 DSR[64];     <span class="xdoc">/*! 0xF00-0xFFC Debug Select Registers */</span>
   291            UInt32 SER[32];     <span class="xdoc">/*! 0x1000-0x107C Secure Enable Registers */</span>
   292            UInt32 SDR[32];     <span class="xdoc">/*! 0x1080-0x10FC Secure Disable Registers */</span>
   293            UInt32 HINLR[256];  <span class="xdoc">/*! 0x1100-0x14FC Host Interrupt Nesting Level
</span>   294    <span class="xdoc">                                Registers */</span>
   295            UInt32 HIER[8];     <span class="xdoc">/*! 0x1500-0x151F Host Interrupt Enable Registers */</span>
   296            UInt32 RES1520[56]; <span class="xdoc">/*! 0x1520-0x15FC Reserved */</span>
   297            Ptr   *HIPVR[256];  <span class="xdoc">/*! 0x1600-0x19FC Host Interrupt Prioritized
</span>   298    <span class="xdoc">                                Vector */</span>
   299            UInt32 RES1A00[384];<span class="xdoc">/*! 0x1A00-0x1FFC Reserved */</span>
   300        };
   301    
   302        <span class="xdoc">/*!
</span>   303    <span class="xdoc">     *  System Interrupt Object.
</span>   304    <span class="xdoc">     */</span>
   305        <span class=key>metaonly</span> <span class=key>struct</span> SysIntObj {
   306            FuncPtr fxn;            <span class=comment>// Handler function for this event</span>
   307            UArg    arg;            <span class=comment>// Function argument</span>
   308            UInt16  hostInt;        <span class=comment>// Host interrupt this event maps to</span>
   309            Bool    enable;         <span class=comment>// Enable the system interrupt ?</span>
   310        };
   311    
   312        <span class="xdoc">/*!
</span>   313    <span class="xdoc">     *  ======== A_sysIntOutOfRange ========
</span>   314    <span class="xdoc">     *  Assert raised when system interrupt is out of range.
</span>   315    <span class="xdoc">     */</span>
   316        <span class=key>config</span> Assert.Id A_sysIntOutOfRange = {
   317            msg: <span class="string">"A_sysIntOutOfRange: Sys Int number passed is invalid."</span>
   318        };
   319    
   320        <span class="xdoc">/*!
</span>   321    <span class="xdoc">     *  Error raised when an unplugged system interrupt is executed.
</span>   322    <span class="xdoc">     */</span>
   323        <span class=key>config</span> Error.Id E_unpluggedSysInt = {
   324            msg: <span class="string">"E_unpluggedSysInt: System Interrupt# %d is unplugged"</span>
   325        };
   326    
   327        <span class="xdoc">/*!
</span>   328    <span class="xdoc">     *  ======== sysInts ========
</span>   329    <span class="xdoc">     *  Used for configuring the system interrupts.
</span>   330    <span class="xdoc">     *
</span>   331    <span class="xdoc">     *  During static configuration this array can be used to configure
</span>   332    <span class="xdoc">     *  the function to execute when a system interrupt is triggered,
</span>   333    <span class="xdoc">     *  the arg to the function, the host interrupt to which the system
</span>   334    <span class="xdoc">     *  interrupt is mapped too, and whether to enable the system interrupt.
</span>   335    <span class="xdoc">     */</span>
   336        <span class=key>metaonly</span> <span class=key>config</span> SysIntObj sysInts[];
   337    
   338        <span class="xdoc">/*!
</span>   339    <span class="xdoc">     *  ======== getHostIntKeyMeta ========
</span>   340    <span class="xdoc">     *  Returns a key that should be passed as an argument to CpIntc_dispatch()
</span>   341    <span class="xdoc">     *
</span>   342    <span class="xdoc">     *  If invalid host interrupt number is passed, the value -1 will be
</span>   343    <span class="xdoc">     *  returned.
</span>   344    <span class="xdoc">     *
</span>   345    <span class="xdoc">     *  <b>@param(intNum)</b>  Host interrupt number
</span>   346    <span class="xdoc">     *  <b>@b(returns)</b>     Key
</span>   347    <span class="xdoc">     */</span>
   348        <span class=key>metaonly</span> Int getHostIntKeyMeta(UInt hostInt);
   349    
   350        <span class="xdoc">/*!
</span>   351    <span class="xdoc">     *  ======== getIntNumMeta ========
</span>   352    <span class="xdoc">     *  Returns the Hwi interrupt number associated with the host
</span>   353    <span class="xdoc">     *  interrupt
</span>   354    <span class="xdoc">     *
</span>   355    <span class="xdoc">     *  If no ARM interrupt is associated with the host interrupt, the value
</span>   356    <span class="xdoc">     *  -1 will be returned.
</span>   357    <span class="xdoc">     *
</span>   358    <span class="xdoc">     *  <b>@param(hostInt)</b>  host interrupt number
</span>   359    <span class="xdoc">     *  <b>@b(returns)</b>      ARM interrupt number
</span>   360    <span class="xdoc">     *
</span>   361    <span class="xdoc">     *  <b>@a(Note)</b>
</span>   362    <span class="xdoc">     *  ARM CorePac interrupt number 0 to N in Keystone2 reference manual
</span>   363    <span class="xdoc">     *  maps to ARM GIC interrupt number 32 to (N + 32).
</span>   364    <span class="xdoc">     *
</span>   365    <span class="xdoc">     *  This function returns the ARM GIC interrupt number.
</span>   366    <span class="xdoc">     */</span>
   367        <span class=key>metaonly</span> Int getIntNumMeta(UInt hostInt);
   368    
   369        <span class="xdoc">/*!
</span>   370    <span class="xdoc">     *  ======== clearSystInt ========
</span>   371    <span class="xdoc">     *  Clears the system interrupt.
</span>   372    <span class="xdoc">     *
</span>   373    <span class="xdoc">     *  Writes the system interrupt number to the System Interrupt
</span>   374    <span class="xdoc">     *  Status Indexed Clear Register.
</span>   375    <span class="xdoc">     *
</span>   376    <span class="xdoc">     *  <b>@param(sysInt)</b>  system interrupt number
</span>   377    <span class="xdoc">     */</span>
   378        Void clearSysInt(UInt sysInt);
   379    
   380        <span class="xdoc">/*!
</span>   381    <span class="xdoc">     *  ======== disableAllHostInts ========
</span>   382    <span class="xdoc">     *  Disables all host interrupts.
</span>   383    <span class="xdoc">     *
</span>   384    <span class="xdoc">     *  Writes a 0 to the Global Enable Register.  It does not
</span>   385    <span class="xdoc">     *  override the individual host interrupt enable/disable bits.
</span>   386    <span class="xdoc">     */</span>
   387        Void disableAllHostInts();
   388    
   389        <span class="xdoc">/*!
</span>   390    <span class="xdoc">     *  ======== disableHostInt ========
</span>   391    <span class="xdoc">     *  Disables the host interrupt.
</span>   392    <span class="xdoc">     *
</span>   393    <span class="xdoc">     *  Writes the host interrupt number to the Host Interrupt
</span>   394    <span class="xdoc">     *  Enable Index Clear Register.
</span>   395    <span class="xdoc">     *
</span>   396    <span class="xdoc">     *  <b>@param(hostInt)</b> host interrupt number
</span>   397    <span class="xdoc">     */</span>
   398        Void disableHostInt(UInt hostInt);
   399    
   400        <span class="xdoc">/*!
</span>   401    <span class="xdoc">     *  ======== disableSysInt ========
</span>   402    <span class="xdoc">     *  Disables the system interrupt.
</span>   403    <span class="xdoc">     *
</span>   404    <span class="xdoc">     *  Writes the system interrupt number to the System Interrupt
</span>   405    <span class="xdoc">     *  Enable Indexed Clear Register.
</span>   406    <span class="xdoc">     *
</span>   407    <span class="xdoc">     *  <b>@param(sysInt)</b>  system interrupt number
</span>   408    <span class="xdoc">     */</span>
   409        Void disableSysInt(UInt sysInt);
   410    
   411        <span class="xdoc">/*!
</span>   412    <span class="xdoc">     *  ======== dispatch ========
</span>   413    <span class="xdoc">     *  The Interrupt service routine handler for CP_INTC events.
</span>   414    <span class="xdoc">     *
</span>   415    <span class="xdoc">     *  It is used internally, but can also be used by the user.
</span>   416    <span class="xdoc">     *
</span>   417    <span class="xdoc">     *  <b>@param(hostInt)</b>  host interrupt number
</span>   418    <span class="xdoc">     */</span>
   419        Void dispatch(UArg hostInt);
   420    
   421        <span class="xdoc">/*!
</span>   422    <span class="xdoc">     *  ======== dispatchPlug ========
</span>   423    <span class="xdoc">     *  Configures a CpIntc ISR dispatch entry.
</span>   424    <span class="xdoc">     *
</span>   425    <span class="xdoc">     *  Plugs the function and argument for the specified system interrupt.
</span>   426    <span class="xdoc">     *  Also enables the system interrupt if 'unmask' is set to 'true'.
</span>   427    <span class="xdoc">     *  Function does not map the system interrupt to a Hwi interrupt.
</span>   428    <span class="xdoc">     *
</span>   429    <span class="xdoc">     *  <b>@param(sysInt)</b>  system interrupt number
</span>   430    <span class="xdoc">     *  <b>@param(fxn)</b>     function
</span>   431    <span class="xdoc">     *  <b>@param(arg)</b>     argument to function
</span>   432    <span class="xdoc">     *  <b>@param(unmask)</b>  bool to unmask interrupt
</span>   433    <span class="xdoc">     */</span>
   434        Void dispatchPlug(UInt sysInt, FuncPtr fxn, UArg arg, Bool unmask);
   435    
   436        <span class="xdoc">/*!
</span>   437    <span class="xdoc">     *  ======== enableAllHostInts ========
</span>   438    <span class="xdoc">     *  Enables all host interrupts.
</span>   439    <span class="xdoc">     *
</span>   440    <span class="xdoc">     *  Writes a 1 to the Global Enable Register.  It does not
</span>   441    <span class="xdoc">     *  override the individual host interrupt enable/disable bits.
</span>   442    <span class="xdoc">     */</span>
   443        Void enableAllHostInts();
   444    
   445        <span class="xdoc">/*!
</span>   446    <span class="xdoc">     *  ======== enableHostInt ========
</span>   447    <span class="xdoc">     *  Enables the host interrupt.
</span>   448    <span class="xdoc">     *
</span>   449    <span class="xdoc">     *  Writes the host interrupt number to the Host Interrupt
</span>   450    <span class="xdoc">     *  Enable Indexed Set Register.
</span>   451    <span class="xdoc">     *
</span>   452    <span class="xdoc">     *  <b>@param(hostInt)</b>  host interrupt number
</span>   453    <span class="xdoc">     */</span>
   454        Void enableHostInt(UInt hostInt);
   455    
   456        <span class="xdoc">/*!
</span>   457    <span class="xdoc">     *  ======== enableSysInt ========
</span>   458    <span class="xdoc">     *  Enables the system interrupt.
</span>   459    <span class="xdoc">     *
</span>   460    <span class="xdoc">     *  Writes the system interrupt number to the System Interrupt
</span>   461    <span class="xdoc">     *  Enable Indexed Set Register.
</span>   462    <span class="xdoc">     *
</span>   463    <span class="xdoc">     *  <b>@param(sysInt)</b>  system interrupt number
</span>   464    <span class="xdoc">     */</span>
   465        Void enableSysInt(UInt sysInt);
   466    
   467        <span class="xdoc">/*!
</span>   468    <span class="xdoc">     *  ======== getIntNum ========
</span>   469    <span class="xdoc">     *  Returns the Hwi interrupt number associated with the host
</span>   470    <span class="xdoc">     *  interrupt
</span>   471    <span class="xdoc">     *
</span>   472    <span class="xdoc">     *  If no ARM interrupt is associated with the host interrupt, the value
</span>   473    <span class="xdoc">     *  -1 will be returned.
</span>   474    <span class="xdoc">     *
</span>   475    <span class="xdoc">     *  <b>@param(hostInt)</b>  host interrupt number
</span>   476    <span class="xdoc">     *  <b>@b(returns)</b>      ARM interrupt number
</span>   477    <span class="xdoc">     *
</span>   478    <span class="xdoc">     *  <b>@a(Note)</b>
</span>   479    <span class="xdoc">     *  ARM CorePac interrupt number 0 to N in Keystone2 reference manual
</span>   480    <span class="xdoc">     *  maps to ARM GIC interrupt number 32 to (N + 32).
</span>   481    <span class="xdoc">     *
</span>   482    <span class="xdoc">     *  This function returns the ARM GIC interrupt number.
</span>   483    <span class="xdoc">     */</span>
   484        Int getIntNum(UInt hostInt);
   485    
   486        <span class="xdoc">/*!
</span>   487    <span class="xdoc">     *  ======== getHostInt ========
</span>   488    <span class="xdoc">     *  Returns the host interrupt associated with the ARM CorePac interrupt
</span>   489    <span class="xdoc">     *
</span>   490    <span class="xdoc">     *  If no host interrupt is associated with the ARM interrupt, the value
</span>   491    <span class="xdoc">     *  -1 will be returned.
</span>   492    <span class="xdoc">     *
</span>   493    <span class="xdoc">     *  <b>@param(intNum)</b>  ARM CorePac interrupt number
</span>   494    <span class="xdoc">     *  <b>@b(returns)</b>     Host interrupt number
</span>   495    <span class="xdoc">     */</span>
   496        Int getHostInt(UInt intNum);
   497    
   498        <span class="xdoc">/*!
</span>   499    <span class="xdoc">     *  ======== getHostIntKey ========
</span>   500    <span class="xdoc">     *  Returns a key that should be passed as an argument to CpIntc_dispatch()
</span>   501    <span class="xdoc">     *
</span>   502    <span class="xdoc">     *  If invalid host interrupt number is passed, the value -1 will be
</span>   503    <span class="xdoc">     *  returned.
</span>   504    <span class="xdoc">     *
</span>   505    <span class="xdoc">     *  <b>@param(intNum)</b>  Host interrupt number
</span>   506    <span class="xdoc">     *  <b>@b(returns)</b>     Key
</span>   507    <span class="xdoc">     */</span>
   508        Int getHostIntKey(UInt hostInt);
   509    
   510        <span class="xdoc">/*!
</span>   511    <span class="xdoc">     *  ======== mapSysIntToHostInt ========
</span>   512    <span class="xdoc">     *  Maps a system interrupt to a host interrupt.
</span>   513    <span class="xdoc">     *
</span>   514    <span class="xdoc">     *  Writes the Channel Map Register to map a system interrupt to a
</span>   515    <span class="xdoc">     *  channel.  There is a 1 to 1 mapping between channels and
</span>   516    <span class="xdoc">     *  host interrupts.
</span>   517    <span class="xdoc">     *
</span>   518    <span class="xdoc">     *  <b>@param(sysInt)</b>  system interrupt number
</span>   519    <span class="xdoc">     *  <b>@param(hostInt)</b> host interrupt number
</span>   520    <span class="xdoc">     */</span>
   521        Void mapSysIntToHostInt(UInt sysInt, UInt hostInt);
   522    
   523        <span class="xdoc">/*!
</span>   524    <span class="xdoc">     *  ======== postSysInt ========
</span>   525    <span class="xdoc">     *  Triggers the system interrupt.
</span>   526    <span class="xdoc">     *
</span>   527    <span class="xdoc">     *  Writes the system interrupt number to the System Interrupt
</span>   528    <span class="xdoc">     *  Status Index Set Register. Used for diagnostic and test purposes
</span>   529    <span class="xdoc">     *  only.
</span>   530    <span class="xdoc">     *
</span>   531    <span class="xdoc">     *  <b>@param(sysInt)</b>  system interrupt number
</span>   532    <span class="xdoc">     */</span>
   533        Void postSysInt(UInt sysInt);
   534    
   535        <span class="xdoc">/*!
</span>   536    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   537    <span class="xdoc">     *  ======== unused ========
</span>   538    <span class="xdoc">     *  Default handler function registered for all unplugged system
</span>   539    <span class="xdoc">     *  interrupts.
</span>   540    <span class="xdoc">     */</span>
   541        Void unused(UArg arg);
   542    
   543    <span class=key>internal</span>:
   544    
   545        <span class="comment">/*
</span>   546    <span class="comment">     *  Host Interrupt Object.
</span>   547    <span class="comment">     */</span>
   548        <span class=key>struct</span> HostIntObj {
   549            UInt16  hostInt;        <span class=comment>// Host interrupt number this event maps to</span>
   550            UInt16  sysInt;         <span class=comment>// System interrupt number that maps to this</span>
   551                                    <span class=comment>// Host interrupt</span>
   552        };
   553    
   554        <span class="comment">/* Base address of the cp_intc controller */</span>
   555        <span class=key>metaonly</span> <span class=key>config</span> UInt32 baseAddr;
   556    
   557        <span class="comment">/* Number of systerm interrupts */</span>
   558        <span class=key>config</span> UInt32 numSysInts;
   559    
   560        <span class="comment">/* Number of ARM CorePac interrupts */</span>
   561        <span class=key>config</span> UInt32 numArmInts;
   562    
   563        <span class="comment">/* Number of system interrupt status registers */</span>
   564        <span class=key>config</span> Int numStatusRegs;
   565    
   566        <span class="comment">/* For mapping statically configured system interrupt to host interrupt */</span>
   567        <span class=key>config</span> UInt16 sysIntToHostInt[];
   568    
   569        <span class="comment">/* For mapping host interrups to ARM CorePac interrupt */</span>
   570        <span class=key>config</span> UInt16 hostIntToArmIntNum[];
   571    
   572        <span class="comment">/* For the ARM interrupt number table */</span>
   573        <span class=key>config</span> UInt16 intNum[];
   574    
   575        <span class=key>struct</span> DispatchTabElem {
   576            FuncPtr fxn;            <span class=comment>// function to execute</span>
   577            UArg arg;               <span class=comment>// arg for function</span>
   578        };
   579    
   580        <span class=key>struct</span> Module_State {
   581            volatile RegisterMap *controller;  <span class=comment>// Holds CP_INTC address on device.</span>
   582            Bits32          initSIER[];        <span class=comment>// Initial Sys Int Enable Reg values</span>
   583            HostIntObj      hostIntToSysInt[]; <span class=comment>// Sys Int associated with Host Int.</span>
   584            DispatchTabElem dispatchTab[];     <span class=comment>// Dispatcher Table.</span>
   585        };
   586    }
</pre>
</body></html>
