/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az152-47
+ date
Tue Sep 28 19:05:31 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1632855931
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Sep 28 2021 (18:30:30)
Run date:          Sep 28 2021 (19:05:32+0000)
Run host:          fv-az152-47.qln5d00okglujjccfnhxhxodph.cx.internal.cloudapp.net (pid=108608)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az152-47
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120796KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=13ab5372-a1a2-704d-b1c8-5c9b07044b0c, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1041-azure, OSVersion="#44~20.04.1-Ubuntu SMP Fri Aug 20 20:41:09 UTC 2021", HostName=fv-az152-47, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120796KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00319302 sec
      iterations=10000000... time=0.0309087 sec
      iterations=100000000... time=0.30979 sec
      iterations=400000000... time=1.246 sec
      iterations=400000000... time=0.921179 sec
      result: 2.46293 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00324472 sec
      iterations=10000000... time=0.0412716 sec
      iterations=100000000... time=0.418029 sec
      iterations=300000000... time=1.45448 sec
      result: 6.60032 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00200008 sec
      iterations=10000000... time=0.0202065 sec
      iterations=100000000... time=0.327431 sec
      iterations=300000000... time=0.78428 sec
      iterations=600000000... time=1.70256 sec
      result: 5.63857 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149805 sec
      iterations=10000... time=0.00168976 sec
      iterations=100000... time=0.0164797 sec
      iterations=1000000... time=0.153168 sec
      iterations=7000000... time=1.52146 sec
      result: 2.17352 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000498119 sec
      iterations=10000... time=0.0053142 sec
      iterations=100000... time=0.0507718 sec
      iterations=1000000... time=0.63043 sec
      iterations=2000000... time=1.39122 sec
      result: 6.95609 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.4e-06 sec
      iterations=10... time=3.7e-06 sec
      iterations=100... time=3.0201e-05 sec
      iterations=1000... time=0.000295012 sec
      iterations=10000... time=0.00293701 sec
      iterations=100000... time=0.029991 sec
      iterations=1000000... time=0.395235 sec
      iterations=3000000... time=1.40118 sec
      result: 52.6184 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.7e-06 sec
      iterations=10... time=4.5902e-05 sec
      iterations=100... time=0.000423916 sec
      iterations=1000... time=0.00426126 sec
      iterations=10000... time=0.0439087 sec
      iterations=100000... time=0.551238 sec
      iterations=200000... time=1.20962 sec
      result: 32.5073 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.0501e-05 sec
      iterations=100000... time=0.000297512 sec
      iterations=1000000... time=0.00298261 sec
      iterations=10000000... time=0.0301071 sec
      iterations=100000000... time=0.434097 sec
      iterations=300000000... time=1.31127 sec
      result: 0.546361 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.1001e-05 sec
      iterations=10000... time=0.000184407 sec
      iterations=100000... time=0.00185507 sec
      iterations=1000000... time=0.0190561 sec
      iterations=10000000... time=0.29124 sec
      iterations=40000000... time=1.04464 sec
      result: 3.2645 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=6.4e-06 sec
      iterations=100... time=5.8802e-05 sec
      iterations=1000... time=0.000583422 sec
      iterations=10000... time=0.00589983 sec
      iterations=100000... time=0.0597662 sec
      iterations=1000000... time=0.908862 sec
      iterations=2000000... time=1.695 sec
      result: 28.9982 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.901e-06 sec
      iterations=10... time=8.3903e-05 sec
      iterations=100... time=0.000837032 sec
      iterations=1000... time=0.0167177 sec
      iterations=10000... time=0.165927 sec
      iterations=70000... time=0.826295 sec
      iterations=140000... time=1.75551 sec
      result: 15.6793 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.7701e-05 sec
      iterations=10... time=0.000206608 sec
      iterations=100... time=0.00211288 sec
      iterations=1000... time=0.0480944 sec
      iterations=10000... time=0.239703 sec
      iterations=50000... time=1.81854 sec
      result: 0.0475105 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=4.4101e-05 sec
      iterations=10... time=0.000364214 sec
      iterations=100... time=0.00362514 sec
      iterations=1000... time=0.0365165 sec
      iterations=10000... time=0.49728 sec
      iterations=20000... time=0.917172 sec
      iterations=40000... time=2.04962 sec
      result: 0.237449 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00551771 sec
      iterations=10... time=0.0815157 sec
      iterations=100... time=0.687012 sec
      iterations=200... time=1.36117 sec
      result: 0.217686 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00297921 sec
      iterations=10000000... time=0.0429294 sec
      iterations=100000000... time=0.413132 sec
      iterations=300000000... time=1.2479 sec
      iterations=300000000... time=0.943476 sec
      result: 1.9709 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00332963 sec
      iterations=10000000... time=0.0481383 sec
      iterations=100000000... time=0.446534 sec
      iterations=200000000... time=0.887917 sec
      iterations=400000000... time=1.81025 sec
      result: 7.07084 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00205353 sec
      iterations=10000000... time=0.0326225 sec
      iterations=100000000... time=0.285632 sec
      iterations=400000000... time=1.11769 sec
      result: 5.72611 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149406 sec
      iterations=10000... time=0.00150231 sec
      iterations=100000... time=0.023308 sec
      iterations=1000000... time=0.213242 sec
      iterations=5000000... time=1.01609 sec
      result: 2.03218 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000454468 sec
      iterations=10000... time=0.00448392 sec
      iterations=100000... time=0.0731944 sec
      iterations=1000000... time=0.622358 sec
      iterations=2000000... time=1.24281 sec
      result: 6.21406 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=3.35e-06 sec
      iterations=10... time=3.6e-06 sec
      iterations=100... time=3.0101e-05 sec
      iterations=1000... time=0.000296911 sec
      iterations=10000... time=0.00301691 sec
      iterations=100000... time=0.0472002 sec
      iterations=1000000... time=0.410055 sec
      iterations=3000000... time=1.25248 sec
      result: 58.8654 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.551e-06 sec
      iterations=10... time=4.5152e-05 sec
      iterations=100... time=0.000423416 sec
      iterations=1000... time=0.00432456 sec
      iterations=10000... time=0.0589082 sec
      iterations=100000... time=0.580128 sec
      iterations=200000... time=1.14488 sec
      result: 34.3456 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.05e-06 sec
      iterations=10000... time=3.04515e-05 sec
      iterations=100000... time=0.000313062 sec
      iterations=1000000... time=0.00297086 sec
      iterations=10000000... time=0.030539 sec
      iterations=100000000... time=0.306911 sec
      iterations=400000000... time=1.23407 sec
      result: 0.385647 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.10005e-05 sec
      iterations=10000... time=0.000181057 sec
      iterations=100000... time=0.00181242 sec
      iterations=1000000... time=0.0190458 sec
      iterations=10000000... time=0.191534 sec
      iterations=60000000... time=1.18516 sec
      result: 2.46908 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9.5e-07 sec
      iterations=10... time=4.95e-06 sec
      iterations=100... time=4.47515e-05 sec
      iterations=1000... time=0.000443417 sec
      iterations=10000... time=0.00451427 sec
      iterations=100000... time=0.0459118 sec
      iterations=1000000... time=0.459023 sec
      iterations=2000000... time=0.916467 sec
      iterations=4000000... time=1.87135 sec
      result: 52.5311 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.601e-06 sec
      iterations=10... time=8.3803e-05 sec
      iterations=100... time=0.000835082 sec
      iterations=1000... time=0.00913975 sec
      iterations=10000... time=0.0857208 sec
      iterations=100000... time=0.881944 sec
      iterations=200000... time=1.7496 sec
      result: 22.4747 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.5505e-06 sec
      iterations=10... time=7.7603e-05 sec
      iterations=100... time=0.000767179 sec
      iterations=1000... time=0.00764494 sec
      iterations=10000... time=0.077774 sec
      iterations=100000... time=0.812011 sec
      iterations=200000... time=1.58111 sec
      result: 0.0922137 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.3752e-05 sec
      iterations=10... time=0.000443717 sec
      iterations=100... time=0.00443187 sec
      iterations=1000... time=0.0444409 sec
      iterations=10000... time=0.46272 sec
      iterations=20000... time=0.905109 sec
      iterations=40000... time=2.03082 sec
      result: 0.11487 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 2100 nsec
    MPI bandwidth: 3.19105 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Sep 28 19:06:34 UTC 2021
+ echo Done.
Done.
  Elapsed time: 62.9 s
