Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:24:11 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          44          
TIMING-18  Warning   Missing input or output delay  146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (69)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (69)
-------------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.312      -75.882                    114                  999        0.112        0.000                      0                  999        1.150        0.000                       0                   537  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.312      -75.882                    114                  999        0.112        0.000                      0                  999        1.150        0.000                       0                   537  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          114  Failing Endpoints,  Worst Slack       -1.312ns,  Total Violation      -75.882ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X45Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[2]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[3]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X45Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[4]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[5]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[6]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X44Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X44Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[7]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.848ns (42.751%)  route 2.475ns (57.249%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.296    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X45Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[8]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.848ns (42.760%)  route 2.474ns (57.240%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.956     4.827    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.951 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/cnt_1_fu_96[8]_i_1_comp/O
                         net (fo=8, routed)           0.344     5.295    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1_n_28
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X46Y78         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_1_fu_96_reg[1]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.972ns (46.205%)  route 2.296ns (53.795%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.174     4.046    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.170 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_6_comp_2/O
                         net (fo=16, routed)          0.587     4.756    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_6_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I2_O)        0.124     4.880 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2_comp_1/O
                         net (fo=30, routed)          0.361     5.241    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
    SLICE_X41Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X41Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X41Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[19]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                 -1.257    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.972ns (46.205%)  route 2.296ns (53.795%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1_reg[0]_replica/Q
                         net (fo=2, routed)           0.586     2.015    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ain_s1[0]_repN_alias
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.139 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2/ap_CS_fsm[11]_i_25/O
                         net (fo=1, routed)           0.000     2.139    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/u2_n_3
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.652 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_10_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.769 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.769    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_11_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.988 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[11]_i_7/O[0]
                         net (fo=1, routed)           0.588     3.576    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/sel0[23]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.295     3.871 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14/O
                         net (fo=2, routed)           0.174     4.046    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_14_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.170 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_6_comp_2/O
                         net (fo=16, routed)          0.587     4.756    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm[11]_i_6_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I2_O)        0.124     4.880 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/indvar_flatten_fu_92[29]_i_2_comp_1/O
                         net (fo=30, routed)          0.361     5.241    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/p_5_in
    SLICE_X41Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X41Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X41Y77         FDRE (Setup_fdre_C_CE)      -0.205     3.984    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/indvar_flatten_fu_92_reg[20]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                 -1.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y75         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[1]
    SLICE_X39Y75         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y75         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y75         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X47Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[23]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg_n_0_[23]
    SLICE_X46Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1[23]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1[23]_i_1_n_0
    SLICE_X46Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X46Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y63         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U20/sum_s1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_1_reg_286_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U20/ap_clk
    SLICE_X38Y70         FDRE                                         r  bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U20/sum_s1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U20/sum_s1_reg[9]/Q
                         net (fo=1, routed)           0.049     0.623    bd_0_i/hls_inst/inst/trunc_ln43_fu_163_p1[9]
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_286_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_286_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/tmp_1_reg_286_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_17_reg_347_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_2_reg_352_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y72         FDRE                                         r  bd_0_i/hls_inst/inst/empty_17_reg_347_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/empty_17_reg_347_reg[4]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/empty_17_reg_347_reg_n_0_[4]
    SLICE_X43Y72         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_352_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y72         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_352_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/tmp_2_reg_352_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln32_reg_367_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/j_fu_80_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X49Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln32_reg_367_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln32_reg_367_reg[5]/Q
                         net (fo=1, routed)           0.062     0.600    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln32_reg_367[5]
    SLICE_X48Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/j_fu_80_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X48Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/j_fu_80_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.019     0.451    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/j_fu_80_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1_reg_265_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U20/ain_s1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y70         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1_reg_265_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln1_reg_265_reg[17]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U20/Q[17]
    SLICE_X37Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U20/ain_s1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U20/ap_clk
    SLICE_X37Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U20/ain_s1_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U20/ain_s1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/j_fu_80_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln32_reg_367_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.134%)  route 0.097ns (33.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X48Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/j_fu_80_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/j_fu_80_reg[2]/Q
                         net (fo=4, routed)           0.097     0.648    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/j_fu_80_reg_n_0_[2]
    SLICE_X49Y79         LUT3 (Prop_lut3_I1_O)        0.048     0.696 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln32_reg_367[3]_i_1/O
                         net (fo=1, routed)           0.000     0.696    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln32_fu_226_p2[3]
    SLICE_X49Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln32_reg_367_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X49Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln32_reg_367_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.107     0.539    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln32_reg_367_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_32ns_32ns_32_2_1_U3/sum_s1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln282_fu_84_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_32ns_32ns_32_2_1_U3/ap_clk
    SLICE_X47Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_32ns_32ns_32_2_1_U3/sum_s1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_32ns_32ns_32_2_1_U3/sum_s1_reg[7]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/grp_fu_232_p2[7]
    SLICE_X47Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln282_fu_84_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X47Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln282_fu_84_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y78         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln282_fu_84_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_1_reg_286_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U21/bin_s1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y71         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_286_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  bd_0_i/hls_inst/inst/tmp_1_reg_286_reg[13]/Q
                         net (fo=4, routed)           0.062     0.636    bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U21/tmp_1_reg_286[13]
    SLICE_X37Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.681 r  bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U21/bin_s1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.681    bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U21/bin_s1[2]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U21/bin_s1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U21/ap_clk
    SLICE_X37Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U21/bin_s1_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U21/bin_s1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/select_ln28_reg_361_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_fu_88_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X45Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/select_ln28_reg_361_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/select_ln28_reg_361_reg[6]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/select_ln28_reg_361[6]
    SLICE_X46Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_fu_88_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X46Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_fu_88_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y79         FDRE (Hold_fdre_C_D)         0.063     0.495    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/cnt_fu_88_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         3.300       2.300      SLICE_X47Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X39Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X37Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X47Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X39Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X39Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X39Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X39Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X44Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.300       2.300      SLICE_X44Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.650       1.150      SLICE_X47Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.650       1.150      SLICE_X47Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X39Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X39Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X37Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X37Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X47Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X47Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X39Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X39Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.650       1.150      SLICE_X47Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.650       1.150      SLICE_X47Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X39Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X39Y77  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X37Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X37Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X47Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X47Y69  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X39Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.650       1.150      SLICE_X39Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X45Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_idle_INST_0/O
                         net (fo=1, unset)            0.973     2.070    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X45Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_idle_INST_0/O
                         net (fo=1, unset)            0.410     0.865    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.738ns  (logic 1.138ns (24.017%)  route 3.600ns (75.983%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, routed)           0.681     2.172    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.296 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.643     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.063 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.302     3.366    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.490 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.162     3.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.776 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.839     4.614    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124     4.738 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0/O
                         net (fo=0)                   0.973     5.711    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.738ns  (logic 1.138ns (24.017%)  route 3.600ns (75.983%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/i_fu_62_reg[0]/Q
                         net (fo=6, routed)           0.681     2.172    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[4]_0[0]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.296 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.643     2.939    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.063 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.302     3.366    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.490 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.162     3.652    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.776 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.839     4.614    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124     4.738 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0/O
                         net (fo=0)                   0.973     5.711    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_ln28_reg_349_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.877ns  (logic 0.704ns (18.159%)  route 3.173ns (81.841%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X45Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_ln28_reg_349_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_ln28_reg_349_reg[0]/Q
                         net (fo=13, routed)          1.184     2.613    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_ln28_reg_349_reg_n_0_[0]
    SLICE_X49Y77         LUT4 (Prop_lut4_I1_O)        0.124     2.737 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/mm_ce0_INST_0_i_3/O
                         net (fo=9, routed)           1.016     3.753    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/tmp_7_reg_3720
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.877 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/mm_ce0_INST_0/O
                         net (fo=0)                   0.973     4.850    mm_ce0
                                                                      r  mm_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.067ns  (logic 0.580ns (18.912%)  route 2.487ns (81.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/Q
                         net (fo=16, routed)          1.514     2.943    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/Q[2]
    SLICE_X47Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.067 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/mm_address0[1]_INST_0/O
                         net (fo=0)                   0.973     4.040    mm_address0[1]
                                                                      r  mm_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.067ns  (logic 0.580ns (18.912%)  route 2.487ns (81.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/Q
                         net (fo=16, routed)          1.514     2.943    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/Q[2]
    SLICE_X47Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.067 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/mm_address0[5]_INST_0/O
                         net (fo=0)                   0.973     4.040    mm_address0[5]
                                                                      r  mm_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.066ns  (logic 0.580ns (18.918%)  route 2.486ns (81.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/Q
                         net (fo=16, routed)          1.513     2.942    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/Q[2]
    SLICE_X47Y76         LUT5 (Prop_lut5_I1_O)        0.124     3.066 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/mm_address0[4]_INST_0/O
                         net (fo=0)                   0.973     4.039    mm_address0[4]
                                                                      r  mm_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.966ns  (logic 0.704ns (23.732%)  route 2.262ns (76.268%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_clk
    SLICE_X44Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=15, routed)          1.125     2.554    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ap_enable_reg_pp0_iter1
    SLICE_X46Y73         LUT5 (Prop_lut5_I1_O)        0.124     2.678 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/mm_we0_INST_0_i_1/O
                         net (fo=1, routed)           0.165     2.842    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/mm_we0_0
    SLICE_X46Y73         LUT5 (Prop_lut5_I4_O)        0.124     2.966 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/mm_we0_INST_0/O
                         net (fo=6, unset)            0.973     3.939    mm_we0
                                                                      r  mm_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.921ns  (logic 0.580ns (19.855%)  route 2.341ns (80.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/Q
                         net (fo=16, routed)          1.368     2.797    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/Q[2]
    SLICE_X48Y76         LUT5 (Prop_lut5_I1_O)        0.124     2.921 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/mm_address0[7]_INST_0/O
                         net (fo=0)                   0.973     3.894    mm_address0[7]
                                                                      r  mm_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.914ns  (logic 0.580ns (19.901%)  route 2.334ns (80.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/Q
                         net (fo=16, routed)          1.361     2.790    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/Q[2]
    SLICE_X48Y76         LUT5 (Prop_lut5_I1_O)        0.124     2.914 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/mm_address0[8]_INST_0/O
                         net (fo=0)                   0.973     3.887    mm_address0[8]
                                                                      r  mm_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.911ns  (logic 0.580ns (19.926%)  route 2.331ns (80.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/Q
                         net (fo=16, routed)          1.358     2.787    bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/Q[2]
    SLICE_X47Y75         LUT5 (Prop_lut5_I1_O)        0.124     2.911 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/mm_address0[2]_INST_0/O
                         net (fo=0)                   0.973     3.884    mm_address0[2]
                                                                      r  mm_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X45Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[10]
                                                                      r  mm_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X48Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[11]
                                                                      r  mm_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X44Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[13]
                                                                      r  mm_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X48Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[15]
                                                                      r  mm_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X44Y64         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[17]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[17]
                                                                      r  mm_d0[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X48Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[19]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[19]
                                                                      r  mm_d0[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X44Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[20]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[20]
                                                                      r  mm_d0[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X44Y64         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[21]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[21]
                                                                      r  mm_d0[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X44Y64         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[22]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[22]
                                                                      r  mm_d0[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X48Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[24]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[24]
                                                                      r  mm_d0[24] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.526ns  (logic 0.124ns (4.908%)  route 2.402ns (95.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.429     2.526    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X39Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.526ns  (logic 0.124ns (4.908%)  route 2.402ns (95.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.429     2.526    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X39Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/FSM_sequential_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.315ns  (logic 0.124ns (5.357%)  route 2.191ns (94.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.218     2.315    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/SR[0]
    SLICE_X46Y66         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/FSM_sequential_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X46Y66         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.315ns  (logic 0.124ns (5.357%)  route 2.191ns (94.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.218     2.315    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/SR[0]
    SLICE_X46Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X46Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.315ns  (logic 0.124ns (5.357%)  route 2.191ns (94.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.218     2.315    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/SR[0]
    SLICE_X46Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X46Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.124ns (5.364%)  route 2.188ns (94.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.215     2.312    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X47Y69         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y69         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.124ns (5.364%)  route 2.188ns (94.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.215     2.312    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.124ns (5.364%)  route 2.188ns (94.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.215     2.312    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/SR[0]
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.124ns (5.364%)  route 2.188ns (94.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.215     2.312    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 0.124ns (5.531%)  route 2.118ns (94.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.145     2.242    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X41Y73         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y73         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_s_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[0] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[0]
    SLICE_X45Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X45Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 in_s_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[10] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[10]
    SLICE_X44Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X44Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 in_s_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[11] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[11]
    SLICE_X47Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X47Y66         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 in_s_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[12] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[12]
    SLICE_X45Y64         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X45Y64         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 in_s_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[13] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[13]
    SLICE_X45Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X45Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[13]/C

Slack:                    inf
  Source:                 in_s_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[14] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[14]
    SLICE_X45Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X45Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 in_s_tdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[15] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[15]
    SLICE_X47Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X47Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[15]/C

Slack:                    inf
  Source:                 in_s_tdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[16] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[16]
    SLICE_X45Y64         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X45Y64         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[16]/C

Slack:                    inf
  Source:                 in_s_tdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[17] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[17]
    SLICE_X44Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X44Y63         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[17]/C

Slack:                    inf
  Source:                 in_s_tdata[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[18] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[18]
    SLICE_X45Y64         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=536, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X45Y64         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[18]/C





