// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package regblock_pkg;

    localparam REGBLOCK_DATA_WIDTH = 8;
    localparam REGBLOCK_MIN_ADDR_WIDTH = 1;
    localparam REGBLOCK_SIZE = 'h2;

    typedef struct {
        logic [7:0] next;
    } top__r1__f__in_t;

    typedef struct {
        top__r1__f__in_t f;
    } top__r1__in_t;

    typedef struct {
        top__r1__in_t r1;
    } regblock__in_t;

    typedef struct {
        logic rd_swacc;
    } top__r1__f__out_t;

    typedef struct {
        top__r1__f__out_t f;
    } top__r1__out_t;

    typedef struct {
        logic [7:0] value;
        logic wr_swacc;
    } top__r2__f__out_t;

    typedef struct {
        top__r2__f__out_t f;
    } top__r2__out_t;

    typedef struct {
        top__r1__out_t r1;
        top__r2__out_t r2;
    } regblock__out_t;
endpackage
