v 20110115 2
C 47700 49000 1 0 0 npn-2.sym
{
T 48300 49500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
}
C 46500 50200 1 90 0 resistor-1.sym
{
T 46100 50500 5 10 0 0 90 0 1
device=RESISTOR
}
C 46500 48400 1 90 0 resistor-1.sym
{
T 46100 48700 5 10 0 0 90 0 1
device=RESISTOR
}
C 48300 50200 1 90 0 resistor-1.sym
{
T 47900 50500 5 10 0 0 90 0 1
device=RESISTOR
}
C 48300 48000 1 90 0 resistor-1.sym
{
T 47900 48300 5 10 0 0 90 0 1
device=RESISTOR
}
C 48300 46700 1 90 0 resistor-1.sym
{
T 47900 47000 5 10 0 0 90 0 1
device=RESISTOR
}
C 48500 48900 1 270 0 capacitor.sym
{
T 49200 48700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 49400 48700 5 10 0 0 270 0 1
symversion=0.1
}
C 45500 49700 1 180 0 capacitor.sym
{
T 45300 49000 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 45300 48800 5 10 0 0 180 0 1
symversion=0.1
}
C 48700 49900 1 0 0 capacitor.sym
{
T 48900 50600 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 48900 50800 5 10 0 0 0 0 1
symversion=0.1
}
N 48200 50200 48200 50000 4
N 48700 50100 48200 50100 4
N 46400 50200 46400 49300 4
N 47700 49500 46400 49500 4
N 46400 49500 45500 49500 4
N 46400 51100 46400 51200 4
N 46400 51200 51600 51200 4
N 48200 51200 48200 51100 4
N 48200 49000 48200 48900 4
C 48100 46400 1 0 0 gnd-1.sym
C 46300 48100 1 0 0 gnd-1.sym
N 48200 48000 48200 47600 4
N 48700 48900 48700 49000 4
N 48700 49000 48200 49000 4
N 48700 48000 48200 48000 4
C 51100 49000 1 0 0 npn-2.sym
{
T 51700 49500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
}
C 50600 50200 1 90 0 resistor-1.sym
{
T 50200 50500 5 10 0 0 90 0 1
device=RESISTOR
}
C 50600 48400 1 90 0 resistor-1.sym
{
T 50200 48700 5 10 0 0 90 0 1
device=RESISTOR
}
C 51700 50200 1 90 0 resistor-1.sym
{
T 51300 50500 5 10 0 0 90 0 1
device=RESISTOR
}
C 51700 48100 1 90 0 resistor-1.sym
{
T 51300 48400 5 10 0 0 90 0 1
device=RESISTOR
}
C 51900 49000 1 270 0 capacitor.sym
{
T 52600 48800 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 52800 48800 5 10 0 0 270 0 1
symversion=0.1
}
N 51600 50200 51600 50000 4
N 51600 50100 53900 50100 4
N 50500 50200 50500 49300 4
N 51100 49500 50500 49500 4
N 50500 49500 49600 49500 4
N 50500 51100 50500 51200 4
N 51600 51200 51600 51100 4
C 51500 47800 1 0 0 gnd-1.sym
C 50400 48100 1 0 0 gnd-1.sym
N 52100 49000 51600 49000 4
N 52100 48100 51600 48100 4
N 49600 50100 49600 49500 4
C 50700 47700 1 180 0 resistor-1.sym
{
T 50400 47300 5 10 0 0 180 0 1
device=RESISTOR
}
C 53300 50000 1 270 0 capacitor.sym
{
T 54000 49800 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 54200 49800 5 10 0 0 270 0 1
symversion=0.1
}
C 53900 49900 1 0 0 capacitor.sym
{
T 54100 50600 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 54100 50800 5 10 0 0 0 0 1
symversion=0.1
}
N 49800 47600 48200 47600 4
N 50700 47600 53500 47600 4
N 53500 47600 53500 49100 4
N 55800 50100 54800 50100 4
N 53500 50000 53500 50100 4
L 46800 47500 46800 49100 3 0 0 0 -1 -1
L 46800 49100 47300 49100 3 0 0 0 -1 -1
L 47200 49200 47300 49100 3 0 0 0 -1 -1
L 47300 49100 47200 49000 3 0 0 0 -1 -1
L 55000 49700 55300 49700 3 0 0 0 -1 -1
L 55300 49700 55300 48700 3 0 0 0 -1 -1
L 55100 49800 55000 49700 3 0 0 0 -1 -1
L 55100 49600 55000 49700 3 0 0 0 -1 -1
C 55900 49100 1 90 0 resistor-1.sym
{
T 55500 49400 5 10 0 0 90 0 1
device=RESISTOR
}
C 55700 48800 1 0 0 gnd-1.sym
N 55800 50000 55800 50100 4
C 49200 51200 1 0 0 voltageSource.sym
B 43900 46000 12400 6000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 44600 49400 1 90 0 vcc-3.sym
