

================================================================
== Vitis HLS Report for 'BRAM_filter_Pipeline_VITIS_LOOP_27_2'
================================================================
* Date:           Sun Jun  9 02:29:50 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        zz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      398|      398|  3.980 us|  3.980 us|  398|  398|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |      396|      396|         2|          1|          1|   396|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %outt_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_mems_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %i_V"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V_1 = load i9 %i_V" [../src/BRAM_flt.cpp:29]   --->   Operation 10 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%icmp_ln27 = icmp_eq  i9 %i_V_1, i9 396" [../src/BRAM_flt.cpp:27]   --->   Operation 12 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 396, i64 396, i64 396"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%i = add i9 %i_V_1, i9 1" [../src/BRAM_flt.cpp:29]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %.split9, void %.preheader.preheader.preheader.exitStub" [../src/BRAM_flt.cpp:27]   --->   Operation 15 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%idx_1_cast = zext i9 %i_V_1" [../src/BRAM_flt.cpp:29]   --->   Operation 16 'zext' 'idx_1_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_mems_V_addr = getelementptr i8 %x_mems_V, i64 0, i64 %idx_1_cast" [../src/./BRAM_flt.hpp:30]   --->   Operation 17 'getelementptr' 'x_mems_V_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.23ns)   --->   "%x_mems_V_load = load i9 %x_mems_V_addr" [../src/./BRAM_flt.hpp:30]   --->   Operation 18 'load' 'x_mems_V_load' <Predicate = (!icmp_ln27)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 396> <RAM>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln29 = store i9 %i, i9 %i_V" [../src/BRAM_flt.cpp:29]   --->   Operation 19 'store' 'store_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 20 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (1.23ns)   --->   "%x_mems_V_load = load i9 %x_mems_V_addr" [../src/./BRAM_flt.hpp:30]   --->   Operation 21 'load' 'x_mems_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%outt_V_addr = getelementptr i8 %outt_V, i64 0, i64 %idx_1_cast" [../src/BRAM_flt.cpp:29]   --->   Operation 22 'getelementptr' 'outt_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.23ns)   --->   "%store_ln29 = store i8 %x_mems_V_load, i9 %outt_V_addr" [../src/BRAM_flt.cpp:29]   --->   Operation 23 'store' 'store_ln29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.31ns
The critical path consists of the following:
	'alloca' operation ('i.V') [3]  (0 ns)
	'load' operation ('val', ../src/BRAM_flt.cpp:29) on local variable 'i.V' [9]  (0 ns)
	'getelementptr' operation ('x_mems_V_addr', ../src/./BRAM_flt.hpp:30) [18]  (0 ns)
	'load' operation ('x_mems_V_load', ../src/./BRAM_flt.hpp:30) on array 'x_mems_V' [19]  (1.24 ns)
	blocking operation 0.0706 ns on control path)

 <State 2>: 2.47ns
The critical path consists of the following:
	'load' operation ('x_mems_V_load', ../src/./BRAM_flt.hpp:30) on array 'x_mems_V' [19]  (1.24 ns)
	'store' operation ('store_ln29', ../src/BRAM_flt.cpp:29) of variable 'x_mems_V_load', ../src/./BRAM_flt.hpp:30 on array 'outt_V' [21]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
