#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 28 11:48:05 2026
# Process ID: 263881
# Current directory: /net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.runs/synth_1
# Command line: vivado -log CPU_Bootloader.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_Bootloader.tcl
# Log file: /net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.runs/synth_1/CPU_Bootloader.vds
# Journal file: /net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.runs/synth_1/vivado.jou
# Running On: 24e206-10, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 16, Host memory: 33046 MB
#-----------------------------------------------------------
source CPU_Bootloader.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/utils_1/imports/synth_1/CPU_Bootloader.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/utils_1/imports/synth_1/CPU_Bootloader.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU_Bootloader -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 263934
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/xilinx/2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2273.191 ; gain = 373.738 ; free physical = 9758 ; free virtual = 21898
Synthesis current peak Physical Memory [PSS] (MB): peak = 1482.435; parent = 1274.232; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3871.023; parent = 2273.195; children = 1597.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_Bootloader' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/CPU_Bootloader.vhd:21]
	Parameter RAM_ADR_WIDTH bound to: 7 - type: integer 
	Parameter NbBits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Control_unit' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Control_unit.vhd:34' bound to instance 'UC' of component 'Control_Unit' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/CPU_Bootloader.vhd:156]
INFO: [Synth 8-638] synthesizing module 'Control_unit' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Control_unit.vhd:60]
	Parameter RAM_ADR_WIDTH bound to: 7 - type: integer 
	Parameter NbBits bound to: 16 - type: integer 
	Parameter Nbadr bound to: 7 - type: integer 
	Parameter NbBits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'RI' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/RI.vhd:34' bound to instance 'Inst_Reg' of component 'RI' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Control_unit.vhd:122]
INFO: [Synth 8-638] synthesizing module 'RI' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/RI.vhd:46]
	Parameter Nbadr bound to: 7 - type: integer 
	Parameter NbBits bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RI' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/RI.vhd:46]
INFO: [Synth 8-3491] module 'FSM' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/FSM.vhd:34' bound to instance 'CPU' of component 'FSM' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Control_unit.vhd:133]
INFO: [Synth 8-638] synthesizing module 'FSM' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/FSM.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FSM' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/FSM.vhd:60]
	Parameter Nbadr bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'PC' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/PC.vhd:34' bound to instance 'Program_Counter' of component 'PC' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Control_unit.vhd:158]
INFO: [Synth 8-638] synthesizing module 'PC' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/PC.vhd:45]
	Parameter Nbadr bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PC' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/PC.vhd:45]
INFO: [Synth 8-226] default block is never used [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Control_unit.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'Control_unit' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Control_unit.vhd:60]
	Parameter NbBits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Processing_unit' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Processing_unit.vhd:34' bound to instance 'UT' of component 'Processing_unit' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/CPU_Bootloader.vhd:181]
INFO: [Synth 8-638] synthesizing module 'Processing_unit' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Processing_unit.vhd:56]
	Parameter NbBits bound to: 16 - type: integer 
	Parameter NbBits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'UAL' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/UAL.vhd:34' bound to instance 'ALU' of component 'UAL' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Processing_unit.vhd:92]
INFO: [Synth 8-638] synthesizing module 'UAL' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/UAL.vhd:45]
	Parameter NbBits bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UAL' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/UAL.vhd:45]
	Parameter NbBits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Registre_File' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Registre_File.vhd:34' bound to instance 'Reg_File' of component 'Registre_File' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Processing_unit.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Registre_File' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Registre_File.vhd:44]
	Parameter NbBits bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Registre_File' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Registre_File.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Processing_unit' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/Processing_unit.vhd:56]
	Parameter RAM_ADR_WIDTH bound to: 7 - type: integer 
	Parameter RAM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'boot_loader' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/boot_loader.vhd:5' bound to instance 'BL' of component 'boot_loader' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/CPU_Bootloader.vhd:202]
INFO: [Synth 8-638] synthesizing module 'boot_loader' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/boot_loader.vhd:23]
	Parameter RAM_ADR_WIDTH bound to: 7 - type: integer 
	Parameter RAM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'UART_recv' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/uart_recv.vhd:27' bound to instance 'inst_uart_recv' of component 'UART_recv' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/boot_loader.vhd:99]
INFO: [Synth 8-638] synthesizing module 'UART_recv' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/uart_recv.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'UART_recv' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/uart_recv.vhd:36]
	Parameter fifo_size bound to: 4 - type: integer 
	Parameter fifo_almost bound to: 2 - type: integer 
	Parameter drop_oldest_when_full bound to: 0 - type: bool 
	Parameter asynch_fifo_full bound to: 1 - type: bool 
	Parameter baudrate bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'UART_fifoed_send' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/UART_fifoed_send_V1.vhd:18' bound to instance 'inst_uart_send' of component 'UART_fifoed_send' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/boot_loader.vhd:107]
INFO: [Synth 8-638] synthesizing module 'UART_fifoed_send' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/UART_fifoed_send_V1.vhd:39]
	Parameter fifo_size bound to: 4 - type: integer 
	Parameter fifo_almost bound to: 2 - type: integer 
	Parameter drop_oldest_when_full bound to: 0 - type: bool 
	Parameter asynch_fifo_full bound to: 1 - type: bool 
	Parameter baudrate bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_fifoed_send' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/UART_fifoed_send_V1.vhd:39]
INFO: [Synth 8-3491] module 'byte_2_word' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/byte_2_word.vhd:32' bound to instance 'b2w' of component 'byte_2_word' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/boot_loader.vhd:128]
INFO: [Synth 8-638] synthesizing module 'byte_2_word' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/byte_2_word.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'byte_2_word' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/byte_2_word.vhd:42]
INFO: [Synth 8-3491] module 'word_2_byte' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/word_2_byte.vhd:32' bound to instance 'w2b' of component 'word_2_byte' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/boot_loader.vhd:157]
INFO: [Synth 8-638] synthesizing module 'word_2_byte' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/word_2_byte.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'word_2_byte' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/word_2_byte.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'boot_loader' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/boot_loader.vhd:23]
INFO: [Synth 8-3491] module 'CTRL_LED' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_LED.vhd:34' bound to instance 'LED_CTRL' of component 'CTRL_LED' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/CPU_Bootloader.vhd:218]
INFO: [Synth 8-638] synthesizing module 'CTRL_LED' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_LED.vhd:42]
WARNING: [Synth 8-614] signal 'led_reg' is read in the process but is not in the sensitivity list [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_LED.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'CTRL_LED' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_LED.vhd:42]
INFO: [Synth 8-3491] module 'CTRL_SeptSeg' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_SeptSeg.vhd:34' bound to instance 'SEPT_SEG_CTRL' of component 'CTRL_SeptSeg' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/CPU_Bootloader.vhd:226]
INFO: [Synth 8-638] synthesizing module 'CTRL_SeptSeg' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_SeptSeg.vhd:42]
INFO: [Synth 8-3491] module 'bin_to_dec' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/bin_to_dec.vhd:34' bound to instance 'bit_dec' of component 'bin_to_dec' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_SeptSeg.vhd:97]
INFO: [Synth 8-638] synthesizing module 'bin_to_dec' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/bin_to_dec.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'bin_to_dec' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/bin_to_dec.vhd:40]
INFO: [Synth 8-3491] module 'ce_3KHz' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/ce_3KHz.vhd:34' bound to instance 'clock_segment' of component 'ce_3KHz' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_SeptSeg.vhd:100]
INFO: [Synth 8-638] synthesizing module 'ce_3KHz' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/ce_3KHz.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ce_3KHz' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/ce_3KHz.vhd:41]
INFO: [Synth 8-3491] module 'Transcodeur4_7' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/Transcodeur4_7.vhd:34' bound to instance 'Mux1input' of component 'Transcodeur4_7' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_SeptSeg.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Transcodeur4_7' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/Transcodeur4_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Transcodeur4_7' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/Transcodeur4_7.vhd:39]
INFO: [Synth 8-3491] module 'Transcodeur4_7' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/Transcodeur4_7.vhd:34' bound to instance 'Mux2input' of component 'Transcodeur4_7' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_SeptSeg.vhd:106]
INFO: [Synth 8-3491] module 'compteur_mod4' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/compteur_mod4.vhd:34' bound to instance 'cmp_mod4' of component 'compteur_mod4' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_SeptSeg.vhd:109]
INFO: [Synth 8-638] synthesizing module 'compteur_mod4' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/compteur_mod4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'compteur_mod4' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/compteur_mod4.vhd:40]
INFO: [Synth 8-3491] module 'MUX_AN' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/MUX_AN.vhd:34' bound to instance 'Mux_Anode' of component 'MUX_AN' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_SeptSeg.vhd:112]
INFO: [Synth 8-638] synthesizing module 'MUX_AN' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/MUX_AN.vhd:41]
INFO: [Synth 8-226] default block is never used [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/MUX_AN.vhd:49]
WARNING: [Synth 8-614] signal 'E0' is read in the process but is not in the sensitivity list [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/MUX_AN.vhd:47]
WARNING: [Synth 8-614] signal 'E1' is read in the process but is not in the sensitivity list [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/MUX_AN.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'MUX_AN' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/MUX_AN.vhd:41]
INFO: [Synth 8-3491] module 'MUX4_1_4bits' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/MUX4_1_4bits.vhd:34' bound to instance 'Multiplixer_4bit' of component 'MUX4_1_4bits' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_SeptSeg.vhd:115]
INFO: [Synth 8-638] synthesizing module 'MUX4_1_4bits' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/MUX4_1_4bits.vhd:41]
INFO: [Synth 8-226] default block is never used [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/MUX4_1_4bits.vhd:49]
WARNING: [Synth 8-614] signal 'E0' is read in the process but is not in the sensitivity list [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/MUX4_1_4bits.vhd:47]
WARNING: [Synth 8-614] signal 'E1' is read in the process but is not in the sensitivity list [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/MUX4_1_4bits.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'MUX4_1_4bits' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/new/MUX4_1_4bits.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'CTRL_SeptSeg' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/CTRL_SeptSeg.vhd:42]
	Parameter NbBits bound to: 16 - type: integer 
	Parameter Nbadr bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'RAM_SP_64_8' declared at '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/RAM_SP_64_8.vhd:34' bound to instance 'UM' of component 'RAM_SP_64_8' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/CPU_Bootloader.vhd:244]
INFO: [Synth 8-638] synthesizing module 'RAM_SP_64_8' [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/RAM_SP_64_8.vhd:47]
	Parameter NbBits bound to: 16 - type: integer 
	Parameter Nbadr bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_SP_64_8' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/new/RAM_SP_64_8.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CPU_Bootloader' (0#1) [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/sources_1/imports/VHDL/CPU/CPU_Bootloader.vhd:21]
WARNING: [Synth 8-7129] Port data_in[10] in module RI is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9] in module RI is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[8] in module RI is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module RI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2345.160 ; gain = 445.707 ; free physical = 9831 ; free virtual = 21971
Synthesis current peak Physical Memory [PSS] (MB): peak = 1482.435; parent = 1274.232; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3942.992; parent = 2345.164; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2362.973 ; gain = 463.520 ; free physical = 9826 ; free virtual = 21967
Synthesis current peak Physical Memory [PSS] (MB): peak = 1482.435; parent = 1274.232; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3960.805; parent = 2362.977; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2362.973 ; gain = 463.520 ; free physical = 9826 ; free virtual = 21967
Synthesis current peak Physical Memory [PSS] (MB): peak = 1482.435; parent = 1274.232; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3960.805; parent = 2362.977; children = 1597.828
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2362.973 ; gain = 0.000 ; free physical = 9819 ; free virtual = 21959
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/constrs_1/imports/XDC/Nexys4_100T.xdc]
WARNING: [Vivado 12-584] No ports matched 'sept_segment[7]'. [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/constrs_1/imports/XDC/Nexys4_100T.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/constrs_1/imports/XDC/Nexys4_100T.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/constrs_1/imports/XDC/Nexys4_100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.srcs/constrs_1/imports/XDC/Nexys4_100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_Bootloader_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_Bootloader_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.723 ; gain = 0.000 ; free physical = 9714 ; free virtual = 21855
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2522.723 ; gain = 0.000 ; free physical = 9714 ; free virtual = 21855
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/xilinx/2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9797 ; free virtual = 21938
Synthesis current peak Physical Memory [PSS] (MB): peak = 1482.435; parent = 1274.232; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9798 ; free virtual = 21938
Synthesis current peak Physical Memory [PSS] (MB): peak = 1482.435; parent = 1274.232; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9800 ; free virtual = 21941
Synthesis current peak Physical Memory [PSS] (MB): peak = 1482.435; parent = 1274.232; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'etat_p_reg' in module 'FSM'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_recv'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'boot_loader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
             fetch_instr |                             0001 |                             0001
       fetch_instr_delay |                             0010 |                             0010
                  decode |                             0011 |                             0011
                 iSTATE2 |                             0100 |                             1001
                 exe_sta |                             0101 |                             0111
                 iSTATE3 |                             0110 |                             1000
                 iSTATE1 |                             0111 |                             1010
                  iSTATE |                             1000 |                             1100
                 iSTATE0 |                             1001 |                             1011
                fetch_op |                             1010 |                             0100
          fetch_op_delay |                             1011 |                             0101
                 iSTATE4 |                             1100 |                             0110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_p_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
           zero_as_input |                              110 |                              001
           wait_next_bit |                              100 |                              010
              bit_sample |                              101 |                              011
            bit_received |                              011 |                              100
           wait_stop_bit |                              010 |                              101
        last_bit_is_zero |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_recv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                       0000000001 |                             0000
            wait_rx_byte |                       0000000010 |                             0001
           write_rx_byte |                       0000000100 |                             0011
           wait_scan_mem |                       0000001000 |                             0100
            read_tx_byte |                       0000010000 |                             0101
               enable_tx |                       0000100000 |                             0111
                    over |                       0001000000 |                             1001
    incr_tx_byte_counter |                       0010000000 |                             0110
           wait_8k_cycle |                       0100000000 |                             1000
    incr_rx_byte_counter |                       1000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'boot_loader'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9792 ; free virtual = 21934
Synthesis current peak Physical Memory [PSS] (MB): peak = 1482.435; parent = 1274.232; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	               2K Bit	(128 X 16 bit)          RAMs := 1     
	               32 Bit	(4 X 8 bit)          RAMs := 1     
+---Muxes : 
	   6 Input   17 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 8     
	   3 Input   10 Bit        Muxes := 1     
	   7 Input   10 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 6     
	  14 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 18    
	  14 Input    1 Bit        Muxes := 13    
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port data_in[10] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[8] in module Control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module Control_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9752 ; free virtual = 21897
Synthesis current peak Physical Memory [PSS] (MB): peak = 1482.435; parent = 1274.232; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|CPU_Bootloader | UM/grid_ram_reg | 128 x 16(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------+----------------------------+-----------+----------------------+-------------+
|Module Name    | RTL Object                 | Inference | Size (Depth x Width) | Primitives  | 
+---------------+----------------------------+-----------+----------------------+-------------+
|CPU_Bootloader | BL/inst_uart_send/FIFO_reg | Implied   | 4 x 8                | RAM32M x 2  | 
+---------------+----------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9623 ; free virtual = 21769
Synthesis current peak Physical Memory [PSS] (MB): peak = 1591.925; parent = 1383.765; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9614 ; free virtual = 21760
Synthesis current peak Physical Memory [PSS] (MB): peak = 1598.284; parent = 1390.124; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|CPU_Bootloader | UM/grid_ram_reg | 128 x 16(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+---------------+----------------------------+-----------+----------------------+-------------+
|Module Name    | RTL Object                 | Inference | Size (Depth x Width) | Primitives  | 
+---------------+----------------------------+-----------+----------------------+-------------+
|CPU_Bootloader | BL/inst_uart_send/FIFO_reg | Implied   | 4 x 8                | RAM32M x 2  | 
+---------------+----------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance UM/grid_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9614 ; free virtual = 21760
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.089; parent = 1391.929; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9616 ; free virtual = 21762
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.589; parent = 1392.429; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9616 ; free virtual = 21762
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.589; parent = 1392.429; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9616 ; free virtual = 21762
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.593; parent = 1392.433; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9616 ; free virtual = 21762
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.655; parent = 1392.495; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9616 ; free virtual = 21762
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.722; parent = 1392.562; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9616 ; free virtual = 21762
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.722; parent = 1392.562; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    21|
|3     |LUT1     |     4|
|4     |LUT2     |    23|
|5     |LUT3     |    93|
|6     |LUT4     |    52|
|7     |LUT5     |   127|
|8     |LUT6     |   138|
|9     |RAM32M   |     1|
|10    |RAM32X1D |     2|
|11    |RAMB18E1 |     1|
|12    |FDCE     |   173|
|13    |FDPE     |     1|
|14    |FDRE     |    52|
|15    |FDSE     |    15|
|16    |IBUF     |     4|
|17    |OBUF     |    32|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9616 ; free virtual = 21762
Synthesis current peak Physical Memory [PSS] (MB): peak = 1600.722; parent = 1392.562; children = 208.202
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.539; parent = 2490.711; children = 1597.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2522.723 ; gain = 463.520 ; free physical = 9665 ; free virtual = 21811
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2522.723 ; gain = 623.270 ; free physical = 9665 ; free virtual = 21811
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.723 ; gain = 0.000 ; free physical = 9794 ; free virtual = 21940
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.723 ; gain = 0.000 ; free physical = 9732 ; free virtual = 21878
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete, checksum: c65af6a9
INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 15 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2522.723 ; gain = 950.371 ; free physical = 9948 ; free virtual = 22094
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/net/netud/e/nhitar/Bureau/Conception_CPU/mini-cpu-students/mini-cpu/VIVADO/project_1.runs/synth_1/CPU_Bootloader.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_Bootloader_utilization_synth.rpt -pb CPU_Bootloader_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 28 11:48:26 2026...
