peripheral:
  $extends: periph.inc | peripheral
  name: ADC1
  desc: Analog to digital converter
  base: 0x40012400
  registers:
    SR:
      desc: ADC status register
      offset: 0x0
      size: 32
      fields:
        AWD:
          desc: Analog watchdog flag
          bits: 0
        EOC:
          desc: End of conversion
          bits: 1
        JEOC:
          desc: Injected channel end of conversion
          bits: 2
        JSTRT:
          desc: Injected channel Start flag
          bits: 3
        STRT:
          desc: Regular channel Start flag
          bits: 4
    CR1:
      desc: ADC control register 1
      offset: 0x4
      size: 32
      fields:
        AWDCH:
          desc: Analog watchdog channel select bits
          bits: 4-0
          enum:
            '0':
              desc: ADC analog Channel0
              val: 0
            '1':
              desc: ADC analog Channel1
              val: 1
            '2':
              desc: ADC analog Channel2
              val: 2
            '3':
              desc: ADC analog Channel3
              val: 3
            '4':
              desc: ADC analog Channel4
              val: 4
            '5':
              desc: ADC analog Channel5
              val: 5
            '6':
              desc: ADC analog Channel6
              val: 6
            '7':
              desc: ADC analog Channel7
              val: 7
            '8':
              desc: ADC analog Channel8
              val: 8
            '9':
              desc: ADC analog Channel9
              val: 9
            '10':
              desc: ADC analog Channel10
              val: 10
            '11':
              desc: ADC analog Channel11
              val: 11
            '12':
              desc: ADC analog Channel12
              val: 12
            '13':
              desc: ADC analog Channel13
              val: 13
            '14':
              desc: ADC analog Channel14
              val: 14
            '15':
              desc: ADC analog Channel15
              val: 15
            '16':
              desc: ADC analog Channel16
              val: 16
            '17':
              desc: ADC analog Channel17
              val: 17
        EOCIE:
          desc: Interrupt enable for EOC
          bits: 5
        AWDIE:
          desc: Analog watchdog interrupt enable
          bits: 6
        JEOCIE:
          desc: Interrupt enable for injected channels
          bits: 7
        SCAN:
          desc: Scan mode
          bits: 8
        AWDSGL:
          desc: Enable the watchdog on a single channel in scan mode
          bits: 9
        JAUTO:
          desc: Automatic Injected Group conversion
          bits: 10
        DISCEN:
          desc: Discontinuous mode on regular channels
          bits: 11
        JDISCEN:
          desc: Discontinuous mode on injected channels
          bits: 12
        DISCNUM:
          desc: Discontinuous mode channel count
          bits: 15-13
        DUALMOD:
          desc: Dual mode selection
          bits: 19-16
          enum:
            INDEPENDED:
              desc: Independent mode
              val: 0
            REG_INJ:
              desc: Combined regular simultaneous + injected simultaneous mode
              val: 1
            REG_ALT_TRIG:
              desc: Combined regular simultaneous + alternate trigger mode
              val: 2
            INJ_FAST_INTER:
              desc: Combined injected simultaneous + fast interleaved mode
              val: 3
            INJ_SLOW_INTER:
              desc: Combined injected simultaneous + slow Interleaved mode
              val: 4
            INJ_ONLY:
              desc: Injected simultaneous mode only
              val: 5
            REG_ONLY:
              desc: Regular simultaneous mode only
              val: 6
            FAST_INTER:
              desc: Fast interleaved mode only
              val: 7
            SLOW_INTER:
              desc: Slow interleaved mode only
              val: 8
            ALT_TRIG:
              desc: Alternate trigger mode only
              val: 9
        JAWDEN:
          desc: Analog watchdog enable on injected channels
          bits: 22
        AWDEN:
          desc: Analog watchdog enable on regular channels
          bits: 23
    CR2:
      desc: ADC control register 2
      offset: 0x8
      size: 32
      fields:
        ADON:
          desc: A/D converter ON / OFF
          bits: 0
        CONT:
          desc: Continuous conversion
          bits: 1
        CAL:
          desc: A/D Calibration
          bits: 2
        RSTCAL:
          desc: Reset calibration
          bits: 3
        DMA:
          desc: Direct memory access mode
          bits: 8
        ALIGN:
          desc: Data alignment
          bits: 11
        JEXTSEL:
          desc: External event select for injected group
          bits: 14-12
        JEXTTRIG:
          desc: External trigger conversion mode for injected channels
          bits: 15
        EXTSEL:
          desc: External event select for regular group
          bits: 19-17
        EXTTRIG:
          desc: External trigger conversion mode for regular channels
          bits: 20
        JSWSTART:
          desc: Start conversion of injected channels
          bits: 21
        SWSTART:
          desc: Start conversion of regular channels
          bits: 22
        TSVREFE:
          desc: Temperature sensor and VREFINT enable
          bits: 23
    SMPR1:
      desc: ADC control register 1
      offset: 0xC
      size: 32
      fields:
        SMP10: &SMP10
          desc: Channel x Sample time selection
          bits: 2-0
          enum:
            1_5CYC:
              desc: 1.5 cycles
              val: 0
            7_5CYC:
              desc: 7.5 cycles
              val: 1
            13_5CYC:
              desc: 13.5 cycles
              val: 2
            28_5CYC:
              desc: 28.5 cycles
              val: 3
            41_5CYC:
              desc: 41.5 cycles
              val: 4
            55_5CYC:
              desc: 55.5 cycles
              val: 5
            71_5CYC:
              desc: 71.5 cycles
              val: 6
            239_5CYC:
              desc: 239.5 cycles
              val: 7
        SMP11:
          <<: *SMP10
          bits: 5-3
        SMP12:
          <<: *SMP10
          bits: 8-6
        SMP13:
          <<: *SMP10
          bits: 11-9
        SMP14:
          <<: *SMP10
          bits: 14-12
        SMP15:
          <<: *SMP10
          bits: 17-15
        SMP16:
          <<: *SMP10
          bits: 20-18
        SMP17:
          <<: *SMP10
          bits: 23-21
    SMPR2:
      desc: ADC control register 2
      offset: 0x10
      size: 32
      fields:
        SMP0:
          <<: *SMP10
          bits: 2-0
        SMP1:
          <<: *SMP10
          bits: 5-3
        SMP2:
          <<: *SMP10
          bits: 8-6
        SMP3:
          <<: *SMP10
          bits: 11-9
        SMP4:
          <<: *SMP10
          bits: 14-12
        SMP5:
          <<: *SMP10
          bits: 17-15
        SMP6:
          <<: *SMP10
          bits: 20-18
        SMP7:
          <<: *SMP10
          bits: 23-21
        SMP8:
          <<: *SMP10
          bits: 26-24
        SMP9:
          <<: *SMP10
          bits: 29-27
    JOFR1: &JOFR1
      desc: ADC injected channel data offset register 1
      offset: 0x14
      size: 32
      fields:
        JOFFSET:
          desc: Data offset for injected channel x
          bits: 11-0
    JOFR2:
      <<: *JOFR1
      desc: ADC injected channel data offset register 2
      offset: 0x18
    JOFR3:
      <<: *JOFR1
      desc: ADC injected channel data offset register 3
      offset: 0x1c
    JOFR4:
      <<: *JOFR1
      desc: ADC injected channel data offset register 4
      offset: 0x20
    HTR:
      desc: ADC watchdog high threshold register
      offset: 0x24
      size: 32
      fields:
        HT:
          desc: Analog watchdog high threshold
          bits: 11-0
    LTR:
      desc: ADC watchdog low threshold register
      offset: 0x28
      size: 32
      fields:
        LT:
          desc: Analog watchdog low threshold
          bits: 11-0
    SQR1:
      desc: ADC regular sequence register 1
      offset: 0x2C
      size: 32
      fields:
        SQ13:
          desc: 13 conversion in regular sequence
          bits: 4-0
        SQ14:
          desc: 14 conversion in regular sequence
          bits: 9-5
        SQ15:
          desc: 15 conversion in regular sequence
          bits: 14-10
        SQ16:
          desc: 16 conversion in regular sequence
          bits: 19-15
        L:
          desc: Regular channel sequence length
          bits: 23-20
    SQR2:
      desc: ADC regular sequence register 2
      offset: 0x30
      size: 32
      fields:
        SQ7:
          desc: 7 conversion in regular sequence
          bits: 4-0
        SQ8:
          desc: 8 conversion in regular sequence
          bits: 9-5
        SQ9:
          desc: 9 conversion in regular sequence
          bits: 14-10
        SQ10:
          desc: 10 conversion in regular sequence
          bits: 19-15
        SQ11:
          desc: 11 conversion in regular sequence
          bits: 24-20
        SQ12:
          desc: 12 conversion in regular sequence
          bits: 29-25
    SQR3:
      desc: ADC regular sequence register 3
      offset: 0x34
      size: 32
      fields:
        SQ1:
          desc: 1 conversion in regular sequence
          bits: 4-0
        SQ2:
          desc: 2 conversion in regular sequence
          bits: 9-5
        SQ3:
          desc: 3 conversion in regular sequence
          bits: 14-10
        SQ4:
          desc: 4 conversion in regular sequence
          bits: 19-15
        SQ5:
          desc: 5 conversion in regular sequence
          bits: 24-20
        SQ6:
          desc: 6 conversion in regular sequence
          bits: 29-25
    JSQR:
      desc: ADC injected sequence register
      offset: 0x38
      size: 32
      fields:
        JSQ1:
          desc: first conversion in injected sequence (when JL[1:0] = 3)
          bits: 4-0
        JSQ2:
          desc: second conversion in injected sequence (when JL[1:0] = 3)
          bits: 9-5
        JSQ3:
          desc: third conversion in injected sequence (when JL[1:0] = 3)
          bits: 14-10
        JSQ4:
          desc: fourth conversion in injected sequence (when JL[1:0] = 3)
          bits: 19-15
        JL:
          desc: Injected sequence length
          bits: 21-20
    JDR1: &JDR1
      desc: ADC injected data register 1
      offset: 0x3C
      size: 32
      fields:
        JDATA:
          desc: Injected data
          bits: 15-0
    JDR2:
      <<: *JDR1
      desc: ADC injected data register 2
      offset: 0x40
    JDR3:
      <<: *JDR1
      desc: ADC injected data register 3
      offset: 0x44
    JDR4:
      <<: *JDR1
      desc: ADC injected data register 4
      offset: 0x48
    DR:
      desc: ADC regular data register
      offset: 0x4C
      size: 32
      fields:
        DATA:
          desc: Regular data
          bits: 15-0
        ADC2DATA:
          desc: ADC2 data
          bits: 31-16
