// Seed: 2396787696
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3;
  ;
  wire id_4;
  assign module_1.id_11 = 0;
  wire id_5;
  ;
  wire id_6;
endmodule
module module_1 #(
    parameter id_13 = 32'd97,
    parameter id_6  = 32'd2
) (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wor id_5
    , id_24,
    output wire _id_6,
    input supply0 id_7,
    input wor id_8,
    output tri0 id_9,
    input tri1 id_10,
    output tri0 id_11
    , id_25,
    input wire id_12,
    input supply0 _id_13,
    input tri1 id_14,
    output tri id_15,
    input uwire id_16
    , id_26,
    input tri0 id_17,
    input wand id_18,
    input tri0 id_19
    , id_27,
    output wand id_20,
    input wire id_21,
    output wor id_22
);
  logic id_28[id_13 : (  -1  )  -  id_6];
  module_0 modCall_1 (
      id_24,
      id_24
  );
  logic [-1 : 1 'b0] id_29;
  ;
  wire id_30;
  always @(posedge 1 == -1) begin : LABEL_0
    id_29 <= id_24;
  end
endmodule
