ARM GAS  /tmp/cc3e85lN.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32g0xx_ll_dma.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.LL_DMA_DeInit,"ax",%progbits
  16              		.align	1
  17              		.global	LL_DMA_DeInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	LL_DMA_DeInit:
  25              	.LVL0:
  26              	.LFB476:
  27              		.file 1 "Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c"
   1:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @file    stm32g0xx_ll_dma.c
   4:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @brief   DMA LL module driver.
   6:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   ******************************************************************************
   7:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @attention
   8:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *
   9:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
  10:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *
  12:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * the "License"; You may not use this file except in compliance with the 
  14:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *
  17:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   ******************************************************************************
  18:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   */
  19:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #if defined(USE_FULL_LL_DRIVER)
  20:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  21:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /* Includes ------------------------------------------------------------------*/
  22:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #include "stm32g0xx_ll_dma.h"
  23:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #include "stm32g0xx_ll_bus.h"
  24:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #ifdef  USE_FULL_ASSERT
  25:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #include "stm32_assert.h"
  26:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #else
  27:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define assert_param(expr) ((void)0U)
  28:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #endif
  29:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  30:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /** @addtogroup STM32G0xx_LL_Driver
  31:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @{
ARM GAS  /tmp/cc3e85lN.s 			page 2


  32:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   */
  33:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  34:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #if defined (DMA1)
  35:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  36:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /** @defgroup DMA_LL DMA
  37:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @{
  38:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   */
  39:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  40:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /* Private constants ---------------------------------------------------------*/
  43:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /* Private macros ------------------------------------------------------------*/
  44:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /** @addtogroup DMA_LL_Private_Macros
  45:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @{
  46:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   */
  47:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_DIRECTION(__VALUE__)          (((__VALUE__) == LL_DMA_DIRECTION_PERIPH_TO_MEMORY)
  48:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                  ((__VALUE__) == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
  49:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                  ((__VALUE__) == LL_DMA_DIRECTION_MEMORY_TO_MEMORY)
  50:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  51:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_MODE(__VALUE__)               (((__VALUE__) == LL_DMA_MODE_NORMAL) || \
  52:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                  ((__VALUE__) == LL_DMA_MODE_CIRCULAR))
  53:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  54:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_PERIPHINCMODE(__VALUE__)      (((__VALUE__) == LL_DMA_PERIPH_INCREMENT) || \
  55:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                  ((__VALUE__) == LL_DMA_PERIPH_NOINCREMENT))
  56:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  57:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_MEMORYINCMODE(__VALUE__)      (((__VALUE__) == LL_DMA_MEMORY_INCREMENT) || \
  58:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                  ((__VALUE__) == LL_DMA_MEMORY_NOINCREMENT))
  59:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  60:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_PERIPHDATASIZE(__VALUE__)     (((__VALUE__) == LL_DMA_PDATAALIGN_BYTE)      || \
  61:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                  ((__VALUE__) == LL_DMA_PDATAALIGN_HALFWORD)  || \
  62:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                  ((__VALUE__) == LL_DMA_PDATAALIGN_WORD))
  63:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  64:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_MEMORYDATASIZE(__VALUE__)     (((__VALUE__) == LL_DMA_MDATAALIGN_BYTE)      || \
  65:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                  ((__VALUE__) == LL_DMA_MDATAALIGN_HALFWORD)  || \
  66:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                  ((__VALUE__) == LL_DMA_MDATAALIGN_WORD))
  67:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  68:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_NBDATA(__VALUE__)             ((__VALUE__)  <= 0x0000FFFFU)
  69:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  70:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #if defined(STM32G081xx)||defined(STM32G071xx)
  71:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_PERIPHREQUEST(__VALUE__)      ((__VALUE__) <= LL_DMAMUX_REQ_UCPD2_TX)
  72:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #elif defined(STM32G070xx)
  73:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_PERIPHREQUEST(__VALUE__)      ((__VALUE__) <= LL_DMAMUX_REQ_USART4_TX)
  74:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #elif defined(STM32G041xx)||defined(STM32G031xx)||defined(STM32G030xx)
  75:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_PERIPHREQUEST(__VALUE__)      ((__VALUE__) <= LL_DMAMUX_REQ_USART2_TX)
  76:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #endif
  77:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  78:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_PRIORITY(__VALUE__)           (((__VALUE__) == LL_DMA_PRIORITY_LOW)    || \
  79:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                  ((__VALUE__) == LL_DMA_PRIORITY_MEDIUM) || \
  80:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                  ((__VALUE__) == LL_DMA_PRIORITY_HIGH)   || \
  81:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                  ((__VALUE__) == LL_DMA_PRIORITY_VERYHIGH))
  82:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  83:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #if defined(STM32G081xx) ||  defined(STM32G071xx) || defined(STM32G070xx)
  84:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL)  ((((INSTANCE) == DMA1) && \
  85:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                             (((CHANNEL) == LL_DMA_CHANNEL_1) || \
  86:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                              ((CHANNEL) == LL_DMA_CHANNEL_2) || \
  87:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                              ((CHANNEL) == LL_DMA_CHANNEL_3) || \
  88:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                              ((CHANNEL) == LL_DMA_CHANNEL_4) || \
ARM GAS  /tmp/cc3e85lN.s 			page 3


  89:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                              ((CHANNEL) == LL_DMA_CHANNEL_5) || \
  90:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                              ((CHANNEL) == LL_DMA_CHANNEL_6) || \
  91:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                              ((CHANNEL) == LL_DMA_CHANNEL_7))))
  92:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #elif defined(STM32G041xx) ||  defined(STM32G031xx) || defined(STM32G030xx)
  93:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL)  ((((INSTANCE) == DMA1) && \
  94:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                             (((CHANNEL) == LL_DMA_CHANNEL_1) || \
  95:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                              ((CHANNEL) == LL_DMA_CHANNEL_2) || \
  96:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                              ((CHANNEL) == LL_DMA_CHANNEL_3) || \
  97:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                              ((CHANNEL) == LL_DMA_CHANNEL_4) || \
  98:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                                                              ((CHANNEL) == LL_DMA_CHANNEL_5))))
  99:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #endif
 100:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /**
 101:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @}
 102:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   */
 103:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 104:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /* Private function prototypes -----------------------------------------------*/
 105:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 106:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /* Exported functions --------------------------------------------------------*/
 107:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /** @addtogroup DMA_LL_Exported_Functions
 108:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @{
 109:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   */
 110:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 111:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /** @addtogroup DMA_LL_EF_Init
 112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @{
 113:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   */
 114:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 115:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /**
 116:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @brief  De-initialize the DMA registers to their default reset values.
 117:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @param  DMAx DMAx Instance
 118:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @param  Channel This parameter can be one of the following values:
 119:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_1
 120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_2
 121:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_3
 122:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_4
 123:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_5
 124:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_6
 125:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_7
 126:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_ALL
 127:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @retval An ErrorStatus enumeration value:
 128:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *          - SUCCESS: DMA registers are de-initialized
 129:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *          - ERROR: DMA registers are not de-initialized
 130:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   */
 131:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** ErrorStatus LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel)
 132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** {
  28              		.loc 1 132 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
 133:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   ErrorStatus status = SUCCESS;
  32              		.loc 1 133 3 view .LVU1
 134:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   /* Check the DMA Instance DMAx and Channel parameters*/
 136:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   assert_param(IS_LL_DMA_ALL_CHANNEL_INSTANCE(DMAx, Channel) || (Channel == LL_DMA_CHANNEL_ALL));
  33              		.loc 1 136 3 view .LVU2
 137:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 138:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   if (Channel == LL_DMA_CHANNEL_ALL)
  34              		.loc 1 138 3 view .LVU3
ARM GAS  /tmp/cc3e85lN.s 			page 4


 132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   ErrorStatus status = SUCCESS;
  35              		.loc 1 132 1 is_stmt 0 view .LVU4
  36 0000 0200     		movs	r2, r0
  37              		.loc 1 138 6 view .LVU5
  38 0002 3248     		ldr	r0, .L21
  39              	.LVL1:
 132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   ErrorStatus status = SUCCESS;
  40              		.loc 1 132 1 view .LVU6
  41 0004 30B5     		push	{r4, r5, lr}
  42              	.LCFI0:
  43              		.cfi_def_cfa_offset 12
  44              		.cfi_offset 4, -12
  45              		.cfi_offset 5, -8
  46              		.cfi_offset 14, -4
  47 0006 324B     		ldr	r3, .L21+4
  48              		.loc 1 138 6 view .LVU7
  49 0008 8142     		cmp	r1, r0
  50 000a 0DD1     		bne	.L2
 139:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   {
 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     if (DMAx == DMA1)
  51              		.loc 1 140 5 is_stmt 1 view .LVU8
  52              		.loc 1 140 8 is_stmt 0 view .LVU9
  53 000c 9A42     		cmp	r2, r3
  54 000e 01D0     		beq	.L3
  55              	.L12:
 141:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 142:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       /* Force reset of DMA clock */
 143:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA1);
 144:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 145:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       /* Release reset of DMA clock */
 146:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA1);
 147:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 148:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #if defined(DMA2)
 149:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     else if (DMAx == DMA2)
 150:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       /* Force reset of DMA clock */
 152:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA2);
 153:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 154:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       /* Release reset of DMA clock */
 155:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA2);
 156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 157:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #endif
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     else
 159:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 160:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       status = ERROR;
  56              		.loc 1 160 14 view .LVU10
  57 0010 0120     		movs	r0, #1
  58              	.LVL2:
  59              	.L4:
 161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 162:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   }
 163:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   else
 164:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   {
 165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     DMA_Channel_TypeDef *tmp;
 166:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     tmp = (DMA_Channel_TypeDef *)(__LL_DMA_GET_CHANNEL_INSTANCE(DMAx, Channel));
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
ARM GAS  /tmp/cc3e85lN.s 			page 5


 169:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     /* Disable the selected DMAx_Channely */
 170:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     CLEAR_BIT(tmp->CCR, DMA_CCR_EN);
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 172:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     /* Reset DMAx_Channely control register */
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     WRITE_REG(tmp->CCR, 0U);
 174:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     /* Reset DMAx_Channely remaining bytes register */
 176:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     WRITE_REG(tmp->CNDTR, 0U);
 177:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     /* Reset DMAx_Channely peripheral address register */
 179:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     WRITE_REG(tmp->CPAR, 0U);
 180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 181:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     /* Reset DMAx_Channely memory address register */
 182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     WRITE_REG(tmp->CMAR, 0U);
 183:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 184:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     /* Reset Request register field for DMAx Channel */
 185:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     LL_DMA_SetPeriphRequest(DMAx, Channel, LL_DMAMUX_REQ_MEM2MEM);
 186:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 187:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     if (Channel == LL_DMA_CHANNEL_1)
 188:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 189:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       /* Reset interrupt pending bits for DMAx Channel1 */
 190:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       LL_DMA_ClearFlag_GI1(DMAx);
 191:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 192:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     else if (Channel == LL_DMA_CHANNEL_2)
 193:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 194:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       /* Reset interrupt pending bits for DMAx Channel2 */
 195:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       LL_DMA_ClearFlag_GI2(DMAx);
 196:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 197:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     else if (Channel == LL_DMA_CHANNEL_3)
 198:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 199:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       /* Reset interrupt pending bits for DMAx Channel3 */
 200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       LL_DMA_ClearFlag_GI3(DMAx);
 201:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     else if (Channel == LL_DMA_CHANNEL_4)
 203:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 204:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       /* Reset interrupt pending bits for DMAx Channel4 */
 205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       LL_DMA_ClearFlag_GI4(DMAx);
 206:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 207:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     else if (Channel == LL_DMA_CHANNEL_5)
 208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 209:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       /* Reset interrupt pending bits for DMAx Channel5 */
 210:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       LL_DMA_ClearFlag_GI5(DMAx);
 211:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 212:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #if defined(LL_DMA_CHANNEL_6)
 213:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     else if (Channel == LL_DMA_CHANNEL_6)
 214:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 215:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       /* Reset interrupt pending bits for DMAx Channel6 */
 216:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       LL_DMA_ClearFlag_GI6(DMAx);
 217:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 218:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #endif /* LL_DMA_CHANNEL_6 */
 219:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #if defined(LL_DMA_CHANNEL_7)
 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     else if (Channel == LL_DMA_CHANNEL_7)
 221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 222:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       /* Reset interrupt pending bits for DMAx Channel7 */
 223:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       LL_DMA_ClearFlag_GI7(DMAx);
 224:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 225:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** #endif /* LL_DMA_CHANNEL_7 */
ARM GAS  /tmp/cc3e85lN.s 			page 6


 226:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     else
 227:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 228:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****       status = ERROR;
 229:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 230:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   }
 231:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 232:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   return status;
  60              		.loc 1 232 3 is_stmt 1 view .LVU11
 233:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** }
  61              		.loc 1 233 1 is_stmt 0 view .LVU12
  62              		@ sp needed
  63 0012 30BD     		pop	{r4, r5, pc}
  64              	.LVL3:
  65              	.L3:
 143:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  66              		.loc 1 143 7 is_stmt 1 view .LVU13
  67              	.LBB42:
  68              	.LBI42:
  69              		.file 2 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h"
   1:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @file    stm32g0xx_ll_bus.h
   4:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
   7:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****     [..]
  11:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  17:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****     [..]
  18:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  22:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @attention
  25:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *
  26:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
  27:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *
  29:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the 
  31:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *
  34:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   ******************************************************************************
  35:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  36:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  37:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #ifndef STM32G0xx_LL_BUS_H
ARM GAS  /tmp/cc3e85lN.s 			page 7


  39:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define STM32G0xx_LL_BUS_H
  40:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  41:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** extern "C" {
  43:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
  44:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  45:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #include "stm32g0xx.h"
  47:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  48:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @addtogroup STM32G0xx_LL_Driver
  49:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
  50:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  51:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  52:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(RCC)
  53:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  54:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
  56:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  57:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  58:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  61:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  63:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  65:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
  69:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  70:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  71:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
  73:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  74:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN
  76:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHBENR_FLASHEN
  77:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBSMENR_SRAMSMEN
  78:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(CRC)
  79:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN
  80:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
  81:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(AES)
  82:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRYP           RCC_AHBENR_AESEN
  83:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* AES */
  84:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(RNG)
  85:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_RNG            RCC_AHBENR_RNGEN
  86:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
  87:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
  88:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @}
  89:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  90:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  91:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  92:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
  93:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
  94:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  95:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
ARM GAS  /tmp/cc3e85lN.s 			page 8


  96:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM2)
  97:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APBENR1_TIM2EN
  98:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* TIM2 */
  99:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM3)
 100:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APBENR1_TIM3EN
 101:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* TIM3 */
 102:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM6)
 103:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APBENR1_TIM6EN
 104:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* TIM6 */
 105:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM7)
 106:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APBENR1_TIM7EN
 107:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* TIM7 */
 108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTC            RCC_APBENR1_RTCAPBEN
 109:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APBENR1_WWDGEN
 110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APBENR1_SPI2EN
 111:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APBENR1_USART2EN
 112:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(USART3)
 113:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APBENR1_USART3EN
 114:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 115:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(USART4)
 116:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART4         RCC_APBENR1_USART4EN
 117:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* USART4 */
 118:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(LPUART1)
 119:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPUART1        RCC_APBENR1_LPUART1EN
 120:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 121:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APBENR1_I2C1EN
 122:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APBENR1_I2C2EN
 123:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(CEC)
 124:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC            RCC_APBENR1_CECEN
 125:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* CEC */
 126:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(UCPD1)
 127:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UCPD1          RCC_APBENR1_UCPD1EN
 128:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 129:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(UCPD2)
 130:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UCPD2          RCC_APBENR1_UCPD2EN
 131:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 132:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DBGMCU         RCC_APBENR1_DBGEN
 133:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APBENR1_PWREN
 134:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(DAC1)
 135:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APBENR1_DAC1EN
 136:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 137:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(LPTIM2)
 138:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM2         RCC_APBENR1_LPTIM2EN
 139:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 140:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(LPTIM1)
 141:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APBENR1_LPTIM1EN
 142:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 143:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 144:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @}
 145:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 146:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 147:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 148:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
 149:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 150:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 151:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APBENR2_SYSCFGEN
 152:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APBENR2_TIM1EN
ARM GAS  /tmp/cc3e85lN.s 			page 9


 153:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APBENR2_SPI1EN
 154:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APBENR2_USART1EN
 155:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM14)
 156:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM14          RCC_APBENR2_TIM14EN
 157:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* TIM14 */
 158:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM15)
 159:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APBENR2_TIM15EN
 160:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 161:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM16)
 162:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APBENR2_TIM16EN
 163:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 164:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM17)
 165:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APBENR2_TIM17EN
 166:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* TIM17 */
 167:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(ADC)
 168:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC            RCC_APBENR2_ADCEN
 169:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 170:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 171:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @}
 172:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 173:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 174:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_IOP_GRP1_PERIPH  IOP GRP1 PERIPH
 175:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
 176:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 177:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_ALL             0xFFFFFFFFU
 178:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOA           RCC_IOPENR_GPIOAEN
 179:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOB           RCC_IOPENR_GPIOBEN
 180:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOC           RCC_IOPENR_GPIOCEN
 181:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOD           RCC_IOPENR_GPIODEN
 182:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(GPIOE)
 183:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOE           RCC_IOPENR_GPIOEEN
 184:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* GPIOE */
 185:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(GPIOF)
 186:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOF           RCC_IOPENR_GPIOFEN
 187:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* GPIOF */
 188:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 189:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @}
 190:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 191:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 192:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 193:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @}
 194:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 195:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 196:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 197:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 198:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 199:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
 200:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 201:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 202:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 203:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
 204:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 205:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 206:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 207:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 208:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_EnableClock\n
 209:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       FLASHEN       LL_AHB1_GRP1_EnableClock\n
ARM GAS  /tmp/cc3e85lN.s 			page 10


 210:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_EnableClock\n
 211:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_EnableClock\n
 212:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       RNGEN         LL_AHB1_GRP1_EnableClock
 213:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 214:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 215:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 216:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 217:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 218:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
 219:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
 220:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 221:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 222:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 223:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 225:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 228:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   (void)tmpreg;
 229:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 231:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 232:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 233:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 234:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       FLASHEN       LL_AHB1_GRP1_IsEnabledClock\n
 235:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 236:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_IsEnabledClock\n
 237:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       RNGEN         LL_AHB1_GRP1_IsEnabledClock
 238:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 239:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 240:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 241:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 242:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 243:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
 244:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
 245:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 246:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 247:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 248:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 249:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   return ((READ_BIT(RCC->AHBENR, Periphs) == Periphs) ? 1UL : 0UL);
 250:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 251:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 252:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 253:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 254:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_DisableClock\n
 255:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       FLASHEN       LL_AHB1_GRP1_DisableClock\n
 256:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_DisableClock\n
 257:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_DisableClock\n
 258:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       RNGEN         LL_AHB1_GRP1_DisableClock
 259:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 260:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 261:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 262:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 263:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 264:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
 265:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
 266:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
ARM GAS  /tmp/cc3e85lN.s 			page 11


 267:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 268:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 269:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 270:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
 271:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 272:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 273:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 274:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 275:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll AHBRSTR      DMA1RST       LL_AHB1_GRP1_ForceReset\n
 276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      FLASHRST      LL_AHB1_GRP1_ForceReset\n
 277:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ForceReset\n
 278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      AESRST        LL_AHB1_GRP1_ForceReset\n
 279:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ForceReset
 280:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** * @param  Periphs This parameter can be a combination of the following values:
 281:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 282:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 283:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 284:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 285:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 286:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
 287:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
 288:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 289:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 290:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
  70              		.loc 2 290 22 view .LVU14
  71              	.LBB43:
 291:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 292:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
  72              		.loc 2 292 3 view .LVU15
  73 0014 0121     		movs	r1, #1
  74              	.LVL4:
  75              		.loc 2 292 3 is_stmt 0 view .LVU16
  76 0016 2F4B     		ldr	r3, .L21+8
  77              	.LBE43:
  78              	.LBE42:
 133:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
  79              		.loc 1 133 15 view .LVU17
  80 0018 0020     		movs	r0, #0
  81              	.LBB45:
  82              	.LBB44:
  83              		.loc 2 292 3 view .LVU18
  84 001a 9A6A     		ldr	r2, [r3, #40]
  85              	.LVL5:
  86              		.loc 2 292 3 view .LVU19
  87 001c 0A43     		orrs	r2, r1
  88 001e 9A62     		str	r2, [r3, #40]
  89              	.LVL6:
  90              		.loc 2 292 3 view .LVU20
  91              	.LBE44:
  92              	.LBE45:
 146:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
  93              		.loc 1 146 7 is_stmt 1 view .LVU21
  94              	.LBB46:
  95              	.LBI46:
 293:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 294:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 295:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
ARM GAS  /tmp/cc3e85lN.s 			page 12


 296:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 297:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll AHBRSTR      DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 298:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      FLASHRST      LL_AHB1_GRP1_ReleaseReset\n
 299:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 300:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      AESRST        LL_AHB1_GRP1_ReleaseReset\n
 301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ReleaseReset
 302:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 304:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 305:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 306:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 307:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 308:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
 309:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
 310:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 311:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 312:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
  96              		.loc 2 312 22 view .LVU22
  97              	.LBB47:
 313:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 314:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
  98              		.loc 2 314 3 view .LVU23
  99 0020 9A6A     		ldr	r2, [r3, #40]
 100 0022 8A43     		bics	r2, r1
 101 0024 9A62     		str	r2, [r3, #40]
 315:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 102              		.loc 2 315 1 is_stmt 0 view .LVU24
 103 0026 F4E7     		b	.L4
 104              	.LVL7:
 105              	.L2:
 106              		.loc 2 315 1 view .LVU25
 107              	.LBE47:
 108              	.LBE46:
 109              	.LBB48:
 165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 110              		.loc 1 165 5 is_stmt 1 view .LVU26
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 111              		.loc 1 167 5 view .LVU27
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 112              		.loc 1 167 11 is_stmt 0 view .LVU28
 113 0028 9A42     		cmp	r2, r3
 114 002a 25D1     		bne	.L13
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 115              		.loc 1 167 35 discriminator 2 view .LVU29
 116 002c 0129     		cmp	r1, #1
 117 002e 25D0     		beq	.L14
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 118              		.loc 1 167 35 discriminator 6 view .LVU30
 119 0030 0229     		cmp	r1, #2
 120 0032 25D0     		beq	.L15
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 121              		.loc 1 167 35 discriminator 10 view .LVU31
 122 0034 0329     		cmp	r1, #3
 123 0036 25D0     		beq	.L16
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 124              		.loc 1 167 35 discriminator 14 view .LVU32
 125 0038 0429     		cmp	r1, #4
ARM GAS  /tmp/cc3e85lN.s 			page 13


 126 003a 25D0     		beq	.L17
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 127              		.loc 1 167 35 discriminator 18 view .LVU33
 128 003c 0529     		cmp	r1, #5
 129 003e 25D0     		beq	.L18
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 130              		.loc 1 167 35 discriminator 21 view .LVU34
 131 0040 8B1F     		subs	r3, r1, #6
 132 0042 5842     		rsbs	r0, r3, #0
 133 0044 4341     		adcs	r3, r3, r0
 134 0046 1320     		movs	r0, #19
 135 0048 5B42     		rsbs	r3, r3, #0
 136 004a 8343     		bics	r3, r0
 137 004c 2248     		ldr	r0, .L21+12
 138 004e 1B18     		adds	r3, r3, r0
 139              	.L5:
 140              	.LVL8:
 170:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 141              		.loc 1 170 5 is_stmt 1 discriminator 36 view .LVU35
 142 0050 0124     		movs	r4, #1
 143 0052 1868     		ldr	r0, [r3]
 144              	.LBB49:
 145              	.LBB50:
 146              		.file 3 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
   1:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @file    stm32g0xx_ll_dma.h
   4:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief   Header file of DMA LL module.
   6:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   ******************************************************************************
   7:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @attention
   8:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *
   9:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
  10:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *
  12:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * the "License"; You may not use this file except in compliance with the 
  14:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *
  17:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   ******************************************************************************
  18:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
  19:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  20:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #ifndef STM32G0xx_LL_DMA_H
  22:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define STM32G0xx_LL_DMA_H
  23:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  24:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #ifdef __cplusplus
  25:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** extern "C" {
  26:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif
  27:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  28:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #include "stm32g0xx.h"
  30:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #include "stm32g0xx_ll_dmamux.h"
  31:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  32:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @addtogroup STM32G0xx_LL_Driver
  33:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
ARM GAS  /tmp/cc3e85lN.s 			page 14


  34:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
  35:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  36:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined (DMA1)
  37:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  38:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL DMA
  39:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
  40:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
  41:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  42:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /* Private types -------------------------------------------------------------*/
  43:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /* Private variables ---------------------------------------------------------*/
  44:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Variables DMA Private Variables
  45:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
  46:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
  47:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */
  48:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** static const uint8_t CHANNEL_OFFSET_TAB[] =
  49:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
  50:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),
  51:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),
  52:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),
  53:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),
  54:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),
  55:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined(DMA1_Channel6_BASE)
  56:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE),
  57:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif
  58:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined(DMA1_Channel7_BASE)
  59:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE)
  60:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif
  61:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** };
  62:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
  63:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
  64:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
  65:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  66:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /* Private constants ---------------------------------------------------------*/
  67:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /* Private macros ------------------------------------------------------------*/
  68:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Macros DMA Private Macros
  69:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
  70:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
  71:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
  72:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
  73:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
  74:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  75:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /* Exported types ------------------------------------------------------------*/
  76:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  77:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_ES_INIT DMA Exported Init structure
  78:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
  79:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
  80:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** typedef struct
  81:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
  82:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcAddress;  /*!< Specifies the peripheral base address for DMA transfer
  83:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         or as Source base address in case of memory to memory trans
  84:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  85:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
  86:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  87:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t MemoryOrM2MDstAddress;  /*!< Specifies the memory base address for DMA transfer
  88:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         or as Destination base address in case of memory to memory 
  89:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  90:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
ARM GAS  /tmp/cc3e85lN.s 			page 15


  91:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  92:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t Direction;              /*!< Specifies if the data will be transferred from memory to pe
  93:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         from memory to memory or from peripheral to memory.
  94:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_DIRECTION
  95:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  96:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
  97:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
  98:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t Mode;                   /*!< Specifies the normal or circular operation mode.
  99:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MODE
 100:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         @note: The circular buffer mode cannot be used if the memor
 101:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                                data transfer direction is configured on the selecte
 102:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 103:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 104:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 105:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcIncMode;  /*!< Specifies whether the Peripheral address or Source address 
 106:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         is incremented or not.
 107:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PERIPH
 108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 109:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 111:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t MemoryOrM2MDstIncMode;  /*!< Specifies whether the Memory address or Destination address
 112:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         is incremented or not.
 113:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MEMORY
 114:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 115:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 116:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 117:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data
 118:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 119:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN
 120:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 121:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 122:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 123:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination dat
 124:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 125:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN
 126:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 127:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 128:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 129:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t NbData;                 /*!< Specifies the number of data to transfer, in data unit.
 130:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         The data unit is equal to the source buffer configuration s
 131:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         or MemorySize parameters depending in the transfer directio
 132:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 133:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 134:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 135:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 136:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t PeriphRequest;          /*!< Specifies the peripheral request.
 137:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This parameter can be a value of @ref DMAMUX_LL_EC_REQUEST
 138:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 139:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 140:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 141:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t Priority;               /*!< Specifies the channel priority level.
 142:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PRIORITY
 143:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 144:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 145:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 146:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** } LL_DMA_InitTypeDef;
 147:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
ARM GAS  /tmp/cc3e85lN.s 			page 16


 148:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 149:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 150:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 151:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 152:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /* Exported constants --------------------------------------------------------*/
 153:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Constants DMA Exported Constants
 154:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 155:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 156:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines
 157:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_WriteReg function
 158:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 159:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 160:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        /*!< Channel 1 global flag         
 161:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       /*!< Channel 1 transfer complete fl
 162:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       /*!< Channel 1 half transfer flag  
 163:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       /*!< Channel 1 transfer error flag 
 164:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        /*!< Channel 2 global flag         
 165:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       /*!< Channel 2 transfer complete fl
 166:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       /*!< Channel 2 half transfer flag  
 167:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       /*!< Channel 2 transfer error flag 
 168:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        /*!< Channel 3 global flag         
 169:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       /*!< Channel 3 transfer complete fl
 170:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       /*!< Channel 3 half transfer flag  
 171:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       /*!< Channel 3 transfer error flag 
 172:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        /*!< Channel 4 global flag         
 173:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       /*!< Channel 4 transfer complete fl
 174:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       /*!< Channel 4 half transfer flag  
 175:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       /*!< Channel 4 transfer error flag 
 176:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        /*!< Channel 5 global flag         
 177:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       /*!< Channel 5 transfer complete fl
 178:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       /*!< Channel 5 half transfer flag  
 179:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       /*!< Channel 5 transfer error flag 
 180:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined(DMA1_Channel6)
 181:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        /*!< Channel 6 global flag         
 182:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       /*!< Channel 6 transfer complete fl
 183:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       /*!< Channel 6 half transfer flag  
 184:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       /*!< Channel 6 transfer error flag 
 185:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif
 186:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined(DMA1_Channel7)
 187:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        /*!< Channel 7 global flag         
 188:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       /*!< Channel 7 transfer complete fl
 189:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       /*!< Channel 7 half transfer flag  
 190:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       /*!< Channel 7 transfer error flag 
 191:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif
 192:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 193:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 194:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 195:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 196:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines
 197:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_ReadReg function
 198:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 199:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 200:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          /*!< Channel 1 global flag         
 201:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         /*!< Channel 1 transfer complete fl
 202:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         /*!< Channel 1 half transfer flag  
 203:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         /*!< Channel 1 transfer error flag 
 204:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          /*!< Channel 2 global flag         
ARM GAS  /tmp/cc3e85lN.s 			page 17


 205:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         /*!< Channel 2 transfer complete fl
 206:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         /*!< Channel 2 half transfer flag  
 207:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         /*!< Channel 2 transfer error flag 
 208:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          /*!< Channel 3 global flag         
 209:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         /*!< Channel 3 transfer complete fl
 210:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         /*!< Channel 3 half transfer flag  
 211:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         /*!< Channel 3 transfer error flag 
 212:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          /*!< Channel 4 global flag         
 213:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         /*!< Channel 4 transfer complete fl
 214:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         /*!< Channel 4 half transfer flag  
 215:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         /*!< Channel 4 transfer error flag 
 216:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          /*!< Channel 5 global flag         
 217:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         /*!< Channel 5 transfer complete fl
 218:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         /*!< Channel 5 half transfer flag  
 219:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         /*!< Channel 5 transfer error flag 
 220:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined(DMA1_Channel6)
 221:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          /*!< Channel 6 global flag         
 222:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         /*!< Channel 6 transfer complete fl
 223:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         /*!< Channel 6 half transfer flag  
 224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         /*!< Channel 6 transfer error flag 
 225:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif
 226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined(DMA1_Channel7)
 227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          /*!< Channel 7 global flag         
 228:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         /*!< Channel 7 transfer complete fl
 229:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         /*!< Channel 7 half transfer flag  
 230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         /*!< Channel 7 transfer error flag 
 231:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif
 232:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 233:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 234:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 235:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 236:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EC_IT IT Defines
 237:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief    IT defines which can be used with LL_DMA_ReadReg and  LL_DMA_WriteReg functions
 238:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 239:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 240:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          /*!< Transfer complete interrupt */
 241:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          /*!< Half Transfer interrupt     */
 242:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          /*!< Transfer error interrupt    */
 243:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 244:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 245:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 246:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 247:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CHANNEL CHANNEL
 248:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 249:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 250:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_CHANNEL_1                  0x00000001U /*!< DMA Channel 1 */
 251:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_CHANNEL_2                  0x00000002U /*!< DMA Channel 2 */
 252:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_CHANNEL_3                  0x00000003U /*!< DMA Channel 3 */
 253:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_CHANNEL_4                  0x00000004U /*!< DMA Channel 4 */
 254:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_CHANNEL_5                  0x00000005U /*!< DMA Channel 5 */
 255:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined(DMA1_Channel6)
 256:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_CHANNEL_6                  0x00000006U /*!< DMA Channel 6 */
 257:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif
 258:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined(DMA1_Channel7)
 259:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_CHANNEL_7                  0x00000007U /*!< DMA Channel 7 */
 260:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif
 261:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
ARM GAS  /tmp/cc3e85lN.s 			page 18


 262:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_CHANNEL_ALL                0xFFFF0000U /*!< DMA Channel all (used only for function 
 263:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 264:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 265:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 266:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 267:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 268:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EC_DIRECTION Transfer Direction
 269:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 270:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 271:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             /*!< Peripheral to memory directi
 272:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             /*!< Memory to peripheral directi
 273:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         /*!< Memory to memory direction  
 274:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 275:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 277:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MODE Transfer mode
 279:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 280:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 281:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_MODE_NORMAL                0x00000000U             /*!< Normal Mode                 
 282:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            /*!< Circular Mode               
 283:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 284:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 285:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 286:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 287:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode
 288:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 289:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 290:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            /*!< Peripheral increment mode En
 291:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             /*!< Peripheral increment mode Di
 292:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 293:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 294:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 295:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 296:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MEMORY Memory increment mode
 297:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 298:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 299:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            /*!< Memory increment mode Enable
 300:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             /*!< Memory increment mode Disabl
 301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 302:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 304:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 305:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment
 306:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 307:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 308:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_BYTE            0x00000000U             /*!< Peripheral data alignment : 
 309:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         /*!< Peripheral data alignment : 
 310:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         /*!< Peripheral data alignment : 
 311:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 312:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 313:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 314:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 315:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment
 316:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 317:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 318:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_BYTE            0x00000000U             /*!< Memory data alignment : Byte
ARM GAS  /tmp/cc3e85lN.s 			page 19


 319:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         /*!< Memory data alignment : Half
 320:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         /*!< Memory data alignment : Word
 321:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 322:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 323:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 324:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 325:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level
 326:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 327:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 328:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_PRIORITY_LOW               0x00000000U             /*!< Priority level : Low       *
 329:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            /*!< Priority level : Medium    *
 330:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            /*!< Priority level : High      *
 331:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              /*!< Priority level : Very_High *
 332:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 333:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 334:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 335:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 336:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 337:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 338:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 339:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 340:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /* Exported macro ------------------------------------------------------------*/
 341:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Macros DMA Exported Macros
 342:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 344:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros
 346:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 347:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 348:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 349:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Write a value in DMA register
 350:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 351:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  __REG__ Register to be written
 352:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  __VALUE__ Value to be written in the register
 353:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 354:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 355:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 356:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 357:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 358:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Read a value in DMA register
 359:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 360:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  __REG__ Register to be read
 361:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Register value
 362:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 363:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 364:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 365:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 366:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 367:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 368:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely
 369:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 371:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 372:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into DMAx
 373:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 374:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval DMAx
 375:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
ARM GAS  /tmp/cc3e85lN.s 			page 20


 376:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (DMA1)
 377:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 378:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 379:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into LL_DMA_CHANNEL_y
 380:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 381:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval LL_DMA_CHANNEL_y
 382:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 383:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined(DMA1_Channel6) && defined(DMA1_Channel7)
 384:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 385:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 386:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 387:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 388:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 389:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 390:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 391:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 392:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #else
 393:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 394:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 395:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 396:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 397:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 398:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  LL_DMA_CHANNEL_5)
 399:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif
 400:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 401:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 402:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely
 403:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  __DMA_INSTANCE__ DMAx
 404:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  __CHANNEL__ LL_DMA_CHANNEL_y
 405:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval DMAx_Channely
 406:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 407:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #if defined(DMA1_Channel6) && defined(DMA1_Channel7)
 408:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 410:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 411:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 412:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 413:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 414:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 415:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  DMA1_Channel7)
 416:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #else
 417:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 418:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 419:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 420:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 421:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 422:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  DMA1_Channel5)
 423:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** #endif
 424:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 425:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 426:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 427:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 428:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 429:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 430:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
 431:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 432:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
ARM GAS  /tmp/cc3e85lN.s 			page 21


 433:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /* Exported functions --------------------------------------------------------*/
 434:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Functions DMA Exported Functions
 435:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  * @{
 436:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****  */
 437:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 438:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EF_Configuration Configuration
 439:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
 440:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 441:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 442:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Enable DMA channel.
 443:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_EnableChannel
 444:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 445:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 446:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 447:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 448:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 449:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 450:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 451:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 452:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 453:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 454:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 455:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 456:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 457:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 458:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel-1U]))->CCR, DMA_CCR_E
 459:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 460:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 461:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 462:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Disable DMA channel.
 463:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_DisableChannel
 464:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 465:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 466:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 467:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 468:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 469:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 470:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 471:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 472:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 473:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 474:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 475:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 476:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 477:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 478:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel-1U]))->CCR, DMA_CCR
 479:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 480:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 481:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 482:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Check if DMA channel is enabled or disabled.
 483:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_IsEnabledChannel
 484:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 485:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 486:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 487:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 488:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 489:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
ARM GAS  /tmp/cc3e85lN.s 			page 22


 490:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 491:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 492:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 493:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
 494:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 495:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 496:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 497:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 498:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CC
 499:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                   DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 500:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 501:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 502:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 503:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Configure all parameters link to DMA transfer.
 504:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_ConfigTransfer\n
 505:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_ConfigTransfer\n
 506:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         CCR          CIRC          LL_DMA_ConfigTransfer\n
 507:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         CCR          PINC          LL_DMA_ConfigTransfer\n
 508:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         CCR          MINC          LL_DMA_ConfigTransfer\n
 509:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         CCR          PSIZE         LL_DMA_ConfigTransfer\n
 510:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         CCR          MSIZE         LL_DMA_ConfigTransfer\n
 511:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         CCR          PL            LL_DMA_ConfigTransfer
 512:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 513:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 514:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 515:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 516:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 517:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 518:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 519:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 520:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 521:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Configuration This parameter must be a combination of all the following values:
 522:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH o
 523:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR
 524:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT
 525:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT
 526:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDAT
 527:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDAT
 528:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HI
 529:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 530:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 531:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configurat
 532:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 533:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR,
 535:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 536:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              Configuration);
 537:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 538:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 539:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 540:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set Data transfer direction (read from peripheral or from memory).
 541:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_SetDataTransferDirection\n
 542:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_SetDataTransferDirection
 543:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 544:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 545:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 546:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
ARM GAS  /tmp/cc3e85lN.s 			page 23


 547:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 548:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 549:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 550:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 551:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 552:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
 553:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 554:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 555:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 556:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 557:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 558:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t 
 559:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 560:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 561:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR,
 562:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 563:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 564:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 565:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 566:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Data transfer direction (read from peripheral or from memory).
 567:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_GetDataTransferDirection\n
 568:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_GetDataTransferDirection
 569:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 570:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 571:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 572:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 573:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 574:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 575:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 576:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 577:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 578:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 579:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 580:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 581:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 582:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 583:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)
 584:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 585:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 586:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR
 587:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                    DMA_CCR_DIR | DMA_CCR_MEM2MEM));
 588:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 589:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 590:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 591:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set DMA mode circular or normal.
 592:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note The circular buffer mode cannot be used if the memory-to-memory
 593:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * data transfer is configured on the selected Channel.
 594:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_SetMode
 595:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 596:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 597:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 598:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 599:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 600:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 601:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 602:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 603:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
ARM GAS  /tmp/cc3e85lN.s 			page 24


 604:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Mode This parameter can be one of the following values:
 605:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 606:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 607:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 608:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 609:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
 610:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 611:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 612:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_
 613:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              Mode);
 614:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 615:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 616:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 617:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get DMA mode circular or normal.
 618:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_GetMode
 619:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 620:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 621:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 622:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 623:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 624:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 625:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 626:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 627:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 628:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 629:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 630:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 631:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 632:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)
 633:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 634:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 635:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR
 636:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                    DMA_CCR_CIRC));
 637:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 638:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 639:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 640:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set Peripheral increment mode.
 641:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_SetPeriphIncMode
 642:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 643:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 644:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 645:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 646:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 647:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 648:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 649:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 650:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 651:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  PeriphOrM2MSrcIncMode This parameter can be one of the following values:
 652:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 653:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 654:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 655:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 656:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOr
 657:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 658:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****     uint32_t dma_base_addr = (uint32_t)DMAx;
 659:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****     MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DM
 660:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
ARM GAS  /tmp/cc3e85lN.s 			page 25


 661:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 662:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 663:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 664:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Peripheral increment mode.
 665:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_GetPeriphIncMode
 666:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 667:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 668:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 669:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 670:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 671:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 672:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 673:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 674:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 675:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 676:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 677:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 678:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 679:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 680:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 681:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 682:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR
 683:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                    DMA_CCR_PINC));
 684:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 685:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 686:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 687:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set Memory increment mode.
 688:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_SetMemoryIncMode
 689:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 690:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 691:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 692:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 693:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 694:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 695:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 696:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 697:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 698:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  MemoryOrM2MDstIncMode This parameter can be one of the following values:
 699:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 700:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 701:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 702:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 703:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOr
 704:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 705:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 706:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_
 707:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 708:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 710:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 711:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Memory increment mode.
 712:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_GetMemoryIncMode
 713:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 714:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 715:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 716:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 717:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
ARM GAS  /tmp/cc3e85lN.s 			page 26


 718:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 719:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 720:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 721:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 722:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 723:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 724:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 725:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 726:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 727:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 728:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 729:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR
 730:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                    DMA_CCR_MINC));
 731:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 732:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 733:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 734:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set Peripheral size.
 735:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_SetPeriphSize
 736:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 737:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 738:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 739:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 740:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 741:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 742:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 743:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 744:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 745:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  PeriphOrM2MSrcDataSize This parameter can be one of the following values:
 746:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 747:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 748:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 749:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 750:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 751:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2M
 752:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 753:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 754:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_
 755:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 756:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 757:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 758:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 759:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Peripheral size.
 760:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_GetPeriphSize
 761:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 763:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 764:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 765:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 766:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 767:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 768:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 769:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 770:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 771:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 772:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 773:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 774:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
ARM GAS  /tmp/cc3e85lN.s 			page 27


 775:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)
 776:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 777:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 778:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR
 779:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                    DMA_CCR_PSIZE));
 780:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 781:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 782:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 783:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set Memory size.
 784:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_SetMemorySize
 785:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 786:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 787:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 788:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 789:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 790:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 791:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 792:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 793:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 794:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  MemoryOrM2MDstDataSize This parameter can be one of the following values:
 795:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 796:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 797:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 798:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 799:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 800:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2M
 801:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 802:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 803:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_
 804:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 805:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 806:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 807:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 808:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Memory size.
 809:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_GetMemorySize
 810:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 811:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 812:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 813:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 814:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 815:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 816:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 817:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 818:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 819:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 820:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 821:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 822:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 823:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 824:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)
 825:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 826:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 827:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR
 828:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                    DMA_CCR_MSIZE));
 829:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 830:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 831:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
ARM GAS  /tmp/cc3e85lN.s 			page 28


 832:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set Channel priority level.
 833:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_SetChannelPriorityLevel
 834:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 835:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 836:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 837:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 838:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 839:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 840:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 841:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 842:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 843:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Priority This parameter can be one of the following values:
 844:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 845:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 846:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 847:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 848:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 849:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 850:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t P
 851:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 852:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 853:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR, DMA_
 854:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              Priority);
 855:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 856:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 857:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 858:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel priority level.
 859:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_GetChannelPriorityLevel
 860:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 861:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 862:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 863:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 864:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 865:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 866:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 867:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 868:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 869:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 870:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 871:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 872:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 873:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 874:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 875:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)
 876:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 877:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 878:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR
 879:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                    DMA_CCR_PL));
 880:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 881:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 882:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 883:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set Number of data to transfer.
 884:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   This action has no effect if
 885:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         channel is enabled.
 886:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_SetDataLength
 887:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 888:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
ARM GAS  /tmp/cc3e85lN.s 			page 29


 889:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 890:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 891:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 892:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 893:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 894:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 895:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 896:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
 897:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 898:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 899:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
 900:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 901:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 902:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CNDTR,
 903:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 904:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 905:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 906:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 907:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Number of data to transfer.
 908:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   Once the channel is enabled, the return value indicate the
 909:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         remaining bytes to be transmitted.
 910:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_GetDataLength
 911:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 912:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 913:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 914:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 915:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 916:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 917:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 918:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 919:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 920:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
 921:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 922:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
 923:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 924:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 925:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CND
 926:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                    DMA_CNDTR_NDT));
 927:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 928:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 929:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 930:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Configure the Source and Destination addresses.
 931:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
 932:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   Each peripheral using DMA provides an API to get directly the register adress (LL_PPP_D
 933:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_ConfigAddresses\n
 934:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         CMAR         MA            LL_DMA_ConfigAddresses
 935:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 936:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 937:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 938:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 939:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 940:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 941:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 942:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 943:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 944:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
 945:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
ARM GAS  /tmp/cc3e85lN.s 			page 30


 946:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
 947:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 948:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 949:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 950:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 951:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 952:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddres
 953:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****                                             uint32_t DstAddress, uint32_t Direction)
 954:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 955:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 956:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   /* Direction Memory to Periph */
 957:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 958:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   {
 959:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CMAR, Sr
 960:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CPAR, Ds
 961:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   }
 962:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   /* Direction Periph to Memory and Memory to Memory */
 963:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   else
 964:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   {
 965:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CPAR, Sr
 966:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CMAR, Ds
 967:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   }
 968:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 969:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 970:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 971:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set the Memory address.
 972:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
 973:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
 974:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_SetMemoryAddress
 975:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 976:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 977:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 978:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 979:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 980:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 981:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 982:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 983:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 984:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
 985:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
 986:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
 987:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
 988:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 989:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 990:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CMAR, Memo
 991:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 992:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
 993:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
 994:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set the Peripheral address.
 995:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
 996:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
 997:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_SetPeriphAddress
 998:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 999:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1000:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1001:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1002:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
ARM GAS  /tmp/cc3e85lN.s 			page 31


1003:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1004:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1005:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1006:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1007:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1008:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
1009:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1010:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAd
1011:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1012:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1013:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CPAR, Peri
1014:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1015:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1016:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1017:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Memory address.
1018:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1019:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_GetMemoryAddress
1020:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1021:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1022:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1023:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1024:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1025:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1026:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1027:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1028:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1029:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1030:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1031:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1032:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1033:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1034:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CMA
1035:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1036:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1037:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1038:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Peripheral address.
1039:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1040:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_GetPeriphAddress
1041:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1042:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1043:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1044:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1045:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1046:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1047:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1048:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1049:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1050:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1051:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1052:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1053:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1054:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1055:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CPA
1056:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1057:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1058:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1059:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set the Memory to Memory Source address.
ARM GAS  /tmp/cc3e85lN.s 			page 32


1060:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1061:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1062:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_SetM2MSrcAddress
1063:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1064:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1065:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1066:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1067:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1068:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1069:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1070:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1071:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1072:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1073:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
1074:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1075:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
1076:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1077:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1078:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CPAR, Memo
1079:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1080:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1081:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1082:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set the Memory to Memory Destination address.
1083:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1084:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1085:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_SetM2MDstAddress
1086:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1087:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1088:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1089:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1090:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1091:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1092:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1093:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1094:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1095:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1096:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
1097:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1098:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
1099:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1100:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1101:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CMAR, Memo
1102:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1103:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1104:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1105:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get the Memory to Memory Source address.
1106:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1107:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_GetM2MSrcAddress
1108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1109:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1111:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1112:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1113:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1114:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1115:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1116:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
ARM GAS  /tmp/cc3e85lN.s 			page 33


1117:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1118:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1119:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1120:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1121:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1122:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CPA
1123:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1124:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1125:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1126:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get the Memory to Memory Destination address.
1127:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1128:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_GetM2MDstAddress
1129:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1130:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1131:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1132:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1133:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1134:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1135:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1136:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1137:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1138:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1139:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1140:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1141:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1142:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1143:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CMA
1144:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1145:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1146:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1147:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Set DMA request for DMA Channels on DMAMUX Channel x.
1148:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
1149:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CxCR         DMAREQ_ID     LL_DMA_SetPeriphRequest
1150:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1151:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1152:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1153:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1154:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1155:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1156:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1157:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1158:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1159:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Request This parameter can be one of the following values:
1160:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_MEM2MEM
1161:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR0
1162:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR1
1163:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR2
1164:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR3
1165:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_ADC1
1166:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_AES_IN
1167:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_AES_OUT
1168:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DAC1_CH1
1169:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DAC1_CH2
1170:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C1_RX
1171:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C1_TX
1172:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C2_RX
1173:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C2_TX
ARM GAS  /tmp/cc3e85lN.s 			page 34


1174:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_LPUART1_RX
1175:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_LPUART1_TX
1176:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI1_RX
1177:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI1_TX
1178:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI2_RX
1179:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI2_TX
1180:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH1
1181:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH2
1182:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH3
1183:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH4
1184:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_TRIG_COM
1185:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_UP
1186:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH1
1187:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH2
1188:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH3
1189:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH4
1190:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_TRIG
1191:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_UP
1192:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH1
1193:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH2
1194:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH3
1195:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH4
1196:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_TRIG
1197:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_UP
1198:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM6_UP
1199:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM7_UP
1200:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_CH1
1201:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_CH2
1202:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_TRIG_COM
1203:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_UP
1204:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_CH1
1205:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_TRIG_COM
1206:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_UP
1207:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_CH1
1208:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_TRIG_COM
1209:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_UP
1210:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART1_RX
1211:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART1_TX
1212:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART2_RX
1213:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART2_TX
1214:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART3_RX
1215:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART3_TX
1216:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART4_RX
1217:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART4_TX
1218:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UCPD1_RX
1219:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
1220:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
1221:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
1222:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
1223:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
1225:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   (void)(DMAx);
1227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMAMUX_Channel_TypeDef *)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Channel -
 147              		.loc 3 1227 3 is_stmt 0 discriminator 36 view .LVU36
 148 0054 FF25     		movs	r5, #255
 149              	.LBE50:
ARM GAS  /tmp/cc3e85lN.s 			page 35


 150              	.LBE49:
 170:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 151              		.loc 1 170 5 discriminator 36 view .LVU37
 152 0056 A043     		bics	r0, r4
 153 0058 1860     		str	r0, [r3]
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 154              		.loc 1 173 5 is_stmt 1 discriminator 36 view .LVU38
 155 005a 0020     		movs	r0, #0
 156 005c 1860     		str	r0, [r3]
 176:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 157              		.loc 1 176 5 discriminator 36 view .LVU39
 158 005e 5860     		str	r0, [r3, #4]
 179:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 159              		.loc 1 179 5 discriminator 36 view .LVU40
 160 0060 9860     		str	r0, [r3, #8]
 182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 161              		.loc 1 182 5 discriminator 36 view .LVU41
 162 0062 D860     		str	r0, [r3, #12]
 185:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 163              		.loc 1 185 5 discriminator 36 view .LVU42
 164              	.LVL9:
 165              	.LBB52:
 166              	.LBI49:
1224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 167              		.loc 3 1224 22 discriminator 36 view .LVU43
 168              	.LBB51:
1226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMAMUX_Channel_TypeDef *)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Channel -
 169              		.loc 3 1226 3 discriminator 36 view .LVU44
 170              		.loc 3 1227 3 discriminator 36 view .LVU45
 171 0064 1D4B     		ldr	r3, .L21+16
 172 0066 CB18     		adds	r3, r1, r3
 173 0068 9B00     		lsls	r3, r3, #2
 174 006a 1C68     		ldr	r4, [r3]
 175 006c AC43     		bics	r4, r5
 176 006e 1C60     		str	r4, [r3]
 177              	.LVL10:
 178              		.loc 3 1227 3 is_stmt 0 discriminator 36 view .LVU46
 179              	.LBE51:
 180              	.LBE52:
 187:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 181              		.loc 1 187 5 is_stmt 1 discriminator 36 view .LVU47
 187:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 182              		.loc 1 187 8 is_stmt 0 discriminator 36 view .LVU48
 183 0070 0129     		cmp	r1, #1
 184 0072 0DD1     		bne	.L6
 190:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 185              		.loc 1 190 7 is_stmt 1 view .LVU49
 186              	.LVL11:
 187              	.LBB53:
 188              	.LBI53:
1228:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1229:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1231:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get DMA request for DMA Channels on DMAMUX Channel x.
1232:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
1233:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll CxCR         DMAREQ_ID     LL_DMA_GetPeriphRequest
1234:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
ARM GAS  /tmp/cc3e85lN.s 			page 36


1235:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1236:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1237:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1238:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1239:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1240:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1241:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1242:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1243:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
1244:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_MEM2MEM
1245:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR0
1246:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR1
1247:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR2
1248:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR3
1249:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_ADC1
1250:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_AES_IN
1251:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_AES_OUT
1252:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DAC1_CH1
1253:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DAC1_CH2
1254:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C1_RX
1255:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C1_TX
1256:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C2_RX
1257:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C2_TX
1258:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_LPUART1_RX
1259:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_LPUART1_TX
1260:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI1_RX
1261:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI1_TX
1262:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI2_RX
1263:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI2_TX
1264:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH1
1265:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH2
1266:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH3
1267:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH4
1268:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_TRIG_COM
1269:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_UP
1270:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH1
1271:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH2
1272:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH3
1273:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH4
1274:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_TRIG
1275:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_UP
1276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH1
1277:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH2
1278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH3
1279:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH4
1280:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_TRIG
1281:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_UP
1282:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM6_UP
1283:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM7_UP
1284:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_CH1
1285:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_CH2
1286:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_TRIG_COM
1287:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_UP
1288:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_CH1
1289:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_TRIG_COM
1290:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_UP
1291:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_CH1
ARM GAS  /tmp/cc3e85lN.s 			page 37


1292:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_TRIG_COM
1293:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_UP
1294:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART1_RX
1295:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART1_TX
1296:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART2_RX
1297:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART2_TX
1298:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART3_RX
1299:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART3_TX
1300:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART4_RX
1301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART4_TX
1302:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UCPD1_RX
1303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
1304:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
1305:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
1306:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1307:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel)
1308:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1309:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   (void)(DMAx);  
1310:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return (READ_BIT(((DMAMUX_Channel_TypeDef *)(((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Ch
1311:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1312:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1313:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1314:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @}
1315:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1316:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1317:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management
1318:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @{
1319:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1320:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1321:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1322:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 1 global interrupt flag.
1323:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          GIF1          LL_DMA_IsActiveFlag_GI1
1324:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1325:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1326:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1327:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx)
1328:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1329:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1)) ? 1UL : 0UL);
1330:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1331:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1332:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1333:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 2 global interrupt flag.
1334:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          GIF2          LL_DMA_IsActiveFlag_GI2
1335:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1336:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1337:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1338:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx)
1339:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1340:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2)) ? 1UL : 0UL);
1341:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1342:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1344:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 3 global interrupt flag.
1345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          GIF3          LL_DMA_IsActiveFlag_GI3
1346:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1347:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1348:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
ARM GAS  /tmp/cc3e85lN.s 			page 38


1349:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx)
1350:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1351:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3)) ? 1UL : 0UL);
1352:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1353:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1354:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1355:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 4 global interrupt flag.
1356:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          GIF4          LL_DMA_IsActiveFlag_GI4
1357:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1358:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1359:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1360:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx)
1361:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1362:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4)) ? 1UL : 0UL);
1363:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1364:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1365:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1366:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 5 global interrupt flag.
1367:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          GIF5          LL_DMA_IsActiveFlag_GI5
1368:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1369:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1371:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx)
1372:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1373:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5)) ? 1UL : 0UL);
1374:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1375:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1376:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1377:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 6 global interrupt flag.
1378:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          GIF6          LL_DMA_IsActiveFlag_GI6
1379:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1380:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1381:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1382:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx)
1383:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1384:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6)) ? 1UL : 0UL);
1385:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1386:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1387:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1388:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 7 global interrupt flag.
1389:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          GIF7          LL_DMA_IsActiveFlag_GI7
1390:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1391:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1392:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1393:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx)
1394:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1395:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7)) ? 1UL : 0UL);
1396:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1397:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1398:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1399:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 1 transfer complete flag.
1400:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TCIF1         LL_DMA_IsActiveFlag_TC1
1401:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1402:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1403:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1404:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)
1405:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
ARM GAS  /tmp/cc3e85lN.s 			page 39


1406:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
1407:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1408:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1410:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 2 transfer complete flag.
1411:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TCIF2         LL_DMA_IsActiveFlag_TC2
1412:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1413:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1414:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1415:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)
1416:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1417:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
1418:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1419:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1420:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1421:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 3 transfer complete flag.
1422:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TCIF3         LL_DMA_IsActiveFlag_TC3
1423:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1424:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1425:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1426:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)
1427:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1428:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
1429:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1430:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1431:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1432:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 4 transfer complete flag.
1433:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TCIF4         LL_DMA_IsActiveFlag_TC4
1434:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1435:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1436:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1437:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)
1438:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1439:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
1440:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1441:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1442:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1443:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 5 transfer complete flag.
1444:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TCIF5         LL_DMA_IsActiveFlag_TC5
1445:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1446:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1447:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1448:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
1449:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1450:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)) ? 1UL : 0UL);
1451:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1452:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1453:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1454:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 6 transfer complete flag.
1455:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
1456:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1457:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1458:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1459:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
1460:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1461:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL);
1462:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
ARM GAS  /tmp/cc3e85lN.s 			page 40


1463:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1464:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1465:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 7 transfer complete flag.
1466:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
1467:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1468:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1469:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1470:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
1471:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1472:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7)) ? 1UL : 0UL);
1473:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1474:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1475:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1476:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 1 half transfer flag.
1477:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          HTIF1         LL_DMA_IsActiveFlag_HT1
1478:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1479:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1480:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1481:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)
1482:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1483:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1)) ? 1UL : 0UL);
1484:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1485:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1486:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1487:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 2 half transfer flag.
1488:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          HTIF2         LL_DMA_IsActiveFlag_HT2
1489:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1490:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1491:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1492:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)
1493:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1494:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2)) ? 1UL : 0UL);
1495:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1496:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1497:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1498:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 3 half transfer flag.
1499:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          HTIF3         LL_DMA_IsActiveFlag_HT3
1500:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1501:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1502:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1503:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)
1504:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1505:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3)) ? 1UL : 0UL);
1506:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1507:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1508:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1509:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 4 half transfer flag.
1510:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          HTIF4         LL_DMA_IsActiveFlag_HT4
1511:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1512:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1513:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1514:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)
1515:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1516:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4)) ? 1UL : 0UL);
1517:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1518:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1519:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
ARM GAS  /tmp/cc3e85lN.s 			page 41


1520:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 5 half transfer flag.
1521:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          HTIF5         LL_DMA_IsActiveFlag_HT5
1522:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1523:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1524:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1525:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)
1526:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1527:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5)) ? 1UL : 0UL);
1528:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1529:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1530:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1531:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 6 half transfer flag.
1532:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
1533:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1535:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1536:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
1537:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1538:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6)) ? 1UL : 0UL);
1539:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1540:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1541:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1542:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 7 half transfer flag.
1543:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          HTIF7         LL_DMA_IsActiveFlag_HT7
1544:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1545:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1546:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1547:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)
1548:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1549:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7)) ? 1UL : 0UL);
1550:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1551:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1552:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1553:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 1 transfer error flag.
1554:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TEIF1         LL_DMA_IsActiveFlag_TE1
1555:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1556:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1557:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1558:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)
1559:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1560:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL);
1561:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1562:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1563:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1564:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 2 transfer error flag.
1565:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TEIF2         LL_DMA_IsActiveFlag_TE2
1566:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1567:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1568:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1569:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)
1570:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1571:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL);
1572:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1573:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1574:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1575:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 3 transfer error flag.
1576:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TEIF3         LL_DMA_IsActiveFlag_TE3
ARM GAS  /tmp/cc3e85lN.s 			page 42


1577:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1578:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1579:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1580:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)
1581:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1582:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)) ? 1UL : 0UL);
1583:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1584:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1585:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1586:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 4 transfer error flag.
1587:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TEIF4         LL_DMA_IsActiveFlag_TE4
1588:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1589:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1590:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1591:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)
1592:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1593:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4)) ? 1UL : 0UL);
1594:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1595:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1596:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1597:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 5 transfer error flag.
1598:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TEIF5         LL_DMA_IsActiveFlag_TE5
1599:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1600:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1601:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1602:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)
1603:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1604:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5)) ? 1UL : 0UL);
1605:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1606:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1607:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1608:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 6 transfer error flag.
1609:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TEIF6         LL_DMA_IsActiveFlag_TE6
1610:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1611:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1612:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1613:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
1614:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1615:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL);
1616:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1617:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1618:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1619:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Get Channel 7 transfer error flag.
1620:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll ISR          TEIF7         LL_DMA_IsActiveFlag_TE7
1621:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1622:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1623:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1624:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)
1625:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1626:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7)) ? 1UL : 0UL);
1627:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1628:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1629:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1630:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Clear Channel 1 global interrupt flag.
1631:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll IFCR         CGIF1         LL_DMA_ClearFlag_GI1
1632:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1633:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
ARM GAS  /tmp/cc3e85lN.s 			page 43


1634:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1635:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx)
 189              		.loc 3 1635 22 view .LVU50
 190              	.LBB54:
1636:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1637:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
 191              		.loc 3 1637 3 view .LVU51
 192 0074 5160     		str	r1, [r2, #4]
1638:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 193              		.loc 3 1638 1 is_stmt 0 view .LVU52
 194 0076 CCE7     		b	.L4
 195              	.LVL12:
 196              	.L13:
 197              		.loc 3 1638 1 view .LVU53
 198              	.LBE54:
 199              	.LBE53:
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 200              		.loc 1 167 35 view .LVU54
 201 0078 174B     		ldr	r3, .L21+12
 202 007a E9E7     		b	.L5
 203              	.L14:
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 204              		.loc 1 167 11 view .LVU55
 205 007c 184B     		ldr	r3, .L21+20
 206 007e E7E7     		b	.L5
 207              	.L15:
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 208              		.loc 1 167 35 view .LVU56
 209 0080 184B     		ldr	r3, .L21+24
 210 0082 E5E7     		b	.L5
 211              	.L16:
 212 0084 184B     		ldr	r3, .L21+28
 213 0086 E3E7     		b	.L5
 214              	.L17:
 215 0088 184B     		ldr	r3, .L21+32
 216 008a E1E7     		b	.L5
 217              	.L18:
 218 008c 184B     		ldr	r3, .L21+36
 219 008e DFE7     		b	.L5
 220              	.LVL13:
 221              	.L6:
 192:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 222              		.loc 1 192 10 is_stmt 1 view .LVU57
 223              	.LBB55:
 224              	.LBB56:
1639:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1640:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1641:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Clear Channel 2 global interrupt flag.
1642:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll IFCR         CGIF2         LL_DMA_ClearFlag_GI2
1643:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1644:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
1645:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1646:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx)
1647:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1648:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
 225              		.loc 3 1648 3 is_stmt 0 view .LVU58
 226 0090 1023     		movs	r3, #16
ARM GAS  /tmp/cc3e85lN.s 			page 44


 227              	.LBE56:
 228              	.LBE55:
 192:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 229              		.loc 1 192 13 view .LVU59
 230 0092 0229     		cmp	r1, #2
 231 0094 03D0     		beq	.L20
 197:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 232              		.loc 1 197 10 is_stmt 1 view .LVU60
 197:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 233              		.loc 1 197 13 is_stmt 0 view .LVU61
 234 0096 0329     		cmp	r1, #3
 235 0098 03D1     		bne	.L8
 200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 236              		.loc 1 200 7 is_stmt 1 view .LVU62
 237              	.LVL14:
 238              	.LBB57:
 239              	.LBI57:
1649:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1650:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1651:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1652:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Clear Channel 3 global interrupt flag.
1653:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll IFCR         CGIF3         LL_DMA_ClearFlag_GI3
1654:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1655:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
1656:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1657:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)
 240              		.loc 3 1657 22 view .LVU63
 241              	.LBB58:
1658:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1659:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 242              		.loc 3 1659 3 view .LVU64
 243 009a 8023     		movs	r3, #128
 244 009c 5B00     		lsls	r3, r3, #1
 245              	.LVL15:
 246              	.L20:
 247              		.loc 3 1659 3 is_stmt 0 view .LVU65
 248              	.LBE58:
 249              	.LBE57:
 250              	.LBB59:
 251              	.LBB60:
1660:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1661:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1662:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1663:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Clear Channel 4 global interrupt flag.
1664:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll IFCR         CGIF4         LL_DMA_ClearFlag_GI4
1665:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1666:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
1667:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1668:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx)
1669:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1670:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
1671:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1672:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1673:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1674:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Clear Channel 5 global interrupt flag.
1675:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll IFCR         CGIF5         LL_DMA_ClearFlag_GI5
1676:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
ARM GAS  /tmp/cc3e85lN.s 			page 45


1677:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
1678:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1679:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx)
1680:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1681:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5);
1682:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1683:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1684:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1685:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Clear Channel 6 global interrupt flag.
1686:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll IFCR         CGIF6         LL_DMA_ClearFlag_GI6
1687:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1688:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
1689:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1690:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx)
1691:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1692:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF6);
1693:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
1694:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** 
1695:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** /**
1696:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @brief  Clear Channel 7 global interrupt flag.
1697:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @rmtoll IFCR         CGIF7         LL_DMA_ClearFlag_GI7
1698:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1699:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   * @retval None
1700:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   */
1701:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx)
1702:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
1703:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF7);
 252              		.loc 3 1703 3 view .LVU66
 253 009e 5360     		str	r3, [r2, #4]
1704:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 254              		.loc 3 1704 1 view .LVU67
 255 00a0 B7E7     		b	.L4
 256              	.L8:
 257              		.loc 3 1704 1 view .LVU68
 258              	.LBE60:
 259              	.LBE59:
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 260              		.loc 1 202 10 is_stmt 1 view .LVU69
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 261              		.loc 1 202 13 is_stmt 0 view .LVU70
 262 00a2 0429     		cmp	r1, #4
 263 00a4 02D1     		bne	.L9
 205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 264              		.loc 1 205 7 is_stmt 1 view .LVU71
 265              	.LVL16:
 266              	.LBB62:
 267              	.LBI62:
1668:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 268              		.loc 3 1668 22 view .LVU72
 269              	.LBB63:
1670:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 270              		.loc 3 1670 3 view .LVU73
 271 00a6 8023     		movs	r3, #128
 272 00a8 5B01     		lsls	r3, r3, #5
 273 00aa F8E7     		b	.L20
 274              	.LVL17:
 275              	.L9:
ARM GAS  /tmp/cc3e85lN.s 			page 46


1670:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 276              		.loc 3 1670 3 is_stmt 0 view .LVU74
 277              	.LBE63:
 278              	.LBE62:
 207:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 279              		.loc 1 207 10 is_stmt 1 view .LVU75
 207:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 280              		.loc 1 207 13 is_stmt 0 view .LVU76
 281 00ac 0529     		cmp	r1, #5
 282 00ae 02D1     		bne	.L10
 210:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 283              		.loc 1 210 7 is_stmt 1 view .LVU77
 284              	.LVL18:
 285              	.LBB64:
 286              	.LBI64:
1679:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 287              		.loc 3 1679 22 view .LVU78
 288              	.LBB65:
1681:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 289              		.loc 3 1681 3 view .LVU79
 290 00b0 8023     		movs	r3, #128
 291 00b2 5B02     		lsls	r3, r3, #9
 292 00b4 F3E7     		b	.L20
 293              	.LVL19:
 294              	.L10:
1681:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 295              		.loc 3 1681 3 is_stmt 0 view .LVU80
 296              	.LBE65:
 297              	.LBE64:
 213:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 298              		.loc 1 213 10 is_stmt 1 view .LVU81
 213:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 299              		.loc 1 213 13 is_stmt 0 view .LVU82
 300 00b6 0629     		cmp	r1, #6
 301 00b8 02D1     		bne	.L11
 216:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 302              		.loc 1 216 7 is_stmt 1 view .LVU83
 303              	.LVL20:
 304              	.LBB66:
 305              	.LBI66:
1690:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 306              		.loc 3 1690 22 view .LVU84
 307              	.LBB67:
1692:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 308              		.loc 3 1692 3 view .LVU85
 309 00ba 8023     		movs	r3, #128
 310 00bc 5B03     		lsls	r3, r3, #13
 311 00be EEE7     		b	.L20
 312              	.LVL21:
 313              	.L11:
1692:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 314              		.loc 3 1692 3 is_stmt 0 view .LVU86
 315              	.LBE67:
 316              	.LBE66:
 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
 317              		.loc 1 220 10 is_stmt 1 view .LVU87
 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     {
ARM GAS  /tmp/cc3e85lN.s 			page 47


 318              		.loc 1 220 13 is_stmt 0 view .LVU88
 319 00c0 0729     		cmp	r1, #7
 320 00c2 A5D1     		bne	.L12
 223:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****     }
 321              		.loc 1 223 7 is_stmt 1 view .LVU89
 322              	.LVL22:
 323              	.LBB68:
 324              	.LBI59:
1701:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 325              		.loc 3 1701 22 view .LVU90
 326              	.LBB61:
1703:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 327              		.loc 3 1703 3 view .LVU91
 328 00c4 8023     		movs	r3, #128
 329 00c6 5B04     		lsls	r3, r3, #17
 330 00c8 E9E7     		b	.L20
 331              	.L22:
 332 00ca C046     		.align	2
 333              	.L21:
 334 00cc 0000FFFF 		.word	-65536
 335 00d0 00000240 		.word	1073872896
 336 00d4 00100240 		.word	1073876992
 337 00d8 80000240 		.word	1073873024
 338 00dc FF810010 		.word	268468735
 339 00e0 08000240 		.word	1073872904
 340 00e4 1C000240 		.word	1073872924
 341 00e8 30000240 		.word	1073872944
 342 00ec 44000240 		.word	1073872964
 343 00f0 58000240 		.word	1073872984
 344              	.LBE61:
 345              	.LBE68:
 346              	.LBE48:
 347              		.cfi_endproc
 348              	.LFE476:
 350              		.section	.text.LL_DMA_Init,"ax",%progbits
 351              		.align	1
 352              		.global	LL_DMA_Init
 353              		.syntax unified
 354              		.code	16
 355              		.thumb_func
 356              		.fpu softvfp
 358              	LL_DMA_Init:
 359              	.LVL23:
 360              	.LFB477:
 234:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 235:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /**
 236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @brief  Initialize the DMA registers according to the specified parameters in DMA_InitStruct.
 237:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @note   To convert DMAx_Channely Instance to DMAx Instance and Channely, use helper macros :
 238:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref __LL_DMA_GET_INSTANCE
 239:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref __LL_DMA_GET_CHANNEL
 240:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @param  DMAx DMAx Instance
 241:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @param  Channel This parameter can be one of the following values:
 242:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_1
 243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_2
 244:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_3
 245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_4
 246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_5
ARM GAS  /tmp/cc3e85lN.s 			page 48


 247:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_6
 248:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *         @arg @ref LL_DMA_CHANNEL_7
 249:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @param  DMA_InitStruct pointer to a @ref LL_DMA_InitTypeDef structure.
 250:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @retval An ErrorStatus enumeration value:
 251:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *          - SUCCESS: DMA registers are initialized
 252:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   *          - ERROR: Not applicable
 253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   */
 254:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
 255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** {
 361              		.loc 1 255 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   /* Check the DMA Instance DMAx and Channel parameters*/
 257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   assert_param(IS_LL_DMA_ALL_CHANNEL_INSTANCE(DMAx, Channel));
 365              		.loc 1 257 3 view .LVU93
 258:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   /* Check the DMA parameters from DMA_InitStruct */
 260:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   assert_param(IS_LL_DMA_DIRECTION(DMA_InitStruct->Direction));
 366              		.loc 1 260 3 view .LVU94
 261:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   assert_param(IS_LL_DMA_MODE(DMA_InitStruct->Mode));
 367              		.loc 1 261 3 view .LVU95
 262:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   assert_param(IS_LL_DMA_PERIPHINCMODE(DMA_InitStruct->PeriphOrM2MSrcIncMode));
 368              		.loc 1 262 3 view .LVU96
 263:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   assert_param(IS_LL_DMA_MEMORYINCMODE(DMA_InitStruct->MemoryOrM2MDstIncMode));
 369              		.loc 1 263 3 view .LVU97
 264:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   assert_param(IS_LL_DMA_PERIPHDATASIZE(DMA_InitStruct->PeriphOrM2MSrcDataSize));
 370              		.loc 1 264 3 view .LVU98
 265:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   assert_param(IS_LL_DMA_MEMORYDATASIZE(DMA_InitStruct->MemoryOrM2MDstDataSize));
 371              		.loc 1 265 3 view .LVU99
 266:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   assert_param(IS_LL_DMA_NBDATA(DMA_InitStruct->NbData));
 372              		.loc 1 266 3 view .LVU100
 267:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   assert_param(IS_LL_DMA_PERIPHREQUEST(DMA_InitStruct->PeriphRequest));
 373              		.loc 1 267 3 view .LVU101
 268:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   assert_param(IS_LL_DMA_PRIORITY(DMA_InitStruct->Priority));
 374              		.loc 1 268 3 view .LVU102
 269:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 270:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   /*---------------------------- DMAx CCR Configuration ------------------------
 271:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * Configure DMAx_Channely: data transfer direction, data transfer mode,
 272:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    *                          peripheral and memory increment mode,
 273:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    *                          data size alignment and  priority level with parameters :
 274:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * - Direction:      DMA_CCR_DIR and DMA_CCR_MEM2MEM bits
 275:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * - Mode:           DMA_CCR_CIRC bit
 276:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * - PeriphOrM2MSrcIncMode:  DMA_CCR_PINC bit
 277:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
 278:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
 279:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
 280:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * - Priority:               DMA_CCR_PL[1:0] bits
 281:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    */
 282:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 375              		.loc 1 282 3 view .LVU103
 376              	.LBB79:
 377              	.LBI79:
 531:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 378              		.loc 3 531 22 view .LVU104
 379              	.LBB80:
 533:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CCR,
ARM GAS  /tmp/cc3e85lN.s 			page 49


 380              		.loc 3 533 3 view .LVU105
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 381              		.loc 3 534 3 view .LVU106
 382 0000 164B     		ldr	r3, .L24
 383              	.LBE80:
 384              	.LBE79:
 255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   /* Check the DMA Instance DMAx and Channel parameters*/
 385              		.loc 1 255 1 is_stmt 0 view .LVU107
 386 0002 30B5     		push	{r4, r5, lr}
 387              	.LCFI1:
 388              		.cfi_def_cfa_offset 12
 389              		.cfi_offset 4, -12
 390              		.cfi_offset 5, -8
 391              		.cfi_offset 14, -4
 392              	.LBB85:
 393              	.LBB81:
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 394              		.loc 3 534 3 view .LVU108
 395 0004 5B18     		adds	r3, r3, r1
 396 0006 013B     		subs	r3, r3, #1
 397 0008 1B78     		ldrb	r3, [r3]
 398              	.LBE81:
 399              	.LBE85:
 400              		.loc 1 282 79 view .LVU109
 401 000a D568     		ldr	r5, [r2, #12]
 402              	.LBB86:
 403              	.LBB82:
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 404              		.loc 3 534 3 view .LVU110
 405 000c C018     		adds	r0, r0, r3
 406              	.LVL24:
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 407              		.loc 3 534 3 view .LVU111
 408              	.LBE82:
 409              	.LBE86:
 410              		.loc 1 282 79 view .LVU112
 411 000e 9368     		ldr	r3, [r2, #8]
 412              	.LBB87:
 413              	.LBB83:
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 414              		.loc 3 534 3 view .LVU113
 415 0010 0468     		ldr	r4, [r0]
 416              	.LBE83:
 417              	.LBE87:
 418              		.loc 1 282 79 view .LVU114
 419 0012 2B43     		orrs	r3, r5
 283:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                         DMA_InitStruct->Mode                   | \
 420              		.loc 1 283 64 view .LVU115
 421 0014 1569     		ldr	r5, [r2, #16]
 284:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                         DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 285:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                         DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 286:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                         DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 287:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                         DMA_InitStruct->MemoryOrM2MDstDataSize | \
 288:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                         DMA_InitStruct->Priority);
 289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 290:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   /*-------------------------- DMAx CMAR Configuration -------------------------
 291:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * Configure the memory or destination base address with parameter :
ARM GAS  /tmp/cc3e85lN.s 			page 50


 292:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
 293:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    */
 294:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 295:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 296:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   /*-------------------------- DMAx CPAR Configuration -------------------------
 297:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * Configure the peripheral or source base address with parameter :
 298:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
 299:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    */
 300:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 301:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 302:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   /*--------------------------- DMAx CNDTR Configuration -----------------------
 303:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * Configure the peripheral base address with parameter :
 304:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * - NbData: DMA_CNDTR_NDT[15:0] bits
 305:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    */
 306:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 307:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 308:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   /*--------------------------- DMAMUXx CCR Configuration ----------------------
 309:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
 310:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    * - PeriphRequest: DMA_CxCR[7:0] bits
 311:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****    */
 312:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 313:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 314:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   return SUCCESS;
 315:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** }
 422              		.loc 1 315 1 view .LVU116
 423              		@ sp needed
 283:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                         DMA_InitStruct->Mode                   | \
 424              		.loc 1 283 64 view .LVU117
 425 0016 2B43     		orrs	r3, r5
 284:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                         DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 426              		.loc 1 284 64 view .LVU118
 427 0018 5569     		ldr	r5, [r2, #20]
 428 001a 2B43     		orrs	r3, r5
 285:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                         DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 429              		.loc 1 285 64 view .LVU119
 430 001c 9569     		ldr	r5, [r2, #24]
 431 001e 2B43     		orrs	r3, r5
 286:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                         DMA_InitStruct->MemoryOrM2MDstDataSize | \
 432              		.loc 1 286 64 view .LVU120
 433 0020 D569     		ldr	r5, [r2, #28]
 434 0022 2B43     		orrs	r3, r5
 282:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****                         DMA_InitStruct->Mode                   | \
 435              		.loc 1 282 3 view .LVU121
 436 0024 956A     		ldr	r5, [r2, #40]
 437 0026 2B43     		orrs	r3, r5
 438              	.LBB88:
 439              	.LBB84:
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 440              		.loc 3 534 3 view .LVU122
 441 0028 0D4D     		ldr	r5, .L24+4
 442 002a 2C40     		ands	r4, r5
 443 002c 2343     		orrs	r3, r4
 444 002e 0360     		str	r3, [r0]
 445              	.LVL25:
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 446              		.loc 3 534 3 view .LVU123
 447              	.LBE84:
ARM GAS  /tmp/cc3e85lN.s 			page 51


 448              	.LBE88:
 294:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 449              		.loc 1 294 3 is_stmt 1 view .LVU124
 450              	.LBB89:
 451              	.LBI89:
 987:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 452              		.loc 3 987 22 view .LVU125
 453              	.LBB90:
 989:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CMAR, Memo
 454              		.loc 3 989 3 view .LVU126
 990:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 455              		.loc 3 990 3 view .LVU127
 456 0030 5368     		ldr	r3, [r2, #4]
 457              	.LBE90:
 458              	.LBE89:
 459              	.LBB92:
 460              	.LBB93:
 902:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 461              		.loc 3 902 3 is_stmt 0 view .LVU128
 462 0032 146A     		ldr	r4, [r2, #32]
 463              	.LBE93:
 464              	.LBE92:
 465              	.LBB95:
 466              	.LBB91:
 990:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 467              		.loc 3 990 3 view .LVU129
 468 0034 C360     		str	r3, [r0, #12]
 469              	.LVL26:
 990:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 470              		.loc 3 990 3 view .LVU130
 471              	.LBE91:
 472              	.LBE95:
 300:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 473              		.loc 1 300 3 is_stmt 1 view .LVU131
 474              	.LBB96:
 475              	.LBI96:
1010:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 476              		.loc 3 1010 22 view .LVU132
 477              	.LBB97:
1012:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CPAR, Peri
 478              		.loc 3 1012 3 view .LVU133
1013:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 479              		.loc 3 1013 3 view .LVU134
 480 0036 1368     		ldr	r3, [r2]
 481              	.LBE97:
 482              	.LBE96:
 483              	.LBB99:
 484              	.LBB100:
1227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 485              		.loc 3 1227 3 is_stmt 0 view .LVU135
 486 0038 526A     		ldr	r2, [r2, #36]
 487              	.LVL27:
1227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 488              		.loc 3 1227 3 view .LVU136
 489              	.LBE100:
 490              	.LBE99:
 491              	.LBB103:
ARM GAS  /tmp/cc3e85lN.s 			page 52


 492              	.LBB98:
1013:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 493              		.loc 3 1013 3 view .LVU137
 494 003a 8360     		str	r3, [r0, #8]
 495              	.LVL28:
1013:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 496              		.loc 3 1013 3 view .LVU138
 497              	.LBE98:
 498              	.LBE103:
 306:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 499              		.loc 1 306 3 is_stmt 1 view .LVU139
 500              	.LBB104:
 501              	.LBI92:
 899:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 502              		.loc 3 899 22 view .LVU140
 503              	.LBB94:
 901:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel - 1U]))->CNDTR,
 504              		.loc 3 901 3 view .LVU141
 902:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 505              		.loc 3 902 3 view .LVU142
 506 003c 4368     		ldr	r3, [r0, #4]
 507 003e 1B0C     		lsrs	r3, r3, #16
 508 0040 1B04     		lsls	r3, r3, #16
 509 0042 2343     		orrs	r3, r4
 510 0044 4360     		str	r3, [r0, #4]
 511              	.LVL29:
 902:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 512              		.loc 3 902 3 is_stmt 0 view .LVU143
 513              	.LBE94:
 514              	.LBE104:
 312:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 515              		.loc 1 312 3 is_stmt 1 view .LVU144
 516              	.LBB105:
 517              	.LBI99:
1224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** {
 518              		.loc 3 1224 22 view .LVU145
 519              	.LBB101:
1226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h ****   MODIFY_REG(((DMAMUX_Channel_TypeDef *)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Channel -
 520              		.loc 3 1226 3 view .LVU146
1227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 521              		.loc 3 1227 3 view .LVU147
 522 0046 FF20     		movs	r0, #255
 523 0048 064B     		ldr	r3, .L24+8
 524 004a C918     		adds	r1, r1, r3
 525              	.LVL30:
1227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 526              		.loc 3 1227 3 is_stmt 0 view .LVU148
 527 004c 8900     		lsls	r1, r1, #2
 528              	.LVL31:
1227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 529              		.loc 3 1227 3 view .LVU149
 530 004e 0B68     		ldr	r3, [r1]
 531 0050 8343     		bics	r3, r0
 532 0052 1343     		orrs	r3, r2
 533              	.LBE101:
 534              	.LBE105:
 535              		.loc 1 315 1 view .LVU150
ARM GAS  /tmp/cc3e85lN.s 			page 53


 536 0054 0020     		movs	r0, #0
 537              	.LBB106:
 538              	.LBB102:
1227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 539              		.loc 3 1227 3 view .LVU151
 540 0056 0B60     		str	r3, [r1]
 541              	.LVL32:
1227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h **** }
 542              		.loc 3 1227 3 view .LVU152
 543              	.LBE102:
 544              	.LBE106:
 314:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** }
 545              		.loc 1 314 3 is_stmt 1 view .LVU153
 546              		.loc 1 315 1 is_stmt 0 view .LVU154
 547 0058 30BD     		pop	{r4, r5, pc}
 548              	.L25:
 549 005a C046     		.align	2
 550              	.L24:
 551 005c 00000000 		.word	.LANCHOR0
 552 0060 0F80FFFF 		.word	-32753
 553 0064 FF810010 		.word	268468735
 554              		.cfi_endproc
 555              	.LFE477:
 557              		.section	.text.LL_DMA_StructInit,"ax",%progbits
 558              		.align	1
 559              		.global	LL_DMA_StructInit
 560              		.syntax unified
 561              		.code	16
 562              		.thumb_func
 563              		.fpu softvfp
 565              	LL_DMA_StructInit:
 566              	.LVL33:
 567              	.LFB478:
 316:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** 
 317:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** /**
 318:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
 319:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
 320:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   * @retval None
 321:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   */
 322:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
 323:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** {
 568              		.loc 1 323 1 is_stmt 1 view -0
 569              		.cfi_startproc
 570              		@ args = 0, pretend = 0, frame = 0
 571              		@ frame_needed = 0, uses_anonymous_args = 0
 572              		@ link register save eliminated.
 324:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   /* Set DMA_InitStruct fields to default values */
 325:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 573              		.loc 1 325 3 view .LVU156
 574              		.loc 1 325 42 is_stmt 0 view .LVU157
 575 0000 0023     		movs	r3, #0
 326:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 327:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 328:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 329:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 330:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 331:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
ARM GAS  /tmp/cc3e85lN.s 			page 54


 332:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 333:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->NbData                 = 0x00000000U;
 334:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 335:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 336:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** }
 576              		.loc 1 336 1 view .LVU158
 577              		@ sp needed
 325:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 578              		.loc 1 325 42 view .LVU159
 579 0002 0360     		str	r3, [r0]
 326:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 580              		.loc 1 326 3 is_stmt 1 view .LVU160
 326:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 581              		.loc 1 326 42 is_stmt 0 view .LVU161
 582 0004 4360     		str	r3, [r0, #4]
 327:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 583              		.loc 1 327 3 is_stmt 1 view .LVU162
 327:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 584              		.loc 1 327 42 is_stmt 0 view .LVU163
 585 0006 8360     		str	r3, [r0, #8]
 328:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 586              		.loc 1 328 3 is_stmt 1 view .LVU164
 328:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 587              		.loc 1 328 42 is_stmt 0 view .LVU165
 588 0008 C360     		str	r3, [r0, #12]
 329:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 589              		.loc 1 329 3 is_stmt 1 view .LVU166
 329:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 590              		.loc 1 329 42 is_stmt 0 view .LVU167
 591 000a 0361     		str	r3, [r0, #16]
 330:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 592              		.loc 1 330 3 is_stmt 1 view .LVU168
 330:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 593              		.loc 1 330 42 is_stmt 0 view .LVU169
 594 000c 4361     		str	r3, [r0, #20]
 331:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 595              		.loc 1 331 3 is_stmt 1 view .LVU170
 331:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 596              		.loc 1 331 42 is_stmt 0 view .LVU171
 597 000e 8361     		str	r3, [r0, #24]
 332:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->NbData                 = 0x00000000U;
 598              		.loc 1 332 3 is_stmt 1 view .LVU172
 332:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->NbData                 = 0x00000000U;
 599              		.loc 1 332 42 is_stmt 0 view .LVU173
 600 0010 C361     		str	r3, [r0, #28]
 333:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 601              		.loc 1 333 3 is_stmt 1 view .LVU174
 333:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 602              		.loc 1 333 42 is_stmt 0 view .LVU175
 603 0012 0362     		str	r3, [r0, #32]
 334:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 604              		.loc 1 334 3 is_stmt 1 view .LVU176
 334:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c ****   DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 605              		.loc 1 334 42 is_stmt 0 view .LVU177
 606 0014 4362     		str	r3, [r0, #36]
 335:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** }
 607              		.loc 1 335 3 is_stmt 1 view .LVU178
ARM GAS  /tmp/cc3e85lN.s 			page 55


 335:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c **** }
 608              		.loc 1 335 42 is_stmt 0 view .LVU179
 609 0016 8362     		str	r3, [r0, #40]
 610              		.loc 1 336 1 view .LVU180
 611 0018 7047     		bx	lr
 612              		.cfi_endproc
 613              	.LFE478:
 615              		.section	.rodata.CHANNEL_OFFSET_TAB,"a"
 616              		.set	.LANCHOR0,. + 0
 619              	CHANNEL_OFFSET_TAB:
 620 0000 081C3044 		.ascii	"\010\0340DXl\200"
 620      586C80
 621              		.text
 622              	.Letext0:
 623              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 624              		.file 5 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h"
 625              		.file 6 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h"
 626              		.file 7 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h"
 627              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 628              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h"
 629              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
ARM GAS  /tmp/cc3e85lN.s 			page 56


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g0xx_ll_dma.c
     /tmp/cc3e85lN.s:16     .text.LL_DMA_DeInit:0000000000000000 $t
     /tmp/cc3e85lN.s:24     .text.LL_DMA_DeInit:0000000000000000 LL_DMA_DeInit
     /tmp/cc3e85lN.s:334    .text.LL_DMA_DeInit:00000000000000cc $d
     /tmp/cc3e85lN.s:351    .text.LL_DMA_Init:0000000000000000 $t
     /tmp/cc3e85lN.s:358    .text.LL_DMA_Init:0000000000000000 LL_DMA_Init
     /tmp/cc3e85lN.s:551    .text.LL_DMA_Init:000000000000005c $d
     /tmp/cc3e85lN.s:558    .text.LL_DMA_StructInit:0000000000000000 $t
     /tmp/cc3e85lN.s:565    .text.LL_DMA_StructInit:0000000000000000 LL_DMA_StructInit
     /tmp/cc3e85lN.s:619    .rodata.CHANNEL_OFFSET_TAB:0000000000000000 CHANNEL_OFFSET_TAB

NO UNDEFINED SYMBOLS
