<center>
    <h1 align="center">MUX 2 to 1</h1>
    <h4 align="center">A Verilog exercise for MUX design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 15 June 2024<br>
        <strong>Last tested version:</strong> 0613
    </p> 
</center>

# About the project
I referred to the Verilog tutorial from YouTuber Merak's channel.

|     |  sel = 0   | sel = 1  |
|  :----:  |  :----:  | :----:  |
| a = 0,b = 0 | ![sel0_a0_b0](./img/sel0_a0_b0.jpg) | ![sel1_a0_b0](./img/sel1_a0_b0.jpg) |
| a = 1,b = 0 | ![sel0_a1_b0](./img/sel0_a1_b0.jpg) | ![sel1_a1_b0](./img/sel1_a1_b0.jpg) |
| a = 0,b = 1 | ![sel0_a0_b1](./img/sel0_a0_b1.jpg) | ![sel1_a0_b1](./img/sel1_a0_b1.jpg) |
| a = 1,b = 1 | ![sel0_a1_b1](./img/sel0_a1_b1.jpg) | ![sel1_a1_b1](./img/sel1_a1_b1.jpg) |

![waveform](./img/Waveform.png)
