// Seed: 1579819626
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_11 = 32'd2,
    parameter id_12 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    _id_12
);
  input wire _id_12;
  inout wire _id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout tri1 id_2;
  output wire id_1;
  wire [-1 : 1] id_13;
  assign id_6[id_12] = 1;
  logic id_14;
  ;
  wire ["" : 1  -  id_11] id_15;
  parameter id_16 = 1;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_15
  );
  generate
    wire [-1 'h0 : id_11] id_17;
  endgenerate
  parameter id_18 = id_16;
  assign id_2 = 1;
  assign id_2 = 1;
endmodule
