// Seed: 1062902717
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4(
      .id_0(id_3),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(1),
      .id_4(1),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_2 ^ 1'b0),
      .id_8(id_3[1'b0 : 1]),
      .id_9(id_3),
      .id_10(1),
      .id_11(id_3)
  );
  module_0 modCall_1 (
      id_1,
      id_1
  );
  always force id_4 = 1;
endmodule
