# vsim -c top -do "run -all;" 
# Start time: 15:49:45 on Aug 12,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top.sv(16): (vopt-2241) Connection width does not match width of port 'RES'. The port definition is at: alu.v(1).
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.alu_interfs(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.alu_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test alu_test...
# -----------------------------------------------------------------
# Name                         Type                     Size  Value
# -----------------------------------------------------------------
# uvm_test_top                 alu_test                 -     @471 
#   env                        alu_environment          -     @478 
#     agnt                     alu_agent                -     @485 
#       drv                    alu_driver               -     @640 
#         item_collected_port  uvm_analysis_port        -     @663 
#         rsp_port             uvm_analysis_port        -     @655 
#         seq_item_port        uvm_seq_item_pull_port   -     @647 
#       mon                    alu_monitor              -     @671 
#         item_collected_port  uvm_analysis_port        -     @682 
#       seqr                   alu_sequencer            -     @531 
#         rsp_export           uvm_analysis_export      -     @538 
#         seq_item_export      uvm_seq_item_pull_imp    -     @632 
#         arbitration_queue    array                    0     -    
#         lock_queue           array                    0     -    
#         num_last_reqs        integral                 32    'd1  
#         num_last_rsps        integral                 32    'd1  
#     scb                      alu_scoreboard           -     @492 
#       item_collected_export  uvm_analysis_imp         -     @499 
#     subscr                   alu_subscriber           -     @507 
#       aport_drv              uvm_analysis_imp_drv_cg  -     @514 
#       aport_mon              uvm_analysis_imp_mon_cg  -     @522 
# -----------------------------------------------------------------
# -------------------------------------------
# Name         Type               Size  Value
# -------------------------------------------
# req          alu_sequence_item  -     @704 
#   ce         integral           1     'h1  
#   mode       integral           1     'h1  
#   inp_valid  integral           2     'b11 
#   cmd        integral           4     'd0  
#   opa        integral           8     249  
#   opb        integral           8     192  
#   cin        integral           1     'h1  
# -------------------------------------------
# UVM_INFO alu_subscriber.sv(78) @ 5: uvm_test_top.env.subscr [alu_subscriber] ce = 1 | mode = 1 | inp_valid = 11 | cmd = 0 | opa = 249 | opb = 192 | cin = 1
# Scoreboard received packet from monitor
# UVM_INFO alu_subscriber.sv(84) @ 15: uvm_test_top.env.subscr [alu_subscriber] res = 0 | err = 0 | oflow = 0 | cout = 0 | g = 0 | l = 0 | e = 0
# -------------------------------------------------
# Name               Type               Size  Value
# -------------------------------------------------
# alu_sequence_item  alu_sequence_item  -     @678 
#   ce               integral           1     'h1  
#   mode             integral           1     'h1  
#   inp_valid        integral           2     'b11 
#   cmd              integral           4     'd0  
#   opa              integral           8     249  
#   opb              integral           8     192  
#   cin              integral           1     'h1  
# -------------------------------------------------
# -------------------------------------------
# Name         Type               Size  Value
# -------------------------------------------
# req          alu_sequence_item  -     @737 
#   ce         integral           1     'h0  
#   mode       integral           1     'h1  
#   inp_valid  integral           2     'b11 
#   cmd        integral           4     'd0  
#   opa        integral           8     'd12 
#   opb        integral           8     228  
#   cin        integral           1     'h0  
# -------------------------------------------
# UVM_INFO alu_subscriber.sv(78) @ 25: uvm_test_top.env.subscr [alu_subscriber] ce = 0 | mode = 1 | inp_valid = 11 | cmd = 0 | opa = 12 | opb = 228 | cin = 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 35: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO alu_subscriber.sv(95) @ 35: uvm_test_top.env.subscr [alu_subscriber] [Driver]: Coverage --> 22.73
# UVM_INFO alu_subscriber.sv(96) @ 35: uvm_test_top.env.subscr [alu_subscriber] [Monitor]: Coverage --> 50.00
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [alu_subscriber]     5
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 35 ns  Iteration: 62  Instance: /top
# End time: 15:49:47 on Aug 12,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
