

================================================================
== Vitis HLS Report for 'crc24a'
================================================================
* Date:           Mon Jun 12 14:34:25 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        a9crc
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      142|      189|  1.420 us|  1.890 us|  143|  190|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%icmp_ln45_loc = alloca i64 1"   --->   Operation 13 'alloca' 'icmp_ln45_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%startIdx_loc = alloca i64 1"   --->   Operation 14 'alloca' 'startIdx_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dividend_48_loc = alloca i64 1"   --->   Operation 15 'alloca' 'dividend_48_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%dividend_97_loc = alloca i64 1"   --->   Operation 16 'alloca' 'dividend_97_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dividend_98_loc = alloca i64 1"   --->   Operation 17 'alloca' 'dividend_98_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dividend_99_loc = alloca i64 1"   --->   Operation 18 'alloca' 'dividend_99_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dividend_100_loc = alloca i64 1"   --->   Operation 19 'alloca' 'dividend_100_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dividend_101_loc = alloca i64 1"   --->   Operation 20 'alloca' 'dividend_101_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%dividend_102_loc = alloca i64 1"   --->   Operation 21 'alloca' 'dividend_102_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dividend_103_loc = alloca i64 1"   --->   Operation 22 'alloca' 'dividend_103_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dividend_104_loc = alloca i64 1"   --->   Operation 23 'alloca' 'dividend_104_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dividend_105_loc = alloca i64 1"   --->   Operation 24 'alloca' 'dividend_105_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dividend_106_loc = alloca i64 1"   --->   Operation 25 'alloca' 'dividend_106_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dividend_107_loc = alloca i64 1"   --->   Operation 26 'alloca' 'dividend_107_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dividend_108_loc = alloca i64 1"   --->   Operation 27 'alloca' 'dividend_108_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dividend_109_loc = alloca i64 1"   --->   Operation 28 'alloca' 'dividend_109_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dividend_110_loc = alloca i64 1"   --->   Operation 29 'alloca' 'dividend_110_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dividend_111_loc = alloca i64 1"   --->   Operation 30 'alloca' 'dividend_111_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dividend_112_loc = alloca i64 1"   --->   Operation 31 'alloca' 'dividend_112_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dividend_113_loc = alloca i64 1"   --->   Operation 32 'alloca' 'dividend_113_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dividend_114_loc = alloca i64 1"   --->   Operation 33 'alloca' 'dividend_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dividend_115_loc = alloca i64 1"   --->   Operation 34 'alloca' 'dividend_115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dividend_116_loc = alloca i64 1"   --->   Operation 35 'alloca' 'dividend_116_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dividend_117_loc = alloca i64 1"   --->   Operation 36 'alloca' 'dividend_117_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dividend_118_loc = alloca i64 1"   --->   Operation 37 'alloca' 'dividend_118_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dividend_119_loc = alloca i64 1"   --->   Operation 38 'alloca' 'dividend_119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dividend_120_loc = alloca i64 1"   --->   Operation 39 'alloca' 'dividend_120_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dividend_121_loc = alloca i64 1"   --->   Operation 40 'alloca' 'dividend_121_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dividend_122_loc = alloca i64 1"   --->   Operation 41 'alloca' 'dividend_122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dividend_123_loc = alloca i64 1"   --->   Operation 42 'alloca' 'dividend_123_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dividend_124_loc = alloca i64 1"   --->   Operation 43 'alloca' 'dividend_124_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dividend_125_loc = alloca i64 1"   --->   Operation 44 'alloca' 'dividend_125_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dividend_126_loc = alloca i64 1"   --->   Operation 45 'alloca' 'dividend_126_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dividend_127_loc = alloca i64 1"   --->   Operation 46 'alloca' 'dividend_127_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dividend_128_loc = alloca i64 1"   --->   Operation 47 'alloca' 'dividend_128_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dividend_129_loc = alloca i64 1"   --->   Operation 48 'alloca' 'dividend_129_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dividend_130_loc = alloca i64 1"   --->   Operation 49 'alloca' 'dividend_130_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%dividend_131_loc = alloca i64 1"   --->   Operation 50 'alloca' 'dividend_131_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%dividend_132_loc = alloca i64 1"   --->   Operation 51 'alloca' 'dividend_132_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%dividend_133_loc = alloca i64 1"   --->   Operation 52 'alloca' 'dividend_133_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%dividend_134_loc = alloca i64 1"   --->   Operation 53 'alloca' 'dividend_134_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dividend_135_loc = alloca i64 1"   --->   Operation 54 'alloca' 'dividend_135_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%dividend_136_loc = alloca i64 1"   --->   Operation 55 'alloca' 'dividend_136_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%dividend_137_loc = alloca i64 1"   --->   Operation 56 'alloca' 'dividend_137_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%dividend_138_loc = alloca i64 1"   --->   Operation 57 'alloca' 'dividend_138_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%dividend_139_loc = alloca i64 1"   --->   Operation 58 'alloca' 'dividend_139_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%dividend_140_loc = alloca i64 1"   --->   Operation 59 'alloca' 'dividend_140_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%dividend_141_loc = alloca i64 1"   --->   Operation 60 'alloca' 'dividend_141_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%dividend_142_loc = alloca i64 1"   --->   Operation 61 'alloca' 'dividend_142_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%dividend_143_loc = alloca i64 1"   --->   Operation 62 'alloca' 'dividend_143_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%dividend_loc = alloca i64 1"   --->   Operation 63 'alloca' 'dividend_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%dividend_1_loc = alloca i64 1"   --->   Operation 64 'alloca' 'dividend_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%dividend_2_loc = alloca i64 1"   --->   Operation 65 'alloca' 'dividend_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%dividend_3_loc = alloca i64 1"   --->   Operation 66 'alloca' 'dividend_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%dividend_4_loc = alloca i64 1"   --->   Operation 67 'alloca' 'dividend_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%dividend_5_loc = alloca i64 1"   --->   Operation 68 'alloca' 'dividend_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%dividend_6_loc = alloca i64 1"   --->   Operation 69 'alloca' 'dividend_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%dividend_7_loc = alloca i64 1"   --->   Operation 70 'alloca' 'dividend_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%dividend_8_loc = alloca i64 1"   --->   Operation 71 'alloca' 'dividend_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%dividend_9_loc = alloca i64 1"   --->   Operation 72 'alloca' 'dividend_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%dividend_10_loc = alloca i64 1"   --->   Operation 73 'alloca' 'dividend_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%dividend_11_loc = alloca i64 1"   --->   Operation 74 'alloca' 'dividend_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%dividend_12_loc = alloca i64 1"   --->   Operation 75 'alloca' 'dividend_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%dividend_13_loc = alloca i64 1"   --->   Operation 76 'alloca' 'dividend_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%dividend_14_loc = alloca i64 1"   --->   Operation 77 'alloca' 'dividend_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%dividend_15_loc = alloca i64 1"   --->   Operation 78 'alloca' 'dividend_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dividend_16_loc = alloca i64 1"   --->   Operation 79 'alloca' 'dividend_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%dividend_17_loc = alloca i64 1"   --->   Operation 80 'alloca' 'dividend_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dividend_18_loc = alloca i64 1"   --->   Operation 81 'alloca' 'dividend_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%dividend_19_loc = alloca i64 1"   --->   Operation 82 'alloca' 'dividend_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%dividend_20_loc = alloca i64 1"   --->   Operation 83 'alloca' 'dividend_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%dividend_21_loc = alloca i64 1"   --->   Operation 84 'alloca' 'dividend_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%dividend_22_loc = alloca i64 1"   --->   Operation 85 'alloca' 'dividend_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%dividend_23_loc = alloca i64 1"   --->   Operation 86 'alloca' 'dividend_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%dividend_24_loc = alloca i64 1"   --->   Operation 87 'alloca' 'dividend_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%dividend_25_loc = alloca i64 1"   --->   Operation 88 'alloca' 'dividend_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%dividend_26_loc = alloca i64 1"   --->   Operation 89 'alloca' 'dividend_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%dividend_27_loc = alloca i64 1"   --->   Operation 90 'alloca' 'dividend_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%dividend_28_loc = alloca i64 1"   --->   Operation 91 'alloca' 'dividend_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%dividend_29_loc = alloca i64 1"   --->   Operation 92 'alloca' 'dividend_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%dividend_30_loc = alloca i64 1"   --->   Operation 93 'alloca' 'dividend_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%dividend_31_loc = alloca i64 1"   --->   Operation 94 'alloca' 'dividend_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%dividend_32_loc = alloca i64 1"   --->   Operation 95 'alloca' 'dividend_32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%dividend_33_loc = alloca i64 1"   --->   Operation 96 'alloca' 'dividend_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%dividend_34_loc = alloca i64 1"   --->   Operation 97 'alloca' 'dividend_34_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%dividend_35_loc = alloca i64 1"   --->   Operation 98 'alloca' 'dividend_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%dividend_36_loc = alloca i64 1"   --->   Operation 99 'alloca' 'dividend_36_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%dividend_37_loc = alloca i64 1"   --->   Operation 100 'alloca' 'dividend_37_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%dividend_38_loc = alloca i64 1"   --->   Operation 101 'alloca' 'dividend_38_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%dividend_39_loc = alloca i64 1"   --->   Operation 102 'alloca' 'dividend_39_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%dividend_40_loc = alloca i64 1"   --->   Operation 103 'alloca' 'dividend_40_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%dividend_41_loc = alloca i64 1"   --->   Operation 104 'alloca' 'dividend_41_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%dividend_42_loc = alloca i64 1"   --->   Operation 105 'alloca' 'dividend_42_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%dividend_43_loc = alloca i64 1"   --->   Operation 106 'alloca' 'dividend_43_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%dividend_44_loc = alloca i64 1"   --->   Operation 107 'alloca' 'dividend_44_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%dividend_45_loc = alloca i64 1"   --->   Operation 108 'alloca' 'dividend_45_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%dividend_46_loc = alloca i64 1"   --->   Operation 109 'alloca' 'dividend_46_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%dividend_47_loc = alloca i64 1"   --->   Operation 110 'alloca' 'dividend_47_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p = alloca i64 1" [../codes/crc.cpp:21]   --->   Operation 111 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 112 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln0 = call void @crc24a_Pipeline_VITIS_LOOP_25_1, i8 %a, i1 %dividend_47_loc, i1 %dividend_46_loc, i1 %dividend_45_loc, i1 %dividend_44_loc, i1 %dividend_43_loc, i1 %dividend_42_loc, i1 %dividend_41_loc, i1 %dividend_40_loc, i1 %dividend_39_loc, i1 %dividend_38_loc, i1 %dividend_37_loc, i1 %dividend_36_loc, i1 %dividend_35_loc, i1 %dividend_34_loc, i1 %dividend_33_loc, i1 %dividend_32_loc, i1 %dividend_31_loc, i1 %dividend_30_loc, i1 %dividend_29_loc, i1 %dividend_28_loc, i1 %dividend_27_loc, i1 %dividend_26_loc, i1 %dividend_25_loc, i1 %dividend_24_loc, i1 %dividend_23_loc, i1 %dividend_22_loc, i1 %dividend_21_loc, i1 %dividend_20_loc, i1 %dividend_19_loc, i1 %dividend_18_loc, i1 %dividend_17_loc, i1 %dividend_16_loc, i1 %dividend_15_loc, i1 %dividend_14_loc, i1 %dividend_13_loc, i1 %dividend_12_loc, i1 %dividend_11_loc, i1 %dividend_10_loc, i1 %dividend_9_loc, i1 %dividend_8_loc, i1 %dividend_7_loc, i1 %dividend_6_loc, i1 %dividend_5_loc, i1 %dividend_4_loc, i1 %dividend_3_loc, i1 %dividend_2_loc, i1 %dividend_1_loc, i1 %dividend_loc"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.01>
ST_3 : Operation 114 [1/2] (3.01ns)   --->   "%call_ln0 = call void @crc24a_Pipeline_VITIS_LOOP_25_1, i8 %a, i1 %dividend_47_loc, i1 %dividend_46_loc, i1 %dividend_45_loc, i1 %dividend_44_loc, i1 %dividend_43_loc, i1 %dividend_42_loc, i1 %dividend_41_loc, i1 %dividend_40_loc, i1 %dividend_39_loc, i1 %dividend_38_loc, i1 %dividend_37_loc, i1 %dividend_36_loc, i1 %dividend_35_loc, i1 %dividend_34_loc, i1 %dividend_33_loc, i1 %dividend_32_loc, i1 %dividend_31_loc, i1 %dividend_30_loc, i1 %dividend_29_loc, i1 %dividend_28_loc, i1 %dividend_27_loc, i1 %dividend_26_loc, i1 %dividend_25_loc, i1 %dividend_24_loc, i1 %dividend_23_loc, i1 %dividend_22_loc, i1 %dividend_21_loc, i1 %dividend_20_loc, i1 %dividend_19_loc, i1 %dividend_18_loc, i1 %dividend_17_loc, i1 %dividend_16_loc, i1 %dividend_15_loc, i1 %dividend_14_loc, i1 %dividend_13_loc, i1 %dividend_12_loc, i1 %dividend_11_loc, i1 %dividend_10_loc, i1 %dividend_9_loc, i1 %dividend_8_loc, i1 %dividend_7_loc, i1 %dividend_6_loc, i1 %dividend_5_loc, i1 %dividend_4_loc, i1 %dividend_3_loc, i1 %dividend_2_loc, i1 %dividend_1_loc, i1 %dividend_loc"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%dividend_47_loc_load = load i1 %dividend_47_loc"   --->   Operation 115 'load' 'dividend_47_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%dividend_46_loc_load = load i1 %dividend_46_loc"   --->   Operation 116 'load' 'dividend_46_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%dividend_45_loc_load = load i1 %dividend_45_loc"   --->   Operation 117 'load' 'dividend_45_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%dividend_44_loc_load = load i1 %dividend_44_loc"   --->   Operation 118 'load' 'dividend_44_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%dividend_43_loc_load = load i1 %dividend_43_loc"   --->   Operation 119 'load' 'dividend_43_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%dividend_42_loc_load = load i1 %dividend_42_loc"   --->   Operation 120 'load' 'dividend_42_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%dividend_41_loc_load = load i1 %dividend_41_loc"   --->   Operation 121 'load' 'dividend_41_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%dividend_40_loc_load = load i1 %dividend_40_loc"   --->   Operation 122 'load' 'dividend_40_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%dividend_39_loc_load = load i1 %dividend_39_loc"   --->   Operation 123 'load' 'dividend_39_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%dividend_38_loc_load = load i1 %dividend_38_loc"   --->   Operation 124 'load' 'dividend_38_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%dividend_37_loc_load = load i1 %dividend_37_loc"   --->   Operation 125 'load' 'dividend_37_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%dividend_36_loc_load = load i1 %dividend_36_loc"   --->   Operation 126 'load' 'dividend_36_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%dividend_35_loc_load = load i1 %dividend_35_loc"   --->   Operation 127 'load' 'dividend_35_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%dividend_34_loc_load = load i1 %dividend_34_loc"   --->   Operation 128 'load' 'dividend_34_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%dividend_33_loc_load = load i1 %dividend_33_loc"   --->   Operation 129 'load' 'dividend_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%dividend_32_loc_load = load i1 %dividend_32_loc"   --->   Operation 130 'load' 'dividend_32_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%dividend_31_loc_load = load i1 %dividend_31_loc"   --->   Operation 131 'load' 'dividend_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%dividend_30_loc_load = load i1 %dividend_30_loc"   --->   Operation 132 'load' 'dividend_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%dividend_29_loc_load = load i1 %dividend_29_loc"   --->   Operation 133 'load' 'dividend_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%dividend_28_loc_load = load i1 %dividend_28_loc"   --->   Operation 134 'load' 'dividend_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%dividend_27_loc_load = load i1 %dividend_27_loc"   --->   Operation 135 'load' 'dividend_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%dividend_26_loc_load = load i1 %dividend_26_loc"   --->   Operation 136 'load' 'dividend_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%dividend_25_loc_load = load i1 %dividend_25_loc"   --->   Operation 137 'load' 'dividend_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%dividend_24_loc_load = load i1 %dividend_24_loc"   --->   Operation 138 'load' 'dividend_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%dividend_23_loc_load = load i1 %dividend_23_loc"   --->   Operation 139 'load' 'dividend_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%dividend_22_loc_load = load i1 %dividend_22_loc"   --->   Operation 140 'load' 'dividend_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%dividend_21_loc_load = load i1 %dividend_21_loc"   --->   Operation 141 'load' 'dividend_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%dividend_20_loc_load = load i1 %dividend_20_loc"   --->   Operation 142 'load' 'dividend_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%dividend_19_loc_load = load i1 %dividend_19_loc"   --->   Operation 143 'load' 'dividend_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%dividend_18_loc_load = load i1 %dividend_18_loc"   --->   Operation 144 'load' 'dividend_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%dividend_17_loc_load = load i1 %dividend_17_loc"   --->   Operation 145 'load' 'dividend_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%dividend_16_loc_load = load i1 %dividend_16_loc"   --->   Operation 146 'load' 'dividend_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%dividend_15_loc_load = load i1 %dividend_15_loc"   --->   Operation 147 'load' 'dividend_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%dividend_14_loc_load = load i1 %dividend_14_loc"   --->   Operation 148 'load' 'dividend_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%dividend_13_loc_load = load i1 %dividend_13_loc"   --->   Operation 149 'load' 'dividend_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%dividend_12_loc_load = load i1 %dividend_12_loc"   --->   Operation 150 'load' 'dividend_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%dividend_11_loc_load = load i1 %dividend_11_loc"   --->   Operation 151 'load' 'dividend_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%dividend_10_loc_load = load i1 %dividend_10_loc"   --->   Operation 152 'load' 'dividend_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%dividend_9_loc_load = load i1 %dividend_9_loc"   --->   Operation 153 'load' 'dividend_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%dividend_8_loc_load = load i1 %dividend_8_loc"   --->   Operation 154 'load' 'dividend_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%dividend_7_loc_load = load i1 %dividend_7_loc"   --->   Operation 155 'load' 'dividend_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%dividend_6_loc_load = load i1 %dividend_6_loc"   --->   Operation 156 'load' 'dividend_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%dividend_5_loc_load = load i1 %dividend_5_loc"   --->   Operation 157 'load' 'dividend_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%dividend_4_loc_load = load i1 %dividend_4_loc"   --->   Operation 158 'load' 'dividend_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%dividend_3_loc_load = load i1 %dividend_3_loc"   --->   Operation 159 'load' 'dividend_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%dividend_2_loc_load = load i1 %dividend_2_loc"   --->   Operation 160 'load' 'dividend_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%dividend_1_loc_load = load i1 %dividend_1_loc"   --->   Operation 161 'load' 'dividend_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%dividend_loc_load = load i1 %dividend_loc"   --->   Operation 162 'load' 'dividend_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%empty_11 = wait i32 @_ssdm_op_Wait"   --->   Operation 163 'wait' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [2/2] (2.78ns)   --->   "%call_ln0 = call void @crc24a_Pipeline_VITIS_LOOP_32_2, i1 %dividend_47_loc_load, i1 %dividend_46_loc_load, i1 %dividend_45_loc_load, i1 %dividend_44_loc_load, i1 %dividend_43_loc_load, i1 %dividend_42_loc_load, i1 %dividend_41_loc_load, i1 %dividend_40_loc_load, i1 %dividend_39_loc_load, i1 %dividend_38_loc_load, i1 %dividend_37_loc_load, i1 %dividend_36_loc_load, i1 %dividend_35_loc_load, i1 %dividend_34_loc_load, i1 %dividend_33_loc_load, i1 %dividend_32_loc_load, i1 %dividend_31_loc_load, i1 %dividend_30_loc_load, i1 %dividend_29_loc_load, i1 %dividend_28_loc_load, i1 %dividend_27_loc_load, i1 %dividend_26_loc_load, i1 %dividend_25_loc_load, i1 %dividend_24_loc_load, i1 %dividend_23_loc_load, i1 %dividend_22_loc_load, i1 %dividend_21_loc_load, i1 %dividend_20_loc_load, i1 %dividend_19_loc_load, i1 %dividend_18_loc_load, i1 %dividend_17_loc_load, i1 %dividend_16_loc_load, i1 %dividend_15_loc_load, i1 %dividend_14_loc_load, i1 %dividend_13_loc_load, i1 %dividend_12_loc_load, i1 %dividend_11_loc_load, i1 %dividend_10_loc_load, i1 %dividend_9_loc_load, i1 %dividend_8_loc_load, i1 %dividend_7_loc_load, i1 %dividend_6_loc_load, i1 %dividend_5_loc_load, i1 %dividend_4_loc_load, i1 %dividend_3_loc_load, i1 %dividend_2_loc_load, i1 %dividend_1_loc_load, i1 %dividend_loc_load, i1 %dividend_143_loc, i1 %dividend_142_loc, i1 %dividend_141_loc, i1 %dividend_140_loc, i1 %dividend_139_loc, i1 %dividend_138_loc, i1 %dividend_137_loc, i1 %dividend_136_loc, i1 %dividend_135_loc, i1 %dividend_134_loc, i1 %dividend_133_loc, i1 %dividend_132_loc, i1 %dividend_131_loc, i1 %dividend_130_loc, i1 %dividend_129_loc, i1 %dividend_128_loc, i1 %dividend_127_loc, i1 %dividend_126_loc, i1 %dividend_125_loc, i1 %dividend_124_loc, i1 %dividend_123_loc, i1 %dividend_122_loc, i1 %dividend_121_loc, i1 %dividend_120_loc, i1 %dividend_119_loc, i1 %dividend_118_loc, i1 %dividend_117_loc, i1 %dividend_116_loc, i1 %dividend_115_loc, i1 %dividend_114_loc, i1 %dividend_113_loc, i1 %dividend_112_loc, i1 %dividend_111_loc, i1 %dividend_110_loc, i1 %dividend_109_loc, i1 %dividend_108_loc, i1 %dividend_107_loc, i1 %dividend_106_loc, i1 %dividend_105_loc, i1 %dividend_104_loc, i1 %dividend_103_loc, i1 %dividend_102_loc, i1 %dividend_101_loc, i1 %dividend_100_loc, i1 %dividend_99_loc, i1 %dividend_98_loc, i1 %dividend_97_loc, i1 %dividend_48_loc"   --->   Operation 164 'call' 'call_ln0' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.36>
ST_5 : Operation 165 [1/2] (1.36ns)   --->   "%call_ln0 = call void @crc24a_Pipeline_VITIS_LOOP_32_2, i1 %dividend_47_loc_load, i1 %dividend_46_loc_load, i1 %dividend_45_loc_load, i1 %dividend_44_loc_load, i1 %dividend_43_loc_load, i1 %dividend_42_loc_load, i1 %dividend_41_loc_load, i1 %dividend_40_loc_load, i1 %dividend_39_loc_load, i1 %dividend_38_loc_load, i1 %dividend_37_loc_load, i1 %dividend_36_loc_load, i1 %dividend_35_loc_load, i1 %dividend_34_loc_load, i1 %dividend_33_loc_load, i1 %dividend_32_loc_load, i1 %dividend_31_loc_load, i1 %dividend_30_loc_load, i1 %dividend_29_loc_load, i1 %dividend_28_loc_load, i1 %dividend_27_loc_load, i1 %dividend_26_loc_load, i1 %dividend_25_loc_load, i1 %dividend_24_loc_load, i1 %dividend_23_loc_load, i1 %dividend_22_loc_load, i1 %dividend_21_loc_load, i1 %dividend_20_loc_load, i1 %dividend_19_loc_load, i1 %dividend_18_loc_load, i1 %dividend_17_loc_load, i1 %dividend_16_loc_load, i1 %dividend_15_loc_load, i1 %dividend_14_loc_load, i1 %dividend_13_loc_load, i1 %dividend_12_loc_load, i1 %dividend_11_loc_load, i1 %dividend_10_loc_load, i1 %dividend_9_loc_load, i1 %dividend_8_loc_load, i1 %dividend_7_loc_load, i1 %dividend_6_loc_load, i1 %dividend_5_loc_load, i1 %dividend_4_loc_load, i1 %dividend_3_loc_load, i1 %dividend_2_loc_load, i1 %dividend_1_loc_load, i1 %dividend_loc_load, i1 %dividend_143_loc, i1 %dividend_142_loc, i1 %dividend_141_loc, i1 %dividend_140_loc, i1 %dividend_139_loc, i1 %dividend_138_loc, i1 %dividend_137_loc, i1 %dividend_136_loc, i1 %dividend_135_loc, i1 %dividend_134_loc, i1 %dividend_133_loc, i1 %dividend_132_loc, i1 %dividend_131_loc, i1 %dividend_130_loc, i1 %dividend_129_loc, i1 %dividend_128_loc, i1 %dividend_127_loc, i1 %dividend_126_loc, i1 %dividend_125_loc, i1 %dividend_124_loc, i1 %dividend_123_loc, i1 %dividend_122_loc, i1 %dividend_121_loc, i1 %dividend_120_loc, i1 %dividend_119_loc, i1 %dividend_118_loc, i1 %dividend_117_loc, i1 %dividend_116_loc, i1 %dividend_115_loc, i1 %dividend_114_loc, i1 %dividend_113_loc, i1 %dividend_112_loc, i1 %dividend_111_loc, i1 %dividend_110_loc, i1 %dividend_109_loc, i1 %dividend_108_loc, i1 %dividend_107_loc, i1 %dividend_106_loc, i1 %dividend_105_loc, i1 %dividend_104_loc, i1 %dividend_103_loc, i1 %dividend_102_loc, i1 %dividend_101_loc, i1 %dividend_100_loc, i1 %dividend_99_loc, i1 %dividend_98_loc, i1 %dividend_97_loc, i1 %dividend_48_loc"   --->   Operation 165 'call' 'call_ln0' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.77>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%dividend_143_loc_load = load i1 %dividend_143_loc"   --->   Operation 166 'load' 'dividend_143_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%dividend_142_loc_load = load i1 %dividend_142_loc"   --->   Operation 167 'load' 'dividend_142_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%dividend_141_loc_load = load i1 %dividend_141_loc"   --->   Operation 168 'load' 'dividend_141_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%dividend_140_loc_load = load i1 %dividend_140_loc"   --->   Operation 169 'load' 'dividend_140_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%dividend_139_loc_load = load i1 %dividend_139_loc"   --->   Operation 170 'load' 'dividend_139_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%dividend_138_loc_load = load i1 %dividend_138_loc"   --->   Operation 171 'load' 'dividend_138_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%dividend_137_loc_load = load i1 %dividend_137_loc"   --->   Operation 172 'load' 'dividend_137_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%dividend_136_loc_load = load i1 %dividend_136_loc"   --->   Operation 173 'load' 'dividend_136_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%dividend_135_loc_load = load i1 %dividend_135_loc"   --->   Operation 174 'load' 'dividend_135_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%dividend_134_loc_load = load i1 %dividend_134_loc"   --->   Operation 175 'load' 'dividend_134_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%dividend_133_loc_load = load i1 %dividend_133_loc"   --->   Operation 176 'load' 'dividend_133_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%dividend_132_loc_load = load i1 %dividend_132_loc"   --->   Operation 177 'load' 'dividend_132_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%dividend_131_loc_load = load i1 %dividend_131_loc"   --->   Operation 178 'load' 'dividend_131_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%dividend_130_loc_load = load i1 %dividend_130_loc"   --->   Operation 179 'load' 'dividend_130_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%dividend_129_loc_load = load i1 %dividend_129_loc"   --->   Operation 180 'load' 'dividend_129_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%dividend_128_loc_load = load i1 %dividend_128_loc"   --->   Operation 181 'load' 'dividend_128_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%dividend_127_loc_load = load i1 %dividend_127_loc"   --->   Operation 182 'load' 'dividend_127_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%dividend_126_loc_load = load i1 %dividend_126_loc"   --->   Operation 183 'load' 'dividend_126_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%dividend_125_loc_load = load i1 %dividend_125_loc"   --->   Operation 184 'load' 'dividend_125_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%dividend_124_loc_load = load i1 %dividend_124_loc"   --->   Operation 185 'load' 'dividend_124_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%dividend_123_loc_load = load i1 %dividend_123_loc"   --->   Operation 186 'load' 'dividend_123_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%dividend_122_loc_load = load i1 %dividend_122_loc"   --->   Operation 187 'load' 'dividend_122_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%dividend_121_loc_load = load i1 %dividend_121_loc"   --->   Operation 188 'load' 'dividend_121_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%dividend_120_loc_load = load i1 %dividend_120_loc"   --->   Operation 189 'load' 'dividend_120_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%dividend_119_loc_load = load i1 %dividend_119_loc"   --->   Operation 190 'load' 'dividend_119_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%dividend_118_loc_load = load i1 %dividend_118_loc"   --->   Operation 191 'load' 'dividend_118_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%dividend_117_loc_load = load i1 %dividend_117_loc"   --->   Operation 192 'load' 'dividend_117_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%dividend_116_loc_load = load i1 %dividend_116_loc"   --->   Operation 193 'load' 'dividend_116_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%dividend_115_loc_load = load i1 %dividend_115_loc"   --->   Operation 194 'load' 'dividend_115_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%dividend_114_loc_load = load i1 %dividend_114_loc"   --->   Operation 195 'load' 'dividend_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%dividend_113_loc_load = load i1 %dividend_113_loc"   --->   Operation 196 'load' 'dividend_113_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%dividend_112_loc_load = load i1 %dividend_112_loc"   --->   Operation 197 'load' 'dividend_112_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%dividend_111_loc_load = load i1 %dividend_111_loc"   --->   Operation 198 'load' 'dividend_111_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%dividend_110_loc_load = load i1 %dividend_110_loc"   --->   Operation 199 'load' 'dividend_110_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%dividend_109_loc_load = load i1 %dividend_109_loc"   --->   Operation 200 'load' 'dividend_109_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%dividend_108_loc_load = load i1 %dividend_108_loc"   --->   Operation 201 'load' 'dividend_108_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%dividend_107_loc_load = load i1 %dividend_107_loc"   --->   Operation 202 'load' 'dividend_107_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%dividend_106_loc_load = load i1 %dividend_106_loc"   --->   Operation 203 'load' 'dividend_106_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%dividend_105_loc_load = load i1 %dividend_105_loc"   --->   Operation 204 'load' 'dividend_105_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%dividend_104_loc_load = load i1 %dividend_104_loc"   --->   Operation 205 'load' 'dividend_104_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%dividend_103_loc_load = load i1 %dividend_103_loc"   --->   Operation 206 'load' 'dividend_103_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%dividend_102_loc_load = load i1 %dividend_102_loc"   --->   Operation 207 'load' 'dividend_102_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%dividend_101_loc_load = load i1 %dividend_101_loc"   --->   Operation 208 'load' 'dividend_101_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%dividend_100_loc_load = load i1 %dividend_100_loc"   --->   Operation 209 'load' 'dividend_100_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%dividend_99_loc_load = load i1 %dividend_99_loc"   --->   Operation 210 'load' 'dividend_99_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%dividend_98_loc_load = load i1 %dividend_98_loc"   --->   Operation 211 'load' 'dividend_98_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%dividend_97_loc_load = load i1 %dividend_97_loc"   --->   Operation 212 'load' 'dividend_97_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%dividend_48_loc_load = load i1 %dividend_48_loc"   --->   Operation 213 'load' 'dividend_48_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [2/2] (4.77ns)   --->   "%targetBlock = call i1 @crc24a_Pipeline_VITIS_LOOP_45_4, i1 %dividend_48_loc_load, i1 %dividend_97_loc_load, i1 %dividend_98_loc_load, i1 %dividend_99_loc_load, i1 %dividend_100_loc_load, i1 %dividend_101_loc_load, i1 %dividend_102_loc_load, i1 %dividend_103_loc_load, i1 %dividend_104_loc_load, i1 %dividend_105_loc_load, i1 %dividend_106_loc_load, i1 %dividend_107_loc_load, i1 %dividend_108_loc_load, i1 %dividend_109_loc_load, i1 %dividend_110_loc_load, i1 %dividend_111_loc_load, i1 %dividend_112_loc_load, i1 %dividend_113_loc_load, i1 %dividend_114_loc_load, i1 %dividend_115_loc_load, i1 %dividend_116_loc_load, i1 %dividend_117_loc_load, i1 %dividend_118_loc_load, i1 %dividend_119_loc_load, i1 %dividend_120_loc_load, i1 %dividend_121_loc_load, i1 %dividend_122_loc_load, i1 %dividend_123_loc_load, i1 %dividend_124_loc_load, i1 %dividend_125_loc_load, i1 %dividend_126_loc_load, i1 %dividend_127_loc_load, i1 %dividend_128_loc_load, i1 %dividend_129_loc_load, i1 %dividend_130_loc_load, i1 %dividend_131_loc_load, i1 %dividend_132_loc_load, i1 %dividend_133_loc_load, i1 %dividend_134_loc_load, i1 %dividend_135_loc_load, i1 %dividend_136_loc_load, i1 %dividend_137_loc_load, i1 %dividend_138_loc_load, i1 %dividend_139_loc_load, i1 %dividend_140_loc_load, i1 %dividend_141_loc_load, i1 %dividend_142_loc_load, i1 %dividend_143_loc_load, i6 %startIdx_loc, i1 %icmp_ln45_loc"   --->   Operation 214 'call' 'targetBlock' <Predicate = true> <Delay = 4.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.77>
ST_7 : Operation 215 [1/2] (4.77ns)   --->   "%targetBlock = call i1 @crc24a_Pipeline_VITIS_LOOP_45_4, i1 %dividend_48_loc_load, i1 %dividend_97_loc_load, i1 %dividend_98_loc_load, i1 %dividend_99_loc_load, i1 %dividend_100_loc_load, i1 %dividend_101_loc_load, i1 %dividend_102_loc_load, i1 %dividend_103_loc_load, i1 %dividend_104_loc_load, i1 %dividend_105_loc_load, i1 %dividend_106_loc_load, i1 %dividend_107_loc_load, i1 %dividend_108_loc_load, i1 %dividend_109_loc_load, i1 %dividend_110_loc_load, i1 %dividend_111_loc_load, i1 %dividend_112_loc_load, i1 %dividend_113_loc_load, i1 %dividend_114_loc_load, i1 %dividend_115_loc_load, i1 %dividend_116_loc_load, i1 %dividend_117_loc_load, i1 %dividend_118_loc_load, i1 %dividend_119_loc_load, i1 %dividend_120_loc_load, i1 %dividend_121_loc_load, i1 %dividend_122_loc_load, i1 %dividend_123_loc_load, i1 %dividend_124_loc_load, i1 %dividend_125_loc_load, i1 %dividend_126_loc_load, i1 %dividend_127_loc_load, i1 %dividend_128_loc_load, i1 %dividend_129_loc_load, i1 %dividend_130_loc_load, i1 %dividend_131_loc_load, i1 %dividend_132_loc_load, i1 %dividend_133_loc_load, i1 %dividend_134_loc_load, i1 %dividend_135_loc_load, i1 %dividend_136_loc_load, i1 %dividend_137_loc_load, i1 %dividend_138_loc_load, i1 %dividend_139_loc_load, i1 %dividend_140_loc_load, i1 %dividend_141_loc_load, i1 %dividend_142_loc_load, i1 %dividend_143_loc_load, i6 %startIdx_loc, i1 %icmp_ln45_loc"   --->   Operation 215 'call' 'targetBlock' <Predicate = true> <Delay = 4.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%startIdx_loc_load = load i6 %startIdx_loc"   --->   Operation 216 'load' 'startIdx_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%icmp_ln45_loc_load = load i1 %icmp_ln45_loc"   --->   Operation 217 'load' 'icmp_ln45_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.97ns)   --->   "%and_ln45 = and i1 %targetBlock, i1 %icmp_ln45_loc_load" [../codes/crc.cpp:45]   --->   Operation 218 'and' 'and_ln45' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [2/2] (6.00ns)   --->   "%call_ln45 = call void @crc24a_Pipeline_VITIS_LOOP_49_5, i1 %p, i1 %dividend_48_loc_load, i1 %dividend_97_loc_load, i1 %dividend_98_loc_load, i1 %dividend_99_loc_load, i1 %dividend_100_loc_load, i1 %dividend_101_loc_load, i1 %dividend_102_loc_load, i1 %dividend_103_loc_load, i1 %dividend_104_loc_load, i1 %dividend_105_loc_load, i1 %dividend_106_loc_load, i1 %dividend_107_loc_load, i1 %dividend_108_loc_load, i1 %dividend_109_loc_load, i1 %dividend_110_loc_load, i1 %dividend_111_loc_load, i1 %dividend_112_loc_load, i1 %dividend_113_loc_load, i1 %dividend_114_loc_load, i1 %dividend_115_loc_load, i1 %dividend_116_loc_load, i1 %dividend_117_loc_load, i1 %dividend_118_loc_load, i1 %dividend_119_loc_load, i6 %startIdx_loc_load, i1 %dividend_120_loc_load, i1 %dividend_121_loc_load, i1 %dividend_122_loc_load, i1 %dividend_123_loc_load, i1 %dividend_124_loc_load, i1 %dividend_125_loc_load, i1 %dividend_126_loc_load, i1 %dividend_127_loc_load, i1 %dividend_128_loc_load, i1 %dividend_129_loc_load, i1 %dividend_130_loc_load, i1 %dividend_131_loc_load, i1 %dividend_132_loc_load, i1 %dividend_133_loc_load, i1 %dividend_134_loc_load, i1 %dividend_135_loc_load, i1 %dividend_136_loc_load, i1 %dividend_137_loc_load, i1 %dividend_138_loc_load, i1 %dividend_139_loc_load, i1 %dividend_140_loc_load, i1 %dividend_141_loc_load, i1 %dividend_142_loc_load, i1 %dividend_143_loc_load, i1 %and_ln45" [../codes/crc.cpp:45]   --->   Operation 219 'call' 'call_ln45' <Predicate = true> <Delay = 6.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln45 = call void @crc24a_Pipeline_VITIS_LOOP_49_5, i1 %p, i1 %dividend_48_loc_load, i1 %dividend_97_loc_load, i1 %dividend_98_loc_load, i1 %dividend_99_loc_load, i1 %dividend_100_loc_load, i1 %dividend_101_loc_load, i1 %dividend_102_loc_load, i1 %dividend_103_loc_load, i1 %dividend_104_loc_load, i1 %dividend_105_loc_load, i1 %dividend_106_loc_load, i1 %dividend_107_loc_load, i1 %dividend_108_loc_load, i1 %dividend_109_loc_load, i1 %dividend_110_loc_load, i1 %dividend_111_loc_load, i1 %dividend_112_loc_load, i1 %dividend_113_loc_load, i1 %dividend_114_loc_load, i1 %dividend_115_loc_load, i1 %dividend_116_loc_load, i1 %dividend_117_loc_load, i1 %dividend_118_loc_load, i1 %dividend_119_loc_load, i6 %startIdx_loc_load, i1 %dividend_120_loc_load, i1 %dividend_121_loc_load, i1 %dividend_122_loc_load, i1 %dividend_123_loc_load, i1 %dividend_124_loc_load, i1 %dividend_125_loc_load, i1 %dividend_126_loc_load, i1 %dividend_127_loc_load, i1 %dividend_128_loc_load, i1 %dividend_129_loc_load, i1 %dividend_130_loc_load, i1 %dividend_131_loc_load, i1 %dividend_132_loc_load, i1 %dividend_133_loc_load, i1 %dividend_134_loc_load, i1 %dividend_135_loc_load, i1 %dividend_136_loc_load, i1 %dividend_137_loc_load, i1 %dividend_138_loc_load, i1 %dividend_139_loc_load, i1 %dividend_140_loc_load, i1 %dividend_141_loc_load, i1 %dividend_142_loc_load, i1 %dividend_143_loc_load, i1 %and_ln45" [../codes/crc.cpp:45]   --->   Operation 220 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%empty_12 = wait i32 @_ssdm_op_Wait"   --->   Operation 221 'wait' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln0 = call void @crc24a_Pipeline_VITIS_LOOP_60_6, i1 %p, i8 %c, i8 %last"   --->   Operation 222 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 223 [1/2] (2.32ns)   --->   "%call_ln0 = call void @crc24a_Pipeline_VITIS_LOOP_60_6, i1 %p, i8 %c, i8 %last"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../codes/crc.cpp:9]   --->   Operation 224 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %c, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %c"   --->   Operation 228 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %last, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %last"   --->   Operation 230 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [../codes/crc.cpp:66]   --->   Operation 231 'ret' 'ret_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.01ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'crc24a_Pipeline_VITIS_LOOP_25_1' [111]  (3.01 ns)

 <State 4>: 2.78ns
The critical path consists of the following:
	'load' operation ('dividend_47_loc_load') on local variable 'dividend_47_loc' [112]  (0 ns)
	'call' operation ('call_ln0') to 'crc24a_Pipeline_VITIS_LOOP_32_2' [161]  (2.78 ns)

 <State 5>: 1.36ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'crc24a_Pipeline_VITIS_LOOP_32_2' [161]  (1.36 ns)

 <State 6>: 4.77ns
The critical path consists of the following:
	'load' operation ('dividend_143_loc_load') on local variable 'dividend_143_loc' [162]  (0 ns)
	'call' operation ('targetBlock') to 'crc24a_Pipeline_VITIS_LOOP_45_4' [210]  (4.77 ns)

 <State 7>: 4.77ns
The critical path consists of the following:
	'call' operation ('targetBlock') to 'crc24a_Pipeline_VITIS_LOOP_45_4' [210]  (4.77 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'load' operation ('icmp_ln45_loc_load') on local variable 'icmp_ln45_loc' [212]  (0 ns)
	'and' operation ('and_ln45', ../codes/crc.cpp:45) [213]  (0.978 ns)
	'call' operation ('call_ln45', ../codes/crc.cpp:45) to 'crc24a_Pipeline_VITIS_LOOP_49_5' [214]  (6 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'crc24a_Pipeline_VITIS_LOOP_60_6' [216]  (2.32 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
