// Seed: 3404910017
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    output tri id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    output wand id_8,
    output supply0 id_9,
    output wire id_10,
    input uwire id_11,
    output tri0 id_12,
    output wand id_13,
    input wor id_14,
    input tri1 id_15
);
  wire  id_17 = id_15;
  logic id_18;
  ;
  assign id_12 = 1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output tri0 id_2,
    output tri1 id_3,
    input uwire id_4,
    output wor id_5,
    output tri1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input wire id_9,
    input wire id_10,
    input wand id_11,
    input wor id_12,
    input tri1 id_13,
    input tri1 id_14,
    output wor id_15
    , id_17
);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_12,
      id_1,
      id_4,
      id_13,
      id_12,
      id_2,
      id_7,
      id_7,
      id_9,
      id_3,
      id_2,
      id_1,
      id_12
  );
  assign modCall_1.id_15 = 0;
endmodule
