Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jan 30 01:13:28 2024
| Host         : s02-etxcn-ap18 running 64-bit Red Hat Enterprise Linux Server release 7.4 (Maipo)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SOC_timing_summary_routed.rpt -pb SOC_timing_summary_routed.pb -rpx SOC_timing_summary_routed.rpx -warn_on_violation
| Design       : SOC
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  82          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (82)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (283)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (82)
-------------------------
 There are 82 register/latch pins with no clock driven by root clock pin: CW/slow_CLK_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (283)
--------------------------------------------------
 There are 283 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.548        0.000                      0                   20        0.324        0.000                      0                   20        2.000        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.548        0.000                      0                   20        0.324        0.000                      0                   20        2.000        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 CW/slow_CLK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.929ns (26.707%)  route 2.549ns (73.293%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 9.857 - 5.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.673     5.307    CW/clk
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  CW/slow_CLK_reg[19]/Q
                         net (fo=1, routed)           0.721     6.484    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.585 r  clk_BUFG_inst/O
                         net (fo=83, routed)          1.828     8.414    CW/S[0]
    SLICE_X22Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     8.786 r  CW/slow_CLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.786    CW/slow_CLK_reg[16]_i_1_n_4
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.499     9.857    CW/clk
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[19]/C
                         clock pessimism              0.450    10.307    
                         clock uncertainty           -0.035    10.272    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.062    10.334    CW/slow_CLK_reg[19]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 CW/slow_CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 1.654ns (64.854%)  route 0.896ns (35.146%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 9.857 - 5.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.672     5.306    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  CW/slow_CLK_reg[2]/Q
                         net (fo=1, routed)           0.896     6.659    CW/slow_CLK_reg_n_0_[2]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.181 r  CW/slow_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    CW/slow_CLK_reg[0]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  CW/slow_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    CW/slow_CLK_reg[4]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  CW/slow_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.409    CW/slow_CLK_reg[8]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  CW/slow_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.523    CW/slow_CLK_reg[12]_i_1_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 r  CW/slow_CLK_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.857    CW/slow_CLK_reg[16]_i_1_n_6
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.499     9.857    CW/clk
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[17]/C
                         clock pessimism              0.425    10.282    
                         clock uncertainty           -0.035    10.247    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.062    10.309    CW/slow_CLK_reg[17]
  -------------------------------------------------------------------
                         required time                         10.309    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 CW/slow_CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 1.559ns (63.494%)  route 0.896ns (36.506%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 9.857 - 5.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.672     5.306    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  CW/slow_CLK_reg[2]/Q
                         net (fo=1, routed)           0.896     6.659    CW/slow_CLK_reg_n_0_[2]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.181 r  CW/slow_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    CW/slow_CLK_reg[0]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  CW/slow_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    CW/slow_CLK_reg[4]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  CW/slow_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.409    CW/slow_CLK_reg[8]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  CW/slow_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.523    CW/slow_CLK_reg[12]_i_1_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.762 r  CW/slow_CLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.762    CW/slow_CLK_reg[16]_i_1_n_5
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.499     9.857    CW/clk
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[18]/C
                         clock pessimism              0.425    10.282    
                         clock uncertainty           -0.035    10.247    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.062    10.309    CW/slow_CLK_reg[18]
  -------------------------------------------------------------------
                         required time                         10.309    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 CW/slow_CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.543ns (63.255%)  route 0.896ns (36.745%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 9.857 - 5.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.672     5.306    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  CW/slow_CLK_reg[2]/Q
                         net (fo=1, routed)           0.896     6.659    CW/slow_CLK_reg_n_0_[2]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.181 r  CW/slow_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    CW/slow_CLK_reg[0]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  CW/slow_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    CW/slow_CLK_reg[4]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  CW/slow_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.409    CW/slow_CLK_reg[8]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  CW/slow_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.523    CW/slow_CLK_reg[12]_i_1_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.746 r  CW/slow_CLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.746    CW/slow_CLK_reg[16]_i_1_n_7
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.499     9.857    CW/clk
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[16]/C
                         clock pessimism              0.425    10.282    
                         clock uncertainty           -0.035    10.247    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.062    10.309    CW/slow_CLK_reg[16]
  -------------------------------------------------------------------
                         required time                         10.309    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 CW/slow_CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 1.540ns (63.209%)  route 0.896ns (36.791%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 9.856 - 5.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.672     5.306    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  CW/slow_CLK_reg[2]/Q
                         net (fo=1, routed)           0.896     6.659    CW/slow_CLK_reg_n_0_[2]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.181 r  CW/slow_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    CW/slow_CLK_reg[0]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  CW/slow_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    CW/slow_CLK_reg[4]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  CW/slow_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.409    CW/slow_CLK_reg[8]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.743 r  CW/slow_CLK_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.743    CW/slow_CLK_reg[12]_i_1_n_6
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.498     9.856    CW/clk
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[13]/C
                         clock pessimism              0.425    10.281    
                         clock uncertainty           -0.035    10.246    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    10.308    CW/slow_CLK_reg[13]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 CW/slow_CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 1.519ns (62.889%)  route 0.896ns (37.111%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 9.856 - 5.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.672     5.306    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  CW/slow_CLK_reg[2]/Q
                         net (fo=1, routed)           0.896     6.659    CW/slow_CLK_reg_n_0_[2]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.181 r  CW/slow_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    CW/slow_CLK_reg[0]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  CW/slow_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    CW/slow_CLK_reg[4]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  CW/slow_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.409    CW/slow_CLK_reg[8]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.722 r  CW/slow_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.722    CW/slow_CLK_reg[12]_i_1_n_4
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.498     9.856    CW/clk
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[15]/C
                         clock pessimism              0.425    10.281    
                         clock uncertainty           -0.035    10.246    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    10.308    CW/slow_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 CW/slow_CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 1.445ns (61.717%)  route 0.896ns (38.283%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 9.856 - 5.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.672     5.306    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  CW/slow_CLK_reg[2]/Q
                         net (fo=1, routed)           0.896     6.659    CW/slow_CLK_reg_n_0_[2]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.181 r  CW/slow_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    CW/slow_CLK_reg[0]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  CW/slow_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    CW/slow_CLK_reg[4]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  CW/slow_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.409    CW/slow_CLK_reg[8]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.648 r  CW/slow_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.648    CW/slow_CLK_reg[12]_i_1_n_5
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.498     9.856    CW/clk
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[14]/C
                         clock pessimism              0.425    10.281    
                         clock uncertainty           -0.035    10.246    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    10.308    CW/slow_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 CW/slow_CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.429ns (61.453%)  route 0.896ns (38.547%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 9.856 - 5.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.672     5.306    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  CW/slow_CLK_reg[2]/Q
                         net (fo=1, routed)           0.896     6.659    CW/slow_CLK_reg_n_0_[2]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.181 r  CW/slow_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    CW/slow_CLK_reg[0]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  CW/slow_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    CW/slow_CLK_reg[4]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  CW/slow_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.409    CW/slow_CLK_reg[8]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.632 r  CW/slow_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.632    CW/slow_CLK_reg[12]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.498     9.856    CW/clk
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[12]/C
                         clock pessimism              0.425    10.281    
                         clock uncertainty           -0.035    10.246    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    10.308    CW/slow_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 CW/slow_CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 1.426ns (61.403%)  route 0.896ns (38.597%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 9.856 - 5.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.672     5.306    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  CW/slow_CLK_reg[2]/Q
                         net (fo=1, routed)           0.896     6.659    CW/slow_CLK_reg_n_0_[2]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.181 r  CW/slow_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    CW/slow_CLK_reg[0]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  CW/slow_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    CW/slow_CLK_reg[4]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.629 r  CW/slow_CLK_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.629    CW/slow_CLK_reg[8]_i_1_n_6
    SLICE_X22Y45         FDRE                                         r  CW/slow_CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.498     9.856    CW/clk
    SLICE_X22Y45         FDRE                                         r  CW/slow_CLK_reg[9]/C
                         clock pessimism              0.425    10.281    
                         clock uncertainty           -0.035    10.246    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    10.308    CW/slow_CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 CW/slow_CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.405ns (61.051%)  route 0.896ns (38.949%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 9.856 - 5.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.672     5.306    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  CW/slow_CLK_reg[2]/Q
                         net (fo=1, routed)           0.896     6.659    CW/slow_CLK_reg_n_0_[2]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.181 r  CW/slow_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    CW/slow_CLK_reg[0]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  CW/slow_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    CW/slow_CLK_reg[4]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.608 r  CW/slow_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.608    CW/slow_CLK_reg[8]_i_1_n_4
    SLICE_X22Y45         FDRE                                         r  CW/slow_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.498     9.856    CW/clk
    SLICE_X22Y45         FDRE                                         r  CW/slow_CLK_reg[11]/C
                         clock pessimism              0.425    10.281    
                         clock uncertainty           -0.035    10.246    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    10.308    CW/slow_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  2.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 CW/slow_CLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.440    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  CW/slow_CLK_reg[0]/Q
                         net (fo=1, routed)           0.173     1.754    CW/slow_CLK_reg_n_0_[0]
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  CW/slow_CLK[0]_i_2/O
                         net (fo=1, routed)           0.000     1.799    CW/slow_CLK[0]_i_2_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.869 r  CW/slow_CLK_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    CW/slow_CLK_reg[0]_i_1_n_7
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.955    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[0]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.545    CW/slow_CLK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 CW/slow_CLK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.440    CW/clk
    SLICE_X22Y45         FDRE                                         r  CW/slow_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  CW/slow_CLK_reg[11]/Q
                         net (fo=1, routed)           0.183     1.764    CW/slow_CLK_reg_n_0_[11]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  CW/slow_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    CW/slow_CLK_reg[8]_i_1_n_4
    SLICE_X22Y45         FDRE                                         r  CW/slow_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.955    CW/clk
    SLICE_X22Y45         FDRE                                         r  CW/slow_CLK_reg[11]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.545    CW/slow_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 CW/slow_CLK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.440    CW/clk
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  CW/slow_CLK_reg[15]/Q
                         net (fo=1, routed)           0.183     1.764    CW/slow_CLK_reg_n_0_[15]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  CW/slow_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    CW/slow_CLK_reg[12]_i_1_n_4
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.955    CW/clk
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[15]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.545    CW/slow_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 CW/slow_CLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.440    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  CW/slow_CLK_reg[3]/Q
                         net (fo=1, routed)           0.183     1.764    CW/slow_CLK_reg_n_0_[3]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  CW/slow_CLK_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    CW/slow_CLK_reg[0]_i_1_n_4
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.955    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[3]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.545    CW/slow_CLK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 CW/slow_CLK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.440    CW/clk
    SLICE_X22Y44         FDRE                                         r  CW/slow_CLK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  CW/slow_CLK_reg[7]/Q
                         net (fo=1, routed)           0.183     1.764    CW/slow_CLK_reg_n_0_[7]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  CW/slow_CLK_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    CW/slow_CLK_reg[4]_i_1_n_4
    SLICE_X22Y44         FDRE                                         r  CW/slow_CLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.955    CW/clk
    SLICE_X22Y44         FDRE                                         r  CW/slow_CLK_reg[7]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.545    CW/slow_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 CW/slow_CLK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.441    CW/clk
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  CW/slow_CLK_reg[16]/Q
                         net (fo=1, routed)           0.176     1.758    CW/slow_CLK_reg_n_0_[16]
    SLICE_X22Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  CW/slow_CLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    CW/slow_CLK_reg[16]_i_1_n_7
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.956    CW/clk
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[16]/C
                         clock pessimism             -0.515     1.441    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.105     1.546    CW/slow_CLK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 CW/slow_CLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.440    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  CW/slow_CLK_reg[0]/Q
                         net (fo=1, routed)           0.173     1.754    CW/slow_CLK_reg_n_0_[0]
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  CW/slow_CLK[0]_i_2/O
                         net (fo=1, routed)           0.000     1.799    CW/slow_CLK[0]_i_2_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.905 r  CW/slow_CLK_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.905    CW/slow_CLK_reg[0]_i_1_n_6
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.955    CW/clk
    SLICE_X22Y43         FDRE                                         r  CW/slow_CLK_reg[1]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.545    CW/slow_CLK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 CW/slow_CLK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.441    CW/clk
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  CW/slow_CLK_reg[16]/Q
                         net (fo=1, routed)           0.176     1.758    CW/slow_CLK_reg_n_0_[16]
    SLICE_X22Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.909 r  CW/slow_CLK_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.909    CW/slow_CLK_reg[16]_i_1_n_6
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.956    CW/clk
    SLICE_X22Y47         FDRE                                         r  CW/slow_CLK_reg[17]/C
                         clock pessimism             -0.515     1.441    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.105     1.546    CW/slow_CLK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 CW/slow_CLK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.440    CW/clk
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  CW/slow_CLK_reg[12]/Q
                         net (fo=1, routed)           0.222     1.803    CW/slow_CLK_reg_n_0_[12]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  CW/slow_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    CW/slow_CLK_reg[12]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.955    CW/clk
    SLICE_X22Y46         FDRE                                         r  CW/slow_CLK_reg[12]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.545    CW/slow_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 CW/slow_CLK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CW/slow_CLK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.440    CW/clk
    SLICE_X22Y44         FDRE                                         r  CW/slow_CLK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  CW/slow_CLK_reg[4]/Q
                         net (fo=1, routed)           0.222     1.803    CW/slow_CLK_reg_n_0_[4]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  CW/slow_CLK_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    CW/slow_CLK_reg[4]_i_1_n_7
    SLICE_X22Y44         FDRE                                         r  CW/slow_CLK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.955    CW/clk
    SLICE_X22Y44         FDRE                                         r  CW/slow_CLK_reg[4]/C
                         clock pessimism             -0.515     1.440    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.545    CW/slow_CLK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.373    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X22Y43    CW/slow_CLK_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X22Y45    CW/slow_CLK_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X22Y45    CW/slow_CLK_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X22Y46    CW/slow_CLK_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X22Y46    CW/slow_CLK_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X22Y46    CW/slow_CLK_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X22Y46    CW/slow_CLK_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X22Y47    CW/slow_CLK_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X22Y47    CW/slow_CLK_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y43    CW/slow_CLK_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y43    CW/slow_CLK_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y45    CW/slow_CLK_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y45    CW/slow_CLK_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y45    CW/slow_CLK_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y45    CW/slow_CLK_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y46    CW/slow_CLK_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y46    CW/slow_CLK_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y46    CW/slow_CLK_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y46    CW/slow_CLK_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y43    CW/slow_CLK_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y43    CW/slow_CLK_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y45    CW/slow_CLK_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y45    CW/slow_CLK_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y45    CW/slow_CLK_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y45    CW/slow_CLK_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y46    CW/slow_CLK_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y46    CW/slow_CLK_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y46    CW/slow_CLK_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X22Y46    CW/slow_CLK_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/instr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.798ns  (logic 4.929ns (27.694%)  route 12.869ns (72.306%))
  Logic Levels:           25  (CARRY4=16 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  CPU/instr_reg[4]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/instr_reg[4]/Q
                         net (fo=89, routed)          3.401     3.857    CPU/instr_reg_n_0_[4]
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.150     4.007 r  CPU/aluPlus_carry__0_i_5/O
                         net (fo=91, routed)          2.558     6.565    CPU/aluPlus_carry__0_i_5_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.348     6.913 r  CPU/aluPlus_carry_i_5/O
                         net (fo=53, routed)          0.923     7.836    CPU/p_1_in[3]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.328     8.164 r  CPU/aluMinus_carry_i_5/O
                         net (fo=1, routed)           0.000     8.164    CPU/aluMinus_carry_i_5_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.565 r  CPU/aluMinus_carry/CO[3]
                         net (fo=1, routed)           0.000     8.565    CPU/aluMinus_carry_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  CPU/aluMinus_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.679    CPU/aluMinus_carry__0_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  CPU/aluMinus_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.793    CPU/aluMinus_carry__1_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  CPU/aluMinus_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.907    CPU/aluMinus_carry__2_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  CPU/aluMinus_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.021    CPU/aluMinus_carry__3_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  CPU/aluMinus_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.135    CPU/aluMinus_carry__4_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  CPU/aluMinus_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.249    CPU/aluMinus_carry__5_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.471 r  CPU/aluMinus_carry__6/O[0]
                         net (fo=2, routed)           1.002    10.473    CPU/aluMinus_carry__6_n_7
    SLICE_X27Y12         LUT4 (Prop_lut4_I3_O)        0.299    10.772 r  CPU/PC[31]_i_23/O
                         net (fo=1, routed)           0.688    11.460    CPU/PC[31]_i_23_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I4_O)        0.124    11.584 r  CPU/PC[31]_i_20/O
                         net (fo=1, routed)           0.811    12.395    CPU/PC[31]_i_20_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  CPU/PC[31]_i_16/O
                         net (fo=2, routed)           0.302    12.822    CPU/PC[31]_i_16_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.946 r  CPU/PC[31]_i_10/O
                         net (fo=45, routed)          2.702    15.648    CPU/PC[31]_i_10_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.772 r  CPU/PC[3]_i_4/O
                         net (fo=1, routed)           0.481    16.253    CPU/PC[3]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.773 r  CPU/PC_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.773    CPU/PC_reg[3]_i_1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  CPU/PC_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.890    CPU/PC_reg[7]_i_1_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  CPU/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.007    CPU/PC_reg[11]_i_1_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  CPU/PC_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.124    CPU/PC_reg[15]_i_1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  CPU/PC_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.241    CPU/PC_reg[19]_i_1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  CPU/PC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    CPU/PC_reg[23]_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  CPU/PC_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.475    CPU/PC_reg[27]_i_1_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.798 r  CPU/PC_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    17.798    CPU/PC_reg[31]_i_2_n_6
    SLICE_X32Y9          FDRE                                         r  CPU/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.790ns  (logic 4.921ns (27.662%)  route 12.869ns (72.338%))
  Logic Levels:           25  (CARRY4=16 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  CPU/instr_reg[4]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/instr_reg[4]/Q
                         net (fo=89, routed)          3.401     3.857    CPU/instr_reg_n_0_[4]
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.150     4.007 r  CPU/aluPlus_carry__0_i_5/O
                         net (fo=91, routed)          2.558     6.565    CPU/aluPlus_carry__0_i_5_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.348     6.913 r  CPU/aluPlus_carry_i_5/O
                         net (fo=53, routed)          0.923     7.836    CPU/p_1_in[3]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.328     8.164 r  CPU/aluMinus_carry_i_5/O
                         net (fo=1, routed)           0.000     8.164    CPU/aluMinus_carry_i_5_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.565 r  CPU/aluMinus_carry/CO[3]
                         net (fo=1, routed)           0.000     8.565    CPU/aluMinus_carry_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  CPU/aluMinus_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.679    CPU/aluMinus_carry__0_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  CPU/aluMinus_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.793    CPU/aluMinus_carry__1_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  CPU/aluMinus_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.907    CPU/aluMinus_carry__2_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  CPU/aluMinus_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.021    CPU/aluMinus_carry__3_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  CPU/aluMinus_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.135    CPU/aluMinus_carry__4_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  CPU/aluMinus_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.249    CPU/aluMinus_carry__5_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.471 r  CPU/aluMinus_carry__6/O[0]
                         net (fo=2, routed)           1.002    10.473    CPU/aluMinus_carry__6_n_7
    SLICE_X27Y12         LUT4 (Prop_lut4_I3_O)        0.299    10.772 r  CPU/PC[31]_i_23/O
                         net (fo=1, routed)           0.688    11.460    CPU/PC[31]_i_23_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I4_O)        0.124    11.584 r  CPU/PC[31]_i_20/O
                         net (fo=1, routed)           0.811    12.395    CPU/PC[31]_i_20_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  CPU/PC[31]_i_16/O
                         net (fo=2, routed)           0.302    12.822    CPU/PC[31]_i_16_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.946 r  CPU/PC[31]_i_10/O
                         net (fo=45, routed)          2.702    15.648    CPU/PC[31]_i_10_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.772 r  CPU/PC[3]_i_4/O
                         net (fo=1, routed)           0.481    16.253    CPU/PC[3]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.773 r  CPU/PC_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.773    CPU/PC_reg[3]_i_1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  CPU/PC_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.890    CPU/PC_reg[7]_i_1_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  CPU/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.007    CPU/PC_reg[11]_i_1_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  CPU/PC_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.124    CPU/PC_reg[15]_i_1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  CPU/PC_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.241    CPU/PC_reg[19]_i_1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  CPU/PC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    CPU/PC_reg[23]_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  CPU/PC_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.475    CPU/PC_reg[27]_i_1_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.790 r  CPU/PC_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    17.790    CPU/PC_reg[31]_i_2_n_4
    SLICE_X32Y9          FDRE                                         r  CPU/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.714ns  (logic 4.845ns (27.351%)  route 12.869ns (72.649%))
  Logic Levels:           25  (CARRY4=16 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  CPU/instr_reg[4]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/instr_reg[4]/Q
                         net (fo=89, routed)          3.401     3.857    CPU/instr_reg_n_0_[4]
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.150     4.007 r  CPU/aluPlus_carry__0_i_5/O
                         net (fo=91, routed)          2.558     6.565    CPU/aluPlus_carry__0_i_5_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.348     6.913 r  CPU/aluPlus_carry_i_5/O
                         net (fo=53, routed)          0.923     7.836    CPU/p_1_in[3]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.328     8.164 r  CPU/aluMinus_carry_i_5/O
                         net (fo=1, routed)           0.000     8.164    CPU/aluMinus_carry_i_5_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.565 r  CPU/aluMinus_carry/CO[3]
                         net (fo=1, routed)           0.000     8.565    CPU/aluMinus_carry_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  CPU/aluMinus_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.679    CPU/aluMinus_carry__0_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  CPU/aluMinus_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.793    CPU/aluMinus_carry__1_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  CPU/aluMinus_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.907    CPU/aluMinus_carry__2_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  CPU/aluMinus_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.021    CPU/aluMinus_carry__3_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  CPU/aluMinus_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.135    CPU/aluMinus_carry__4_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  CPU/aluMinus_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.249    CPU/aluMinus_carry__5_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.471 r  CPU/aluMinus_carry__6/O[0]
                         net (fo=2, routed)           1.002    10.473    CPU/aluMinus_carry__6_n_7
    SLICE_X27Y12         LUT4 (Prop_lut4_I3_O)        0.299    10.772 r  CPU/PC[31]_i_23/O
                         net (fo=1, routed)           0.688    11.460    CPU/PC[31]_i_23_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I4_O)        0.124    11.584 r  CPU/PC[31]_i_20/O
                         net (fo=1, routed)           0.811    12.395    CPU/PC[31]_i_20_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  CPU/PC[31]_i_16/O
                         net (fo=2, routed)           0.302    12.822    CPU/PC[31]_i_16_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.946 r  CPU/PC[31]_i_10/O
                         net (fo=45, routed)          2.702    15.648    CPU/PC[31]_i_10_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.772 r  CPU/PC[3]_i_4/O
                         net (fo=1, routed)           0.481    16.253    CPU/PC[3]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.773 r  CPU/PC_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.773    CPU/PC_reg[3]_i_1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  CPU/PC_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.890    CPU/PC_reg[7]_i_1_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  CPU/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.007    CPU/PC_reg[11]_i_1_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  CPU/PC_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.124    CPU/PC_reg[15]_i_1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  CPU/PC_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.241    CPU/PC_reg[19]_i_1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  CPU/PC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    CPU/PC_reg[23]_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  CPU/PC_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.475    CPU/PC_reg[27]_i_1_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.714 r  CPU/PC_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    17.714    CPU/PC_reg[31]_i_2_n_5
    SLICE_X32Y9          FDRE                                         r  CPU/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.694ns  (logic 4.825ns (27.269%)  route 12.869ns (72.731%))
  Logic Levels:           25  (CARRY4=16 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  CPU/instr_reg[4]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/instr_reg[4]/Q
                         net (fo=89, routed)          3.401     3.857    CPU/instr_reg_n_0_[4]
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.150     4.007 r  CPU/aluPlus_carry__0_i_5/O
                         net (fo=91, routed)          2.558     6.565    CPU/aluPlus_carry__0_i_5_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.348     6.913 r  CPU/aluPlus_carry_i_5/O
                         net (fo=53, routed)          0.923     7.836    CPU/p_1_in[3]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.328     8.164 r  CPU/aluMinus_carry_i_5/O
                         net (fo=1, routed)           0.000     8.164    CPU/aluMinus_carry_i_5_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.565 r  CPU/aluMinus_carry/CO[3]
                         net (fo=1, routed)           0.000     8.565    CPU/aluMinus_carry_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  CPU/aluMinus_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.679    CPU/aluMinus_carry__0_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  CPU/aluMinus_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.793    CPU/aluMinus_carry__1_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  CPU/aluMinus_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.907    CPU/aluMinus_carry__2_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  CPU/aluMinus_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.021    CPU/aluMinus_carry__3_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  CPU/aluMinus_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.135    CPU/aluMinus_carry__4_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  CPU/aluMinus_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.249    CPU/aluMinus_carry__5_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.471 r  CPU/aluMinus_carry__6/O[0]
                         net (fo=2, routed)           1.002    10.473    CPU/aluMinus_carry__6_n_7
    SLICE_X27Y12         LUT4 (Prop_lut4_I3_O)        0.299    10.772 r  CPU/PC[31]_i_23/O
                         net (fo=1, routed)           0.688    11.460    CPU/PC[31]_i_23_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I4_O)        0.124    11.584 r  CPU/PC[31]_i_20/O
                         net (fo=1, routed)           0.811    12.395    CPU/PC[31]_i_20_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  CPU/PC[31]_i_16/O
                         net (fo=2, routed)           0.302    12.822    CPU/PC[31]_i_16_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.946 r  CPU/PC[31]_i_10/O
                         net (fo=45, routed)          2.702    15.648    CPU/PC[31]_i_10_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.772 r  CPU/PC[3]_i_4/O
                         net (fo=1, routed)           0.481    16.253    CPU/PC[3]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.773 r  CPU/PC_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.773    CPU/PC_reg[3]_i_1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  CPU/PC_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.890    CPU/PC_reg[7]_i_1_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  CPU/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.007    CPU/PC_reg[11]_i_1_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  CPU/PC_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.124    CPU/PC_reg[15]_i_1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  CPU/PC_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.241    CPU/PC_reg[19]_i_1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  CPU/PC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    CPU/PC_reg[23]_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.475 r  CPU/PC_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.475    CPU/PC_reg[27]_i_1_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.694 r  CPU/PC_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    17.694    CPU/PC_reg[31]_i_2_n_7
    SLICE_X32Y9          FDRE                                         r  CPU/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.681ns  (logic 4.812ns (27.216%)  route 12.869ns (72.784%))
  Logic Levels:           24  (CARRY4=15 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  CPU/instr_reg[4]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/instr_reg[4]/Q
                         net (fo=89, routed)          3.401     3.857    CPU/instr_reg_n_0_[4]
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.150     4.007 r  CPU/aluPlus_carry__0_i_5/O
                         net (fo=91, routed)          2.558     6.565    CPU/aluPlus_carry__0_i_5_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.348     6.913 r  CPU/aluPlus_carry_i_5/O
                         net (fo=53, routed)          0.923     7.836    CPU/p_1_in[3]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.328     8.164 r  CPU/aluMinus_carry_i_5/O
                         net (fo=1, routed)           0.000     8.164    CPU/aluMinus_carry_i_5_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.565 r  CPU/aluMinus_carry/CO[3]
                         net (fo=1, routed)           0.000     8.565    CPU/aluMinus_carry_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  CPU/aluMinus_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.679    CPU/aluMinus_carry__0_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  CPU/aluMinus_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.793    CPU/aluMinus_carry__1_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  CPU/aluMinus_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.907    CPU/aluMinus_carry__2_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  CPU/aluMinus_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.021    CPU/aluMinus_carry__3_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  CPU/aluMinus_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.135    CPU/aluMinus_carry__4_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  CPU/aluMinus_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.249    CPU/aluMinus_carry__5_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.471 r  CPU/aluMinus_carry__6/O[0]
                         net (fo=2, routed)           1.002    10.473    CPU/aluMinus_carry__6_n_7
    SLICE_X27Y12         LUT4 (Prop_lut4_I3_O)        0.299    10.772 r  CPU/PC[31]_i_23/O
                         net (fo=1, routed)           0.688    11.460    CPU/PC[31]_i_23_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I4_O)        0.124    11.584 r  CPU/PC[31]_i_20/O
                         net (fo=1, routed)           0.811    12.395    CPU/PC[31]_i_20_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  CPU/PC[31]_i_16/O
                         net (fo=2, routed)           0.302    12.822    CPU/PC[31]_i_16_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.946 r  CPU/PC[31]_i_10/O
                         net (fo=45, routed)          2.702    15.648    CPU/PC[31]_i_10_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.772 r  CPU/PC[3]_i_4/O
                         net (fo=1, routed)           0.481    16.253    CPU/PC[3]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.773 r  CPU/PC_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.773    CPU/PC_reg[3]_i_1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  CPU/PC_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.890    CPU/PC_reg[7]_i_1_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  CPU/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.007    CPU/PC_reg[11]_i_1_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  CPU/PC_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.124    CPU/PC_reg[15]_i_1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  CPU/PC_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.241    CPU/PC_reg[19]_i_1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  CPU/PC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    CPU/PC_reg[23]_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.681 r  CPU/PC_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.681    CPU/PC_reg[27]_i_1_n_6
    SLICE_X32Y8          FDRE                                         r  CPU/PC_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.673ns  (logic 4.804ns (27.183%)  route 12.869ns (72.817%))
  Logic Levels:           24  (CARRY4=15 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  CPU/instr_reg[4]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/instr_reg[4]/Q
                         net (fo=89, routed)          3.401     3.857    CPU/instr_reg_n_0_[4]
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.150     4.007 r  CPU/aluPlus_carry__0_i_5/O
                         net (fo=91, routed)          2.558     6.565    CPU/aluPlus_carry__0_i_5_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.348     6.913 r  CPU/aluPlus_carry_i_5/O
                         net (fo=53, routed)          0.923     7.836    CPU/p_1_in[3]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.328     8.164 r  CPU/aluMinus_carry_i_5/O
                         net (fo=1, routed)           0.000     8.164    CPU/aluMinus_carry_i_5_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.565 r  CPU/aluMinus_carry/CO[3]
                         net (fo=1, routed)           0.000     8.565    CPU/aluMinus_carry_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  CPU/aluMinus_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.679    CPU/aluMinus_carry__0_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  CPU/aluMinus_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.793    CPU/aluMinus_carry__1_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  CPU/aluMinus_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.907    CPU/aluMinus_carry__2_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  CPU/aluMinus_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.021    CPU/aluMinus_carry__3_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  CPU/aluMinus_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.135    CPU/aluMinus_carry__4_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  CPU/aluMinus_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.249    CPU/aluMinus_carry__5_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.471 r  CPU/aluMinus_carry__6/O[0]
                         net (fo=2, routed)           1.002    10.473    CPU/aluMinus_carry__6_n_7
    SLICE_X27Y12         LUT4 (Prop_lut4_I3_O)        0.299    10.772 r  CPU/PC[31]_i_23/O
                         net (fo=1, routed)           0.688    11.460    CPU/PC[31]_i_23_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I4_O)        0.124    11.584 r  CPU/PC[31]_i_20/O
                         net (fo=1, routed)           0.811    12.395    CPU/PC[31]_i_20_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  CPU/PC[31]_i_16/O
                         net (fo=2, routed)           0.302    12.822    CPU/PC[31]_i_16_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.946 r  CPU/PC[31]_i_10/O
                         net (fo=45, routed)          2.702    15.648    CPU/PC[31]_i_10_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.772 r  CPU/PC[3]_i_4/O
                         net (fo=1, routed)           0.481    16.253    CPU/PC[3]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.773 r  CPU/PC_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.773    CPU/PC_reg[3]_i_1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  CPU/PC_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.890    CPU/PC_reg[7]_i_1_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  CPU/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.007    CPU/PC_reg[11]_i_1_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  CPU/PC_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.124    CPU/PC_reg[15]_i_1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  CPU/PC_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.241    CPU/PC_reg[19]_i_1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  CPU/PC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    CPU/PC_reg[23]_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.673 r  CPU/PC_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.673    CPU/PC_reg[27]_i_1_n_4
    SLICE_X32Y8          FDRE                                         r  CPU/PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.597ns  (logic 4.728ns (26.868%)  route 12.869ns (73.132%))
  Logic Levels:           24  (CARRY4=15 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  CPU/instr_reg[4]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/instr_reg[4]/Q
                         net (fo=89, routed)          3.401     3.857    CPU/instr_reg_n_0_[4]
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.150     4.007 r  CPU/aluPlus_carry__0_i_5/O
                         net (fo=91, routed)          2.558     6.565    CPU/aluPlus_carry__0_i_5_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.348     6.913 r  CPU/aluPlus_carry_i_5/O
                         net (fo=53, routed)          0.923     7.836    CPU/p_1_in[3]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.328     8.164 r  CPU/aluMinus_carry_i_5/O
                         net (fo=1, routed)           0.000     8.164    CPU/aluMinus_carry_i_5_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.565 r  CPU/aluMinus_carry/CO[3]
                         net (fo=1, routed)           0.000     8.565    CPU/aluMinus_carry_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  CPU/aluMinus_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.679    CPU/aluMinus_carry__0_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  CPU/aluMinus_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.793    CPU/aluMinus_carry__1_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  CPU/aluMinus_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.907    CPU/aluMinus_carry__2_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  CPU/aluMinus_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.021    CPU/aluMinus_carry__3_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  CPU/aluMinus_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.135    CPU/aluMinus_carry__4_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  CPU/aluMinus_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.249    CPU/aluMinus_carry__5_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.471 r  CPU/aluMinus_carry__6/O[0]
                         net (fo=2, routed)           1.002    10.473    CPU/aluMinus_carry__6_n_7
    SLICE_X27Y12         LUT4 (Prop_lut4_I3_O)        0.299    10.772 r  CPU/PC[31]_i_23/O
                         net (fo=1, routed)           0.688    11.460    CPU/PC[31]_i_23_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I4_O)        0.124    11.584 r  CPU/PC[31]_i_20/O
                         net (fo=1, routed)           0.811    12.395    CPU/PC[31]_i_20_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  CPU/PC[31]_i_16/O
                         net (fo=2, routed)           0.302    12.822    CPU/PC[31]_i_16_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.946 r  CPU/PC[31]_i_10/O
                         net (fo=45, routed)          2.702    15.648    CPU/PC[31]_i_10_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.772 r  CPU/PC[3]_i_4/O
                         net (fo=1, routed)           0.481    16.253    CPU/PC[3]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.773 r  CPU/PC_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.773    CPU/PC_reg[3]_i_1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  CPU/PC_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.890    CPU/PC_reg[7]_i_1_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  CPU/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.007    CPU/PC_reg[11]_i_1_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  CPU/PC_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.124    CPU/PC_reg[15]_i_1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  CPU/PC_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.241    CPU/PC_reg[19]_i_1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  CPU/PC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    CPU/PC_reg[23]_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.597 r  CPU/PC_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.597    CPU/PC_reg[27]_i_1_n_5
    SLICE_X32Y8          FDRE                                         r  CPU/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.577ns  (logic 4.708ns (26.785%)  route 12.869ns (73.215%))
  Logic Levels:           24  (CARRY4=15 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  CPU/instr_reg[4]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/instr_reg[4]/Q
                         net (fo=89, routed)          3.401     3.857    CPU/instr_reg_n_0_[4]
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.150     4.007 r  CPU/aluPlus_carry__0_i_5/O
                         net (fo=91, routed)          2.558     6.565    CPU/aluPlus_carry__0_i_5_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.348     6.913 r  CPU/aluPlus_carry_i_5/O
                         net (fo=53, routed)          0.923     7.836    CPU/p_1_in[3]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.328     8.164 r  CPU/aluMinus_carry_i_5/O
                         net (fo=1, routed)           0.000     8.164    CPU/aluMinus_carry_i_5_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.565 r  CPU/aluMinus_carry/CO[3]
                         net (fo=1, routed)           0.000     8.565    CPU/aluMinus_carry_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  CPU/aluMinus_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.679    CPU/aluMinus_carry__0_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  CPU/aluMinus_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.793    CPU/aluMinus_carry__1_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  CPU/aluMinus_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.907    CPU/aluMinus_carry__2_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  CPU/aluMinus_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.021    CPU/aluMinus_carry__3_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  CPU/aluMinus_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.135    CPU/aluMinus_carry__4_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  CPU/aluMinus_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.249    CPU/aluMinus_carry__5_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.471 r  CPU/aluMinus_carry__6/O[0]
                         net (fo=2, routed)           1.002    10.473    CPU/aluMinus_carry__6_n_7
    SLICE_X27Y12         LUT4 (Prop_lut4_I3_O)        0.299    10.772 r  CPU/PC[31]_i_23/O
                         net (fo=1, routed)           0.688    11.460    CPU/PC[31]_i_23_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I4_O)        0.124    11.584 r  CPU/PC[31]_i_20/O
                         net (fo=1, routed)           0.811    12.395    CPU/PC[31]_i_20_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  CPU/PC[31]_i_16/O
                         net (fo=2, routed)           0.302    12.822    CPU/PC[31]_i_16_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.946 r  CPU/PC[31]_i_10/O
                         net (fo=45, routed)          2.702    15.648    CPU/PC[31]_i_10_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.772 r  CPU/PC[3]_i_4/O
                         net (fo=1, routed)           0.481    16.253    CPU/PC[3]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.773 r  CPU/PC_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.773    CPU/PC_reg[3]_i_1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  CPU/PC_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.890    CPU/PC_reg[7]_i_1_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  CPU/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.007    CPU/PC_reg[11]_i_1_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  CPU/PC_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.124    CPU/PC_reg[15]_i_1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  CPU/PC_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.241    CPU/PC_reg[19]_i_1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.358 r  CPU/PC_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    CPU/PC_reg[23]_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.577 r  CPU/PC_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.577    CPU/PC_reg[27]_i_1_n_7
    SLICE_X32Y8          FDRE                                         r  CPU/PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.564ns  (logic 4.695ns (26.731%)  route 12.869ns (73.269%))
  Logic Levels:           23  (CARRY4=14 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  CPU/instr_reg[4]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/instr_reg[4]/Q
                         net (fo=89, routed)          3.401     3.857    CPU/instr_reg_n_0_[4]
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.150     4.007 r  CPU/aluPlus_carry__0_i_5/O
                         net (fo=91, routed)          2.558     6.565    CPU/aluPlus_carry__0_i_5_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.348     6.913 r  CPU/aluPlus_carry_i_5/O
                         net (fo=53, routed)          0.923     7.836    CPU/p_1_in[3]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.328     8.164 r  CPU/aluMinus_carry_i_5/O
                         net (fo=1, routed)           0.000     8.164    CPU/aluMinus_carry_i_5_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.565 r  CPU/aluMinus_carry/CO[3]
                         net (fo=1, routed)           0.000     8.565    CPU/aluMinus_carry_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  CPU/aluMinus_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.679    CPU/aluMinus_carry__0_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  CPU/aluMinus_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.793    CPU/aluMinus_carry__1_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  CPU/aluMinus_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.907    CPU/aluMinus_carry__2_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  CPU/aluMinus_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.021    CPU/aluMinus_carry__3_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  CPU/aluMinus_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.135    CPU/aluMinus_carry__4_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  CPU/aluMinus_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.249    CPU/aluMinus_carry__5_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.471 r  CPU/aluMinus_carry__6/O[0]
                         net (fo=2, routed)           1.002    10.473    CPU/aluMinus_carry__6_n_7
    SLICE_X27Y12         LUT4 (Prop_lut4_I3_O)        0.299    10.772 r  CPU/PC[31]_i_23/O
                         net (fo=1, routed)           0.688    11.460    CPU/PC[31]_i_23_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I4_O)        0.124    11.584 r  CPU/PC[31]_i_20/O
                         net (fo=1, routed)           0.811    12.395    CPU/PC[31]_i_20_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  CPU/PC[31]_i_16/O
                         net (fo=2, routed)           0.302    12.822    CPU/PC[31]_i_16_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.946 r  CPU/PC[31]_i_10/O
                         net (fo=45, routed)          2.702    15.648    CPU/PC[31]_i_10_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.772 r  CPU/PC[3]_i_4/O
                         net (fo=1, routed)           0.481    16.253    CPU/PC[3]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.773 r  CPU/PC_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.773    CPU/PC_reg[3]_i_1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  CPU/PC_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.890    CPU/PC_reg[7]_i_1_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  CPU/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.007    CPU/PC_reg[11]_i_1_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  CPU/PC_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.124    CPU/PC_reg[15]_i_1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  CPU/PC_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.241    CPU/PC_reg[19]_i_1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.564 r  CPU/PC_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.564    CPU/PC_reg[23]_i_1_n_6
    SLICE_X32Y7          FDRE                                         r  CPU/PC_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/PC_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.556ns  (logic 4.687ns (26.697%)  route 12.869ns (73.303%))
  Logic Levels:           23  (CARRY4=14 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  CPU/instr_reg[4]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/instr_reg[4]/Q
                         net (fo=89, routed)          3.401     3.857    CPU/instr_reg_n_0_[4]
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.150     4.007 r  CPU/aluPlus_carry__0_i_5/O
                         net (fo=91, routed)          2.558     6.565    CPU/aluPlus_carry__0_i_5_n_0
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.348     6.913 r  CPU/aluPlus_carry_i_5/O
                         net (fo=53, routed)          0.923     7.836    CPU/p_1_in[3]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.328     8.164 r  CPU/aluMinus_carry_i_5/O
                         net (fo=1, routed)           0.000     8.164    CPU/aluMinus_carry_i_5_n_0
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.565 r  CPU/aluMinus_carry/CO[3]
                         net (fo=1, routed)           0.000     8.565    CPU/aluMinus_carry_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  CPU/aluMinus_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.679    CPU/aluMinus_carry__0_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  CPU/aluMinus_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.793    CPU/aluMinus_carry__1_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  CPU/aluMinus_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.907    CPU/aluMinus_carry__2_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  CPU/aluMinus_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.021    CPU/aluMinus_carry__3_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  CPU/aluMinus_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.135    CPU/aluMinus_carry__4_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  CPU/aluMinus_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.249    CPU/aluMinus_carry__5_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.471 r  CPU/aluMinus_carry__6/O[0]
                         net (fo=2, routed)           1.002    10.473    CPU/aluMinus_carry__6_n_7
    SLICE_X27Y12         LUT4 (Prop_lut4_I3_O)        0.299    10.772 r  CPU/PC[31]_i_23/O
                         net (fo=1, routed)           0.688    11.460    CPU/PC[31]_i_23_n_0
    SLICE_X28Y11         LUT5 (Prop_lut5_I4_O)        0.124    11.584 r  CPU/PC[31]_i_20/O
                         net (fo=1, routed)           0.811    12.395    CPU/PC[31]_i_20_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  CPU/PC[31]_i_16/O
                         net (fo=2, routed)           0.302    12.822    CPU/PC[31]_i_16_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.946 r  CPU/PC[31]_i_10/O
                         net (fo=45, routed)          2.702    15.648    CPU/PC[31]_i_10_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.772 r  CPU/PC[3]_i_4/O
                         net (fo=1, routed)           0.481    16.253    CPU/PC[3]_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.773 r  CPU/PC_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.773    CPU/PC_reg[3]_i_1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  CPU/PC_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.890    CPU/PC_reg[7]_i_1_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  CPU/PC_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.007    CPU/PC_reg[11]_i_1_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  CPU/PC_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.124    CPU/PC_reg[15]_i_1_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  CPU/PC_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.241    CPU/PC_reg[19]_i_1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.556 r  CPU/PC_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.556    CPU/PC_reg[23]_i_1_n_4
    SLICE_X32Y7          FDRE                                         r  CPU/PC_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RAM/mem_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/instr_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE                         0.000     0.000 r  RAM/mem_rdata_reg[18]/C
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RAM/mem_rdata_reg[18]/Q
                         net (fo=1, routed)           0.087     0.228    CPU/Q[12]
    SLICE_X34Y2          FDRE                                         r  CPU/instr_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/mem_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/instr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE                         0.000     0.000 r  RAM/mem_rdata_reg[7]/C
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  RAM/mem_rdata_reg[7]/Q
                         net (fo=1, routed)           0.115     0.243    CPU/Q[5]
    SLICE_X33Y2          FDRE                                         r  CPU/instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/mem_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/instr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE                         0.000     0.000 r  RAM/mem_rdata_reg[9]/C
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  RAM/mem_rdata_reg[9]/Q
                         net (fo=1, routed)           0.116     0.244    CPU/Q[7]
    SLICE_X34Y2          FDRE                                         r  CPU/instr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/mem_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/instr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE                         0.000     0.000 r  RAM/mem_rdata_reg[10]/C
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RAM/mem_rdata_reg[10]/Q
                         net (fo=1, routed)           0.112     0.253    CPU/Q[8]
    SLICE_X33Y2          FDRE                                         r  CPU/instr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/mem_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/instr_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE                         0.000     0.000 r  RAM/mem_rdata_reg[20]/C
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RAM/mem_rdata_reg[20]/Q
                         net (fo=1, routed)           0.112     0.253    CPU/Q[13]
    SLICE_X33Y2          FDRE                                         r  CPU/instr_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/mem_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/instr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.285%)  route 0.120ns (44.715%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE                         0.000     0.000 r  RAM/mem_rdata_reg[4]/C
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  RAM/mem_rdata_reg[4]/Q
                         net (fo=1, routed)           0.120     0.268    CPU/Q[2]
    SLICE_X33Y2          FDRE                                         r  CPU/instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/mem_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/instr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.128ns (43.006%)  route 0.170ns (56.994%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE                         0.000     0.000 r  RAM/mem_rdata_reg[5]/C
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  RAM/mem_rdata_reg[5]/Q
                         net (fo=1, routed)           0.170     0.298    CPU/Q[3]
    SLICE_X33Y3          FDRE                                         r  CPU/instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  CPU/FSM_onehot_state_reg[3]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.157     0.298    CPU/FSM_onehot_state_reg_n_0_[3]
    SLICE_X33Y4          FDSE                                         r  CPU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/mem_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/instr_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (41.987%)  route 0.177ns (58.013%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE                         0.000     0.000 r  RAM/mem_rdata_reg[22]/C
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  RAM/mem_rdata_reg[22]/Q
                         net (fo=1, routed)           0.177     0.305    CPU/Q[15]
    SLICE_X33Y3          FDRE                                         r  CPU/instr_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/mem_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/instr_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.507%)  route 0.199ns (58.493%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE                         0.000     0.000 r  RAM/mem_rdata_reg[24]/C
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RAM/mem_rdata_reg[24]/Q
                         net (fo=1, routed)           0.199     0.340    CPU/Q[17]
    SLICE_X34Y2          FDRE                                         r  CPU/instr_reg[24]/D
  -------------------------------------------------------------------    -------------------





