<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead, (twWarn | twDebug | twInfo)*, twBody, twSum?, twFoot, twClientInfo?)>
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstList?, twUnmetConstCnt?, twDebug*, twDataSheet?, twClkTbl?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG)*, twUnmetConstCnt?, twDataSheet?, twClkTbl?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?, twClkTbl?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG)*, twUnmetConstCnt?, twDataSheet?, twClkTbl?, twTimeGrp*)>
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt*, twPathRptBanner, twPathRpt*) |  (twPathRpt*, twRacePathRpt?) |  (twNetRpt*)))>
<!ATTLIST twConst twConstType (twPathConst | twNetConst) "twPathConst">
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntHold, twMinPer?, twMaxDel?, twMaxFreq?, twMaxNetDel?, twMaxNetSkew?, twMinOff?, twMaxOff?)>
<!ELEMENT twConstName (#PCDATA)>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)>
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead><twExecVer>Release 7.1.01i Trace H.42</twExecVer><twCopyright>Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>trce -e 3 -xml system.twx system.ncd system.pcf

</twCmdLine><twDesign>system.ncd</twDesign><twPCF>system.pcf</twPCF><twDevInfo arch="virtex2p"><twDevName>xc2vp30</twDevName><twSpeedGrade>-7</twSpeedGrade><twSpeedVer>PRODUCTION 1.91 2005-07-22</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr"></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn>WARNING:Timing:2798 - The output clock dcm_0/dcm_0/CLKFX_BUF from DCM dcm_0/dcm_0/DCM_INST has a period (frequency) specification of 3333 ps (300.00 Mhz).  This violates the minimum period (maximum frequency) of 4166 ps (240.04 Mhz).</twWarn><twInfo>INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twBody><twErrRpt><twConst twConstType="twPathConst"><twConstHead><twConstName>TSCLK2CLK90_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 = MAXDELAY FROM TIMEGRP
        &quot;PLB_Clk_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5&quot; TO TIMEGRP
        &quot;Clk90_in_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5&quot; 2.5 ns;</twConstName><twItemCnt>56</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twMaxDel>2.497</twMaxDel></twConstHead></twConst><twConst twConstType="twPathConst"><twConstHead><twConstName>TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold></twConstHead></twConst><twConst twConstType="twPathConst"><twConstHead><twConstName>TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP &quot;dcm_0_dcm_0_CLK0_BUF&quot; TS_sys_clk_pin
        HIGH 50%;</twConstName><twItemCnt>811172</twItemCnt><twErrCntSetup>110</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twMinPer>10.961</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.961</twSlack><twSrc BELType="FF">accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_rd_0_3</twSrc><twDest BELType="FF">accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1</twDest><twTotPathDel>10.961</twTotPathDel><twDelConst>10.000</twDelConst><twClkUncert>0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_rd_0_3</twSrc><twDest BELType='FF'>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1</twDest><twLogLvls>66</twLogLvls><twSrcSite>SLICE_X23Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">isocm_porta_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X23Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_rd_0&lt;3&gt;</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_rd_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_rd_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234&lt;5&gt;</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y1.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y1.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagelut131</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_130</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_131</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_132</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_133</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_134</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_135</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_136</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_137</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_138</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_139</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_140</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_141</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_142</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_143</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_144</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_145</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_146</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_147</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_148</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_149</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_150</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_151</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_152</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_153</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_154</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_155</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_156</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_157</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_158</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_159</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_160</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_161</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_162</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_163</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_164</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_165</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_166</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_167</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_168</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_169</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_170</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_171</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_172</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_173</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_174</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_175</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_176</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_177</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_178</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_179</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_180</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_181</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_182</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_183</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_184</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_185</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_186</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_187</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_188</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_189</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_190</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_191</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_192</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_193</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_194</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_195</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_196</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_197</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_198</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_199</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_200</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_201</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_202</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_203</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_204</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_205</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_206</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_207</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_208</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_209</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_210</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_211</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_212</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_213</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_214</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_215</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_216</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_217</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_218</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_219</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_220</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_221</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_222</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_223</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_224</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_225</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_226</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_227</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_228</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_229</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_230</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_231</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_232</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_233</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_234</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_235</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_236</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_237</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_238</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_239</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_240</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_241</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_242</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_243</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_244</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_245</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_246</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_247</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_248</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_249</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_250</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_251</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_252</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y63.YB</twSite><twDelType>Tcinyb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_253</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_254</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.F3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>accel_sort_plb_0/N6530</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc&lt;0&gt;87_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y42.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>accel_sort_plb_0/N6530</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc&lt;0&gt;</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc&lt;0&gt;87</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1</twBEL></twPathDel><twLogDel>6.801</twLogDel><twRouteDel>4.160</twRouteDel><twTotDel>10.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">isocm_porta_BRAM_Clk</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.931</twSlack><twSrc BELType="FF">accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1</twSrc><twDest BELType="FF">accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1</twDest><twTotPathDel>10.931</twTotPathDel><twDelConst>10.000</twDelConst><twClkUncert>0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1</twSrc><twDest BELType='FF'>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1</twDest><twLogLvls>66</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">isocm_porta_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X18Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.G2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r1_ptr_rc_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234&lt;6&gt;</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y1.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r1_wd_234&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y1.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagelut130</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_129</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_130</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_131</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_132</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_133</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_134</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_135</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_136</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_137</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_138</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_139</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_140</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_141</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_142</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_143</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_144</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_145</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_146</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_147</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_148</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_149</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_150</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_151</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_152</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_153</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_154</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_155</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_156</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_157</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_158</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_159</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_160</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_161</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_162</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_163</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_164</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_165</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_166</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_167</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_168</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_169</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_170</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_171</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_172</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_173</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_174</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_175</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_176</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_177</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_178</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_179</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_180</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_181</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_182</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_183</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_184</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_185</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_186</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_187</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_188</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_189</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_190</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_191</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_192</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_193</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_194</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_195</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_196</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_197</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_198</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_199</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_200</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_201</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_202</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_203</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_204</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_205</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_206</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_207</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_208</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_209</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_210</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_211</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_212</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_213</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_214</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_215</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_216</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_217</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_218</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_219</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_220</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_221</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_222</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_223</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_224</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_225</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_226</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_227</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_228</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_229</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_230</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_231</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_232</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_233</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_234</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_235</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_236</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_237</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_238</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_239</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_240</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_241</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_242</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_243</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_244</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_245</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_246</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_247</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_248</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_249</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_250</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_251</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_252</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y63.YB</twSite><twDelType>Tcinyb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_253</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_254</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.F3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>accel_sort_plb_0/N6530</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc&lt;0&gt;87_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y42.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>accel_sort_plb_0/N6530</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc&lt;0&gt;</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc&lt;0&gt;87</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1</twBEL></twPathDel><twLogDel>6.903</twLogDel><twRouteDel>4.028</twRouteDel><twTotDel>10.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">isocm_porta_BRAM_Clk</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.919</twSlack><twSrc BELType="FF">accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_1_1</twSrc><twDest BELType="FF">accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1</twDest><twTotPathDel>10.919</twTotPathDel><twDelConst>10.000</twDelConst><twClkUncert>0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_1_1</twSrc><twDest BELType='FF'>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1</twDest><twLogLvls>67</twLogLvls><twSrcSite>SLICE_X19Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">isocm_porta_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X19Y20.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_1_1</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y15.F1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_rd_1&lt;0&gt;</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r2_wd_235&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y0.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/_old_r2_wd_235&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y0.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo129</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagelut128</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_127</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_128</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo129</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_129</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_130</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo131</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_131</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_132</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo133</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_133</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_134</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo135</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_135</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_136</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo137</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_137</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_138</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo139</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_139</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_140</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo141</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_141</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_142</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo143</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_143</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_144</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo145</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_145</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_146</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo147</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_147</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_148</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo149</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_149</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_150</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo151</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_151</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_152</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo153</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_153</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_154</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo155</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_155</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_156</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo157</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_157</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_158</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo159</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_159</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_160</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo161</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_161</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_162</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo163</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_163</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_164</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo165</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_165</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_166</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo167</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_167</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_168</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo169</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_169</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_170</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo171</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_171</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_172</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo173</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_173</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_174</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo175</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_175</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_176</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo177</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_177</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_178</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo179</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_179</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_180</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo181</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_181</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_182</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo183</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_183</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_184</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo185</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_185</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_186</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo187</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_187</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_188</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo189</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_189</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_190</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo191</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_191</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_192</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo193</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_193</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_194</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo195</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_195</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_196</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo197</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_197</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_198</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo199</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_199</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_200</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo201</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_201</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_202</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo203</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_203</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_204</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo205</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_205</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_206</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo207</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_207</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_208</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo209</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_209</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_210</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo211</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_211</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_212</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo213</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_213</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_214</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo215</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_215</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_216</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo217</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_217</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_218</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo219</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_219</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_220</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo221</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_221</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_222</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo223</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_223</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_224</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo225</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_225</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_226</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo227</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_227</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_228</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo229</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_229</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_230</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo231</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_231</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_232</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo233</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_233</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_234</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo235</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_235</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_236</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo237</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_237</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_238</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo239</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_239</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_240</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo241</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_241</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_242</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo243</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_243</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_244</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo245</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_245</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_246</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo247</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_247</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_248</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo249</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_249</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_250</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo251</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_251</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_252</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo253</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y63.YB</twSite><twDelType>Tcinyb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_253</twBEL><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stagecy_rn_254</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.F3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/XNor_stage_cyo255</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>accel_sort_plb_0/N6530</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc&lt;0&gt;87_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y42.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>accel_sort_plb_0/N6530</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc&lt;0&gt;</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc&lt;0&gt;87</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_wc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1</twComp><twBEL>accel_sort_plb_0/accel_sort_plb_0/USER_LOGIC_I/sort_i/r2_ptr_rc_0_1</twBEL></twPathDel><twLogDel>6.955</twLogDel><twRouteDel>3.964</twRouteDel><twTotDel>10.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">isocm_porta_BRAM_Clk</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="twPathConst"><twConstHead><twConstName>TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP &quot;dcm_0_dcm_0_CLK90_BUF&quot;
        TS_sys_clk_pin PHASE 2.5 ns HIGH 50%;</twConstName><twItemCnt>56</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twMinPer>6.794</twMinPer></twConstHead></twConst><twConst twConstType="twPathConst"><twConstHead><twConstName>TS_dcm_0_dcm_0_CLKFX_BUF = PERIOD TIMEGRP &quot;dcm_0_dcm_0_CLKFX_BUF&quot;
        TS_sys_clk_pin / 3 HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twMinPer>2.471</twMinPer></twConstHead></twConst><twUnmetConstCnt>1</twUnmetConstCnt><twDataSheet twNameLen="15"><twClk2SUList twDestWidth = "11"><twDest>sys_clk_pin</twDest><twClk2SU><twSrc>sys_clk_pin</twSrc><twRiseRise>10.961</twRiseRise><twFallRise>4.963</twFallRise><twRiseFall>4.623</twRiseFall><twFallFall>4.963</twFallFall></twClk2SU></twClk2SUList></twDataSheet></twErrRpt></twBody><twSum><twErrCnt>110</twErrCnt><twScore>19859</twScore><twConstCov><twPathCnt>811287</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>50926</twConnCnt></twConstCov><twStats><twMinPer>10.961</twMinPer><twMaxFreq>91.233</twMaxFreq><twMaxFromToDel>2.497</twMaxFromToDel></twStats></twSum><twFoot><twTimestamp>Thu May 05 17:47:47 2005</twTimestamp></twFoot><twClientInfo><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 273 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
