$date
	Thu Jan  6 13:14:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module priority_encoder_8bit_test $end
$var wire 3 ! B [2:0] $end
$var reg 8 " A [7:0] $end
$scope module DUT $end
$var wire 8 # A [7:0] $end
$var reg 3 $ B [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
b0 #
b0 "
bx !
$end
#5
b110 !
b110 $
b1001010 "
b1001010 #
#10
b111 !
b111 $
b11001010 "
b11001010 #
#15
