<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include/component/rstc_100.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_009dcca423445cc190b3fe85209c64a3.html">include</a></li><li class="navelem"><a class="el" href="dir_02754a7d39a85d31b84a30b2c1ec4a8f.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rstc_100.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component_2rstc__100_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAML21_RSTC_COMPONENT_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAML21_RSTC_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gae452d229cc5dcb4b294eaeedee7a6f0e">   53</a></span>&#160;<span class="preprocessor">#define RSTC_U2239</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga33df22702ff6046cd1628dcc7823f2cd">   54</a></span>&#160;<span class="preprocessor">#define REV_RSTC                    0x100</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* -------- RSTC_RCAUSE : (RSTC Offset: 0x00) (R/   8) Reset Cause -------- */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="union_r_s_t_c___r_c_a_u_s_e___type.html">   58</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a81bfdbef9cf92fd56e34762800cf6848">   60</a></span>&#160;    uint8_t  <a class="code" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a81bfdbef9cf92fd56e34762800cf6848">POR</a>:1;            </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="union_r_s_t_c___r_c_a_u_s_e___type.html#aab26fa1476df1c17003c39690dfe1bf4">   61</a></span>&#160;    uint8_t  <a class="code" href="union_r_s_t_c___r_c_a_u_s_e___type.html#aab26fa1476df1c17003c39690dfe1bf4">BOD12</a>:1;          </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a6c07011d4984fb09048023473d657581">   62</a></span>&#160;    uint8_t  <a class="code" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a6c07011d4984fb09048023473d657581">BOD33</a>:1;          </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a8b4eebe79ded0459acec2f4950102ba3">   63</a></span>&#160;    uint8_t  :1;               </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="union_r_s_t_c___r_c_a_u_s_e___type.html#ab2b0a9353cd632c2007a04cf6c7f365c">   64</a></span>&#160;    uint8_t  <a class="code" href="union_r_s_t_c___r_c_a_u_s_e___type.html#ab2b0a9353cd632c2007a04cf6c7f365c">EXT</a>:1;            </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a8b4755d38be6cb1d3dec3086dbf93b8d">   65</a></span>&#160;    uint8_t  <a class="code" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a8b4755d38be6cb1d3dec3086dbf93b8d">WDT</a>:1;            </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a394eabd9a76c665e2424898008388739">   66</a></span>&#160;    uint8_t  <a class="code" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a394eabd9a76c665e2424898008388739">SYST</a>:1;           </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a8932b7f073c1fc239c36d21a15d1ad9a">   67</a></span>&#160;    uint8_t  <a class="code" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a8932b7f073c1fc239c36d21a15d1ad9a">BACKUP</a>:1;         </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  } bit;                       </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a9428adc9af4653a2050e2536b55dec8d">   69</a></span>&#160;  uint8_t <a class="code" href="union_r_s_t_c___r_c_a_u_s_e___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;} <a class="code" href="union_r_s_t_c___r_c_a_u_s_e___type.html">RSTC_RCAUSE_Type</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga38a42ad205d598987a470c95bdf8059c">   73</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_OFFSET          0x00         </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga2b2524b4868c25389bb56d839ab21cfb">   75</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_POR_Pos         0            </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga354b58a426a4691a66a768da50566ada">   76</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_POR             (0x1ul &lt;&lt; RSTC_RCAUSE_POR_Pos)</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gaf01b22748aa08f131b1a3d6e531fc540">   77</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_BOD12_Pos       1            </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gac8f49ec625ec182c66f27a0125208f25">   78</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_BOD12           (0x1ul &lt;&lt; RSTC_RCAUSE_BOD12_Pos)</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gab638f6e80da0978551cad28527dca20b">   79</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_BOD33_Pos       2            </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga6a02bc1d771f651257dfde2275da788e">   80</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_BOD33           (0x1ul &lt;&lt; RSTC_RCAUSE_BOD33_Pos)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga79c351d53a6ad8af54351cd87430b787">   81</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_EXT_Pos         4            </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga8d59ce0d634311e9e0c7167765c3a60a">   82</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_EXT             (0x1ul &lt;&lt; RSTC_RCAUSE_EXT_Pos)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gafb18fcfc585e399b958ad7033faf0a06">   83</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_WDT_Pos         5            </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gac6378a7bc2bd44ed72fabe25e335b0b0">   84</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_WDT             (0x1ul &lt;&lt; RSTC_RCAUSE_WDT_Pos)</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga852a1a8dfdb9ad73204dd26e72ffbd7e">   85</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_SYST_Pos        6            </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga18aba6c06db8f2558ad01166ac555401">   86</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_SYST            (0x1ul &lt;&lt; RSTC_RCAUSE_SYST_Pos)</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga9d922dbc6cfaa6a1ef0263efcc41e536">   87</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_BACKUP_Pos      7            </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga6ae7ad917dd6e954299cee2a40375664">   88</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_BACKUP          (0x1ul &lt;&lt; RSTC_RCAUSE_BACKUP_Pos)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gab206ce81cba35f3d596db3f33ec06390">   89</a></span>&#160;<span class="preprocessor">#define RSTC_RCAUSE_MASK            0xF7ul       </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RSTC_BKUPEXIT : (RSTC Offset: 0x02) (R/   8) Backup Exit Source -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html">   93</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#aa6b575b98dbb8f3d5ace4d1ef74e43b2">   95</a></span>&#160;    uint8_t  <a class="code" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#aa6b575b98dbb8f3d5ace4d1ef74e43b2">EXTWAKE</a>:1;        </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#a3a833c250cfdb3e4b200d61967b132f2">   96</a></span>&#160;    uint8_t  <a class="code" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#a3a833c250cfdb3e4b200d61967b132f2">RTC</a>:1;            </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#a8c431c95af5e6acd1294f24c4624c5de">   97</a></span>&#160;    uint8_t  <a class="code" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#a8c431c95af5e6acd1294f24c4624c5de">BBPS</a>:1;           </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#a8b4eebe79ded0459acec2f4950102ba3">   98</a></span>&#160;    uint8_t  :5;               </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  } bit;                       </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#a9428adc9af4653a2050e2536b55dec8d">  100</a></span>&#160;  uint8_t <a class="code" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;} <a class="code" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html">RSTC_BKUPEXIT_Type</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga4f9f8a7ec42cccdd62977c81842ab427">  104</a></span>&#160;<span class="preprocessor">#define RSTC_BKUPEXIT_OFFSET        0x02         </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gac984192ddb102196267a6aadd11791d8">  106</a></span>&#160;<span class="preprocessor">#define RSTC_BKUPEXIT_EXTWAKE_Pos   0            </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga998d14b0a1acd9d06f784eec17ea4ad7">  107</a></span>&#160;<span class="preprocessor">#define RSTC_BKUPEXIT_EXTWAKE       (0x1ul &lt;&lt; RSTC_BKUPEXIT_EXTWAKE_Pos)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga66320413c232807e6b4d60bccb4cf3b2">  108</a></span>&#160;<span class="preprocessor">#define RSTC_BKUPEXIT_RTC_Pos       1            </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga98827211677a15f05866a45985c19eb1">  109</a></span>&#160;<span class="preprocessor">#define RSTC_BKUPEXIT_RTC           (0x1ul &lt;&lt; RSTC_BKUPEXIT_RTC_Pos)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga1461e50dc74bc7212220c39ad9c0cb77">  110</a></span>&#160;<span class="preprocessor">#define RSTC_BKUPEXIT_BBPS_Pos      2            </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gade43dad9b75a83e14a43a9a4ec5f1516">  111</a></span>&#160;<span class="preprocessor">#define RSTC_BKUPEXIT_BBPS          (0x1ul &lt;&lt; RSTC_BKUPEXIT_BBPS_Pos)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga31c970c537b7e41f52187f4f9b8bc883">  112</a></span>&#160;<span class="preprocessor">#define RSTC_BKUPEXIT_MASK          0x07ul       </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RSTC_WKDBCONF : (RSTC Offset: 0x04) (R/W  8) Wakeup Debounce Configuration -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html">  116</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html#a6feeb86cd9113f4ffeea2d0c2a03a75a">  118</a></span>&#160;    uint8_t  <a class="code" href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html#a6feeb86cd9113f4ffeea2d0c2a03a75a">WKDBCNT</a>:5;        </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html#a8b4eebe79ded0459acec2f4950102ba3">  119</a></span>&#160;    uint8_t  :3;               </div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  } bit;                       </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html#a9428adc9af4653a2050e2536b55dec8d">  121</a></span>&#160;  uint8_t <a class="code" href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;} <a class="code" href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html">RSTC_WKDBCONF_Type</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gaa480df9a3568537db8c4ac9bbaef95ba">  125</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_OFFSET        0x04         </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga1a5595517644291cc3057adbdc5a25f6">  126</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_RESETVALUE    0x00ul       </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga04802a267786aed951e1e31ab54ce6ad">  128</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_WKDBCNT_Pos   0            </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga4c8be54ad7c1695128d42056b50953d8">  129</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_WKDBCNT_Msk   (0x1Ful &lt;&lt; RSTC_WKDBCONF_WKDBCNT_Pos)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga47dd13e98b48f21d75faa99fbd0634ad">  130</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_WKDBCNT(value) (RSTC_WKDBCONF_WKDBCNT_Msk &amp; ((value) &lt;&lt; RSTC_WKDBCONF_WKDBCNT_Pos))</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga66f6750ab0649d375b9dab6ba59dedce">  131</a></span>&#160;<span class="preprocessor">#define   RSTC_WKDBCONF_WKDBCNT_OFF_Val   0x0ul  </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga607221f82e1731394e9cd0cbbfb0f276">  132</a></span>&#160;<span class="preprocessor">#define   RSTC_WKDBCONF_WKDBCNT_2CK32_Val 0x1ul  </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gaa2aeafab04946b75150126bfb34a50db">  133</a></span>&#160;<span class="preprocessor">#define   RSTC_WKDBCONF_WKDBCNT_3CK32_Val 0x2ul  </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga2c8394abff73e05170032f4b4aa5f0d5">  134</a></span>&#160;<span class="preprocessor">#define   RSTC_WKDBCONF_WKDBCNT_32CK32_Val 0x3ul  </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga16fd49e34d93c9bdf781b8f5e21baf88">  135</a></span>&#160;<span class="preprocessor">#define   RSTC_WKDBCONF_WKDBCNT_512CK32_Val 0x4ul  </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga0c9da5e776fe21eb7a40d8dd300c8c12">  136</a></span>&#160;<span class="preprocessor">#define   RSTC_WKDBCONF_WKDBCNT_4096CK32_Val 0x5ul  </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gac25485898bfb56326d149c9287ebe9b6">  137</a></span>&#160;<span class="preprocessor">#define   RSTC_WKDBCONF_WKDBCNT_32768CK32_Val 0x6ul  </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gad8e65ef5e6817765b78c0c9ce8ca4024">  138</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_WKDBCNT_OFF   (RSTC_WKDBCONF_WKDBCNT_OFF_Val &lt;&lt; RSTC_WKDBCONF_WKDBCNT_Pos)</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gade4a09eee168e6e12c919398028b288e">  139</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_WKDBCNT_2CK32 (RSTC_WKDBCONF_WKDBCNT_2CK32_Val &lt;&lt; RSTC_WKDBCONF_WKDBCNT_Pos)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga48db58fd088481bbd3b6e4c97d285c78">  140</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_WKDBCNT_3CK32 (RSTC_WKDBCONF_WKDBCNT_3CK32_Val &lt;&lt; RSTC_WKDBCONF_WKDBCNT_Pos)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga2f316556bdc6aa61a1c677333b56bc12">  141</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_WKDBCNT_32CK32 (RSTC_WKDBCONF_WKDBCNT_32CK32_Val &lt;&lt; RSTC_WKDBCONF_WKDBCNT_Pos)</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga490746e665151d02238198a9b620e932">  142</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_WKDBCNT_512CK32 (RSTC_WKDBCONF_WKDBCNT_512CK32_Val &lt;&lt; RSTC_WKDBCONF_WKDBCNT_Pos)</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga2aaf864609945a7cbc07c5809e71f204">  143</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_WKDBCNT_4096CK32 (RSTC_WKDBCONF_WKDBCNT_4096CK32_Val &lt;&lt; RSTC_WKDBCONF_WKDBCNT_Pos)</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gad17295879d0a8e9e41cce1d6d4f08720">  144</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_WKDBCNT_32768CK32 (RSTC_WKDBCONF_WKDBCNT_32768CK32_Val &lt;&lt; RSTC_WKDBCONF_WKDBCNT_Pos)</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gaeea226bc992ff06e821cb603c99688e3">  145</a></span>&#160;<span class="preprocessor">#define RSTC_WKDBCONF_MASK          0x1Ful       </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RSTC_WKPOL : (RSTC Offset: 0x08) (R/W 16) Wakeup Polarity -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_p_o_l___type.html">  149</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_p_o_l___type.html#ac323927f813f1ac9291625dc7c56f9cd">  151</a></span>&#160;    uint16_t <a class="code" href="union_r_s_t_c___w_k_p_o_l___type.html#ac323927f813f1ac9291625dc7c56f9cd">WKPOL</a>:16;         </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  } bit;                       </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_p_o_l___type.html#a11760f5020019f4aa8cb02e694f7cc44">  153</a></span>&#160;  uint16_t <a class="code" href="union_r_s_t_c___w_k_p_o_l___type.html#a11760f5020019f4aa8cb02e694f7cc44">reg</a>;                </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;} <a class="code" href="union_r_s_t_c___w_k_p_o_l___type.html">RSTC_WKPOL_Type</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga478e581a336453117ce19df9006ccf05">  157</a></span>&#160;<span class="preprocessor">#define RSTC_WKPOL_OFFSET           0x08         </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga2cedaea418809c7fbae39a819d7ca95d">  158</a></span>&#160;<span class="preprocessor">#define RSTC_WKPOL_RESETVALUE       0x0000ul     </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga4559fc834c50f37469c9d9b5dd88dcdb">  160</a></span>&#160;<span class="preprocessor">#define RSTC_WKPOL_WKPOL_Pos        0            </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gac8634bb96f35f9373f1263e1270a7bbd">  161</a></span>&#160;<span class="preprocessor">#define RSTC_WKPOL_WKPOL_Msk        (0xFFFFul &lt;&lt; RSTC_WKPOL_WKPOL_Pos)</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga244bd90885287e408672bf128c49a6be">  162</a></span>&#160;<span class="preprocessor">#define RSTC_WKPOL_WKPOL(value)     (RSTC_WKPOL_WKPOL_Msk &amp; ((value) &lt;&lt; RSTC_WKPOL_WKPOL_Pos))</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga38b1a20e79a899b95e80f25b3739db6b">  163</a></span>&#160;<span class="preprocessor">#define RSTC_WKPOL_MASK             0xFFFFul     </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RSTC_WKEN : (RSTC Offset: 0x0C) (R/W 16) Wakeup Enable -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_e_n___type.html">  167</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_e_n___type.html#a54368390b17c652b9f64077e7149fcfb">  169</a></span>&#160;    uint16_t <a class="code" href="union_r_s_t_c___w_k_e_n___type.html#a54368390b17c652b9f64077e7149fcfb">WKEN</a>:16;          </div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  } bit;                       </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_e_n___type.html#a11760f5020019f4aa8cb02e694f7cc44">  171</a></span>&#160;  uint16_t <a class="code" href="union_r_s_t_c___w_k_e_n___type.html#a11760f5020019f4aa8cb02e694f7cc44">reg</a>;                </div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;} <a class="code" href="union_r_s_t_c___w_k_e_n___type.html">RSTC_WKEN_Type</a>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga3556bc7877a1bf3883bb2a4ef3e1a498">  175</a></span>&#160;<span class="preprocessor">#define RSTC_WKEN_OFFSET            0x0C         </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga627d9a418abea005ea3f0e9d52940bc2">  176</a></span>&#160;<span class="preprocessor">#define RSTC_WKEN_RESETVALUE        0x0000ul     </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gacbf8db18ad173c50922fcb29f96aec63">  178</a></span>&#160;<span class="preprocessor">#define RSTC_WKEN_WKEN_Pos          0            </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gab3259bd87f879a87d54595241792242f">  179</a></span>&#160;<span class="preprocessor">#define RSTC_WKEN_WKEN_Msk          (0xFFFFul &lt;&lt; RSTC_WKEN_WKEN_Pos)</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga638780d8f89cae3079b68f43057b8fe4">  180</a></span>&#160;<span class="preprocessor">#define RSTC_WKEN_WKEN(value)       (RSTC_WKEN_WKEN_Msk &amp; ((value) &lt;&lt; RSTC_WKEN_WKEN_Pos))</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga68c51e27f48ec8b960a98b0c6c9936d0">  181</a></span>&#160;<span class="preprocessor">#define RSTC_WKEN_MASK              0xFFFFul     </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RSTC_WKCAUSE : (RSTC Offset: 0x10) (R/W 16) Wakeup Cause -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_c_a_u_s_e___type.html">  185</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_c_a_u_s_e___type.html#a778ce721395157d52721ccd56348cfcd">  187</a></span>&#160;    uint16_t <a class="code" href="union_r_s_t_c___w_k_c_a_u_s_e___type.html#a778ce721395157d52721ccd56348cfcd">WKCAUSE</a>:16;       </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  } bit;                       </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="union_r_s_t_c___w_k_c_a_u_s_e___type.html#a11760f5020019f4aa8cb02e694f7cc44">  189</a></span>&#160;  uint16_t <a class="code" href="union_r_s_t_c___w_k_c_a_u_s_e___type.html#a11760f5020019f4aa8cb02e694f7cc44">reg</a>;                </div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;} <a class="code" href="union_r_s_t_c___w_k_c_a_u_s_e___type.html">RSTC_WKCAUSE_Type</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#gaf9426f8e26d6073620cfd1ec226c399a">  193</a></span>&#160;<span class="preprocessor">#define RSTC_WKCAUSE_OFFSET         0x10         </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga8766df7d7c898c302af29aea85e30751">  194</a></span>&#160;<span class="preprocessor">#define RSTC_WKCAUSE_RESETVALUE     0x0000ul     </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga6819476aeddb77abcd11139b9d219033">  196</a></span>&#160;<span class="preprocessor">#define RSTC_WKCAUSE_WKCAUSE_Pos    0            </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga0e3127f943696652b7f28b4a632609a6">  197</a></span>&#160;<span class="preprocessor">#define RSTC_WKCAUSE_WKCAUSE_Msk    (0xFFFFul &lt;&lt; RSTC_WKCAUSE_WKCAUSE_Pos)</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga1409fc0ce1bd2ba4b71a785f7489014b">  198</a></span>&#160;<span class="preprocessor">#define RSTC_WKCAUSE_WKCAUSE(value) (RSTC_WKCAUSE_WKCAUSE_Msk &amp; ((value) &lt;&lt; RSTC_WKCAUSE_WKCAUSE_Pos))</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___r_s_t_c.html#ga7aba6cd90dfcd31031cd41692937cd77">  199</a></span>&#160;<span class="preprocessor">#define RSTC_WKCAUSE_MASK           0xFFFFul     </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="struct_rstc.html">  203</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="struct_rstc.html#abf1b2c196870b6a435f217d5167f754e">  204</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_r_s_t_c___r_c_a_u_s_e___type.html">RSTC_RCAUSE_Type</a>          <a class="code" href="struct_rstc.html#abf1b2c196870b6a435f217d5167f754e">RCAUSE</a>;      </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="struct_rstc.html#a090acd0ea687f5a1b4f3e109c9133e77">  205</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x1];</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_rstc.html#a1f70cbafa0959a77ea6fdb3c239f6326">  206</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html">RSTC_BKUPEXIT_Type</a>        <a class="code" href="struct_rstc.html#a1f70cbafa0959a77ea6fdb3c239f6326">BKUPEXIT</a>;    </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="struct_rstc.html#a70509878de99cbc7d329ec34ed4dd15e">  207</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0x1];</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_rstc.html#a861917b82c3c22bdaaa25ade7dacba3d">  208</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html">RSTC_WKDBCONF_Type</a>        <a class="code" href="struct_rstc.html#a861917b82c3c22bdaaa25ade7dacba3d">WKDBCONF</a>;    </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="struct_rstc.html#ad587b0d2659c96b844f8cc1b3fc70de5">  209</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0x3];</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_rstc.html#af0d54f9d0efd580dc4405ddb2212e45b">  210</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_r_s_t_c___w_k_p_o_l___type.html">RSTC_WKPOL_Type</a>           <a class="code" href="struct_rstc.html#af0d54f9d0efd580dc4405ddb2212e45b">WKPOL</a>;       </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="struct_rstc.html#afdb8a8dce919f0c98e4427301fb81799">  211</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved4[0x2];</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_rstc.html#a12fd6c206db23652eb62af796e278ea9">  212</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_r_s_t_c___w_k_e_n___type.html">RSTC_WKEN_Type</a>            <a class="code" href="struct_rstc.html#a12fd6c206db23652eb62af796e278ea9">WKEN</a>;        </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct_rstc.html#a7eac33fb2a199f00fcf52a63a268b5a7">  213</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved5[0x2];</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct_rstc.html#a2f67a7f34c1d5bd3b326c90626934905">  214</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_r_s_t_c___w_k_c_a_u_s_e___type.html">RSTC_WKCAUSE_Type</a>         <a class="code" href="struct_rstc.html#a2f67a7f34c1d5bd3b326c90626934905">WKCAUSE</a>;     </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;} <a class="code" href="struct_rstc.html">Rstc</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAML21_RSTC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="union_r_s_t_c___r_c_a_u_s_e___type_html_ab2b0a9353cd632c2007a04cf6c7f365c"><div class="ttname"><a href="union_r_s_t_c___r_c_a_u_s_e___type.html#ab2b0a9353cd632c2007a04cf6c7f365c">RSTC_RCAUSE_Type::EXT</a></div><div class="ttdeci">uint8_t EXT</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00064">rstc_100.h:64</a></div></div>
<div class="ttc" id="union_r_s_t_c___b_k_u_p_e_x_i_t___type_html_a3a833c250cfdb3e4b200d61967b132f2"><div class="ttname"><a href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#a3a833c250cfdb3e4b200d61967b132f2">RSTC_BKUPEXIT_Type::RTC</a></div><div class="ttdeci">uint8_t RTC</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00096">rstc_100.h:96</a></div></div>
<div class="ttc" id="struct_rstc_html_abf1b2c196870b6a435f217d5167f754e"><div class="ttname"><a href="struct_rstc.html#abf1b2c196870b6a435f217d5167f754e">Rstc::RCAUSE</a></div><div class="ttdeci">__I RSTC_RCAUSE_Type RCAUSE</div><div class="ttdoc">Offset: 0x00 (R/ 8) Reset Cause. </div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00204">rstc_100.h:204</a></div></div>
<div class="ttc" id="union_r_s_t_c___w_k_e_n___type_html_a54368390b17c652b9f64077e7149fcfb"><div class="ttname"><a href="union_r_s_t_c___w_k_e_n___type.html#a54368390b17c652b9f64077e7149fcfb">RSTC_WKEN_Type::WKEN</a></div><div class="ttdeci">uint16_t WKEN</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00169">rstc_100.h:169</a></div></div>
<div class="ttc" id="struct_rstc_html_af0d54f9d0efd580dc4405ddb2212e45b"><div class="ttname"><a href="struct_rstc.html#af0d54f9d0efd580dc4405ddb2212e45b">Rstc::WKPOL</a></div><div class="ttdeci">__IO RSTC_WKPOL_Type WKPOL</div><div class="ttdoc">Offset: 0x08 (R/W 16) Wakeup Polarity. </div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00210">rstc_100.h:210</a></div></div>
<div class="ttc" id="union_r_s_t_c___r_c_a_u_s_e___type_html_a81bfdbef9cf92fd56e34762800cf6848"><div class="ttname"><a href="union_r_s_t_c___r_c_a_u_s_e___type.html#a81bfdbef9cf92fd56e34762800cf6848">RSTC_RCAUSE_Type::POR</a></div><div class="ttdeci">uint8_t POR</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00060">rstc_100.h:60</a></div></div>
<div class="ttc" id="union_r_s_t_c___r_c_a_u_s_e___type_html"><div class="ttname"><a href="union_r_s_t_c___r_c_a_u_s_e___type.html">RSTC_RCAUSE_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00058">rstc_100.h:58</a></div></div>
<div class="ttc" id="union_r_s_t_c___r_c_a_u_s_e___type_html_a6c07011d4984fb09048023473d657581"><div class="ttname"><a href="union_r_s_t_c___r_c_a_u_s_e___type.html#a6c07011d4984fb09048023473d657581">RSTC_RCAUSE_Type::BOD33</a></div><div class="ttdeci">uint8_t BOD33</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00062">rstc_100.h:62</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00070">samd21e15a.h:70</a></div></div>
<div class="ttc" id="union_r_s_t_c___w_k_p_o_l___type_html_ac323927f813f1ac9291625dc7c56f9cd"><div class="ttname"><a href="union_r_s_t_c___w_k_p_o_l___type.html#ac323927f813f1ac9291625dc7c56f9cd">RSTC_WKPOL_Type::WKPOL</a></div><div class="ttdeci">uint16_t WKPOL</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00151">rstc_100.h:151</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="struct_rstc_html_a1f70cbafa0959a77ea6fdb3c239f6326"><div class="ttname"><a href="struct_rstc.html#a1f70cbafa0959a77ea6fdb3c239f6326">Rstc::BKUPEXIT</a></div><div class="ttdeci">__I RSTC_BKUPEXIT_Type BKUPEXIT</div><div class="ttdoc">Offset: 0x02 (R/ 8) Backup Exit Source. </div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00206">rstc_100.h:206</a></div></div>
<div class="ttc" id="union_r_s_t_c___r_c_a_u_s_e___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_r_s_t_c___r_c_a_u_s_e___type.html#a9428adc9af4653a2050e2536b55dec8d">RSTC_RCAUSE_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00069">rstc_100.h:69</a></div></div>
<div class="ttc" id="union_r_s_t_c___w_k_d_b_c_o_n_f___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html#a9428adc9af4653a2050e2536b55dec8d">RSTC_WKDBCONF_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00121">rstc_100.h:121</a></div></div>
<div class="ttc" id="union_r_s_t_c___r_c_a_u_s_e___type_html_a8932b7f073c1fc239c36d21a15d1ad9a"><div class="ttname"><a href="union_r_s_t_c___r_c_a_u_s_e___type.html#a8932b7f073c1fc239c36d21a15d1ad9a">RSTC_RCAUSE_Type::BACKUP</a></div><div class="ttdeci">uint8_t BACKUP</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00067">rstc_100.h:67</a></div></div>
<div class="ttc" id="union_r_s_t_c___b_k_u_p_e_x_i_t___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#a9428adc9af4653a2050e2536b55dec8d">RSTC_BKUPEXIT_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00100">rstc_100.h:100</a></div></div>
<div class="ttc" id="union_r_s_t_c___w_k_e_n___type_html_a11760f5020019f4aa8cb02e694f7cc44"><div class="ttname"><a href="union_r_s_t_c___w_k_e_n___type.html#a11760f5020019f4aa8cb02e694f7cc44">RSTC_WKEN_Type::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00171">rstc_100.h:171</a></div></div>
<div class="ttc" id="union_r_s_t_c___r_c_a_u_s_e___type_html_aab26fa1476df1c17003c39690dfe1bf4"><div class="ttname"><a href="union_r_s_t_c___r_c_a_u_s_e___type.html#aab26fa1476df1c17003c39690dfe1bf4">RSTC_RCAUSE_Type::BOD12</a></div><div class="ttdeci">uint8_t BOD12</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00061">rstc_100.h:61</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="union_r_s_t_c___w_k_d_b_c_o_n_f___type_html_a6feeb86cd9113f4ffeea2d0c2a03a75a"><div class="ttname"><a href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html#a6feeb86cd9113f4ffeea2d0c2a03a75a">RSTC_WKDBCONF_Type::WKDBCNT</a></div><div class="ttdeci">uint8_t WKDBCNT</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00118">rstc_100.h:118</a></div></div>
<div class="ttc" id="union_r_s_t_c___w_k_p_o_l___type_html"><div class="ttname"><a href="union_r_s_t_c___w_k_p_o_l___type.html">RSTC_WKPOL_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00149">rstc_100.h:149</a></div></div>
<div class="ttc" id="struct_rstc_html_a2f67a7f34c1d5bd3b326c90626934905"><div class="ttname"><a href="struct_rstc.html#a2f67a7f34c1d5bd3b326c90626934905">Rstc::WKCAUSE</a></div><div class="ttdeci">__IO RSTC_WKCAUSE_Type WKCAUSE</div><div class="ttdoc">Offset: 0x10 (R/W 16) Wakeup Cause. </div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00214">rstc_100.h:214</a></div></div>
<div class="ttc" id="union_r_s_t_c___b_k_u_p_e_x_i_t___type_html_aa6b575b98dbb8f3d5ace4d1ef74e43b2"><div class="ttname"><a href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#aa6b575b98dbb8f3d5ace4d1ef74e43b2">RSTC_BKUPEXIT_Type::EXTWAKE</a></div><div class="ttdeci">uint8_t EXTWAKE</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00095">rstc_100.h:95</a></div></div>
<div class="ttc" id="union_r_s_t_c___w_k_p_o_l___type_html_a11760f5020019f4aa8cb02e694f7cc44"><div class="ttname"><a href="union_r_s_t_c___w_k_p_o_l___type.html#a11760f5020019f4aa8cb02e694f7cc44">RSTC_WKPOL_Type::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00153">rstc_100.h:153</a></div></div>
<div class="ttc" id="union_r_s_t_c___r_c_a_u_s_e___type_html_a394eabd9a76c665e2424898008388739"><div class="ttname"><a href="union_r_s_t_c___r_c_a_u_s_e___type.html#a394eabd9a76c665e2424898008388739">RSTC_RCAUSE_Type::SYST</a></div><div class="ttdeci">uint8_t SYST</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00066">rstc_100.h:66</a></div></div>
<div class="ttc" id="union_r_s_t_c___b_k_u_p_e_x_i_t___type_html"><div class="ttname"><a href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html">RSTC_BKUPEXIT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00093">rstc_100.h:93</a></div></div>
<div class="ttc" id="union_r_s_t_c___w_k_d_b_c_o_n_f___type_html"><div class="ttname"><a href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html">RSTC_WKDBCONF_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00116">rstc_100.h:116</a></div></div>
<div class="ttc" id="union_r_s_t_c___b_k_u_p_e_x_i_t___type_html_a8c431c95af5e6acd1294f24c4624c5de"><div class="ttname"><a href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html#a8c431c95af5e6acd1294f24c4624c5de">RSTC_BKUPEXIT_Type::BBPS</a></div><div class="ttdeci">uint8_t BBPS</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00097">rstc_100.h:97</a></div></div>
<div class="ttc" id="struct_rstc_html"><div class="ttname"><a href="struct_rstc.html">Rstc</a></div><div class="ttdoc">RSTC hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00203">rstc_100.h:203</a></div></div>
<div class="ttc" id="union_r_s_t_c___w_k_c_a_u_s_e___type_html_a11760f5020019f4aa8cb02e694f7cc44"><div class="ttname"><a href="union_r_s_t_c___w_k_c_a_u_s_e___type.html#a11760f5020019f4aa8cb02e694f7cc44">RSTC_WKCAUSE_Type::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00189">rstc_100.h:189</a></div></div>
<div class="ttc" id="union_r_s_t_c___w_k_c_a_u_s_e___type_html_a778ce721395157d52721ccd56348cfcd"><div class="ttname"><a href="union_r_s_t_c___w_k_c_a_u_s_e___type.html#a778ce721395157d52721ccd56348cfcd">RSTC_WKCAUSE_Type::WKCAUSE</a></div><div class="ttdeci">uint16_t WKCAUSE</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00187">rstc_100.h:187</a></div></div>
<div class="ttc" id="struct_rstc_html_a12fd6c206db23652eb62af796e278ea9"><div class="ttname"><a href="struct_rstc.html#a12fd6c206db23652eb62af796e278ea9">Rstc::WKEN</a></div><div class="ttdeci">__IO RSTC_WKEN_Type WKEN</div><div class="ttdoc">Offset: 0x0C (R/W 16) Wakeup Enable. </div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00212">rstc_100.h:212</a></div></div>
<div class="ttc" id="union_r_s_t_c___w_k_c_a_u_s_e___type_html"><div class="ttname"><a href="union_r_s_t_c___w_k_c_a_u_s_e___type.html">RSTC_WKCAUSE_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00185">rstc_100.h:185</a></div></div>
<div class="ttc" id="union_r_s_t_c___w_k_e_n___type_html"><div class="ttname"><a href="union_r_s_t_c___w_k_e_n___type.html">RSTC_WKEN_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00167">rstc_100.h:167</a></div></div>
<div class="ttc" id="union_r_s_t_c___r_c_a_u_s_e___type_html_a8b4755d38be6cb1d3dec3086dbf93b8d"><div class="ttname"><a href="union_r_s_t_c___r_c_a_u_s_e___type.html#a8b4755d38be6cb1d3dec3086dbf93b8d">RSTC_RCAUSE_Type::WDT</a></div><div class="ttdeci">uint8_t WDT</div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00065">rstc_100.h:65</a></div></div>
<div class="ttc" id="struct_rstc_html_a861917b82c3c22bdaaa25ade7dacba3d"><div class="ttname"><a href="struct_rstc.html#a861917b82c3c22bdaaa25ade7dacba3d">Rstc::WKDBCONF</a></div><div class="ttdeci">__IO RSTC_WKDBCONF_Type WKDBCONF</div><div class="ttdoc">Offset: 0x04 (R/W 8) Wakeup Debounce Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="component_2rstc__100_8h_source.html#l00208">rstc_100.h:208</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
