{
    "fileIDs": {
        "1": "rtl/b12.vhd"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "wr",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bit"
                },
                {
                    "name": "address",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "natural"
                },
                {
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "natural"
                },
                {
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "natural"
                },
                {
                    "name": "num",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "natural"
                },
                {
                    "name": "sound",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "natural"
                },
                {
                    "name": "play",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bit"
                }
            ],
            "language": "VHDL_2008",
            "line": 10,
            "ports": [
                {
                    "direction": "Input",
                    "name": "clock",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bit"
                },
                {
                    "direction": "Input",
                    "name": "reset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bit"
                },
                {
                    "direction": "Input",
                    "name": "start",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bit"
                },
                {
                    "direction": "Input",
                    "name": "k",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "bit_vector"
                },
                {
                    "direction": "Output",
                    "name": "nloss",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bit"
                },
                {
                    "direction": "Output",
                    "name": "nl",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "bit_vector"
                },
                {
                    "direction": "Output",
                    "name": "speaker",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "bit"
                }
            ],
            "topModule": "b12"
        }
    ],
    "modules": null
}
