Search.setIndex({"docnames": ["index", "regs", "rv64a", "rv64d", "rv64f", "rv64i", "rv64m", "rva", "rvc", "rvfd", "rvi", "rvm"], "filenames": ["index.rst", "regs.rst", "rv64a.rst", "rv64d.rst", "rv64f.rst", "rv64i.rst", "rv64m.rst", "rva.rst", "rvc.rst", "rvfd.rst", "rvi.rst", "rvm.rst"], "titles": ["RISC-V Instruction Set Specifications", "Register Definitions", "RV64A Instructions", "RV64D Instructions", "RV64F Instructions", "RV64I Instructions", "RV64M Instructions", "RV32A, RV64A Instructions", "RV32C, RV64C Instructions", "RV32F, RV64D Instructions", "RV32I, RV64I Instructions", "RV32M, RV64M Instructions"], "terms": {"rv32i": 0, "rv64i": 0, "lui": 0, "auipc": 0, "addi": 0, "slti": 0, "sltiu": 0, "xori": 0, "ori": 0, "andi": 0, "slli": 0, "srli": 0, "srai": 0, "add": [0, 2, 5, 7], "sub": 0, "sll": 0, "slt": 0, "sltu": 0, "xor": [0, 2, 9], "srl": 0, "sra": 0, "fenc": 0, "i": [0, 5, 8, 9], "csrrw": 0, "csrr": 0, "csrrc": 0, "csrrwi": 0, "csrrsi": 0, "csrrci": 0, "ecal": 0, "ebreak": 0, "uret": 0, "sret": 0, "mret": 0, "wfi": 0, "sfenc": 0, "vma": 0, "lb": 0, "lh": 0, "lw": 0, "lbu": 0, "lhu": 0, "sb": 0, "sh": 0, "sw": 0, "jal": 0, "jalr": 0, "beq": [0, 8], "bne": [0, 8], "blt": 0, "bge": 0, "bltu": 0, "bgeu": 0, "addiw": 0, "slliw": 0, "srliw": 0, "sraiw": 0, "addw": 0, "subw": 0, "sllw": 0, "srlw": 0, "sraw": 0, "lwu": 0, "ld": 0, "sd": 0, "rv32m": 0, "rv64m": 0, "mul": 0, "mulh": 0, "mulhsu": 0, "mulhu": 0, "div": 0, "divu": 0, "rem": 0, "remu": 0, "mulw": 0, "divw": 0, "divuw": 0, "remw": 0, "remuw": 0, "rv32a": 0, "rv64a": 0, "lr": 0, "w": [0, 5, 10], "sc": 0, "amoswap": 0, "amoadd": 0, "amoxor": 0, "amoand": 0, "amoor": 0, "amomin": 0, "amomax": 0, "amominu": 0, "amomaxu": 0, "d": 0, "rv32f": 0, "rv64d": 0, "fmadd": 0, "": [0, 5, 6, 8, 10, 11], "fmsub": 0, "fnmsub": 0, "fnmadd": 0, "fadd": 0, "fsub": 0, "fmul": 0, "fdiv": 0, "fsqrt": 0, "fsgnj": 0, "fsgnjn": 0, "fsgnjx": 0, "fmin": 0, "fmax": 0, "fcvt": 0, "wu": 0, "fmv": 0, "x": [0, 2, 4, 5, 6, 7, 8, 10, 11], "feq": 0, "flt": 0, "fle": 0, "fclass": 0, "flw": 0, "fsw": 0, "fld": 0, "fsd": 0, "rv64f": 0, "l": 0, "lu": 0, "rv32c": 0, "rv64c": 0, "c": 0, "addi4spn": 0, "nop": 0, "li": 0, "addi16sp": 0, "j": 0, "beqz": 0, "bnez": 0, "fldsp": 0, "lwsp": 0, "flwsp": 0, "ldsp": 0, "jr": 0, "mv": [0, 10], "fsdsp": 0, "swsp": 0, "fswsp": 0, "sdsp": 0, "regist": [0, 2, 5, 7, 8, 9, 10, 11], "definit": 0, "integ": [0, 6, 9, 10, 11], "float": [0, 8, 9], "point": [0, 8, 9], "index": 0, "modul": 0, "search": 0, "page": [0, 10], "abi": 1, "name": 1, "descript": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "saver": 1, "x0": [1, 8, 10], "zero": [1, 2, 5, 7, 8, 10, 11], "hard": 1, "wire": 1, "x1": [1, 8], "ra": 1, "return": [1, 8, 10], "address": [1, 2, 7, 8, 10], "caller": 1, "x2": [1, 8], "sp": [1, 8], "stack": [1, 8], "pointer": [1, 8], "calle": 1, "x3": 1, "gp": 1, "global": 1, "x4": 1, "tp": 1, "thread": 1, "x5": 1, "t0": 1, "temporari": 1, "altern": 1, "link": 1, "x6": 1, "t1": 1, "x7": 1, "t2": 1, "x8": 1, "s0": 1, "fp": 1, "save": 1, "frame": 1, "x9": 1, "s1": 1, "x10": 1, "a0": 1, "function": 1, "argument": 1, "valu": [1, 2, 5, 7, 8, 9, 10], "x11": 1, "a1": 1, "x12": 1, "a2": 1, "x13": 1, "a3": 1, "x14": 1, "a4": 1, "x15": 1, "a5": 1, "x16": 1, "a6": 1, "x17": 1, "a7": 1, "x18": 1, "s2": 1, "x19": 1, "s3": 1, "x20": 1, "s4": 1, "x21": 1, "s5": 1, "x22": 1, "s6": 1, "x23": 1, "s7": 1, "x24": 1, "s8": 1, "x25": 1, "s9": 1, "x26": 1, "s10": 1, "x27": 1, "s11": 1, "x28": 1, "t3": 1, "x29": 1, "t4": 1, "x30": 1, "t5": 1, "x31": 1, "t6": 1, "f0": 1, "ft0": 1, "f1": 1, "ft1": 1, "f2": 1, "ft2": 1, "f3": 1, "ft3": 1, "f4": 1, "ft4": 1, "f5": 1, "ft5": 1, "f6": 1, "ft6": 1, "f7": 1, "ft7": 1, "f8": 1, "fs0": 1, "f9": 1, "fs1": 1, "f10": 1, "fa0": 1, "f11": 1, "fa1": 1, "f12": 1, "fa2": 1, "f13": 1, "fa3": 1, "f14": 1, "fa4": 1, "f15": 1, "fa5": 1, "f16": 1, "fa6": 1, "f17": 1, "fa7": 1, "f18": 1, "fs2": 1, "f19": 1, "fs3": 1, "f20": 1, "fs4": 1, "f21": 1, "fs5": 1, "f22": 1, "fs6": 1, "f23": 1, "fs7": 1, "f24": 1, "fs8": 1, "f25": 1, "fs9": 1, "f26": 1, "fs10": 1, "f27": 1, "fs11": 1, "f28": 1, "ft8": 1, "f29": 1, "ft9": 1, "f30": 1, "ft10": 1, "f31": 1, "ft11": 1, "31": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "27": [2, 3, 4, 5, 6, 7, 9, 10, 11], "26": [2, 3, 4, 5, 6, 7, 9, 10, 11], "25": [2, 3, 4, 5, 6, 7, 9, 10, 11], "24": [2, 3, 4, 5, 6, 7, 9, 10, 11], "20": [2, 3, 4, 5, 6, 7, 9, 10, 11], "19": [2, 3, 4, 5, 6, 7, 9, 10, 11], "15": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "14": [2, 3, 4, 5, 6, 7, 9, 10, 11], "12": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "11": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "7": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "6": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "2": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "1": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "0": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "00010": [2, 3, 4, 7, 8, 9, 10], "aq": [2, 7], "rl": [2, 7], "00000": [2, 3, 5, 6, 7, 8, 9, 10, 11], "rs1": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "011": [2, 5, 8, 9, 10, 11], "rd": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "01011": [2, 7, 9], "format": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "load": [2, 5, 7, 8, 9, 10], "64": [2, 5, 8], "bit": [2, 5, 6, 7, 8, 9, 10, 11], "data": [2, 7, 9, 10], "from": [2, 5, 7, 8, 9, 10], "place": [2, 7, 8, 10, 11], "reserv": [2, 5, 7], "memori": [2, 5, 7, 8, 9, 10], "implement": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "loadreserved64": 2, "m": [2, 5, 7, 8, 9, 10], "00011": [2, 3, 4, 7, 9, 10], "rs2": [2, 5, 6, 7, 8, 9, 10, 11], "write": [2, 5, 7, 8, 9, 10], "provid": [2, 7, 10], "valid": [2, 7, 8], "still": [2, 7], "exist": [2, 7], "success": [2, 7], "nonzero": [2, 7], "code": [2, 7], "failur": [2, 7], "storeconditional64": 2, "00001": [2, 7, 9, 10], "atom": [2, 7, 10], "swap": [2, 7, 10], "origin": [2, 7], "store": [2, 5, 7, 8, 9, 10], "result": [2, 5, 7, 8, 9, 10], "back": [2, 7, 8, 10], "amo64": 2, "appli": [2, 7], "00100": [2, 7, 9, 10], "01100": [2, 7, 10, 11], "01000": [2, 5, 7, 9, 10], "10000": [2, 7, 9], "min": [2, 7, 9], "10100": [2, 3, 4, 7, 9], "max": [2, 7, 9], "11000": [2, 3, 4, 7, 9, 10], "unsign": [2, 6, 7, 9, 10, 11], "minu": [2, 7], "11100": [2, 3, 7, 9, 10], "maxu": [2, 7], "01": [3, 6, 8, 9, 10, 11], "rm": [3, 4, 9], "s64_": [3, 4], "f64": [3, 9], "f": [3, 4, 8, 9], "u64_": [3, 4], "000": [3, 5, 6, 8, 9, 10, 11], "63": [3, 5, 8, 9], "11010": [3, 4, 9], "f64_": [3, 9], "s64": [3, 4], "u64": [3, 4], "11110": [3, 9], "00": [4, 5, 8, 9, 10], "f32": [4, 9], "f32_": [4, 9], "imm": [5, 8, 9, 10], "00110": [5, 10], "sign": [5, 6, 7, 8, 9, 10, 11], "extend": [5, 7, 8, 10], "immedi": [5, 8, 10], "produc": [5, 8, 9], "proper": 5, "extens": 5, "32": [5, 6, 7, 8, 9, 10], "overflow": [5, 10], "ar": [5, 9, 10], "ignor": [5, 10], "low": [5, 10], "note": [5, 9, 10], "lower": [5, 8, 9, 10, 11], "assembl": [5, 10], "pseudoinstruct": 5, "sext": [5, 6, 8, 9, 10], "shamt": [5, 8, 10], "001": [5, 8, 9, 10, 11], "perform": [5, 6, 8, 9, 10, 11], "logic": [5, 8, 10], "left": [5, 8, 10], "shift": [5, 8, 10], "amount": [5, 8, 10], "held": [5, 10], "5": [5, 8, 9, 10], "encod": [5, 8, 9, 10], "neq": 5, "101": [5, 6, 8, 10, 11], "right": [5, 8, 10], "u": [5, 6, 8, 10, 11], "arithmet": [5, 8, 10], "01110": [5, 6], "written": [5, 10], "destin": [5, 10, 11], "subtract": [5, 8, 9], "4": [5, 8, 9, 10], "offset": [5, 8, 9, 10], "110": [5, 6, 8, 10, 11], "thi": [5, 8, 10], "befor": [5, 8, 10], "100": [6, 8, 10, 11], "an": [6, 8, 9, 10, 11], "divis": [6, 9, 11], "remind": [6, 11], "111": [6, 8, 10, 11], "010": [7, 8, 9, 10, 11], "word": 7, "loadreserved32": 7, "storeconditional32": 7, "amo32": 7, "exclus": 7, "oper": [7, 9, 10], "13": 8, "nzuimm": 8, "9": [8, 9], "3": [8, 9], "uimm": [8, 10], "non": 8, "scale": 8, "us": [8, 10], "gener": [8, 10], "alloc": 8, "variabl": 8, "expand": 8, "8": [8, 9, 10], "expans": 8, "10": [8, 9, 10], "doubl": [8, 9], "precis": [8, 9], "It": [8, 10], "comput": 8, "effect": [8, 10], "ad": 8, "base": 8, "singl": [8, 9], "zeroextend": 8, "floatingpoint": 8, "doe": 8, "chang": 8, "ani": [8, 10], "user": [8, 10], "visibl": [8, 10], "state": 8, "except": [8, 9, 10], "advanc": 8, "pc": [8, 10], "none": 8, "nzimm": 8, "jump": [8, 10], "onli": [8, 9], "when": [8, 10], "where": 8, "repres": [8, 9], "multipl": [8, 9, 11], "16": [8, 10], "rang": 8, "512": 8, "496": 8, "17": 8, "The": [8, 9, 10], "field": [8, 10], "must": 8, "bitwis": [8, 10], "AND": [8, 10], "100011": 8, "OR": [8, 10], "100111": 8, "differ": 8, "uncondit": 8, "control": [8, 10], "transfer": [8, 10], "take": [8, 9, 10], "branch": [8, 10], "its": 8, "copi": [8, 10], "caus": [8, 9, 10], "debug": [8, 10], "environ": [8, 10], "raiseexcept": [8, 10], "breakpoint": [8, 10], "t": [8, 10], "rs3": 9, "fuse": 9, "multipli": 9, "addit": 9, "10001": 9, "10010": 9, "10011": 9, "substract": 9, "squar": 9, "root": 9, "sqrt": 9, "all": [9, 10], "30": 9, "opposit": 9, "00101": [9, 10], "smaller": 9, "larger": 9, "convert": 9, "number": [9, 10], "s32_": 9, "u32_": 9, "move": 9, "ieee": 9, "754": 9, "2008": 9, "quiet": 9, "equal": [9, 10], "comparison": [9, 10], "between": [9, 10], "record": 9, "boolean": 9, "signal": 9, "nan": 9, "input": [9, 10], "invalid": 9, "either": 9, "operand": 9, "less": [9, 10], "examin": 9, "mask": [9, 10], "indic": 9, "class": 9, "describ": 9, "_": 9, "correspond": [9, 10], "set": [9, 10], "properti": 9, "true": 9, "clear": [9, 10], "otherwis": 9, "other": [9, 10], "exactli": 9, "one": 9, "s32": 9, "u32": 9, "standard": 9, "62": 9, "u32f64": 9, "01001": 9, "mean": 9, "infin": 9, "neg": 9, "normal": 9, "subnorm": 9, "posit": [9, 10], "upper": [10, 11], "01101": 10, "build": 10, "constant": 10, "type": 10, "top": 10, "fill": 10, "lowest": 10, "rel": 10, "form": 10, "simpli": 10, "xlen": [10, 11], "pseudo": 10, "than": 10, "signextend": 10, "both": 10, "treat": 10, "els": 10, "invers": 10, "NOT": 10, "r": 10, "0x": 10, "In": 10, "rv64": 10, "28": 10, "23": 10, "0000": 10, "pred": 10, "succ": 10, "order": 10, "devic": 10, "o": 10, "access": 10, "view": 10, "risc": 10, "v": 10, "hart": 10, "extern": 10, "coprocessor": 10, "combin": 10, "output": 10, "read": 10, "mai": 10, "respect": 10, "same": 10, "inform": 10, "can": 10, "observ": 10, "successor": 10, "follow": 10, "predecessor": 10, "preced": 10, "explicit": 10, "synchron": 10, "fetch": 10, "csr": 10, "old": 10, "initi": 10, "If": 10, "shall": 10, "side": 10, "might": 10, "occur": 10, "specifi": 10, "high": 10, "writabl": 10, "unaffect": 10, "though": 10, "have": 10, "updat": 10, "obtain": 10, "zimm": 10, "make": 10, "request": 10, "support": 10, "execut": 10, "mode": 10, "call": 10, "environmentcal": 10, "debugg": 10, "trap": 10, "upi": 10, "uie": 10, "exceptionreturn": 10, "spie": 10, "sie": 10, "mpie": 10, "mie": 10, "machin": 10, "wait": 10, "interrupt": 10, "hint": 10, "current": 10, "stall": 10, "until": 10, "need": 10, "servic": 10, "also": 10, "hardwar": 10, "platform": 10, "suitabl": 10, "should": 10, "preferenti": 10, "rout": 10, "avail": 10, "privileg": 10, "option": 10, "rais": 10, "illeg": 10, "tw": 10, "mstatu": 10, "while": 10, "nointerruptspend": 10, "idl": 10, "guarante": 10, "previou": 10, "alreadi": 10, "subsequ": 10, "implicit": 10, "refer": 10, "manag": 10, "structur": 10, "flush": 10, "local": 10, "cach": 10, "relat": 10, "translat": 10, "rather": 10, "tlb": 10, "cleaner": 10, "semant": 10, "which": 10, "affect": 10, "wider": 10, "varieti": 10, "dynam": 10, "scheme": 10, "higher": 10, "level": 10, "tabl": 10, "addresstransl": 10, "11011": 10, "11001": 10, "greater": 10, "time": 11, "round": 11, "toward": 11}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"risc": 0, "v": 0, "instruct": [0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "set": 0, "specif": 0, "content": 0, "indic": 0, "tabl": [0, 9], "regist": 1, "definit": 1, "integ": 1, "float": 1, "point": 1, "rv64a": [2, 7], "lr": [2, 7], "d": [2, 3, 9], "sc": [2, 7], "amoswap": [2, 7], "amoadd": [2, 7], "amoxor": [2, 7], "amoand": [2, 7], "amoor": [2, 7], "amomin": [2, 7], "amomax": [2, 7], "amominu": [2, 7], "amomaxu": [2, 7], "rv64d": [3, 9], "fcvt": [3, 4, 9], "l": [3, 4], "lu": [3, 4], "fmv": [3, 9], "x": [3, 9], "rv64f": 4, "": [4, 9], "rv64i": [5, 10], "addiw": [5, 8], "slliw": 5, "srliw": 5, "sraiw": 5, "addw": [5, 8], "subw": [5, 8], "sllw": 5, "srlw": 5, "sraw": 5, "lwu": 5, "ld": [5, 8], "sd": [5, 8], "rv64m": [6, 11], "mulw": 6, "divw": 6, "divuw": 6, "remw": 6, "remuw": 6, "rv32a": 7, "w": [7, 9], "rv32c": 8, "rv64c": 8, "c": 8, "addi4spn": 8, "fld": [8, 9], "lw": [8, 10], "flw": [8, 9], "fsd": [8, 9], "sw": [8, 10], "fsw": [8, 9], "nop": 8, "addi": [8, 10], "jal": [8, 10], "li": 8, "addi16sp": 8, "lui": [8, 10], "srli": [8, 10], "srai": [8, 10], "andi": [8, 10], "sub": [8, 10], "xor": [8, 10], "j": 8, "beqz": 8, "bnez": 8, "slli": [8, 10], "fldsp": 8, "lwsp": 8, "flwsp": 8, "ldsp": 8, "jr": 8, "mv": 8, "ebreak": [8, 10], "jalr": [8, 10], "add": [8, 10], "fsdsp": 8, "swsp": 8, "fswsp": 8, "sdsp": 8, "rv32f": 9, "fmadd": 9, "fmsub": 9, "fnmsub": 9, "fnmadd": 9, "fadd": 9, "fsub": 9, "fmul": 9, "fdiv": 9, "fsqrt": 9, "fsgnj": 9, "fsgnjn": 9, "fsgnjx": 9, "fmin": 9, "fmax": 9, "wu": 9, "feq": 9, "flt": 9, "fle": 9, "fclass": 9, "classifi": 9, "rv32i": 10, "auipc": 10, "slti": 10, "sltiu": 10, "xori": 10, "ori": 10, "sll": 10, "slt": 10, "sltu": 10, "srl": 10, "sra": 10, "fenc": 10, "i": 10, "csrrw": 10, "csrr": 10, "csrrc": 10, "csrrwi": 10, "csrrsi": 10, "csrrci": 10, "ecal": 10, "uret": 10, "sret": 10, "mret": 10, "wfi": 10, "sfenc": 10, "vma": 10, "lb": 10, "lh": 10, "lbu": 10, "lhu": 10, "sb": 10, "sh": 10, "beq": 10, "bne": 10, "blt": 10, "bge": 10, "bltu": 10, "bgeu": 10, "rv32m": 11, "mul": 11, "mulh": 11, "mulhsu": 11, "mulhu": 11, "div": 11, "divu": 11, "rem": 11, "remu": 11}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.intersphinx": 1, "sphinx.ext.todo": 2, "sphinx.ext.viewcode": 1, "sphinx": 60}, "alltitles": {"RISC-V Instruction Set Specifications": [[0, "risc-v-instruction-set-specifications"]], "Contents:": [[0, null]], "Indices and tables": [[0, "indices-and-tables"]], "Register Definitions": [[1, "register-definitions"]], "Integer Registers": [[1, "integer-registers"]], "Floating Point Registers": [[1, "floating-point-registers"]], "RV64A Instructions": [[2, "rv64a-instructions"]], "lr.d": [[2, "lr-d"]], "sc.d": [[2, "sc-d"]], "amoswap.d": [[2, "amoswap-d"]], "amoadd.d": [[2, "amoadd-d"]], "amoxor.d": [[2, "amoxor-d"]], "amoand.d": [[2, "amoand-d"]], "amoor.d": [[2, "amoor-d"]], "amomin.d": [[2, "amomin-d"]], "amomax.d": [[2, "amomax-d"]], "amominu.d": [[2, "amominu-d"]], "amomaxu.d": [[2, "amomaxu-d"]], "RV64D Instructions": [[3, "rv64d-instructions"]], "fcvt.l.d": [[3, "fcvt-l-d"]], "fcvt.lu.d": [[3, "fcvt-lu-d"]], "fmv.x.d": [[3, "fmv-x-d"]], "fcvt.d.l": [[3, "fcvt-d-l"]], "fcvt.d.lu": [[3, "fcvt-d-lu"]], "fmv.d.x": [[3, "fmv-d-x"]], "RV64F Instructions": [[4, "rv64f-instructions"]], "fcvt.l.s": [[4, "fcvt-l-s"]], "fcvt.lu.s": [[4, "fcvt-lu-s"]], "fcvt.s.l": [[4, "fcvt-s-l"]], "fcvt.s.lu": [[4, "fcvt-s-lu"]], "RV64I Instructions": [[5, "rv64i-instructions"]], "addiw": [[5, "addiw"]], "slliw": [[5, "slliw"]], "srliw": [[5, "srliw"]], "sraiw": [[5, "sraiw"]], "addw": [[5, "addw"]], "subw": [[5, "subw"]], "sllw": [[5, "sllw"]], "srlw": [[5, "srlw"]], "sraw": [[5, "sraw"]], "lwu": [[5, "lwu"]], "ld": [[5, "ld"]], "sd": [[5, "sd"]], "RV64M Instructions": [[6, "rv64m-instructions"]], "mulw": [[6, "mulw"]], "divw": [[6, "divw"]], "divuw": [[6, "divuw"]], "remw": [[6, "remw"]], "remuw": [[6, "remuw"]], "RV32A, RV64A Instructions": [[7, "rv32a-rv64a-instructions"]], "lr.w": [[7, "lr-w"]], "sc.w": [[7, "sc-w"]], "amoswap.w": [[7, "amoswap-w"]], "amoadd.w": [[7, "amoadd-w"]], "amoxor.w": [[7, "amoxor-w"]], "amoand.w": [[7, "amoand-w"]], "amoor.w": [[7, "amoor-w"]], "amomin.w": [[7, "amomin-w"]], "amomax.w": [[7, "amomax-w"]], "amominu.w": [[7, "amominu-w"]], "amomaxu.w": [[7, "amomaxu-w"]], "RV32C, RV64C Instructions": [[8, "rv32c-rv64c-instructions"]], "c.addi4spn": [[8, "c-addi4spn"]], "c.fld": [[8, "c-fld"]], "c.lw": [[8, "c-lw"]], "c.flw": [[8, "c-flw"]], "c.ld": [[8, "c-ld"]], "c.fsd": [[8, "c-fsd"]], "c.sw": [[8, "c-sw"]], "c.fsw": [[8, "c-fsw"]], "c.sd": [[8, "c-sd"]], "c.nop": [[8, "c-nop"]], "c.addi": [[8, "c-addi"]], "c.jal": [[8, "c-jal"]], "c.addiw": [[8, "c-addiw"]], "c.li": [[8, "c-li"]], "c.addi16sp": [[8, "c-addi16sp"]], "c.lui": [[8, "c-lui"]], "c.srli": [[8, "c-srli"]], "c.srai": [[8, "c-srai"]], "c.andi": [[8, "c-andi"]], "c.sub": [[8, "c-sub"]], "c.xor": [[8, "c-xor"]], "c.or": [[8, "c-or"]], "c.and": [[8, "c-and"]], "c.subw": [[8, "c-subw"]], "c.addw": [[8, "c-addw"]], "c.j": [[8, "c-j"]], "c.beqz": [[8, "c-beqz"]], "c.bnez": [[8, "c-bnez"]], "c.slli": [[8, "c-slli"]], "c.fldsp": [[8, "c-fldsp"]], "c.lwsp": [[8, "c-lwsp"]], "c.flwsp": [[8, "c-flwsp"]], "c.ldsp": [[8, "c-ldsp"]], "c.jr": [[8, "c-jr"]], "c.mv": [[8, "c-mv"]], "c.ebreak": [[8, "c-ebreak"]], "c.jalr": [[8, "c-jalr"]], "c.add": [[8, "c-add"]], "c.fsdsp": [[8, "c-fsdsp"]], "c.swsp": [[8, "c-swsp"]], "c.fswsp": [[8, "c-fswsp"]], "c.sdsp": [[8, "c-sdsp"]], "RV32F, RV64D Instructions": [[9, "rv32f-rv64d-instructions"]], "fmadd.s": [[9, "fmadd-s"]], "fmsub.s": [[9, "fmsub-s"]], "fnmsub.s": [[9, "fnmsub-s"]], "fnmadd.s": [[9, "fnmadd-s"]], "fadd.s": [[9, "fadd-s"]], "fsub.s": [[9, "fsub-s"]], "fmul.s": [[9, "fmul-s"]], "fdiv.s": [[9, "fdiv-s"]], "fsqrt.s": [[9, "fsqrt-s"]], "fsgnj.s": [[9, "fsgnj-s"]], "fsgnjn.s": [[9, "fsgnjn-s"]], "fsgnjx.s": [[9, "fsgnjx-s"]], "fmin.s": [[9, "fmin-s"]], "fmax.s": [[9, "fmax-s"]], "fcvt.w.s": [[9, "fcvt-w-s"]], "fcvt.wu.s": [[9, "fcvt-wu-s"]], "fmv.x.w": [[9, "fmv-x-w"]], "feq.s": [[9, "feq-s"]], "flt.s": [[9, "flt-s"]], "fle.s": [[9, "fle-s"]], "fclass.s": [[9, "fclass-s"]], "fcvt.s.w": [[9, "fcvt-s-w"]], "fcvt.s.wu": [[9, "fcvt-s-wu"]], "fmv.w.x": [[9, "fmv-w-x"]], "fmadd.d": [[9, "fmadd-d"]], "fmsub.d": [[9, "fmsub-d"]], "fnmsub.d": [[9, "fnmsub-d"]], "fnmadd.d": [[9, "fnmadd-d"]], "fadd.d": [[9, "fadd-d"]], "fsub.d": [[9, "fsub-d"]], "fmul.d": [[9, "fmul-d"]], "fdiv.d": [[9, "fdiv-d"]], "fsqrt.d": [[9, "fsqrt-d"]], "fsgnj.d": [[9, "fsgnj-d"]], "fsgnjn.d": [[9, "fsgnjn-d"]], "fsgnjx.d": [[9, "fsgnjx-d"]], "fmin.d": [[9, "fmin-d"]], "fmax.d": [[9, "fmax-d"]], "fcvt.s.d": [[9, "fcvt-s-d"]], "fcvt.d.s": [[9, "fcvt-d-s"]], "feq.d": [[9, "feq-d"]], "flt.d": [[9, "flt-d"]], "fle.d": [[9, "fle-d"]], "fclass.d": [[9, "fclass-d"]], "fcvt.w.d": [[9, "fcvt-w-d"]], "fcvt.wu.d": [[9, "fcvt-wu-d"]], "fcvt.d.w": [[9, "fcvt-d-w"]], "fcvt.d.wu": [[9, "fcvt-d-wu"]], "flw": [[9, "flw"]], "fsw": [[9, "fsw"]], "fld": [[9, "fld"]], "fsd": [[9, "fsd"]], "Classify Table:": [[9, "id1"]], "RV32I, RV64I Instructions": [[10, "rv32i-rv64i-instructions"]], "lui": [[10, "lui"]], "auipc": [[10, "auipc"]], "addi": [[10, "addi"]], "slti": [[10, "slti"]], "sltiu": [[10, "sltiu"]], "xori": [[10, "xori"]], "ori": [[10, "ori"]], "andi": [[10, "andi"]], "slli": [[10, "slli"]], "srli": [[10, "srli"]], "srai": [[10, "srai"]], "add": [[10, "add"]], "sub": [[10, "sub"]], "sll": [[10, "sll"]], "slt": [[10, "slt"]], "sltu": [[10, "sltu"]], "xor": [[10, "xor"]], "srl": [[10, "srl"]], "sra": [[10, "sra"]], "or": [[10, "or"]], "and": [[10, "and"]], "fence": [[10, "fence"]], "fence.i": [[10, "fence-i"]], "csrrw": [[10, "csrrw"]], "csrrs": [[10, "csrrs"]], "csrrc": [[10, "csrrc"]], "csrrwi": [[10, "csrrwi"]], "csrrsi": [[10, "csrrsi"]], "csrrci": [[10, "csrrci"]], "ecall": [[10, "ecall"]], "ebreak": [[10, "ebreak"]], "uret": [[10, "uret"]], "sret": [[10, "sret"]], "mret": [[10, "mret"]], "wfi": [[10, "wfi"]], "sfence.vma": [[10, "sfence-vma"]], "lb": [[10, "lb"]], "lh": [[10, "lh"]], "lw": [[10, "lw"]], "lbu": [[10, "lbu"]], "lhu": [[10, "lhu"]], "sb": [[10, "sb"]], "sh": [[10, "sh"]], "sw": [[10, "sw"]], "jal": [[10, "jal"]], "jalr": [[10, "jalr"]], "beq": [[10, "beq"]], "bne": [[10, "bne"]], "blt": [[10, "blt"]], "bge": [[10, "bge"]], "bltu": [[10, "bltu"]], "bgeu": [[10, "bgeu"]], "RV32M, RV64M Instructions": [[11, "rv32m-rv64m-instructions"]], "mul": [[11, "mul"]], "mulh": [[11, "mulh"]], "mulhsu": [[11, "mulhsu"]], "mulhu": [[11, "mulhu"]], "div": [[11, "div"]], "divu": [[11, "divu"]], "rem": [[11, "rem"]], "remu": [[11, "remu"]]}, "indexentries": {}})