/**
 * \file IfxCscu_reg.h
 * \brief
 * \copyright Copyright (c) 2021 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_CSRM/V0.1.3.1.8
 * Specification: latest @ 2021-07-15 instance sheet @ MC_A3G_TC49x : V9.1.6.1.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Cscu_Registers_Cfg Cscu address
 * \ingroup IfxSfr_Cscu_Registers
 * 
 * \defgroup IfxSfr_Cscu_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Cscu_Registers_Cfg
 *
 * \defgroup IfxSfr_Cscu_Registers_Cfg_Cscu 2-CSCU
 * \ingroup IfxSfr_Cscu_Registers_Cfg
 *
 *
 */
#ifndef IFXCSCU_REG_H
#define IFXCSCU_REG_H 1
/******************************************************************************/
#include "IfxCscu_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Cscu_Registers_Cfg_BaseAddress
 * \{  */

/** \brief CSCU object */
#define MODULE_CSCU /*lint --e(923, 9078)*/ ((*(Ifx_CSCU*)0xF6000000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Cscu_Registers_Cfg_Cscu
 * \{  */
/** \brief 0, Clock control register */
#define CSCU_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_CLC*)0xF6000000u)

/** \brief 8, Module identification register */
#define CSCU_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_ID*)0xF6000008u)

/** \brief 20, PROT register Endinit */
#define CSCU_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_PROT*)0xF6000020u)

/** \brief 24, PROT register Safe Endinit */
#define CSCU_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_PROT*)0xF6000024u)

/** \brief 40, Write access enable register A */
#define CSCU_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_ACCEN_WRA*)0xF6000040u)

/** \brief 44, Write access enable register B */
#define CSCU_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_ACCEN_WRB*)0xF6000044u)

/** \brief 48, Read access enable register A */
#define CSCU_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_ACCEN_RDA*)0xF6000048u)

/** \brief 4C, Read access enable register B */
#define CSCU_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_ACCEN_RDB*)0xF600004Cu)

/** \brief 50, VM access enable register */
#define CSCU_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_ACCEN_VM*)0xF6000050u)

/** \brief 54, PRS access enable register */
#define CSCU_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_ACCEN_PRS*)0xF6000054u)

/** \brief 0, Communication from CSRM to host */
#define CSCU_CSRM2HT /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_CSRM2HT*)0xF6000100u)

/** \brief 4, Error communication from CSRM to host */
#define CSCU_CSRM2ERR /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_CSRM2ERR*)0xF6000104u)

/** \brief C, CS_Valid control */
#define CSCU_CSVCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_CSVCTRL*)0xF600010Cu)

/** \brief 10, CS init configuration */
#define CSCU_INIT /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_INIT*)0xF6000110u)

/** \brief 14, CS debug control register */
#define CSCU_DBGCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_DBGCTRL*)0xF6000114u)

/** \brief 18, Pin control register */
#define CSCU_PINCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_PINCTRL*)0xF6000118u)

/** \brief 1C, Software-over-the-air related control register */
#define CSCU_SOTACTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_SOTACTRL*)0xF600011Cu)

/** \brief 28, Startup memory register 1 */
#define CSCU_STMEM1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_STMEM1*)0xF6000128u)

/** \brief 2C, Startup memory register 2 */
#define CSCU_STMEM2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CSCU_STMEM2*)0xF600012Cu)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCSCU_REG_H */
