INFO: [HLS 200-10] Running '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sidharth' on host 'legion' (Linux_x86_64 version 5.4.0-84-generic) on Mon Sep 20 13:22:54 IST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/sidharth/Documents/BTP/Diag-Mat-Mul'
Sourcing Tcl script '/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul'.
INFO: [HLS 200-10] Adding design file 'matmul.cpp' to the project
INFO: [HLS 200-10] Adding design file 'matmul.h' to the project
INFO: [HLS 200-10] Adding test bench file 'matmul-tb.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 897.957 ; gain = 465.176 ; free physical = 370 ; free virtual = 2017
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 897.957 ; gain = 465.176 ; free physical = 370 ; free virtual = 2017
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 897.957 ; gain = 465.176 ; free physical = 357 ; free virtual = 2010
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'DiagMatMul' into 'matmul' (matmul.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 897.957 ; gain = 465.176 ; free physical = 352 ; free virtual = 2006
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_1' (matmul.cpp:5) in function 'DiagMatMul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop_2' (matmul.cpp:8) in function 'DiagMatMul' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'A' (matmul.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (matmul.cpp:22) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 961.957 ; gain = 529.176 ; free physical = 326 ; free virtual = 1982
INFO: [HLS 200-472] Inferring partial write operation for 'A[0]' (matmul.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'B[0]' (matmul.cpp:45:4)
INFO: [HLS 200-472] Inferring partial write operation for 'C' (matmul.cpp:11:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 961.957 ; gain = 529.176 ; free physical = 314 ; free virtual = 1971
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DiagMatMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('A_0_load_2', matmul.cpp:9) on array 'A_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 71.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.31 seconds; current allocated memory: 135.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 137.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_out1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 138.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 139.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DiagMatMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matmul_fadd_32ns_32ns_32_4_full_dsp_1' to 'matmul_fadd_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_fmul_32ns_32ns_32_2_max_dsp_1' to 'matmul_fmul_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mux_164_32_1_1' to 'matmul_mux_164_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_fadd_32ns_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_fmul_32ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_mux_164_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DiagMatMul'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 141.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 152.871 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.78 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_A_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matmul_B_0_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 961.957 ; gain = 529.176 ; free physical = 258 ; free virtual = 1936
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 18.71 seconds; peak allocated memory: 152.871 MB.
