(load "circuits/riscv/instruction-decode.fdl")
(green input inst)
(green output rs1)
(part-under-test (inst-decode-rs1 inst rs1 sig:signal-i sig:signal-o))
(test-type fixed-latency 2)

(test (((inst sig:signal-i))
       ((rs1 sig:signal-o)))

  ((0x00008067u) ( 1)) ;          	ret
  ((0x00008293u) ( 1)) ;          	mv	t0,ra
  ((0x00028067u) ( 5)) ;          	jr	t0
  ((0x00050593u) (10)) ;          	mv	a1,a0
  ((0x00050793u) (10)) ;          	mv	a5,a0
  ((0x00054c63u) (10)) ;          	bltz	a0,10288 <__modsi3+0x20>
  ((0x00058513u) (11)) ;          	mv	a0,a1
  ((0x00058613u) (11)) ;          	mv	a2,a1
  ((0x0005ca63u) (11)) ;          	bltz	a1,10280 <__modsi3+0x18>
  ((0x0005d863u) (11)) ;          	bgez	a1,10258 <__umodsi3+0x24>
  ((0x00078513u) (15)) ;          	mv	a0,a5
  ((0x00078663u) (15)) ;          	beqz	a5,101ac <main+0x158>
  ((0x00078a63u) (15)) ;          	beqz	a5,101ac <main+0x158>
  ((0x00078e63u) (15)) ;          	beqz	a5,101ac <main+0x158>
  ((0x00079663u) (15)) ;          	bnez	a5,101b4 <main+0x160>
  ((0x00112623u) ( 2)) ;          	sw	ra,12(sp)
  ((0x00161613u) (12)) ;          	slli	a2,a2,0x1
  ((0x00165613u) (12)) ;          	srli	a2,a2,0x1
  ((0x00169693u) (13)) ;          	slli	a3,a3,0x1
  ((0x0016d693u) (13)) ;          	srli	a3,a3,0x1
  ((0x00178793u) (15)) ;          	addi	a5,a5,1
  ((0x0017b793u) (15)) ;          	seqz	a5,a5
  ((0x00812423u) ( 2)) ;          	sw	s0,8(sp)
  ((0xfc842783u) ( 8)) ;          	lw	a5,-56(s0)
  ((0xfcf42423u) ( 8)) ;          	sw	a5,-56(s0)
  ((0xfe042623u) ( 8)) ;          	sw	zero,-20(s0)
  ((0xfe0558e3u) (10)) ;          	bgez	a0,10274 <__modsi3+0xc>
  ((0xfe0696e3u) (13)) ;          	bnez	a3,10218 <__udivsi3+0x2c>
  ((0xfe244703u) ( 8)) ;          	lbu	a4,-30(s0)
  ((0xfeb66ae3u) (12)) ;          	bltu	a2,a1,10204 <__udivsi3+0x18>
  ((0xfec42703u) ( 8)) ;          	lw	a4,-20(s0)
  ((0xff010113u) ( 2)) ;          	addi	sp,sp,-16
  ((0xff040693u) ( 8)) ;          	addi	a3,s0,-16
  )
