Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 21 14:17:16 2018
| Host         : DESKTOP-EPHBFNF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ACD_range_test_control_sets_placed.rpt
| Design       : ACD_range_test
| Device       : xc7a50t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      9 |            1 |
|     10 |            1 |
|     11 |            1 |
|     12 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             720 |          176 |
| No           | No                    | Yes                    |             179 |           50 |
| No           | Yes                   | No                     |              63 |           23 |
| Yes          | No                    | No                     |              11 |            4 |
| Yes          | No                    | Yes                    |              43 |            9 |
| Yes          | Yes                   | No                     |              20 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------+------------------+------------------+----------------+
|      Clock Signal      |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+---------------------------+------------------+------------------+----------------+
|  clk_wiz/inst/clk_out1 | acd/control/E[0]          |                  |                1 |              1 |
|  clk_wiz/inst/clk_out1 | acd/adc/n_cnv             | debunce0/reset   |                1 |              1 |
|  clk_wiz/inst/clk_out1 | acd/control/control_done  | debunce0/reset   |                3 |              9 |
|  clk_wiz/inst/clk_out1 | acd/adc/adc_done          | debunce0/reset   |                3 |             10 |
|  clk_wiz/inst/clk_out1 | acd/control/wr_i_en       | debunce0/reset   |                4 |             11 |
|  clk_wiz/inst/clk_out1 | acd/adc/sync/fdata_reg[8] |                  |                4 |             12 |
|  clk_wiz/inst/clk_out1 |                           | debunce0/PB_idle |                7 |             25 |
|  clk_wiz/inst/clk_out1 |                           | debunce2/PB_idle |                7 |             25 |
|  pipe_clk_BUFG         | acd/control/s2s3_wr_i_en  | debunce0/reset   |                5 |             32 |
|  clk_wiz/inst/clk_out1 |                           | debunce0/reset   |               23 |             35 |
|  pipe_clk_BUFG         |                           | debunce0/reset   |               36 |            157 |
|  clk_wiz/inst/clk_out1 |                           |                  |              177 |            721 |
+------------------------+---------------------------+------------------+------------------+----------------+


