begin_compilation
  name " test.bytecode.BC_iadd2::test"
  method "static jint test.bytecode.BC_iadd2.test(jbyte, jbyte)"
  date 1247782476283
end_compilation
begin_cfg
  name "BlockListBuilder static jint test.bytecode.BC_iadd2.test(jbyte, jbyte)"
  begin_block
    name "B1"
    from_bci 0
    to_bci -1
    predecessors 
    successors 
    xhandlers
    flags "std" 
  end_block
end_cfg
begin_cfg
  name "After Generation of HIR"
  begin_block
    name "B2"
    from_bci 0
    to_bci 0
    predecessors 
    successors "B1" 
    xhandlers
    flags 
    begin_states
      begin_locals
        size 2
        method "static jint test.bytecode.BC_iadd2.test(jbyte, jbyte)"
 0  i1
 1  i2
      end_locals
    end_states
    begin_HIR
.0 0  6 std entry B1 <|@
    end_HIR
  end_block
  begin_block
    name "B1"
    from_bci 0
    to_bci 3
    predecessors "B2" 
    successors 
    xhandlers
    flags "std" 
    begin_states
      begin_locals
        size 2
        method "static jint test.bytecode.BC_iadd2.test(jbyte, jbyte)"
 0  i1
 1  i2
      end_locals
    end_states
    begin_HIR
2 0 i3 i1 + i2 <|@
.3 0 i4 ireturn i3 <|@
    end_HIR
  end_block
end_cfg
begin_cfg
  name "Before generation of LIR"
  begin_block
    name "B2"
    from_bci 0
    to_bci 0
    predecessors 
    successors "B1" 
    xhandlers
    flags 
    begin_states
      begin_locals
        size 2
        method "static jint test.bytecode.BC_iadd2.test(jbyte, jbyte)"
 0  i1
 1  i2
      end_locals
    end_states
    begin_HIR
.0 0  6 std entry B1 <|@
    end_HIR
  end_block
  begin_block
    name "B1"
    from_bci 0
    to_bci 3
    predecessors "B2" 
    successors 
    xhandlers
    flags "std" 
    dominator "B2"
    begin_states
      begin_locals
        size 2
        method "static jint test.bytecode.BC_iadd2.test(jbyte, jbyte)"
 0  i1
 1  i2
      end_locals
    end_states
    begin_HIR
2 0 i3 i1 + i2 <|@
.3 0 i4 ireturn i3 <|@
    end_HIR
  end_block
end_cfg
begin_cfg
  name "Before X86Register Allocation"
  begin_block
    name "B2"
    from_bci 0
    to_bci 0
    predecessors 
    successors "B1" 
    xhandlers
    flags 
    begin_states
      begin_locals
        size 2
        method "static jint test.bytecode.BC_iadd2.test(jbyte, jbyte)"
 0  i1
 1  i2
      end_locals
    end_states
    begin_HIR
.0 0  6 std entry B1 <|@
    end_HIR
    begin_LIR
         0 Label [label:0x0] <|@ 
         2 StdEntry  <|@ 
         4 move [rax|i] [R50|i]  <|@ 
         6 move [rcx|i] [R51|i]  <|@ 
         8 Branch [AL] [B1]  <|@ 
    end_LIR
  end_block
  begin_block
    name "B1"
    from_bci 0
    to_bci 3
    predecessors "B2" 
    successors 
    xhandlers
    flags "std" 
    dominator "B2"
    begin_states
      begin_locals
        size 2
        method "static jint test.bytecode.BC_iadd2.test(jbyte, jbyte)"
 0  i1
 1  i2
      end_locals
    end_states
    begin_HIR
2 0 i3 i1 + i2 <|@
.3 0 i4 ireturn i3 <|@
    end_HIR
    begin_LIR
        10 Label [label:0x0] <|@ 
        12 Add [R50|i] [R51|i] [R52|i] <|@ 
        14 move [R52|i] [rax|i]  <|@ 
        16 Return [rax|i]   <|@ 
    end_LIR
  end_block
end_cfg
begin_intervals
  name "Before X86Register Allocation"1 fixed "[rax|i]" 1 52 [0, 4[ [14, 16[  "no spill store"
  2 fixed "[rcx|i]" 2 -1 [0, 6[  "no definition"
  50 Int 50 1 [4, 12[ 4 M 12 M  "no spill store"
  51 Int 51 2 [6, 12[ 6 M 12 S  "no spill store"
  52 Int 52 -1 [12, 14[ 12 M 14 S  "no spill store"
end_intervals
