<root><simulation><result_generated_time />2023-05-17 20:13:45<layer><layer_spec />{'B': 1, 'K': 128, 'C': 256, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />102760448<total_data_size_element />{'W': 32768, 'I': 802816, 'O': 401408}<total_data_reuse />{'W': 3136, 'I': 128.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 8), ('C', 8), ('OX', 7), ('OY', 56)], [('C', 4), ('K', 4)], [('K', 4)]]<I />[[('OX', 8), ('C', 8)], [('OX', 7), ('OY', 56), ('C', 4), ('K', 4), ('K', 4)], []]<O />[[('OX', 8), ('C', 8)], [('OX', 7), ('OY', 56), ('C', 4), ('K', 4)], [('K', 4)]]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 3136, 1, 1], 'I': [8.0, 1.0, 16.0, 1.0], 'O': [8.0, 8, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 65536, 262144], 'I': [512, 6422528, 6422528], 'O': [64, 802816, 3211264], 'O_partial': [64, 802816, 0], 'O_final': [0, 0, 3211264]}<actual_mem_utilization_individual />{'W': [0.12, 0.01, 0.0], 'I': [1.0, 0.77, 0.0], 'O': [0.12, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.87, 0.0], 'I': [1.0, 0.87, 0.0], 'O': [0.12, 0.87, 0.0]}<effective_mem_size_bit />{'W': [64, 16384, 65536], 'I': [64, 6422528, 6422528], 'O': [64, 200704, 802816], 'O_partial': [64, 200704, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[12845056, 32768], [32768, 32768], [32768, 0]]<I />[[12845056, 12845056], [12845056, 802816], [802816, 0]]<O />[[(12443648, 12845056), (1605632, 1204224)], [(1204224, 1605632), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(12443648, 12845056), (1605632, 1204224)], [(1204224, 1605632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1605632, 4096], [2048, 2048], [128, 0]]<I />[[1605632, 1605632], [802816, 50176], [3136, 0]]<O />[[(1555456, 1605632), (200704, 150528)], [(75264, 100352), (25088, 0)], [(0, 1568), (0, 0)]]<O_partial />[([1555456, 1605632], [200704, 150528]), ([75264, 100352], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [25088, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />102760448<idle />0</mac_count></basic_info><energy><total_energy />224671040.0<mem_energy_breakdown><W />[541.0, 101.5, 170.5]<I />[1124.9, 22295.4, 4176.7]<O />[1230.3, 4972.1, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />224634339.3<idle_MAC />0.0<total />224634339.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9694<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9694<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />1656352<latency_cycle_without_data_loading />1605632<ideal_computing_cycle />1605632<data_loading><load_cycle_total />50720<load_cycle_individual />{'W': [32, 512, 0], 'I': [32, 50176, 0]}<load_cycle_combined />{'W': 512, 'I': 50176}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1605631], [-1580481, -1578528], [-1202688, -1204128]], 'I': [[-1605631], [-1404872, -802784], [-1605632, -1605632]], 'O': [[-1605632], [-1580544, -1505280], [-1580544, -1604064]]}<mem_stall_cycle_shared />{'W': [[-1605631], [-1580481, 0], [0, 0]], 'I': [[-1605631], [-1404872, 0], [0, 0]], 'O': [[-1605632], [-1580544, -1505280], [-1580544, -1604064]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 65536, 262144], 'I': [512, 6422528, 6422528], 'O': [64, 802816, 3211264], 'O_partial': [64, 802816, 0], 'O_final': [0, 0, 3211264]}<data_size_each_level_total />{'W': [4096, 65536, 262144], 'I': [4096, 6422528, 6422528], 'O': [512, 802816, 3211264]}<loop_cycles_each_level />{'W': [25088, 401408, 1605632], 'I': [64, 1605632, 1605632], 'O': [64, 401408, 1605632]}<top_ir_loop_size />{'W': [392, 1, 1], 'I': [1, 16, 1], 'O': [8, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.2, 0.2], [0.2, 0.2]], 'I': [[8.0, 8.0], [64.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 1.0], [8.0, 2.0], [2.0, 2.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.0], [64.0, 0.2], [0.2, 0.2]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 4.0]], 'O': [[8.0, 8.0], [64.0, 2.0], [2.0, 2.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.2, 0.2], [0.2, 0]], 'I': [[8.0, 8.0], [64.0, 4.0], [4.0, 0]], 'O': [[8.0, 1.0], [8.0, 2.0], [2.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [74.2, 12.2], [4.2, 2.0]], 'I': [[8.0, 8.0], [74.2, 12.2], [4.2, 2.0]], 'O': [[8.0, 1.0], [74.2, 12.2], [4.2, 2.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1605632], [25088, 25088, 64], [401408, 401408, 4]], 'I': [[1, 1, 1605632], [64, 64, 25088], [1605632, 1605632, 1]], 'O': [[1, 1, 1605632], [64, 64, 25088], [401408, 401408, 4]]}<trans_time_real />{'W': [[0, 1, 1605632], [[1, 25088, 64], [32, 25088, 64]], [[512, 401408, 4], [32, 401408, 4]]], 'I': [[0, 1, 1605632], [[8, 64, 25088], [32, 64, 25088]], [[50176, 1605632, 1], [3136, 1605632, 1]]], 'O': [[0, 1, 1605632], [[1, 64, 25088], [4, 64, 25088]], [[6272, 401408, 4], [392, 401408, 4]]]}<single_stall_cycle />{'W': [[-1], [-25087, -25056], [-400896, -401376]], 'I': [[-1], [-56, -32], [-1555456, -1602496]], 'O': [[-1], [-63, -60], [-395136, -401016]]}<single_stall_count />{'W': [1605631, 63, 3], 'I': [1605631, 25087, 0], 'O': [1605632, 25088, 4]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1536, 0], 'I': [0, 0], 'O': [25088, 0]}, 1: {'W': [2016, 1536], 'I': [802784, 0], 'O': [100352, 25088]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1604096, -1605632], [-1580544, -1605632]], 1: [[-700480, -1604096], [-1505280, -1580544]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />5.649</simulation></root>