/home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/sram_1kb_64x128x32.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/sram_1kb_64x128x32.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module invRow
-- Compiling module invCol
-- Compiling module rowDecoder
-- Compiling module colDecoder
-- Compiling module columnMux
-- Compiling module sram_1kb_64x128x32

Top level modules:
	sram_1kb_64x128x32

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/inverter_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/inverter_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module inverter_compiler

Top level modules:
	inverter_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/sram_cell_6t_5.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/sram_cell_6t_5.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sram_cell_6t_5

Top level modules:
	sram_cell_6t_5

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/spi/spi_slave.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/DPE_srcs/spi/spi_slave.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module SPI_Slave

Top level modules:
	SPI_Slave

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/write_driver_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/write_driver_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module write_driver_compiler

Top level modules:
	write_driver_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/INVC.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/INVC.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module INVC

Top level modules:
	INVC

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/sense_amp_clocked_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/sense_amp_clocked_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sense_amp_clocked_compiler

Top level modules:
	sense_amp_clocked_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/INVD.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/INVD.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module INVD

Top level modules:
	INVD

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/muxTrans.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/muxTrans.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module muxTrans

Top level modules:
	muxTrans

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/precharge_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/precharge_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module precharge_compiler

Top level modules:
	precharge_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/sram_2kb_128x128x32.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/sram_2kb_128x128x32.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module invRow
-- Compiling module invCol
-- Compiling module rowDecoder
-- Compiling module colDecoder
-- Compiling module columnMux
-- Compiling module sram_2kb_128x128x32

Top level modules:
	sram_2kb_128x128x32

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/NANDC.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/NANDC.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module NANDC2x1

Top level modules:
	NANDC2x1

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/sram_cell_6t_5.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/sram_cell_6t_5.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sram_cell_6t_5

Top level modules:
	sram_cell_6t_5

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/INVC.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/INVC.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module INVC

Top level modules:
	INVC

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/write_driver_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/write_driver_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module write_driver_compiler

Top level modules:
	write_driver_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/INVD.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/INVD.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module INVD

Top level modules:
	INVD

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/sense_amp_clocked_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/sense_amp_clocked_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module sense_amp_clocked_compiler

Top level modules:
	sense_amp_clocked_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/muxTrans.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/muxTrans.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module muxTrans

Top level modules:
	muxTrans

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/inverter_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_2kb_128x128x32/inverter_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module inverter_compiler

Top level modules:
	inverter_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/precharge_compiler.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/precharge_compiler.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module precharge_compiler

Top level modules:
	precharge_compiler

} {} {}} /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/NANDC.v {1 {vlog -work work -vopt -stats=none /home/rfebbo/cadence/ravens/cmos10lpe_srcs/standalone/DPE/sram/verilog_model/sram_1kb_64x128x32/NANDC.v
QuestaSim-64 vlog 2020.3 Compiler 2020.07 Jul 12 2020
-- Compiling module NANDC2x1

Top level modules:
	NANDC2x1

} {} {}}
