{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660036162656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660036162657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  9 17:09:22 2022 " "Processing started: Tue Aug  9 17:09:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660036162657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036162657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cy_lvdslcd -c cy_lvdslcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off cy_lvdslcd -c cy_lvdslcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036162657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660036162825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660036162825 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cy_lvdslcd.v(97) " "Verilog HDL information at cy_lvdslcd.v(97): always construct contains both blocking and non-blocking assignments" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1660036169165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cy_lvdslcd.v 2 2 " "Found 2 design units, including 2 entities, in source file cy_lvdslcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy_lvdslcd " "Found entity 1: cy_lvdslcd" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036169166 ""} { "Info" "ISGN_ENTITY_NAME" "2 ltdc_de " "Found entity 2: ltdc_de" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036169166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036169166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_serdes_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_serdes_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_serdes_tx " "Found entity 1: lcd_serdes_tx" {  } { { "lcd_serdes_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036169167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036169167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdpll.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdpll " "Found entity 1: lcdpll" {  } { { "lcdpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcdpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036169168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036169168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cy_lvdslcd " "Elaborating entity \"cy_lvdslcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660036169222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdpll lcdpll:lcdpll_inst " "Elaborating entity \"lcdpll\" for hierarchy \"lcdpll:lcdpll_inst\"" {  } { { "cy_lvdslcd.v" "lcdpll_inst" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll lcdpll:lcdpll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"lcdpll:lcdpll_inst\|altpll:altpll_component\"" {  } { { "lcdpll.v" "altpll_component" { Text "/home/jlywxy/project/cy_lvdslcd/lcdpll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdpll:lcdpll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"lcdpll:lcdpll_inst\|altpll:altpll_component\"" {  } { { "lcdpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcdpll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdpll:lcdpll_inst\|altpll:altpll_component " "Instantiated megafunction \"lcdpll:lcdpll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lcdpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lcdpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169272 ""}  } { { "lcdpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcdpll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660036169272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lcdpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/lcdpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdpll_altpll " "Found entity 1: lcdpll_altpll" {  } { { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036169310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036169310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdpll_altpll lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated " "Elaborating entity \"lcdpll_altpll\" for hierarchy \"lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx lcd_serdes_tx:tx_auo " "Elaborating entity \"lcd_serdes_tx\" for hierarchy \"lcd_serdes_tx:tx_auo\"" {  } { { "cy_lvdslcd.v" "tx_auo" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "lcd_serdes_tx.v" "ALTLVDS_TX_component" { Text "/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "lcd_serdes_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 245.0 Mbps " "Parameter \"data_rate\" = \"245.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 7 " "Parameter \"deserialization_factor\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 28571 " "Parameter \"inclock_period\" = \"28571\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lcd_serdes_tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lcd_serdes_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 4 " "Parameter \"number_of_channels\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 7 " "Parameter \"outclock_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 57 " "Parameter \"outclock_duty_cycle\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 2 " "Parameter \"outclock_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 4082 " "Parameter \"outclock_phase_shift\" = \"4082\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 245 " "Parameter \"output_data_rate\" = \"245\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input OFF " "Parameter \"registered_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036169338 ""}  } { { "lcd_serdes_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660036169338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lcd_serdes_tx_lvds_tx.v 7 7 " "Found 7 design units, including 7 entities, in source file db/lcd_serdes_tx_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_serdes_tx_ddio_out " "Found entity 1: lcd_serdes_tx_ddio_out" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036169367 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_serdes_tx_ddio_out1 " "Found entity 2: lcd_serdes_tx_ddio_out1" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036169367 ""} { "Info" "ISGN_ENTITY_NAME" "3 lcd_serdes_tx_cmpr " "Found entity 3: lcd_serdes_tx_cmpr" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036169367 ""} { "Info" "ISGN_ENTITY_NAME" "4 lcd_serdes_tx_cmpr1 " "Found entity 4: lcd_serdes_tx_cmpr1" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036169367 ""} { "Info" "ISGN_ENTITY_NAME" "5 lcd_serdes_tx_cntr " "Found entity 5: lcd_serdes_tx_cntr" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036169367 ""} { "Info" "ISGN_ENTITY_NAME" "6 lcd_serdes_tx_shift_reg " "Found entity 6: lcd_serdes_tx_shift_reg" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036169367 ""} { "Info" "ISGN_ENTITY_NAME" "7 lcd_serdes_tx_lvds_tx " "Found entity 7: lcd_serdes_tx_lvds_tx" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036169367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036169367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_lvds_tx lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated " "Elaborating entity \"lcd_serdes_tx_lvds_tx\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "/home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_ddio_out lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_ddio_out:ddio_out " "Elaborating entity \"lcd_serdes_tx_ddio_out\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_ddio_out:ddio_out\"" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "ddio_out" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_ddio_out1 lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_ddio_out1:outclock_ddio " "Elaborating entity \"lcd_serdes_tx_ddio_out1\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_ddio_out1:outclock_ddio\"" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "outclock_ddio" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_cmpr lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_cmpr:cmpr10 " "Elaborating entity \"lcd_serdes_tx_cmpr\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_cmpr:cmpr10\"" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "cmpr10" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_cntr lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_cntr:cntr13 " "Elaborating entity \"lcd_serdes_tx_cntr\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_cntr:cntr13\"" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "cntr13" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_cmpr1 lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_cntr:cntr13\|lcd_serdes_tx_cmpr1:cmpr31 " "Elaborating entity \"lcd_serdes_tx_cmpr1\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_cntr:cntr13\|lcd_serdes_tx_cmpr1:cmpr31\"" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "cmpr31" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_shift_reg lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_shift_reg:outclk_shift_h " "Elaborating entity \"lcd_serdes_tx_shift_reg\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_shift_reg:outclk_shift_h\"" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "outclk_shift_h" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltdc_de ltdc_de:ltdcrgb " "Elaborating entity \"ltdc_de\" for hierarchy \"ltdc_de:ltdcrgb\"" {  } { { "cy_lvdslcd.v" "ltdcrgb" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036169380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cy_lvdslcd.v(87) " "Verilog HDL assignment warning at cy_lvdslcd.v(87): truncated value with size 32 to match size of target (1)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036169380 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(114) " "Verilog HDL assignment warning at cy_lvdslcd.v(114): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036169381 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(115) " "Verilog HDL assignment warning at cy_lvdslcd.v(115): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036169381 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(116) " "Verilog HDL assignment warning at cy_lvdslcd.v(116): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036169382 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(117) " "Verilog HDL assignment warning at cy_lvdslcd.v(117): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036169382 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(118) " "Verilog HDL assignment warning at cy_lvdslcd.v(118): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036169382 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(119) " "Verilog HDL assignment warning at cy_lvdslcd.v(119): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036169382 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1660036169890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660036170011 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1660036170403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jlywxy/project/cy_lvdslcd/output_files/cy_lvdslcd.map.smsg " "Generated suppressed messages file /home/jlywxy/project/cy_lvdslcd/output_files/cy_lvdslcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036170435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 5 2 0 0 " "Adding 17 node(s), including 5 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660036170506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036170506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660036170547 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660036170547 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660036170547 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1660036170547 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660036170547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660036170554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  9 17:09:30 2022 " "Processing ended: Tue Aug  9 17:09:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660036170554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660036170554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660036170554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036170554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1660036171875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660036171875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  9 17:09:31 2022 " "Processing started: Tue Aug  9 17:09:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660036171875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1660036171875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cy_lvdslcd -c cy_lvdslcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cy_lvdslcd -c cy_lvdslcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1660036171875 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1660036171907 ""}
{ "Info" "0" "" "Project  = cy_lvdslcd" {  } {  } 0 0 "Project  = cy_lvdslcd" 0 0 "Fitter" 0 0 1660036171908 ""}
{ "Info" "0" "" "Revision = cy_lvdslcd" {  } {  } 0 0 "Revision = cy_lvdslcd" 0 0 "Fitter" 0 0 1660036171908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1660036171961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1660036171961 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cy_lvdslcd EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"cy_lvdslcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1660036171965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1660036172030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1660036172030 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\] 7 10 0 0 " "Implementing clock multiplication of 7, clock division of 10, and phase shift of 0 degrees (0 ps) for lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036172076 ""}  } { { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1660036172076 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock 7 2 -90 -2041 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of -90 degrees (-2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 581 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036172077 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|out_clock 7 2 90 2041 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of 90 degrees (2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|out_clock port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 585 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036172077 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[2\] 1 2 -13 -2041 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -13 degrees (-2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[2\] port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 578 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036172077 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[3\] 1 2 13 2041 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 13 degrees (2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[3\] port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 578 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036172077 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 581 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1660036172077 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1660036172142 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1660036172148 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1660036172191 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1660036172191 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1660036172191 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1660036172191 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1660036172194 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1660036172194 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1660036172194 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1660036172194 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1660036172194 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1660036172194 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1660036172195 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "5 " "Following 5 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "txdata\[0\] txdata\[0\](n) " "Pin \"txdata\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"txdata\[0\](n)\"" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[0] } } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txdata\[0\]" } { 0 "txdata\[0\](n)" } } } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036172468 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "txdata\[1\] txdata\[1\](n) " "Pin \"txdata\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"txdata\[1\](n)\"" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[1] } } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txdata\[1\]" } { 0 "txdata\[1\](n)" } } } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036172468 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "txdata\[2\] txdata\[2\](n) " "Pin \"txdata\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"txdata\[2\](n)\"" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[2] } } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txdata\[2\]" } { 0 "txdata\[2\](n)" } } } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036172468 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "txdata\[3\] txdata\[3\](n) " "Pin \"txdata\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"txdata\[3\](n)\"" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[3] } } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txdata\[3\]" } { 0 "txdata\[3\](n)" } } } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txdata[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036172468 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "txclk txclk(n) " "Pin \"txclk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"txclk(n)\"" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txclk } } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txclk" } { 0 "txclk(n)" } } } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { txclk(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036172468 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1660036172468 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\] 7 10 0 0 " "Implementing clock multiplication of 7, clock division of 10, and phase shift of 0 degrees (0 ps) for lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036172486 ""}  } { { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1660036172486 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock 7 2 -90 -2041 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of -90 degrees (-2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 581 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036172489 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|out_clock 7 2 90 2041 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of 90 degrees (2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|out_clock port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 585 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036172489 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[2\] 1 2 -13 -2041 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -13 degrees (-2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[2\] port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 578 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036172489 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[3\] 1 2 13 2041 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 13 degrees (2041 ps) for lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[3\] port" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 578 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1660036172489 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 581 -1 0 } } { "" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1660036172489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_1) " "Automatically promoted node lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1660036172494 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 849 -1 0 } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660036172494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|out_clock (placed in counter C1 of PLL_1) " "Automatically promoted node lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|out_clock (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1660036172494 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 849 -1 0 } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660036172494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1660036172494 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 849 -1 0 } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660036172494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1660036172494 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 849 -1 0 } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660036172494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1660036172494 ""}  } { { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660036172494 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cy_lvdslcd.sdc " "Synopsys Design Constraints File file not found: 'cy_lvdslcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1660036172588 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1660036172588 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1660036172591 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1660036172592 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1660036172594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1660036172595 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1660036172595 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1660036172601 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1660036172602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1660036172602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1660036172603 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1660036172604 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1660036172605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1660036172605 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1660036172605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1660036172605 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1660036172606 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1660036172606 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll 0 " "PLL \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll driven by lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lvds_tx_pll\" is driven by lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 581 -1 0 } } { "altlvds_tx.tdf" "" { Text "/home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "lcd_serdes_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v" 72 0 0 } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 37 0 0 } } { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "lcdpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcdpll.v" 104 0 0 } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 18 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1660036172616 ""}  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 581 -1 0 } } { "altlvds_tx.tdf" "" { Text "/home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "lcd_serdes_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v" 72 0 0 } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 37 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1660036172616 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660036172622 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1660036172625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1660036173012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660036173064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1660036173076 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1660036173207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660036173207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1660036173389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1660036173848 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1660036173848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1660036173887 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1660036173887 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1660036173887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660036173889 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1660036173981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1660036173987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1660036174128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1660036174128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1660036174288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660036174637 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in 3.3-V LVTTL M16 " "Pin clk_in uses I/O standard 3.3-V LVTTL at M16" {  } { { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { clk_in } } } { "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jlywxy/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/jlywxy/project/cy_lvdslcd/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1660036174903 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1660036174903 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jlywxy/project/cy_lvdslcd/output_files/cy_lvdslcd.fit.smsg " "Generated suppressed messages file /home/jlywxy/project/cy_lvdslcd/output_files/cy_lvdslcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1660036174936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "982 " "Peak virtual memory: 982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660036175146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  9 17:09:35 2022 " "Processing ended: Tue Aug  9 17:09:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660036175146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660036175146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660036175146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1660036175146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1660036176519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660036176519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  9 17:09:36 2022 " "Processing started: Tue Aug  9 17:09:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660036176519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1660036176519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cy_lvdslcd -c cy_lvdslcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cy_lvdslcd -c cy_lvdslcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1660036176520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1660036176687 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1660036176948 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1660036176962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660036177033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  9 17:09:37 2022 " "Processing ended: Tue Aug  9 17:09:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660036177033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660036177033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660036177033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1660036177033 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1660036177703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1660036178345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660036178345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  9 17:09:38 2022 " "Processing started: Tue Aug  9 17:09:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660036178345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1660036178345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cy_lvdslcd -c cy_lvdslcd " "Command: quartus_sta cy_lvdslcd -c cy_lvdslcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1660036178346 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1660036178378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1660036178446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1660036178446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036178513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036178513 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cy_lvdslcd.sdc " "Synopsys Design Constraints File file not found: 'cy_lvdslcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1660036178671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036178672 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_in clk_in " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_in clk_in" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1660036178673 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{lcdpll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 7 -duty_cycle 50.00 -name \{lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{lcdpll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 7 -duty_cycle 50.00 -name \{lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1660036178673 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} " "create_generated_clock -source \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1660036178673 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase 90.00 -duty_cycle 50.00 -name \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} " "create_generated_clock -source \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase 90.00 -duty_cycle 50.00 -name \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1660036178673 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]\} \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]\} " "create_generated_clock -source \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]\} \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1660036178673 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase 12.86 -duty_cycle 50.00 -name \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]\} \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]\} " "create_generated_clock -source \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase 12.86 -duty_cycle 50.00 -name \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]\} \{tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1660036178673 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1660036178673 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036178674 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1660036178674 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1660036178675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1660036178676 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1660036178676 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1660036178680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.146 " "Worst-case setup slack is 2.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.146               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    2.146               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.719               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    4.719               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.017               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]  " "   23.017               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.043               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.043               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.203               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]  " "   56.203               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036178692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.464 " "Worst-case hold slack is 0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]  " "    0.464               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]  " "    0.465               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.501               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.501               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.735               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036178696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1660036178697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1660036178698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.800 " "Worst-case minimum pulse width slack is 3.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.800               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    3.800               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.802               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    3.802               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858               0.000 clk_in  " "    9.858               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.000               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.000               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.290               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]  " "   28.290               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.290               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]  " "   28.290               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036178699 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1660036178727 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1660036178746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1660036178936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1660036178974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.268 " "Worst-case setup slack is 2.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.268               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    2.268               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.977               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    4.977               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.271               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]  " "   23.271               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.329               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.329               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.301               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]  " "   56.301               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036178987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.416 " "Worst-case hold slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]  " "    0.416               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]  " "    0.417               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.470               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.471               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.684               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036178990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1660036178993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1660036178995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.796 " "Worst-case minimum pulse width slack is 3.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.796               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    3.796               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.799               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    3.799               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.855               0.000 clk_in  " "    9.855               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.001               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.001               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.287               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]  " "   28.287               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.289               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]  " "   28.289               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036178997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036178997 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1660036179042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1660036179135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.136 " "Worst-case setup slack is 3.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.136               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    3.136               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.639               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    6.639               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.845               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]  " "   24.845               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.658               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.658               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.733               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]  " "   56.733               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036179140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]  " "    0.193               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.194               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.194               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]  " "    0.194               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.293               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036179144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1660036179147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1660036179150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.879 " "Worst-case minimum pulse width slack is 3.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.879               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    3.879               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.879               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    3.879               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423               0.000 clk_in  " "    9.423               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.083               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.083               0.000 lcdpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.327               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\]  " "   28.327               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.369               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\]  " "   28.369               0.000 tx_auo\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1660036179153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1660036179153 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1660036179519 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1660036179520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660036179564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  9 17:09:39 2022 " "Processing ended: Tue Aug  9 17:09:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660036179564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660036179564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660036179564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1660036179564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1660036180909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660036180909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  9 17:09:40 2022 " "Processing started: Tue Aug  9 17:09:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660036180909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1660036180909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cy_lvdslcd -c cy_lvdslcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cy_lvdslcd -c cy_lvdslcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1660036180909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1660036181124 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1660036181156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cy_lvdslcd.vo /home/jlywxy/project/cy_lvdslcd/simulation/modelsim/ simulation " "Generated file cy_lvdslcd.vo in folder \"/home/jlywxy/project/cy_lvdslcd/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1660036181173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660036181186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  9 17:09:41 2022 " "Processing ended: Tue Aug  9 17:09:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660036181186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660036181186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660036181186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1660036181186 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1660036181936 ""}
