<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i915_guc_reg.h source code [linux/drivers/gpu/drm/i915/i915_guc_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux/drivers/gpu/drm/i915/i915_guc_reg.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux</a>/<a href='../../..'>drivers</a>/<a href='../..'>gpu</a>/<a href='..'>drm</a>/<a href='./'>i915</a>/<a href='i915_guc_reg.h.html'>i915_guc_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright Â© 2014 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="5">5</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="6">6</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="7">7</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="8">8</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="9">9</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="12">12</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="17">17</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="18">18</th><td><i> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</i></td></tr>
<tr><th id="19">19</th><td><i> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</i></td></tr>
<tr><th id="20">20</th><td><i> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS</i></td></tr>
<tr><th id="21">21</th><td><i> * IN THE SOFTWARE.</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> */</i></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/_I915_GUC_REG_H_">_I915_GUC_REG_H_</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/_I915_GUC_REG_H_" data-ref="_M/_I915_GUC_REG_H_">_I915_GUC_REG_H_</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>/* Definitions of GuC H/W registers, bits, etc */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/GUC_STATUS" data-ref="_M/GUC_STATUS">GUC_STATUS</dfn>			_MMIO(0xc000)</u></td></tr>
<tr><th id="30">30</th><td><u>#define   <dfn class="macro" id="_M/GS_RESET_SHIFT" data-ref="_M/GS_RESET_SHIFT">GS_RESET_SHIFT</dfn>		0</u></td></tr>
<tr><th id="31">31</th><td><u>#define   <dfn class="macro" id="_M/GS_MIA_IN_RESET" data-ref="_M/GS_MIA_IN_RESET">GS_MIA_IN_RESET</dfn>		  (0x01 &lt;&lt; GS_RESET_SHIFT)</u></td></tr>
<tr><th id="32">32</th><td><u>#define   <dfn class="macro" id="_M/GS_BOOTROM_SHIFT" data-ref="_M/GS_BOOTROM_SHIFT">GS_BOOTROM_SHIFT</dfn>		1</u></td></tr>
<tr><th id="33">33</th><td><u>#define   <dfn class="macro" id="_M/GS_BOOTROM_MASK" data-ref="_M/GS_BOOTROM_MASK">GS_BOOTROM_MASK</dfn>		  (0x7F &lt;&lt; GS_BOOTROM_SHIFT)</u></td></tr>
<tr><th id="34">34</th><td><u>#define   <dfn class="macro" id="_M/GS_BOOTROM_RSA_FAILED" data-ref="_M/GS_BOOTROM_RSA_FAILED">GS_BOOTROM_RSA_FAILED</dfn>		  (0x50 &lt;&lt; GS_BOOTROM_SHIFT)</u></td></tr>
<tr><th id="35">35</th><td><u>#define   <dfn class="macro" id="_M/GS_BOOTROM_JUMP_PASSED" data-ref="_M/GS_BOOTROM_JUMP_PASSED">GS_BOOTROM_JUMP_PASSED</dfn>	  (0x76 &lt;&lt; GS_BOOTROM_SHIFT)</u></td></tr>
<tr><th id="36">36</th><td><u>#define   <dfn class="macro" id="_M/GS_UKERNEL_SHIFT" data-ref="_M/GS_UKERNEL_SHIFT">GS_UKERNEL_SHIFT</dfn>		8</u></td></tr>
<tr><th id="37">37</th><td><u>#define   <dfn class="macro" id="_M/GS_UKERNEL_MASK" data-ref="_M/GS_UKERNEL_MASK">GS_UKERNEL_MASK</dfn>		  (0xFF &lt;&lt; GS_UKERNEL_SHIFT)</u></td></tr>
<tr><th id="38">38</th><td><u>#define   <dfn class="macro" id="_M/GS_UKERNEL_LAPIC_DONE" data-ref="_M/GS_UKERNEL_LAPIC_DONE">GS_UKERNEL_LAPIC_DONE</dfn>		  (0x30 &lt;&lt; GS_UKERNEL_SHIFT)</u></td></tr>
<tr><th id="39">39</th><td><u>#define   <dfn class="macro" id="_M/GS_UKERNEL_DPC_ERROR" data-ref="_M/GS_UKERNEL_DPC_ERROR">GS_UKERNEL_DPC_ERROR</dfn>		  (0x60 &lt;&lt; GS_UKERNEL_SHIFT)</u></td></tr>
<tr><th id="40">40</th><td><u>#define   <dfn class="macro" id="_M/GS_UKERNEL_READY" data-ref="_M/GS_UKERNEL_READY">GS_UKERNEL_READY</dfn>		  (0xF0 &lt;&lt; GS_UKERNEL_SHIFT)</u></td></tr>
<tr><th id="41">41</th><td><u>#define   <dfn class="macro" id="_M/GS_MIA_SHIFT" data-ref="_M/GS_MIA_SHIFT">GS_MIA_SHIFT</dfn>			16</u></td></tr>
<tr><th id="42">42</th><td><u>#define   <dfn class="macro" id="_M/GS_MIA_MASK" data-ref="_M/GS_MIA_MASK">GS_MIA_MASK</dfn>			  (0x07 &lt;&lt; GS_MIA_SHIFT)</u></td></tr>
<tr><th id="43">43</th><td><u>#define   <dfn class="macro" id="_M/GS_MIA_CORE_STATE" data-ref="_M/GS_MIA_CORE_STATE">GS_MIA_CORE_STATE</dfn>		  (0x01 &lt;&lt; GS_MIA_SHIFT)</u></td></tr>
<tr><th id="44">44</th><td><u>#define   <dfn class="macro" id="_M/GS_MIA_HALT_REQUESTED" data-ref="_M/GS_MIA_HALT_REQUESTED">GS_MIA_HALT_REQUESTED</dfn>		  (0x02 &lt;&lt; GS_MIA_SHIFT)</u></td></tr>
<tr><th id="45">45</th><td><u>#define   <dfn class="macro" id="_M/GS_MIA_ISR_ENTRY" data-ref="_M/GS_MIA_ISR_ENTRY">GS_MIA_ISR_ENTRY</dfn>		  (0x04 &lt;&lt; GS_MIA_SHIFT)</u></td></tr>
<tr><th id="46">46</th><td><u>#define   <dfn class="macro" id="_M/GS_AUTH_STATUS_SHIFT" data-ref="_M/GS_AUTH_STATUS_SHIFT">GS_AUTH_STATUS_SHIFT</dfn>		30</u></td></tr>
<tr><th id="47">47</th><td><u>#define   <dfn class="macro" id="_M/GS_AUTH_STATUS_MASK" data-ref="_M/GS_AUTH_STATUS_MASK">GS_AUTH_STATUS_MASK</dfn>		  (0x03 &lt;&lt; GS_AUTH_STATUS_SHIFT)</u></td></tr>
<tr><th id="48">48</th><td><u>#define   <dfn class="macro" id="_M/GS_AUTH_STATUS_BAD" data-ref="_M/GS_AUTH_STATUS_BAD">GS_AUTH_STATUS_BAD</dfn>		  (0x01 &lt;&lt; GS_AUTH_STATUS_SHIFT)</u></td></tr>
<tr><th id="49">49</th><td><u>#define   <dfn class="macro" id="_M/GS_AUTH_STATUS_GOOD" data-ref="_M/GS_AUTH_STATUS_GOOD">GS_AUTH_STATUS_GOOD</dfn>		  (0x02 &lt;&lt; GS_AUTH_STATUS_SHIFT)</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/SOFT_SCRATCH" data-ref="_M/SOFT_SCRATCH">SOFT_SCRATCH</dfn>(n)			_MMIO(0xc180 + (n) * 4)</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/SOFT_SCRATCH_COUNT" data-ref="_M/SOFT_SCRATCH_COUNT">SOFT_SCRATCH_COUNT</dfn>		16</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/UOS_RSA_SCRATCH" data-ref="_M/UOS_RSA_SCRATCH">UOS_RSA_SCRATCH</dfn>(i)		_MMIO(0xc200 + (i) * 4)</u></td></tr>
<tr><th id="55">55</th><td><u>#define   <dfn class="macro" id="_M/UOS_RSA_SCRATCH_MAX_COUNT" data-ref="_M/UOS_RSA_SCRATCH_MAX_COUNT">UOS_RSA_SCRATCH_MAX_COUNT</dfn>	  64</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_0_LOW" data-ref="_M/DMA_ADDR_0_LOW">DMA_ADDR_0_LOW</dfn>			_MMIO(0xc300)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_0_HIGH" data-ref="_M/DMA_ADDR_0_HIGH">DMA_ADDR_0_HIGH</dfn>			_MMIO(0xc304)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_1_LOW" data-ref="_M/DMA_ADDR_1_LOW">DMA_ADDR_1_LOW</dfn>			_MMIO(0xc308)</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_1_HIGH" data-ref="_M/DMA_ADDR_1_HIGH">DMA_ADDR_1_HIGH</dfn>			_MMIO(0xc30c)</u></td></tr>
<tr><th id="60">60</th><td><u>#define   <dfn class="macro" id="_M/DMA_ADDRESS_SPACE_WOPCM" data-ref="_M/DMA_ADDRESS_SPACE_WOPCM">DMA_ADDRESS_SPACE_WOPCM</dfn>	  (7 &lt;&lt; 16)</u></td></tr>
<tr><th id="61">61</th><td><u>#define   <dfn class="macro" id="_M/DMA_ADDRESS_SPACE_GTT" data-ref="_M/DMA_ADDRESS_SPACE_GTT">DMA_ADDRESS_SPACE_GTT</dfn>		  (8 &lt;&lt; 16)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/DMA_COPY_SIZE" data-ref="_M/DMA_COPY_SIZE">DMA_COPY_SIZE</dfn>			_MMIO(0xc310)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/DMA_CTRL" data-ref="_M/DMA_CTRL">DMA_CTRL</dfn>			_MMIO(0xc314)</u></td></tr>
<tr><th id="64">64</th><td><u>#define   <dfn class="macro" id="_M/HUC_UKERNEL" data-ref="_M/HUC_UKERNEL">HUC_UKERNEL</dfn>			  (1&lt;&lt;9)</u></td></tr>
<tr><th id="65">65</th><td><u>#define   <dfn class="macro" id="_M/UOS_MOVE" data-ref="_M/UOS_MOVE">UOS_MOVE</dfn>			  (1&lt;&lt;4)</u></td></tr>
<tr><th id="66">66</th><td><u>#define   <dfn class="macro" id="_M/START_DMA" data-ref="_M/START_DMA">START_DMA</dfn>			  (1&lt;&lt;0)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/DMA_GUC_WOPCM_OFFSET" data-ref="_M/DMA_GUC_WOPCM_OFFSET">DMA_GUC_WOPCM_OFFSET</dfn>		_MMIO(0xc340)</u></td></tr>
<tr><th id="68">68</th><td><u>#define   <dfn class="macro" id="_M/HUC_LOADING_AGENT_VCR" data-ref="_M/HUC_LOADING_AGENT_VCR">HUC_LOADING_AGENT_VCR</dfn>		  (0&lt;&lt;1)</u></td></tr>
<tr><th id="69">69</th><td><u>#define   <dfn class="macro" id="_M/HUC_LOADING_AGENT_GUC" data-ref="_M/HUC_LOADING_AGENT_GUC">HUC_LOADING_AGENT_GUC</dfn>		  (1&lt;&lt;1)</u></td></tr>
<tr><th id="70">70</th><td><u>#define   <dfn class="macro" id="_M/GUC_WOPCM_OFFSET_VALUE" data-ref="_M/GUC_WOPCM_OFFSET_VALUE">GUC_WOPCM_OFFSET_VALUE</dfn>	  0x80000	/* 512KB */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/GUC_MAX_IDLE_COUNT" data-ref="_M/GUC_MAX_IDLE_COUNT">GUC_MAX_IDLE_COUNT</dfn>		_MMIO(0xC3E4)</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/HUC_STATUS2" data-ref="_M/HUC_STATUS2">HUC_STATUS2</dfn>             _MMIO(0xD3B0)</u></td></tr>
<tr><th id="74">74</th><td><u>#define   <dfn class="macro" id="_M/HUC_FW_VERIFIED" data-ref="_M/HUC_FW_VERIFIED">HUC_FW_VERIFIED</dfn>       (1&lt;&lt;7)</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/* Defines WOPCM space available to GuC firmware */</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/GUC_WOPCM_SIZE" data-ref="_M/GUC_WOPCM_SIZE">GUC_WOPCM_SIZE</dfn>			_MMIO(0xc050)</u></td></tr>
<tr><th id="78">78</th><td><i>/* GuC addresses below GUC_WOPCM_TOP don't map through the GTT */</i></td></tr>
<tr><th id="79">79</th><td><u>#define   <dfn class="macro" id="_M/GUC_WOPCM_TOP" data-ref="_M/GUC_WOPCM_TOP">GUC_WOPCM_TOP</dfn>			  (0x80 &lt;&lt; 12)	/* 512KB */</u></td></tr>
<tr><th id="80">80</th><td><u>#define   <dfn class="macro" id="_M/BXT_GUC_WOPCM_RC6_RESERVED" data-ref="_M/BXT_GUC_WOPCM_RC6_RESERVED">BXT_GUC_WOPCM_RC6_RESERVED</dfn>	  (0x10 &lt;&lt; 12)	/* 64KB  */</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/* GuC addresses above GUC_GGTT_TOP also don't map through the GTT */</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/GUC_GGTT_TOP" data-ref="_M/GUC_GGTT_TOP">GUC_GGTT_TOP</dfn>			0xFEE00000</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/GEN8_GT_PM_CONFIG" data-ref="_M/GEN8_GT_PM_CONFIG">GEN8_GT_PM_CONFIG</dfn>		_MMIO(0x138140)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/GEN9LP_GT_PM_CONFIG" data-ref="_M/GEN9LP_GT_PM_CONFIG">GEN9LP_GT_PM_CONFIG</dfn>		_MMIO(0x138140)</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/GEN9_GT_PM_CONFIG" data-ref="_M/GEN9_GT_PM_CONFIG">GEN9_GT_PM_CONFIG</dfn>		_MMIO(0x13816c)</u></td></tr>
<tr><th id="88">88</th><td><u>#define   <dfn class="macro" id="_M/GT_DOORBELL_ENABLE" data-ref="_M/GT_DOORBELL_ENABLE">GT_DOORBELL_ENABLE</dfn>		  (1&lt;&lt;0)</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/GEN8_GTCR" data-ref="_M/GEN8_GTCR">GEN8_GTCR</dfn>			_MMIO(0x4274)</u></td></tr>
<tr><th id="91">91</th><td><u>#define   <dfn class="macro" id="_M/GEN8_GTCR_INVALIDATE" data-ref="_M/GEN8_GTCR_INVALIDATE">GEN8_GTCR_INVALIDATE</dfn>		  (1&lt;&lt;0)</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/GUC_ARAT_C6DIS" data-ref="_M/GUC_ARAT_C6DIS">GUC_ARAT_C6DIS</dfn>			_MMIO(0xA178)</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/GUC_SHIM_CONTROL" data-ref="_M/GUC_SHIM_CONTROL">GUC_SHIM_CONTROL</dfn>		_MMIO(0xc064)</u></td></tr>
<tr><th id="96">96</th><td><u>#define   <dfn class="macro" id="_M/GUC_DISABLE_SRAM_INIT_TO_ZEROES" data-ref="_M/GUC_DISABLE_SRAM_INIT_TO_ZEROES">GUC_DISABLE_SRAM_INIT_TO_ZEROES</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="97">97</th><td><u>#define   <dfn class="macro" id="_M/GUC_ENABLE_READ_CACHE_LOGIC" data-ref="_M/GUC_ENABLE_READ_CACHE_LOGIC">GUC_ENABLE_READ_CACHE_LOGIC</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="98">98</th><td><u>#define   <dfn class="macro" id="_M/GUC_ENABLE_MIA_CACHING" data-ref="_M/GUC_ENABLE_MIA_CACHING">GUC_ENABLE_MIA_CACHING</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="99">99</th><td><u>#define   <dfn class="macro" id="_M/GUC_GEN10_MSGCH_ENABLE" data-ref="_M/GUC_GEN10_MSGCH_ENABLE">GUC_GEN10_MSGCH_ENABLE</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="100">100</th><td><u>#define   <dfn class="macro" id="_M/GUC_ENABLE_READ_CACHE_FOR_SRAM_DATA" data-ref="_M/GUC_ENABLE_READ_CACHE_FOR_SRAM_DATA">GUC_ENABLE_READ_CACHE_FOR_SRAM_DATA</dfn>	(1&lt;&lt;9)</u></td></tr>
<tr><th id="101">101</th><td><u>#define   <dfn class="macro" id="_M/GUC_ENABLE_READ_CACHE_FOR_WOPCM_DATA" data-ref="_M/GUC_ENABLE_READ_CACHE_FOR_WOPCM_DATA">GUC_ENABLE_READ_CACHE_FOR_WOPCM_DATA</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="102">102</th><td><u>#define   <dfn class="macro" id="_M/GUC_ENABLE_MIA_CLOCK_GATING" data-ref="_M/GUC_ENABLE_MIA_CLOCK_GATING">GUC_ENABLE_MIA_CLOCK_GATING</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="103">103</th><td><u>#define   <dfn class="macro" id="_M/GUC_GEN10_SHIM_WC_ENABLE" data-ref="_M/GUC_GEN10_SHIM_WC_ENABLE">GUC_GEN10_SHIM_WC_ENABLE</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/GUC_SHIM_CONTROL_VALUE" data-ref="_M/GUC_SHIM_CONTROL_VALUE">GUC_SHIM_CONTROL_VALUE</dfn>	(GUC_DISABLE_SRAM_INIT_TO_ZEROES	| \</u></td></tr>
<tr><th id="106">106</th><td><u>				 GUC_ENABLE_READ_CACHE_LOGIC		| \</u></td></tr>
<tr><th id="107">107</th><td><u>				 GUC_ENABLE_MIA_CACHING			| \</u></td></tr>
<tr><th id="108">108</th><td><u>				 GUC_ENABLE_READ_CACHE_FOR_SRAM_DATA	| \</u></td></tr>
<tr><th id="109">109</th><td><u>				 GUC_ENABLE_READ_CACHE_FOR_WOPCM_DATA	| \</u></td></tr>
<tr><th id="110">110</th><td><u>				 GUC_ENABLE_MIA_CLOCK_GATING)</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/GUC_SEND_INTERRUPT" data-ref="_M/GUC_SEND_INTERRUPT">GUC_SEND_INTERRUPT</dfn>		_MMIO(0xc4c8)</u></td></tr>
<tr><th id="113">113</th><td><u>#define   <dfn class="macro" id="_M/GUC_SEND_TRIGGER" data-ref="_M/GUC_SEND_TRIGGER">GUC_SEND_TRIGGER</dfn>		  (1&lt;&lt;0)</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/GEN8_DRBREGL" data-ref="_M/GEN8_DRBREGL">GEN8_DRBREGL</dfn>(x)			_MMIO(0x1000 + (x) * 8)</u></td></tr>
<tr><th id="116">116</th><td><u>#define   <dfn class="macro" id="_M/GEN8_DRB_VALID" data-ref="_M/GEN8_DRB_VALID">GEN8_DRB_VALID</dfn>		  (1&lt;&lt;0)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/GEN8_DRBREGU" data-ref="_M/GEN8_DRBREGU">GEN8_DRBREGU</dfn>(x)			_MMIO(0x1000 + (x) * 8 + 4)</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/DE_GUCRMR" data-ref="_M/DE_GUCRMR">DE_GUCRMR</dfn>			_MMIO(0x44054)</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/GUC_BCS_RCS_IER" data-ref="_M/GUC_BCS_RCS_IER">GUC_BCS_RCS_IER</dfn>			_MMIO(0xC550)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/GUC_VCS2_VCS1_IER" data-ref="_M/GUC_VCS2_VCS1_IER">GUC_VCS2_VCS1_IER</dfn>		_MMIO(0xC554)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/GUC_WD_VECS_IER" data-ref="_M/GUC_WD_VECS_IER">GUC_WD_VECS_IER</dfn>			_MMIO(0xC558)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/GUC_PM_P24C_IER" data-ref="_M/GUC_PM_P24C_IER">GUC_PM_P24C_IER</dfn>			_MMIO(0xC55C)</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#<span data-ppcond="24">endif</span></u></td></tr>
<tr><th id="127">127</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dvo_ch7017.c.html'>linux/drivers/gpu/drm/i915/dvo_ch7017.c</a><br/>Generated on <em>2019-Oct-10</em> from project linux revision <em>4.15.10</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
