[03/26 01:58:00      0s] 
[03/26 01:58:00      0s] Cadence Innovus(TM) Implementation System.
[03/26 01:58:00      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/26 01:58:00      0s] 
[03/26 01:58:00      0s] Version:	v23.13-s082_1, built Wed Nov 13 13:42:48 PST 2024
[03/26 01:58:00      0s] Options:	
[03/26 01:58:00      0s] Date:		Wed Mar 26 01:58:00 2025
[03/26 01:58:00      0s] Host:		cadencea16 (x86_64 w/Linux 4.18.0-305.el8.x86_64) (16cores*24cpus*12th Gen Intel(R) Core(TM) i9-12900K 30720KB)
[03/26 01:58:00      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[03/26 01:58:00      0s] 
[03/26 01:58:00      0s] License:
[03/26 01:58:00      0s] 		[01:58:00.447857] Configured Lic search path (23.02-s006): 5280@172.16.201.225

[03/26 01:58:00      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[03/26 01:58:00      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/26 01:58:09      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.13-s082_1 (64bit) 11/13/2024 13:42 (Linux 3.10.0-693.el7.x86_64)
[03/26 01:58:11     10s] @(#)CDS: NanoRoute 23.13-s082_1 NR241029-2256/23_13-UB (database version 18.20.652) {superthreading v2.20}
[03/26 01:58:11     10s] @(#)CDS: AAE 23.13-s019 (64bit) 11/13/2024 (Linux 3.10.0-693.el7.x86_64)
[03/26 01:58:11     10s] @(#)CDS: CTE 23.13-s028_1 () Nov 11 2024 03:58:52 ( )
[03/26 01:58:11     10s] @(#)CDS: SYNTECH 23.13-s009_1 () Oct 30 2024 09:17:13 ( )
[03/26 01:58:11     10s] @(#)CDS: CPE v23.13-s062
[03/26 01:58:11     10s] @(#)CDS: IQuantus/TQuantus 23.1.1-s235 (64bit) Fri Sep 27 22:21:33 PDT 2024 (Linux 3.10.0-693.el7.x86_64)
[03/26 01:58:11     10s] @(#)CDS: OA 22.61-p018 Fri Oct 18 10:45:49 2024
[03/26 01:58:11     10s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[03/26 01:58:11     10s] @(#)CDS: RCDB 11.15.0
[03/26 01:58:11     10s] @(#)CDS: STYLUS 23.14-s002_1 (09/11/2024 13:54 PDT)
[03/26 01:58:11     10s] @(#)CDS: IntegrityPlanner-23.13-16927 (23.13) (2024-10-14 10:21:59+0800)
[03/26 01:58:11     10s] @(#)CDS: SYNTHESIS_ENGINE 23.13-s072
[03/26 01:58:11     10s] Create and set the environment variable TMPDIR to /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_45693_dced9f5d-d8b5-4920-aef9-433186cc9caf_cadencea16_dcmosimt2022552_o7QeAH.

[03/26 01:58:11     10s] Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
[03/26 01:58:12     11s] Info: Process UID = 45693 / dced9f5d-d8b5-4920-aef9-433186cc9caf / g1Unb62pVQ
[03/26 01:58:12     11s] 
[03/26 01:58:12     11s] **INFO:  MMMC transition support version v31-84 
[03/26 01:58:12     11s] 
[03/26 01:58:12     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/26 01:58:12     11s] <CMD> suppressMessage ENCEXT-2799
[03/26 01:58:12     11s] <CMD> getVersion
[03/26 01:58:12     11s] [INFO] Loading PVS 21.12 fill procedures
[03/26 01:58:12     11s] <CMD> win
[03/26 02:14:23    206s] <CMD> save_global adder.globals
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "_timing_budget_latch_adjust_delta_threshold" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global '_timing_disable_backward_compatible_through_exception_mode' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "_timing_disk_caching_use_el_aware_phase_data_in_reporting" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "_timing_enable_backward_compatible_disable_check_default_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "_timing_extract_model_enable_compaction" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (GLOBAL-101):	Global '_timing_report_allow_tracing_through_trigger_arcs' will become obsolete. Please use 'timing_report_paths_through_sequential_arcs' instead
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "lib_build_timing_cond_default_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_min_stage_count_hold" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_min_stage_count_setup" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_aocv_slack_threshold' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_clock_loop_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_clock_source_data_sense_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_comb_path_delay_path_group_mode' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_cppr_tag_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_d2d_active_mode' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_d2d_efficiency_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_hierarchical_delay_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_ilm_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_loop_mode' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_path_group_mode' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_path_group_through_mode' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_socv_save_restore_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_tw_cppr_clock_filter_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_unconstrained_update' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_disable_clock_phases_tw_merging' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_disable_default_arc' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_disable_invalid_clock_check" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_dynamic_loop_breaking" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_bfs_endtag_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_branch_pin_cppr_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[03/26 02:14:23    206s] **WARN: (EMS-27):	Message (IMPUDM-33) has exceeded the current message display limit of 20.
[03/26 02:14:23    206s] To increase the message display limit, refer to the product command reference manual.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_disable_timing_mode' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_genclk_edge_based_source_latency' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_loop_handling' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_tw_mode' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mt_mode' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_setup_hold_exception' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_setup_hold_sfp_exception' has become obsolete. It will be removed in the next release.
[03/26 02:14:23    206s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_si_clock_group_mode' has become obsolete. It will be removed in the next release.
[03/26 02:14:38    207s] <CMD> set init_gnd_net VSS
[03/26 02:14:38    207s] <CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
[03/26 02:14:38    207s] <CMD> set init_design_settop 0
[03/26 02:14:38    207s] <CMD> set init_verilog ../synthesis/reports/hdl_synthesis.v
[03/26 02:14:38    207s] <CMD> set init_mmmc_file adder.view
[03/26 02:14:38    207s] <CMD> set init_pwr_net VDD
[03/26 02:14:38    207s] <CMD> init_design
[03/26 02:14:38    207s] #% Begin Load MMMC data ... (date=03/26 02:14:38, mem=1917.3M)
[03/26 02:14:38    207s] #% End Load MMMC data ... (date=03/26 02:14:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1918.4M, current mem=1918.4M)
[03/26 02:14:38    207s] 
[03/26 02:14:38    207s] Loading LEF file ../lef/gsclib045_tech.lef ...
[03/26 02:14:38    207s] Set DBUPerIGU to M2 pitch 400.
[03/26 02:14:38    207s] 
[03/26 02:14:38    207s] Loading LEF file ../lef/gsclib045_macro.lef ...
[03/26 02:14:38    207s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/26 02:14:38    207s] Type 'man IMPLF-200' for more detail.
[03/26 02:14:38    207s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[03/26 02:14:38    207s] Loading view definition file from adder.view
[03/26 02:14:38    207s] Reading slow timing library '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
[03/26 02:14:38    207s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
[03/26 02:14:38    207s] Read 480 cells in library 'slow_vdd1v0' 
[03/26 02:14:38    207s] Reading fast timing library '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
[03/26 02:14:38    208s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
[03/26 02:14:39    208s] Read 480 cells in library 'fast_vdd1v0' 
[03/26 02:14:39    208s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=2007.4M, current mem=1940.8M)
[03/26 02:14:39    208s] *** End library_loading (cpu=0.01min, real=0.02min, mem=44.5M, fe_cpu=3.47min, fe_real=16.65min, fe_mem=1833.5M) ***
[03/26 02:14:39    208s] #% Begin Load netlist data ... (date=03/26 02:14:39, mem=1940.8M)
[03/26 02:14:39    208s] *** Begin netlist parsing (mem=1833.5M) ***
[03/26 02:14:39    208s] Created 480 new cells from 2 timing libraries.
[03/26 02:14:39    208s] Reading netlist ...
[03/26 02:14:39    208s] Backslashed names will retain backslash and a trailing blank character.
[03/26 02:14:39    208s] Reading verilog netlist '../synthesis/reports/hdl_synthesis.v'
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] *** Memory Usage v#2 (Current mem = 1833.523M, initial mem = 839.484M) ***
[03/26 02:14:39    208s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1833.5M) ***
[03/26 02:14:39    208s] #% End Load netlist data ... (date=03/26 02:14:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1955.4M, current mem=1955.4M)
[03/26 02:14:39    208s] Top level cell is adder.
[03/26 02:14:39    208s] Hooked 960 DB cells to tlib cells.
[03/26 02:14:39    208s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1974.6M, current mem=1974.6M)
[03/26 02:14:39    208s] Starting recursive module instantiation check.
[03/26 02:14:39    208s] No recursion found.
[03/26 02:14:39    208s] Building hierarchical netlist for Cell adder ...
[03/26 02:14:39    208s] ***** UseNewTieNetMode *****.
[03/26 02:14:39    208s] *** Netlist is unique.
[03/26 02:14:39    208s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[03/26 02:14:39    208s] ** info: there are 1055 modules.
[03/26 02:14:39    208s] ** info: there are 34 stdCell insts.
[03/26 02:14:39    208s] ** info: there are 34 stdCell insts with at least one signal pin.
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] *** Memory Usage v#2 (Current mem = 1896.938M, initial mem = 839.484M) ***
[03/26 02:14:39    208s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/26 02:14:39    208s] Type 'man IMPFP-3961' for more detail.
[03/26 02:14:39    208s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/26 02:14:39    208s] Type 'man IMPFP-3961' for more detail.
[03/26 02:14:39    208s] Start create_tracks
[03/26 02:14:39    208s] Extraction setup Started for TopCell adder 
[03/26 02:14:39    208s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/26 02:14:39    208s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[03/26 02:14:39    208s] Type 'man IMPEXT-6202' for more detail.
[03/26 02:14:39    208s] Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[03/26 02:14:39    208s] Cap table was created using Encounter 10.10-b056_1.
[03/26 02:14:39    208s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[03/26 02:14:39    208s] Set Shrink Factor to 0.90000
[03/26 02:14:39    208s] Importing multi-corner RC tables ... 
[03/26 02:14:39    208s] Summary of Active RC-Corners : 
[03/26 02:14:39    208s]  
[03/26 02:14:39    208s]  Analysis View: setup
[03/26 02:14:39    208s]     RC-Corner Name        : rc_corner
[03/26 02:14:39    208s]     RC-Corner Index       : 0
[03/26 02:14:39    208s]     RC-Corner Temperature : 25 Celsius
[03/26 02:14:39    208s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[03/26 02:14:39    208s]     RC-Corner PreRoute Res Factor         : 1
[03/26 02:14:39    208s]     RC-Corner PreRoute Cap Factor         : 1
[03/26 02:14:39    208s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/26 02:14:39    208s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/26 02:14:39    208s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/26 02:14:39    208s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/26 02:14:39    208s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/26 02:14:39    208s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/26 02:14:39    208s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/26 02:14:39    208s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/26 02:14:39    208s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[03/26 02:14:39    208s]  
[03/26 02:14:39    208s]  Analysis View: hold
[03/26 02:14:39    208s]     RC-Corner Name        : rc_corner
[03/26 02:14:39    208s]     RC-Corner Index       : 0
[03/26 02:14:39    208s]     RC-Corner Temperature : 25 Celsius
[03/26 02:14:39    208s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[03/26 02:14:39    208s]     RC-Corner PreRoute Res Factor         : 1
[03/26 02:14:39    208s]     RC-Corner PreRoute Cap Factor         : 1
[03/26 02:14:39    208s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/26 02:14:39    208s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/26 02:14:39    208s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/26 02:14:39    208s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/26 02:14:39    208s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/26 02:14:39    208s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/26 02:14:39    208s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/26 02:14:39    208s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/26 02:14:39    208s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[03/26 02:14:39    208s] eee: RC Grid memory allocated = 528 (2 X 2 X 11 X 12b)
[03/26 02:14:39    208s] Updating RC Grid density data for preRoute extraction ...
[03/26 02:14:39    208s] eee: pegSigSF=1.070000
[03/26 02:14:39    208s] Initializing multi-corner capacitance tables ... 
[03/26 02:14:39    208s] Initializing multi-corner resistance tables ...
[03/26 02:14:39    208s] Creating RPSQ from WeeR and WRes ...
[03/26 02:14:39    208s] eee: Grid unit RC data computation started
[03/26 02:14:39    208s] eee: Grid unit RC data computation completed
[03/26 02:14:39    208s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:14:39    208s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:14:39    208s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:14:39    208s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:14:39    208s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:14:39    208s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:14:39    208s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:14:39    208s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:14:39    208s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:14:39    208s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:14:39    208s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:14:39    208s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 02:14:39    208s] eee: LAM-FP: thresh=1 ; dimX=86.052632 ; dimY=81.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 02:14:39    208s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 02:14:39    208s] eee: NetCapCache creation started. (Current Mem: 2060.008M) 
[03/26 02:14:39    208s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2060.008M) 
[03/26 02:14:39    208s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(16.350000, 15.390000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (1 X 1)
[03/26 02:14:39    208s] eee: Metal Layers Info:
[03/26 02:14:39    208s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:14:39    208s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 02:14:39    208s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:14:39    208s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 02:14:39    208s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 02:14:39    208s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 02:14:39    208s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 02:14:39    208s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 02:14:39    208s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 02:14:39    208s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 02:14:39    208s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 02:14:39    208s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 02:14:39    208s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 02:14:39    208s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 02:14:39    208s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:14:39    208s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 02:14:39    208s] eee: +-----------------------NDR Info-----------------------+
[03/26 02:14:39    208s] eee: NDR Count = 2, Fake NDR = 0
[03/26 02:14:39    208s] eee: +----------------------------------------------------+
[03/26 02:14:39    208s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 02:14:39    208s] eee: +----------------------------------------------------+
[03/26 02:14:39    208s] eee: +----------------------------------------------------+
[03/26 02:14:39    208s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 02:14:39    208s] eee: +----------------------------------------------------+
[03/26 02:14:39    208s] *Info: initialize multi-corner CTS.
[03/26 02:14:39    208s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2252.7M, current mem=2015.5M)
[03/26 02:14:39    208s] Reading timing constraints file '../synthesis/counter_sdc.sdc' ...
[03/26 02:14:39    208s] Current (total cpu=0:03:29, real=0:16:39, peak res=2390.4M, current mem=2390.4M)
[03/26 02:14:39    208s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/counter_sdc.sdc, Line 9).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/counter_sdc.sdc, Line 10).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'counter' (File ../synthesis/counter_sdc.sdc, Line 13).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLCMD-917):	Cannot find 'designs' that match 'counter' (File ../synthesis/counter_sdc.sdc, Line 13).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst' (File ../synthesis/counter_sdc.sdc, Line 18).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst' (File ../synthesis/counter_sdc.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../synthesis/counter_sdc.sdc, Line 18).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../synthesis/counter_sdc.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[7]' (File ../synthesis/counter_sdc.sdc, Line 19).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[7]' (File ../synthesis/counter_sdc.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../synthesis/counter_sdc.sdc, Line 19).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../synthesis/counter_sdc.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[6]' (File ../synthesis/counter_sdc.sdc, Line 20).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[6]' (File ../synthesis/counter_sdc.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../synthesis/counter_sdc.sdc, Line 20).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../synthesis/counter_sdc.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[5]' (File ../synthesis/counter_sdc.sdc, Line 21).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[5]' (File ../synthesis/counter_sdc.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../synthesis/counter_sdc.sdc, Line 21).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../synthesis/counter_sdc.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[4]' (File ../synthesis/counter_sdc.sdc, Line 22).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[4]' (File ../synthesis/counter_sdc.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../synthesis/counter_sdc.sdc, Line 22).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../synthesis/counter_sdc.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[3]' (File ../synthesis/counter_sdc.sdc, Line 23).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[3]' (File ../synthesis/counter_sdc.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../synthesis/counter_sdc.sdc, Line 23).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../synthesis/counter_sdc.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[2]' (File ../synthesis/counter_sdc.sdc, Line 24).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[2]' (File ../synthesis/counter_sdc.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../synthesis/counter_sdc.sdc, Line 24).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../synthesis/counter_sdc.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[1]' (File ../synthesis/counter_sdc.sdc, Line 25).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[1]' (File ../synthesis/counter_sdc.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../synthesis/counter_sdc.sdc, Line 25).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../synthesis/counter_sdc.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[0]' (File ../synthesis/counter_sdc.sdc, Line 26).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[0]' (File ../synthesis/counter_sdc.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../synthesis/counter_sdc.sdc, Line 26).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../synthesis/counter_sdc.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst' (File ../synthesis/counter_sdc.sdc, Line 27).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst' (File ../synthesis/counter_sdc.sdc, Line 27).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match '' (File ../synthesis/counter_sdc.sdc, Line 27).

Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../synthesis/counter_sdc.sdc, Line 28).
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SE' (File ../synthesis/counter_sdc.sdc, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match '' (File ../synthesis/counter_sdc.sdc, Line 28).

INFO (CTE): Reading of timing constraints file ../synthesis/counter_sdc.sdc completed, with 22 Warnings and 23 Errors.
[03/26 02:14:39    208s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2404.6M, current mem=2404.6M)
[03/26 02:14:39    208s] Current (total cpu=0:03:29, real=0:16:39, peak res=2404.6M, current mem=2404.6M)
[03/26 02:14:39    208s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 02:14:39    208s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 02:14:39    208s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 02:14:39    208s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 02:14:39    208s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 02:14:39    208s] Summary for sequential cells identification: 
[03/26 02:14:39    208s]   Identified SBFF number: 104
[03/26 02:14:39    208s]   Identified MBFF number: 0
[03/26 02:14:39    208s]   Identified SB Latch number: 8
[03/26 02:14:39    208s]   Identified MB Latch number: 0
[03/26 02:14:39    208s]   Not identified SBFF number: 16
[03/26 02:14:39    208s]   Not identified MBFF number: 0
[03/26 02:14:39    208s]   Not identified SB Latch number: 8
[03/26 02:14:39    208s]   Not identified MB Latch number: 0
[03/26 02:14:39    208s]   Number of sequential cells which are not FFs: 16
[03/26 02:14:39    208s] Total number of combinational cells: 318
[03/26 02:14:39    208s] Total number of sequential cells: 152
[03/26 02:14:39    208s] Total number of tristate cells: 10
[03/26 02:14:39    208s] Total number of level shifter cells: 0
[03/26 02:14:39    208s] Total number of power gating cells: 0
[03/26 02:14:39    208s] Total number of isolation cells: 0
[03/26 02:14:39    208s] Total number of power switch cells: 0
[03/26 02:14:39    208s] Total number of pulse generator cells: 0
[03/26 02:14:39    208s] Total number of always on buffers: 0
[03/26 02:14:39    208s] Total number of retention cells: 0
[03/26 02:14:39    208s] Total number of physical cells: 0
[03/26 02:14:39    208s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[03/26 02:14:39    208s] Total number of usable buffers: 16
[03/26 02:14:39    208s] List of unusable buffers:
[03/26 02:14:39    208s] Total number of unusable buffers: 0
[03/26 02:14:39    208s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[03/26 02:14:39    208s] Total number of usable inverters: 19
[03/26 02:14:39    208s] List of unusable inverters:
[03/26 02:14:39    208s] Total number of unusable inverters: 0
[03/26 02:14:39    208s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[03/26 02:14:39    208s] Total number of identified usable delay cells: 8
[03/26 02:14:39    208s] List of identified unusable delay cells:
[03/26 02:14:39    208s] Total number of identified unusable delay cells: 0
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] TimeStamp Deleting Cell Server Begin ...
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] TimeStamp Deleting Cell Server End ...
[03/26 02:14:39    208s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2424.7M, current mem=2424.7M)
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 02:14:39    208s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 02:14:39    208s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 02:14:39    208s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 02:14:39    208s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 02:14:39    208s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 02:14:39    208s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 02:14:39    208s] Summary for sequential cells identification: 
[03/26 02:14:39    208s]   Identified SBFF number: 104
[03/26 02:14:39    208s]   Identified MBFF number: 0
[03/26 02:14:39    208s]   Identified SB Latch number: 8
[03/26 02:14:39    208s]   Identified MB Latch number: 0
[03/26 02:14:39    208s]   Not identified SBFF number: 16
[03/26 02:14:39    208s]   Not identified MBFF number: 0
[03/26 02:14:39    208s]   Not identified SB Latch number: 8
[03/26 02:14:39    208s]   Not identified MB Latch number: 0
[03/26 02:14:39    208s]   Number of sequential cells which are not FFs: 16
[03/26 02:14:39    208s]  Visiting view : setup
[03/26 02:14:39    208s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[03/26 02:14:39    208s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 02:14:39    208s]  Visiting view : hold
[03/26 02:14:39    208s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[03/26 02:14:39    208s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 02:14:39    208s] TLC MultiMap info (StdDelay):
[03/26 02:14:39    208s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[03/26 02:14:39    208s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[03/26 02:14:39    208s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[03/26 02:14:39    208s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[03/26 02:14:39    208s]  Setting StdDelay to: 36.8ps
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] TimeStamp Deleting Cell Server Begin ...
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] TimeStamp Deleting Cell Server End ...
[03/26 02:14:39    208s] 
[03/26 02:14:39    208s] *** Summary of all messages that are not suppressed in this session:
[03/26 02:14:39    208s] Severity  ID               Count  Summary                                  
[03/26 02:14:39    208s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/26 02:14:39    208s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/26 02:14:39    208s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[03/26 02:14:39    208s] WARNING   TCLCMD-513          21  The software could not find a matching o...
[03/26 02:14:39    208s] ERROR     TCLCMD-917          14  Cannot find '%s' that match '%s'         
[03/26 02:14:39    208s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[03/26 02:14:39    208s] ERROR     TCLNL-312            9  %s: Invalid list of pins: '%s'           
[03/26 02:14:39    208s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[03/26 02:14:39    208s] *** Message Summary: 29 warning(s), 23 error(s)
[03/26 02:14:39    208s] 
[03/26 02:14:54    209s] <CMD> getIoFlowFlag
[03/26 02:16:00    212s] <CMD> setIoFlowFlag 0
[03/26 02:16:00    212s] <CMD> floorPlan -site CoreSite -r 0.94128440367 0.699966 5 5 5 5
[03/26 02:16:00    212s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :5.13
[03/26 02:16:00    212s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :5.13
[03/26 02:16:00    212s] Adjusting core size to PlacementGrid : width :16.4 height : 15.39
[03/26 02:16:00    212s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/26 02:16:00    212s] Type 'man IMPFP-3961' for more detail.
[03/26 02:16:00    212s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/26 02:16:00    212s] Type 'man IMPFP-3961' for more detail.
[03/26 02:16:00    212s] Start create_tracks
[03/26 02:16:00    212s] <CMD> uiSetTool select
[03/26 02:16:00    212s] <CMD> getIoFlowFlag
[03/26 02:16:00    212s] <CMD> fit
[03/26 02:18:19    219s] <CMD> clearGlobalNets
[03/26 02:18:19    219s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[03/26 02:18:19    219s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[03/26 02:18:19    219s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
[03/26 02:18:19    219s] <CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
[03/26 02:18:31    219s] <CMD> clearGlobalNets
[03/26 02:18:31    219s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[03/26 02:18:31    219s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[03/26 02:18:31    219s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
[03/26 02:18:31    219s] <CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
[03/26 02:18:39    220s] <CMD> set sprCreateIeRingOffset 1.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeRingThreshold 1.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeRingLayers {}
[03/26 02:18:39    220s] <CMD> set sprCreateIeRingOffset 1.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeRingThreshold 1.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeRingLayers {}
[03/26 02:18:39    220s] <CMD> set sprCreateIeStripeWidth 10.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeStripeWidth 10.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeRingOffset 1.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeRingThreshold 1.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeRingLayers {}
[03/26 02:18:39    220s] <CMD> set sprCreateIeStripeWidth 10.0
[03/26 02:18:39    220s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/26 02:19:41    222s] 
[03/26 02:19:41    222s] viaInitial starts at Wed Mar 26 02:19:41 2025
viaInitial ends at Wed Mar 26 02:19:41 2025
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/26 02:20:32    224s] The ring targets are set to core/block ring wires.
[03/26 02:20:32    224s] addRing command will consider rows while creating rings.
[03/26 02:20:32    224s] addRing command will disallow rings to go over rows.
[03/26 02:20:32    224s] addRing command will ignore shorts while creating rings.
[03/26 02:20:32    224s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal9 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/26 02:20:32    224s] 
[03/26 02:20:32    224s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.7M)
[03/26 02:20:32    224s] Ring generation is complete.
[03/26 02:20:32    224s] vias are now being generated.
[03/26 02:20:32    224s] addRing created 8 wires.
[03/26 02:20:32    224s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[03/26 02:20:32    224s] +--------+----------------+----------------+
[03/26 02:20:32    224s] |  Layer |     Created    |     Deleted    |
[03/26 02:20:32    224s] +--------+----------------+----------------+
[03/26 02:20:32    224s] | Metal9 |        2       |       NA       |
[03/26 02:20:32    224s] |  Via9  |        4       |        0       |
[03/26 02:20:32    224s] | Metal10|        2       |       NA       |
[03/26 02:20:32    224s] |  Via10 |        8       |        0       |
[03/26 02:20:32    224s] | Metal11|        4       |       NA       |
[03/26 02:20:32    224s] +--------+----------------+----------------+
[03/26 02:20:36    224s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/26 02:20:36    224s] The ring targets are set to core/block ring wires.
[03/26 02:20:36    224s] addRing command will consider rows while creating rings.
[03/26 02:20:36    224s] addRing command will disallow rings to go over rows.
[03/26 02:20:36    224s] addRing command will ignore shorts while creating rings.
[03/26 02:20:36    224s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal9 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/26 02:20:36    224s] 
[03/26 02:20:36    224s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.7M)
[03/26 02:20:36    224s] Ring generation is complete.
[03/26 02:21:31    227s] <CMD> zoomOut
[03/26 02:21:37    227s] <CMD> zoomBox -57.80450 -23.27750 84.12900 48.67100
[03/26 02:21:37    227s] <CMD> zoomBox -47.19200 -17.99050 73.45200 43.16600
[03/26 02:21:38    227s] <CMD> zoomBox -38.17200 -13.49650 64.37650 38.48700
[03/26 02:21:39    227s] <CMD> zoomBox -30.50450 -9.67650 56.66200 34.50950
[03/26 02:21:40    227s] <CMD> zoomOut
[03/26 02:21:41    227s] <CMD> zoomBox -98.11750 -44.12150 124.15700 68.55300
[03/26 02:21:41    227s] <CMD> zoomBox -55.36200 -22.82100 81.14300 46.37550
[03/26 02:21:42    227s] <CMD> zoomBox -36.47900 -13.41350 62.14600 36.58100
[03/26 02:21:43    227s] <CMD> zoomBox -29.14900 -9.71300 54.68250 32.78250
[03/26 02:21:44    227s] <CMD> zoomBox -22.91900 -6.56750 48.33850 29.55400
[03/26 02:21:45    228s] <CMD> zoomBox -17.57200 -3.73300 42.99750 26.97050
[03/26 02:22:25    230s] <CMD> saveDesign adder_POWERRING
[03/26 02:22:25    230s] #% Begin save design ... (date=03/26 02:22:25, mem=2666.1M)
[03/26 02:22:25    230s] % Begin Save ccopt configuration ... (date=03/26 02:22:25, mem=2666.1M)
[03/26 02:22:26    230s] % End Save ccopt configuration ... (date=03/26 02:22:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=2667.6M, current mem=2667.6M)
[03/26 02:22:26    230s] % Begin Save netlist data ... (date=03/26 02:22:26, mem=2667.6M)
[03/26 02:22:26    230s] Writing Binary DB to adder_POWERRING.dat/adder.v.bin in single-threaded mode...
[03/26 02:22:26    230s] % End Save netlist data ... (date=03/26 02:22:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2667.7M, current mem=2667.7M)
[03/26 02:22:26    230s] Saving symbol-table file ...
[03/26 02:22:26    230s] Saving congestion map file adder_POWERRING.dat/adder.route.congmap.gz ...
[03/26 02:22:26    230s] % Begin Save AAE data ... (date=03/26 02:22:26, mem=2668.4M)
[03/26 02:22:26    230s] Saving AAE Data ...
[03/26 02:22:26    230s] % End Save AAE data ... (date=03/26 02:22:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2734.2M, current mem=2671.2M)
[03/26 02:22:26    230s] Saving preference file adder_POWERRING.dat/gui.pref.tcl ...
[03/26 02:22:26    230s] Saving mode setting ...
[03/26 02:22:26    230s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[03/26 02:22:26    230s] Saving global file ...
[03/26 02:22:26    230s] % Begin Save floorplan data ... (date=03/26 02:22:26, mem=2676.9M)
[03/26 02:22:26    230s] Saving floorplan file ...
[03/26 02:22:26    230s] % End Save floorplan data ... (date=03/26 02:22:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2676.9M, current mem=2676.9M)
[03/26 02:22:26    230s] Saving PG file adder_POWERRING.dat/adder.pg.gz, version#2, (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:22:26 2025)
[03/26 02:22:26    230s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2678.2M) ***
[03/26 02:22:26    230s] *info - save blackBox cells to lef file adder_POWERRING.dat/adder.bbox.lef
[03/26 02:22:26    230s] Saving Drc markers ...
[03/26 02:22:26    230s] ... No Drc file written since there is no markers found.
[03/26 02:22:26    230s] % Begin Save placement data ... (date=03/26 02:22:26, mem=2676.9M)
[03/26 02:22:26    230s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/26 02:22:26    230s] Save Adaptive View Pruning View Names to Binary file
[03/26 02:22:26    230s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2682.2M) ***
[03/26 02:22:26    230s] % End Save placement data ... (date=03/26 02:22:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2677.5M, current mem=2677.5M)
[03/26 02:22:26    230s] % Begin Save routing data ... (date=03/26 02:22:26, mem=2677.5M)
[03/26 02:22:26    230s] Saving route file ...
[03/26 02:22:26    230s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2678.2M) ***
[03/26 02:22:26    230s] % End Save routing data ... (date=03/26 02:22:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2677.8M, current mem=2677.8M)
[03/26 02:22:26    230s] Saving property file adder_POWERRING.dat/adder.prop
[03/26 02:22:26    230s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2682.2M) ***
[03/26 02:22:26    230s] % Begin Save power constraints data ... (date=03/26 02:22:26, mem=2679.7M)
[03/26 02:22:26    230s] % End Save power constraints data ... (date=03/26 02:22:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2679.7M, current mem=2679.7M)
[03/26 02:22:26    230s] Generated self-contained design adder_POWERRING.dat
[03/26 02:22:26    230s] #% End save design ... (date=03/26 02:22:26, total cpu=0:00:00.6, real=0:00:01.0, peak res=2734.2M, current mem=2682.9M)
[03/26 02:22:26    230s] 
[03/26 02:22:26    230s] *** Summary of all messages that are not suppressed in this session:
[03/26 02:22:26    230s] Severity  ID               Count  Summary                                  
[03/26 02:22:26    230s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[03/26 02:22:26    230s] *** Message Summary: 1 warning(s), 0 error(s)
[03/26 02:22:26    230s] 
[03/26 02:22:27    230s] <CMD> saveDesign adder_POWERRING
[03/26 02:22:27    230s] #% Begin save design ... (date=03/26 02:22:27, mem=2682.9M)
[03/26 02:22:27    230s] INFO: Current data have to be saved into a temporary db: 'adder_POWERRING.dat.tmp' first. It will be renamed to the correct name 'adder_POWERRING.dat' after the old db was deleted.
[03/26 02:22:27    230s] % Begin Save ccopt configuration ... (date=03/26 02:22:27, mem=2682.9M)
[03/26 02:22:27    230s] % End Save ccopt configuration ... (date=03/26 02:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2682.9M, current mem=2682.9M)
[03/26 02:22:27    230s] % Begin Save netlist data ... (date=03/26 02:22:27, mem=2682.9M)
[03/26 02:22:27    230s] Writing Binary DB to adder_POWERRING.dat.tmp/adder.v.bin in single-threaded mode...
[03/26 02:22:27    230s] % End Save netlist data ... (date=03/26 02:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2682.9M, current mem=2682.9M)
[03/26 02:22:27    230s] Saving symbol-table file ...
[03/26 02:22:27    230s] Saving congestion map file adder_POWERRING.dat.tmp/adder.route.congmap.gz ...
[03/26 02:22:27    230s] % Begin Save AAE data ... (date=03/26 02:22:27, mem=2682.9M)
[03/26 02:22:27    230s] Saving AAE Data ...
[03/26 02:22:27    230s] % End Save AAE data ... (date=03/26 02:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2683.0M, current mem=2683.0M)
[03/26 02:22:27    230s] Saving preference file adder_POWERRING.dat.tmp/gui.pref.tcl ...
[03/26 02:22:27    230s] Saving mode setting ...
[03/26 02:22:27    230s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[03/26 02:22:27    230s] Saving global file ...
[03/26 02:22:28    230s] % Begin Save floorplan data ... (date=03/26 02:22:28, mem=2683.6M)
[03/26 02:22:28    230s] Saving floorplan file ...
[03/26 02:22:28    230s] % End Save floorplan data ... (date=03/26 02:22:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2683.6M, current mem=2683.6M)
[03/26 02:22:28    230s] Saving PG file adder_POWERRING.dat.tmp/adder.pg.gz, version#2, (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:22:28 2025)
[03/26 02:22:28    230s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2724.2M) ***
[03/26 02:22:28    230s] *info - save blackBox cells to lef file adder_POWERRING.dat.tmp/adder.bbox.lef
[03/26 02:22:28    230s] Saving Drc markers ...
[03/26 02:22:28    230s] ... No Drc file written since there is no markers found.
[03/26 02:22:28    230s] % Begin Save placement data ... (date=03/26 02:22:28, mem=2683.6M)
[03/26 02:22:28    230s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/26 02:22:28    230s] Save Adaptive View Pruning View Names to Binary file
[03/26 02:22:28    230s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2727.2M) ***
[03/26 02:22:28    230s] % End Save placement data ... (date=03/26 02:22:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2683.6M, current mem=2683.6M)
[03/26 02:22:28    231s] % Begin Save routing data ... (date=03/26 02:22:28, mem=2683.6M)
[03/26 02:22:28    231s] Saving route file ...
[03/26 02:22:28    231s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2724.2M) ***
[03/26 02:22:28    231s] % End Save routing data ... (date=03/26 02:22:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2683.6M, current mem=2683.6M)
[03/26 02:22:28    231s] Saving property file adder_POWERRING.dat.tmp/adder.prop
[03/26 02:22:28    231s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2727.2M) ***
[03/26 02:22:28    231s] % Begin Save power constraints data ... (date=03/26 02:22:28, mem=2683.6M)
[03/26 02:22:28    231s] % End Save power constraints data ... (date=03/26 02:22:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2683.6M, current mem=2683.6M)
[03/26 02:22:28    231s] Generated self-contained design adder_POWERRING.dat.tmp
[03/26 02:22:28    231s] #% End save design ... (date=03/26 02:22:28, total cpu=0:00:00.5, real=0:00:01.0, peak res=2683.6M, current mem=2683.6M)
[03/26 02:22:28    231s] 
[03/26 02:22:28    231s] *** Summary of all messages that are not suppressed in this session:
[03/26 02:22:28    231s] Severity  ID               Count  Summary                                  
[03/26 02:22:28    231s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[03/26 02:22:28    231s] *** Message Summary: 1 warning(s), 0 error(s)
[03/26 02:22:28    231s] 
[03/26 02:23:46    234s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/26 02:23:46    234s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[03/26 02:23:46    234s] *** Begin SPECIAL ROUTE on Wed Mar 26 02:23:46 2025 ***
[03/26 02:23:46    234s] SPECIAL ROUTE ran on directory: /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[03/26 02:23:46    234s] SPECIAL ROUTE ran on machine: cadencea16 (Linux 4.18.0-305.el8.x86_64 x86_64 3.80Ghz)
[03/26 02:23:46    234s] 
[03/26 02:23:46    234s] Begin option processing ...
[03/26 02:23:46    234s] srouteConnectPowerBump set to false
[03/26 02:23:46    234s] routeSelectNet set to "VDD VSS"
[03/26 02:23:46    234s] routeSpecial set to true
[03/26 02:23:46    234s] srouteBlockPin set to "useLef"
[03/26 02:23:46    234s] srouteBottomLayerLimit set to 1
[03/26 02:23:46    234s] srouteBottomTargetLayerLimit set to 1
[03/26 02:23:46    234s] srouteConnectConverterPin set to false
[03/26 02:23:46    234s] srouteCrossoverViaBottomLayer set to 1
[03/26 02:23:46    234s] srouteCrossoverViaTopLayer set to 11
[03/26 02:23:46    234s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/26 02:23:46    234s] srouteFollowCorePinEnd set to 3
[03/26 02:23:46    234s] srouteJogControl set to "preferWithChanges differentLayer"
[03/26 02:23:46    234s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/26 02:23:46    234s] sroutePadPinAllPorts set to true
[03/26 02:23:46    234s] sroutePreserveExistingRoutes set to true
[03/26 02:23:46    234s] srouteRoutePowerBarPortOnBothDir set to true
[03/26 02:23:46    234s] srouteStopBlockPin set to "nearestTarget"
[03/26 02:23:46    234s] srouteTopLayerLimit set to 11
[03/26 02:23:46    234s] srouteTopTargetLayerLimit set to 11
[03/26 02:23:46    234s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 487.00 megs.
[03/26 02:23:46    234s] 
[03/26 02:23:46    234s] Reading DB technology information...
[03/26 02:23:46    234s] Finished reading DB technology information.
[03/26 02:23:46    234s] Reading floorplan and netlist information...
[03/26 02:23:46    234s] Finished reading floorplan and netlist information.
[03/26 02:23:46    234s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/26 02:23:46    234s] Read in 24 layers, 11 routing layers, 1 overlap layer
[03/26 02:23:46    234s] Read in 2 nondefault rules, 0 used
[03/26 02:23:46    234s] Read in 574 macros, 5 used
[03/26 02:23:46    234s] Read in 5 components
[03/26 02:23:46    234s]   5 core components: 5 unplaced, 0 placed, 0 fixed
[03/26 02:23:46    234s] Read in 26 logical pins
[03/26 02:23:46    234s] Read in 26 nets
[03/26 02:23:46    234s] Read in 2 special nets, 2 routed
[03/26 02:23:46    234s] Read in 10 terminals
[03/26 02:23:46    234s] 2 nets selected.
[03/26 02:23:46    234s] 
[03/26 02:23:46    234s] Begin power routing ...
[03/26 02:23:46    234s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[03/26 02:23:46    234s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[03/26 02:23:46    234s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:23:46    234s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:23:46    234s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/26 02:23:46    234s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/26 02:23:46    234s] Type 'man IMPSR-1256' for more detail.
[03/26 02:23:46    234s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/26 02:23:46    234s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/26 02:23:46    234s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/26 02:23:46    234s] Type 'man IMPSR-1256' for more detail.
[03/26 02:23:46    234s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/26 02:23:46    234s] ### info: trigger incremental cell import ( 574 new cells ).
[03/26 02:23:46    234s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[03/26 02:23:46    234s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[03/26 02:23:46    234s] CPU time for VDD FollowPin 0 seconds
[03/26 02:23:46    234s] CPU time for VSS FollowPin 0 seconds
[03/26 02:23:46    234s]   Number of IO ports routed: 0
[03/26 02:23:46    234s]   Number of Block ports routed: 0
[03/26 02:23:46    234s]   Number of Stripe ports routed: 0
[03/26 02:23:46    234s]   Number of Core ports routed: 20
[03/26 02:23:46    234s]   Number of Pad ports routed: 0
[03/26 02:23:46    234s]   Number of Power Bump ports routed: 0
[03/26 02:23:46    234s]   Number of Followpin connections: 10
[03/26 02:23:46    234s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 546.00 megs.
[03/26 02:23:46    234s] 
[03/26 02:23:46    234s] 
[03/26 02:23:46    234s] 
[03/26 02:23:46    234s]  Begin updating DB with routing results ...
[03/26 02:23:46    234s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/26 02:23:46    234s] Pin and blockage extraction finished
[03/26 02:23:46    234s] 
[03/26 02:23:46    234s] sroute created 30 wires.
[03/26 02:23:46    234s] ViaGen created 170 vias, deleted 0 via to avoid violation.
[03/26 02:23:46    234s] +--------+----------------+----------------+
[03/26 02:23:46    234s] |  Layer |     Created    |     Deleted    |
[03/26 02:23:46    234s] +--------+----------------+----------------+
[03/26 02:23:46    234s] | Metal1 |       30       |       NA       |
[03/26 02:23:46    234s] |  Via1  |       20       |        0       |
[03/26 02:23:46    234s] |  Via2  |       20       |        0       |
[03/26 02:23:46    234s] |  Via3  |       20       |        0       |
[03/26 02:23:46    234s] |  Via4  |       20       |        0       |
[03/26 02:23:46    234s] |  Via5  |       20       |        0       |
[03/26 02:23:46    234s] |  Via6  |       20       |        0       |
[03/26 02:23:46    234s] |  Via7  |       20       |        0       |
[03/26 02:23:46    234s] |  Via8  |       20       |        0       |
[03/26 02:23:46    234s] |  Via9  |       10       |        0       |
[03/26 02:23:46    234s] +--------+----------------+----------------+
[03/26 02:24:25    236s] <CMD> set sprCreateIeRingOffset 1.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeRingThreshold 1.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeRingLayers {}
[03/26 02:24:25    236s] <CMD> set sprCreateIeRingOffset 1.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeRingThreshold 1.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeRingLayers {}
[03/26 02:24:25    236s] <CMD> set sprCreateIeStripeWidth 10.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeStripeWidth 10.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeRingOffset 1.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeRingThreshold 1.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeRingLayers {}
[03/26 02:24:25    236s] <CMD> set sprCreateIeStripeWidth 10.0
[03/26 02:24:25    236s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/26 02:25:19    238s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/26 02:25:19    238s] addStripe will allow jog to connect padcore ring and block ring.
[03/26 02:25:19    238s] 
[03/26 02:25:19    238s] Stripes will stop at the boundary of the specified area.
[03/26 02:25:19    238s] When breaking rings, the power planner will consider the existence of blocks.
[03/26 02:25:19    238s] Stripes will not extend to closest target.
[03/26 02:25:19    238s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/26 02:25:19    238s] Stripes will not be created over regions without power planning wires.
[03/26 02:25:19    238s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/26 02:25:19    238s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/26 02:25:19    238s] Offset for stripe breaking is set to 0.
[03/26 02:25:19    238s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/26 02:25:19    238s] 
[03/26 02:25:19    238s] Initialize fgc environment(mem: 2815.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.6M)
[03/26 02:25:19    238s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.6M)
[03/26 02:25:19    238s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.6M)
[03/26 02:25:19    238s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2815.6M)
[03/26 02:25:19    238s] Starting stripe generation ...
[03/26 02:25:19    238s] Non-Default Mode Option Settings :
[03/26 02:25:19    238s]   NONE
[03/26 02:25:19    238s] Stripe generation is complete.
[03/26 02:25:19    238s] vias are now being generated.
[03/26 02:25:19    238s] addStripe created 4 wires.
[03/26 02:25:19    238s] ViaGen created 188 vias, deleted 0 via to avoid violation.
[03/26 02:25:19    238s] +--------+----------------+----------------+
[03/26 02:25:19    238s] |  Layer |     Created    |     Deleted    |
[03/26 02:25:19    238s] +--------+----------------+----------------+
[03/26 02:25:19    238s] |  Via1  |       20       |        0       |
[03/26 02:25:19    238s] |  Via2  |       20       |        0       |
[03/26 02:25:19    238s] |  Via3  |       20       |        0       |
[03/26 02:25:19    238s] |  Via4  |       20       |        0       |
[03/26 02:25:19    238s] |  Via5  |       20       |        0       |
[03/26 02:25:19    238s] |  Via6  |       20       |        0       |
[03/26 02:25:19    238s] |  Via7  |       20       |        0       |
[03/26 02:25:19    238s] |  Via8  |       20       |        0       |
[03/26 02:25:19    238s] |  Via9  |       20       |        0       |
[03/26 02:25:19    238s] | Metal10|        4       |       NA       |
[03/26 02:25:19    238s] |  Via10 |        8       |        0       |
[03/26 02:25:19    238s] +--------+----------------+----------------+
[03/26 02:25:26    238s] <CMD> zoomOut
[03/26 02:25:30    239s] <CMD> zoomBox -52.24800 -21.79300 79.03750 44.75750
[03/26 02:25:30    239s] <CMD> zoomBox -26.23300 -9.09000 54.39300 31.78050
[03/26 02:25:31    239s] <CMD> zoomBox -20.47350 -5.73000 48.05900 29.01000
[03/26 02:25:50    240s] <CMD> saveDesign adder_STRIPES
[03/26 02:25:50    240s] #% Begin save design ... (date=03/26 02:25:50, mem=2754.4M)
[03/26 02:25:50    240s] % Begin Save ccopt configuration ... (date=03/26 02:25:50, mem=2754.4M)
[03/26 02:25:50    240s] % End Save ccopt configuration ... (date=03/26 02:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.6M, current mem=2754.6M)
[03/26 02:25:50    240s] % Begin Save netlist data ... (date=03/26 02:25:50, mem=2754.6M)
[03/26 02:25:50    240s] Writing Binary DB to adder_STRIPES.dat/adder.v.bin in single-threaded mode...
[03/26 02:25:50    240s] % End Save netlist data ... (date=03/26 02:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.6M, current mem=2754.6M)
[03/26 02:25:50    240s] Saving symbol-table file ...
[03/26 02:25:50    240s] Saving congestion map file adder_STRIPES.dat/adder.route.congmap.gz ...
[03/26 02:25:50    240s] % Begin Save AAE data ... (date=03/26 02:25:50, mem=2754.6M)
[03/26 02:25:50    240s] Saving AAE Data ...
[03/26 02:25:50    240s] % End Save AAE data ... (date=03/26 02:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2817.0M, current mem=2754.7M)
[03/26 02:25:50    240s] Saving preference file adder_STRIPES.dat/gui.pref.tcl ...
[03/26 02:25:50    240s] Saving mode setting ...
[03/26 02:25:50    240s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[03/26 02:25:50    240s] Saving global file ...
[03/26 02:25:50    240s] % Begin Save floorplan data ... (date=03/26 02:25:50, mem=2754.0M)
[03/26 02:25:50    240s] Saving floorplan file ...
[03/26 02:25:50    240s] % End Save floorplan data ... (date=03/26 02:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.0M, current mem=2754.0M)
[03/26 02:25:50    240s] Saving PG file adder_STRIPES.dat/adder.pg.gz, version#2, (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:25:50 2025)
[03/26 02:25:50    240s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2803.2M) ***
[03/26 02:25:50    240s] *info - save blackBox cells to lef file adder_STRIPES.dat/adder.bbox.lef
[03/26 02:25:50    240s] Saving Drc markers ...
[03/26 02:25:50    240s] ... No Drc file written since there is no markers found.
[03/26 02:25:50    240s] % Begin Save placement data ... (date=03/26 02:25:50, mem=2754.0M)
[03/26 02:25:50    240s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/26 02:25:50    240s] Save Adaptive View Pruning View Names to Binary file
[03/26 02:25:50    240s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2806.2M) ***
[03/26 02:25:50    240s] % End Save placement data ... (date=03/26 02:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.0M, current mem=2754.0M)
[03/26 02:25:50    240s] % Begin Save routing data ... (date=03/26 02:25:50, mem=2754.0M)
[03/26 02:25:50    240s] Saving route file ...
[03/26 02:25:50    240s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2803.2M) ***
[03/26 02:25:50    240s] % End Save routing data ... (date=03/26 02:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.0M, current mem=2754.0M)
[03/26 02:25:50    240s] Saving property file adder_STRIPES.dat/adder.prop
[03/26 02:25:50    240s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2806.2M) ***
[03/26 02:25:50    240s] % Begin Save power constraints data ... (date=03/26 02:25:50, mem=2754.1M)
[03/26 02:25:50    240s] % End Save power constraints data ... (date=03/26 02:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.1M, current mem=2754.1M)
[03/26 02:25:50    240s] Generated self-contained design adder_STRIPES.dat
[03/26 02:25:50    240s] #% End save design ... (date=03/26 02:25:50, total cpu=0:00:00.4, real=0:00:00.0, peak res=2817.0M, current mem=2754.6M)
[03/26 02:25:50    240s] 
[03/26 02:25:50    240s] *** Summary of all messages that are not suppressed in this session:
[03/26 02:25:50    240s] Severity  ID               Count  Summary                                  
[03/26 02:25:50    240s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[03/26 02:25:50    240s] *** Message Summary: 1 warning(s), 0 error(s)
[03/26 02:25:50    240s] 
[03/26 02:25:50    240s] <CMD> saveDesign adder_STRIPES
[03/26 02:25:50    240s] #% Begin save design ... (date=03/26 02:25:50, mem=2754.6M)
[03/26 02:25:50    240s] INFO: Current data have to be saved into a temporary db: 'adder_STRIPES.dat.tmp' first. It will be renamed to the correct name 'adder_STRIPES.dat' after the old db was deleted.
[03/26 02:25:50    240s] % Begin Save ccopt configuration ... (date=03/26 02:25:50, mem=2754.6M)
[03/26 02:25:50    240s] % End Save ccopt configuration ... (date=03/26 02:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.6M, current mem=2754.6M)
[03/26 02:25:50    240s] % Begin Save netlist data ... (date=03/26 02:25:50, mem=2754.6M)
[03/26 02:25:50    240s] Writing Binary DB to adder_STRIPES.dat.tmp/adder.v.bin in single-threaded mode...
[03/26 02:25:50    240s] % End Save netlist data ... (date=03/26 02:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.6M, current mem=2754.6M)
[03/26 02:25:50    240s] Saving symbol-table file ...
[03/26 02:25:50    240s] Saving congestion map file adder_STRIPES.dat.tmp/adder.route.congmap.gz ...
[03/26 02:25:50    240s] % Begin Save AAE data ... (date=03/26 02:25:50, mem=2754.6M)
[03/26 02:25:50    240s] Saving AAE Data ...
[03/26 02:25:50    240s] % End Save AAE data ... (date=03/26 02:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.6M, current mem=2754.6M)
[03/26 02:25:50    240s] Saving preference file adder_STRIPES.dat.tmp/gui.pref.tcl ...
[03/26 02:25:50    240s] Saving mode setting ...
[03/26 02:25:50    240s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[03/26 02:25:50    240s] Saving global file ...
[03/26 02:25:51    240s] % Begin Save floorplan data ... (date=03/26 02:25:51, mem=2754.6M)
[03/26 02:25:51    240s] Saving floorplan file ...
[03/26 02:25:51    240s] % End Save floorplan data ... (date=03/26 02:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.6M, current mem=2754.6M)
[03/26 02:25:51    240s] Saving PG file adder_STRIPES.dat.tmp/adder.pg.gz, version#2, (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:25:51 2025)
[03/26 02:25:51    240s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2805.7M) ***
[03/26 02:25:51    240s] *info - save blackBox cells to lef file adder_STRIPES.dat.tmp/adder.bbox.lef
[03/26 02:25:51    240s] Saving Drc markers ...
[03/26 02:25:51    240s] ... No Drc file written since there is no markers found.
[03/26 02:25:51    240s] % Begin Save placement data ... (date=03/26 02:25:51, mem=2754.6M)
[03/26 02:25:51    240s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/26 02:25:51    240s] Save Adaptive View Pruning View Names to Binary file
[03/26 02:25:51    240s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2808.7M) ***
[03/26 02:25:51    240s] % End Save placement data ... (date=03/26 02:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.6M, current mem=2754.6M)
[03/26 02:25:51    240s] % Begin Save routing data ... (date=03/26 02:25:51, mem=2754.6M)
[03/26 02:25:51    240s] Saving route file ...
[03/26 02:25:51    240s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2805.7M) ***
[03/26 02:25:51    240s] % End Save routing data ... (date=03/26 02:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.6M, current mem=2754.6M)
[03/26 02:25:51    240s] Saving property file adder_STRIPES.dat.tmp/adder.prop
[03/26 02:25:51    240s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2808.7M) ***
[03/26 02:25:51    240s] % Begin Save power constraints data ... (date=03/26 02:25:51, mem=2754.6M)
[03/26 02:25:51    240s] % End Save power constraints data ... (date=03/26 02:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2754.6M, current mem=2754.6M)
[03/26 02:25:51    241s] Generated self-contained design adder_STRIPES.dat.tmp
[03/26 02:25:51    241s] #% End save design ... (date=03/26 02:25:51, total cpu=0:00:00.6, real=0:00:01.0, peak res=2754.7M, current mem=2754.7M)
[03/26 02:25:51    241s] 
[03/26 02:25:51    241s] *** Summary of all messages that are not suppressed in this session:
[03/26 02:25:51    241s] Severity  ID               Count  Summary                                  
[03/26 02:25:51    241s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[03/26 02:25:51    241s] *** Message Summary: 1 warning(s), 0 error(s)
[03/26 02:25:51    241s] 
[03/26 02:26:10    241s] <CMD> getMultiCpuUsage -localCpu
[03/26 02:26:10    241s] <CMD> get_verify_drc_mode -disable_rules -quiet
[03/26 02:26:10    241s] <CMD> get_verify_drc_mode -quiet -area
[03/26 02:26:10    241s] <CMD> get_verify_drc_mode -quiet -layer_range
[03/26 02:26:10    241s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[03/26 02:26:10    241s] <CMD> get_verify_drc_mode -check_only -quiet
[03/26 02:26:10    241s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[03/26 02:26:10    241s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[03/26 02:26:10    241s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[03/26 02:26:10    241s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[03/26 02:26:10    241s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[03/26 02:26:10    241s] <CMD> get_verify_drc_mode -limit -quiet
[03/26 02:26:12    242s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report adder.drc.rpt -limit 1000
[03/26 02:26:12    242s] <CMD> verify_drc
[03/26 02:26:12    242s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[03/26 02:26:12    242s] #-check_same_via_cell true               # bool, default=false, user setting
[03/26 02:26:12    242s] #-report adder.drc.rpt                   # string, default="", user setting
[03/26 02:26:12    242s]  *** Starting Verify DRC (MEM: 2815.4) ***
[03/26 02:26:12    242s] 
[03/26 02:26:12    242s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[03/26 02:26:12    242s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:26:12    242s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:26:12    242s]   VERIFY DRC ...... Starting Verification
[03/26 02:26:12    242s]   VERIFY DRC ...... Initializing
[03/26 02:26:12    242s]   VERIFY DRC ...... Deleting Existing Violations
[03/26 02:26:12    242s]   VERIFY DRC ...... Creating Sub-Areas
[03/26 02:26:12    242s]   VERIFY DRC ...... Using new threading
[03/26 02:26:12    242s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 26.400 25.650} 1 of 1
[03/26 02:26:12    242s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[03/26 02:26:12    242s] 
[03/26 02:26:12    242s]   Verification Complete : 0 Viols.
[03/26 02:26:12    242s] 
[03/26 02:26:12    242s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 264.1M) ***
[03/26 02:26:12    242s] 
[03/26 02:26:12    242s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[03/26 02:27:41    245s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[03/26 02:27:52    246s] <CMD> uiSetTool select
[03/26 02:28:27    247s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[03/26 02:28:29    247s] <CMD> uiSetTool select
[03/26 02:30:28    251s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[03/26 02:30:38    252s] <CMD> uiSetTool select
[03/26 02:30:44    252s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/26 02:30:44    252s] <CMD> setPinAssignMode -pinEditInBatch true
[03/26 02:30:44    252s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 2.2 -start 7.3435 25.301 -pin {{a[0]} {a[1]} {a[2]} {a[3]} {a[4]} {a[5]} {a[6]} {a[7]}}
[03/26 02:30:44    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:30:44    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:30:44    252s] Successfully spread [8] pins.
[03/26 02:30:44    252s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3069.5M).
[03/26 02:30:44    252s] <CMD> setPinAssignMode -pinEditInBatch false
[03/26 02:31:06    253s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[03/26 02:31:08    253s] <CMD> uiSetTool select
[03/26 02:31:12    254s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/26 02:31:12    254s] <CMD> setPinAssignMode -pinEditInBatch true
[03/26 02:31:12    254s] <CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 0.173 12.0315 -pin clk
[03/26 02:31:12    254s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[03/26 02:31:12    254s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:31:12    254s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:31:12    254s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2814.5M).
[03/26 02:31:12    254s] <CMD> setPinAssignMode -pinEditInBatch false
[03/26 02:31:16    254s] <CMD> zoomBox -12.63450 -3.53550 29.45350 17.79950
[03/26 02:31:16    254s] <CMD> zoomBox -7.83000 -2.20750 18.01750 10.89500
[03/26 02:31:17    254s] <CMD> zoomBox -3.57650 -1.04000 7.89300 4.77400
[03/26 02:31:17    254s] <CMD> zoomBox -2.25750 -0.68100 4.78700 2.89000
[03/26 02:31:17    254s] <CMD> zoomBox -1.23300 -0.39400 2.44500 1.47050
[03/26 02:31:18    254s] <CMD> zoomBox -0.92250 -0.30650 1.73550 1.04100
[03/26 02:31:18    254s] <CMD> zoomBox -0.60950 -0.20200 1.02300 0.62550
[03/26 02:31:19    254s] <CMD> zoomBox -0.37150 -0.12200 0.48100 0.31000
[03/26 02:31:19    254s] <CMD> zoomBox -0.27200 -0.08900 0.25250 0.17700
[03/26 02:31:20    254s] <CMD> zoomBox -0.19500 -0.06050 0.07850 0.07800
[03/26 02:31:21    254s] <CMD> zoomBox -0.15350 -0.03850 -0.00950 0.03450
[03/26 02:31:21    254s] <CMD> zoomBox -0.14100 -0.03150 -0.03650 0.02150
[03/26 02:31:21    254s] <CMD> zoomBox -0.17300 -0.04900 0.02850 0.05300
[03/26 02:31:22    254s] <CMD> zoomBox -0.31150 -0.12750 0.31800 0.19150
[03/26 02:31:22    254s] <CMD> zoomBox -0.39150 -0.17250 0.48150 0.27000
[03/26 02:31:23    254s] <CMD> zoomBox -0.74650 -0.37300 1.22200 0.62500
[03/26 02:31:23    254s] <CMD> zoomBox -1.33150 -0.70450 2.44250 1.20850
[03/26 02:31:23    254s] <CMD> zoomBox -1.80050 -0.97050 3.42300 1.67750
[03/26 02:31:24    254s] <CMD> zoomBox -4.87750 -3.40700 6.89650 2.56150
[03/26 02:31:24    254s] <CMD> zoomBox -5.85400 -4.18550 7.99850 2.83650
[03/26 02:31:24    254s] <CMD> zoomBox -9.93700 -7.45200 12.62000 3.98250
[03/26 02:31:26    255s] <CMD> zoomBox -28.00750 -21.20450 22.83200 4.56700
[03/26 02:31:28    255s] <CMD> zoomBox -30.87700 -21.45950 66.51650 27.91050
[03/26 02:31:49    256s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[03/26 02:31:51    256s] <CMD> uiSetTool select
[03/26 02:31:54    256s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/26 02:31:54    256s] <CMD> setPinAssignMode -pinEditInBatch true
[03/26 02:31:54    256s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing 2.2 -start 12.5195 0.268 -pin {{b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]}}
[03/26 02:31:54    256s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[03/26 02:31:54    256s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:31:54    256s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:31:54    256s] Successfully spread [8] pins.
[03/26 02:31:54    256s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2815.2M).
[03/26 02:31:54    256s] <CMD> setPinAssignMode -pinEditInBatch false
[03/26 02:32:00    256s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[03/26 02:32:06    257s] <CMD> uiSetTool select
[03/26 02:32:09    257s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/26 02:32:09    257s] <CMD> setPinAssignMode -pinEditInBatch true
[03/26 02:32:09    257s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing 2.2 -start 0.631 0.1505 -pin {{b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]}}
[03/26 02:32:09    257s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[03/26 02:32:09    257s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:32:09    257s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:32:09    257s] Successfully spread [8] pins.
[03/26 02:32:09    257s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2814.9M).
[03/26 02:32:09    257s] <CMD> setPinAssignMode -pinEditInBatch false
[03/26 02:32:17    257s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[03/26 02:32:19    257s] <CMD> uiSetTool select
[03/26 02:32:22    257s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/26 02:32:22    257s] <CMD> setPinAssignMode -pinEditInBatch true
[03/26 02:32:22    257s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing 2.2 -start 24.877 0.0335 -pin {{b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]}}
[03/26 02:32:22    257s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[03/26 02:32:22    257s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:32:22    257s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:32:22    257s] Successfully spread [8] pins.
[03/26 02:32:22    257s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2815.6M).
[03/26 02:32:22    257s] <CMD> setPinAssignMode -pinEditInBatch false
[03/26 02:32:33    258s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[03/26 02:32:49    259s] <CMD> uiSetTool select
[03/26 02:32:52    259s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/26 02:32:52    259s] <CMD> setPinAssignMode -pinEditInBatch true
[03/26 02:32:52    259s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType start -spacing 2.4 -start 26.2825 22.698 -pin {{sum[0]} {sum[1]} {sum[2]} {sum[3]} {sum[4]} {sum[5]} {sum[6]} {sum[7]}}
[03/26 02:32:52    259s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[03/26 02:32:52    259s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:32:52    259s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:32:52    259s] Successfully spread [8] pins.
[03/26 02:32:52    259s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2815.3M).
[03/26 02:32:52    259s] <CMD> setPinAssignMode -pinEditInBatch false
[03/26 02:34:06    262s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/26 02:34:06    262s] <CMD> setPinAssignMode -pinEditInBatch true
[03/26 02:34:06    262s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType start -spacing 2.47 -start 26.4 22.515 -pin {{sum[0]} {sum[1]} {sum[2]} {sum[3]} {sum[4]} {sum[5]} {sum[6]} {sum[7]}}
[03/26 02:34:06    262s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[03/26 02:34:06    262s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:34:06    262s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:34:06    262s] Successfully spread [8] pins.
[03/26 02:34:06    262s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2815.0M).
[03/26 02:34:06    262s] <CMD> setPinAssignMode -pinEditInBatch false
[03/26 02:34:08    263s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/26 02:34:08    263s] <CMD> setPinAssignMode -pinEditInBatch true
[03/26 02:34:08    263s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType start -spacing 2.47 -start 26.4 22.515 -pin {{sum[0]} {sum[1]} {sum[2]} {sum[3]} {sum[4]} {sum[5]} {sum[6]} {sum[7]}}
[03/26 02:34:08    263s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[03/26 02:34:08    263s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:34:08    263s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[03/26 02:34:08    263s] Successfully spread [8] pins.
[03/26 02:34:08    263s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2814.7M).
[03/26 02:34:08    263s] <CMD> setPinAssignMode -pinEditInBatch false
[03/26 02:34:36    264s] <CMD> setDrawView ameba
[03/26 02:34:45    264s] <CMD> setDrawView fplan
[03/26 02:35:10    265s] <CMD> zoomBox -38.51450 -28.97300 76.06600 29.10950
[03/26 02:35:10    265s] <CMD> zoomBox -31.02150 -21.05650 66.37200 28.31350
[03/26 02:35:11    265s] <CMD> zoomBox -24.65250 -14.32750 58.13200 27.63700
[03/26 02:35:11    265s] <CMD> zoomBox -31.02150 -21.05650 66.37200 28.31350
[03/26 02:35:24    266s] <CMD> saveDesign adder_pin
[03/26 02:35:24    266s] #% Begin save design ... (date=03/26 02:35:24, mem=2767.4M)
[03/26 02:35:24    266s] % Begin Save ccopt configuration ... (date=03/26 02:35:24, mem=2767.4M)
[03/26 02:35:24    266s] % End Save ccopt configuration ... (date=03/26 02:35:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2767.7M, current mem=2767.7M)
[03/26 02:35:24    266s] % Begin Save netlist data ... (date=03/26 02:35:24, mem=2767.7M)
[03/26 02:35:24    266s] Writing Binary DB to adder_pin.dat/adder.v.bin in single-threaded mode...
[03/26 02:35:24    266s] % End Save netlist data ... (date=03/26 02:35:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2767.7M, current mem=2767.7M)
[03/26 02:35:24    266s] Saving symbol-table file ...
[03/26 02:35:24    266s] Saving congestion map file adder_pin.dat/adder.route.congmap.gz ...
[03/26 02:35:25    266s] % Begin Save AAE data ... (date=03/26 02:35:25, mem=2767.7M)
[03/26 02:35:25    266s] Saving AAE Data ...
[03/26 02:35:25    266s] % End Save AAE data ... (date=03/26 02:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2767.8M, current mem=2767.8M)
[03/26 02:35:25    266s] Saving preference file adder_pin.dat/gui.pref.tcl ...
[03/26 02:35:25    266s] Saving mode setting ...
[03/26 02:35:25    266s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[03/26 02:35:25    266s] Saving global file ...
[03/26 02:35:25    266s] % Begin Save floorplan data ... (date=03/26 02:35:25, mem=2768.7M)
[03/26 02:35:25    266s] Saving floorplan file ...
[03/26 02:35:25    266s] % End Save floorplan data ... (date=03/26 02:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2768.7M, current mem=2768.7M)
[03/26 02:35:25    266s] Saving PG file adder_pin.dat/adder.pg.gz, version#2, (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:35:25 2025)
[03/26 02:35:25    266s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2818.0M) ***
[03/26 02:35:25    266s] *info - save blackBox cells to lef file adder_pin.dat/adder.bbox.lef
[03/26 02:35:25    266s] Saving Drc markers ...
[03/26 02:35:25    266s] ... No Drc file written since there is no markers found.
[03/26 02:35:25    266s] % Begin Save placement data ... (date=03/26 02:35:25, mem=2768.7M)
[03/26 02:35:25    266s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/26 02:35:25    266s] Save Adaptive View Pruning View Names to Binary file
[03/26 02:35:25    266s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2821.0M) ***
[03/26 02:35:25    266s] % End Save placement data ... (date=03/26 02:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2768.7M, current mem=2768.7M)
[03/26 02:35:25    266s] % Begin Save routing data ... (date=03/26 02:35:25, mem=2768.7M)
[03/26 02:35:25    266s] Saving route file ...
[03/26 02:35:25    266s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2818.0M) ***
[03/26 02:35:25    266s] % End Save routing data ... (date=03/26 02:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2768.7M, current mem=2768.7M)
[03/26 02:35:25    266s] Saving property file adder_pin.dat/adder.prop
[03/26 02:35:25    266s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2821.0M) ***
[03/26 02:35:25    266s] % Begin Save power constraints data ... (date=03/26 02:35:25, mem=2768.7M)
[03/26 02:35:25    266s] % End Save power constraints data ... (date=03/26 02:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2768.7M, current mem=2768.7M)
[03/26 02:35:25    267s] Generated self-contained design adder_pin.dat
[03/26 02:35:25    267s] #% End save design ... (date=03/26 02:35:25, total cpu=0:00:00.6, real=0:00:01.0, peak res=2769.1M, current mem=2769.1M)
[03/26 02:35:25    267s] 
[03/26 02:35:25    267s] *** Summary of all messages that are not suppressed in this session:
[03/26 02:35:25    267s] Severity  ID               Count  Summary                                  
[03/26 02:35:25    267s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[03/26 02:35:25    267s] *** Message Summary: 1 warning(s), 0 error(s)
[03/26 02:35:25    267s] 
[03/26 02:35:25    267s] <CMD> saveDesign adder_pin
[03/26 02:35:25    267s] #% Begin save design ... (date=03/26 02:35:25, mem=2769.1M)
[03/26 02:35:25    267s] INFO: Current data have to be saved into a temporary db: 'adder_pin.dat.tmp' first. It will be renamed to the correct name 'adder_pin.dat' after the old db was deleted.
[03/26 02:35:25    267s] % Begin Save ccopt configuration ... (date=03/26 02:35:25, mem=2769.1M)
[03/26 02:35:25    267s] % End Save ccopt configuration ... (date=03/26 02:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2769.1M, current mem=2769.1M)
[03/26 02:35:25    267s] % Begin Save netlist data ... (date=03/26 02:35:25, mem=2769.1M)
[03/26 02:35:25    267s] Writing Binary DB to adder_pin.dat.tmp/adder.v.bin in single-threaded mode...
[03/26 02:35:25    267s] % End Save netlist data ... (date=03/26 02:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2769.1M, current mem=2769.1M)
[03/26 02:35:25    267s] Saving symbol-table file ...
[03/26 02:35:25    267s] Saving congestion map file adder_pin.dat.tmp/adder.route.congmap.gz ...
[03/26 02:35:25    267s] % Begin Save AAE data ... (date=03/26 02:35:25, mem=2769.1M)
[03/26 02:35:25    267s] Saving AAE Data ...
[03/26 02:35:25    267s] % End Save AAE data ... (date=03/26 02:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2769.5M, current mem=2769.5M)
[03/26 02:35:25    267s] Saving preference file adder_pin.dat.tmp/gui.pref.tcl ...
[03/26 02:35:25    267s] Saving mode setting ...
[03/26 02:35:25    267s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[03/26 02:35:25    267s] Saving global file ...
[03/26 02:35:26    267s] % Begin Save floorplan data ... (date=03/26 02:35:26, mem=2769.1M)
[03/26 02:35:26    267s] Saving floorplan file ...
[03/26 02:35:26    267s] % End Save floorplan data ... (date=03/26 02:35:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2769.1M, current mem=2769.1M)
[03/26 02:35:26    267s] Saving PG file adder_pin.dat.tmp/adder.pg.gz, version#2, (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:35:26 2025)
[03/26 02:35:26    267s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2817.5M) ***
[03/26 02:35:26    267s] *info - save blackBox cells to lef file adder_pin.dat.tmp/adder.bbox.lef
[03/26 02:35:26    267s] Saving Drc markers ...
[03/26 02:35:26    267s] ... No Drc file written since there is no markers found.
[03/26 02:35:26    267s] % Begin Save placement data ... (date=03/26 02:35:26, mem=2769.1M)
[03/26 02:35:26    267s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/26 02:35:26    267s] Save Adaptive View Pruning View Names to Binary file
[03/26 02:35:26    267s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2820.5M) ***
[03/26 02:35:26    267s] % End Save placement data ... (date=03/26 02:35:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2769.1M, current mem=2769.1M)
[03/26 02:35:26    267s] % Begin Save routing data ... (date=03/26 02:35:26, mem=2769.1M)
[03/26 02:35:26    267s] Saving route file ...
[03/26 02:35:26    267s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2817.5M) ***
[03/26 02:35:26    267s] % End Save routing data ... (date=03/26 02:35:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2769.1M, current mem=2769.1M)
[03/26 02:35:26    267s] Saving property file adder_pin.dat.tmp/adder.prop
[03/26 02:35:26    267s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2820.5M) ***
[03/26 02:35:26    267s] % Begin Save power constraints data ... (date=03/26 02:35:26, mem=2769.1M)
[03/26 02:35:26    267s] % End Save power constraints data ... (date=03/26 02:35:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2769.1M, current mem=2769.1M)
[03/26 02:35:26    267s] Generated self-contained design adder_pin.dat.tmp
[03/26 02:35:26    267s] #% End save design ... (date=03/26 02:35:26, total cpu=0:00:00.6, real=0:00:01.0, peak res=2769.5M, current mem=2769.2M)
[03/26 02:35:26    267s] 
[03/26 02:35:26    267s] *** Summary of all messages that are not suppressed in this session:
[03/26 02:35:26    267s] Severity  ID               Count  Summary                                  
[03/26 02:35:26    267s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[03/26 02:35:26    267s] *** Message Summary: 1 warning(s), 0 error(s)
[03/26 02:35:26    267s] 
[03/26 02:36:35    270s] <CMD> setPlaceMode -fp false
[03/26 02:36:35    270s] <CMD> place_design
[03/26 02:36:35    270s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:04:30.5/0:38:33.8 (0.1), mem = 2829.2M
[03/26 02:36:35    270s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 25, percentage of missing scan cell = 0.00% (0 / 25)
[03/26 02:36:35    270s] *** Starting placeDesign default flow ***
[03/26 02:36:35    270s] [oiLAM] Zs 11, 12
[03/26 02:36:35    270s] ### Creating LA Mngr. totSessionCpu=0:04:31 mem=2829.2M
[03/26 02:36:35    270s] ### Creating LA Mngr, finished. totSessionCpu=0:04:31 mem=2829.2M
[03/26 02:36:35    270s] Info: 1 threads available for lower-level modules during optimization.
[03/26 02:36:35    270s] *** Start deleteBufferTree ***
[03/26 02:36:35    270s] Info: Detect buffers to remove automatically.
[03/26 02:36:35    270s] Analyzing netlist ...
[03/26 02:36:35    270s] Updating netlist
[03/26 02:36:35    270s] 
[03/26 02:36:35    270s] *summary: 0 instances (buffers/inverters) removed
[03/26 02:36:35    270s] *** Finish deleteBufferTree (0:00:00.1) ***
[03/26 02:36:35    270s] Info: pop threads available for lower-level modules during optimization.
[03/26 02:36:35    270s] **INFO: Enable pre-place timing setting for timing analysis
[03/26 02:36:35    270s] Set Using Default Delay Limit as 101.
[03/26 02:36:35    270s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/26 02:36:35    270s] Set Default Net Delay as 0 ps.
[03/26 02:36:35    270s] Set Default Net Load as 0 pF. 
[03/26 02:36:35    270s] Set Default Input Pin Transition as 1 ps.
[03/26 02:36:35    270s] **INFO: Analyzing IO path groups for slack adjustment
[03/26 02:36:35    270s] Effort level <high> specified for reg2reg_tmp.45693 path_group
[03/26 02:36:35    270s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 02:36:35    271s] AAE DB initialization (MEM=2778.207031 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/26 02:36:35    271s] #################################################################################
[03/26 02:36:35    271s] # Design Stage: PreRoute
[03/26 02:36:35    271s] # Design Name: adder
[03/26 02:36:35    271s] # Design Mode: 90nm
[03/26 02:36:35    271s] # Analysis Mode: MMMC Non-OCV 
[03/26 02:36:35    271s] # Parasitics Mode: No SPEF/RCDB 
[03/26 02:36:35    271s] # Signoff Settings: SI Off 
[03/26 02:36:35    271s] #################################################################################
[03/26 02:36:35    271s] Calculate delays in BcWc mode...
[03/26 02:36:35    271s] Topological Sorting (REAL = 0:00:00.0, MEM = 2892.8M, InitMEM = 2890.8M)
[03/26 02:36:35    271s] Start delay calculation (fullDC) (1 T). (MEM=2793.9)
[03/26 02:36:35    271s] Start AAE Lib Loading. (MEM=2793.902344)
[03/26 02:36:35    271s] End AAE Lib Loading. (MEM=2802.468750 CPU=0:00:00.0 Real=0:00:00.0)
[03/26 02:36:35    271s] End AAE Lib Interpolated Model. (MEM=2802.468750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 02:36:35    271s] Total number of fetched objects 58
[03/26 02:36:35    271s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 02:36:35    271s] End delay calculation. (MEM=2801.74 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 02:36:36    271s] End delay calculation (fullDC). (MEM=2794.67 CPU=0:00:00.1 REAL=0:00:01.0)
[03/26 02:36:36    271s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 3328.2M) ***
[03/26 02:36:36    271s] **INFO: Disable pre-place timing setting for timing analysis
[03/26 02:36:36    271s] Set Using Default Delay Limit as 1000.
[03/26 02:36:36    271s] Set Default Net Delay as 1000 ps.
[03/26 02:36:36    271s] Set Default Input Pin Transition as 0.1 ps.
[03/26 02:36:36    271s] Set Default Net Load as 0.5 pF. 
[03/26 02:36:36    271s] **INFO: Pre-place timing setting for timing analysis already disabled
[03/26 02:36:36    271s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3310.7M, EPOCH TIME: 1742970996.137351
[03/26 02:36:36    271s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[03/26 02:36:36    271s]  Deleted 0 physical inst  (cell - / prefix -).
[03/26 02:36:36    271s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.084, REAL:0.084, MEM:3310.7M, EPOCH TIME: 1742970996.220946
[03/26 02:36:36    271s] INFO: #ExclusiveGroups=0
[03/26 02:36:36    271s] INFO: There are no Exclusive Groups.
[03/26 02:36:36    271s] *** Starting "NanoPlace(TM) placement v#23 (mem=3310.7M)" ...
[03/26 02:36:36    271s] Wait...
[03/26 02:36:36    271s] Estimated loop count for BSM: 26272
[03/26 02:36:36    272s] *** Build Buffered Sizing Timing Model
[03/26 02:36:36    272s] (cpu=0:00:00.8 mem=3318.7M) ***
[03/26 02:36:37    272s] *** Build Virtual Sizing Timing Model
[03/26 02:36:37    272s] (cpu=0:00:00.8 mem=3318.7M) ***
[03/26 02:36:37    272s] No user-set net weight.
[03/26 02:36:37    272s] Net fanout histogram:
[03/26 02:36:37    272s] 2		: 54 (93.1%) nets
[03/26 02:36:37    272s] 3		: 3 (5.2%) nets
[03/26 02:36:37    272s] 4     -	14	: 0 (0.0%) nets
[03/26 02:36:37    272s] 15    -	39	: 1 (1.7%) nets
[03/26 02:36:37    272s] 40    -	79	: 0 (0.0%) nets
[03/26 02:36:37    272s] 80    -	159	: 0 (0.0%) nets
[03/26 02:36:37    272s] 160   -	319	: 0 (0.0%) nets
[03/26 02:36:37    272s] 320   -	639	: 0 (0.0%) nets
[03/26 02:36:37    272s] 640   -	1279	: 0 (0.0%) nets
[03/26 02:36:37    272s] 1280  -	2559	: 0 (0.0%) nets
[03/26 02:36:37    272s] 2560  -	5119	: 0 (0.0%) nets
[03/26 02:36:37    272s] 5120+		: 0 (0.0%) nets
[03/26 02:36:37    272s] no activity file in design. spp won't run.
[03/26 02:36:37    272s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[03/26 02:36:37    272s] Scan chains were not defined.
[03/26 02:36:37    272s] Processing tracks to init pin-track alignment.
[03/26 02:36:37    272s] z: 2, totalTracks: 1
[03/26 02:36:37    272s] z: 4, totalTracks: 1
[03/26 02:36:37    272s] z: 6, totalTracks: 1
[03/26 02:36:37    272s] z: 8, totalTracks: 1
[03/26 02:36:37    272s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:36:37    272s] Cell adder LLGs are deleted
[03/26 02:36:37    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:37    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:37    272s] # Building adder llgBox search-tree.
[03/26 02:36:37    272s] #std cell=34 (0 fixed + 34 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[03/26 02:36:37    272s] #ioInst=0 #net=58 #term=143 #term/net=2.47, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=26
[03/26 02:36:37    272s] stdCell: 34 single + 0 double + 0 multi
[03/26 02:36:37    272s] Total standard cell length = 0.1030 (mm), area = 0.0002 (mm^2)
[03/26 02:36:37    272s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3318.7M, EPOCH TIME: 1742970997.055993
[03/26 02:36:37    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:37    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:37    272s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3318.7M, EPOCH TIME: 1742970997.056884
[03/26 02:36:37    272s] Max number of tech site patterns supported in site array is 256.
[03/26 02:36:37    272s] Core basic site is CoreSite
[03/26 02:36:37    272s] DP-Init: Signature of floorplan is 59dc12630b326b40. Signature of routing blockage is a0586540467f32a4.
[03/26 02:36:37    272s] After signature check, allow fast init is false, keep pre-filter is false.
[03/26 02:36:37    272s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/26 02:36:37    272s] Use non-trimmed site array because memory saving is not enough.
[03/26 02:36:37    272s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 02:36:37    272s] SiteArray: use 12,288 bytes
[03/26 02:36:37    272s] SiteArray: current memory after site array memory allocation 3318.7M
[03/26 02:36:37    272s] SiteArray: FP blocked sites are writable
[03/26 02:36:37    272s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x49a66c00): Create thread pool 0x7f9569c18200.
[03/26 02:36:37    272s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x49a66c00): 0 out of 1 thread pools are available.
[03/26 02:36:37    272s] Keep-away cache is enable on metals: 1-11
[03/26 02:36:37    272s] Estimated cell power/ground rail width = 0.160 um
[03/26 02:36:37    272s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 02:36:37    272s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3446.7M, EPOCH TIME: 1742970997.072686
[03/26 02:36:37    272s] Process 214 (called=330 computed=9) wires and vias for routing blockage analysis
[03/26 02:36:37    272s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3446.7M, EPOCH TIME: 1742970997.072820
[03/26 02:36:37    272s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 02:36:37    272s] Atter site array init, number of instance map data is 0.
[03/26 02:36:37    272s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.017, REAL:0.016, MEM:3446.7M, EPOCH TIME: 1742970997.073046
[03/26 02:36:37    272s] 
[03/26 02:36:37    272s] Scanning PG Shapes for Pre-Colorizing...Done.
[03/26 02:36:37    272s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:36:37    272s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:36:37    272s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.018, REAL:0.017, MEM:3446.7M, EPOCH TIME: 1742970997.073301
[03/26 02:36:37    272s] 
[03/26 02:36:37    272s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:36:37    272s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:36:37    272s] Average module density = 0.698.
[03/26 02:36:37    272s] Density for the design = 0.698.
[03/26 02:36:37    272s]        = stdcell_area 515 sites (176 um^2) / alloc_area 738 sites (252 um^2).
[03/26 02:36:37    272s] Pin Density = 0.1938.
[03/26 02:36:37    272s]             = total # of pins 143 / total area 738.
[03/26 02:36:37    272s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3446.7M, EPOCH TIME: 1742970997.073486
[03/26 02:36:37    272s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:3446.7M, EPOCH TIME: 1742970997.073528
[03/26 02:36:37    272s] OPERPROF: Starting pre-place ADS at level 1, MEM:3446.7M, EPOCH TIME: 1742970997.073557
[03/26 02:36:37    272s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3446.7M, EPOCH TIME: 1742970997.073609
[03/26 02:36:37    272s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3446.7M, EPOCH TIME: 1742970997.073629
[03/26 02:36:37    272s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3446.7M, EPOCH TIME: 1742970997.073652
[03/26 02:36:37    272s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3446.7M, EPOCH TIME: 1742970997.073672
[03/26 02:36:37    272s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3446.7M, EPOCH TIME: 1742970997.073690
[03/26 02:36:37    272s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:3446.7M, EPOCH TIME: 1742970997.073742
[03/26 02:36:37    272s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3446.7M, EPOCH TIME: 1742970997.073761
[03/26 02:36:37    272s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3446.7M, EPOCH TIME: 1742970997.073786
[03/26 02:36:37    272s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:3446.7M, EPOCH TIME: 1742970997.073804
[03/26 02:36:37    272s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:3446.7M, EPOCH TIME: 1742970997.073823
[03/26 02:36:37    272s] Skip auto density screen due to aggressive settings.
[03/26 02:36:37    272s] res site 1.
[03/26 02:36:37    272s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:3446.7M, EPOCH TIME: 1742970997.073896
[03/26 02:36:37    272s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3388.7M, EPOCH TIME: 1742970997.074164
[03/26 02:36:37    272s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3388.7M, EPOCH TIME: 1742970997.074193
[03/26 02:36:37    272s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3388.7M, EPOCH TIME: 1742970997.074212
[03/26 02:36:37    272s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:3388.7M, EPOCH TIME: 1742970997.074235
[03/26 02:36:37    272s] Initial padding reaches pin density 0.211 for top
[03/26 02:36:37    272s] InitPadU 0.698 -> 0.824 for top
[03/26 02:36:37    272s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3388.7M, EPOCH TIME: 1742970997.074404
[03/26 02:36:37    272s] Enable eGR PG blockage caching
[03/26 02:36:37    272s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3388.7M, EPOCH TIME: 1742970997.074440
[03/26 02:36:37    272s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:3388.7M, EPOCH TIME: 1742970997.074471
[03/26 02:36:37    272s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3388.7M, EPOCH TIME: 1742970997.074491
[03/26 02:36:37    272s] no activity file in design. spp won't run.
[03/26 02:36:37    272s] [spp] 0
[03/26 02:36:37    272s] [adp] 0:1:1:3
[03/26 02:36:37    272s] Ignore, current top cell is adder.
[03/26 02:36:37    272s] Unignore, current top cell is adder.
[03/26 02:36:37    272s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.111, REAL:0.114, MEM:3421.6M, EPOCH TIME: 1742970997.188023
[03/26 02:36:37    272s] Ignore, current top cell is adder.
[03/26 02:36:37    272s] Clock gating cells determined by native netlist tracing.
[03/26 02:36:37    272s] no activity file in design. spp won't run.
[03/26 02:36:37    272s] no activity file in design. spp won't run.
[03/26 02:36:37    272s] Unignore, current top cell is adder.
[03/26 02:36:37    272s] Ignore, current top cell is adder.
[03/26 02:36:37    272s] Effort level <high> specified for reg2reg path_group
[03/26 02:36:37    272s] Unignore, current top cell is adder.
[03/26 02:36:37    272s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3422.6M, EPOCH TIME: 1742970997.207422
[03/26 02:36:37    272s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:3422.6M, EPOCH TIME: 1742970997.207474
[03/26 02:36:37    272s] === lastAutoLevel = 4 
[03/26 02:36:37    272s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3422.6M, EPOCH TIME: 1742970997.207612
[03/26 02:36:38    272s] OPERPROF:     Starting NP-Place at level 3, MEM:3446.6M, EPOCH TIME: 1742970998.209269
[03/26 02:36:38    272s] Iteration  1: Total net bbox = 4.617e+02 (2.13e+02 2.49e+02)
[03/26 02:36:38    272s]               Est.  stn bbox = 4.785e+02 (2.26e+02 2.52e+02)
[03/26 02:36:38    272s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3446.6M
[03/26 02:36:38    272s] Iteration  2: Total net bbox = 4.617e+02 (2.13e+02 2.49e+02)
[03/26 02:36:38    272s]               Est.  stn bbox = 4.785e+02 (2.26e+02 2.52e+02)
[03/26 02:36:38    272s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3446.6M
[03/26 02:36:38    272s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 02:36:38    272s] exp_mt_sequential is set from setPlaceMode option to 1
[03/26 02:36:38    272s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/26 02:36:38    272s] place_exp_mt_interval set to default 32
[03/26 02:36:38    272s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/26 02:36:38    272s] Iteration  3: Total net bbox = 4.568e+02 (2.10e+02 2.46e+02)
[03/26 02:36:38    272s]               Est.  stn bbox = 4.779e+02 (2.24e+02 2.54e+02)
[03/26 02:36:38    272s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3462.6M
[03/26 02:36:38    272s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 02:36:38    272s] Total number of setup views is 1.
[03/26 02:36:38    272s] Total number of active setup views is 1.
[03/26 02:36:38    272s] Active setup views:
[03/26 02:36:38    272s]     setup
[03/26 02:36:38    272s] Iteration  4: Total net bbox = 4.800e+02 (2.36e+02 2.44e+02)
[03/26 02:36:38    272s]               Est.  stn bbox = 5.069e+02 (2.53e+02 2.54e+02)
[03/26 02:36:38    272s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3462.6M
[03/26 02:36:38    272s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 02:36:38    272s] Iteration  5: Total net bbox = 4.992e+02 (2.46e+02 2.53e+02)
[03/26 02:36:38    272s]               Est.  stn bbox = 5.280e+02 (2.64e+02 2.64e+02)
[03/26 02:36:38    272s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3462.6M
[03/26 02:36:38    272s] OPERPROF:     Finished NP-Place at level 3, CPU:0.043, REAL:0.038, MEM:3462.6M, EPOCH TIME: 1742970998.247599
[03/26 02:36:38    272s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.045, REAL:1.040, MEM:3462.6M, EPOCH TIME: 1742970998.247790
[03/26 02:36:38    272s] [adp] clock
[03/26 02:36:38    272s] [adp] weight, nr nets, wire length
[03/26 02:36:38    272s] [adp]      0        1  31.833000
[03/26 02:36:38    272s] [adp] data
[03/26 02:36:38    272s] [adp] weight, nr nets, wire length
[03/26 02:36:38    272s] [adp]      0       57  507.973000
[03/26 02:36:38    272s] [adp] 0.000000|0.000000|0.000000
[03/26 02:36:38    272s] Iteration  6: Total net bbox = 5.398e+02 (2.71e+02 2.69e+02)
[03/26 02:36:38    272s]               Est.  stn bbox = 5.677e+02 (2.87e+02 2.80e+02)
[03/26 02:36:38    272s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 3462.6M
[03/26 02:36:38    272s] *** cost = 5.398e+02 (2.71e+02 2.69e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
[03/26 02:36:38    272s] Adjust Halo Group For DCLS Group
[03/26 02:36:38    272s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[03/26 02:36:38    272s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:0.178, REAL:1.179, MEM:3462.6M, EPOCH TIME: 1742970998.253944
[03/26 02:36:38    272s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3462.6M, EPOCH TIME: 1742970998.254007
[03/26 02:36:38    272s] Disable eGR PG blockage caching
[03/26 02:36:38    272s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3462.6M, EPOCH TIME: 1742970998.254032
[03/26 02:36:38    272s] Ignore, current top cell is adder.
[03/26 02:36:38    272s] Saved padding area to DB
[03/26 02:36:38    272s] Cell adder LLGs are deleted
[03/26 02:36:38    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] # Resetting pin-track-align track data.
[03/26 02:36:38    272s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[03/26 02:36:38    272s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[03/26 02:36:38    272s] Begin: Reorder Scan Chains
[03/26 02:36:38    272s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/26 02:36:38    272s] Type 'man IMPSP-9025' for more detail.
[03/26 02:36:38    272s] End: Reorder Scan Chains
[03/26 02:36:38    272s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3462.6M, EPOCH TIME: 1742970998.255386
[03/26 02:36:38    272s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3462.6M, EPOCH TIME: 1742970998.255453
[03/26 02:36:38    272s] Processing tracks to init pin-track alignment.
[03/26 02:36:38    272s] z: 2, totalTracks: 1
[03/26 02:36:38    272s] z: 4, totalTracks: 1
[03/26 02:36:38    272s] z: 6, totalTracks: 1
[03/26 02:36:38    272s] z: 8, totalTracks: 1
[03/26 02:36:38    272s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:36:38    272s] Cell adder LLGs are deleted
[03/26 02:36:38    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] # Building adder llgBox search-tree.
[03/26 02:36:38    272s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3462.6M, EPOCH TIME: 1742970998.257045
[03/26 02:36:38    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3462.6M, EPOCH TIME: 1742970998.257955
[03/26 02:36:38    272s] Max number of tech site patterns supported in site array is 256.
[03/26 02:36:38    272s] Core basic site is CoreSite
[03/26 02:36:38    272s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 02:36:38    272s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 02:36:38    272s] Fast DP-INIT is on for default
[03/26 02:36:38    272s] Keep-away cache is enable on metals: 1-11
[03/26 02:36:38    272s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 02:36:38    272s] Atter site array init, number of instance map data is 0.
[03/26 02:36:38    272s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.014, REAL:0.014, MEM:3462.6M, EPOCH TIME: 1742970998.271878
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:36:38    272s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:36:38    272s] OPERPROF:       Starting CMU at level 4, MEM:3462.6M, EPOCH TIME: 1742970998.272051
[03/26 02:36:38    272s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3462.6M, EPOCH TIME: 1742970998.272283
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 02:36:38    272s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.015, REAL:0.015, MEM:3462.6M, EPOCH TIME: 1742970998.272353
[03/26 02:36:38    272s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3462.6M, EPOCH TIME: 1742970998.272379
[03/26 02:36:38    272s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3462.6M, EPOCH TIME: 1742970998.272474
[03/26 02:36:38    272s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3462.6MB).
[03/26 02:36:38    272s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.017, REAL:0.017, MEM:3462.6M, EPOCH TIME: 1742970998.272573
[03/26 02:36:38    272s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.017, REAL:0.017, MEM:3462.6M, EPOCH TIME: 1742970998.272602
[03/26 02:36:38    272s] TDRefine: refinePlace mode is spiral
[03/26 02:36:38    272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.45693.1
[03/26 02:36:38    272s] OPERPROF: Starting Refine-Place at level 1, MEM:3462.6M, EPOCH TIME: 1742970998.272670
[03/26 02:36:38    272s] *** Starting refinePlace (0:04:33 mem=3462.6M) ***
[03/26 02:36:38    272s] Total net bbox length = 5.398e+02 (2.710e+02 2.688e+02) (ext = 2.855e+02)
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:36:38    272s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:36:38    272s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 02:36:38    272s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3462.6M, EPOCH TIME: 1742970998.272966
[03/26 02:36:38    272s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3462.6M, EPOCH TIME: 1742970998.273011
[03/26 02:36:38    272s] Set min layer with default ( 2 )
[03/26 02:36:38    272s] Set max layer with default ( 127 )
[03/26 02:36:38    272s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:36:38    272s] Min route layer (adjusted) = 2
[03/26 02:36:38    272s] Max route layer (adjusted) = 11
[03/26 02:36:38    272s] Set min layer with default ( 2 )
[03/26 02:36:38    272s] Set max layer with default ( 127 )
[03/26 02:36:38    272s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:36:38    272s] Min route layer (adjusted) = 2
[03/26 02:36:38    272s] Max route layer (adjusted) = 11
[03/26 02:36:38    272s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3462.6M, EPOCH TIME: 1742970998.275665
[03/26 02:36:38    272s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3462.6M, EPOCH TIME: 1742970998.275718
[03/26 02:36:38    272s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3462.6M, EPOCH TIME: 1742970998.275746
[03/26 02:36:38    272s] Starting refinePlace ...
[03/26 02:36:38    272s] Set min layer with default ( 2 )
[03/26 02:36:38    272s] Set max layer with default ( 127 )
[03/26 02:36:38    272s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:36:38    272s] Min route layer (adjusted) = 2
[03/26 02:36:38    272s] Max route layer (adjusted) = 11
[03/26 02:36:38    272s] Set min layer with default ( 2 )
[03/26 02:36:38    272s] Set max layer with default ( 127 )
[03/26 02:36:38    272s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:36:38    272s] Min route layer (adjusted) = 2
[03/26 02:36:38    272s] Max route layer (adjusted) = 11
[03/26 02:36:38    272s] DDP initSite1 nrRow 9 nrJob 9
[03/26 02:36:38    272s] DDP markSite nrRow 9 nrJob 9
[03/26 02:36:38    272s] ** Cut row section cpu time 0:00:00.0.
[03/26 02:36:38    272s]  ** Cut row section real time 0:00:00.0.
[03/26 02:36:38    272s]    Spread Effort: high, standalone mode, useDDP on.
[03/26 02:36:38    272s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3462.6MB) @(0:04:33 - 0:04:33).
[03/26 02:36:38    272s] Move report: preRPlace moves 34 insts, mean move: 0.66 um, max move: 1.46 um 
[03/26 02:36:38    272s] 	Max move on inst (sum_reg[6]): (18.20, 7.09) --> (18.20, 8.55)
[03/26 02:36:38    272s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[03/26 02:36:38    272s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3462.6M, EPOCH TIME: 1742970998.278718
[03/26 02:36:38    272s] Tweakage: fix icg 1, fix clk 0.
[03/26 02:36:38    272s] Tweakage: density cost 0, scale 0.4.
[03/26 02:36:38    272s] Tweakage: activity cost 0, scale 1.0.
[03/26 02:36:38    272s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3462.6M, EPOCH TIME: 1742970998.278868
[03/26 02:36:38    272s] Cut to 0 partitions.
[03/26 02:36:38    272s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3462.6M, EPOCH TIME: 1742970998.279423
[03/26 02:36:38    272s] Tweakage swap 0 pairs.
[03/26 02:36:38    272s] Tweakage perm 0 insts, flip 0 insts.
[03/26 02:36:38    272s] Tweakage perm 0 insts, flip 0 insts.
[03/26 02:36:38    272s] Tweakage swap 0 pairs.
[03/26 02:36:38    272s] Tweakage swap 2 pairs.
[03/26 02:36:38    272s] Tweakage perm 0 insts, flip 0 insts.
[03/26 02:36:38    272s] Tweakage perm 0 insts, flip 0 insts.
[03/26 02:36:38    272s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.001, REAL:0.001, MEM:3462.6M, EPOCH TIME: 1742970998.279932
[03/26 02:36:38    272s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.001, REAL:0.001, MEM:3462.6M, EPOCH TIME: 1742970998.279962
[03/26 02:36:38    272s] Cleanup congestion map
[03/26 02:36:38    272s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.001, REAL:0.001, MEM:3462.6M, EPOCH TIME: 1742970998.280011
[03/26 02:36:38    272s] Move report: Congestion aware Tweak moves 4 insts, mean move: 3.66 um, max move: 4.31 um 
[03/26 02:36:38    272s] 	Max move on inst (t1_reg[7]): (7.00, 13.68) --> (9.60, 11.97)
[03/26 02:36:38    272s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3462.6mb) @(0:04:33 - 0:04:33).
[03/26 02:36:38    272s] Cleanup congestion map
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s]  === Spiral for Logical I: (movable: 34) ===
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s]  Info: 0 filler has been deleted!
[03/26 02:36:38    272s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 02:36:38    272s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 02:36:38    272s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 02:36:38    272s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3446.6MB) @(0:04:33 - 0:04:33).
[03/26 02:36:38    272s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 02:36:38    272s] Move report: Detail placement moves 34 insts, mean move: 1.02 um, max move: 4.58 um 
[03/26 02:36:38    272s] 	Max move on inst (t2_reg[0]): (9.54, 11.63) --> (7.00, 13.68)
[03/26 02:36:38    272s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3446.6MB
[03/26 02:36:38    272s] Statistics of distance of Instance movement in refine placement:
[03/26 02:36:38    272s]   maximum (X+Y) =         4.58 um
[03/26 02:36:38    272s]   inst (t2_reg[0]) with max move: (9.5365, 11.635) -> (7, 13.68)
[03/26 02:36:38    272s]   mean    (X+Y) =         1.02 um
[03/26 02:36:38    272s] Summary Report:
[03/26 02:36:38    272s] Instances move: 34 (out of 34 movable)
[03/26 02:36:38    272s] Instances flipped: 0
[03/26 02:36:38    272s] Mean displacement: 1.02 um
[03/26 02:36:38    272s] Max displacement: 4.58 um (Instance: t2_reg[0]) (9.5365, 11.635) -> (7, 13.68)
[03/26 02:36:38    272s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFQXL
[03/26 02:36:38    272s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 02:36:38    272s] Total instances moved : 34
[03/26 02:36:38    272s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.010, REAL:0.009, MEM:3446.6M, EPOCH TIME: 1742970998.284931
[03/26 02:36:38    272s] Total net bbox length = 5.378e+02 (2.685e+02 2.693e+02) (ext = 2.906e+02)
[03/26 02:36:38    272s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3446.6MB
[03/26 02:36:38    272s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3446.6MB) @(0:04:33 - 0:04:33).
[03/26 02:36:38    272s] *** Finished refinePlace (0:04:33 mem=3446.6M) ***
[03/26 02:36:38    272s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.45693.1
[03/26 02:36:38    272s] OPERPROF: Finished Refine-Place at level 1, CPU:0.014, REAL:0.012, MEM:3446.6M, EPOCH TIME: 1742970998.285104
[03/26 02:36:38    272s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3446.6M, EPOCH TIME: 1742970998.285146
[03/26 02:36:38    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 02:36:38    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] Cell adder LLGs are deleted
[03/26 02:36:38    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] # Resetting pin-track-align track data.
[03/26 02:36:38    272s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3446.6M, EPOCH TIME: 1742970998.285865
[03/26 02:36:38    272s] *** End of Placement (cpu=0:00:01.1, real=0:00:02.0, mem=3446.6M) ***
[03/26 02:36:38    272s] Processing tracks to init pin-track alignment.
[03/26 02:36:38    272s] z: 2, totalTracks: 1
[03/26 02:36:38    272s] z: 4, totalTracks: 1
[03/26 02:36:38    272s] z: 6, totalTracks: 1
[03/26 02:36:38    272s] z: 8, totalTracks: 1
[03/26 02:36:38    272s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:36:38    272s] Cell adder LLGs are deleted
[03/26 02:36:38    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] # Building adder llgBox search-tree.
[03/26 02:36:38    272s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3446.6M, EPOCH TIME: 1742970998.287410
[03/26 02:36:38    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3446.6M, EPOCH TIME: 1742970998.288279
[03/26 02:36:38    272s] Max number of tech site patterns supported in site array is 256.
[03/26 02:36:38    272s] Core basic site is CoreSite
[03/26 02:36:38    272s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 02:36:38    272s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 02:36:38    272s] Fast DP-INIT is on for default
[03/26 02:36:38    272s] Keep-away cache is enable on metals: 1-11
[03/26 02:36:38    272s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 02:36:38    272s] Atter site array init, number of instance map data is 0.
[03/26 02:36:38    272s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:3446.6M, EPOCH TIME: 1742970998.302003
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:36:38    272s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:36:38    272s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:3446.6M, EPOCH TIME: 1742970998.302140
[03/26 02:36:38    272s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[03/26 02:36:38    272s] Density distribution unevenness ratio = 0.000%
[03/26 02:36:38    272s] Density distribution unevenness ratio (U70) = 0.000%
[03/26 02:36:38    272s] Density distribution unevenness ratio (U80) = 0.000%
[03/26 02:36:38    272s] Density distribution unevenness ratio (U90) = 0.000%
[03/26 02:36:38    272s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3446.6M, EPOCH TIME: 1742970998.302263
[03/26 02:36:38    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] Cell adder LLGs are deleted
[03/26 02:36:38    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:36:38    272s] # Resetting pin-track-align track data.
[03/26 02:36:38    272s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3446.6M, EPOCH TIME: 1742970998.302908
[03/26 02:36:38    272s] *** Free Virtual Timing Model ...(mem=3446.6M)
[03/26 02:36:38    272s] **INFO: Enable pre-place timing setting for timing analysis
[03/26 02:36:38    272s] Set Using Default Delay Limit as 101.
[03/26 02:36:38    272s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/26 02:36:38    272s] Set Default Net Delay as 0 ps.
[03/26 02:36:38    272s] Set Default Net Load as 0 pF. 
[03/26 02:36:38    272s] **INFO: Analyzing IO path groups for slack adjustment
[03/26 02:36:38    272s] Effort level <high> specified for reg2reg_tmp.45693 path_group
[03/26 02:36:38    272s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 02:36:38    272s] #################################################################################
[03/26 02:36:38    272s] # Design Stage: PreRoute
[03/26 02:36:38    272s] # Design Name: adder
[03/26 02:36:38    272s] # Design Mode: 90nm
[03/26 02:36:38    272s] # Analysis Mode: MMMC Non-OCV 
[03/26 02:36:38    272s] # Parasitics Mode: No SPEF/RCDB 
[03/26 02:36:38    272s] # Signoff Settings: SI Off 
[03/26 02:36:38    272s] #################################################################################
[03/26 02:36:38    272s] Calculate delays in BcWc mode...
[03/26 02:36:38    272s] Topological Sorting (REAL = 0:00:00.0, MEM = 3452.4M, InitMEM = 3452.4M)
[03/26 02:36:38    272s] Start delay calculation (fullDC) (1 T). (MEM=2882.96)
[03/26 02:36:38    272s] End AAE Lib Interpolated Model. (MEM=2887.027344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 02:36:38    272s] Total number of fetched objects 58
[03/26 02:36:38    272s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 02:36:38    272s] End delay calculation. (MEM=2894.02 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 02:36:38    272s] End delay calculation (fullDC). (MEM=2894.02 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 02:36:38    272s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3510.1M) ***
[03/26 02:36:38    272s] **INFO: Disable pre-place timing setting for timing analysis
[03/26 02:36:38    272s] Set Using Default Delay Limit as 1000.
[03/26 02:36:38    272s] Set Default Net Delay as 1000 ps.
[03/26 02:36:38    272s] Set Default Net Load as 0.5 pF. 
[03/26 02:36:38    272s] Info: Disable timing driven in postCTS congRepair.
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s] Starting congRepair ...
[03/26 02:36:38    272s] User Input Parameters:
[03/26 02:36:38    272s] - Congestion Driven    : On
[03/26 02:36:38    272s] - Timing Driven        : Off
[03/26 02:36:38    272s] - Area-Violation Based : On
[03/26 02:36:38    272s] - Start Rollback Level : -5
[03/26 02:36:38    272s] - Legalized            : On
[03/26 02:36:38    272s] - Window Based         : Off
[03/26 02:36:38    272s] - eDen incr mode       : Off
[03/26 02:36:38    272s] - Small incr mode      : Off
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3500.6M, EPOCH TIME: 1742970998.564390
[03/26 02:36:38    272s] Enable eGR PG blockage caching
[03/26 02:36:38    272s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3500.6M, EPOCH TIME: 1742970998.564471
[03/26 02:36:38    272s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3500.6M, EPOCH TIME: 1742970998.565043
[03/26 02:36:38    272s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:3500.6M, EPOCH TIME: 1742970998.568283
[03/26 02:36:38    272s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3500.6M, EPOCH TIME: 1742970998.568342
[03/26 02:36:38    272s] Starting Early Global Route congestion estimation: mem = 3500.6M
[03/26 02:36:38    272s] (I)      Initializing eGR engine (regular)
[03/26 02:36:38    272s] Set min layer with default ( 2 )
[03/26 02:36:38    272s] Set max layer with default ( 127 )
[03/26 02:36:38    272s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:36:38    272s] Min route layer (adjusted) = 2
[03/26 02:36:38    272s] Max route layer (adjusted) = 11
[03/26 02:36:38    272s] (I)      clean place blk overflow:
[03/26 02:36:38    272s] (I)      H : enabled 1.00 0
[03/26 02:36:38    272s] (I)      V : enabled 1.00 0
[03/26 02:36:38    272s] (I)      Initializing eGR engine (regular)
[03/26 02:36:38    272s] Set min layer with default ( 2 )
[03/26 02:36:38    272s] Set max layer with default ( 127 )
[03/26 02:36:38    272s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:36:38    272s] Min route layer (adjusted) = 2
[03/26 02:36:38    272s] Max route layer (adjusted) = 11
[03/26 02:36:38    272s] (I)      clean place blk overflow:
[03/26 02:36:38    272s] (I)      H : enabled 1.00 0
[03/26 02:36:38    272s] (I)      V : enabled 1.00 0
[03/26 02:36:38    272s] (I)      Started Early Global Route kernel ( Curr Mem: 3.32 MB )
[03/26 02:36:38    272s] (I)      Running eGR Regular flow
[03/26 02:36:38    272s] (I)      # wire layers (front) : 12
[03/26 02:36:38    272s] (I)      # wire layers (back)  : 0
[03/26 02:36:38    272s] (I)      min wire layer : 1
[03/26 02:36:38    272s] (I)      max wire layer : 11
[03/26 02:36:38    272s] (I)      # cut layers (front) : 11
[03/26 02:36:38    272s] (I)      # cut layers (back)  : 0
[03/26 02:36:38    272s] (I)      min cut layer : 1
[03/26 02:36:38    272s] (I)      max cut layer : 10
[03/26 02:36:38    272s] (I)      ================================ Layers ================================
[03/26 02:36:38    272s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:36:38    272s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 02:36:38    272s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:36:38    272s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 02:36:38    272s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:36:38    272s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:36:38    272s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:36:38    272s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:36:38    272s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:36:38    272s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:36:38    272s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:36:38    272s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:36:38    272s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 02:36:38    272s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 02:36:38    272s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 02:36:38    272s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:36:38    272s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 02:36:38    272s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 02:36:38    272s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 02:36:38    272s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 02:36:38    272s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 02:36:38    272s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 02:36:38    272s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 02:36:38    272s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 02:36:38    272s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 02:36:38    272s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 02:36:38    272s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 02:36:38    272s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 02:36:38    272s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:36:38    272s] (I)      Started Import and model ( Curr Mem: 3.32 MB )
[03/26 02:36:38    272s] (I)      == Non-default Options ==
[03/26 02:36:38    272s] (I)      Maximum routing layer                              : 11
[03/26 02:36:38    272s] (I)      Top routing layer                                  : 11
[03/26 02:36:38    272s] (I)      Number of threads                                  : 1
[03/26 02:36:38    272s] (I)      Route tie net to shape                             : auto
[03/26 02:36:38    272s] (I)      Use non-blocking free Dbs wires                    : false
[03/26 02:36:38    272s] (I)      Method to set GCell size                           : row
[03/26 02:36:38    272s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 02:36:38    272s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 02:36:38    272s] (I)      ============== Pin Summary ==============
[03/26 02:36:38    272s] (I)      +-------+--------+---------+------------+
[03/26 02:36:38    272s] (I)      | Layer | # pins | % total |      Group |
[03/26 02:36:38    272s] (I)      +-------+--------+---------+------------+
[03/26 02:36:38    272s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 02:36:38    272s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 02:36:38    272s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 02:36:38    272s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 02:36:38    272s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 02:36:38    272s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 02:36:38    272s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 02:36:38    272s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 02:36:38    272s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 02:36:38    272s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 02:36:38    272s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 02:36:38    272s] (I)      +-------+--------+---------+------------+
[03/26 02:36:38    272s] (I)      Custom ignore net properties:
[03/26 02:36:38    272s] (I)      1 : NotLegal
[03/26 02:36:38    272s] (I)      Default ignore net properties:
[03/26 02:36:38    272s] (I)      1 : Special
[03/26 02:36:38    272s] (I)      2 : Analog
[03/26 02:36:38    272s] (I)      3 : Fixed
[03/26 02:36:38    272s] (I)      4 : Skipped
[03/26 02:36:38    272s] (I)      5 : MixedSignal
[03/26 02:36:38    272s] (I)      Prerouted net properties:
[03/26 02:36:38    272s] (I)      1 : NotLegal
[03/26 02:36:38    272s] (I)      2 : Special
[03/26 02:36:38    272s] (I)      3 : Analog
[03/26 02:36:38    272s] (I)      4 : Fixed
[03/26 02:36:38    272s] (I)      5 : Skipped
[03/26 02:36:38    272s] (I)      6 : MixedSignal
[03/26 02:36:38    272s] [NR-eGR] Early global route reroute all routable nets
[03/26 02:36:38    272s] (I)      Use row-based GCell size
[03/26 02:36:38    272s] (I)      Use row-based GCell align
[03/26 02:36:38    272s] (I)      layer 0 area = 80000
[03/26 02:36:38    272s] (I)      layer 1 area = 80000
[03/26 02:36:38    272s] (I)      layer 2 area = 80000
[03/26 02:36:38    272s] (I)      layer 3 area = 80000
[03/26 02:36:38    272s] (I)      layer 4 area = 80000
[03/26 02:36:38    272s] (I)      layer 5 area = 80000
[03/26 02:36:38    272s] (I)      layer 6 area = 80000
[03/26 02:36:38    272s] (I)      layer 7 area = 80000
[03/26 02:36:38    272s] (I)      layer 8 area = 80000
[03/26 02:36:38    272s] (I)      layer 9 area = 400000
[03/26 02:36:38    272s] (I)      layer 10 area = 400000
[03/26 02:36:38    272s] (I)      GCell unit size   : 3420
[03/26 02:36:38    272s] (I)      GCell multiplier  : 1
[03/26 02:36:38    272s] (I)      GCell row height  : 3420
[03/26 02:36:38    272s] (I)      Actual row height : 3420
[03/26 02:36:38    272s] (I)      GCell align ref   : 10000 10260
[03/26 02:36:38    272s] [NR-eGR] Track table information for default rule: 
[03/26 02:36:38    272s] [NR-eGR] Metal1 has single uniform track structure
[03/26 02:36:38    272s] [NR-eGR] Metal2 has single uniform track structure
[03/26 02:36:38    272s] [NR-eGR] Metal3 has single uniform track structure
[03/26 02:36:38    272s] [NR-eGR] Metal4 has single uniform track structure
[03/26 02:36:38    272s] [NR-eGR] Metal5 has single uniform track structure
[03/26 02:36:38    272s] [NR-eGR] Metal6 has single uniform track structure
[03/26 02:36:38    272s] [NR-eGR] Metal7 has single uniform track structure
[03/26 02:36:38    272s] [NR-eGR] Metal8 has single uniform track structure
[03/26 02:36:38    272s] [NR-eGR] Metal9 has single uniform track structure
[03/26 02:36:38    272s] [NR-eGR] Metal10 has single uniform track structure
[03/26 02:36:38    272s] [NR-eGR] Metal11 has single uniform track structure
[03/26 02:36:38    272s] (I)      ================== Default via ===================
[03/26 02:36:38    272s] (I)      +----+------------------+------------------------+
[03/26 02:36:38    272s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 02:36:38    272s] (I)      +----+------------------+------------------------+
[03/26 02:36:38    272s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[03/26 02:36:38    272s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 02:36:38    272s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 02:36:38    272s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 02:36:38    272s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[03/26 02:36:38    272s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 02:36:38    272s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[03/26 02:36:38    272s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 02:36:38    272s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 02:36:38    272s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 02:36:38    272s] (I)      +----+------------------+------------------------+
[03/26 02:36:38    272s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 02:36:38    272s] [NR-eGR] Read 712 PG shapes
[03/26 02:36:38    272s] [NR-eGR] Read 0 clock shapes
[03/26 02:36:38    272s] [NR-eGR] Read 0 other shapes
[03/26 02:36:38    272s] [NR-eGR] #Routing Blockages  : 0
[03/26 02:36:38    272s] [NR-eGR] #Bump Blockages     : 0
[03/26 02:36:38    272s] [NR-eGR] #Instance Blockages : 0
[03/26 02:36:38    272s] [NR-eGR] #PG Blockages       : 712
[03/26 02:36:38    272s] [NR-eGR] #Halo Blockages     : 0
[03/26 02:36:38    272s] [NR-eGR] #Boundary Blockages : 0
[03/26 02:36:38    272s] [NR-eGR] #Clock Blockages    : 0
[03/26 02:36:38    272s] [NR-eGR] #Other Blockages    : 0
[03/26 02:36:38    272s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 02:36:38    272s] [NR-eGR] #prerouted nets         : 0
[03/26 02:36:38    272s] [NR-eGR] #prerouted special nets : 0
[03/26 02:36:38    272s] [NR-eGR] #prerouted wires        : 0
[03/26 02:36:38    272s] [NR-eGR] Read 57 nets ( ignored 0 )
[03/26 02:36:38    272s] (I)        Front-side 57 ( ignored 0 )
[03/26 02:36:38    272s] (I)        Back-side  0 ( ignored 0 )
[03/26 02:36:38    272s] (I)        Both-side  0 ( ignored 0 )
[03/26 02:36:38    272s] (I)      dcls route internal nets
[03/26 02:36:38    272s] (I)      dcls route interface nets
[03/26 02:36:38    272s] (I)      dcls route common nets
[03/26 02:36:38    272s] (I)      Reading macro buffers
[03/26 02:36:38    272s] (I)      Number of macro buffers: 0
[03/26 02:36:38    272s] (I)      early_global_route_priority property id does not exist.
[03/26 02:36:38    272s] (I)      Read Num Blocks=712  Num Prerouted Wires=0  Num CS=0
[03/26 02:36:38    272s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 0
[03/26 02:36:38    272s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 0
[03/26 02:36:38    272s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 0
[03/26 02:36:38    272s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 02:36:38    272s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 02:36:38    272s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 02:36:38    272s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 02:36:38    272s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 02:36:38    272s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 02:36:38    272s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 02:36:38    272s] (I)      Number of ignored nets                =      0
[03/26 02:36:38    272s] (I)      Number of connected nets              =      0
[03/26 02:36:38    272s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 02:36:38    272s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 02:36:38    272s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 02:36:38    272s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 02:36:38    272s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 02:36:38    272s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 02:36:38    272s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 02:36:38    272s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/26 02:36:38    272s] (I)      Ndr track 0 does not exist
[03/26 02:36:38    272s] (I)      ---------------------Grid Graph Info--------------------
[03/26 02:36:38    272s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 02:36:38    272s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 02:36:38    272s] (I)      Site width          :   400  (dbu)
[03/26 02:36:38    272s] (I)      Row height          :  3420  (dbu)
[03/26 02:36:38    272s] (I)      GCell row height    :  3420  (dbu)
[03/26 02:36:38    272s] (I)      GCell width         :  3420  (dbu)
[03/26 02:36:38    272s] (I)      GCell height        :  3420  (dbu)
[03/26 02:36:38    272s] (I)      Grid                :    15    15    11
[03/26 02:36:38    272s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 02:36:38    272s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 02:36:38    272s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 02:36:38    272s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 02:36:38    272s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 02:36:38    272s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 02:36:38    272s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 02:36:38    272s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 02:36:38    272s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 02:36:38    272s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 02:36:38    272s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 02:36:38    272s] (I)      --------------------------------------------------------
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s] [NR-eGR] ============ Routing rule table ============
[03/26 02:36:38    272s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 57
[03/26 02:36:38    272s] [NR-eGR] ========================================
[03/26 02:36:38    272s] [NR-eGR] 
[03/26 02:36:38    272s] (I)      ==== NDR : (Default) ====
[03/26 02:36:38    272s] (I)      +--------------+--------+
[03/26 02:36:38    272s] (I)      |           ID |      0 |
[03/26 02:36:38    272s] (I)      |      Default |    yes |
[03/26 02:36:38    272s] (I)      |  Clk Special |     no |
[03/26 02:36:38    272s] (I)      | Hard spacing |     no |
[03/26 02:36:38    272s] (I)      |    NDR track | (none) |
[03/26 02:36:38    272s] (I)      |      NDR via | (none) |
[03/26 02:36:38    272s] (I)      |  Extra space |      0 |
[03/26 02:36:38    272s] (I)      |      Shields |      0 |
[03/26 02:36:38    272s] (I)      |   Demand (H) |      1 |
[03/26 02:36:38    272s] (I)      |   Demand (V) |      1 |
[03/26 02:36:38    272s] (I)      |        #Nets |     57 |
[03/26 02:36:38    272s] (I)      +--------------+--------+
[03/26 02:36:38    272s] (I)      +---------------------------------------------------------------------------------------+
[03/26 02:36:38    272s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 02:36:38    272s] (I)      +---------------------------------------------------------------------------------------+
[03/26 02:36:38    272s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:36:38    272s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:36:38    272s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:36:38    272s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:36:38    272s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:36:38    272s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:36:38    272s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:36:38    272s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:36:38    272s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 02:36:38    272s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 02:36:38    272s] (I)      +---------------------------------------------------------------------------------------+
[03/26 02:36:38    272s] (I)      =============== Blocked Tracks ===============
[03/26 02:36:38    272s] (I)      +-------+---------+----------+---------------+
[03/26 02:36:38    272s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 02:36:38    272s] (I)      +-------+---------+----------+---------------+
[03/26 02:36:38    272s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 02:36:38    272s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 02:36:38    272s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 02:36:38    272s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 02:36:38    272s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 02:36:38    272s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 02:36:38    272s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 02:36:38    272s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 02:36:38    272s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 02:36:38    272s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 02:36:38    272s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 02:36:38    272s] (I)      +-------+---------+----------+---------------+
[03/26 02:36:38    272s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.32 MB )
[03/26 02:36:38    272s] (I)      Reset routing kernel
[03/26 02:36:38    272s] (I)      Started Global Routing ( Curr Mem: 3.32 MB )
[03/26 02:36:38    272s] (I)      totalPins=141  totalGlobalPin=139 (98.58%)
[03/26 02:36:38    272s] (I)      ================== Net Group Info ==================
[03/26 02:36:38    272s] (I)      +----+----------------+--------------+-------------+
[03/26 02:36:38    272s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 02:36:38    272s] (I)      +----+----------------+--------------+-------------+
[03/26 02:36:38    272s] (I)      |  1 |             57 |    Metal2(2) | Metal11(11) |
[03/26 02:36:38    272s] (I)      +----+----------------+--------------+-------------+
[03/26 02:36:38    272s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 02:36:38    272s] (I)      total 2D Demand : 2 = (0 H, 2 V)
[03/26 02:36:38    272s] (I)      init route region map
[03/26 02:36:38    272s] (I)      #blocked GCells = 0
[03/26 02:36:38    272s] (I)      #regions = 1
[03/26 02:36:38    272s] (I)      init safety region map
[03/26 02:36:38    272s] (I)      #blocked GCells = 0
[03/26 02:36:38    272s] (I)      #regions = 1
[03/26 02:36:38    272s] [NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 11]
[03/26 02:36:38    272s] (I)      
[03/26 02:36:38    272s] (I)      ============  Phase 1a Route ============
[03/26 02:36:38    272s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 02:36:38    272s] (I)      
[03/26 02:36:38    272s] (I)      ============  Phase 1b Route ============
[03/26 02:36:38    272s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 02:36:38    272s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.386500e+02um
[03/26 02:36:38    272s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 02:36:38    272s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 02:36:38    272s] (I)      
[03/26 02:36:38    272s] (I)      ============  Phase 1c Route ============
[03/26 02:36:38    272s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 02:36:38    272s] (I)      
[03/26 02:36:38    272s] (I)      ============  Phase 1d Route ============
[03/26 02:36:38    272s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 02:36:38    272s] (I)      
[03/26 02:36:38    272s] (I)      ============  Phase 1e Route ============
[03/26 02:36:38    272s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 02:36:38    272s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.386500e+02um
[03/26 02:36:38    272s] (I)      
[03/26 02:36:38    272s] (I)      ============  Phase 1l Route ============
[03/26 02:36:38    272s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 02:36:38    272s] (I)      Layer  2:       1616       195         0           0        1796    ( 0.00%) 
[03/26 02:36:38    272s] (I)      Layer  3:       1774       163         0           0        1890    ( 0.00%) 
[03/26 02:36:38    272s] (I)      Layer  4:       1616         1         0           0        1796    ( 0.00%) 
[03/26 02:36:38    272s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 02:36:38    272s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 02:36:38    272s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 02:36:38    272s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 02:36:38    272s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 02:36:38    272s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 02:36:38    272s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 02:36:38    272s] (I)      Total:         14031       359         0         737       15475    ( 4.55%) 
[03/26 02:36:38    272s] (I)      
[03/26 02:36:38    272s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 02:36:38    272s] [NR-eGR]                        OverCon            
[03/26 02:36:38    272s] [NR-eGR]                         #Gcell     %Gcell
[03/26 02:36:38    272s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 02:36:38    272s] [NR-eGR] ----------------------------------------------
[03/26 02:36:38    272s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 02:36:38    272s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 02:36:38    272s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 02:36:38    272s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 02:36:38    272s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 02:36:38    272s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 02:36:38    272s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 02:36:38    272s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 02:36:38    272s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 02:36:38    272s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 02:36:38    272s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 02:36:38    272s] [NR-eGR] ----------------------------------------------
[03/26 02:36:38    272s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 02:36:38    272s] [NR-eGR] 
[03/26 02:36:38    272s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.32 MB )
[03/26 02:36:38    272s] (I)      Updating congestion map
[03/26 02:36:38    272s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 02:36:38    272s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 02:36:38    272s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.32 MB )
[03/26 02:36:38    272s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3421.6M
[03/26 02:36:38    272s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.021, REAL:0.021, MEM:3421.6M, EPOCH TIME: 1742970998.589772
[03/26 02:36:38    272s] OPERPROF: Starting HotSpotCal at level 1, MEM:3421.6M, EPOCH TIME: 1742970998.589798
[03/26 02:36:38    272s] [hotspot] +------------+---------------+---------------+
[03/26 02:36:38    272s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 02:36:38    272s] [hotspot] +------------+---------------+---------------+
[03/26 02:36:38    272s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 02:36:38    272s] [hotspot] +------------+---------------+---------------+
[03/26 02:36:38    272s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 02:36:38    272s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 02:36:38    272s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3437.6M, EPOCH TIME: 1742970998.590399
[03/26 02:36:38    272s] Skipped repairing congestion.
[03/26 02:36:38    272s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3437.6M, EPOCH TIME: 1742970998.590469
[03/26 02:36:38    272s] Starting Early Global Route wiring: mem = 3437.6M
[03/26 02:36:38    272s] (I)      Running track assignment and export wires
[03/26 02:36:38    272s] (I)      Delete wires for 57 nets 
[03/26 02:36:38    272s] (I)      ============= Track Assignment ============
[03/26 02:36:38    272s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.33 MB )
[03/26 02:36:38    272s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 02:36:38    272s] (I)      Run Multi-thread track assignment
[03/26 02:36:38    272s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.33 MB )
[03/26 02:36:38    272s] (I)      Started Export ( Curr Mem: 3.33 MB )
[03/26 02:36:38    272s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 02:36:38    272s] [NR-eGR] Total eGR-routed clock nets wire length: 75um, number of vias: 71
[03/26 02:36:38    272s] [NR-eGR] --------------------------------------------------------------------------
[03/26 02:36:38    272s] [NR-eGR]                  Length (um)  Vias 
[03/26 02:36:38    272s] [NR-eGR] -----------------------------------
[03/26 02:36:38    272s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 02:36:38    272s] [NR-eGR]  Metal2   (2V)           289   190 
[03/26 02:36:38    272s] [NR-eGR]  Metal3   (3H)           285     2 
[03/26 02:36:38    272s] [NR-eGR]  Metal4   (4V)             2     0 
[03/26 02:36:38    272s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 02:36:38    272s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 02:36:38    272s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 02:36:38    272s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 02:36:38    272s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 02:36:38    272s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 02:36:38    272s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 02:36:38    272s] [NR-eGR] -----------------------------------
[03/26 02:36:38    272s] [NR-eGR]           Total          575   333 
[03/26 02:36:38    272s] [NR-eGR] --------------------------------------------------------------------------
[03/26 02:36:38    272s] [NR-eGR] Total half perimeter of net bounding box: 538um
[03/26 02:36:38    272s] [NR-eGR] Total length: 575um, number of vias: 333
[03/26 02:36:38    272s] [NR-eGR] --------------------------------------------------------------------------
[03/26 02:36:38    272s] (I)      == Layer wire length by net rule ==
[03/26 02:36:38    272s] (I)                       Default 
[03/26 02:36:38    272s] (I)      -------------------------
[03/26 02:36:38    272s] (I)       Metal1   (1H)       0um 
[03/26 02:36:38    272s] (I)       Metal2   (2V)     289um 
[03/26 02:36:38    272s] (I)       Metal3   (3H)     285um 
[03/26 02:36:38    272s] (I)       Metal4   (4V)       2um 
[03/26 02:36:38    272s] (I)       Metal5   (5H)       0um 
[03/26 02:36:38    272s] (I)       Metal6   (6V)       0um 
[03/26 02:36:38    272s] (I)       Metal7   (7H)       0um 
[03/26 02:36:38    272s] (I)       Metal8   (8V)       0um 
[03/26 02:36:38    272s] (I)       Metal9   (9H)       0um 
[03/26 02:36:38    272s] (I)       Metal10  (10V)      0um 
[03/26 02:36:38    272s] (I)       Metal11  (11H)      0um 
[03/26 02:36:38    272s] (I)      -------------------------
[03/26 02:36:38    272s] (I)                Total    575um 
[03/26 02:36:38    272s] (I)      == Layer via count by net rule ==
[03/26 02:36:38    272s] (I)                       Default 
[03/26 02:36:38    272s] (I)      -------------------------
[03/26 02:36:38    272s] (I)       Metal1   (1H)       141 
[03/26 02:36:38    272s] (I)       Metal2   (2V)       190 
[03/26 02:36:38    272s] (I)       Metal3   (3H)         2 
[03/26 02:36:38    272s] (I)       Metal4   (4V)         0 
[03/26 02:36:38    272s] (I)       Metal5   (5H)         0 
[03/26 02:36:38    272s] (I)       Metal6   (6V)         0 
[03/26 02:36:38    272s] (I)       Metal7   (7H)         0 
[03/26 02:36:38    272s] (I)       Metal8   (8V)         0 
[03/26 02:36:38    272s] (I)       Metal9   (9H)         0 
[03/26 02:36:38    272s] (I)       Metal10  (10V)        0 
[03/26 02:36:38    272s] (I)       Metal11  (11H)        0 
[03/26 02:36:38    272s] (I)      -------------------------
[03/26 02:36:38    272s] (I)                Total      333 
[03/26 02:36:38    272s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.33 MB )
[03/26 02:36:38    272s] eee: RC Grid memory freed = 528 (2 X 2 X 11 X 12b)
[03/26 02:36:38    272s] (I)      Global routing data unavailable, rerun eGR
[03/26 02:36:38    272s] (I)      Initializing eGR engine (regular)
[03/26 02:36:38    272s] Set min layer with default ( 2 )
[03/26 02:36:38    272s] Set max layer with default ( 127 )
[03/26 02:36:38    272s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:36:38    272s] Min route layer (adjusted) = 2
[03/26 02:36:38    272s] Max route layer (adjusted) = 11
[03/26 02:36:38    272s] (I)      clean place blk overflow:
[03/26 02:36:38    272s] (I)      H : enabled 1.00 0
[03/26 02:36:38    272s] (I)      V : enabled 1.00 0
[03/26 02:36:38    272s] Early Global Route wiring runtime: 0.01 seconds, mem = 3437.6M
[03/26 02:36:38    272s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.005, REAL:0.005, MEM:3437.6M, EPOCH TIME: 1742970998.595602
[03/26 02:36:38    272s] Tdgp not enabled or already been cleared! skip clearing
[03/26 02:36:38    272s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[03/26 02:36:38    272s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3437.6M, EPOCH TIME: 1742970998.596443
[03/26 02:36:38    272s] Deleting eGR PG blockage cache
[03/26 02:36:38    272s] Disable eGR PG blockage caching
[03/26 02:36:38    272s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3437.6M, EPOCH TIME: 1742970998.596493
[03/26 02:36:38    272s] *** Finishing placeDesign default flow ***
[03/26 02:36:38    272s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 3437.6M **
[03/26 02:36:38    272s] Tdgp not enabled or already been cleared! skip clearing
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s] *** Summary of all messages that are not suppressed in this session:
[03/26 02:36:38    272s] Severity  ID               Count  Summary                                  
[03/26 02:36:38    272s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[03/26 02:36:38    272s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/26 02:36:38    272s] *** Message Summary: 3 warning(s), 0 error(s)
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s] *** placeDesign #1 [finish] () : cpu/real = 0:00:02.4/0:00:03.5 (0.7), totSession cpu/real = 0:04:32.9/0:38:37.3 (0.1), mem = 3437.6M
[03/26 02:36:38    272s] 
[03/26 02:36:38    272s] =============================================================================================
[03/26 02:36:38    272s]  Final TAT Report : placeDesign #1                                              23.13-s082_1
[03/26 02:36:38    272s] =============================================================================================
[03/26 02:36:38    272s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:36:38    272s] ---------------------------------------------------------------------------------------------
[03/26 02:36:38    272s] [ RefinePlace            ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:36:38    272s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[03/26 02:36:38    272s] [ FullDelayCalc          ]      3   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    0.9
[03/26 02:36:38    272s] [ TimingUpdate           ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[03/26 02:36:38    272s] [ MISC                   ]          0:00:03.3  (  93.9 % )     0:00:03.3 /  0:00:02.2    0.7
[03/26 02:36:38    272s] ---------------------------------------------------------------------------------------------
[03/26 02:36:38    272s]  placeDesign #1 TOTAL               0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:02.4    0.7
[03/26 02:36:38    272s] ---------------------------------------------------------------------------------------------
[03/26 02:38:05    276s] <CMD> checkPlace
[03/26 02:38:05    276s] OPERPROF: Starting checkPlace at level 1, MEM:3448.3M, EPOCH TIME: 1742971085.965157
[03/26 02:38:05    276s] Processing tracks to init pin-track alignment.
[03/26 02:38:05    276s] z: 2, totalTracks: 1
[03/26 02:38:05    276s] z: 4, totalTracks: 1
[03/26 02:38:05    276s] z: 6, totalTracks: 1
[03/26 02:38:05    276s] z: 8, totalTracks: 1
[03/26 02:38:05    276s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:38:05    276s] Cell adder LLGs are deleted
[03/26 02:38:05    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:38:05    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:38:05    276s] # Building adder llgBox search-tree.
[03/26 02:38:05    276s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3448.3M, EPOCH TIME: 1742971085.966455
[03/26 02:38:05    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:38:05    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:38:05    276s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3448.3M, EPOCH TIME: 1742971085.967110
[03/26 02:38:05    276s] Max number of tech site patterns supported in site array is 256.
[03/26 02:38:05    276s] Core basic site is CoreSite
[03/26 02:38:05    276s] After signature check, allow fast init is false, keep pre-filter is true.
[03/26 02:38:05    276s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/26 02:38:05    276s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 02:38:05    276s] SiteArray: use 12,288 bytes
[03/26 02:38:05    276s] SiteArray: current memory after site array memory allocation 3448.3M
[03/26 02:38:05    276s] SiteArray: FP blocked sites are writable
[03/26 02:38:05    276s] Keep-away cache is enable on metals: 1-11
[03/26 02:38:05    276s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 02:38:05    276s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3448.3M, EPOCH TIME: 1742971085.976939
[03/26 02:38:05    276s] Process 214 (called=330 computed=9) wires and vias for routing blockage analysis
[03/26 02:38:05    276s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3448.3M, EPOCH TIME: 1742971085.977010
[03/26 02:38:05    276s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 02:38:05    276s] Atter site array init, number of instance map data is 0.
[03/26 02:38:05    276s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.010, MEM:3448.3M, EPOCH TIME: 1742971085.977109
[03/26 02:38:05    276s] 
[03/26 02:38:05    276s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:38:05    276s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:38:05    276s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3448.3M, EPOCH TIME: 1742971085.977222
[03/26 02:38:05    276s] Begin checking placement ... (start mem=3448.3M, init mem=3448.3M)
[03/26 02:38:05    276s] Begin checking exclusive groups violation ...
[03/26 02:38:05    276s] There are 0 groups to check, max #box is 0, total #box is 0
[03/26 02:38:05    276s] Finished checking exclusive groups violations. Found 0 Vio.
[03/26 02:38:05    276s] 
[03/26 02:38:05    276s] Running CheckPlace using 1 thread in normal mode...
[03/26 02:38:05    276s] 
[03/26 02:38:05    276s] ...checkPlace normal is done!
[03/26 02:38:05    276s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3448.3M, EPOCH TIME: 1742971085.977822
[03/26 02:38:05    276s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3448.3M, EPOCH TIME: 1742971085.977849
[03/26 02:38:05    276s] *info: Placed = 34            
[03/26 02:38:05    276s] *info: Unplaced = 0           
[03/26 02:38:05    276s] Placement Density:69.78%(176/252)
[03/26 02:38:05    276s] Placement Density (including fixed std cells):69.78%(176/252)
[03/26 02:38:05    276s] Cell adder LLGs are deleted
[03/26 02:38:05    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 02:38:05    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:38:05    276s] # Resetting pin-track-align track data.
[03/26 02:38:05    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:38:05    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:38:05    276s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3448.3M)
[03/26 02:38:05    276s] OPERPROF: Finished checkPlace at level 1, CPU:0.013, REAL:0.013, MEM:3448.3M, EPOCH TIME: 1742971085.978478
[03/26 02:38:38    277s] <CMD> setDrawView place
[03/26 02:38:40    277s] <CMD> zoomBox -13.99600 -7.00000 45.81600 23.31950
[03/26 02:38:40    277s] <CMD> zoomBox -3.83750 1.64550 32.89500 20.26600
[03/26 02:38:41    277s] <CMD> zoomBox 2.39200 6.96400 24.95100 18.39950
[03/26 02:38:46    277s] <CMD> zoomBox -3.83900 1.64550 32.89500 20.26650
[03/26 02:38:46    277s] <CMD> zoomBox -10.05800 -3.66550 40.78500 22.10750
[03/26 02:38:54    278s] <CMD> zoomBox -5.43000 1.90000 31.30400 20.52100
[03/26 02:38:55    278s] <CMD> zoomBox -7.89750 -0.27100 35.31900 21.63600
[03/26 02:38:55    278s] <CMD> zoomBox -14.24050 -6.05600 45.57500 24.26550
[03/26 02:39:29    279s] <CMD> zoomBox -1.27750 1.78350 29.94700 17.61150
[03/26 02:39:29    279s] <CMD> zoomBox 5.00550 6.48750 21.30600 14.75050
[03/26 02:39:30    279s] <CMD> is_innovus_plus
[03/26 02:39:48    280s] <CMD> is_innovus_plus
[03/26 02:40:25    287s] <CMD> saveDesign adder_placed
[03/26 02:40:25    287s] #% Begin save design ... (date=03/26 02:40:25, mem=2854.9M)
[03/26 02:40:25    287s] % Begin Save ccopt configuration ... (date=03/26 02:40:25, mem=2854.9M)
[03/26 02:40:25    287s] % End Save ccopt configuration ... (date=03/26 02:40:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2855.1M, current mem=2855.1M)
[03/26 02:40:25    287s] % Begin Save netlist data ... (date=03/26 02:40:25, mem=2855.1M)
[03/26 02:40:25    287s] Writing Binary DB to adder_placed.dat/adder.v.bin in single-threaded mode...
[03/26 02:40:25    287s] % End Save netlist data ... (date=03/26 02:40:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2855.1M, current mem=2855.1M)
[03/26 02:40:25    287s] Saving symbol-table file ...
[03/26 02:40:25    287s] Saving congestion map file adder_placed.dat/adder.route.congmap.gz ...
[03/26 02:40:25    287s] % Begin Save AAE data ... (date=03/26 02:40:25, mem=2855.6M)
[03/26 02:40:25    287s] Saving AAE Data ...
[03/26 02:40:25    287s] % End Save AAE data ... (date=03/26 02:40:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2855.8M, current mem=2855.8M)
[03/26 02:40:25    287s] Saving preference file adder_placed.dat/gui.pref.tcl ...
[03/26 02:40:25    287s] Saving mode setting ...
[03/26 02:40:25    287s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[03/26 02:40:25    287s] Saving global file ...
[03/26 02:40:25    287s] % Begin Save floorplan data ... (date=03/26 02:40:25, mem=2857.0M)
[03/26 02:40:25    287s] Saving floorplan file ...
[03/26 02:40:25    287s] % End Save floorplan data ... (date=03/26 02:40:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2857.0M, current mem=2857.0M)
[03/26 02:40:25    287s] Saving PG file adder_placed.dat/adder.pg.gz, version#2, (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:40:25 2025)
[03/26 02:40:25    287s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3438.8M) ***
[03/26 02:40:25    287s] *info - save blackBox cells to lef file adder_placed.dat/adder.bbox.lef
[03/26 02:40:25    287s] Saving Drc markers ...
[03/26 02:40:25    287s] ... No Drc file written since there is no markers found.
[03/26 02:40:25    287s] % Begin Save placement data ... (date=03/26 02:40:25, mem=2857.0M)
[03/26 02:40:25    287s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/26 02:40:25    287s] Save Adaptive View Pruning View Names to Binary file
[03/26 02:40:25    287s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3441.8M) ***
[03/26 02:40:25    287s] % End Save placement data ... (date=03/26 02:40:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2857.0M, current mem=2857.0M)
[03/26 02:40:25    287s] % Begin Save routing data ... (date=03/26 02:40:25, mem=2857.0M)
[03/26 02:40:25    287s] Saving route file ...
[03/26 02:40:25    287s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3438.8M) ***
[03/26 02:40:25    287s] % End Save routing data ... (date=03/26 02:40:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2857.1M, current mem=2857.1M)
[03/26 02:40:25    287s] Saving property file adder_placed.dat/adder.prop
[03/26 02:40:25    287s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3441.8M) ***
[03/26 02:40:25    288s] % Begin Save power constraints data ... (date=03/26 02:40:25, mem=2857.1M)
[03/26 02:40:25    288s] % End Save power constraints data ... (date=03/26 02:40:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2857.1M, current mem=2857.1M)
[03/26 02:40:25    288s] Generated self-contained design adder_placed.dat
[03/26 02:40:25    288s] #% End save design ... (date=03/26 02:40:25, total cpu=0:00:00.6, real=0:00:00.0, peak res=2857.5M, current mem=2857.5M)
[03/26 02:40:26    288s] 
[03/26 02:40:26    288s] *** Summary of all messages that are not suppressed in this session:
[03/26 02:40:26    288s] Severity  ID               Count  Summary                                  
[03/26 02:40:26    288s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[03/26 02:40:26    288s] *** Message Summary: 1 warning(s), 0 error(s)
[03/26 02:40:26    288s] 
[03/26 02:41:08    289s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 02:41:08    289s] #################################################################################
[03/26 02:41:08    289s] # Design Stage: PreRoute
[03/26 02:41:08    289s] # Design Name: adder
[03/26 02:41:08    289s] # Design Mode: 90nm
[03/26 02:41:08    289s] # Analysis Mode: MMMC Non-OCV 
[03/26 02:41:08    289s] # Parasitics Mode: No SPEF/RCDB 
[03/26 02:41:08    289s] # Signoff Settings: SI Off 
[03/26 02:41:08    289s] #################################################################################
[03/26 02:41:08    289s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 02:41:08    289s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 02:41:08    289s] Type 'man IMPEXT-3530' for more detail.
[03/26 02:41:08    289s] PreRoute RC Extraction called for design adder.
[03/26 02:41:08    289s] RC Extraction called in multi-corner(1) mode.
[03/26 02:41:08    289s] RCMode: PreRoute
[03/26 02:41:08    289s]       RC Corner Indexes            0   
[03/26 02:41:08    289s] Capacitance Scaling Factor   : 1.00000 
[03/26 02:41:08    289s] Resistance Scaling Factor    : 1.00000 
[03/26 02:41:08    289s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 02:41:08    289s] Clock Res. Scaling Factor    : 1.00000 
[03/26 02:41:08    289s] Shrink Factor                : 0.90000
[03/26 02:41:08    289s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 02:41:08    289s] Using capacitance table file ...
[03/26 02:41:08    289s] <CMD> getNanoRouteMode -routeStrictlyHonorNonDefaultRule -quiet
[03/26 02:41:08    289s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 02:41:08    289s] Updating RC Grid density data for preRoute extraction ...
[03/26 02:41:08    289s] eee: pegSigSF=1.070000
[03/26 02:41:08    289s] Initializing multi-corner capacitance tables ... 
[03/26 02:41:08    289s] Initializing multi-corner resistance tables ...
[03/26 02:41:08    289s] Creating RPSQ from WeeR and WRes ...
[03/26 02:41:08    289s] eee: Grid unit RC data computation started
[03/26 02:41:08    289s] eee: Grid unit RC data computation completed
[03/26 02:41:08    289s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 02:41:08    289s] eee: l=2 avDens=0.049368 usedTrk=16.883918 availTrk=342.000000 sigTrk=16.883918
[03/26 02:41:08    289s] eee: l=3 avDens=0.046264 usedTrk=16.654971 availTrk=360.000000 sigTrk=16.654971
[03/26 02:41:08    289s] eee: l=4 avDens=0.001265 usedTrk=0.108187 availTrk=85.500000 sigTrk=0.108187
[03/26 02:41:08    289s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:41:08    289s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:41:08    289s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:41:08    289s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:41:08    289s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 02:41:08    289s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 02:41:08    289s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 02:41:08    289s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 02:41:08    289s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 02:41:08    289s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.003200 aWlH=0.000000 lMod=0 pMax=0.804300 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 02:41:08    289s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 02:41:08    289s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 02:41:08    289s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 02:41:08    289s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 02:41:08    289s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 02:41:08    289s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 02:41:08    289s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 02:41:08    289s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 02:41:08    289s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 02:41:08    289s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 02:41:08    289s] eee: NetCapCache creation started. (Current Mem: 3446.523M) 
[03/26 02:41:08    289s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3446.523M) 
[03/26 02:41:08    289s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 02:41:08    289s] eee: Metal Layers Info:
[03/26 02:41:08    289s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:41:08    289s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 02:41:08    289s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:41:08    289s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 02:41:08    289s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 02:41:08    289s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 02:41:08    289s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 02:41:08    289s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 02:41:08    289s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 02:41:08    289s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 02:41:08    289s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 02:41:08    289s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 02:41:08    289s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 02:41:08    289s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 02:41:08    289s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:41:08    289s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 02:41:08    289s] eee: +-----------------------NDR Info-----------------------+
[03/26 02:41:08    289s] eee: NDR Count = 2, Fake NDR = 0
[03/26 02:41:08    289s] eee: +----------------------------------------------------+
[03/26 02:41:08    289s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 02:41:08    289s] eee: +----------------------------------------------------+
[03/26 02:41:08    289s] eee: +----------------------------------------------------+
[03/26 02:41:08    289s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 02:41:08    289s] eee: +----------------------------------------------------+
[03/26 02:41:08    289s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3446.523M)
[03/26 02:41:08    289s] Calculate delays in BcWc mode...
[03/26 02:41:08    289s] Topological Sorting (REAL = 0:00:00.0, MEM = 3472.4M, InitMEM = 3472.4M)
[03/26 02:41:08    289s] Start delay calculation (fullDC) (1 T). (MEM=2893.51)
[03/26 02:41:08    289s] End AAE Lib Interpolated Model. (MEM=2893.511719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 02:41:08    289s] Total number of fetched objects 58
[03/26 02:41:08    289s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 02:41:08    289s] End delay calculation. (MEM=2897.09 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 02:41:08    289s] End delay calculation (fullDC). (MEM=2897.09 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 02:41:08    289s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3514.1M) ***
[03/26 02:41:56    291s] <CMD> report_timing
[03/26 02:42:36    293s] <CMD> optDesign -preCTS
[03/26 02:42:36    293s] Executing: place_opt_design -opt
[03/26 02:42:36    293s] #% Begin place_opt_design (date=03/26 02:42:36, mem=2893.1M)
[03/26 02:42:36    293s] **INFO: User settings:
[03/26 02:42:36    293s] setExtractRCMode -engine                   preRoute
[03/26 02:42:36    293s] setDelayCalMode -engine                    aae
[03/26 02:42:36    293s] setDelayCalMode -ignoreNetLoad             false
[03/26 02:42:36    293s] setPlaceMode -place_design_floorplan_mode  false
[03/26 02:42:36    293s] setAnalysisMode -analysisType              bcwc
[03/26 02:42:36    293s] setAnalysisMode -clkSrcPath                true
[03/26 02:42:36    293s] setAnalysisMode -clockPropagation          sdcControl
[03/26 02:42:36    293s] setAnalysisMode -virtualIPO                false
[03/26 02:42:36    293s] 
[03/26 02:42:36    293s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:04:53.5/0:44:34.9 (0.1), mem = 3453.1M
[03/26 02:42:36    293s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/26 02:42:36    293s] *** Starting GigaPlace ***
[03/26 02:42:36    293s] -earlyGlobalBlockTracks {}                # string, default="", private
[03/26 02:42:36    293s] -earlyGlobalCapacityScreen {}             # string, default="", private
[03/26 02:42:36    293s] There is no track adjustment
[03/26 02:42:36    293s] Starting place_opt_design V2 flow
[03/26 02:42:36    293s] #optDebug: fT-E <X 2 3 1 0>
[03/26 02:42:36    293s] OPERPROF: Starting DPlace-Init at level 1, MEM:3453.1M, EPOCH TIME: 1742971356.243528
[03/26 02:42:36    293s] Processing tracks to init pin-track alignment.
[03/26 02:42:36    293s] z: 2, totalTracks: 1
[03/26 02:42:36    293s] z: 4, totalTracks: 1
[03/26 02:42:36    293s] z: 6, totalTracks: 1
[03/26 02:42:36    293s] z: 8, totalTracks: 1
[03/26 02:42:36    293s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:42:36    293s] Cell adder LLGs are deleted
[03/26 02:42:36    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] # Building adder llgBox search-tree.
[03/26 02:42:36    293s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3453.0M, EPOCH TIME: 1742971356.245370
[03/26 02:42:36    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3453.0M, EPOCH TIME: 1742971356.246328
[03/26 02:42:36    293s] Max number of tech site patterns supported in site array is 256.
[03/26 02:42:36    293s] Core basic site is CoreSite
[03/26 02:42:36    293s] After signature check, allow fast init is false, keep pre-filter is true.
[03/26 02:42:36    293s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/26 02:42:36    293s] SiteArray: non-trimmed site array dimensions = 9 x 82
[03/26 02:42:36    293s] SiteArray: use 12,288 bytes
[03/26 02:42:36    293s] SiteArray: current memory after site array memory allocation 3453.1M
[03/26 02:42:36    293s] SiteArray: FP blocked sites are writable
[03/26 02:42:36    293s] Keep-away cache is enable on metals: 1-11
[03/26 02:42:36    293s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 02:42:36    293s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3453.1M, EPOCH TIME: 1742971356.260930
[03/26 02:42:36    293s] Process 214 (called=330 computed=9) wires and vias for routing blockage analysis
[03/26 02:42:36    293s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3453.1M, EPOCH TIME: 1742971356.261050
[03/26 02:42:36    293s] SiteArray: number of non floorplan blocked sites for llg default is 738
[03/26 02:42:36    293s] Atter site array init, number of instance map data is 0.
[03/26 02:42:36    293s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:3453.1M, EPOCH TIME: 1742971356.261179
[03/26 02:42:36    293s] 
[03/26 02:42:36    293s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:36    293s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:36    293s] OPERPROF:     Starting CMU at level 3, MEM:3453.1M, EPOCH TIME: 1742971356.261305
[03/26 02:42:36    293s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3453.1M, EPOCH TIME: 1742971356.261482
[03/26 02:42:36    293s] 
[03/26 02:42:36    293s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 02:42:36    293s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:3453.1M, EPOCH TIME: 1742971356.261544
[03/26 02:42:36    293s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3453.1M, EPOCH TIME: 1742971356.261569
[03/26 02:42:36    293s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3453.1M, EPOCH TIME: 1742971356.261657
[03/26 02:42:36    293s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3453.1MB).
[03/26 02:42:36    293s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.018, REAL:0.018, MEM:3453.1M, EPOCH TIME: 1742971356.261766
[03/26 02:42:36    293s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3453.1M, EPOCH TIME: 1742971356.261787
[03/26 02:42:36    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] Cell adder LLGs are deleted
[03/26 02:42:36    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] # Resetting pin-track-align track data.
[03/26 02:42:36    293s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:3453.1M, EPOCH TIME: 1742971356.262520
[03/26 02:42:36    293s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:53.5/0:44:34.9 (0.1), mem = 3453.1M
[03/26 02:42:36    293s] VSMManager cleared!
[03/26 02:42:36    293s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:53.5/0:44:34.9 (0.1), mem = 3453.1M
[03/26 02:42:36    293s] 
[03/26 02:42:36    293s] =============================================================================================
[03/26 02:42:36    293s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.13-s082_1
[03/26 02:42:36    293s] =============================================================================================
[03/26 02:42:36    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:36    293s] ---------------------------------------------------------------------------------------------
[03/26 02:42:36    293s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:36    293s] ---------------------------------------------------------------------------------------------
[03/26 02:42:36    293s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:36    293s] ---------------------------------------------------------------------------------------------
[03/26 02:42:36    293s] Enable CTE adjustment.
[03/26 02:42:36    293s] Enable Layer aware incrSKP.
[03/26 02:42:36    293s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2893.0M, totSessionCpu=0:04:54 **
[03/26 02:42:36    293s] **WARN: (IMPOPT-576):	1 nets have unplaced terms. 
[03/26 02:42:36    293s] 
[03/26 02:42:36    293s] Active Setup views: setup 
[03/26 02:42:36    293s] Info: 1 threads available for lower-level modules during optimization.
[03/26 02:42:36    293s] GigaOpt running with 1 threads.
[03/26 02:42:36    293s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:53.5/0:44:35.0 (0.1), mem = 3453.1M
[03/26 02:42:36    293s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/26 02:42:36    293s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 02:42:36    293s] OPERPROF: Starting DPlace-Init at level 1, MEM:3453.1M, EPOCH TIME: 1742971356.309716
[03/26 02:42:36    293s] Processing tracks to init pin-track alignment.
[03/26 02:42:36    293s] z: 2, totalTracks: 1
[03/26 02:42:36    293s] z: 4, totalTracks: 1
[03/26 02:42:36    293s] z: 6, totalTracks: 1
[03/26 02:42:36    293s] z: 8, totalTracks: 1
[03/26 02:42:36    293s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:42:36    293s] Cell adder LLGs are deleted
[03/26 02:42:36    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] # Building adder llgBox search-tree.
[03/26 02:42:36    293s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3453.1M, EPOCH TIME: 1742971356.311498
[03/26 02:42:36    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3453.1M, EPOCH TIME: 1742971356.312418
[03/26 02:42:36    293s] Max number of tech site patterns supported in site array is 256.
[03/26 02:42:36    293s] Core basic site is CoreSite
[03/26 02:42:36    293s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 02:42:36    293s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 02:42:36    293s] Fast DP-INIT is on for default
[03/26 02:42:36    293s] Keep-away cache is enable on metals: 1-11
[03/26 02:42:36    293s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 02:42:36    293s] Atter site array init, number of instance map data is 0.
[03/26 02:42:36    293s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.014, MEM:3453.1M, EPOCH TIME: 1742971356.326333
[03/26 02:42:36    293s] 
[03/26 02:42:36    293s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:36    293s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:36    293s] OPERPROF:     Starting CMU at level 3, MEM:3453.1M, EPOCH TIME: 1742971356.326464
[03/26 02:42:36    293s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3453.1M, EPOCH TIME: 1742971356.326527
[03/26 02:42:36    293s] 
[03/26 02:42:36    293s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 02:42:36    293s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:3453.1M, EPOCH TIME: 1742971356.326587
[03/26 02:42:36    293s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3453.1M, EPOCH TIME: 1742971356.326610
[03/26 02:42:36    293s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3453.1M, EPOCH TIME: 1742971356.326653
[03/26 02:42:36    293s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3453.1MB).
[03/26 02:42:36    293s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:3453.1M, EPOCH TIME: 1742971356.326731
[03/26 02:42:36    293s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3453.1M, EPOCH TIME: 1742971356.326781
[03/26 02:42:36    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:36    293s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3453.1M, EPOCH TIME: 1742971356.327491
[03/26 02:42:36    293s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 02:42:36    293s] 
[03/26 02:42:36    293s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/26 02:42:36    293s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 02:42:36    293s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 02:42:36    293s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 02:42:36    293s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 02:42:36    293s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 02:42:36    293s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 02:42:36    293s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 02:42:36    293s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 02:42:36    293s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 02:42:36    293s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 02:42:36    293s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 02:42:36    293s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 02:42:36    293s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 02:42:36    293s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 02:42:36    293s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 02:42:36    293s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 02:42:36    293s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 02:42:36    293s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 02:42:36    293s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 02:42:36    293s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 02:42:36    293s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 02:42:36    293s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 02:42:36    293s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 02:42:36    293s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 02:42:36    293s] Summary for sequential cells identification: 
[03/26 02:42:36    293s]   Identified SBFF number: 104
[03/26 02:42:36    293s]   Identified MBFF number: 0
[03/26 02:42:36    293s]   Identified SB Latch number: 8
[03/26 02:42:36    293s]   Identified MB Latch number: 0
[03/26 02:42:36    293s]   Not identified SBFF number: 16
[03/26 02:42:36    293s]   Not identified MBFF number: 0
[03/26 02:42:36    293s]   Not identified SB Latch number: 8
[03/26 02:42:36    293s]   Not identified MB Latch number: 0
[03/26 02:42:36    293s]   Number of sequential cells which are not FFs: 16
[03/26 02:42:36    293s]  Visiting view : setup
[03/26 02:42:36    293s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[03/26 02:42:36    293s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 02:42:36    293s]  Visiting view : hold
[03/26 02:42:36    293s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[03/26 02:42:36    293s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 02:42:36    293s] TLC MultiMap info (StdDelay):
[03/26 02:42:36    293s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[03/26 02:42:36    293s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[03/26 02:42:36    293s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[03/26 02:42:36    293s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[03/26 02:42:36    293s]  Setting StdDelay to: 36.8ps
[03/26 02:42:36    293s] 
[03/26 02:42:36    293s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/26 02:42:36    293s] 
[03/26 02:42:36    293s] Creating Lib Analyzer ...
[03/26 02:42:36    293s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/26 02:42:36    293s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/26 02:42:36    293s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 02:42:36    293s] 
[03/26 02:42:36    293s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 02:42:36    294s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:54 mem=3477.1M
[03/26 02:42:36    294s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:54 mem=3477.1M
[03/26 02:42:36    294s] Creating Lib Analyzer, finished. 
[03/26 02:42:36    294s] **WARN: (IMPOPT-665):	cout : Net has unplaced terms or is connected to uplaced instances in design. 
[03/26 02:42:36    294s] Type 'man IMPOPT-665' for more detail.
[03/26 02:42:37    294s] AAE DB initialization (MEM=2887.964844 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/26 02:42:37    294s] #optDebug: fT-S <1 2 3 1 0>
[03/26 02:42:37    294s] Info: IPO magic value 0x8127BEEF.
[03/26 02:42:37    294s] Info: Using SynthesisEngine executable '/mnt/cadence_tools/DDI23.1/INNOVUS231/bin/innovus_'.
[03/26 02:42:37    294s]       SynthesisEngine workers will not check out additional licenses.
[03/26 02:42:44    294s] **INFO: Using Advanced Metric Collection system.
[03/26 02:42:44    295s] **optDesign ... cpu = 0:00:02, real = 0:00:08, mem = 2867.3M, totSessionCpu=0:04:55 **
[03/26 02:42:44    295s] #optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
[03/26 02:42:44    295s] *** optDesign -preCTS ***
[03/26 02:42:44    295s] DRC Margin: user margin 0.0; extra margin 0.2
[03/26 02:42:44    295s] Setup Target Slack: user slack 0; extra slack 0.0
[03/26 02:42:44    295s] Hold Target Slack: user slack 0
[03/26 02:42:44    295s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/26 02:42:44    295s] Type 'man IMPOPT-3195' for more detail.
[03/26 02:42:44    295s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3129.5M, EPOCH TIME: 1742971364.945421
[03/26 02:42:44    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:44    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:44    295s] 
[03/26 02:42:44    295s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:44    295s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:44    295s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:3129.5M, EPOCH TIME: 1742971364.960554
[03/26 02:42:44    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:44    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:44    295s] Multi-VT timing optimization disabled based on library information.
[03/26 02:42:44    295s] 
[03/26 02:42:44    295s] TimeStamp Deleting Cell Server Begin ...
[03/26 02:42:44    295s] Deleting Lib Analyzer.
[03/26 02:42:44    295s] 
[03/26 02:42:44    295s] TimeStamp Deleting Cell Server End ...
[03/26 02:42:44    295s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 02:42:44    295s] 
[03/26 02:42:44    295s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/26 02:42:44    295s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 02:42:44    295s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 02:42:44    295s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 02:42:44    295s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 02:42:44    295s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 02:42:44    295s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 02:42:44    295s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 02:42:44    295s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 02:42:44    295s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 02:42:44    295s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 02:42:44    295s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 02:42:44    295s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 02:42:44    295s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 02:42:44    295s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 02:42:44    295s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 02:42:44    295s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 02:42:44    295s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 02:42:44    295s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 02:42:44    295s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 02:42:44    295s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 02:42:44    295s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 02:42:44    295s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 02:42:44    295s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 02:42:44    295s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 02:42:44    295s] Summary for sequential cells identification: 
[03/26 02:42:44    295s]   Identified SBFF number: 104
[03/26 02:42:44    295s]   Identified MBFF number: 0
[03/26 02:42:44    295s]   Identified SB Latch number: 8
[03/26 02:42:44    295s]   Identified MB Latch number: 0
[03/26 02:42:44    295s]   Not identified SBFF number: 16
[03/26 02:42:44    295s]   Not identified MBFF number: 0
[03/26 02:42:44    295s]   Not identified SB Latch number: 8
[03/26 02:42:44    295s]   Not identified MB Latch number: 0
[03/26 02:42:44    295s]   Number of sequential cells which are not FFs: 16
[03/26 02:42:44    295s]  Visiting view : setup
[03/26 02:42:44    295s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[03/26 02:42:44    295s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 02:42:44    295s]  Visiting view : hold
[03/26 02:42:44    295s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[03/26 02:42:44    295s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 02:42:44    295s] TLC MultiMap info (StdDelay):
[03/26 02:42:44    295s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[03/26 02:42:44    295s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[03/26 02:42:44    295s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[03/26 02:42:44    295s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[03/26 02:42:44    295s]  Setting StdDelay to: 36.8ps
[03/26 02:42:44    295s] 
[03/26 02:42:44    295s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/26 02:42:45    295s] 
[03/26 02:42:45    295s] TimeStamp Deleting Cell Server Begin ...
[03/26 02:42:45    295s] 
[03/26 02:42:45    295s] TimeStamp Deleting Cell Server End ...
[03/26 02:42:45    295s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3129.5M, EPOCH TIME: 1742971365.020241
[03/26 02:42:45    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:45    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:45    295s] Cell adder LLGs are deleted
[03/26 02:42:45    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:45    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:45    295s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3129.5M, EPOCH TIME: 1742971365.020358
[03/26 02:42:45    295s] 
[03/26 02:42:45    295s] Creating Lib Analyzer ...
[03/26 02:42:45    295s] 
[03/26 02:42:45    295s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/26 02:42:45    295s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[03/26 02:42:45    295s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[03/26 02:42:45    295s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[03/26 02:42:45    295s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[03/26 02:42:45    295s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[03/26 02:42:45    295s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[03/26 02:42:45    295s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[03/26 02:42:45    295s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[03/26 02:42:45    295s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[03/26 02:42:45    295s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[03/26 02:42:45    295s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[03/26 02:42:45    295s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[03/26 02:42:45    295s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[03/26 02:42:45    295s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[03/26 02:42:45    295s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[03/26 02:42:45    295s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[03/26 02:42:45    295s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[03/26 02:42:45    295s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[03/26 02:42:45    295s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[03/26 02:42:45    295s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[03/26 02:42:45    295s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[03/26 02:42:45    295s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[03/26 02:42:45    295s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[03/26 02:42:45    295s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[03/26 02:42:45    295s] Summary for sequential cells identification: 
[03/26 02:42:45    295s]   Identified SBFF number: 104
[03/26 02:42:45    295s]   Identified MBFF number: 0
[03/26 02:42:45    295s]   Identified SB Latch number: 8
[03/26 02:42:45    295s]   Identified MB Latch number: 0
[03/26 02:42:45    295s]   Not identified SBFF number: 16
[03/26 02:42:45    295s]   Not identified MBFF number: 0
[03/26 02:42:45    295s]   Not identified SB Latch number: 8
[03/26 02:42:45    295s]   Not identified MB Latch number: 0
[03/26 02:42:45    295s]   Number of sequential cells which are not FFs: 16
[03/26 02:42:45    295s]  Visiting view : setup
[03/26 02:42:45    295s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[03/26 02:42:45    295s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[03/26 02:42:45    295s]  Visiting view : hold
[03/26 02:42:45    295s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[03/26 02:42:45    295s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[03/26 02:42:45    295s] TLC MultiMap info (StdDelay):
[03/26 02:42:45    295s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[03/26 02:42:45    295s]   : fast_delay + fast + 1 + rc_corner := 13ps
[03/26 02:42:45    295s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[03/26 02:42:45    295s]   : slow_delay + slow + 1 + rc_corner := 38.8ps
[03/26 02:42:45    295s]  Setting StdDelay to: 38.8ps
[03/26 02:42:45    295s] 
[03/26 02:42:45    295s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/26 02:42:45    295s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 02:42:45    295s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 02:42:45    295s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 02:42:45    295s] 
[03/26 02:42:45    295s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 02:42:45    295s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:56 mem=3129.5M
[03/26 02:42:45    295s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:56 mem=3129.5M
[03/26 02:42:45    295s] Creating Lib Analyzer, finished. 
[03/26 02:42:45    295s] ### Creating TopoMgr, started
[03/26 02:42:45    295s] ### Creating TopoMgr, finished
[03/26 02:42:45    295s] #optDebug: Start CG creation (mem=3129.5M)
[03/26 02:42:45    295s]  ...initializing CG 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:45    295s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:45    295s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:45    295s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:45    295s] ToF 411.5895um
[03/26 02:42:45    295s] (cpu=0:00:00.2, mem=3323.3M)
[03/26 02:42:45    295s]  ...processing cgPrt (cpu=0:00:00.2, mem=3323.3M)
[03/26 02:42:45    295s]  ...processing cgEgp (cpu=0:00:00.2, mem=3323.3M)
[03/26 02:42:45    295s]  ...processing cgPbk (cpu=0:00:00.2, mem=3323.3M)
[03/26 02:42:45    295s]  ...processing cgNrb(cpu=0:00:00.2, mem=3323.3M)
[03/26 02:42:45    295s]  ...processing cgObs (cpu=0:00:00.2, mem=3323.3M)
[03/26 02:42:45    295s]  ...processing cgCon (cpu=0:00:00.2, mem=3323.3M)
[03/26 02:42:45    295s]  ...processing cgPdm (cpu=0:00:00.2, mem=3323.3M)
[03/26 02:42:45    295s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3323.3M)
[03/26 02:42:45    295s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:45    295s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:45    295s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:45    295s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:45    295s] {MMLU 0 0 58}
[03/26 02:42:45    295s] [oiLAM] Zs 11, 12
[03/26 02:42:45    295s] ### Creating LA Mngr. totSessionCpu=0:04:56 mem=3323.3M
[03/26 02:42:45    295s] ### Creating LA Mngr, finished. totSessionCpu=0:04:56 mem=3323.3M
[03/26 02:42:45    295s] Running pre-eGR process
[03/26 02:42:45    295s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.13 MB )
[03/26 02:42:45    295s] (I)      Initializing eGR engine (regular)
[03/26 02:42:45    295s] Set min layer with default ( 2 )
[03/26 02:42:45    295s] Set max layer with default ( 127 )
[03/26 02:42:45    295s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:42:45    295s] Min route layer (adjusted) = 2
[03/26 02:42:45    295s] Max route layer (adjusted) = 11
[03/26 02:42:45    295s] (I)      clean place blk overflow:
[03/26 02:42:45    295s] (I)      H : enabled 1.00 0
[03/26 02:42:45    295s] (I)      V : enabled 1.00 0
[03/26 02:42:45    295s] (I)      Initializing eGR engine (regular)
[03/26 02:42:45    295s] Set min layer with default ( 2 )
[03/26 02:42:45    295s] Set max layer with default ( 127 )
[03/26 02:42:45    295s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:42:45    295s] Min route layer (adjusted) = 2
[03/26 02:42:45    295s] Max route layer (adjusted) = 11
[03/26 02:42:45    295s] (I)      clean place blk overflow:
[03/26 02:42:45    295s] (I)      H : enabled 1.00 0
[03/26 02:42:45    295s] (I)      V : enabled 1.00 0
[03/26 02:42:45    295s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.13 MB )
[03/26 02:42:45    295s] (I)      Running eGR Regular flow
[03/26 02:42:45    295s] (I)      # wire layers (front) : 12
[03/26 02:42:45    295s] (I)      # wire layers (back)  : 0
[03/26 02:42:45    295s] (I)      min wire layer : 1
[03/26 02:42:45    295s] (I)      max wire layer : 11
[03/26 02:42:45    295s] (I)      # cut layers (front) : 11
[03/26 02:42:45    295s] (I)      # cut layers (back)  : 0
[03/26 02:42:45    295s] (I)      min cut layer : 1
[03/26 02:42:45    295s] (I)      max cut layer : 10
[03/26 02:42:45    295s] (I)      ================================ Layers ================================
[03/26 02:42:45    295s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:42:45    295s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 02:42:45    295s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:42:45    295s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 02:42:45    295s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:42:45    295s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:42:45    295s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:42:45    295s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:42:45    295s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:42:45    295s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:42:45    295s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:42:45    295s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:42:45    295s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 02:42:45    295s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 02:42:45    295s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 02:42:45    295s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:42:45    295s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 02:42:45    295s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 02:42:45    295s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 02:42:45    295s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 02:42:45    295s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 02:42:45    295s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 02:42:45    295s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 02:42:45    295s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 02:42:45    295s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 02:42:45    295s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 02:42:45    295s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 02:42:45    295s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 02:42:45    295s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:42:45    295s] (I)      Started Import and model ( Curr Mem: 3.13 MB )
[03/26 02:42:45    295s] (I)      Number of ignored instance 0
[03/26 02:42:45    295s] (I)      Number of inbound cells 0
[03/26 02:42:45    295s] (I)      Number of opened ILM blockages 0
[03/26 02:42:45    295s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/26 02:42:45    295s] (I)      numMoveCells=34, numMacros=0  numNoFlopBlockages=0  numPads=25  numMultiRowHeightInsts=0
[03/26 02:42:45    295s] (I)      cell height: 3420, count: 34
[03/26 02:42:45    295s] (I)      Number of nets = 57 ( 1 ignored )
[03/26 02:42:45    295s] (I)      Identified Clock instances: Flop 25, Clock buffer/inverter 0, Gate 0, Logic 0
[03/26 02:42:45    295s] (I)      == Non-default Options ==
[03/26 02:42:45    295s] (I)      Maximum routing layer                              : 11
[03/26 02:42:45    295s] (I)      Top routing layer                                  : 11
[03/26 02:42:45    295s] (I)      Buffering-aware routing                            : true
[03/26 02:42:45    295s] (I)      Spread congestion away from blockages              : true
[03/26 02:42:45    295s] (I)      Number of threads                                  : 1
[03/26 02:42:45    295s] (I)      Overflow penalty cost                              : 10
[03/26 02:42:45    295s] (I)      Punch through distance                             : 416.347000
[03/26 02:42:45    295s] (I)      Source-to-sink ratio                               : 0.300000
[03/26 02:42:45    295s] (I)      Route tie net to shape                             : auto
[03/26 02:42:45    295s] (I)      Method to set GCell size                           : row
[03/26 02:42:45    295s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 02:42:45    295s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 02:42:45    295s] (I)      ============== Pin Summary ==============
[03/26 02:42:45    295s] (I)      +-------+--------+---------+------------+
[03/26 02:42:45    295s] (I)      | Layer | # pins | % total |      Group |
[03/26 02:42:45    295s] (I)      +-------+--------+---------+------------+
[03/26 02:42:45    295s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 02:42:45    295s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 02:42:45    295s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 02:42:45    295s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 02:42:45    295s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 02:42:45    295s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 02:42:45    295s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 02:42:45    295s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 02:42:45    295s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 02:42:45    295s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 02:42:45    295s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 02:42:45    295s] (I)      +-------+--------+---------+------------+
[03/26 02:42:45    295s] (I)      Custom ignore net properties:
[03/26 02:42:45    295s] (I)      1 : NotLegal
[03/26 02:42:45    295s] (I)      Default ignore net properties:
[03/26 02:42:45    295s] (I)      1 : Special
[03/26 02:42:45    295s] (I)      2 : Analog
[03/26 02:42:45    295s] (I)      3 : Fixed
[03/26 02:42:45    295s] (I)      4 : Skipped
[03/26 02:42:45    295s] (I)      5 : MixedSignal
[03/26 02:42:45    295s] (I)      Prerouted net properties:
[03/26 02:42:45    295s] (I)      1 : NotLegal
[03/26 02:42:45    295s] (I)      2 : Special
[03/26 02:42:45    295s] (I)      3 : Analog
[03/26 02:42:45    295s] (I)      4 : Fixed
[03/26 02:42:45    295s] (I)      5 : Skipped
[03/26 02:42:45    295s] (I)      6 : MixedSignal
[03/26 02:42:45    295s] [NR-eGR] Early global route reroute all routable nets
[03/26 02:42:45    295s] (I)      Use row-based GCell size
[03/26 02:42:45    295s] (I)      Use row-based GCell align
[03/26 02:42:45    295s] (I)      layer 0 area = 80000
[03/26 02:42:45    295s] (I)      layer 1 area = 80000
[03/26 02:42:45    295s] (I)      layer 2 area = 80000
[03/26 02:42:45    295s] (I)      layer 3 area = 80000
[03/26 02:42:45    295s] (I)      layer 4 area = 80000
[03/26 02:42:45    295s] (I)      layer 5 area = 80000
[03/26 02:42:45    295s] (I)      layer 6 area = 80000
[03/26 02:42:45    295s] (I)      layer 7 area = 80000
[03/26 02:42:45    295s] (I)      layer 8 area = 80000
[03/26 02:42:45    295s] (I)      layer 9 area = 400000
[03/26 02:42:45    295s] (I)      layer 10 area = 400000
[03/26 02:42:45    295s] (I)      GCell unit size   : 3420
[03/26 02:42:45    295s] (I)      GCell multiplier  : 1
[03/26 02:42:45    295s] (I)      GCell row height  : 3420
[03/26 02:42:45    295s] (I)      Actual row height : 3420
[03/26 02:42:45    295s] (I)      GCell align ref   : 10000 10260
[03/26 02:42:45    295s] [NR-eGR] Track table information for default rule: 
[03/26 02:42:45    295s] [NR-eGR] Metal1 has single uniform track structure
[03/26 02:42:45    295s] [NR-eGR] Metal2 has single uniform track structure
[03/26 02:42:45    295s] [NR-eGR] Metal3 has single uniform track structure
[03/26 02:42:45    295s] [NR-eGR] Metal4 has single uniform track structure
[03/26 02:42:45    295s] [NR-eGR] Metal5 has single uniform track structure
[03/26 02:42:45    295s] [NR-eGR] Metal6 has single uniform track structure
[03/26 02:42:45    295s] [NR-eGR] Metal7 has single uniform track structure
[03/26 02:42:45    295s] [NR-eGR] Metal8 has single uniform track structure
[03/26 02:42:45    295s] [NR-eGR] Metal9 has single uniform track structure
[03/26 02:42:45    295s] [NR-eGR] Metal10 has single uniform track structure
[03/26 02:42:45    295s] [NR-eGR] Metal11 has single uniform track structure
[03/26 02:42:45    295s] (I)      ================== Default via ===================
[03/26 02:42:45    295s] (I)      +----+------------------+------------------------+
[03/26 02:42:45    295s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 02:42:45    295s] (I)      +----+------------------+------------------------+
[03/26 02:42:45    295s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[03/26 02:42:45    295s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 02:42:45    295s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 02:42:45    295s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 02:42:45    295s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[03/26 02:42:45    295s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 02:42:45    295s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[03/26 02:42:45    295s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 02:42:45    295s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 02:42:45    295s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 02:42:45    295s] (I)      +----+------------------+------------------------+
[03/26 02:42:45    295s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 02:42:45    295s] [NR-eGR] Read 712 PG shapes
[03/26 02:42:45    295s] [NR-eGR] Read 0 clock shapes
[03/26 02:42:45    295s] [NR-eGR] Read 0 other shapes
[03/26 02:42:45    295s] [NR-eGR] #Routing Blockages  : 0
[03/26 02:42:45    295s] [NR-eGR] #Bump Blockages     : 0
[03/26 02:42:45    295s] [NR-eGR] #Instance Blockages : 0
[03/26 02:42:45    295s] [NR-eGR] #PG Blockages       : 712
[03/26 02:42:45    295s] [NR-eGR] #Halo Blockages     : 0
[03/26 02:42:45    295s] [NR-eGR] #Boundary Blockages : 0
[03/26 02:42:45    295s] [NR-eGR] #Clock Blockages    : 0
[03/26 02:42:45    295s] [NR-eGR] #Other Blockages    : 0
[03/26 02:42:45    295s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 02:42:45    295s] [NR-eGR] #prerouted nets         : 0
[03/26 02:42:45    295s] [NR-eGR] #prerouted special nets : 0
[03/26 02:42:45    295s] [NR-eGR] #prerouted wires        : 0
[03/26 02:42:45    295s] [NR-eGR] Read 57 nets ( ignored 0 )
[03/26 02:42:45    295s] (I)        Front-side 57 ( ignored 0 )
[03/26 02:42:45    295s] (I)        Back-side  0 ( ignored 0 )
[03/26 02:42:45    295s] (I)        Both-side  0 ( ignored 0 )
[03/26 02:42:45    295s] (I)      dcls route internal nets
[03/26 02:42:45    295s] (I)      dcls route interface nets
[03/26 02:42:45    295s] (I)      dcls route common nets
[03/26 02:42:45    295s] (I)      Reading macro buffers
[03/26 02:42:45    295s] (I)      Number of macro buffers: 0
[03/26 02:42:45    295s] (I)      early_global_route_priority property id does not exist.
[03/26 02:42:45    295s] (I)      Read Num Blocks=712  Num Prerouted Wires=0  Num CS=0
[03/26 02:42:45    295s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 0
[03/26 02:42:45    295s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 0
[03/26 02:42:45    295s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 0
[03/26 02:42:45    295s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 02:42:45    295s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 02:42:45    295s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 02:42:45    295s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 02:42:45    295s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 02:42:45    295s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 02:42:45    295s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 02:42:45    295s] (I)      Number of ignored nets                =      0
[03/26 02:42:45    295s] (I)      Number of connected nets              =      0
[03/26 02:42:45    295s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 02:42:45    295s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 02:42:45    295s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 02:42:45    295s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 02:42:45    295s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 02:42:45    295s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 02:42:45    295s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 02:42:45    295s] (I)      Constructing bin map
[03/26 02:42:45    295s] (I)      Initialize bin information with width=6840 height=6840
[03/26 02:42:45    295s] (I)      Done constructing bin map
[03/26 02:42:45    295s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/26 02:42:45    295s] (I)      Ndr track 0 does not exist
[03/26 02:42:45    295s] (I)      ---------------------Grid Graph Info--------------------
[03/26 02:42:45    295s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 02:42:45    295s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 02:42:45    295s] (I)      Site width          :   400  (dbu)
[03/26 02:42:45    295s] (I)      Row height          :  3420  (dbu)
[03/26 02:42:45    295s] (I)      GCell row height    :  3420  (dbu)
[03/26 02:42:45    295s] (I)      GCell width         :  3420  (dbu)
[03/26 02:42:45    295s] (I)      GCell height        :  3420  (dbu)
[03/26 02:42:45    295s] (I)      Grid                :    15    15    11
[03/26 02:42:45    295s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 02:42:45    295s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 02:42:45    295s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 02:42:45    295s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 02:42:45    295s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 02:42:45    295s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 02:42:45    295s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 02:42:45    295s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 02:42:45    295s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 02:42:45    295s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 02:42:45    295s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 02:42:45    295s] (I)      --------------------------------------------------------
[03/26 02:42:45    295s] 
[03/26 02:42:45    295s] [NR-eGR] ============ Routing rule table ============
[03/26 02:42:45    295s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 57
[03/26 02:42:45    295s] [NR-eGR] ========================================
[03/26 02:42:45    295s] [NR-eGR] 
[03/26 02:42:45    295s] (I)      ==== NDR : (Default) ====
[03/26 02:42:45    295s] (I)      +--------------+--------+
[03/26 02:42:45    295s] (I)      |           ID |      0 |
[03/26 02:42:45    295s] (I)      |      Default |    yes |
[03/26 02:42:45    295s] (I)      |  Clk Special |     no |
[03/26 02:42:45    295s] (I)      | Hard spacing |     no |
[03/26 02:42:45    295s] (I)      |    NDR track | (none) |
[03/26 02:42:45    295s] (I)      |      NDR via | (none) |
[03/26 02:42:45    295s] (I)      |  Extra space |      0 |
[03/26 02:42:45    295s] (I)      |      Shields |      0 |
[03/26 02:42:45    295s] (I)      |   Demand (H) |      1 |
[03/26 02:42:45    295s] (I)      |   Demand (V) |      1 |
[03/26 02:42:45    295s] (I)      |        #Nets |     57 |
[03/26 02:42:45    295s] (I)      +--------------+--------+
[03/26 02:42:45    295s] (I)      +---------------------------------------------------------------------------------------+
[03/26 02:42:45    295s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 02:42:45    295s] (I)      +---------------------------------------------------------------------------------------+
[03/26 02:42:45    295s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:42:45    295s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:42:45    295s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:42:45    295s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:42:45    295s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:42:45    295s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:42:45    295s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:42:45    295s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:42:45    295s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 02:42:45    295s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 02:42:45    295s] (I)      +---------------------------------------------------------------------------------------+
[03/26 02:42:45    295s] (I)      =============== Blocked Tracks ===============
[03/26 02:42:45    295s] (I)      +-------+---------+----------+---------------+
[03/26 02:42:45    295s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 02:42:45    295s] (I)      +-------+---------+----------+---------------+
[03/26 02:42:45    295s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 02:42:45    295s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 02:42:45    295s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 02:42:45    295s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 02:42:45    295s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 02:42:45    295s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 02:42:45    295s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 02:42:45    295s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 02:42:45    295s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 02:42:45    295s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 02:42:45    296s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 02:42:45    296s] (I)      +-------+---------+----------+---------------+
[03/26 02:42:45    296s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.13 MB )
[03/26 02:42:45    296s] (I)      Reset routing kernel
[03/26 02:42:45    296s] (I)      Started Global Routing ( Curr Mem: 3.13 MB )
[03/26 02:42:45    296s] (I)      totalPins=141  totalGlobalPin=139 (98.58%)
[03/26 02:42:45    296s] (I)      ================== Net Group Info ==================
[03/26 02:42:45    296s] (I)      +----+----------------+--------------+-------------+
[03/26 02:42:45    296s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 02:42:45    296s] (I)      +----+----------------+--------------+-------------+
[03/26 02:42:45    296s] (I)      |  1 |             57 |    Metal2(2) | Metal11(11) |
[03/26 02:42:45    296s] (I)      +----+----------------+--------------+-------------+
[03/26 02:42:45    296s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 02:42:45    296s] (I)      total 2D Demand : 2 = (0 H, 2 V)
[03/26 02:42:45    296s] (I)      init route region map
[03/26 02:42:45    296s] (I)      #blocked GCells = 0
[03/26 02:42:45    296s] (I)      #regions = 1
[03/26 02:42:45    296s] (I)      init safety region map
[03/26 02:42:45    296s] (I)      #blocked GCells = 0
[03/26 02:42:45    296s] (I)      #regions = 1
[03/26 02:42:45    296s] (I)      #blocked areas for congestion spreading : 0
[03/26 02:42:45    296s] [NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 11]
[03/26 02:42:45    296s] (I)      
[03/26 02:42:45    296s] (I)      ============  Phase 1a Route ============
[03/26 02:42:45    296s] (I)      Usage: 316 = (163 H, 153 V) = (2.09% H, 2.12% V) = (2.787e+02um H, 2.616e+02um V)
[03/26 02:42:45    296s] (I)      
[03/26 02:42:45    296s] (I)      ============  Phase 1b Route ============
[03/26 02:42:45    296s] (I)      Usage: 316 = (163 H, 153 V) = (2.09% H, 2.12% V) = (2.787e+02um H, 2.616e+02um V)
[03/26 02:42:45    296s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.403600e+02um
[03/26 02:42:45    296s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 02:42:45    296s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 02:42:45    296s] (I)      
[03/26 02:42:45    296s] (I)      ============  Phase 1c Route ============
[03/26 02:42:45    296s] (I)      Usage: 316 = (163 H, 153 V) = (2.09% H, 2.12% V) = (2.787e+02um H, 2.616e+02um V)
[03/26 02:42:45    296s] (I)      
[03/26 02:42:45    296s] (I)      ============  Phase 1d Route ============
[03/26 02:42:45    296s] (I)      Usage: 316 = (163 H, 153 V) = (2.09% H, 2.12% V) = (2.787e+02um H, 2.616e+02um V)
[03/26 02:42:45    296s] (I)      
[03/26 02:42:45    296s] (I)      ============  Phase 1e Route ============
[03/26 02:42:45    296s] (I)      Usage: 316 = (163 H, 153 V) = (2.09% H, 2.12% V) = (2.787e+02um H, 2.616e+02um V)
[03/26 02:42:45    296s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.403600e+02um
[03/26 02:42:45    296s] (I)      
[03/26 02:42:45    296s] (I)      ============  Phase 1l Route ============
[03/26 02:42:45    296s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 02:42:45    296s] (I)      Layer  2:       1616       195         0           0        1796    ( 0.00%) 
[03/26 02:42:45    296s] (I)      Layer  3:       1774       164         0           0        1890    ( 0.00%) 
[03/26 02:42:45    296s] (I)      Layer  4:       1616         1         0           0        1796    ( 0.00%) 
[03/26 02:42:45    296s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 02:42:45    296s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 02:42:45    296s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 02:42:45    296s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 02:42:45    296s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 02:42:45    296s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 02:42:45    296s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 02:42:45    296s] (I)      Total:         14031       360         0         737       15475    ( 4.55%) 
[03/26 02:42:45    296s] (I)      
[03/26 02:42:45    296s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 02:42:45    296s] [NR-eGR]                        OverCon            
[03/26 02:42:45    296s] [NR-eGR]                         #Gcell     %Gcell
[03/26 02:42:45    296s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 02:42:45    296s] [NR-eGR] ----------------------------------------------
[03/26 02:42:45    296s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:45    296s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:45    296s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:45    296s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:45    296s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:45    296s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:45    296s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:45    296s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:45    296s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:45    296s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:45    296s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:45    296s] [NR-eGR] ----------------------------------------------
[03/26 02:42:45    296s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 02:42:45    296s] [NR-eGR] 
[03/26 02:42:45    296s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.13 MB )
[03/26 02:42:45    296s] (I)      Updating congestion map
[03/26 02:42:45    296s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 02:42:45    296s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 02:42:45    296s] (I)      Running track assignment and export wires
[03/26 02:42:45    296s] (I)      Delete wires for 57 nets 
[03/26 02:42:45    296s] (I)      ============= Track Assignment ============
[03/26 02:42:45    296s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.13 MB )
[03/26 02:42:45    296s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 02:42:45    296s] (I)      Run Multi-thread track assignment
[03/26 02:42:45    296s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.13 MB )
[03/26 02:42:45    296s] (I)      Started Export ( Curr Mem: 3.13 MB )
[03/26 02:42:45    296s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 02:42:45    296s] [NR-eGR] Total eGR-routed clock nets wire length: 75um, number of vias: 75
[03/26 02:42:45    296s] [NR-eGR] --------------------------------------------------------------------------
[03/26 02:42:45    296s] [NR-eGR]                  Length (um)  Vias 
[03/26 02:42:45    296s] [NR-eGR] -----------------------------------
[03/26 02:42:45    296s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 02:42:45    296s] [NR-eGR]  Metal2   (2V)           288   194 
[03/26 02:42:45    296s] [NR-eGR]  Metal3   (3H)           287     2 
[03/26 02:42:45    296s] [NR-eGR]  Metal4   (4V)             2     0 
[03/26 02:42:45    296s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 02:42:45    296s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 02:42:45    296s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 02:42:45    296s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 02:42:45    296s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 02:42:45    296s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 02:42:45    296s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 02:42:45    296s] [NR-eGR] -----------------------------------
[03/26 02:42:45    296s] [NR-eGR]           Total          578   337 
[03/26 02:42:45    296s] [NR-eGR] --------------------------------------------------------------------------
[03/26 02:42:45    296s] [NR-eGR] Total half perimeter of net bounding box: 538um
[03/26 02:42:45    296s] [NR-eGR] Total length: 578um, number of vias: 337
[03/26 02:42:45    296s] [NR-eGR] --------------------------------------------------------------------------
[03/26 02:42:45    296s] (I)      == Layer wire length by net rule ==
[03/26 02:42:45    296s] (I)                       Default 
[03/26 02:42:45    296s] (I)      -------------------------
[03/26 02:42:45    296s] (I)       Metal1   (1H)       0um 
[03/26 02:42:45    296s] (I)       Metal2   (2V)     288um 
[03/26 02:42:45    296s] (I)       Metal3   (3H)     287um 
[03/26 02:42:45    296s] (I)       Metal4   (4V)       2um 
[03/26 02:42:45    296s] (I)       Metal5   (5H)       0um 
[03/26 02:42:45    296s] (I)       Metal6   (6V)       0um 
[03/26 02:42:45    296s] (I)       Metal7   (7H)       0um 
[03/26 02:42:45    296s] (I)       Metal8   (8V)       0um 
[03/26 02:42:45    296s] (I)       Metal9   (9H)       0um 
[03/26 02:42:45    296s] (I)       Metal10  (10V)      0um 
[03/26 02:42:45    296s] (I)       Metal11  (11H)      0um 
[03/26 02:42:45    296s] (I)      -------------------------
[03/26 02:42:45    296s] (I)                Total    578um 
[03/26 02:42:45    296s] (I)      == Layer via count by net rule ==
[03/26 02:42:45    296s] (I)                       Default 
[03/26 02:42:45    296s] (I)      -------------------------
[03/26 02:42:45    296s] (I)       Metal1   (1H)       141 
[03/26 02:42:45    296s] (I)       Metal2   (2V)       194 
[03/26 02:42:45    296s] (I)       Metal3   (3H)         2 
[03/26 02:42:45    296s] (I)       Metal4   (4V)         0 
[03/26 02:42:45    296s] (I)       Metal5   (5H)         0 
[03/26 02:42:45    296s] (I)       Metal6   (6V)         0 
[03/26 02:42:45    296s] (I)       Metal7   (7H)         0 
[03/26 02:42:45    296s] (I)       Metal8   (8V)         0 
[03/26 02:42:45    296s] (I)       Metal9   (9H)         0 
[03/26 02:42:45    296s] (I)       Metal10  (10V)        0 
[03/26 02:42:45    296s] (I)       Metal11  (11H)        0 
[03/26 02:42:45    296s] (I)      -------------------------
[03/26 02:42:45    296s] (I)                Total      337 
[03/26 02:42:45    296s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.13 MB )
[03/26 02:42:45    296s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 02:42:45    296s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.13 MB )
[03/26 02:42:45    296s] [NR-eGR] Finished Early Global Route ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.13 MB )
[03/26 02:42:45    296s] (I)      ========================================= Runtime Summary ==========================================
[03/26 02:42:45    296s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[03/26 02:42:45    296s] (I)      ----------------------------------------------------------------------------------------------------
[03/26 02:42:45    296s] (I)       Early Global Route                             100.00%  367.21 sec  367.24 sec  0.03 sec  0.03 sec 
[03/26 02:42:45    296s] (I)       +-Early Global Route kernel                     87.93%  367.22 sec  367.24 sec  0.02 sec  0.02 sec 
[03/26 02:42:45    296s] (I)       | +-Import and model                            26.82%  367.22 sec  367.23 sec  0.01 sec  0.01 sec 
[03/26 02:42:45    296s] (I)       | | +-Create place DB                            1.74%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | +-Import place data                        1.52%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Read instances and placement           0.39%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Read nets                              0.24%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Read rows                              0.02%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Read module constraints                0.02%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Create route DB                           13.58%  367.22 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | +-Import route data (1T)                  12.74%  367.22 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Read blockages ( Layer 2-11 )          2.78%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | | +-Read routing blockages               0.01%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | | +-Read bump blockages                  0.01%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | | +-Read instance blockages              0.06%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | | +-Read PG blockages                    0.81%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | | | +-Allocate memory for PG via list    0.21%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | | +-Read clock blockages                 0.05%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | | +-Read other blockages                 0.04%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | | +-Read halo blockages                  0.01%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | | +-Read boundary cut boxes              0.01%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Read blackboxes                        0.03%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Read prerouted                         0.10%  367.22 sec  367.22 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Read nets                              0.19%  367.22 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Set up via pillars                     0.04%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Initialize 3D grid graph               0.04%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Model blockage capacity                1.05%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | | +-Initialize 3D capacity               0.76%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Read aux data                              0.10%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Others data preparation                    0.07%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Create route kernel                       10.26%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | +-Global Routing                              24.17%  367.23 sec  367.24 sec  0.01 sec  0.01 sec 
[03/26 02:42:45    296s] (I)       | | +-Initialization                             0.13%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Net group 1                               19.47%  367.23 sec  367.23 sec  0.01 sec  0.01 sec 
[03/26 02:42:45    296s] (I)       | | | +-Generate topology                        0.18%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | +-Phase 1a                                 1.47%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Pattern routing (1T)                   0.96%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Add via demand to 2D                   0.06%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | +-Phase 1b                                 0.14%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | +-Phase 1c                                 0.03%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | +-Phase 1d                                 0.04%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | +-Phase 1e                                 0.51%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Route legalization                     0.21%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | | +-Legalize Reach Aware Violations      0.01%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | +-Phase 1l                                15.03%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | | +-Layer assignment (1T)                 14.72%  367.23 sec  367.23 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | +-Export cong map                              0.97%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Export 2D cong map                         0.33%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | +-Extract Global 3D Wires                      0.11%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | +-Track Assignment (1T)                        2.90%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Initialization                             0.07%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Track Assignment Kernel                    1.92%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Free Memory                                0.01%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | +-Export                                      13.74%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Export DB wires                            1.03%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | +-Export all nets                          0.40%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | | +-Set wire vias                            0.12%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Report wirelength                         11.59%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Update net boxes                           0.23%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | | +-Update timing                              0.01%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)       | +-Postprocess design                           1.57%  367.24 sec  367.24 sec  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)      ====================== Summary by functions ======================
[03/26 02:42:45    296s] (I)       Lv  Step                                   %      Real       CPU 
[03/26 02:42:45    296s] (I)      ------------------------------------------------------------------
[03/26 02:42:45    296s] (I)        0  Early Global Route               100.00%  0.03 sec  0.03 sec 
[03/26 02:42:45    296s] (I)        1  Early Global Route kernel         87.93%  0.02 sec  0.02 sec 
[03/26 02:42:45    296s] (I)        2  Import and model                  26.82%  0.01 sec  0.01 sec 
[03/26 02:42:45    296s] (I)        2  Global Routing                    24.17%  0.01 sec  0.01 sec 
[03/26 02:42:45    296s] (I)        2  Export                            13.74%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        2  Track Assignment (1T)              2.90%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        2  Postprocess design                 1.57%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        2  Export cong map                    0.97%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        2  Extract Global 3D Wires            0.11%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Net group 1                       19.47%  0.01 sec  0.01 sec 
[03/26 02:42:45    296s] (I)        3  Create route DB                   13.58%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Report wirelength                 11.59%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Create route kernel               10.26%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Track Assignment Kernel            1.92%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Create place DB                    1.74%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Export DB wires                    1.03%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Export 2D cong map                 0.33%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Update net boxes                   0.23%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Initialization                     0.20%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Read aux data                      0.10%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Others data preparation            0.07%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        4  Phase 1l                          15.03%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        4  Import route data (1T)            12.74%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        4  Import place data                  1.52%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        4  Phase 1a                           1.47%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        4  Phase 1e                           0.51%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        4  Export all nets                    0.40%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        4  Generate topology                  0.18%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        4  Phase 1b                           0.14%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        4  Set wire vias                      0.12%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        4  Phase 1d                           0.04%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        4  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Layer assignment (1T)             14.72%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Read blockages ( Layer 2-11 )      2.78%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Model blockage capacity            1.05%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Pattern routing (1T)               0.96%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Read nets                          0.43%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Read instances and placement       0.39%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Route legalization                 0.21%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Add via demand to 2D               0.06%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Set up via pillars                 0.04%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Read rows                          0.02%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        5  Read module constraints            0.02%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        6  Read PG blockages                  0.81%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        6  Initialize 3D capacity             0.76%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        6  Read instance blockages            0.06%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        6  Read clock blockages               0.05%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        6  Read other blockages               0.04%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        6  Legalize Reach Aware Violations    0.01%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        6  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        6  Read bump blockages                0.01%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        6  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] (I)        7  Allocate memory for PG via list    0.21%  0.00 sec  0.00 sec 
[03/26 02:42:45    296s] Running post-eGR process
[03/26 02:42:45    296s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 02:42:45    296s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 02:42:45    296s] Type 'man IMPEXT-3530' for more detail.
[03/26 02:42:45    296s] PreRoute RC Extraction called for design adder.
[03/26 02:42:45    296s] RC Extraction called in multi-corner(1) mode.
[03/26 02:42:45    296s] RCMode: PreRoute
[03/26 02:42:45    296s]       RC Corner Indexes            0   
[03/26 02:42:45    296s] Capacitance Scaling Factor   : 1.00000 
[03/26 02:42:45    296s] Resistance Scaling Factor    : 1.00000 
[03/26 02:42:45    296s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 02:42:45    296s] Clock Res. Scaling Factor    : 1.00000 
[03/26 02:42:45    296s] Shrink Factor                : 0.90000
[03/26 02:42:45    296s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 02:42:45    296s] Using capacitance table file ...
[03/26 02:42:45    296s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 02:42:45    296s] Updating RC Grid density data for preRoute extraction ...
[03/26 02:42:45    296s] eee: pegSigSF=1.070000
[03/26 02:42:45    296s] Initializing multi-corner capacitance tables ... 
[03/26 02:42:45    296s] Initializing multi-corner resistance tables ...
[03/26 02:42:45    296s] Creating RPSQ from WeeR and WRes ...
[03/26 02:42:45    296s] eee: Grid unit RC data computation started
[03/26 02:42:45    296s] eee: Grid unit RC data computation completed
[03/26 02:42:45    296s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 02:42:45    296s] eee: l=2 avDens=0.049316 usedTrk=16.866081 availTrk=342.000000 sigTrk=16.866081
[03/26 02:42:45    296s] eee: l=3 avDens=0.046654 usedTrk=16.795321 availTrk=360.000000 sigTrk=16.795321
[03/26 02:42:45    296s] eee: l=4 avDens=0.001395 usedTrk=0.119298 availTrk=85.500000 sigTrk=0.119298
[03/26 02:42:45    296s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:45    296s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:45    296s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:45    296s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:45    296s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 02:42:45    296s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 02:42:45    296s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 02:42:45    296s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 02:42:45    296s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 02:42:45    296s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.003500 aWlH=0.000000 lMod=0 pMax=0.804300 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 02:42:45    296s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 02:42:45    296s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 02:42:45    296s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 02:42:45    296s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 02:42:45    296s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 02:42:45    296s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 02:42:45    296s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 02:42:45    296s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 02:42:45    296s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 02:42:45    296s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 02:42:45    296s] eee: NetCapCache creation started. (Current Mem: 3230.297M) 
[03/26 02:42:45    296s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3230.297M) 
[03/26 02:42:45    296s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 02:42:45    296s] eee: Metal Layers Info:
[03/26 02:42:45    296s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:42:45    296s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 02:42:45    296s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:42:45    296s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 02:42:45    296s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 02:42:45    296s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 02:42:45    296s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 02:42:45    296s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 02:42:45    296s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 02:42:45    296s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 02:42:45    296s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 02:42:45    296s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 02:42:45    296s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 02:42:45    296s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 02:42:45    296s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:42:45    296s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 02:42:45    296s] eee: +-----------------------NDR Info-----------------------+
[03/26 02:42:45    296s] eee: NDR Count = 2, Fake NDR = 0
[03/26 02:42:45    296s] eee: +----------------------------------------------------+
[03/26 02:42:45    296s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 02:42:45    296s] eee: +----------------------------------------------------+
[03/26 02:42:45    296s] eee: +----------------------------------------------------+
[03/26 02:42:45    296s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 02:42:45    296s] eee: +----------------------------------------------------+
[03/26 02:42:45    296s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3230.297M)
[03/26 02:42:45    296s] Cell adder LLGs are deleted
[03/26 02:42:45    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:45    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:45    296s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3230.3M, EPOCH TIME: 1742971365.870496
[03/26 02:42:45    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:45    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:45    296s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3230.3M, EPOCH TIME: 1742971365.871403
[03/26 02:42:45    296s] Max number of tech site patterns supported in site array is 256.
[03/26 02:42:45    296s] Core basic site is CoreSite
[03/26 02:42:45    296s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 02:42:45    296s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 02:42:45    296s] Fast DP-INIT is on for default
[03/26 02:42:45    296s] Atter site array init, number of instance map data is 0.
[03/26 02:42:45    296s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:3230.3M, EPOCH TIME: 1742971365.885404
[03/26 02:42:45    296s] 
[03/26 02:42:45    296s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:45    296s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:45    296s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:3230.3M, EPOCH TIME: 1742971365.885737
[03/26 02:42:45    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:45    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:45    296s] Starting delay calculation for Setup views
[03/26 02:42:45    296s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 02:42:45    296s] #################################################################################
[03/26 02:42:45    296s] # Design Stage: PreRoute
[03/26 02:42:45    296s] # Design Name: adder
[03/26 02:42:45    296s] # Design Mode: 90nm
[03/26 02:42:45    296s] # Analysis Mode: MMMC Non-OCV 
[03/26 02:42:45    296s] # Parasitics Mode: No SPEF/RCDB 
[03/26 02:42:45    296s] # Signoff Settings: SI Off 
[03/26 02:42:45    296s] #################################################################################
[03/26 02:42:45    296s] Calculate delays in BcWc mode...
[03/26 02:42:45    296s] Topological Sorting (REAL = 0:00:00.0, MEM = 3260.9M, InitMEM = 3260.9M)
[03/26 02:42:45    296s] Start delay calculation (fullDC) (1 T). (MEM=3006.84)
[03/26 02:42:45    296s] Start AAE Lib Loading. (MEM=3006.843750)
[03/26 02:42:45    296s] End AAE Lib Loading. (MEM=3016.093750 CPU=0:00:00.0 Real=0:00:00.0)
[03/26 02:42:45    296s] End AAE Lib Interpolated Model. (MEM=3016.093750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 02:42:45    296s] Total number of fetched objects 58
[03/26 02:42:45    296s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 02:42:45    296s] End delay calculation. (MEM=3022.89 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 02:42:46    296s] End delay calculation (fullDC). (MEM=3001.61 CPU=0:00:00.1 REAL=0:00:01.0)
[03/26 02:42:46    296s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 3630.7M) ***
[03/26 02:42:46    296s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:04:56 mem=3622.7M)
[03/26 02:42:46    296s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.063  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   25    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
------------------------------------------------------------------

[03/26 02:42:46    296s] **optDesign ... cpu = 0:00:03, real = 0:00:10, mem = 3007.0M, totSessionCpu=0:04:56 **
[03/26 02:42:46    296s] Begin: Collecting metrics
[03/26 02:42:46    296s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 8.063 |   0 |       69.78 | 0:00:01  |        3580 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[03/26 02:42:46    296s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3023.4M, current mem=3007.1M)

[03/26 02:42:46    296s] End: Collecting metrics
[03/26 02:42:46    296s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:09.9 (0.3), totSession cpu/real = 0:04:56.4/0:44:44.8 (0.1), mem = 3575.8M
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] =============================================================================================
[03/26 02:42:46    296s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.13-s082_1
[03/26 02:42:46    296s] =============================================================================================
[03/26 02:42:46    296s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:46    296s] ---------------------------------------------------------------------------------------------
[03/26 02:42:46    296s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    296s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.0
[03/26 02:42:46    296s] [ MetricReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:46    296s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    296s] [ CellServerInit         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 02:42:46    296s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  11.0 % )     0:00:01.1 /  0:00:01.1    1.0
[03/26 02:42:46    296s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    296s] [ ChannelGraphInit       ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 02:42:46    296s] [ MetricInit             ]      1   0:00:00.9  (   8.8 % )     0:00:00.9 /  0:00:00.9    1.0
[03/26 02:42:46    296s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/26 02:42:46    296s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:46    296s] [ ExtractRC              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:46    296s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 02:42:46    296s] [ FullDelayCalc          ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 02:42:46    296s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    296s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    296s] [ MISC                   ]          0:00:07.3  (  73.8 % )     0:00:07.3 /  0:00:00.3    0.0
[03/26 02:42:46    296s] ---------------------------------------------------------------------------------------------
[03/26 02:42:46    296s]  InitOpt #1 TOTAL                   0:00:09.9  ( 100.0 % )     0:00:09.9 /  0:00:02.8    0.3
[03/26 02:42:46    296s] ---------------------------------------------------------------------------------------------
[03/26 02:42:46    296s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/26 02:42:46    296s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 02:42:46    296s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:56 mem=3575.8M
[03/26 02:42:46    296s] OPERPROF: Starting DPlace-Init at level 1, MEM:3575.8M, EPOCH TIME: 1742971366.162705
[03/26 02:42:46    296s] Processing tracks to init pin-track alignment.
[03/26 02:42:46    296s] z: 2, totalTracks: 1
[03/26 02:42:46    296s] z: 4, totalTracks: 1
[03/26 02:42:46    296s] z: 6, totalTracks: 1
[03/26 02:42:46    296s] z: 8, totalTracks: 1
[03/26 02:42:46    296s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:42:46    296s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3575.8M, EPOCH TIME: 1742971366.163959
[03/26 02:42:46    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:46    296s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:46    296s] OPERPROF:     Starting CMU at level 3, MEM:3575.8M, EPOCH TIME: 1742971366.174227
[03/26 02:42:46    296s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3575.8M, EPOCH TIME: 1742971366.174272
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 02:42:46    296s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3575.8M, EPOCH TIME: 1742971366.174310
[03/26 02:42:46    296s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3575.8M, EPOCH TIME: 1742971366.174320
[03/26 02:42:46    296s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3575.8M, EPOCH TIME: 1742971366.174391
[03/26 02:42:46    296s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3575.8MB).
[03/26 02:42:46    296s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3575.8M, EPOCH TIME: 1742971366.174430
[03/26 02:42:46    296s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:56 mem=3575.8M
[03/26 02:42:46    296s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3575.8M, EPOCH TIME: 1742971366.174657
[03/26 02:42:46    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3575.8M, EPOCH TIME: 1742971366.175180
[03/26 02:42:46    296s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 02:42:46    296s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:56 mem=3575.8M
[03/26 02:42:46    296s] OPERPROF: Starting DPlace-Init at level 1, MEM:3575.8M, EPOCH TIME: 1742971366.175349
[03/26 02:42:46    296s] Processing tracks to init pin-track alignment.
[03/26 02:42:46    296s] z: 2, totalTracks: 1
[03/26 02:42:46    296s] z: 4, totalTracks: 1
[03/26 02:42:46    296s] z: 6, totalTracks: 1
[03/26 02:42:46    296s] z: 8, totalTracks: 1
[03/26 02:42:46    296s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:42:46    296s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3575.8M, EPOCH TIME: 1742971366.176315
[03/26 02:42:46    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:46    296s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:46    296s] OPERPROF:     Starting CMU at level 3, MEM:3575.8M, EPOCH TIME: 1742971366.186119
[03/26 02:42:46    296s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3575.8M, EPOCH TIME: 1742971366.186158
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 02:42:46    296s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3575.8M, EPOCH TIME: 1742971366.186187
[03/26 02:42:46    296s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3575.8M, EPOCH TIME: 1742971366.186198
[03/26 02:42:46    296s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3575.8M, EPOCH TIME: 1742971366.186266
[03/26 02:42:46    296s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3575.8MB).
[03/26 02:42:46    296s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3575.8M, EPOCH TIME: 1742971366.186297
[03/26 02:42:46    296s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:56 mem=3575.8M
[03/26 02:42:46    296s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3575.8M, EPOCH TIME: 1742971366.186409
[03/26 02:42:46    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:3575.8M, EPOCH TIME: 1742971366.186813
[03/26 02:42:46    296s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:56.4/0:44:44.8 (0.1), mem = 3575.8M
[03/26 02:42:46    296s] *** Starting optimizing excluded clock nets MEM= 3575.8M) ***
[03/26 02:42:46    296s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3575.8M) ***
[03/26 02:42:46    296s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:56.4/0:44:44.8 (0.1), mem = 3575.8M
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] =============================================================================================
[03/26 02:42:46    296s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.13-s082_1
[03/26 02:42:46    296s] =============================================================================================
[03/26 02:42:46    296s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:46    296s] ---------------------------------------------------------------------------------------------
[03/26 02:42:46    296s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    296s] ---------------------------------------------------------------------------------------------
[03/26 02:42:46    296s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    296s] ---------------------------------------------------------------------------------------------
[03/26 02:42:46    296s] The useful skew maximum allowed delay is: 0.3
[03/26 02:42:46    296s] Deleting Lib Analyzer.
[03/26 02:42:46    296s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:56.4/0:44:44.9 (0.1), mem = 3575.8M
[03/26 02:42:46    296s] Info: 1 clock net  excluded from IPO operation.
[03/26 02:42:46    296s] ### Creating LA Mngr. totSessionCpu=0:04:56 mem=3575.8M
[03/26 02:42:46    296s] ### Creating LA Mngr, finished. totSessionCpu=0:04:56 mem=3575.8M
[03/26 02:42:46    296s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/26 02:42:46    296s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45693.1
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] Creating Lib Analyzer ...
[03/26 02:42:46    296s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 02:42:46    296s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 02:42:46    296s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 02:42:46    296s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:57 mem=3575.8M
[03/26 02:42:46    296s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:57 mem=3575.8M
[03/26 02:42:46    296s] Creating Lib Analyzer, finished. 
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] Active Setup views: setup 
[03/26 02:42:46    296s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3575.8M, EPOCH TIME: 1742971366.536613
[03/26 02:42:46    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:46    296s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:46    296s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3575.8M, EPOCH TIME: 1742971366.546816
[03/26 02:42:46    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 02:42:46    296s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 02:42:46    296s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 02:42:46    296s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:57 mem=3575.8M
[03/26 02:42:46    296s] OPERPROF: Starting DPlace-Init at level 1, MEM:3575.8M, EPOCH TIME: 1742971366.547420
[03/26 02:42:46    296s] Processing tracks to init pin-track alignment.
[03/26 02:42:46    296s] z: 2, totalTracks: 1
[03/26 02:42:46    296s] z: 4, totalTracks: 1
[03/26 02:42:46    296s] z: 6, totalTracks: 1
[03/26 02:42:46    296s] z: 8, totalTracks: 1
[03/26 02:42:46    296s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:42:46    296s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3575.8M, EPOCH TIME: 1742971366.548386
[03/26 02:42:46    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:46    296s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:46    296s] OPERPROF:     Starting CMU at level 3, MEM:3575.8M, EPOCH TIME: 1742971366.558208
[03/26 02:42:46    296s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3575.8M, EPOCH TIME: 1742971366.558259
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 02:42:46    296s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3575.8M, EPOCH TIME: 1742971366.558290
[03/26 02:42:46    296s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3575.8M, EPOCH TIME: 1742971366.558300
[03/26 02:42:46    296s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3575.8M, EPOCH TIME: 1742971366.558365
[03/26 02:42:46    296s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3575.8MB).
[03/26 02:42:46    296s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3575.8M, EPOCH TIME: 1742971366.558405
[03/26 02:42:46    296s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 02:42:46    296s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 02:42:46    296s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:57 mem=3575.8M
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] Footprint cell information for calculating maxBufDist
[03/26 02:42:46    296s] *info: There are 10 candidate Buffer cells
[03/26 02:42:46    296s] *info: There are 12 candidate Inverter cells
[03/26 02:42:46    296s] 
[03/26 02:42:46    296s] #optDebug: Start CG creation (mem=3575.8M)
[03/26 02:42:46    296s]  ...initializing CG 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:46    296s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:46    296s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:46    296s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:46    296s] ToF 411.5895um
[03/26 02:42:46    297s] (cpu=0:00:00.1, mem=3669.5M)
[03/26 02:42:46    297s]  ...processing cgPrt (cpu=0:00:00.1, mem=3669.5M)
[03/26 02:42:46    297s]  ...processing cgEgp (cpu=0:00:00.1, mem=3669.5M)
[03/26 02:42:46    297s]  ...processing cgPbk (cpu=0:00:00.1, mem=3669.5M)
[03/26 02:42:46    297s]  ...processing cgNrb(cpu=0:00:00.1, mem=3669.5M)
[03/26 02:42:46    297s]  ...processing cgObs (cpu=0:00:00.1, mem=3669.5M)
[03/26 02:42:46    297s]  ...processing cgCon (cpu=0:00:00.1, mem=3669.5M)
[03/26 02:42:46    297s]  ...processing cgPdm (cpu=0:00:00.1, mem=3669.5M)
[03/26 02:42:46    297s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3669.5M)
[03/26 02:42:46    297s] ### Creating RouteCongInterface, started
[03/26 02:42:46    297s] 
[03/26 02:42:46    297s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9315} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 02:42:46    297s] 
[03/26 02:42:46    297s] #optDebug: {0, 1.000}
[03/26 02:42:46    297s] ### Creating RouteCongInterface, finished
[03/26 02:42:46    297s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:46    297s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:46    297s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 02:42:46    297s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:46    297s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:46    297s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:46    297s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 02:42:46    297s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:46    297s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3669.5M, EPOCH TIME: 1742971366.815272
[03/26 02:42:46    297s] Found 0 hard placement blockage before merging.
[03/26 02:42:46    297s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3669.5M, EPOCH TIME: 1742971366.815311
[03/26 02:42:46    297s] 
[03/26 02:42:46    297s] Netlist preparation processing... 
[03/26 02:42:46    297s] Removed 0 instance
[03/26 02:42:46    297s] *info: Marking 0 isolation instances dont touch
[03/26 02:42:46    297s] *info: Marking 0 level shifter instances dont touch
[03/26 02:42:46    297s] Deleting 0 temporary hard placement blockage(s).
[03/26 02:42:46    297s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 02:42:46    297s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3704.6M, EPOCH TIME: 1742971366.817040
[03/26 02:42:46    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 02:42:46    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3704.6M, EPOCH TIME: 1742971366.817737
[03/26 02:42:46    297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45693.1
[03/26 02:42:46    297s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:04:57.0/0:44:45.5 (0.1), mem = 3704.6M
[03/26 02:42:46    297s] 
[03/26 02:42:46    297s] =============================================================================================
[03/26 02:42:46    297s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.13-s082_1
[03/26 02:42:46    297s] =============================================================================================
[03/26 02:42:46    297s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:46    297s] ---------------------------------------------------------------------------------------------
[03/26 02:42:46    297s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  43.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 02:42:46    297s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    297s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:46    297s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    297s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    297s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  19.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 02:42:46    297s] [ ChannelGraphInit       ]      1   0:00:00.1  (  22.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 02:42:46    297s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    297s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:46    297s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    297s] [ MISC                   ]          0:00:00.1  (  12.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 02:42:46    297s] ---------------------------------------------------------------------------------------------
[03/26 02:42:46    297s]  SimplifyNetlist #1 TOTAL           0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/26 02:42:46    297s] ---------------------------------------------------------------------------------------------
[03/26 02:42:46    297s] Begin: Collecting metrics
[03/26 02:42:46    297s] 
 ------------------------------------------------------------------------------------ 
| Snapshot         | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 8.063 |   0 |       69.78 | 0:00:01  |        3580 |    0 |   0 |
| simplify_netlist |       |     |             | 0:00:00  |        3591 |      |     |
 ------------------------------------------------------------------------------------ 
[03/26 02:42:46    297s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3012.6M, current mem=3012.6M)

[03/26 02:42:46    297s] End: Collecting metrics
[03/26 02:42:46    297s] Running new flow changes for HFN
[03/26 02:42:46    297s] Begin: GigaOpt high fanout net optimization
[03/26 02:42:46    297s] GigaOpt HFN: use maxLocalDensity 1.2
[03/26 02:42:46    297s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/26 02:42:46    297s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:57.1/0:44:45.5 (0.1), mem = 3590.6M
[03/26 02:42:46    297s] Info: 1 clock net  excluded from IPO operation.
[03/26 02:42:46    297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45693.2
[03/26 02:42:46    297s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 02:42:46    297s] 
[03/26 02:42:46    297s] Active Setup views: setup 
[03/26 02:42:46    297s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3590.6M, EPOCH TIME: 1742971366.900764
[03/26 02:42:46    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] 
[03/26 02:42:46    297s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:46    297s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:46    297s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3590.6M, EPOCH TIME: 1742971366.911170
[03/26 02:42:46    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 02:42:46    297s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 02:42:46    297s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[03/26 02:42:46    297s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:57 mem=3590.6M
[03/26 02:42:46    297s] OPERPROF: Starting DPlace-Init at level 1, MEM:3590.6M, EPOCH TIME: 1742971366.911731
[03/26 02:42:46    297s] Processing tracks to init pin-track alignment.
[03/26 02:42:46    297s] z: 2, totalTracks: 1
[03/26 02:42:46    297s] z: 4, totalTracks: 1
[03/26 02:42:46    297s] z: 6, totalTracks: 1
[03/26 02:42:46    297s] z: 8, totalTracks: 1
[03/26 02:42:46    297s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:42:46    297s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3590.6M, EPOCH TIME: 1742971366.912694
[03/26 02:42:46    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] 
[03/26 02:42:46    297s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:46    297s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:46    297s] OPERPROF:     Starting CMU at level 3, MEM:3590.6M, EPOCH TIME: 1742971366.922792
[03/26 02:42:46    297s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3590.6M, EPOCH TIME: 1742971366.922846
[03/26 02:42:46    297s] 
[03/26 02:42:46    297s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 02:42:46    297s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3590.6M, EPOCH TIME: 1742971366.922877
[03/26 02:42:46    297s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3590.6M, EPOCH TIME: 1742971366.922887
[03/26 02:42:46    297s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3590.6M, EPOCH TIME: 1742971366.922953
[03/26 02:42:46    297s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3590.6MB).
[03/26 02:42:46    297s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3590.6M, EPOCH TIME: 1742971366.922988
[03/26 02:42:46    297s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 02:42:46    297s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 02:42:46    297s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:57 mem=3590.6M
[03/26 02:42:46    297s] ### Creating RouteCongInterface, started
[03/26 02:42:46    297s] 
[03/26 02:42:46    297s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.8942} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[03/26 02:42:46    297s] 
[03/26 02:42:46    297s] #optDebug: {0, 1.000}
[03/26 02:42:46    297s] ### Creating RouteCongInterface, finished
[03/26 02:42:46    297s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:46    297s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:46    297s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 02:42:46    297s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:46    297s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:46    297s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:46    297s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 02:42:46    297s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:46    297s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:46    297s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:46    297s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:46    297s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:46    297s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:46    297s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:46    297s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:46    297s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:46    297s] AoF 633.6545um
[03/26 02:42:46    297s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/26 02:42:46    297s] Total-nets :: 58, Stn-nets :: 1, ratio :: 1.72414 %, Total-len 577.65, Stn-len 0
[03/26 02:42:46    297s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 02:42:46    297s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3648.8M, EPOCH TIME: 1742971366.990431
[03/26 02:42:46    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:46    297s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3648.8M, EPOCH TIME: 1742971366.990984
[03/26 02:42:46    297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45693.2
[03/26 02:42:46    297s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:04:57.2/0:44:45.6 (0.1), mem = 3648.8M
[03/26 02:42:46    297s] 
[03/26 02:42:46    297s] =============================================================================================
[03/26 02:42:46    297s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.13-s082_1
[03/26 02:42:46    297s] =============================================================================================
[03/26 02:42:46    297s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:46    297s] ---------------------------------------------------------------------------------------------
[03/26 02:42:46    297s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    297s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:46    297s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    297s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    297s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:46    297s] [ DetailPlaceInit        ]      1   0:00:00.0  (   8.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:46    297s] [ MISC                   ]          0:00:00.1  (  90.5 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 02:42:46    297s] ---------------------------------------------------------------------------------------------
[03/26 02:42:46    297s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 02:42:46    297s] ---------------------------------------------------------------------------------------------
[03/26 02:42:46    297s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/26 02:42:46    297s] End: GigaOpt high fanout net optimization
[03/26 02:42:46    297s] Begin: Collecting metrics
[03/26 02:42:47    297s] 
 ------------------------------------------------------------------------------------ 
| Snapshot         | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 8.063 |   0 |       69.78 | 0:00:01  |        3580 |    0 |   0 |
| simplify_netlist |       |     |             | 0:00:00  |        3591 |      |     |
| drv_fixing       |       |     |             | 0:00:01  |        3591 |      |     |
 ------------------------------------------------------------------------------------ 
[03/26 02:42:47    297s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:01.0, peak res=3012.6M, current mem=3012.4M)

[03/26 02:42:47    297s] End: Collecting metrics
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] Active setup views:
[03/26 02:42:47    297s]  setup
[03/26 02:42:47    297s]   Dominating endpoints: 0
[03/26 02:42:47    297s]   Dominating TNS: -0.000
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 02:42:47    297s] Deleting Lib Analyzer.
[03/26 02:42:47    297s] Begin: GigaOpt Global Optimization
[03/26 02:42:47    297s] *info: use new DP (enabled)
[03/26 02:42:47    297s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/26 02:42:47    297s] Info: 1 clock net  excluded from IPO operation.
[03/26 02:42:47    297s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:57.2/0:44:45.7 (0.1), mem = 3648.9M
[03/26 02:42:47    297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45693.3
[03/26 02:42:47    297s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] Creating Lib Analyzer ...
[03/26 02:42:47    297s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 02:42:47    297s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 02:42:47    297s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 02:42:47    297s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:58 mem=3648.9M
[03/26 02:42:47    297s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:58 mem=3648.9M
[03/26 02:42:47    297s] Creating Lib Analyzer, finished. 
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] Active Setup views: setup 
[03/26 02:42:47    297s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3648.9M, EPOCH TIME: 1742971367.349954
[03/26 02:42:47    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:47    297s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:47    297s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3648.9M, EPOCH TIME: 1742971367.360083
[03/26 02:42:47    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 02:42:47    297s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 02:42:47    297s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[03/26 02:42:47    297s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:58 mem=3648.9M
[03/26 02:42:47    297s] OPERPROF: Starting DPlace-Init at level 1, MEM:3648.9M, EPOCH TIME: 1742971367.360683
[03/26 02:42:47    297s] Processing tracks to init pin-track alignment.
[03/26 02:42:47    297s] z: 2, totalTracks: 1
[03/26 02:42:47    297s] z: 4, totalTracks: 1
[03/26 02:42:47    297s] z: 6, totalTracks: 1
[03/26 02:42:47    297s] z: 8, totalTracks: 1
[03/26 02:42:47    297s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:42:47    297s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3648.9M, EPOCH TIME: 1742971367.361635
[03/26 02:42:47    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:47    297s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:47    297s] OPERPROF:     Starting CMU at level 3, MEM:3648.9M, EPOCH TIME: 1742971367.371392
[03/26 02:42:47    297s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3648.9M, EPOCH TIME: 1742971367.371429
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 02:42:47    297s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3648.9M, EPOCH TIME: 1742971367.371459
[03/26 02:42:47    297s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3648.9M, EPOCH TIME: 1742971367.371470
[03/26 02:42:47    297s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3648.9M, EPOCH TIME: 1742971367.371633
[03/26 02:42:47    297s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3648.9MB).
[03/26 02:42:47    297s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3648.9M, EPOCH TIME: 1742971367.371693
[03/26 02:42:47    297s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 02:42:47    297s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 02:42:47    297s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:58 mem=3648.9M
[03/26 02:42:47    297s] ### Creating RouteCongInterface, started
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9315} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] #optDebug: {0, 1.000}
[03/26 02:42:47    297s] ### Creating RouteCongInterface, finished
[03/26 02:42:47    297s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:47    297s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:47    297s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 02:42:47    297s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:47    297s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:47    297s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:47    297s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 02:42:47    297s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:47    297s] *info: 1 clock net excluded
[03/26 02:42:47    297s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3648.9M, EPOCH TIME: 1742971367.413546
[03/26 02:42:47    297s] Found 0 hard placement blockage before merging.
[03/26 02:42:47    297s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3648.9M, EPOCH TIME: 1742971367.413590
[03/26 02:42:47    297s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[03/26 02:42:47    297s] +--------+--------+---------+------------+--------+----------+---------+--------------+
[03/26 02:42:47    297s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
[03/26 02:42:47    297s] +--------+--------+---------+------------+--------+----------+---------+--------------+
[03/26 02:42:47    297s] |   0.000|   0.000|   69.78%|   0:00:00.0| 3648.9M|     setup|       NA| NA           |
[03/26 02:42:47    297s] +--------+--------+---------+------------+--------+----------+---------+--------------+
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3648.9M) ***
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3648.9M) ***
[03/26 02:42:47    297s] Deleting 0 temporary hard placement blockage(s).
[03/26 02:42:47    297s] Bottom Preferred Layer:
[03/26 02:42:47    297s]     None
[03/26 02:42:47    297s] Via Pillar Rule:
[03/26 02:42:47    297s]     None
[03/26 02:42:47    297s] Finished writing unified metrics of routing constraints.
[03/26 02:42:47    297s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/26 02:42:47    297s] Total-nets :: 58, Stn-nets :: 1, ratio :: 1.72414 %, Total-len 577.65, Stn-len 0
[03/26 02:42:47    297s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 02:42:47    297s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3648.9M, EPOCH TIME: 1742971367.456277
[03/26 02:42:47    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 02:42:47    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3648.9M, EPOCH TIME: 1742971367.456897
[03/26 02:42:47    297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45693.3
[03/26 02:42:47    297s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:04:57.6/0:44:46.1 (0.1), mem = 3648.9M
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] =============================================================================================
[03/26 02:42:47    297s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.13-s082_1
[03/26 02:42:47    297s] =============================================================================================
[03/26 02:42:47    297s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:47    297s] ---------------------------------------------------------------------------------------------
[03/26 02:42:47    297s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    297s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  62.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 02:42:47    297s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    297s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:47    297s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    297s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    297s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    297s] [ TransformInit          ]      1   0:00:00.0  (   9.8 % )     0:00:00.0 /  0:00:00.0    0.7
[03/26 02:42:47    297s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:47    297s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    297s] [ MISC                   ]          0:00:00.1  (  24.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 02:42:47    297s] ---------------------------------------------------------------------------------------------
[03/26 02:42:47    297s]  GlobalOpt #1 TOTAL                 0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 02:42:47    297s] ---------------------------------------------------------------------------------------------
[03/26 02:42:47    297s] End: GigaOpt Global Optimization
[03/26 02:42:47    297s] Begin: Collecting metrics
[03/26 02:42:47    297s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    8.063 |           |        0 |       69.78 | 0:00:01  |        3580 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:00  |        3591 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:01  |        3591 |      |     |
| global_opt       |           |    8.063 |           |        0 |       69.78 | 0:00:00  |        3589 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[03/26 02:42:47    297s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3026.4M, current mem=3022.9M)

[03/26 02:42:47    297s] End: Collecting metrics
[03/26 02:42:47    297s] *** Timing Is met
[03/26 02:42:47    297s] *** Check timing (0:00:00.0)
[03/26 02:42:47    297s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 02:42:47    297s] Deleting Lib Analyzer.
[03/26 02:42:47    297s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[03/26 02:42:47    297s] Info: 1 clock net  excluded from IPO operation.
[03/26 02:42:47    297s] ### Creating LA Mngr. totSessionCpu=0:04:58 mem=3588.9M
[03/26 02:42:47    297s] ### Creating LA Mngr, finished. totSessionCpu=0:04:58 mem=3588.9M
[03/26 02:42:47    297s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/26 02:42:47    297s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3647.1M, EPOCH TIME: 1742971367.508174
[03/26 02:42:47    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:47    297s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:47    297s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3647.1M, EPOCH TIME: 1742971367.518414
[03/26 02:42:47    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 02:42:47    297s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 02:42:47    297s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 02:42:47    297s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:58 mem=3647.1M
[03/26 02:42:47    297s] OPERPROF: Starting DPlace-Init at level 1, MEM:3647.1M, EPOCH TIME: 1742971367.518967
[03/26 02:42:47    297s] Processing tracks to init pin-track alignment.
[03/26 02:42:47    297s] z: 2, totalTracks: 1
[03/26 02:42:47    297s] z: 4, totalTracks: 1
[03/26 02:42:47    297s] z: 6, totalTracks: 1
[03/26 02:42:47    297s] z: 8, totalTracks: 1
[03/26 02:42:47    297s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:42:47    297s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3647.1M, EPOCH TIME: 1742971367.520116
[03/26 02:42:47    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:47    297s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:47    297s] OPERPROF:     Starting CMU at level 3, MEM:3647.1M, EPOCH TIME: 1742971367.530572
[03/26 02:42:47    297s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3647.1M, EPOCH TIME: 1742971367.530616
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 02:42:47    297s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3647.1M, EPOCH TIME: 1742971367.530654
[03/26 02:42:47    297s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3647.1M, EPOCH TIME: 1742971367.530669
[03/26 02:42:47    297s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3647.1M, EPOCH TIME: 1742971367.530701
[03/26 02:42:47    297s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3647.1MB).
[03/26 02:42:47    297s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3647.1M, EPOCH TIME: 1742971367.530739
[03/26 02:42:47    297s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 02:42:47    297s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 02:42:47    297s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:58 mem=3647.1M
[03/26 02:42:47    297s] Begin: Area Reclaim Optimization
[03/26 02:42:47    297s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:57.7/0:44:46.2 (0.1), mem = 3647.1M
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] Creating Lib Analyzer ...
[03/26 02:42:47    297s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[03/26 02:42:47    297s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[03/26 02:42:47    297s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/26 02:42:47    297s] 
[03/26 02:42:47    297s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 02:42:47    297s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:58 mem=3649.1M
[03/26 02:42:47    297s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:58 mem=3649.1M
[03/26 02:42:47    297s] Creating Lib Analyzer, finished. 
[03/26 02:42:47    297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45693.4
[03/26 02:42:47    298s] 
[03/26 02:42:47    298s] Active Setup views: setup 
[03/26 02:42:47    298s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34
[03/26 02:42:47    298s] ### Creating RouteCongInterface, started
[03/26 02:42:47    298s] 
[03/26 02:42:47    298s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9315} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 02:42:47    298s] 
[03/26 02:42:47    298s] #optDebug: {0, 1.000}
[03/26 02:42:47    298s] ### Creating RouteCongInterface, finished
[03/26 02:42:47    298s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:47    298s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:47    298s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 02:42:47    298s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:47    298s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:47    298s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:47    298s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 02:42:47    298s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:47    298s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3649.1M, EPOCH TIME: 1742971367.828289
[03/26 02:42:47    298s] Found 0 hard placement blockage before merging.
[03/26 02:42:47    298s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3649.1M, EPOCH TIME: 1742971367.828328
[03/26 02:42:47    298s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.78
[03/26 02:42:47    298s] +---------+---------+--------+--------+------------+--------+
[03/26 02:42:47    298s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/26 02:42:47    298s] +---------+---------+--------+--------+------------+--------+
[03/26 02:42:47    298s] |   69.78%|        -|   0.000|   0.000|   0:00:00.0| 3649.1M|
[03/26 02:42:47    298s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3649.1M|
[03/26 02:42:47    298s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[03/26 02:42:47    298s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3649.1M|
[03/26 02:42:47    298s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3649.1M|
[03/26 02:42:47    298s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3649.1M|
[03/26 02:42:47    298s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[03/26 02:42:47    298s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3649.1M|
[03/26 02:42:47    298s] +---------+---------+--------+--------+------------+--------+
[03/26 02:42:47    298s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.78
[03/26 02:42:47    298s] 
[03/26 02:42:47    298s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/26 02:42:47    298s] --------------------------------------------------------------
[03/26 02:42:47    298s] |                                   | Total     | Sequential |
[03/26 02:42:47    298s] --------------------------------------------------------------
[03/26 02:42:47    298s] | Num insts resized                 |       0  |       0    |
[03/26 02:42:47    298s] | Num insts undone                  |       0  |       0    |
[03/26 02:42:47    298s] | Num insts Downsized               |       0  |       0    |
[03/26 02:42:47    298s] | Num insts Samesized               |       0  |       0    |
[03/26 02:42:47    298s] | Num insts Upsized                 |       0  |       0    |
[03/26 02:42:47    298s] | Num multiple commits+uncommits    |       0  |       -    |
[03/26 02:42:47    298s] --------------------------------------------------------------
[03/26 02:42:47    298s] Bottom Preferred Layer:
[03/26 02:42:47    298s]     None
[03/26 02:42:47    298s] Via Pillar Rule:
[03/26 02:42:47    298s]     None
[03/26 02:42:47    298s] Finished writing unified metrics of routing constraints.
[03/26 02:42:47    298s] 
[03/26 02:42:47    298s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/26 02:42:47    298s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[03/26 02:42:47    298s] Deleting 0 temporary hard placement blockage(s).
[03/26 02:42:47    298s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34
[03/26 02:42:47    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45693.4
[03/26 02:42:47    298s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:04:58.0/0:44:46.5 (0.1), mem = 3649.1M
[03/26 02:42:47    298s] 
[03/26 02:42:47    298s] =============================================================================================
[03/26 02:42:47    298s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.13-s082_1
[03/26 02:42:47    298s] =============================================================================================
[03/26 02:42:47    298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:47    298s] ---------------------------------------------------------------------------------------------
[03/26 02:42:47    298s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    298s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  83.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 02:42:47    298s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    298s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    298s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    298s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    298s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    298s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    298s] [ OptGetWeight           ]     27   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    298s] [ OptEval                ]     27   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    298s] [ OptCommit              ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    298s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    298s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:47    298s] [ MISC                   ]          0:00:00.0  (  14.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:47    298s] ---------------------------------------------------------------------------------------------
[03/26 02:42:47    298s]  AreaOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 02:42:47    298s] ---------------------------------------------------------------------------------------------
[03/26 02:42:47    298s] Executing incremental physical updates
[03/26 02:42:47    298s] Executing incremental physical updates
[03/26 02:42:47    298s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 02:42:47    298s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3649.1M, EPOCH TIME: 1742971367.834914
[03/26 02:42:47    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 02:42:47    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    298s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3649.1M, EPOCH TIME: 1742971367.835532
[03/26 02:42:47    298s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3591.08M, totSessionCpu=0:04:58).
[03/26 02:42:47    298s] Begin: Collecting metrics
[03/26 02:42:47    298s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    8.063 |           |        0 |       69.78 | 0:00:01  |        3580 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:00  |        3591 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:01  |        3591 |      |     |
| global_opt       |           |    8.063 |           |        0 |       69.78 | 0:00:00  |        3589 |      |     |
| area_reclaiming  |     0.000 |    8.063 |         0 |        0 |       69.78 | 0:00:00  |        3591 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[03/26 02:42:47    298s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3027.3M, current mem=3026.3M)

[03/26 02:42:47    298s] End: Collecting metrics
[03/26 02:42:47    298s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:58.1/0:44:46.5 (0.1), mem = 3591.1M
[03/26 02:42:47    298s] 
[03/26 02:42:47    298s] *** Start incrementalPlace ***
[03/26 02:42:47    298s] User Input Parameters:
[03/26 02:42:47    298s] - Congestion Driven    : On
[03/26 02:42:47    298s] - Timing Driven        : On
[03/26 02:42:47    298s] - Area-Violation Based : On
[03/26 02:42:47    298s] - Start Rollback Level : -5
[03/26 02:42:47    298s] - Legalized            : On
[03/26 02:42:47    298s] - Window Based         : Off
[03/26 02:42:47    298s] - eDen incr mode       : Off
[03/26 02:42:47    298s] - Small incr mode      : Off
[03/26 02:42:47    298s] 
[03/26 02:42:47    298s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3591.1M, EPOCH TIME: 1742971367.892747
[03/26 02:42:47    298s] Enable eGR PG blockage caching
[03/26 02:42:47    298s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3591.1M, EPOCH TIME: 1742971367.892780
[03/26 02:42:47    298s] no activity file in design. spp won't run.
[03/26 02:42:47    298s] Effort level <high> specified for reg2reg path_group
[03/26 02:42:47    298s] No Views given, use default active views for adaptive view pruning
[03/26 02:42:47    298s] Active views:
[03/26 02:42:47    298s]   setup
[03/26 02:42:47    298s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3593.1M, EPOCH TIME: 1742971367.917455
[03/26 02:42:47    298s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:3593.1M, EPOCH TIME: 1742971367.918304
[03/26 02:42:47    298s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3593.1M, EPOCH TIME: 1742971367.918337
[03/26 02:42:47    298s] Starting Early Global Route congestion estimation: mem = 3593.1M
[03/26 02:42:47    298s] (I)      Initializing eGR engine (regular)
[03/26 02:42:47    298s] Set min layer with default ( 2 )
[03/26 02:42:47    298s] Set max layer with default ( 127 )
[03/26 02:42:47    298s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:42:47    298s] Min route layer (adjusted) = 2
[03/26 02:42:47    298s] Max route layer (adjusted) = 11
[03/26 02:42:47    298s] (I)      clean place blk overflow:
[03/26 02:42:47    298s] (I)      H : enabled 1.00 0
[03/26 02:42:47    298s] (I)      V : enabled 1.00 0
[03/26 02:42:47    298s] (I)      Initializing eGR engine (regular)
[03/26 02:42:47    298s] Set min layer with default ( 2 )
[03/26 02:42:47    298s] Set max layer with default ( 127 )
[03/26 02:42:47    298s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:42:47    298s] Min route layer (adjusted) = 2
[03/26 02:42:47    298s] Max route layer (adjusted) = 11
[03/26 02:42:47    298s] (I)      clean place blk overflow:
[03/26 02:42:47    298s] (I)      H : enabled 1.00 0
[03/26 02:42:47    298s] (I)      V : enabled 1.00 0
[03/26 02:42:47    298s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.49 MB )
[03/26 02:42:47    298s] (I)      Running eGR Regular flow
[03/26 02:42:47    298s] (I)      # wire layers (front) : 12
[03/26 02:42:47    298s] (I)      # wire layers (back)  : 0
[03/26 02:42:47    298s] (I)      min wire layer : 1
[03/26 02:42:47    298s] (I)      max wire layer : 11
[03/26 02:42:47    298s] (I)      # cut layers (front) : 11
[03/26 02:42:47    298s] (I)      # cut layers (back)  : 0
[03/26 02:42:47    298s] (I)      min cut layer : 1
[03/26 02:42:47    298s] (I)      max cut layer : 10
[03/26 02:42:47    298s] (I)      ================================ Layers ================================
[03/26 02:42:47    298s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:42:47    298s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 02:42:47    298s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:42:47    298s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 02:42:47    298s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:42:47    298s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:42:47    298s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:42:47    298s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:42:47    298s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:42:47    298s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:42:47    298s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:42:47    298s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:42:47    298s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 02:42:47    298s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 02:42:47    298s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 02:42:47    298s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:42:47    298s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 02:42:47    298s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 02:42:47    298s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 02:42:47    298s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 02:42:47    298s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 02:42:47    298s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 02:42:47    298s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 02:42:47    298s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 02:42:47    298s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 02:42:47    298s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 02:42:47    298s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 02:42:47    298s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 02:42:47    298s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:42:47    298s] (I)      Started Import and model ( Curr Mem: 3.49 MB )
[03/26 02:42:47    298s] (I)      == Non-default Options ==
[03/26 02:42:47    298s] (I)      Maximum routing layer                              : 11
[03/26 02:42:47    298s] (I)      Top routing layer                                  : 11
[03/26 02:42:47    298s] (I)      Number of threads                                  : 1
[03/26 02:42:47    298s] (I)      Route tie net to shape                             : auto
[03/26 02:42:47    298s] (I)      Use non-blocking free Dbs wires                    : false
[03/26 02:42:47    298s] (I)      Method to set GCell size                           : row
[03/26 02:42:47    298s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 02:42:47    298s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 02:42:47    298s] (I)      ============== Pin Summary ==============
[03/26 02:42:47    298s] (I)      +-------+--------+---------+------------+
[03/26 02:42:47    298s] (I)      | Layer | # pins | % total |      Group |
[03/26 02:42:47    298s] (I)      +-------+--------+---------+------------+
[03/26 02:42:47    298s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 02:42:47    298s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 02:42:47    298s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 02:42:47    298s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 02:42:47    298s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 02:42:47    298s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 02:42:47    298s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 02:42:47    298s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 02:42:47    298s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 02:42:47    298s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 02:42:47    298s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 02:42:47    298s] (I)      +-------+--------+---------+------------+
[03/26 02:42:47    298s] (I)      Custom ignore net properties:
[03/26 02:42:47    298s] (I)      1 : NotLegal
[03/26 02:42:47    298s] (I)      Default ignore net properties:
[03/26 02:42:47    298s] (I)      1 : Special
[03/26 02:42:47    298s] (I)      2 : Analog
[03/26 02:42:47    298s] (I)      3 : Fixed
[03/26 02:42:47    298s] (I)      4 : Skipped
[03/26 02:42:47    298s] (I)      5 : MixedSignal
[03/26 02:42:47    298s] (I)      Prerouted net properties:
[03/26 02:42:47    298s] (I)      1 : NotLegal
[03/26 02:42:47    298s] (I)      2 : Special
[03/26 02:42:47    298s] (I)      3 : Analog
[03/26 02:42:47    298s] (I)      4 : Fixed
[03/26 02:42:47    298s] (I)      5 : Skipped
[03/26 02:42:47    298s] (I)      6 : MixedSignal
[03/26 02:42:47    298s] [NR-eGR] Early global route reroute all routable nets
[03/26 02:42:47    298s] (I)      Use row-based GCell size
[03/26 02:42:47    298s] (I)      Use row-based GCell align
[03/26 02:42:47    298s] (I)      layer 0 area = 80000
[03/26 02:42:47    298s] (I)      layer 1 area = 80000
[03/26 02:42:47    298s] (I)      layer 2 area = 80000
[03/26 02:42:47    298s] (I)      layer 3 area = 80000
[03/26 02:42:47    298s] (I)      layer 4 area = 80000
[03/26 02:42:47    298s] (I)      layer 5 area = 80000
[03/26 02:42:47    298s] (I)      layer 6 area = 80000
[03/26 02:42:47    298s] (I)      layer 7 area = 80000
[03/26 02:42:47    298s] (I)      layer 8 area = 80000
[03/26 02:42:47    298s] (I)      layer 9 area = 400000
[03/26 02:42:47    298s] (I)      layer 10 area = 400000
[03/26 02:42:47    298s] (I)      GCell unit size   : 3420
[03/26 02:42:47    298s] (I)      GCell multiplier  : 1
[03/26 02:42:47    298s] (I)      GCell row height  : 3420
[03/26 02:42:47    298s] (I)      Actual row height : 3420
[03/26 02:42:47    298s] (I)      GCell align ref   : 10000 10260
[03/26 02:42:47    298s] [NR-eGR] Track table information for default rule: 
[03/26 02:42:47    298s] [NR-eGR] Metal1 has single uniform track structure
[03/26 02:42:47    298s] [NR-eGR] Metal2 has single uniform track structure
[03/26 02:42:47    298s] [NR-eGR] Metal3 has single uniform track structure
[03/26 02:42:47    298s] [NR-eGR] Metal4 has single uniform track structure
[03/26 02:42:47    298s] [NR-eGR] Metal5 has single uniform track structure
[03/26 02:42:47    298s] [NR-eGR] Metal6 has single uniform track structure
[03/26 02:42:47    298s] [NR-eGR] Metal7 has single uniform track structure
[03/26 02:42:47    298s] [NR-eGR] Metal8 has single uniform track structure
[03/26 02:42:47    298s] [NR-eGR] Metal9 has single uniform track structure
[03/26 02:42:47    298s] [NR-eGR] Metal10 has single uniform track structure
[03/26 02:42:47    298s] [NR-eGR] Metal11 has single uniform track structure
[03/26 02:42:47    298s] (I)      ================== Default via ===================
[03/26 02:42:47    298s] (I)      +----+------------------+------------------------+
[03/26 02:42:47    298s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 02:42:47    298s] (I)      +----+------------------+------------------------+
[03/26 02:42:47    298s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[03/26 02:42:47    298s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 02:42:47    298s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 02:42:47    298s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 02:42:47    298s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[03/26 02:42:47    298s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 02:42:47    298s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[03/26 02:42:47    298s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 02:42:47    298s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 02:42:47    298s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 02:42:47    298s] (I)      +----+------------------+------------------------+
[03/26 02:42:47    298s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 02:42:47    298s] [NR-eGR] Read 712 PG shapes
[03/26 02:42:47    298s] [NR-eGR] Read 0 clock shapes
[03/26 02:42:47    298s] [NR-eGR] Read 0 other shapes
[03/26 02:42:47    298s] [NR-eGR] #Routing Blockages  : 0
[03/26 02:42:47    298s] [NR-eGR] #Bump Blockages     : 0
[03/26 02:42:47    298s] [NR-eGR] #Instance Blockages : 0
[03/26 02:42:47    298s] [NR-eGR] #PG Blockages       : 712
[03/26 02:42:47    298s] [NR-eGR] #Halo Blockages     : 0
[03/26 02:42:47    298s] [NR-eGR] #Boundary Blockages : 0
[03/26 02:42:47    298s] [NR-eGR] #Clock Blockages    : 0
[03/26 02:42:47    298s] [NR-eGR] #Other Blockages    : 0
[03/26 02:42:47    298s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 02:42:47    298s] [NR-eGR] #prerouted nets         : 0
[03/26 02:42:47    298s] [NR-eGR] #prerouted special nets : 0
[03/26 02:42:47    298s] [NR-eGR] #prerouted wires        : 0
[03/26 02:42:47    298s] [NR-eGR] Read 57 nets ( ignored 0 )
[03/26 02:42:47    298s] (I)        Front-side 57 ( ignored 0 )
[03/26 02:42:47    298s] (I)        Back-side  0 ( ignored 0 )
[03/26 02:42:47    298s] (I)        Both-side  0 ( ignored 0 )
[03/26 02:42:47    298s] (I)      dcls route internal nets
[03/26 02:42:47    298s] (I)      dcls route interface nets
[03/26 02:42:47    298s] (I)      dcls route common nets
[03/26 02:42:47    298s] (I)      Reading macro buffers
[03/26 02:42:47    298s] (I)      Number of macro buffers: 0
[03/26 02:42:47    298s] (I)      early_global_route_priority property id does not exist.
[03/26 02:42:47    298s] (I)      Read Num Blocks=712  Num Prerouted Wires=0  Num CS=0
[03/26 02:42:47    298s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 0
[03/26 02:42:47    298s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 0
[03/26 02:42:47    298s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 0
[03/26 02:42:47    298s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 02:42:47    298s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 02:42:47    298s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 02:42:47    298s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 02:42:47    298s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 02:42:47    298s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 02:42:47    298s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 02:42:47    298s] (I)      Number of ignored nets                =      0
[03/26 02:42:47    298s] (I)      Number of connected nets              =      0
[03/26 02:42:47    298s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 02:42:47    298s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 02:42:47    298s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 02:42:47    298s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 02:42:47    298s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 02:42:47    298s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 02:42:47    298s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 02:42:47    298s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/26 02:42:47    298s] (I)      Ndr track 0 does not exist
[03/26 02:42:47    298s] (I)      ---------------------Grid Graph Info--------------------
[03/26 02:42:47    298s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 02:42:47    298s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 02:42:47    298s] (I)      Site width          :   400  (dbu)
[03/26 02:42:47    298s] (I)      Row height          :  3420  (dbu)
[03/26 02:42:47    298s] (I)      GCell row height    :  3420  (dbu)
[03/26 02:42:47    298s] (I)      GCell width         :  3420  (dbu)
[03/26 02:42:47    298s] (I)      GCell height        :  3420  (dbu)
[03/26 02:42:47    298s] (I)      Grid                :    15    15    11
[03/26 02:42:47    298s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 02:42:47    298s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 02:42:47    298s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 02:42:47    298s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 02:42:47    298s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 02:42:47    298s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 02:42:47    298s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 02:42:47    298s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 02:42:47    298s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 02:42:47    298s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 02:42:47    298s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 02:42:47    298s] (I)      --------------------------------------------------------
[03/26 02:42:47    298s] 
[03/26 02:42:47    298s] [NR-eGR] ============ Routing rule table ============
[03/26 02:42:47    298s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 57
[03/26 02:42:47    298s] [NR-eGR] ========================================
[03/26 02:42:47    298s] [NR-eGR] 
[03/26 02:42:47    298s] (I)      ==== NDR : (Default) ====
[03/26 02:42:47    298s] (I)      +--------------+--------+
[03/26 02:42:47    298s] (I)      |           ID |      0 |
[03/26 02:42:47    298s] (I)      |      Default |    yes |
[03/26 02:42:47    298s] (I)      |  Clk Special |     no |
[03/26 02:42:47    298s] (I)      | Hard spacing |     no |
[03/26 02:42:47    298s] (I)      |    NDR track | (none) |
[03/26 02:42:47    298s] (I)      |      NDR via | (none) |
[03/26 02:42:47    298s] (I)      |  Extra space |      0 |
[03/26 02:42:47    298s] (I)      |      Shields |      0 |
[03/26 02:42:47    298s] (I)      |   Demand (H) |      1 |
[03/26 02:42:47    298s] (I)      |   Demand (V) |      1 |
[03/26 02:42:47    298s] (I)      |        #Nets |     57 |
[03/26 02:42:47    298s] (I)      +--------------+--------+
[03/26 02:42:47    298s] (I)      +---------------------------------------------------------------------------------------+
[03/26 02:42:47    298s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 02:42:47    298s] (I)      +---------------------------------------------------------------------------------------+
[03/26 02:42:47    298s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:42:47    298s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:42:47    298s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:42:47    298s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:42:47    298s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:42:47    298s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:42:47    298s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:42:47    298s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:42:47    298s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 02:42:47    298s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 02:42:47    298s] (I)      +---------------------------------------------------------------------------------------+
[03/26 02:42:47    298s] (I)      =============== Blocked Tracks ===============
[03/26 02:42:47    298s] (I)      +-------+---------+----------+---------------+
[03/26 02:42:47    298s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 02:42:47    298s] (I)      +-------+---------+----------+---------------+
[03/26 02:42:47    298s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 02:42:47    298s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 02:42:47    298s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 02:42:47    298s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 02:42:47    298s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 02:42:47    298s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 02:42:47    298s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 02:42:47    298s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 02:42:47    298s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 02:42:47    298s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 02:42:47    298s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 02:42:47    298s] (I)      +-------+---------+----------+---------------+
[03/26 02:42:47    298s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.49 MB )
[03/26 02:42:47    298s] (I)      Reset routing kernel
[03/26 02:42:47    298s] (I)      Started Global Routing ( Curr Mem: 3.49 MB )
[03/26 02:42:47    298s] (I)      totalPins=141  totalGlobalPin=139 (98.58%)
[03/26 02:42:47    298s] (I)      ================== Net Group Info ==================
[03/26 02:42:47    298s] (I)      +----+----------------+--------------+-------------+
[03/26 02:42:47    298s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 02:42:47    298s] (I)      +----+----------------+--------------+-------------+
[03/26 02:42:47    298s] (I)      |  1 |             57 |    Metal2(2) | Metal11(11) |
[03/26 02:42:47    298s] (I)      +----+----------------+--------------+-------------+
[03/26 02:42:47    298s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 02:42:47    298s] (I)      total 2D Demand : 2 = (0 H, 2 V)
[03/26 02:42:47    298s] (I)      init route region map
[03/26 02:42:47    298s] (I)      #blocked GCells = 0
[03/26 02:42:47    298s] (I)      #regions = 1
[03/26 02:42:47    298s] (I)      init safety region map
[03/26 02:42:47    298s] (I)      #blocked GCells = 0
[03/26 02:42:47    298s] (I)      #regions = 1
[03/26 02:42:47    298s] [NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 11]
[03/26 02:42:47    298s] (I)      
[03/26 02:42:47    298s] (I)      ============  Phase 1a Route ============
[03/26 02:42:47    298s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 02:42:47    298s] (I)      
[03/26 02:42:47    298s] (I)      ============  Phase 1b Route ============
[03/26 02:42:47    298s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 02:42:47    298s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.386500e+02um
[03/26 02:42:47    298s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 02:42:47    298s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 02:42:47    298s] (I)      
[03/26 02:42:47    298s] (I)      ============  Phase 1c Route ============
[03/26 02:42:47    298s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 02:42:47    298s] (I)      
[03/26 02:42:47    298s] (I)      ============  Phase 1d Route ============
[03/26 02:42:47    298s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 02:42:47    298s] (I)      
[03/26 02:42:47    298s] (I)      ============  Phase 1e Route ============
[03/26 02:42:47    298s] (I)      Usage: 315 = (162 H, 153 V) = (2.08% H, 2.12% V) = (2.770e+02um H, 2.616e+02um V)
[03/26 02:42:47    298s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.386500e+02um
[03/26 02:42:47    298s] (I)      
[03/26 02:42:47    298s] (I)      ============  Phase 1l Route ============
[03/26 02:42:47    298s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 02:42:47    298s] (I)      Layer  2:       1616       195         0           0        1796    ( 0.00%) 
[03/26 02:42:47    298s] (I)      Layer  3:       1774       163         0           0        1890    ( 0.00%) 
[03/26 02:42:47    298s] (I)      Layer  4:       1616         1         0           0        1796    ( 0.00%) 
[03/26 02:42:47    298s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 02:42:47    298s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 02:42:47    298s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 02:42:47    298s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 02:42:47    298s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 02:42:47    298s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 02:42:47    298s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 02:42:47    298s] (I)      Total:         14031       359         0         737       15475    ( 4.55%) 
[03/26 02:42:47    298s] (I)      
[03/26 02:42:47    298s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 02:42:47    298s] [NR-eGR]                        OverCon            
[03/26 02:42:47    298s] [NR-eGR]                         #Gcell     %Gcell
[03/26 02:42:47    298s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 02:42:47    298s] [NR-eGR] ----------------------------------------------
[03/26 02:42:47    298s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:47    298s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:47    298s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:47    298s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:47    298s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:47    298s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:47    298s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:47    298s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:47    298s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:47    298s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:47    298s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:47    298s] [NR-eGR] ----------------------------------------------
[03/26 02:42:47    298s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 02:42:47    298s] [NR-eGR] 
[03/26 02:42:47    298s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.49 MB )
[03/26 02:42:47    298s] (I)      Updating congestion map
[03/26 02:42:47    298s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 02:42:47    298s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 02:42:47    298s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.49 MB )
[03/26 02:42:47    298s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3593.1M
[03/26 02:42:47    298s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:3593.1M, EPOCH TIME: 1742971367.933548
[03/26 02:42:47    298s] OPERPROF: Starting HotSpotCal at level 1, MEM:3593.1M, EPOCH TIME: 1742971367.933561
[03/26 02:42:47    298s] [hotspot] +------------+---------------+---------------+
[03/26 02:42:47    298s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 02:42:47    298s] [hotspot] +------------+---------------+---------------+
[03/26 02:42:47    298s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 02:42:47    298s] [hotspot] +------------+---------------+---------------+
[03/26 02:42:47    298s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 02:42:47    298s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 02:42:47    298s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3593.1M, EPOCH TIME: 1742971367.933880
[03/26 02:42:47    298s] 
[03/26 02:42:47    298s] === incrementalPlace Internal Loop 1 ===
[03/26 02:42:47    298s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 02:42:47    298s] UM:*                                                                   incrNP_iter_start
[03/26 02:42:47    298s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/26 02:42:47    298s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3593.1M, EPOCH TIME: 1742971367.957012
[03/26 02:42:47    298s] Processing tracks to init pin-track alignment.
[03/26 02:42:47    298s] z: 2, totalTracks: 1
[03/26 02:42:47    298s] z: 4, totalTracks: 1
[03/26 02:42:47    298s] z: 6, totalTracks: 1
[03/26 02:42:47    298s] z: 8, totalTracks: 1
[03/26 02:42:47    298s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:42:47    298s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3593.1M, EPOCH TIME: 1742971367.958305
[03/26 02:42:47    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:47    298s] 
[03/26 02:42:47    298s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:47    298s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:47    298s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3593.1M, EPOCH TIME: 1742971367.968539
[03/26 02:42:47    298s] OPERPROF:   Starting post-place ADS at level 2, MEM:3593.1M, EPOCH TIME: 1742971367.968563
[03/26 02:42:47    298s] ADSU 0.698 -> 0.698. site 738.000 -> 738.000. GS 13.680
[03/26 02:42:47    298s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:3593.1M, EPOCH TIME: 1742971367.968665
[03/26 02:42:47    298s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3593.1M, EPOCH TIME: 1742971367.968722
[03/26 02:42:47    298s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3593.1M, EPOCH TIME: 1742971367.968736
[03/26 02:42:47    298s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3593.1M, EPOCH TIME: 1742971367.968747
[03/26 02:42:47    298s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3593.1M, EPOCH TIME: 1742971367.968775
[03/26 02:42:47    298s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3593.1M, EPOCH TIME: 1742971367.968800
[03/26 02:42:47    298s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3593.1M, EPOCH TIME: 1742971367.968817
[03/26 02:42:47    298s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3593.1M, EPOCH TIME: 1742971367.968829
[03/26 02:42:47    298s] no activity file in design. spp won't run.
[03/26 02:42:47    298s] [spp] 0
[03/26 02:42:47    298s] [adp] 0:1:1:3
[03/26 02:42:47    298s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:3593.1M, EPOCH TIME: 1742971367.968878
[03/26 02:42:47    298s] SP #FI/SF FL/PI 0/0 34/0
[03/26 02:42:47    298s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.012, REAL:0.012, MEM:3593.1M, EPOCH TIME: 1742971367.968893
[03/26 02:42:47    298s] PP off. flexM 0
[03/26 02:42:47    298s] OPERPROF: Starting CDPad at level 1, MEM:3593.1M, EPOCH TIME: 1742971367.969068
[03/26 02:42:47    298s] 3DP is on.
[03/26 02:42:47    298s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[03/26 02:42:47    298s] design sh 0.120. rd 0.200
[03/26 02:42:47    298s] design sh 0.105. rd 0.200
[03/26 02:42:47    298s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/26 02:42:47    298s] design sh 0.092. rd 0.200
[03/26 02:42:47    298s] CDPadU 0.915 -> 0.841. R=0.697, N=34, GS=1.710
[03/26 02:42:47    298s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.000, MEM:3593.1M, EPOCH TIME: 1742971367.969358
[03/26 02:42:47    298s] OPERPROF: Starting InitSKP at level 1, MEM:3593.1M, EPOCH TIME: 1742971367.969376
[03/26 02:42:47    298s] no activity file in design. spp won't run.
[03/26 02:42:47    298s] no activity file in design. spp won't run.
[03/26 02:42:47    298s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[03/26 02:42:47    298s] OPERPROF: Finished InitSKP at level 1, CPU:0.006, REAL:0.006, MEM:3593.1M, EPOCH TIME: 1742971367.975416
[03/26 02:42:47    298s] NP #FI/FS/SF FL/PI: 0/0/0 34/0
[03/26 02:42:47    298s] no activity file in design. spp won't run.
[03/26 02:42:47    298s] OPERPROF: Starting NP-Place at level 1, MEM:3593.1M, EPOCH TIME: 1742971367.976261
[03/26 02:42:47    298s] current cut-level : 2, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 02:42:47    298s] SKP will use view:
[03/26 02:42:47    298s]   setup
[03/26 02:42:47    298s] Iteration  4: Total net bbox = 4.773e+02 (2.36e+02 2.42e+02)
[03/26 02:42:47    298s]               Est.  stn bbox = 5.028e+02 (2.52e+02 2.51e+02)
[03/26 02:42:47    298s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3626.5M
[03/26 02:42:47    298s] OPERPROF: Finished NP-Place at level 1, CPU:0.016, REAL:0.015, MEM:3626.5M, EPOCH TIME: 1742971367.990771
[03/26 02:42:47    298s] Legalizing MH Cells... 0 / 0 (level 2) on adder
[03/26 02:42:47    298s] MH legal: No MH instances from GP
[03/26 02:42:47    298s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[03/26 02:42:47    298s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3610.5M, DRC: 0)
[03/26 02:42:47    298s] no activity file in design. spp won't run.
[03/26 02:42:47    298s] NP #FI/FS/SF FL/PI: 0/0/0 34/0
[03/26 02:42:47    298s] no activity file in design. spp won't run.
[03/26 02:42:47    298s] OPERPROF: Starting NP-Place at level 1, MEM:3610.5M, EPOCH TIME: 1742971367.991742
[03/26 02:42:47    298s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 02:42:48    298s] Iteration  5: Total net bbox = 4.971e+02 (2.44e+02 2.53e+02)
[03/26 02:42:48    298s]               Est.  stn bbox = 5.253e+02 (2.62e+02 2.64e+02)
[03/26 02:42:48    298s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 3610.5M
[03/26 02:42:48    298s] OPERPROF: Finished NP-Place at level 1, CPU:0.026, REAL:0.024, MEM:3610.5M, EPOCH TIME: 1742971368.015566
[03/26 02:42:48    298s] Legalizing MH Cells... 0 / 0 (level 3) on adder
[03/26 02:42:48    298s] MH legal: No MH instances from GP
[03/26 02:42:48    298s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[03/26 02:42:48    298s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3610.5M, DRC: 0)
[03/26 02:42:48    298s] no activity file in design. spp won't run.
[03/26 02:42:48    298s] NP #FI/FS/SF FL/PI: 0/0/0 34/0
[03/26 02:42:48    298s] no activity file in design. spp won't run.
[03/26 02:42:48    298s] OPERPROF: Starting NP-Place at level 1, MEM:3610.5M, EPOCH TIME: 1742971368.016529
[03/26 02:42:48    298s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[03/26 02:42:48    298s] GP RA stats: MHOnly 0 nrInst 34 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/26 02:42:48    298s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3626.5M, EPOCH TIME: 1742971368.037136
[03/26 02:42:48    298s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3626.5M, EPOCH TIME: 1742971368.037157
[03/26 02:42:48    298s] Iteration  6: Total net bbox = 4.739e+02 (2.22e+02 2.52e+02)
[03/26 02:42:48    298s]               Est.  stn bbox = 5.030e+02 (2.39e+02 2.64e+02)
[03/26 02:42:48    298s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3626.5M
[03/26 02:42:48    298s] OPERPROF: Finished NP-Place at level 1, CPU:0.023, REAL:0.021, MEM:3626.5M, EPOCH TIME: 1742971368.037281
[03/26 02:42:48    298s] Legalizing MH Cells... 0 / 0 (level 4) on adder
[03/26 02:42:48    298s] MH legal: No MH instances from GP
[03/26 02:42:48    298s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[03/26 02:42:48    298s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3610.5M, DRC: 0)
[03/26 02:42:48    298s] Move report: Timing Driven Placement moves 34 insts, mean move: 2.02 um, max move: 4.61 um 
[03/26 02:42:48    298s] 	Max move on inst (g749__5526): (15.00, 13.68) --> (10.39, 13.68)
[03/26 02:42:48    298s] no activity file in design. spp won't run.
[03/26 02:42:48    298s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3610.5M, EPOCH TIME: 1742971368.037707
[03/26 02:42:48    298s] Saved padding area to DB
[03/26 02:42:48    298s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3610.5M, EPOCH TIME: 1742971368.037731
[03/26 02:42:48    298s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:3610.5M, EPOCH TIME: 1742971368.037748
[03/26 02:42:48    298s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3610.5M, EPOCH TIME: 1742971368.037764
[03/26 02:42:48    298s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/26 02:42:48    298s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:3610.5M, EPOCH TIME: 1742971368.037801
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.001, REAL:0.001, MEM:3610.5M, EPOCH TIME: 1742971368.038532
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Finished Incremental Placement (cpu=0:00:00.1, real=0:00:01.0, mem=3610.5M)
[03/26 02:42:48    298s] Begin: Reorder Scan Chains
[03/26 02:42:48    298s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/26 02:42:48    298s] Type 'man IMPSP-9025' for more detail.
[03/26 02:42:48    298s] End: Reorder Scan Chains
[03/26 02:42:48    298s] CongRepair sets shifter mode to gplace
[03/26 02:42:48    298s] TDRefine: refinePlace mode is spiral
[03/26 02:42:48    298s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3610.5M, EPOCH TIME: 1742971368.039005
[03/26 02:42:48    298s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3610.5M, EPOCH TIME: 1742971368.039027
[03/26 02:42:48    298s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3610.5M, EPOCH TIME: 1742971368.039044
[03/26 02:42:48    298s] Processing tracks to init pin-track alignment.
[03/26 02:42:48    298s] z: 2, totalTracks: 1
[03/26 02:42:48    298s] z: 4, totalTracks: 1
[03/26 02:42:48    298s] z: 6, totalTracks: 1
[03/26 02:42:48    298s] z: 8, totalTracks: 1
[03/26 02:42:48    298s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:42:48    298s] Cell adder LLGs are deleted
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] # Building adder llgBox search-tree.
[03/26 02:42:48    298s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3610.5M, EPOCH TIME: 1742971368.040245
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3610.5M, EPOCH TIME: 1742971368.040889
[03/26 02:42:48    298s] Max number of tech site patterns supported in site array is 256.
[03/26 02:42:48    298s] Core basic site is CoreSite
[03/26 02:42:48    298s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 02:42:48    298s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 02:42:48    298s] Fast DP-INIT is on for default
[03/26 02:42:48    298s] Keep-away cache is enable on metals: 1-11
[03/26 02:42:48    298s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/26 02:42:48    298s] Atter site array init, number of instance map data is 0.
[03/26 02:42:48    298s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.010, REAL:0.010, MEM:3610.5M, EPOCH TIME: 1742971368.050611
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:48    298s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:48    298s] OPERPROF:         Starting CMU at level 5, MEM:3610.5M, EPOCH TIME: 1742971368.050689
[03/26 02:42:48    298s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3610.5M, EPOCH TIME: 1742971368.050719
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 02:42:48    298s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.010, REAL:0.011, MEM:3610.5M, EPOCH TIME: 1742971368.050752
[03/26 02:42:48    298s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3610.5M, EPOCH TIME: 1742971368.050762
[03/26 02:42:48    298s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3610.5M, EPOCH TIME: 1742971368.050785
[03/26 02:42:48    298s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3610.5MB).
[03/26 02:42:48    298s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:3610.5M, EPOCH TIME: 1742971368.050825
[03/26 02:42:48    298s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.012, MEM:3610.5M, EPOCH TIME: 1742971368.050838
[03/26 02:42:48    298s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.45693.2
[03/26 02:42:48    298s] OPERPROF:   Starting Refine-Place at level 2, MEM:3610.5M, EPOCH TIME: 1742971368.050870
[03/26 02:42:48    298s] *** Starting refinePlace (0:04:58 mem=3610.5M) ***
[03/26 02:42:48    298s] Total net bbox length = 5.340e+02 (2.663e+02 2.677e+02) (ext = 2.968e+02)
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:48    298s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:48    298s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 02:42:48    298s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3610.5M, EPOCH TIME: 1742971368.051053
[03/26 02:42:48    298s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3610.5M, EPOCH TIME: 1742971368.051075
[03/26 02:42:48    298s] Set min layer with default ( 2 )
[03/26 02:42:48    298s] Set max layer with default ( 127 )
[03/26 02:42:48    298s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:42:48    298s] Min route layer (adjusted) = 2
[03/26 02:42:48    298s] Max route layer (adjusted) = 11
[03/26 02:42:48    298s] Set min layer with default ( 2 )
[03/26 02:42:48    298s] Set max layer with default ( 127 )
[03/26 02:42:48    298s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:42:48    298s] Min route layer (adjusted) = 2
[03/26 02:42:48    298s] Max route layer (adjusted) = 11
[03/26 02:42:48    298s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3610.5M, EPOCH TIME: 1742971368.053135
[03/26 02:42:48    298s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3610.5M, EPOCH TIME: 1742971368.053163
[03/26 02:42:48    298s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3610.5M, EPOCH TIME: 1742971368.053176
[03/26 02:42:48    298s] Starting refinePlace ...
[03/26 02:42:48    298s] Set min layer with default ( 2 )
[03/26 02:42:48    298s] Set max layer with default ( 127 )
[03/26 02:42:48    298s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:42:48    298s] Min route layer (adjusted) = 2
[03/26 02:42:48    298s] Max route layer (adjusted) = 11
[03/26 02:42:48    298s] Set min layer with default ( 2 )
[03/26 02:42:48    298s] Set max layer with default ( 127 )
[03/26 02:42:48    298s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:42:48    298s] Min route layer (adjusted) = 2
[03/26 02:42:48    298s] Max route layer (adjusted) = 11
[03/26 02:42:48    298s] DDP initSite1 nrRow 9 nrJob 9
[03/26 02:42:48    298s] DDP markSite nrRow 9 nrJob 9
[03/26 02:42:48    298s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/26 02:42:48    298s] ** Cut row section cpu time 0:00:00.0.
[03/26 02:42:48    298s]  ** Cut row section real time 0:00:00.0.
[03/26 02:42:48    298s]    Spread Effort: high, pre-route mode, useDDP on.
[03/26 02:42:48    298s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3610.5MB) @(0:04:58 - 0:04:58).
[03/26 02:42:48    298s] Move report: preRPlace moves 34 insts, mean move: 0.05 um, max move: 0.21 um 
[03/26 02:42:48    298s] 	Max move on inst (t1_reg[7]): (9.98, 11.78) --> (10.00, 11.97)
[03/26 02:42:48    298s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[03/26 02:42:48    298s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3610.5M, EPOCH TIME: 1742971368.055480
[03/26 02:42:48    298s] Tweakage: fix icg 0, fix clk 0.
[03/26 02:42:48    298s] Tweakage: density cost 0, scale 0.4.
[03/26 02:42:48    298s] Tweakage: activity cost 0, scale 1.0.
[03/26 02:42:48    298s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3610.5M, EPOCH TIME: 1742971368.055580
[03/26 02:42:48    298s] Cut to 0 partitions.
[03/26 02:42:48    298s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3610.5M, EPOCH TIME: 1742971368.055955
[03/26 02:42:48    298s] Tweakage perm 0 insts, flip 0 insts.
[03/26 02:42:48    298s] Tweakage perm 0 insts, flip 0 insts.
[03/26 02:42:48    298s] Tweakage perm 0 insts, flip 0 insts.
[03/26 02:42:48    298s] Tweakage perm 0 insts, flip 0 insts.
[03/26 02:42:48    298s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.000, REAL:0.000, MEM:3610.5M, EPOCH TIME: 1742971368.056067
[03/26 02:42:48    298s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.001, REAL:0.001, MEM:3610.5M, EPOCH TIME: 1742971368.056082
[03/26 02:42:48    298s] Cleanup congestion map
[03/26 02:42:48    298s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.001, REAL:0.001, MEM:3610.5M, EPOCH TIME: 1742971368.056106
[03/26 02:42:48    298s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 02:42:48    298s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=3610.5mb) @(0:04:58 - 0:04:58).
[03/26 02:42:48    298s] Cleanup congestion map
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s]  === Spiral for Logical I: (movable: 34) ===
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s]  Info: 0 filler has been deleted!
[03/26 02:42:48    298s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/26 02:42:48    298s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/26 02:42:48    298s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/26 02:42:48    298s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3578.5MB) @(0:04:58 - 0:04:58).
[03/26 02:42:48    298s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/26 02:42:48    298s] Move report: Detail placement moves 34 insts, mean move: 0.05 um, max move: 0.21 um 
[03/26 02:42:48    298s] 	Max move on inst (t1_reg[7]): (9.98, 11.78) --> (10.00, 11.97)
[03/26 02:42:48    298s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3578.5MB
[03/26 02:42:48    298s] Statistics of distance of Instance movement in refine placement:
[03/26 02:42:48    298s]   maximum (X+Y) =         0.21 um
[03/26 02:42:48    298s]   inst (t1_reg[7]) with max move: (9.982, 11.7805) -> (10, 11.97)
[03/26 02:42:48    298s]   mean    (X+Y) =         0.05 um
[03/26 02:42:48    298s] Summary Report:
[03/26 02:42:48    298s] Instances move: 34 (out of 34 movable)
[03/26 02:42:48    298s] Instances flipped: 0
[03/26 02:42:48    298s] Mean displacement: 0.05 um
[03/26 02:42:48    298s] Max displacement: 0.21 um (Instance: t1_reg[7]) (9.982, 11.7805) -> (10, 11.97)
[03/26 02:42:48    298s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[03/26 02:42:48    298s] 	Violation at original loc: Overlapping with other instance
[03/26 02:42:48    298s] Physical-only instances move: 0 (out of 0 movable physical-only)
[03/26 02:42:48    298s] Total instances moved : 34
[03/26 02:42:48    298s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.007, REAL:0.007, MEM:3578.5M, EPOCH TIME: 1742971368.059850
[03/26 02:42:48    298s] Total net bbox length = 5.305e+02 (2.666e+02 2.639e+02) (ext = 2.961e+02)
[03/26 02:42:48    298s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3578.5MB
[03/26 02:42:48    298s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3578.5MB) @(0:04:58 - 0:04:58).
[03/26 02:42:48    298s] *** Finished refinePlace (0:04:58 mem=3578.5M) ***
[03/26 02:42:48    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.45693.2
[03/26 02:42:48    298s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.010, REAL:0.009, MEM:3578.5M, EPOCH TIME: 1742971368.059951
[03/26 02:42:48    298s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3578.5M, EPOCH TIME: 1742971368.059972
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:3578.5M, EPOCH TIME: 1742971368.060509
[03/26 02:42:48    298s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.022, REAL:0.022, MEM:3578.5M, EPOCH TIME: 1742971368.060529
[03/26 02:42:48    298s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3578.5M, EPOCH TIME: 1742971368.060754
[03/26 02:42:48    298s] Starting Early Global Route congestion estimation: mem = 3578.5M
[03/26 02:42:48    298s] (I)      Initializing eGR engine (regular)
[03/26 02:42:48    298s] Set min layer with default ( 2 )
[03/26 02:42:48    298s] Set max layer with default ( 127 )
[03/26 02:42:48    298s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:42:48    298s] Min route layer (adjusted) = 2
[03/26 02:42:48    298s] Max route layer (adjusted) = 11
[03/26 02:42:48    298s] (I)      clean place blk overflow:
[03/26 02:42:48    298s] (I)      H : enabled 1.00 0
[03/26 02:42:48    298s] (I)      V : enabled 1.00 0
[03/26 02:42:48    298s] (I)      Initializing eGR engine (regular)
[03/26 02:42:48    298s] Set min layer with default ( 2 )
[03/26 02:42:48    298s] Set max layer with default ( 127 )
[03/26 02:42:48    298s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:42:48    298s] Min route layer (adjusted) = 2
[03/26 02:42:48    298s] Max route layer (adjusted) = 11
[03/26 02:42:48    298s] (I)      clean place blk overflow:
[03/26 02:42:48    298s] (I)      H : enabled 1.00 0
[03/26 02:42:48    298s] (I)      V : enabled 1.00 0
[03/26 02:42:48    298s] (I)      Started Early Global Route kernel ( Curr Mem: 3.48 MB )
[03/26 02:42:48    298s] (I)      Running eGR Regular flow
[03/26 02:42:48    298s] (I)      # wire layers (front) : 12
[03/26 02:42:48    298s] (I)      # wire layers (back)  : 0
[03/26 02:42:48    298s] (I)      min wire layer : 1
[03/26 02:42:48    298s] (I)      max wire layer : 11
[03/26 02:42:48    298s] (I)      # cut layers (front) : 11
[03/26 02:42:48    298s] (I)      # cut layers (back)  : 0
[03/26 02:42:48    298s] (I)      min cut layer : 1
[03/26 02:42:48    298s] (I)      max cut layer : 10
[03/26 02:42:48    298s] (I)      ================================ Layers ================================
[03/26 02:42:48    298s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:42:48    298s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[03/26 02:42:48    298s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:42:48    298s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[03/26 02:42:48    298s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:42:48    298s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:42:48    298s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:42:48    298s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:42:48    298s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:42:48    298s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:42:48    298s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[03/26 02:42:48    298s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[03/26 02:42:48    298s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[03/26 02:42:48    298s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[03/26 02:42:48    298s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[03/26 02:42:48    298s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:42:48    298s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[03/26 02:42:48    298s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[03/26 02:42:48    298s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[03/26 02:42:48    298s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[03/26 02:42:48    298s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[03/26 02:42:48    298s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[03/26 02:42:48    298s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[03/26 02:42:48    298s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[03/26 02:42:48    298s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[03/26 02:42:48    298s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[03/26 02:42:48    298s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[03/26 02:42:48    298s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[03/26 02:42:48    298s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[03/26 02:42:48    298s] (I)      Started Import and model ( Curr Mem: 3.48 MB )
[03/26 02:42:48    298s] (I)      == Non-default Options ==
[03/26 02:42:48    298s] (I)      Maximum routing layer                              : 11
[03/26 02:42:48    298s] (I)      Top routing layer                                  : 11
[03/26 02:42:48    298s] (I)      Number of threads                                  : 1
[03/26 02:42:48    298s] (I)      Route tie net to shape                             : auto
[03/26 02:42:48    298s] (I)      Use non-blocking free Dbs wires                    : false
[03/26 02:42:48    298s] (I)      Method to set GCell size                           : row
[03/26 02:42:48    298s] (I)      Tie hi/lo max distance                             : 17.100000
[03/26 02:42:48    298s] (I)      Counted 412 PG shapes. eGR will not process PG shapes layer by layer.
[03/26 02:42:48    298s] (I)      ============== Pin Summary ==============
[03/26 02:42:48    298s] (I)      +-------+--------+---------+------------+
[03/26 02:42:48    298s] (I)      | Layer | # pins | % total |      Group |
[03/26 02:42:48    298s] (I)      +-------+--------+---------+------------+
[03/26 02:42:48    298s] (I)      |     1 |    117 |  100.00 |        Pin |
[03/26 02:42:48    298s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/26 02:42:48    298s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/26 02:42:48    298s] (I)      |     4 |      0 |    0.00 |      Other |
[03/26 02:42:48    298s] (I)      |     5 |      0 |    0.00 |      Other |
[03/26 02:42:48    298s] (I)      |     6 |      0 |    0.00 |      Other |
[03/26 02:42:48    298s] (I)      |     7 |      0 |    0.00 |      Other |
[03/26 02:42:48    298s] (I)      |     8 |      0 |    0.00 |      Other |
[03/26 02:42:48    298s] (I)      |     9 |      0 |    0.00 |      Other |
[03/26 02:42:48    298s] (I)      |    10 |      0 |    0.00 |      Other |
[03/26 02:42:48    298s] (I)      |    11 |      0 |    0.00 |      Other |
[03/26 02:42:48    298s] (I)      +-------+--------+---------+------------+
[03/26 02:42:48    298s] (I)      Custom ignore net properties:
[03/26 02:42:48    298s] (I)      1 : NotLegal
[03/26 02:42:48    298s] (I)      Default ignore net properties:
[03/26 02:42:48    298s] (I)      1 : Special
[03/26 02:42:48    298s] (I)      2 : Analog
[03/26 02:42:48    298s] (I)      3 : Fixed
[03/26 02:42:48    298s] (I)      4 : Skipped
[03/26 02:42:48    298s] (I)      5 : MixedSignal
[03/26 02:42:48    298s] (I)      Prerouted net properties:
[03/26 02:42:48    298s] (I)      1 : NotLegal
[03/26 02:42:48    298s] (I)      2 : Special
[03/26 02:42:48    298s] (I)      3 : Analog
[03/26 02:42:48    298s] (I)      4 : Fixed
[03/26 02:42:48    298s] (I)      5 : Skipped
[03/26 02:42:48    298s] (I)      6 : MixedSignal
[03/26 02:42:48    298s] [NR-eGR] Early global route reroute all routable nets
[03/26 02:42:48    298s] (I)      Use row-based GCell size
[03/26 02:42:48    298s] (I)      Use row-based GCell align
[03/26 02:42:48    298s] (I)      layer 0 area = 80000
[03/26 02:42:48    298s] (I)      layer 1 area = 80000
[03/26 02:42:48    298s] (I)      layer 2 area = 80000
[03/26 02:42:48    298s] (I)      layer 3 area = 80000
[03/26 02:42:48    298s] (I)      layer 4 area = 80000
[03/26 02:42:48    298s] (I)      layer 5 area = 80000
[03/26 02:42:48    298s] (I)      layer 6 area = 80000
[03/26 02:42:48    298s] (I)      layer 7 area = 80000
[03/26 02:42:48    298s] (I)      layer 8 area = 80000
[03/26 02:42:48    298s] (I)      layer 9 area = 400000
[03/26 02:42:48    298s] (I)      layer 10 area = 400000
[03/26 02:42:48    298s] (I)      GCell unit size   : 3420
[03/26 02:42:48    298s] (I)      GCell multiplier  : 1
[03/26 02:42:48    298s] (I)      GCell row height  : 3420
[03/26 02:42:48    298s] (I)      Actual row height : 3420
[03/26 02:42:48    298s] (I)      GCell align ref   : 10000 10260
[03/26 02:42:48    298s] [NR-eGR] Track table information for default rule: 
[03/26 02:42:48    298s] [NR-eGR] Metal1 has single uniform track structure
[03/26 02:42:48    298s] [NR-eGR] Metal2 has single uniform track structure
[03/26 02:42:48    298s] [NR-eGR] Metal3 has single uniform track structure
[03/26 02:42:48    298s] [NR-eGR] Metal4 has single uniform track structure
[03/26 02:42:48    298s] [NR-eGR] Metal5 has single uniform track structure
[03/26 02:42:48    298s] [NR-eGR] Metal6 has single uniform track structure
[03/26 02:42:48    298s] [NR-eGR] Metal7 has single uniform track structure
[03/26 02:42:48    298s] [NR-eGR] Metal8 has single uniform track structure
[03/26 02:42:48    298s] [NR-eGR] Metal9 has single uniform track structure
[03/26 02:42:48    298s] [NR-eGR] Metal10 has single uniform track structure
[03/26 02:42:48    298s] [NR-eGR] Metal11 has single uniform track structure
[03/26 02:42:48    298s] (I)      ================== Default via ===================
[03/26 02:42:48    298s] (I)      +----+------------------+------------------------+
[03/26 02:42:48    298s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[03/26 02:42:48    298s] (I)      +----+------------------+------------------------+
[03/26 02:42:48    298s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[03/26 02:42:48    298s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[03/26 02:42:48    298s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[03/26 02:42:48    298s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[03/26 02:42:48    298s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[03/26 02:42:48    298s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[03/26 02:42:48    298s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[03/26 02:42:48    298s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[03/26 02:42:48    298s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[03/26 02:42:48    298s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[03/26 02:42:48    298s] (I)      +----+------------------+------------------------+
[03/26 02:42:48    298s] (I)      Design has 0 placement macros with 0 shapes. 
[03/26 02:42:48    298s] (I)      Read 712 PG shapes from cache
[03/26 02:42:48    298s] [NR-eGR] Read 0 clock shapes
[03/26 02:42:48    298s] [NR-eGR] Read 0 other shapes
[03/26 02:42:48    298s] [NR-eGR] #Routing Blockages  : 0
[03/26 02:42:48    298s] [NR-eGR] #Bump Blockages     : 0
[03/26 02:42:48    298s] [NR-eGR] #Instance Blockages : 0
[03/26 02:42:48    298s] [NR-eGR] #PG Blockages       : 712
[03/26 02:42:48    298s] [NR-eGR] #Halo Blockages     : 0
[03/26 02:42:48    298s] [NR-eGR] #Boundary Blockages : 0
[03/26 02:42:48    298s] [NR-eGR] #Clock Blockages    : 0
[03/26 02:42:48    298s] [NR-eGR] #Other Blockages    : 0
[03/26 02:42:48    298s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/26 02:42:48    298s] [NR-eGR] #prerouted nets         : 0
[03/26 02:42:48    298s] [NR-eGR] #prerouted special nets : 0
[03/26 02:42:48    298s] [NR-eGR] #prerouted wires        : 0
[03/26 02:42:48    298s] [NR-eGR] Read 57 nets ( ignored 0 )
[03/26 02:42:48    298s] (I)        Front-side 57 ( ignored 0 )
[03/26 02:42:48    298s] (I)        Back-side  0 ( ignored 0 )
[03/26 02:42:48    298s] (I)        Both-side  0 ( ignored 0 )
[03/26 02:42:48    298s] (I)      dcls route internal nets
[03/26 02:42:48    298s] (I)      dcls route interface nets
[03/26 02:42:48    298s] (I)      dcls route common nets
[03/26 02:42:48    298s] (I)      Reading macro buffers
[03/26 02:42:48    298s] (I)      Number of macro buffers: 0
[03/26 02:42:48    298s] (I)      early_global_route_priority property id does not exist.
[03/26 02:42:48    298s] (I)      Read Num Blocks=712  Num Prerouted Wires=0  Num CS=0
[03/26 02:42:48    298s] (I)      Layer 1 (V) : #blockages 80 : #preroutes 0
[03/26 02:42:48    298s] (I)      Layer 2 (H) : #blockages 80 : #preroutes 0
[03/26 02:42:48    298s] (I)      Layer 3 (V) : #blockages 80 : #preroutes 0
[03/26 02:42:48    298s] (I)      Layer 4 (H) : #blockages 80 : #preroutes 0
[03/26 02:42:48    298s] (I)      Layer 5 (V) : #blockages 80 : #preroutes 0
[03/26 02:42:48    298s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[03/26 02:42:48    298s] (I)      Layer 7 (V) : #blockages 80 : #preroutes 0
[03/26 02:42:48    298s] (I)      Layer 8 (H) : #blockages 76 : #preroutes 0
[03/26 02:42:48    298s] (I)      Layer 9 (V) : #blockages 56 : #preroutes 0
[03/26 02:42:48    298s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[03/26 02:42:48    298s] (I)      Number of ignored nets                =      0
[03/26 02:42:48    298s] (I)      Number of connected nets              =      0
[03/26 02:42:48    298s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/26 02:42:48    298s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/26 02:42:48    298s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/26 02:42:48    298s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/26 02:42:48    298s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/26 02:42:48    298s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/26 02:42:48    298s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/26 02:42:48    298s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/26 02:42:48    298s] (I)      Ndr track 0 does not exist
[03/26 02:42:48    298s] (I)      ---------------------Grid Graph Info--------------------
[03/26 02:42:48    298s] (I)      Routing area        : (0, 0) - (52800, 51300)
[03/26 02:42:48    298s] (I)      Core area           : (10000, 10260) - (42800, 41040)
[03/26 02:42:48    298s] (I)      Site width          :   400  (dbu)
[03/26 02:42:48    298s] (I)      Row height          :  3420  (dbu)
[03/26 02:42:48    298s] (I)      GCell row height    :  3420  (dbu)
[03/26 02:42:48    298s] (I)      GCell width         :  3420  (dbu)
[03/26 02:42:48    298s] (I)      GCell height        :  3420  (dbu)
[03/26 02:42:48    298s] (I)      Grid                :    15    15    11
[03/26 02:42:48    298s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[03/26 02:42:48    298s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[03/26 02:42:48    298s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[03/26 02:42:48    298s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[03/26 02:42:48    298s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[03/26 02:42:48    298s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[03/26 02:42:48    298s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[03/26 02:42:48    298s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[03/26 02:42:48    298s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[03/26 02:42:48    298s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[03/26 02:42:48    298s] (I)      Total num of tracks :   135   132   135   132   135   132   135   132   135    52    53
[03/26 02:42:48    298s] (I)      --------------------------------------------------------
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] [NR-eGR] ============ Routing rule table ============
[03/26 02:42:48    298s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 57
[03/26 02:42:48    298s] [NR-eGR] ========================================
[03/26 02:42:48    298s] [NR-eGR] 
[03/26 02:42:48    298s] (I)      ==== NDR : (Default) ====
[03/26 02:42:48    298s] (I)      +--------------+--------+
[03/26 02:42:48    298s] (I)      |           ID |      0 |
[03/26 02:42:48    298s] (I)      |      Default |    yes |
[03/26 02:42:48    298s] (I)      |  Clk Special |     no |
[03/26 02:42:48    298s] (I)      | Hard spacing |     no |
[03/26 02:42:48    298s] (I)      |    NDR track | (none) |
[03/26 02:42:48    298s] (I)      |      NDR via | (none) |
[03/26 02:42:48    298s] (I)      |  Extra space |      0 |
[03/26 02:42:48    298s] (I)      |      Shields |      0 |
[03/26 02:42:48    298s] (I)      |   Demand (H) |      1 |
[03/26 02:42:48    298s] (I)      |   Demand (V) |      1 |
[03/26 02:42:48    298s] (I)      |        #Nets |     57 |
[03/26 02:42:48    298s] (I)      +--------------+--------+
[03/26 02:42:48    298s] (I)      +---------------------------------------------------------------------------------------+
[03/26 02:42:48    298s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/26 02:42:48    298s] (I)      +---------------------------------------------------------------------------------------+
[03/26 02:42:48    298s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:42:48    298s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:42:48    298s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:42:48    298s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:42:48    298s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:42:48    298s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:42:48    298s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[03/26 02:42:48    298s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[03/26 02:42:48    298s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[03/26 02:42:48    298s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[03/26 02:42:48    298s] (I)      +---------------------------------------------------------------------------------------+
[03/26 02:42:48    298s] (I)      =============== Blocked Tracks ===============
[03/26 02:42:48    298s] (I)      +-------+---------+----------+---------------+
[03/26 02:42:48    298s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/26 02:42:48    298s] (I)      +-------+---------+----------+---------------+
[03/26 02:42:48    298s] (I)      |     1 |       0 |        0 |         0.00% |
[03/26 02:42:48    298s] (I)      |     2 |    1980 |      860 |        43.43% |
[03/26 02:42:48    298s] (I)      |     3 |    2025 |      160 |         7.90% |
[03/26 02:42:48    298s] (I)      |     4 |    1980 |      860 |        43.43% |
[03/26 02:42:48    298s] (I)      |     5 |    2025 |      160 |         7.90% |
[03/26 02:42:48    298s] (I)      |     6 |    1980 |      860 |        43.43% |
[03/26 02:42:48    298s] (I)      |     7 |    2025 |      160 |         7.90% |
[03/26 02:42:48    298s] (I)      |     8 |    1980 |      860 |        43.43% |
[03/26 02:42:48    298s] (I)      |     9 |    2025 |      506 |        24.99% |
[03/26 02:42:48    298s] (I)      |    10 |     780 |      477 |        61.15% |
[03/26 02:42:48    298s] (I)      |    11 |     795 |      292 |        36.73% |
[03/26 02:42:48    298s] (I)      +-------+---------+----------+---------------+
[03/26 02:42:48    298s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.48 MB )
[03/26 02:42:48    298s] (I)      Reset routing kernel
[03/26 02:42:48    298s] (I)      Started Global Routing ( Curr Mem: 3.48 MB )
[03/26 02:42:48    298s] (I)      totalPins=141  totalGlobalPin=141 (100.00%)
[03/26 02:42:48    298s] (I)      ================== Net Group Info ==================
[03/26 02:42:48    298s] (I)      +----+----------------+--------------+-------------+
[03/26 02:42:48    298s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[03/26 02:42:48    298s] (I)      +----+----------------+--------------+-------------+
[03/26 02:42:48    298s] (I)      |  1 |             57 |    Metal2(2) | Metal11(11) |
[03/26 02:42:48    298s] (I)      +----+----------------+--------------+-------------+
[03/26 02:42:48    298s] (I)      total 2D Cap : 15028 = (7798 H, 7230 V)
[03/26 02:42:48    298s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[03/26 02:42:48    298s] (I)      init route region map
[03/26 02:42:48    298s] (I)      #blocked GCells = 0
[03/26 02:42:48    298s] (I)      #regions = 1
[03/26 02:42:48    298s] (I)      init safety region map
[03/26 02:42:48    298s] (I)      #blocked GCells = 0
[03/26 02:42:48    298s] (I)      #regions = 1
[03/26 02:42:48    298s] [NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 11]
[03/26 02:42:48    298s] (I)      
[03/26 02:42:48    298s] (I)      ============  Phase 1a Route ============
[03/26 02:42:48    298s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 02:42:48    298s] (I)      
[03/26 02:42:48    298s] (I)      ============  Phase 1b Route ============
[03/26 02:42:48    298s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 02:42:48    298s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.266800e+02um
[03/26 02:42:48    298s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/26 02:42:48    298s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/26 02:42:48    298s] (I)      
[03/26 02:42:48    298s] (I)      ============  Phase 1c Route ============
[03/26 02:42:48    298s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 02:42:48    298s] (I)      
[03/26 02:42:48    298s] (I)      ============  Phase 1d Route ============
[03/26 02:42:48    298s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 02:42:48    298s] (I)      
[03/26 02:42:48    298s] (I)      ============  Phase 1e Route ============
[03/26 02:42:48    298s] (I)      Usage: 308 = (159 H, 149 V) = (2.04% H, 2.06% V) = (2.719e+02um H, 2.548e+02um V)
[03/26 02:42:48    298s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.266800e+02um
[03/26 02:42:48    298s] (I)      
[03/26 02:42:48    298s] (I)      ============  Phase 1l Route ============
[03/26 02:42:48    298s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/26 02:42:48    298s] (I)      Layer  2:       1616       193         0           0        1796    ( 0.00%) 
[03/26 02:42:48    298s] (I)      Layer  3:       1774       159         0           0        1890    ( 0.00%) 
[03/26 02:42:48    298s] (I)      Layer  4:       1616         0         0           0        1796    ( 0.00%) 
[03/26 02:42:48    298s] (I)      Layer  5:       1774         0         0           0        1890    ( 0.00%) 
[03/26 02:42:48    298s] (I)      Layer  6:       1616         0         0           0        1796    ( 0.00%) 
[03/26 02:42:48    298s] (I)      Layer  7:       1774         0         0           0        1890    ( 0.00%) 
[03/26 02:42:48    298s] (I)      Layer  8:       1616         0         0           0        1796    ( 0.00%) 
[03/26 02:42:48    298s] (I)      Layer  9:       1501         0         0         153        1737    ( 8.10%) 
[03/26 02:42:48    298s] (I)      Layer 10:        276         0         0         311         407    (43.33%) 
[03/26 02:42:48    298s] (I)      Layer 11:        468         0         0         274         482    (36.19%) 
[03/26 02:42:48    298s] (I)      Total:         14031       352         0         737       15475    ( 4.55%) 
[03/26 02:42:48    298s] (I)      
[03/26 02:42:48    298s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/26 02:42:48    298s] [NR-eGR]                        OverCon            
[03/26 02:42:48    298s] [NR-eGR]                         #Gcell     %Gcell
[03/26 02:42:48    298s] [NR-eGR]        Layer             (1-0)    OverCon
[03/26 02:42:48    298s] [NR-eGR] ----------------------------------------------
[03/26 02:42:48    298s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:48    298s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:48    298s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:48    298s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:48    298s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:48    298s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:48    298s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:48    298s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:48    298s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:48    298s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:48    298s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[03/26 02:42:48    298s] [NR-eGR] ----------------------------------------------
[03/26 02:42:48    298s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/26 02:42:48    298s] [NR-eGR] 
[03/26 02:42:48    298s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.48 MB )
[03/26 02:42:48    298s] (I)      Updating congestion map
[03/26 02:42:48    298s] (I)      total 2D Cap : 15129 = (7845 H, 7284 V)
[03/26 02:42:48    298s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/26 02:42:48    298s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.48 MB )
[03/26 02:42:48    298s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 3578.5M
[03/26 02:42:48    298s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:3578.5M, EPOCH TIME: 1742971368.075707
[03/26 02:42:48    298s] OPERPROF: Starting HotSpotCal at level 1, MEM:3578.5M, EPOCH TIME: 1742971368.075720
[03/26 02:42:48    298s] [hotspot] +------------+---------------+---------------+
[03/26 02:42:48    298s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 02:42:48    298s] [hotspot] +------------+---------------+---------------+
[03/26 02:42:48    298s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 02:42:48    298s] [hotspot] +------------+---------------+---------------+
[03/26 02:42:48    298s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 02:42:48    298s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 02:42:48    298s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3594.5M, EPOCH TIME: 1742971368.075997
[03/26 02:42:48    298s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3594.5M, EPOCH TIME: 1742971368.076031
[03/26 02:42:48    298s] Starting Early Global Route wiring: mem = 3594.5M
[03/26 02:42:48    298s] (I)      Running track assignment and export wires
[03/26 02:42:48    298s] (I)      Delete wires for 57 nets 
[03/26 02:42:48    298s] (I)      ============= Track Assignment ============
[03/26 02:42:48    298s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.50 MB )
[03/26 02:42:48    298s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[03/26 02:42:48    298s] (I)      Run Multi-thread track assignment
[03/26 02:42:48    298s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3.50 MB )
[03/26 02:42:48    298s] (I)      Started Export ( Curr Mem: 3.50 MB )
[03/26 02:42:48    298s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/26 02:42:48    298s] [NR-eGR] Total eGR-routed clock nets wire length: 70um, number of vias: 65
[03/26 02:42:48    298s] [NR-eGR] --------------------------------------------------------------------------
[03/26 02:42:48    298s] [NR-eGR]                  Length (um)  Vias 
[03/26 02:42:48    298s] [NR-eGR] -----------------------------------
[03/26 02:42:48    298s] [NR-eGR]  Metal1   (1H)             0   141 
[03/26 02:42:48    298s] [NR-eGR]  Metal2   (2V)           280   191 
[03/26 02:42:48    298s] [NR-eGR]  Metal3   (3H)           285     0 
[03/26 02:42:48    298s] [NR-eGR]  Metal4   (4V)             0     0 
[03/26 02:42:48    298s] [NR-eGR]  Metal5   (5H)             0     0 
[03/26 02:42:48    298s] [NR-eGR]  Metal6   (6V)             0     0 
[03/26 02:42:48    298s] [NR-eGR]  Metal7   (7H)             0     0 
[03/26 02:42:48    298s] [NR-eGR]  Metal8   (8V)             0     0 
[03/26 02:42:48    298s] [NR-eGR]  Metal9   (9H)             0     0 
[03/26 02:42:48    298s] [NR-eGR]  Metal10  (10V)            0     0 
[03/26 02:42:48    298s] [NR-eGR]  Metal11  (11H)            0     0 
[03/26 02:42:48    298s] [NR-eGR] -----------------------------------
[03/26 02:42:48    298s] [NR-eGR]           Total          565   332 
[03/26 02:42:48    298s] [NR-eGR] --------------------------------------------------------------------------
[03/26 02:42:48    298s] [NR-eGR] Total half perimeter of net bounding box: 530um
[03/26 02:42:48    298s] [NR-eGR] Total length: 565um, number of vias: 332
[03/26 02:42:48    298s] [NR-eGR] --------------------------------------------------------------------------
[03/26 02:42:48    298s] (I)      == Layer wire length by net rule ==
[03/26 02:42:48    298s] (I)                       Default 
[03/26 02:42:48    298s] (I)      -------------------------
[03/26 02:42:48    298s] (I)       Metal1   (1H)       0um 
[03/26 02:42:48    298s] (I)       Metal2   (2V)     280um 
[03/26 02:42:48    298s] (I)       Metal3   (3H)     285um 
[03/26 02:42:48    298s] (I)       Metal4   (4V)       0um 
[03/26 02:42:48    298s] (I)       Metal5   (5H)       0um 
[03/26 02:42:48    298s] (I)       Metal6   (6V)       0um 
[03/26 02:42:48    298s] (I)       Metal7   (7H)       0um 
[03/26 02:42:48    298s] (I)       Metal8   (8V)       0um 
[03/26 02:42:48    298s] (I)       Metal9   (9H)       0um 
[03/26 02:42:48    298s] (I)       Metal10  (10V)      0um 
[03/26 02:42:48    298s] (I)       Metal11  (11H)      0um 
[03/26 02:42:48    298s] (I)      -------------------------
[03/26 02:42:48    298s] (I)                Total    565um 
[03/26 02:42:48    298s] (I)      == Layer via count by net rule ==
[03/26 02:42:48    298s] (I)                       Default 
[03/26 02:42:48    298s] (I)      -------------------------
[03/26 02:42:48    298s] (I)       Metal1   (1H)       141 
[03/26 02:42:48    298s] (I)       Metal2   (2V)       191 
[03/26 02:42:48    298s] (I)       Metal3   (3H)         0 
[03/26 02:42:48    298s] (I)       Metal4   (4V)         0 
[03/26 02:42:48    298s] (I)       Metal5   (5H)         0 
[03/26 02:42:48    298s] (I)       Metal6   (6V)         0 
[03/26 02:42:48    298s] (I)       Metal7   (7H)         0 
[03/26 02:42:48    298s] (I)       Metal8   (8V)         0 
[03/26 02:42:48    298s] (I)       Metal9   (9H)         0 
[03/26 02:42:48    298s] (I)       Metal10  (10V)        0 
[03/26 02:42:48    298s] (I)       Metal11  (11H)        0 
[03/26 02:42:48    298s] (I)      -------------------------
[03/26 02:42:48    298s] (I)                Total      332 
[03/26 02:42:48    298s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.46 MB )
[03/26 02:42:48    298s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[03/26 02:42:48    298s] (I)      Global routing data unavailable, rerun eGR
[03/26 02:42:48    298s] (I)      Initializing eGR engine (regular)
[03/26 02:42:48    298s] Set min layer with default ( 2 )
[03/26 02:42:48    298s] Set max layer with default ( 127 )
[03/26 02:42:48    298s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[03/26 02:42:48    298s] Min route layer (adjusted) = 2
[03/26 02:42:48    298s] Max route layer (adjusted) = 11
[03/26 02:42:48    298s] (I)      clean place blk overflow:
[03/26 02:42:48    298s] (I)      H : enabled 1.00 0
[03/26 02:42:48    298s] (I)      V : enabled 1.00 0
[03/26 02:42:48    298s] Early Global Route wiring runtime: 0.04 seconds, mem = 3575.0M
[03/26 02:42:48    298s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.039, REAL:0.039, MEM:3575.0M, EPOCH TIME: 1742971368.115110
[03/26 02:42:48    298s] OPERPROF: Starting HotSpotCal at level 1, MEM:3575.0M, EPOCH TIME: 1742971368.115127
[03/26 02:42:48    298s] [hotspot] +------------+---------------+---------------+
[03/26 02:42:48    298s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 02:42:48    298s] [hotspot] +------------+---------------+---------------+
[03/26 02:42:48    298s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 02:42:48    298s] [hotspot] +------------+---------------+---------------+
[03/26 02:42:48    298s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 02:42:48    298s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 02:42:48    298s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3575.0M, EPOCH TIME: 1742971368.115340
[03/26 02:42:48    298s] [hotspot] Hotspot report including placement blocked areas
[03/26 02:42:48    298s] OPERPROF: Starting HotSpotCal at level 1, MEM:3575.0M, EPOCH TIME: 1742971368.115363
[03/26 02:42:48    298s] [hotspot] +------------+---------------+---------------+
[03/26 02:42:48    298s] [hotspot] |            |   max hotspot | total hotspot |
[03/26 02:42:48    298s] [hotspot] +------------+---------------+---------------+
[03/26 02:42:48    298s] [hotspot] | normalized |          0.00 |          0.00 |
[03/26 02:42:48    298s] [hotspot] +------------+---------------+---------------+
[03/26 02:42:48    298s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/26 02:42:48    298s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/26 02:42:48    298s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:3575.0M, EPOCH TIME: 1742971368.115513
[03/26 02:42:48    298s] 0 delay mode for cte disabled.
[03/26 02:42:48    298s] SKP cleared!
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:01.0)***
[03/26 02:42:48    298s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3575.0M, EPOCH TIME: 1742971368.126303
[03/26 02:42:48    298s] Deleting eGR PG blockage cache
[03/26 02:42:48    298s] Disable eGR PG blockage caching
[03/26 02:42:48    298s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3575.0M, EPOCH TIME: 1742971368.126345
[03/26 02:42:48    298s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3575.0M, EPOCH TIME: 1742971368.129454
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] Cell adder LLGs are deleted
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3575.0M, EPOCH TIME: 1742971368.129518
[03/26 02:42:48    298s] Start to check current routing status for nets...
[03/26 02:42:48    298s] All nets are already routed correctly.
[03/26 02:42:48    298s] End to check current routing status for nets (mem=3575.0M)
[03/26 02:42:48    298s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 02:42:48    298s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 02:42:48    298s] Type 'man IMPEXT-3530' for more detail.
[03/26 02:42:48    298s] PreRoute RC Extraction called for design adder.
[03/26 02:42:48    298s] RC Extraction called in multi-corner(1) mode.
[03/26 02:42:48    298s] RCMode: PreRoute
[03/26 02:42:48    298s]       RC Corner Indexes            0   
[03/26 02:42:48    298s] Capacitance Scaling Factor   : 1.00000 
[03/26 02:42:48    298s] Resistance Scaling Factor    : 1.00000 
[03/26 02:42:48    298s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 02:42:48    298s] Clock Res. Scaling Factor    : 1.00000 
[03/26 02:42:48    298s] Shrink Factor                : 0.90000
[03/26 02:42:48    298s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 02:42:48    298s] Using capacitance table file ...
[03/26 02:42:48    298s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[03/26 02:42:48    298s] Updating RC Grid density data for preRoute extraction ...
[03/26 02:42:48    298s] eee: pegSigSF=1.070000
[03/26 02:42:48    298s] Initializing multi-corner capacitance tables ... 
[03/26 02:42:48    298s] Initializing multi-corner resistance tables ...
[03/26 02:42:48    298s] Creating RPSQ from WeeR and WRes ...
[03/26 02:42:48    298s] eee: Grid unit RC data computation started
[03/26 02:42:48    298s] eee: Grid unit RC data computation completed
[03/26 02:42:48    298s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 02:42:48    298s] eee: l=2 avDens=0.047909 usedTrk=16.384795 availTrk=342.000000 sigTrk=16.384795
[03/26 02:42:48    298s] eee: l=3 avDens=0.046329 usedTrk=16.678362 availTrk=360.000000 sigTrk=16.678362
[03/26 02:42:48    298s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:48    298s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:48    298s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:48    298s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:48    298s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:48    298s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 02:42:48    298s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 02:42:48    298s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 02:42:48    298s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 02:42:48    298s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 02:42:48    298s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 02:42:48    298s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 02:42:48    298s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 02:42:48    298s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 02:42:48    298s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 02:42:48    298s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 02:42:48    298s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 02:42:48    298s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 02:42:48    298s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 02:42:48    298s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 02:42:48    298s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 02:42:48    298s] eee: NetCapCache creation started. (Current Mem: 3574.977M) 
[03/26 02:42:48    298s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3574.977M) 
[03/26 02:42:48    298s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 02:42:48    298s] eee: Metal Layers Info:
[03/26 02:42:48    298s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:42:48    298s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 02:42:48    298s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:42:48    298s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 02:42:48    298s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 02:42:48    298s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 02:42:48    298s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 02:42:48    298s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 02:42:48    298s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 02:42:48    298s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 02:42:48    298s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 02:42:48    298s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 02:42:48    298s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 02:42:48    298s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 02:42:48    298s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:42:48    298s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 02:42:48    298s] eee: +-----------------------NDR Info-----------------------+
[03/26 02:42:48    298s] eee: NDR Count = 2, Fake NDR = 0
[03/26 02:42:48    298s] eee: +----------------------------------------------------+
[03/26 02:42:48    298s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 02:42:48    298s] eee: +----------------------------------------------------+
[03/26 02:42:48    298s] eee: +----------------------------------------------------+
[03/26 02:42:48    298s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 02:42:48    298s] eee: +----------------------------------------------------+
[03/26 02:42:48    298s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3574.977M)
[03/26 02:42:48    298s] **optDesign ... cpu = 0:00:05, real = 0:00:12, mem = 3001.2M, totSessionCpu=0:04:58 **
[03/26 02:42:48    298s] Starting delay calculation for Setup views
[03/26 02:42:48    298s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 02:42:48    298s] #################################################################################
[03/26 02:42:48    298s] # Design Stage: PreRoute
[03/26 02:42:48    298s] # Design Name: adder
[03/26 02:42:48    298s] # Design Mode: 90nm
[03/26 02:42:48    298s] # Analysis Mode: MMMC Non-OCV 
[03/26 02:42:48    298s] # Parasitics Mode: No SPEF/RCDB 
[03/26 02:42:48    298s] # Signoff Settings: SI Off 
[03/26 02:42:48    298s] #################################################################################
[03/26 02:42:48    298s] Calculate delays in BcWc mode...
[03/26 02:42:48    298s] Topological Sorting (REAL = 0:00:00.0, MEM = 3595.5M, InitMEM = 3595.5M)
[03/26 02:42:48    298s] Start delay calculation (fullDC) (1 T). (MEM=3037.49)
[03/26 02:42:48    298s] End AAE Lib Interpolated Model. (MEM=3041.554688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 02:42:48    298s] Total number of fetched objects 58
[03/26 02:42:48    298s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 02:42:48    298s] End delay calculation. (MEM=3043.15 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 02:42:48    298s] End delay calculation (fullDC). (MEM=3043.15 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 02:42:48    298s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3629.2M) ***
[03/26 02:42:48    298s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:59 mem=3629.2M)
[03/26 02:42:48    298s] Begin: Collecting metrics
[03/26 02:42:48    298s] **INFO: Starting Blocking QThread with 1 CPU
[03/26 02:42:48    298s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/26 02:42:48      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.2M
[03/26 02:42:48      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3027.3M, current mem=2356.1M)
[03/26 02:42:48      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3027.3M, current mem=2357.5M)
[03/26 02:42:48      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.8), mem = 0.2M
[03/26 02:42:48      0s] 
[03/26 02:42:48      0s] =============================================================================================
[03/26 02:42:48      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[03/26 02:42:48      0s]                                                                                 23.13-s082_1
[03/26 02:42:48      0s] =============================================================================================
[03/26 02:42:48      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:48      0s] ---------------------------------------------------------------------------------------------
[03/26 02:42:48      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.8
[03/26 02:42:48      0s] ---------------------------------------------------------------------------------------------
[03/26 02:42:48      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.8
[03/26 02:42:48      0s] ---------------------------------------------------------------------------------------------

[03/26 02:42:48    298s]  
_______________________________________________________________________
[03/26 02:42:48    298s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:01  |        3580 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3591 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3591 |      |     |
| global_opt              |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:00  |        3589 |      |     |
| area_reclaiming         |     0.000 |    8.063 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3591 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        3593 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 02:42:48    298s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3043.9M, current mem=3037.4M)

[03/26 02:42:48    298s] End: Collecting metrics
[03/26 02:42:48    298s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.6 (0.9), totSession cpu/real = 0:04:58.6/0:44:47.1 (0.1), mem = 3578.2M
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] =============================================================================================
[03/26 02:42:48    298s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.13-s082_1
[03/26 02:42:48    298s] =============================================================================================
[03/26 02:42:48    298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:48    298s] ---------------------------------------------------------------------------------------------
[03/26 02:42:48    298s] [ MetricReport           ]      1   0:00:00.1  (  24.1 % )     0:00:00.1 /  0:00:00.1    0.5
[03/26 02:42:48    298s] [ RefinePlace            ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:48    298s] [ ExtractRC              ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 02:42:48    298s] [ UpdateTimingGraph      ]      1   0:00:00.1  (  23.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 02:42:48    298s] [ FullDelayCalc          ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    1.1
[03/26 02:42:48    298s] [ TimingUpdate           ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ MISC                   ]          0:00:00.2  (  39.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/26 02:42:48    298s] ---------------------------------------------------------------------------------------------
[03/26 02:42:48    298s]  IncrReplace #1 TOTAL               0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.5    0.9
[03/26 02:42:48    298s] ---------------------------------------------------------------------------------------------
[03/26 02:42:48    298s] *** Timing Is met
[03/26 02:42:48    298s] *** Check timing (0:00:00.0)
[03/26 02:42:48    298s] *** Timing Is met
[03/26 02:42:48    298s] *** Check timing (0:00:00.0)
[03/26 02:42:48    298s] *** Timing Is met
[03/26 02:42:48    298s] *** Check timing (0:00:00.0)
[03/26 02:42:48    298s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/26 02:42:48    298s] Info: 1 clock net  excluded from IPO operation.
[03/26 02:42:48    298s] ### Creating LA Mngr. totSessionCpu=0:04:59 mem=3594.2M
[03/26 02:42:48    298s] ### Creating LA Mngr, finished. totSessionCpu=0:04:59 mem=3594.2M
[03/26 02:42:48    298s] Cell adder LLGs are deleted
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3652.4M, EPOCH TIME: 1742971368.491010
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3652.4M, EPOCH TIME: 1742971368.491690
[03/26 02:42:48    298s] Max number of tech site patterns supported in site array is 256.
[03/26 02:42:48    298s] Core basic site is CoreSite
[03/26 02:42:48    298s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 02:42:48    298s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 02:42:48    298s] Fast DP-INIT is on for default
[03/26 02:42:48    298s] Atter site array init, number of instance map data is 0.
[03/26 02:42:48    298s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.010, MEM:3652.4M, EPOCH TIME: 1742971368.501558
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:48    298s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:48    298s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3652.4M, EPOCH TIME: 1742971368.501839
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 02:42:48    298s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 02:42:48    298s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 02:42:48    298s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:59 mem=3652.4M
[03/26 02:42:48    298s] OPERPROF: Starting DPlace-Init at level 1, MEM:3652.4M, EPOCH TIME: 1742971368.502438
[03/26 02:42:48    298s] Processing tracks to init pin-track alignment.
[03/26 02:42:48    298s] z: 2, totalTracks: 1
[03/26 02:42:48    298s] z: 4, totalTracks: 1
[03/26 02:42:48    298s] z: 6, totalTracks: 1
[03/26 02:42:48    298s] z: 8, totalTracks: 1
[03/26 02:42:48    298s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:42:48    298s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3652.4M, EPOCH TIME: 1742971368.503407
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:48    298s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:48    298s] OPERPROF:     Starting CMU at level 3, MEM:3652.4M, EPOCH TIME: 1742971368.513316
[03/26 02:42:48    298s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3652.4M, EPOCH TIME: 1742971368.513361
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 02:42:48    298s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3652.4M, EPOCH TIME: 1742971368.513392
[03/26 02:42:48    298s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3652.4M, EPOCH TIME: 1742971368.513402
[03/26 02:42:48    298s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3652.4M, EPOCH TIME: 1742971368.513504
[03/26 02:42:48    298s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3652.4MB).
[03/26 02:42:48    298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3652.4M, EPOCH TIME: 1742971368.513541
[03/26 02:42:48    298s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 02:42:48    298s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 02:42:48    298s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:59 mem=3652.4M
[03/26 02:42:48    298s] Begin: Area Reclaim Optimization
[03/26 02:42:48    298s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:58.6/0:44:47.2 (0.1), mem = 3652.4M
[03/26 02:42:48    298s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45693.5
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Active Setup views: setup 
[03/26 02:42:48    298s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34
[03/26 02:42:48    298s] ### Creating RouteCongInterface, started
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.9500} {7, 0.426, 0.9315} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] #optDebug: {0, 1.000}
[03/26 02:42:48    298s] ### Creating RouteCongInterface, finished
[03/26 02:42:48    298s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:48    298s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:48    298s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 02:42:48    298s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:48    298s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:48    298s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:48    298s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 02:42:48    298s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:48    298s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3652.4M, EPOCH TIME: 1742971368.562744
[03/26 02:42:48    298s] Found 0 hard placement blockage before merging.
[03/26 02:42:48    298s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3652.4M, EPOCH TIME: 1742971368.562780
[03/26 02:42:48    298s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.78
[03/26 02:42:48    298s] +---------+---------+--------+--------+------------+--------+
[03/26 02:42:48    298s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/26 02:42:48    298s] +---------+---------+--------+--------+------------+--------+
[03/26 02:42:48    298s] |   69.78%|        -|   0.000|   0.000|   0:00:00.0| 3652.4M|
[03/26 02:42:48    298s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[03/26 02:42:48    298s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3652.4M|
[03/26 02:42:48    298s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3652.4M|
[03/26 02:42:48    298s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3652.4M|
[03/26 02:42:48    298s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[03/26 02:42:48    298s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[03/26 02:42:48    298s] |   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3652.4M|
[03/26 02:42:48    298s] +---------+---------+--------+--------+------------+--------+
[03/26 02:42:48    298s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.78
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/26 02:42:48    298s] --------------------------------------------------------------
[03/26 02:42:48    298s] |                                   | Total     | Sequential |
[03/26 02:42:48    298s] --------------------------------------------------------------
[03/26 02:42:48    298s] | Num insts resized                 |       0  |       0    |
[03/26 02:42:48    298s] | Num insts undone                  |       0  |       0    |
[03/26 02:42:48    298s] | Num insts Downsized               |       0  |       0    |
[03/26 02:42:48    298s] | Num insts Samesized               |       0  |       0    |
[03/26 02:42:48    298s] | Num insts Upsized                 |       0  |       0    |
[03/26 02:42:48    298s] | Num multiple commits+uncommits    |       0  |       -    |
[03/26 02:42:48    298s] --------------------------------------------------------------
[03/26 02:42:48    298s] Bottom Preferred Layer:
[03/26 02:42:48    298s]     None
[03/26 02:42:48    298s] Via Pillar Rule:
[03/26 02:42:48    298s]     None
[03/26 02:42:48    298s] Finished writing unified metrics of routing constraints.
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/26 02:42:48    298s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[03/26 02:42:48    298s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3668.4M, EPOCH TIME: 1742971368.568189
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3668.4M, EPOCH TIME: 1742971368.568837
[03/26 02:42:48    298s] *** Finished re-routing un-routed nets (3668.4M) ***
[03/26 02:42:48    298s] OPERPROF: Starting DPlace-Init at level 1, MEM:3687.5M, EPOCH TIME: 1742971368.571790
[03/26 02:42:48    298s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3687.5M, EPOCH TIME: 1742971368.572920
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:48    298s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:48    298s] OPERPROF:     Starting CMU at level 3, MEM:3687.5M, EPOCH TIME: 1742971368.583169
[03/26 02:42:48    298s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3687.5M, EPOCH TIME: 1742971368.583224
[03/26 02:42:48    298s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3687.5M, EPOCH TIME: 1742971368.583257
[03/26 02:42:48    298s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3687.5M, EPOCH TIME: 1742971368.583268
[03/26 02:42:48    298s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3687.5M, EPOCH TIME: 1742971368.583288
[03/26 02:42:48    298s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3687.5M, EPOCH TIME: 1742971368.583303
[03/26 02:42:48    298s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3687.5M, EPOCH TIME: 1742971368.583326
[03/26 02:42:48    298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3687.5M, EPOCH TIME: 1742971368.583354
[03/26 02:42:48    298s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3687.5M) ***
[03/26 02:42:48    298s] Deleting 0 temporary hard placement blockage(s).
[03/26 02:42:48    298s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34
[03/26 02:42:48    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45693.5
[03/26 02:42:48    298s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:04:58.7/0:44:47.2 (0.1), mem = 3687.5M
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] =============================================================================================
[03/26 02:42:48    298s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.13-s082_1
[03/26 02:42:48    298s] =============================================================================================
[03/26 02:42:48    298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:48    298s] ---------------------------------------------------------------------------------------------
[03/26 02:42:48    298s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ OptimizationStep       ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ OptEval                ]     18   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ OptCommit              ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ RefinePlace            ]      1   0:00:00.0  (  23.9 % )     0:00:00.0 /  0:00:00.0    0.6
[03/26 02:42:48    298s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ MISC                   ]          0:00:00.0  (  68.2 % )     0:00:00.0 /  0:00:00.1    1.0
[03/26 02:42:48    298s] ---------------------------------------------------------------------------------------------
[03/26 02:42:48    298s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 02:42:48    298s] ---------------------------------------------------------------------------------------------
[03/26 02:42:48    298s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 02:42:48    298s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3679.5M, EPOCH TIME: 1742971368.584523
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3679.5M, EPOCH TIME: 1742971368.585034
[03/26 02:42:48    298s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3602.46M, totSessionCpu=0:04:59).
[03/26 02:42:48    298s] Begin: Collecting metrics
[03/26 02:42:48    298s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:01  |        3580 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3591 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3591 |      |     |
| global_opt              |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:00  |        3589 |      |     |
| area_reclaiming         |     0.000 |    8.063 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3591 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        3593 |      |     |
| area_reclaiming_2       |     8.065 |    8.065 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3602 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 02:42:48    298s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3038.7M, current mem=3038.7M)

[03/26 02:42:48    298s] End: Collecting metrics
[03/26 02:42:48    298s] **INFO: Flow update: Design timing is met.
[03/26 02:42:48    298s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[03/26 02:42:48    298s]                                            # bool, default=false, private
[03/26 02:42:48    298s] Begin: GigaOpt postEco DRV Optimization
[03/26 02:42:48    298s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[03/26 02:42:48    298s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:58.8/0:44:47.3 (0.1), mem = 3602.5M
[03/26 02:42:48    298s] Info: 1 clock net  excluded from IPO operation.
[03/26 02:42:48    298s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.45693.6
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Active Setup views: setup 
[03/26 02:42:48    298s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3602.5M, EPOCH TIME: 1742971368.685498
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:48    298s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:48    298s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3602.5M, EPOCH TIME: 1742971368.695678
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] [oiPhyDebug] optDemand 704520000.00, spDemand 704520000.00.
[03/26 02:42:48    298s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34
[03/26 02:42:48    298s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[03/26 02:42:48    298s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:59 mem=3602.5M
[03/26 02:42:48    298s] OPERPROF: Starting DPlace-Init at level 1, MEM:3602.5M, EPOCH TIME: 1742971368.696248
[03/26 02:42:48    298s] Processing tracks to init pin-track alignment.
[03/26 02:42:48    298s] z: 2, totalTracks: 1
[03/26 02:42:48    298s] z: 4, totalTracks: 1
[03/26 02:42:48    298s] z: 6, totalTracks: 1
[03/26 02:42:48    298s] z: 8, totalTracks: 1
[03/26 02:42:48    298s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[03/26 02:42:48    298s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3602.5M, EPOCH TIME: 1742971368.697176
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:48    298s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:48    298s] OPERPROF:     Starting CMU at level 3, MEM:3602.5M, EPOCH TIME: 1742971368.706944
[03/26 02:42:48    298s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3602.5M, EPOCH TIME: 1742971368.706981
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Bad Lib Cell Checking (CMU) is done! (0)
[03/26 02:42:48    298s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3602.5M, EPOCH TIME: 1742971368.707010
[03/26 02:42:48    298s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3602.5M, EPOCH TIME: 1742971368.707020
[03/26 02:42:48    298s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3602.5M, EPOCH TIME: 1742971368.707092
[03/26 02:42:48    298s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3602.5MB).
[03/26 02:42:48    298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3602.5M, EPOCH TIME: 1742971368.707126
[03/26 02:42:48    298s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[03/26 02:42:48    298s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34
[03/26 02:42:48    298s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:59 mem=3602.5M
[03/26 02:42:48    298s] ### Creating RouteCongInterface, started
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] #optDebug:  {2, 1.000, 0.9500} {3, 0.885, 0.9500} {4, 0.770, 0.9500} {5, 0.656, 0.9500} {6, 0.541, 0.8942} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] #optDebug: {0, 1.000}
[03/26 02:42:48    298s] ### Creating RouteCongInterface, finished
[03/26 02:42:48    298s] {MG pre T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:48    298s] {MG pre T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:48    298s] {MG pre T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 02:42:48    298s] {MG pre T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:48    298s] {MG post T:0 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:48    298s] {MG post T:1 H:0 G:0  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:48    298s] {MG post T:0 H:1 G:0  {7 0 72.9 0.211329}  {10 0 262.8 0.754674} }
[03/26 02:42:48    298s] {MG post T:0 H:0 G:1  {7 0 8.1 0.211329}  {10 0 29.2 0.754674} }
[03/26 02:42:48    298s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:48    298s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:48    298s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:48    298s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:48    298s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:48    298s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:48    298s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:48    298s] 	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[03/26 02:42:48    298s] AoF 633.6545um
[03/26 02:42:48    298s] [GPS-DRV] Optimizer inputs ============================= 
[03/26 02:42:48    298s] [GPS-DRV] drvFixingStage: Small Scale
[03/26 02:42:48    298s] [GPS-DRV] costLowerBound: 0.1
[03/26 02:42:48    298s] [GPS-DRV] setupTNSCost  : 1
[03/26 02:42:48    298s] [GPS-DRV] maxIter       : 3
[03/26 02:42:48    298s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[03/26 02:42:48    298s] [GPS-DRV] Optimizer parameters ============================= 
[03/26 02:42:48    298s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[03/26 02:42:48    298s] [GPS-DRV] maxDensity (design): 0.95
[03/26 02:42:48    298s] [GPS-DRV] maxLocalDensity: 0.98
[03/26 02:42:48    298s] [GPS-DRV] MaxBufDistForPlaceBlk: 129um
[03/26 02:42:48    298s] [GPS-DRV] Dflt RT Characteristic Length 220.965um AoF 633.654um x 1
[03/26 02:42:48    298s] [GPS-DRV] isCPECostingOn: false
[03/26 02:42:48    298s] [GPS-DRV] All active and enabled setup views
[03/26 02:42:48    298s] [GPS-DRV]     setup
[03/26 02:42:48    298s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/26 02:42:48    298s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/26 02:42:48    298s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/26 02:42:48    298s] [GPS-DRV] inPostEcoStage
[03/26 02:42:48    298s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[03/26 02:42:48    298s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[03/26 02:42:48    298s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3660.6M, EPOCH TIME: 1742971368.773215
[03/26 02:42:48    298s] Found 0 hard placement blockage before merging.
[03/26 02:42:48    298s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3660.6M, EPOCH TIME: 1742971368.773250
[03/26 02:42:48    298s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[03/26 02:42:48    298s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.06098e-11; DynamicP: 2.736e+06)DBU
[03/26 02:42:48    298s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 02:42:48    298s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/26 02:42:48    298s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 02:42:48    298s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/26 02:42:48    298s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 02:42:48    298s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/26 02:42:48    298s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.07|     0.00|       0|       0|       0| 69.78%|          |         |
[03/26 02:42:48    298s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/26 02:42:48    298s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.07|     0.00|       0|       0|       0| 69.78%| 0:00:00.0|  3660.6M|
[03/26 02:42:48    298s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/26 02:42:48    298s] Bottom Preferred Layer:
[03/26 02:42:48    298s]     None
[03/26 02:42:48    298s] Via Pillar Rule:
[03/26 02:42:48    298s]     None
[03/26 02:42:48    298s] Finished writing unified metrics of routing constraints.
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3660.6M) ***
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Deleting 0 temporary hard placement blockage(s).
[03/26 02:42:48    298s] Total-nets :: 58, Stn-nets :: 1, ratio :: 1.72414 %, Total-len 565.38, Stn-len 0
[03/26 02:42:48    298s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34
[03/26 02:42:48    298s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3660.6M, EPOCH TIME: 1742971368.774720
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    298s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:3660.6M, EPOCH TIME: 1742971368.775284
[03/26 02:42:48    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.45693.6
[03/26 02:42:48    298s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:04:58.9/0:44:47.4 (0.1), mem = 3660.6M
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] =============================================================================================
[03/26 02:42:48    298s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.13-s082_1
[03/26 02:42:48    298s] =============================================================================================
[03/26 02:42:48    298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:48    298s] ---------------------------------------------------------------------------------------------
[03/26 02:42:48    298s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[03/26 02:42:48    298s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ DetailPlaceInit        ]      1   0:00:00.0  (   8.4 % )     0:00:00.0 /  0:00:00.0    1.8
[03/26 02:42:48    298s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:48    298s] [ MISC                   ]          0:00:00.1  (  89.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 02:42:48    298s] ---------------------------------------------------------------------------------------------
[03/26 02:42:48    298s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 02:42:48    298s] ---------------------------------------------------------------------------------------------
[03/26 02:42:48    298s] Begin: Collecting metrics
[03/26 02:42:48    298s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:01  |        3580 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3591 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3591 |      |     |
| global_opt              |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:00  |        3589 |      |     |
| area_reclaiming         |     0.000 |    8.063 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3591 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        3593 |      |     |
| area_reclaiming_2       |     8.065 |    8.065 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3602 |      |     |
| drv_eco_fixing          |     8.065 |    8.065 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3603 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 02:42:48    298s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3038.7M, current mem=3037.9M)

[03/26 02:42:48    298s] End: Collecting metrics
[03/26 02:42:48    298s] End: GigaOpt postEco DRV Optimization
[03/26 02:42:48    298s] **INFO: Flow update: Design timing is met.
[03/26 02:42:48    298s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[03/26 02:42:48    298s] **INFO: Flow update: Design timing is met.
[03/26 02:42:48    298s] **INFO: Flow update: Design timing is met.
[03/26 02:42:48    298s] Register exp ratio and priority group on 0 nets on 58 nets : 
[03/26 02:42:48    298s] 
[03/26 02:42:48    298s] Active setup views:
[03/26 02:42:48    298s]  setup
[03/26 02:42:48    298s]   Dominating endpoints: 0
[03/26 02:42:48    298s]   Dominating TNS: -0.000
[03/26 02:42:48    298s] 
[03/26 02:42:48    299s] Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
[03/26 02:42:48    299s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/26 02:42:48    299s] Type 'man IMPEXT-3530' for more detail.
[03/26 02:42:48    299s] PreRoute RC Extraction called for design adder.
[03/26 02:42:48    299s] RC Extraction called in multi-corner(1) mode.
[03/26 02:42:48    299s] RCMode: PreRoute
[03/26 02:42:48    299s]       RC Corner Indexes            0   
[03/26 02:42:48    299s] Capacitance Scaling Factor   : 1.00000 
[03/26 02:42:48    299s] Resistance Scaling Factor    : 1.00000 
[03/26 02:42:48    299s] Clock Cap. Scaling Factor    : 1.00000 
[03/26 02:42:48    299s] Clock Res. Scaling Factor    : 1.00000 
[03/26 02:42:48    299s] Shrink Factor                : 0.90000
[03/26 02:42:48    299s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/26 02:42:48    299s] Using capacitance table file ...
[03/26 02:42:48    299s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[03/26 02:42:48    299s] Grid density data update skipped
[03/26 02:42:48    299s] eee: pegSigSF=1.070000
[03/26 02:42:48    299s] Initializing multi-corner capacitance tables ... 
[03/26 02:42:48    299s] Initializing multi-corner resistance tables ...
[03/26 02:42:48    299s] Creating RPSQ from WeeR and WRes ...
[03/26 02:42:48    299s] eee: Grid unit RC data computation started
[03/26 02:42:48    299s] eee: Grid unit RC data computation completed
[03/26 02:42:48    299s] eee: l=1 avDens=0.041910 usedTrk=15.087719 availTrk=360.000000 sigTrk=15.087719
[03/26 02:42:48    299s] eee: l=2 avDens=0.047909 usedTrk=16.384795 availTrk=342.000000 sigTrk=16.384795
[03/26 02:42:48    299s] eee: l=3 avDens=0.046329 usedTrk=16.678362 availTrk=360.000000 sigTrk=16.678362
[03/26 02:42:48    299s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:48    299s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:48    299s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:48    299s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:48    299s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[03/26 02:42:48    299s] eee: l=9 avDens=0.002339 usedTrk=0.421053 availTrk=180.000000 sigTrk=0.421053
[03/26 02:42:48    299s] eee: l=10 avDens=0.065589 usedTrk=8.972515 availTrk=136.800000 sigTrk=8.972515
[03/26 02:42:48    299s] eee: l=11 avDens=0.037768 usedTrk=5.438596 availTrk=144.000000 sigTrk=5.438596
[03/26 02:42:48    299s] {RT rc_corner 0 2 11  {7 0} {10 0} 2}
[03/26 02:42:48    299s] eee: LAM-FP: thresh=1 ; dimX=138.947368 ; dimY=135.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[03/26 02:42:48    299s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[03/26 02:42:48    299s] eee: uR 0.000247 of RC Grid (0 0 9) is > max uR 0.000244 of layer.
[03/26 02:42:48    299s] eee: uR 0.000247 of RC Grid (0 1 9) is > max uR 0.000244 of layer.
[03/26 02:42:48    299s] eee: uR 0.000270 of RC Grid (0 0 10) is > max uR 0.000087 of layer.
[03/26 02:42:48    299s] eee: uR 0.000270 of RC Grid (0 1 10) is > max uR 0.000087 of layer.
[03/26 02:42:48    299s] eee: uR 0.000270 of RC Grid (1 0 10) is > max uR 0.000087 of layer.
[03/26 02:42:48    299s] eee: uR 0.000270 of RC Grid (1 1 10) is > max uR 0.000087 of layer.
[03/26 02:42:48    299s] eee: uR 0.000114 of RC Grid (0 0 11) is > max uR 0.000057 of layer.
[03/26 02:42:48    299s] eee: uR 0.000114 of RC Grid (0 1 11) is > max uR 0.000057 of layer.
[03/26 02:42:48    299s] eee: uR 0.000117 of RC Grid (1 0 11) is > max uR 0.000057 of layer.
[03/26 02:42:48    299s] eee: uR 0.000117 of RC Grid (1 1 11) is > max uR 0.000057 of layer.
[03/26 02:42:48    299s] eee: NetCapCache creation started. (Current Mem: 3579.258M) 
[03/26 02:42:48    299s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3579.258M) 
[03/26 02:42:48    299s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(26.400000, 25.650000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (2 X 2)
[03/26 02:42:48    299s] eee: Metal Layers Info:
[03/26 02:42:48    299s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:42:48    299s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[03/26 02:42:48    299s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:42:48    299s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.161 |   4.00 | H | 0 |  4 |
[03/26 02:42:48    299s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.161 |   3.81 | V | 0 |  4 |
[03/26 02:42:48    299s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 02:42:48    299s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.159 |   3.81 | V | 0 |  4 |
[03/26 02:42:48    299s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.161 |   3.96 | H | 0 |  4 |
[03/26 02:42:48    299s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.158 |   3.81 | V | 0 |  4 |
[03/26 02:42:48    299s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.328 |   1.19 | H | 0 |  5 |
[03/26 02:42:48    299s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.351 |   1.08 | V | 0 |  5 |
[03/26 02:42:48    299s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.679 |   0.44 | H | 0 |  5 |
[03/26 02:42:48    299s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.370 |   0.16 | V | 0 |  4 |
[03/26 02:42:48    299s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  1.032 |   0.10 | H | 0 |  3 |
[03/26 02:42:48    299s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[03/26 02:42:48    299s] eee: uC/uR for corner rc_corner, min-width/min-spacing, 30 perc over/under densities.
[03/26 02:42:48    299s] eee: +-----------------------NDR Info-----------------------+
[03/26 02:42:48    299s] eee: NDR Count = 2, Fake NDR = 0
[03/26 02:42:48    299s] eee: +----------------------------------------------------+
[03/26 02:42:48    299s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[03/26 02:42:48    299s] eee: +----------------------------------------------------+
[03/26 02:42:48    299s] eee: +----------------------------------------------------+
[03/26 02:42:48    299s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[03/26 02:42:48    299s] eee: +----------------------------------------------------+
[03/26 02:42:48    299s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3579.258M)
[03/26 02:42:48    299s] Skewing Data Summary (End_of_FINAL)
[03/26 02:42:48    299s] 
[03/26 02:42:48    299s] Skew summary for view setup:
[03/26 02:42:48    299s] * Accumulated skew : count = 0
[03/26 02:42:48    299s] *     Internal use : count = 0
[03/26 02:42:48    299s] 
[03/26 02:42:48    299s] Starting delay calculation for Setup views
[03/26 02:42:48    299s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/26 02:42:48    299s] #################################################################################
[03/26 02:42:48    299s] # Design Stage: PreRoute
[03/26 02:42:48    299s] # Design Name: adder
[03/26 02:42:48    299s] # Design Mode: 90nm
[03/26 02:42:48    299s] # Analysis Mode: MMMC Non-OCV 
[03/26 02:42:48    299s] # Parasitics Mode: No SPEF/RCDB 
[03/26 02:42:48    299s] # Signoff Settings: SI Off 
[03/26 02:42:48    299s] #################################################################################
[03/26 02:42:48    299s] Calculate delays in BcWc mode...
[03/26 02:42:48    299s] Topological Sorting (REAL = 0:00:00.0, MEM = 3602.8M, InitMEM = 3602.8M)
[03/26 02:42:48    299s] Start delay calculation (fullDC) (1 T). (MEM=3042.52)
[03/26 02:42:48    299s] End AAE Lib Interpolated Model. (MEM=3042.519531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 02:42:48    299s] Total number of fetched objects 58
[03/26 02:42:48    299s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/26 02:42:48    299s] End delay calculation. (MEM=3044.08 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 02:42:48    299s] End delay calculation (fullDC). (MEM=3044.08 CPU=0:00:00.0 REAL=0:00:00.0)
[03/26 02:42:48    299s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3628.5M) ***
[03/26 02:42:48    299s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:04:59 mem=3628.5M)
[03/26 02:42:48    299s] OPTC: user 20.0
[03/26 02:42:48    299s] Reported timing to dir ./timingReports
[03/26 02:42:48    299s] **optDesign ... cpu = 0:00:06, real = 0:00:12, mem = 3036.1M, totSessionCpu=0:04:59 **
[03/26 02:42:48    299s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3568.5M, EPOCH TIME: 1742971368.988394
[03/26 02:42:48    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    299s] 
[03/26 02:42:48    299s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:42:48    299s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:42:48    299s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:3568.5M, EPOCH TIME: 1742971368.998600
[03/26 02:42:48    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:48    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:49    299s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.065  |  8.065  |  9.908  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/26 02:42:49    299s] Begin: Collecting metrics
[03/26 02:42:49    299s] **INFO: Starting Blocking QThread with 1 CPU
[03/26 02:42:49    299s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/26 02:42:49      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.7M
[03/26 02:42:49      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3037.9M, current mem=2343.7M)
[03/26 02:42:49      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.2M, current mem=2353.6M)
[03/26 02:42:49      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.8), mem = 0.7M
[03/26 02:42:49      0s] 
[03/26 02:42:49      0s] =============================================================================================
[03/26 02:42:49      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.13-s082_1
[03/26 02:42:49      0s] =============================================================================================
[03/26 02:42:49      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:49      0s] ---------------------------------------------------------------------------------------------
[03/26 02:42:49      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.8
[03/26 02:42:49      0s] ---------------------------------------------------------------------------------------------
[03/26 02:42:49      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.8
[03/26 02:42:49      0s] ---------------------------------------------------------------------------------------------

[03/26 02:42:49    299s]  
_______________________________________________________________________
[03/26 02:42:49    299s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 02:42:49    299s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[03/26 02:42:49    299s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[03/26 02:42:49    299s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[03/26 02:42:49    299s] | initial_summary         |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:01  |        3580 |    0 |   0 |
[03/26 02:42:49    299s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3591 |      |     |
[03/26 02:42:49    299s] | drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3591 |      |     |
[03/26 02:42:49    299s] | global_opt              |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:00  |        3589 |      |     |
[03/26 02:42:49    299s] | area_reclaiming         |     0.000 |    8.063 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3591 |      |     |
[03/26 02:42:49    299s] | incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        3593 |      |     |
[03/26 02:42:49    299s] | area_reclaiming_2       |     8.065 |    8.065 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3602 |      |     |
[03/26 02:42:49    299s] | drv_eco_fixing          |     8.065 |    8.065 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3603 |    0 |   0 |
[03/26 02:42:49    299s] | final_summary           |     8.065 |    8.065 |           |        0 |       69.78 |            |              | 0:00:01  |        3585 |    0 |   0 |
[03/26 02:42:49    299s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[03/26 02:42:49    299s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3044.7M, current mem=3037.9M)

[03/26 02:42:49    299s] End: Collecting metrics
[03/26 02:42:49    299s] **optDesign ... cpu = 0:00:06, real = 0:00:13, mem = 3037.9M, totSessionCpu=0:04:59 **
[03/26 02:42:49    299s] 
[03/26 02:42:49    299s] TimeStamp Deleting Cell Server Begin ...
[03/26 02:42:49    299s] Deleting Lib Analyzer.
[03/26 02:42:49    299s] 
[03/26 02:42:49    299s] TimeStamp Deleting Cell Server End ...
[03/26 02:42:49    299s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/26 02:42:49    299s] Type 'man IMPOPT-3195' for more detail.
[03/26 02:42:49    299s] *** Finished optDesign ***
[03/26 02:42:49    299s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 02:42:49    299s] UM:*                                                                   final
[03/26 02:42:49    299s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/26 02:42:49    299s] UM:*                                                                   opt_design_prects
[03/26 02:42:55    299s] Info: final physical memory for 2 CRR processes is 836.91MB.
[03/26 02:42:57    299s] Info: Summary of CRR changes:
[03/26 02:42:57    299s]       - Timing transform commits:       0
[03/26 02:42:57    299s] 
[03/26 02:42:57    299s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:07.9 real=0:00:30.2)
[03/26 02:42:57    299s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[03/26 02:42:57    299s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[03/26 02:42:57    299s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.4 real=0:00:00.4)
[03/26 02:42:57    299s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[03/26 02:42:57    299s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/26 02:42:57    299s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/26 02:42:57    299s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 02:42:57    299s] clean pInstBBox. size 0
[03/26 02:42:57    299s] Cell adder LLGs are deleted
[03/26 02:42:57    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:57    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:42:57    299s] Info: pop threads available for lower-level modules during optimization.
[03/26 02:42:57    299s] Disable CTE adjustment.
[03/26 02:42:57    299s] Disable Layer aware incrSKP.
[03/26 02:42:57    299s] #optDebug: fT-D <X 1 0 0 0>
[03/26 02:42:57    299s] VSMManager cleared!
[03/26 02:42:57    299s] **place_opt_design ... cpu = 0:00:06, real = 0:00:21, mem = 3482.7M **
[03/26 02:42:57    299s] *** Finished GigaPlace ***
[03/26 02:42:57    299s] 
[03/26 02:42:57    299s] *** Summary of all messages that are not suppressed in this session:
[03/26 02:42:57    299s] Severity  ID               Count  Summary                                  
[03/26 02:42:57    299s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[03/26 02:42:57    299s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/26 02:42:57    299s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[03/26 02:42:57    299s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/26 02:42:57    299s] WARNING   IMPOPT-665           1  %s : Net has unplaced terms or is connec...
[03/26 02:42:57    299s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[03/26 02:42:57    299s] *** Message Summary: 9 warning(s), 0 error(s)
[03/26 02:42:57    299s] 
[03/26 02:42:57    299s] *** place_opt_design #1 [finish] () : cpu/real = 0:00:05.8/0:00:21.1 (0.3), totSession cpu/real = 0:04:59.3/0:44:56.0 (0.1), mem = 3482.7M
[03/26 02:42:57    299s] 
[03/26 02:42:57    299s] =============================================================================================
[03/26 02:42:57    299s]  Final TAT Report : place_opt_design #1                                         23.13-s082_1
[03/26 02:42:57    299s] =============================================================================================
[03/26 02:42:57    299s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:42:57    299s] ---------------------------------------------------------------------------------------------
[03/26 02:42:57    299s] [ InitOpt                ]      1   0:00:09.5  (  45.0 % )     0:00:09.9 /  0:00:02.8    0.3
[03/26 02:42:57    299s] [ GlobalOpt              ]      1   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 02:42:57    299s] [ DrvOpt                 ]      2   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/26 02:42:57    299s] [ SimplifyNetlist        ]      1   0:00:00.6  (   2.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/26 02:42:57    299s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:57    299s] [ AreaOpt                ]      2   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/26 02:42:57    299s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:57    299s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:57    299s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:00.3    0.6
[03/26 02:42:57    299s] [ MetricReport           ]      9   0:00:00.6  (   2.8 % )     0:00:00.6 /  0:00:00.5    0.8
[03/26 02:42:57    299s] [ DrvReport              ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.0    0.0
[03/26 02:42:57    299s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:57    299s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:57    299s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:57    299s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:57    299s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:57    299s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:57    299s] [ IncrReplace            ]      1   0:00:00.2  (   1.1 % )     0:00:00.6 /  0:00:00.5    0.9
[03/26 02:42:57    299s] [ RefinePlace            ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/26 02:42:57    299s] [ DetailPlaceInit        ]      5   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[03/26 02:42:57    299s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:57    299s] [ ExtractRC              ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 02:42:57    299s] [ UpdateTimingGraph      ]      7   0:00:00.3  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/26 02:42:57    299s] [ FullDelayCalc          ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/26 02:42:57    299s] [ TimingUpdate           ]     32   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[03/26 02:42:57    299s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/26 02:42:57    299s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 02:42:57    299s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:42:57    299s] [ MISC                   ]          0:00:08.2  (  38.8 % )     0:00:08.2 /  0:00:00.3    0.0
[03/26 02:42:57    299s] ---------------------------------------------------------------------------------------------
[03/26 02:42:57    299s]  place_opt_design #1 TOTAL          0:00:21.1  ( 100.0 % )     0:00:21.1 /  0:00:05.8    0.3
[03/26 02:42:57    299s] ---------------------------------------------------------------------------------------------
[03/26 02:42:57    299s] #% End place_opt_design (date=03/26 02:42:57, total cpu=0:00:05.9, real=0:00:21.0, peak res=3044.7M, current mem=2927.8M)
[03/26 02:43:08    299s] <CMD> report_timing
[03/26 02:43:34    300s] <CMD> timeDesign -preCTS
[03/26 02:43:34    300s] #optDebug: fT-S <1 1 0 0 0>
[03/26 02:43:34    300s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:05:00.6/0:45:32.8 (0.1), mem = 3493.4M
[03/26 02:43:34    300s] Info: 1 threads available for lower-level modules during optimization.
[03/26 02:43:34    300s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3483.4M, EPOCH TIME: 1742971414.105439
[03/26 02:43:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:43:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:43:34    300s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3483.4M, EPOCH TIME: 1742971414.105488
[03/26 02:43:34    300s] Start to check current routing status for nets...
[03/26 02:43:34    300s] All nets are already routed correctly.
[03/26 02:43:34    300s] End to check current routing status for nets (mem=3483.4M)
[03/26 02:43:34    300s] Effort level <high> specified for reg2reg path_group
[03/26 02:43:34    300s] Cell adder LLGs are deleted
[03/26 02:43:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:43:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:43:34    300s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3485.4M, EPOCH TIME: 1742971414.115657
[03/26 02:43:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:43:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:43:34    300s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3485.4M, EPOCH TIME: 1742971414.116353
[03/26 02:43:34    300s] Max number of tech site patterns supported in site array is 256.
[03/26 02:43:34    300s] Core basic site is CoreSite
[03/26 02:43:34    300s] After signature check, allow fast init is true, keep pre-filter is true.
[03/26 02:43:34    300s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/26 02:43:34    300s] Fast DP-INIT is on for default
[03/26 02:43:34    300s] Atter site array init, number of instance map data is 0.
[03/26 02:43:34    300s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.010, MEM:3485.4M, EPOCH TIME: 1742971414.126304
[03/26 02:43:34    300s] 
[03/26 02:43:34    300s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/26 02:43:34    300s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[03/26 02:43:34    300s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:3485.4M, EPOCH TIME: 1742971414.126402
[03/26 02:43:34    300s] Cell adder LLGs are deleted
[03/26 02:43:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:43:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/26 02:43:34    300s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.065  |  8.065  |  9.908  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[03/26 02:43:34    300s] Reported timing to dir ./timingReports
[03/26 02:43:34    300s] Total CPU time: 0.04 sec
[03/26 02:43:34    300s] Total Real time: 0.0 sec
[03/26 02:43:34    300s] Total Memory Usage: 3483.554688 Mbytes
[03/26 02:43:34    300s] Info: pop threads available for lower-level modules during optimization.
[03/26 02:43:34    300s] *** timeDesign #1 [finish] () : cpu/real = 0:00:00.1/0:00:00.3 (0.2), totSession cpu/real = 0:05:00.7/0:45:33.0 (0.1), mem = 3483.6M
[03/26 02:43:34    300s] 
[03/26 02:43:34    300s] =============================================================================================
[03/26 02:43:34    300s]  Final TAT Report : timeDesign #1                                               23.13-s082_1
[03/26 02:43:34    300s] =============================================================================================
[03/26 02:43:34    300s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/26 02:43:34    300s] ---------------------------------------------------------------------------------------------
[03/26 02:43:34    300s] [ ViewPruning            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:43:34    300s] [ OptSummaryReport       ]      1   0:00:00.0  (   6.0 % )     0:00:00.2 /  0:00:00.0    0.1
[03/26 02:43:34    300s] [ DrvReport              ]      1   0:00:00.2  (  78.6 % )     0:00:00.2 /  0:00:00.0    0.0
[03/26 02:43:34    300s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:43:34    300s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:43:34    300s] [ TimingReport           ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/26 02:43:34    300s] [ GenerateReports        ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.0
[03/26 02:43:34    300s] [ MISC                   ]          0:00:00.0  (   7.9 % )     0:00:00.0 /  0:00:00.0    1.5
[03/26 02:43:34    300s] ---------------------------------------------------------------------------------------------
[03/26 02:43:34    300s]  timeDesign #1 TOTAL                0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.2
[03/26 02:43:34    300s] ---------------------------------------------------------------------------------------------
[03/26 02:44:05    301s] <CMD> zoomBox -1.55600 2.75350 29.67100 18.58300
[03/26 02:44:07    301s] <CMD> zoomBox -20.28100 -2.23750 30.56800 23.53850
[03/26 02:44:08    302s] <CMD> zoomBox -38.49600 -10.23550 31.88350 25.44100
[03/26 02:44:09    302s] <CMD> zoomBox -64.56950 -22.58900 32.84250 26.79050
[03/26 02:44:10    302s] <CMD> zoomBox -28.20150 -4.41650 31.62200 25.90900
[03/26 02:44:10    302s] <CMD> zoomBox -124.08700 -51.11200 34.53300 29.29500
[03/26 02:44:12    302s] <CMD> zoomOut
[03/26 02:44:13    302s] <CMD> zoomBox -96.28400 -37.95100 83.18800 53.02600
[03/26 02:44:14    302s] <CMD> zoomBox -33.90650 -6.49250 45.72600 33.87450
[03/26 02:49:30    315s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/26 02:51:08    318s] <CMD> set_ccopt_property buffer_cells {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8}
[03/26 02:51:24    319s] <CMD> ccopt_design
[03/26 02:51:24    319s] #% Begin ccopt_design (date=03/26 02:51:24, mem=2928.8M)
[03/26 02:51:24    319s] Turning off fast DC mode.
[03/26 02:51:24    319s] **ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
[03/26 02:51:24    319s] #% End ccopt_design (date=03/26 02:51:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=2928.8M, current mem=2900.0M)
[03/26 02:51:24    319s] 
[03/26 02:51:55    320s] <CMD> set_ccopt_property target_max_trans 0.1
[03/26 02:52:38    321s] <CMD> ccopt_design
[03/26 02:52:38    321s] #% Begin ccopt_design (date=03/26 02:52:38, mem=2900.0M)
[03/26 02:52:38    321s] **ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
[03/26 02:52:38    321s] #% End ccopt_design (date=03/26 02:52:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=2900.0M, current mem=2900.0M)
[03/26 02:52:38    321s] 
[03/26 02:53:30    324s] <CMD> setDrawView fplan
[03/26 02:53:33    324s] <CMD> setDrawView ameba
[03/26 02:53:35    324s] <CMD> setDrawView fplan
[03/26 02:53:37    324s] <CMD> setDrawView place
[03/26 02:53:40    324s] <CMD> zoomBox -12.25400 4.35650 29.31500 25.42850
[03/26 02:53:41    324s] <CMD> zoomBox -0.84850 10.20150 20.85150 21.20150
[03/26 02:53:41    324s] <CMD> zoomBox 3.96000 12.67350 17.28650 19.42900
[03/26 02:53:42    324s] <CMD> zoomBox -5.92750 8.04100 24.10800 23.26650
[03/26 02:53:43    324s] <CMD> zoomBox -9.06150 6.60950 26.27600 24.52250
[03/26 02:53:43    324s] <CMD> zoomBox -35.25000 -5.29950 44.39250 35.07250
[03/26 02:53:54    325s] <CMD> zoomOut
[03/26 02:53:55    325s] <CMD> zoomBox -65.77300 -22.77550 80.95850 51.60500
[03/26 02:53:56    325s] <CMD> zoomBox -35.60800 -8.71450 54.50400 36.96450
[03/26 02:53:57    325s] <CMD> zoomBox -28.30900 -5.34150 48.28600 33.48550
[03/26 02:53:58    325s] <CMD> zoomBox -16.83150 0.02650 38.50850 28.07900
[03/26 02:53:59    325s] <CMD> zoomBox -22.11100 -2.44000 42.99500 30.56300
[03/26 02:54:20    326s] <CMD> set_ccopt_property buffer_cells {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8}
[03/26 02:54:22    326s] <CMD> ccopt_design
[03/26 02:54:22    326s] #% Begin ccopt_design (date=03/26 02:54:22, mem=2900.5M)
[03/26 02:54:22    326s] **ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
[03/26 02:54:22    326s] #% End ccopt_design (date=03/26 02:54:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2900.5M, current mem=2900.5M)
[03/26 02:54:22    326s] 
[03/26 02:54:34    326s] <CMD> set_ccopt_property target_max_trans 0.1
[03/26 02:54:36    327s] <CMD> set_ccopt_property buffer_cells {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8}
[03/26 02:54:39    327s] <CMD> ccopt_design
[03/26 02:54:39    327s] #% Begin ccopt_design (date=03/26 02:54:39, mem=2900.5M)
[03/26 02:54:39    327s] **ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
[03/26 02:54:39    327s] #% End ccopt_design (date=03/26 02:54:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2900.5M, current mem=2900.5M)
[03/26 02:54:39    327s] 
[03/26 02:56:00    348s] <CMD> encMessage warning 0
[03/26 02:56:00    348s] Suppress "**WARN ..." messages.
[03/26 02:56:00    348s] <CMD> encMessage debug 0
[03/26 02:56:00    348s] <CMD> is_common_ui_mode
[03/26 02:56:00    348s] <CMD> restoreDesign /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat adder
[03/26 02:56:00    348s] #% Begin load design ... (date=03/26 02:56:00, mem=2902.3M)
[03/26 02:56:00    348s] 
[03/26 02:56:00    348s] 
[03/26 02:56:00    348s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[03/26 02:56:00    348s] 
[03/26 02:56:00    348s] 
[03/26 02:56:00    348s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[03/26 02:56:00    348s] 
[03/26 02:56:00    348s]     while executing
[03/26 02:56:00    348s] "error $catchMsg"
[03/26 02:56:00    348s]     (procedure "restoreDesign" line 36)
[03/26 02:56:00    348s] 
[03/26 02:56:00    348s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[03/26 02:56:00    348s] 
[03/26 02:56:07    352s] <CMD> encMessage warning 1
[03/26 02:56:07    352s] Un-suppress "**WARN ..." messages.
[03/26 02:56:07    352s] <CMD> encMessage debug 0
[03/26 02:56:08    352s] <CMD> encMessage warning 0
[03/26 02:56:08    352s] Suppress "**WARN ..." messages.
[03/26 02:56:08    352s] <CMD> encMessage debug 0
[03/26 02:56:08    352s] <CMD> is_common_ui_mode
[03/26 02:56:08    352s] <CMD> restoreDesign /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat adder
[03/26 02:56:08    352s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 02:56:08    352s] % Begin load design ... (date=03/26 02:56:08, mem=2902.5M)
[03/26 02:56:08    352s] 
[03/26 02:56:08    352s] 
[03/26 02:56:08    352s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[03/26 02:56:08    352s] 
[03/26 02:56:08    352s] 
[03/26 02:56:08    352s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[03/26 02:56:08    352s] 
[03/26 02:56:08    352s]     while executing
[03/26 02:56:08    352s] "error $catchMsg"
[03/26 02:56:08    352s]     (procedure "restoreDesign" line 36)
[03/26 02:56:08    352s] 
[03/26 02:56:08    352s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[03/26 02:56:08    352s] 
[03/26 02:56:39    372s] <CMD> encMessage warning 1
[03/26 02:56:39    372s] Un-suppress "**WARN ..." messages.
[03/26 02:56:39    372s] <CMD> encMessage debug 0
[03/26 02:57:28    382s] <CMD> encMessage warning 0
[03/26 02:57:28    382s] Suppress "**WARN ..." messages.
[03/26 02:57:28    382s] <CMD> encMessage debug 0
[03/26 02:57:28    382s] <CMD> is_common_ui_mode
[03/26 02:57:28    382s] <CMD> restoreDesign /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat adder
[03/26 02:57:28    382s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 02:57:28    382s] % Begin load design ... (date=03/26 02:57:28, mem=2903.5M)
[03/26 02:57:28    382s] 
[03/26 02:57:28    382s] 
[03/26 02:57:28    382s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[03/26 02:57:28    382s] 
[03/26 02:57:28    382s] 
[03/26 02:57:28    382s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[03/26 02:57:28    382s] 
[03/26 02:57:28    382s]     while executing
[03/26 02:57:28    382s] "error $catchMsg"
[03/26 02:57:28    382s]     (procedure "restoreDesign" line 36)
[03/26 02:57:28    382s] 
[03/26 02:57:28    382s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[03/26 02:57:28    382s] 
[03/26 02:57:29    382s] <CMD> encMessage warning 1
[03/26 02:57:29    382s] Un-suppress "**WARN ..." messages.
[03/26 02:57:29    382s] <CMD> encMessage debug 0
[03/26 02:57:36    386s] <CMD> encMessage warning 0
[03/26 02:57:36    386s] Suppress "**WARN ..." messages.
[03/26 02:57:36    386s] <CMD> encMessage debug 0
[03/26 02:57:36    386s] <CMD> is_common_ui_mode
[03/26 02:57:36    386s] <CMD> restoreDesign /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_pin.dat adder
[03/26 02:57:36    386s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/26 02:57:36    386s] % Begin load design ... (date=03/26 02:57:36, mem=2903.6M)
[03/26 02:57:36    386s] 
[03/26 02:57:36    386s] 
[03/26 02:57:36    386s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[03/26 02:57:36    386s] 
[03/26 02:57:36    386s] 
[03/26 02:57:36    386s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[03/26 02:57:36    386s] 
[03/26 02:57:36    386s]     while executing
[03/26 02:57:36    386s] "error $catchMsg"
[03/26 02:57:36    386s]     (procedure "restoreDesign" line 36)
[03/26 02:57:36    386s] 
[03/26 02:57:36    386s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[03/26 02:57:36    386s] 
[03/26 02:57:50    395s] <CMD> encMessage warning 1
[03/26 02:57:50    395s] Un-suppress "**WARN ..." messages.
[03/26 02:57:50    395s] <CMD> encMessage debug 0
[03/26 02:57:54    395s] <CMD> setDrawView fplan
[03/26 02:57:56    395s] <CMD> zoomBox -102.67600 -35.17200 69.95150 52.33550
[03/26 02:57:57    395s] <CMD> zoomBox -57.05350 -15.90550 48.96250 37.83550
[03/26 02:57:57    395s] <CMD> zoomBox -22.49800 -1.18750 32.84350 26.86600
[03/26 02:57:59    396s] <CMD> zoomOut
[03/26 02:58:08    396s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/26 02:58:08    396s] Innovus terminated by user interrupt.
[03/26 02:58:08    396s] 
[03/26 02:58:08    396s] *** Memory Usage v#2 (Current mem = 3465.852M, initial mem = 839.484M) ***
[03/26 02:58:08    396s] 
[03/26 02:58:08    396s] *** Summary of all messages that are not suppressed in this session:
[03/26 02:58:08    396s] Severity  ID               Count  Summary                                  
[03/26 02:58:08    396s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/26 02:58:08    396s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/26 02:58:08    396s] Innovus terminated by internal (SEGV) error/signal.
[03/26 02:58:08    396s] *** Stack trace:
[03/26 02:58:08    396s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[03/26 02:58:08    396s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[03/26 02:58:08    396s] ERROR     IMPSYT-6300          8  Failed to execute command '%s'. For more...
[03/26 02:58:08    396s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[03/26 02:58:08    396s] WARNING   IMPMF-5054           7  fill_setting_save command is obsolete an...
[03/26 02:58:08    396s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[03/26 02:58:08    396s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[03/26 02:58:08    396s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[03/26 02:58:08    396s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/26 02:58:08    396s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[03/26 02:58:08    396s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/26 02:58:08    396s] WARNING   IMPOPT-665           1  %s : Net has unplaced terms or is connec...
[03/26 02:58:08    396s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[03/26 02:58:08    396s] ERROR     IMPCCOPT-2440        4  The input db is PODv2. Please try clock_...
[03/26 02:58:08    396s] WARNING   NRIF-95             20  Option setNanoRouteMode -routeTopRouting...
[03/26 02:58:08    396s] WARNING   IMPUDM-33           79  Global variable "%s" is obsolete and wil...
[03/26 02:58:08    396s] ERROR     IMPIMEX-7031         4  %s more than once in the same Innovus se...
[03/26 02:58:08    396s] WARNING   GLOBAL-100          29  Global '%s' has become obsolete. It will...
[03/26 02:58:08    396s] WARNING   GLOBAL-101           1  Global '%s' will become obsolete. Please...
[03/26 02:58:08    396s] WARNING   TCLCMD-513          21  The software could not find a matching o...
[03/26 02:58:08    396s] ERROR     TCLCMD-917          14  Cannot find '%s' that match '%s'         
[03/26 02:58:08    396s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[03/26 02:58:08    396s] ERROR     TCLNL-312            9  %s: Invalid list of pins: '%s'           
[03/26 02:58:08    396s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[03/26 02:58:08    396s] *** Message Summary: 185 warning(s), 39 error(s)
[03/26 02:58:08    396s] 
[03/26 02:58:08    396s] --- Ending "Innovus" (totcpu=0:06:37, real=1:00:08, mem=3465.9M) ---
