
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -382.60

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -45.44

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -45.44

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
 285.90 source latency id_stage_i.id_fsm_q$_DFFE_PN0P_/CLK ^
-122.42 target latency gen_regfile_ff.register_file_i.rf_reg_q[652]$_DFFE_PN0P_/CLK ^
  -2.45 CRPR
--------------
 161.02 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[29]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        252.00  252.00 ^ input external delay
     1    0.95    0.00    0.00  252.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.22    0.07  252.07 ^ input147/A (BUFx8_ASAP7_75t_R)
    68   74.95   59.64   17.05  269.12 ^ input147/Y (BUFx8_ASAP7_75t_R)
                                         net197 (net)
                150.70   41.66  310.78 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[29]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                310.78   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   15.04    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                 14.21    4.48    4.48 ^ clkbuf_0_clk_i/A (BUFx16f_ASAP7_75t_R)
     1    2.92    5.84   15.50   19.98 ^ clkbuf_0_clk_i/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                  5.87    0.35   20.33 ^ clkbuf_1_0__f_clk_i/A (BUFx16f_ASAP7_75t_R)
     1    0.65    4.62   12.51   32.84 ^ clkbuf_1_0__f_clk_i/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk_i (net)
                  4.62    0.06   32.89 ^ _35046_/A (AND2x2_ASAP7_75t_R)
     1    6.48   28.84   23.91   56.80 ^ _35046_/Y (AND2x2_ASAP7_75t_R)
                                         clk (net)
                 30.46    3.67   60.47 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   21.54   17.09   22.14   82.61 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 20.19    3.76   86.37 ^ clkbuf_2_0_0_clk/A (BUFx24_ASAP7_75t_R)
     9   42.48   25.22   26.17  112.54 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0_0_clk (net)
                 30.78    6.14  118.68 ^ clkbuf_leaf_38_clk/A (BUFx24_ASAP7_75t_R)
    19   16.83   13.51   25.13  143.81 ^ clkbuf_leaf_38_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_38_clk (net)
                 15.91    2.88  146.69 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[29]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00  146.69   clock reconvergence pessimism
                         13.73  160.42   library removal time
                                160.42   data required time
-----------------------------------------------------------------------------
                                160.42   data required time
                               -310.78   data arrival time
-----------------------------------------------------------------------------
                                150.36   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _35046_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        630.00  630.00   clock core_clock (fall edge)
                          0.00  630.00   clock source latency
     2   13.71    0.00    0.00  630.00 v clk_i (in)
                                         clk_i (net)
                 12.05    3.80  633.80 v clkbuf_regs_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.16    5.27   15.61  649.41 v clkbuf_regs_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_0_core_clock (net)
                  5.28    0.29  649.70 v delaybuf_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.10    5.16   13.36  663.07 v delaybuf_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_1_core_clock (net)
                  5.16    0.19  663.26 v delaybuf_1_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.12    5.17   13.33  676.59 v delaybuf_1_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_2_core_clock (net)
                  5.17    0.21  676.79 v delaybuf_2_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.18    5.20   13.34  690.14 v delaybuf_2_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         clk_i_regs (net)
                  5.21    0.23  690.37 v clkbuf_0_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
     4   17.03   12.99   15.51  705.88 v clkbuf_0_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i_regs (net)
                 15.57    2.99  708.87 v clkbuf_2_3__f_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
    12   35.56   20.92   21.60  730.47 v clkbuf_2_3__f_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk_i_regs (net)
                 29.38    6.85  737.32 v clkbuf_leaf_25_clk_i_regs/A (BUFx24_ASAP7_75t_R)
    11   14.54   11.91   26.43  763.75 v clkbuf_leaf_25_clk_i_regs/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_25_clk_i_regs (net)
                 13.08    1.83  765.58 v core_clock_gate_i.en_latch$_DLATCH_N_/CLK (DLLx1_ASAP7_75t_R)
     1    0.39    6.47   21.68  787.26 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLLx1_ASAP7_75t_R)
                                         core_clock_gate_i.en_latch (net)
                  6.47    0.03  787.29 ^ _35046_/B (AND2x2_ASAP7_75t_R)
                                787.29   data arrival time

                        630.00  630.00   clock core_clock (fall edge)
                          0.00  630.00   clock source latency
     2   15.04    0.00    0.00  630.00 v clk_i (in)
                                         clk_i (net)
                 14.21    4.48  634.48 v clkbuf_0_clk_i/A (BUFx16f_ASAP7_75t_R)
     1    2.92    5.64   16.46  650.94 v clkbuf_0_clk_i/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                  5.67    0.35  651.29 v clkbuf_1_0__f_clk_i/A (BUFx16f_ASAP7_75t_R)
     1    0.64    4.54   13.18  664.47 v clkbuf_1_0__f_clk_i/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk_i (net)
                  4.54    0.05  664.53 v _35046_/A (AND2x2_ASAP7_75t_R)
                          0.00  664.53   clock reconvergence pessimism
                          0.00  664.53   clock gating hold time
                                664.53   data required time
-----------------------------------------------------------------------------
                                664.53   data required time
                               -787.29   data arrival time
-----------------------------------------------------------------------------
                                122.77   slack (MET)


Startpoint: gen_regfile_ff.register_file_i.rf_reg_q[680]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[680]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   13.72    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                 12.06    3.80    3.80 ^ clkbuf_regs_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.17    5.43   14.72   18.52 ^ clkbuf_regs_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_0_core_clock (net)
                  5.45    0.29   18.82 ^ delaybuf_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.10    5.31   12.71   31.53 ^ delaybuf_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_1_core_clock (net)
                  5.32    0.19   31.72 ^ delaybuf_1_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.12    5.32   12.67   44.39 ^ delaybuf_1_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_2_core_clock (net)
                  5.33    0.21   44.60 ^ delaybuf_2_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.19    5.35   12.69   57.29 ^ delaybuf_2_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         clk_i_regs (net)
                  5.36    0.23   57.52 ^ clkbuf_0_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
     4   17.05   13.85   15.08   72.60 ^ clkbuf_0_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i_regs (net)
                 16.31    3.02   75.62 ^ clkbuf_2_3__f_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
    12   35.47   22.84   21.24   96.86 ^ clkbuf_2_3__f_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk_i_regs (net)
                 33.65    8.27  105.13 ^ clkbuf_leaf_22_clk_i_regs/A (BUFx24_ASAP7_75t_R)
    27   15.26   12.33   25.30  130.44 ^ clkbuf_leaf_22_clk_i_regs/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_22_clk_i_regs (net)
                 17.98    4.25  134.69 ^ gen_regfile_ff.register_file_i.rf_reg_q[680]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     2    1.67   19.90   45.05  179.74 ^ gen_regfile_ff.register_file_i.rf_reg_q[680]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _00683_ (net)
                 19.90    0.14  179.88 ^ _31173_/A1 (OAI21x1_ASAP7_75t_R)
     1    0.59    6.01    7.20  187.08 v _31173_/Y (OAI21x1_ASAP7_75t_R)
                                         _03502_ (net)
                  6.01    0.04  187.13 v gen_regfile_ff.register_file_i.rf_reg_q[680]$_DFFE_PN0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                187.13   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   15.04    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                 13.53    4.27    4.27 ^ clkbuf_regs_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.83    5.78   15.28   19.55 ^ clkbuf_regs_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_0_core_clock (net)
                  5.82    0.39   19.94 ^ delaybuf_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.76    5.62   12.97   32.91 ^ delaybuf_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_1_core_clock (net)
                  5.63    0.26   33.17 ^ delaybuf_1_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.78    5.63   12.92   46.08 ^ delaybuf_1_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_2_core_clock (net)
                  5.64    0.27   46.36 ^ delaybuf_2_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.85    5.66   12.93   59.29 ^ delaybuf_2_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         clk_i_regs (net)
                  5.68    0.30   59.59 ^ clkbuf_0_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
     4   19.69   15.46   15.47   75.06 ^ clkbuf_0_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i_regs (net)
                 18.45    3.51   78.57 ^ clkbuf_2_3__f_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
    12   42.68   26.71   22.74  101.31 ^ clkbuf_2_3__f_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk_i_regs (net)
                 40.03    9.99  111.30 ^ clkbuf_leaf_22_clk_i_regs/A (BUFx24_ASAP7_75t_R)
    27   18.51   14.05   27.18  138.48 ^ clkbuf_leaf_22_clk_i_regs/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_22_clk_i_regs (net)
                 21.01    5.06  143.54 ^ gen_regfile_ff.register_file_i.rf_reg_q[680]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -8.04  135.50   clock reconvergence pessimism
                         14.35  149.84   library hold time
                                149.84   data required time
-----------------------------------------------------------------------------
                                149.84   data required time
                               -187.13   data arrival time
-----------------------------------------------------------------------------
                                 37.28   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[387]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        252.00  252.00 ^ input external delay
     1    1.16    0.00    0.00  252.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.28    0.09  252.09 ^ input147/A (BUFx8_ASAP7_75t_R)
    68   92.93   71.95   17.45  269.54 ^ input147/Y (BUFx8_ASAP7_75t_R)
                                         net197 (net)
                187.13   52.00  321.54 ^ load_slew52/A (BUFx24_ASAP7_75t_R)
    78  108.14   40.61   48.48  370.03 ^ load_slew52/Y (BUFx24_ASAP7_75t_R)
                                         net74 (net)
                157.43   47.72  417.75 ^ load_slew44/A (BUFx24_ASAP7_75t_R)
    72  107.06   19.43   43.51  461.26 ^ load_slew44/Y (BUFx24_ASAP7_75t_R)
                                         net66 (net)
                294.13   92.58  553.84 ^ load_slew43/A (BUFx16f_ASAP7_75t_R)
    65   91.61   27.37   46.07  599.91 ^ load_slew43/Y (BUFx16f_ASAP7_75t_R)
                                         net65 (net)
                 39.10    6.51  606.42 ^ load_slew42/A (BUFx24_ASAP7_75t_R)
    76  110.02   19.49   29.93  636.35 ^ load_slew42/Y (BUFx24_ASAP7_75t_R)
                                         net64 (net)
                359.94  114.51  750.86 ^ load_slew41/A (BUFx16f_ASAP7_75t_R)
    73  103.01   60.90   51.92  802.78 ^ load_slew41/Y (BUFx16f_ASAP7_75t_R)
                                         net63 (net)
                128.25   36.82  839.60 ^ load_slew39/A (BUFx16f_ASAP7_75t_R)
    68   90.01   46.14   34.44  874.04 ^ load_slew39/Y (BUFx16f_ASAP7_75t_R)
                                         net61 (net)
                167.67   52.71  926.75 ^ gen_regfile_ff.register_file_i.rf_reg_q[387]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                926.75   data arrival time

                       1260.00 1260.00   clock core_clock (rise edge)
                          0.00 1260.00   clock source latency
     2   13.72    0.00    0.00 1260.00 ^ clk_i (in)
                                         clk_i (net)
                 12.06    3.80 1263.80 ^ clkbuf_regs_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.17    5.43   14.72 1278.52 ^ clkbuf_regs_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_0_core_clock (net)
                  5.45    0.29 1278.82 ^ delaybuf_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.10    5.31   12.71 1291.53 ^ delaybuf_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_1_core_clock (net)
                  5.32    0.19 1291.72 ^ delaybuf_1_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.12    5.32   12.67 1304.39 ^ delaybuf_1_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_2_core_clock (net)
                  5.33    0.21 1304.60 ^ delaybuf_2_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.19    5.35   12.69 1317.29 ^ delaybuf_2_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         clk_i_regs (net)
                  5.36    0.23 1317.52 ^ clkbuf_0_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
     4   17.05   13.85   15.08 1332.60 ^ clkbuf_0_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i_regs (net)
                 16.47    3.12 1335.72 ^ clkbuf_2_2__f_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
    11   33.57   21.90   20.36 1356.08 ^ clkbuf_2_2__f_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk_i_regs (net)
                 31.74    7.58 1363.66 ^ clkbuf_leaf_15_clk_i_regs/A (BUFx24_ASAP7_75t_R)
    14   11.75   11.19   24.95 1388.61 ^ clkbuf_leaf_15_clk_i_regs/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_15_clk_i_regs (net)
                 11.32    0.60 1389.21 ^ gen_regfile_ff.register_file_i.rf_reg_q[387]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 1389.21   clock reconvergence pessimism
                        -14.26 1374.95   library recovery time
                               1374.95   data required time
-----------------------------------------------------------------------------
                               1374.95   data required time
                               -926.75   data arrival time
-----------------------------------------------------------------------------
                                448.20   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _35046_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        630.00  630.00   clock core_clock (fall edge)
                          0.00  630.00   clock source latency
     2   15.04    0.00    0.00  630.00 v clk_i (in)
                                         clk_i (net)
                 13.53    4.27  634.27 v clkbuf_regs_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.83    5.59   16.22  650.49 v clkbuf_regs_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_0_core_clock (net)
                  5.63    0.39  650.88 v delaybuf_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.76    5.44   13.62  664.50 v delaybuf_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_1_core_clock (net)
                  5.45    0.26  664.75 v delaybuf_1_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.78    5.44   13.56  678.31 v delaybuf_1_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_2_core_clock (net)
                  5.46    0.27  678.59 v delaybuf_2_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.85    5.47   13.58  692.16 v delaybuf_2_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         clk_i_regs (net)
                  5.49    0.30  692.47 v clkbuf_0_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
     4   19.69   14.50   15.86  708.33 v clkbuf_0_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i_regs (net)
                 17.65    3.47  711.80 v clkbuf_2_3__f_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
    12   42.64   24.42   23.03  734.83 v clkbuf_2_3__f_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk_i_regs (net)
                 34.83    8.24  743.07 v clkbuf_leaf_25_clk_i_regs/A (BUFx24_ASAP7_75t_R)
    11   18.19   13.77   28.51  771.58 v clkbuf_leaf_25_clk_i_regs/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_25_clk_i_regs (net)
                 15.10    2.13  773.72 v core_clock_gate_i.en_latch$_DLATCH_N_/CLK (DLLx1_ASAP7_75t_R)
     1    0.64    7.71   32.09  805.81 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLLx1_ASAP7_75t_R)
                                         core_clock_gate_i.en_latch (net)
                  7.72    0.05  805.86 v _35046_/B (AND2x2_ASAP7_75t_R)
                                805.86   data arrival time

                       1260.00 1260.00   clock core_clock (rise edge)
                          0.00 1260.00   clock source latency
     2   13.72    0.00    0.00 1260.00 ^ clk_i (in)
                                         clk_i (net)
                 12.56    3.96 1263.96 ^ clkbuf_0_clk_i/A (BUFx16f_ASAP7_75t_R)
     1    2.26    5.49   14.89 1278.85 ^ clkbuf_0_clk_i/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                  5.50    0.26 1279.12 ^ clkbuf_1_0__f_clk_i/A (BUFx16f_ASAP7_75t_R)
     1    0.54    4.56   12.37 1291.48 ^ clkbuf_1_0__f_clk_i/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk_i (net)
                  4.56    0.05 1291.53 ^ _35046_/A (AND2x2_ASAP7_75t_R)
                          0.00 1291.53   clock reconvergence pessimism
                          0.00 1291.53   clock gating setup time
                               1291.53   data required time
-----------------------------------------------------------------------------
                               1291.53   data required time
                               -805.86   data arrival time
-----------------------------------------------------------------------------
                                485.67   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   15.04    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                 14.21    4.48    4.48 ^ clkbuf_0_clk_i/A (BUFx16f_ASAP7_75t_R)
     1    2.92    5.84   15.50   19.98 ^ clkbuf_0_clk_i/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                  5.87    0.35   20.33 ^ clkbuf_1_0__f_clk_i/A (BUFx16f_ASAP7_75t_R)
     1    0.65    4.62   12.51   32.84 ^ clkbuf_1_0__f_clk_i/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk_i (net)
                  4.62    0.06   32.89 ^ _35046_/A (AND2x2_ASAP7_75t_R)
     1    6.48   28.84   23.91   56.80 ^ _35046_/Y (AND2x2_ASAP7_75t_R)
                                         clk (net)
                 30.46    3.67   60.47 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   21.54   17.09   22.14   82.61 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 21.39    4.42   87.03 ^ clkbuf_2_2_0_clk/A (BUFx24_ASAP7_75t_R)
    14   52.22   28.69   26.19  113.22 ^ clkbuf_2_2_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_2_0_clk (net)
                 33.70    6.03  119.25 ^ clkbuf_leaf_46_clk/A (BUFx24_ASAP7_75t_R)
    11   19.94   14.86   26.60  145.85 ^ clkbuf_leaf_46_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_46_clk (net)
                 15.77    1.83  147.67 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CLK (DFFHQNx2_ASAP7_75t_R)
     5    7.02   32.87   55.44  203.11 v if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _01552_ (net)
                 32.90    0.49  203.60 v _19184_/A (BUFx6f_ASAP7_75t_R)
     5    8.17   11.41   22.03  225.63 v _19184_/Y (BUFx6f_ASAP7_75t_R)
                                         _13455_ (net)
                 11.43    0.23  225.86 v _19185_/A (BUFx12f_ASAP7_75t_R)
    11   14.19   10.01   14.37  240.24 v _19185_/Y (BUFx12f_ASAP7_75t_R)
                                         _13456_ (net)
                 30.19    9.05  249.29 v _19186_/A (BUFx12f_ASAP7_75t_R)
     6   10.75   11.09   19.47  268.76 v _19186_/Y (BUFx12f_ASAP7_75t_R)
                                         _13457_ (net)
                 15.77    3.74  272.50 v _19187_/A (BUFx12f_ASAP7_75t_R)
     6   13.90   10.59   15.31  287.81 v _19187_/Y (BUFx12f_ASAP7_75t_R)
                                         _13458_ (net)
                 26.60    7.64  295.46 v clone15/A (BUFx3_ASAP7_75t_R)
     5    7.05   15.74   23.74  319.20 v clone15/Y (BUFx3_ASAP7_75t_R)
                                         net15 (net)
                 15.75    0.18  319.38 v clone5/A (BUFx10_ASAP7_75t_R)
    14   19.55   18.26   22.22  341.60 v clone5/Y (BUFx10_ASAP7_75t_R)
                                         net5 (net)
                 24.59    5.61  347.21 v _21316_/A (BUFx6f_ASAP7_75t_R)
    10   14.89   18.10   20.39  367.60 v _21316_/Y (BUFx6f_ASAP7_75t_R)
                                         _15513_ (net)
                 33.10    9.15  376.74 v _21404_/A1 (OA211x2_ASAP7_75t_R)
     1    0.71    9.29   26.79  403.53 v _21404_/Y (OA211x2_ASAP7_75t_R)
                                         _15600_ (net)
                  9.29    0.06  403.59 v _21409_/B (OR3x1_ASAP7_75t_R)
     1    3.23   24.29   32.07  435.66 v _21409_/Y (OR3x1_ASAP7_75t_R)
                                         _15605_ (net)
                 24.36    0.71  436.38 v _21410_/B (OA211x2_ASAP7_75t_R)
     1    1.26   10.64   31.38  467.76 v _21410_/Y (OA211x2_ASAP7_75t_R)
                                         _15606_ (net)
                 10.67    0.26  468.02 v _21436_/B (OR3x4_ASAP7_75t_R)
     2    4.64   20.31   43.47  511.49 v _21436_/Y (OR3x4_ASAP7_75t_R)
                                         _15632_ (net)
                 20.77    1.63  513.12 v _21475_/A (AND2x2_ASAP7_75t_R)
     5    6.18   21.96   29.25  542.37 v _21475_/Y (AND2x2_ASAP7_75t_R)
                                         _15671_ (net)
                 21.99    0.46  542.84 v _21478_/A2 (AO21x2_ASAP7_75t_R)
     3    4.11   15.73   25.39  568.23 v _21478_/Y (AO21x2_ASAP7_75t_R)
                                         _18673_ (net)
                 15.83    0.71  568.94 v _24954_/B (XNOR2x1_ASAP7_75t_R)
     1    1.18   16.42   12.85  581.79 ^ _24954_/Y (XNOR2x1_ASAP7_75t_R)
                                         _05596_ (net)
                 16.42    0.10  581.89 ^ _24960_/A2 (AOI21x1_ASAP7_75t_R)
     1    3.55   24.37   13.74  595.63 v _24960_/Y (AOI21x1_ASAP7_75t_R)
                                         _18808_ (net)
                 24.45    0.82  596.45 v _35688_/B (HAxp5_ASAP7_75t_R)
     4    2.85   39.30   27.08  623.53 ^ _35688_/CON (HAxp5_ASAP7_75t_R)
                                         _00889_ (net)
     1    0.81   20.08   14.75  638.28 v _35688_/SN (HAxp5_ASAP7_75t_R)
                                         _00855_ (net)
                 20.08    0.07  638.34 v rebuffer21/A (BUFx3_ASAP7_75t_R)
     4    2.65    8.19   18.18  656.53 v rebuffer21/Y (BUFx3_ASAP7_75t_R)
                                         net1983 (net)
                  8.20    0.17  656.69 v rebuffer24/A (BUFx2_ASAP7_75t_R)
     2    1.26    6.52   14.14  670.84 v rebuffer24/Y (BUFx2_ASAP7_75t_R)
                                         net1986 (net)
                  6.53    0.09  670.92 v _22084_/C (OR4x1_ASAP7_75t_R)
     1    0.64   11.44   29.83  700.75 v _22084_/Y (OR4x1_ASAP7_75t_R)
                                         _16261_ (net)
                 11.44    0.03  700.78 v _22085_/B2 (OA22x2_ASAP7_75t_R)
     1    0.71    8.43   19.40  720.18 v _22085_/Y (OA22x2_ASAP7_75t_R)
                                         _16262_ (net)
                  8.43    0.08  720.26 v _22086_/E (AND5x1_ASAP7_75t_R)
     1    0.62    7.09   20.37  740.64 v _22086_/Y (AND5x1_ASAP7_75t_R)
                                         _16263_ (net)
                  7.09    0.03  740.66 v _22090_/A1 (AO32x2_ASAP7_75t_R)
     4    3.70   16.64   28.61  769.27 v _22090_/Y (AO32x2_ASAP7_75t_R)
                                         _16267_ (net)
                 16.68    0.42  769.69 v _23340_/A2 (AO21x1_ASAP7_75t_R)
     2    2.02   13.93   20.17  789.87 v _23340_/Y (AO21x1_ASAP7_75t_R)
                                         _04395_ (net)
                 13.97    0.42  790.29 v _23857_/B (AND4x1_ASAP7_75t_R)
     2    1.61   12.30   18.06  808.35 v _23857_/Y (AND4x1_ASAP7_75t_R)
                                         _04896_ (net)
                 12.30    0.10  808.45 v _23860_/C (AO221x2_ASAP7_75t_R)
     5    5.68   23.07   33.86  842.31 v _23860_/Y (AO221x2_ASAP7_75t_R)
                                         _04899_ (net)
                 23.61    1.92  844.23 v _23869_/A (OR4x2_ASAP7_75t_R)
     5    7.97   36.16   49.86  894.09 v _23869_/Y (OR4x2_ASAP7_75t_R)
                                         _04908_ (net)
                 36.27    1.19  895.28 v _23870_/B (NAND2x2_ASAP7_75t_R)
     7   16.80   68.17   40.84  936.13 ^ _23870_/Y (NAND2x2_ASAP7_75t_R)
                                         alu_adder_result_ex[31] (net)
                 69.18    4.58  940.71 ^ _32936_/A2 (AO221x2_ASAP7_75t_R)
     1    3.86   19.79   38.67  979.38 ^ _32936_/Y (AO221x2_ASAP7_75t_R)
                                         _11902_ (net)
                 20.05    1.24  980.62 ^ _32937_/A (NAND2x2_ASAP7_75t_R)
     3    3.69   15.29   12.02  992.64 v _32937_/Y (NAND2x2_ASAP7_75t_R)
                                         _11903_ (net)
                 15.38    0.64  993.28 v _32938_/B (OA21x2_ASAP7_75t_R)
     2    3.17   12.72   18.21 1011.49 v _32938_/Y (OA21x2_ASAP7_75t_R)
                                         _11904_ (net)
                 12.75    0.38 1011.87 v _33724_/A (NAND2x1_ASAP7_75t_R)
     1    0.90   12.79   11.98 1023.85 ^ _33724_/Y (NAND2x1_ASAP7_75t_R)
                                         _12508_ (net)
                 12.79    0.12 1023.97 ^ _33725_/B (OA21x2_ASAP7_75t_R)
     2    1.57    9.16   17.83 1041.80 ^ _33725_/Y (OA21x2_ASAP7_75t_R)
                                         net290 (net)
                  9.17    0.14 1041.94 ^ output240/A (BUFx3_ASAP7_75t_R)
     1    0.23    4.08   11.48 1053.42 ^ output240/Y (BUFx3_ASAP7_75t_R)
                                         instr_addr_o[31] (net)
                  4.08    0.02 1053.44 ^ instr_addr_o[31] (out)
                               1053.44   data arrival time

                       1260.00 1260.00   clock core_clock (rise edge)
                          0.00 1260.00   clock network delay (propagated)
                          0.00 1260.00   clock reconvergence pessimism
                       -252.00 1008.00   output external delay
                               1008.00   data required time
-----------------------------------------------------------------------------
                               1008.00   data required time
                               -1053.44   data arrival time
-----------------------------------------------------------------------------
                                -45.44   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[387]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        252.00  252.00 ^ input external delay
     1    1.16    0.00    0.00  252.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.28    0.09  252.09 ^ input147/A (BUFx8_ASAP7_75t_R)
    68   92.93   71.95   17.45  269.54 ^ input147/Y (BUFx8_ASAP7_75t_R)
                                         net197 (net)
                187.13   52.00  321.54 ^ load_slew52/A (BUFx24_ASAP7_75t_R)
    78  108.14   40.61   48.48  370.03 ^ load_slew52/Y (BUFx24_ASAP7_75t_R)
                                         net74 (net)
                157.43   47.72  417.75 ^ load_slew44/A (BUFx24_ASAP7_75t_R)
    72  107.06   19.43   43.51  461.26 ^ load_slew44/Y (BUFx24_ASAP7_75t_R)
                                         net66 (net)
                294.13   92.58  553.84 ^ load_slew43/A (BUFx16f_ASAP7_75t_R)
    65   91.61   27.37   46.07  599.91 ^ load_slew43/Y (BUFx16f_ASAP7_75t_R)
                                         net65 (net)
                 39.10    6.51  606.42 ^ load_slew42/A (BUFx24_ASAP7_75t_R)
    76  110.02   19.49   29.93  636.35 ^ load_slew42/Y (BUFx24_ASAP7_75t_R)
                                         net64 (net)
                359.94  114.51  750.86 ^ load_slew41/A (BUFx16f_ASAP7_75t_R)
    73  103.01   60.90   51.92  802.78 ^ load_slew41/Y (BUFx16f_ASAP7_75t_R)
                                         net63 (net)
                128.25   36.82  839.60 ^ load_slew39/A (BUFx16f_ASAP7_75t_R)
    68   90.01   46.14   34.44  874.04 ^ load_slew39/Y (BUFx16f_ASAP7_75t_R)
                                         net61 (net)
                167.67   52.71  926.75 ^ gen_regfile_ff.register_file_i.rf_reg_q[387]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                926.75   data arrival time

                       1260.00 1260.00   clock core_clock (rise edge)
                          0.00 1260.00   clock source latency
     2   13.72    0.00    0.00 1260.00 ^ clk_i (in)
                                         clk_i (net)
                 12.06    3.80 1263.80 ^ clkbuf_regs_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.17    5.43   14.72 1278.52 ^ clkbuf_regs_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_0_core_clock (net)
                  5.45    0.29 1278.82 ^ delaybuf_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.10    5.31   12.71 1291.53 ^ delaybuf_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_1_core_clock (net)
                  5.32    0.19 1291.72 ^ delaybuf_1_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.12    5.32   12.67 1304.39 ^ delaybuf_1_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_2_core_clock (net)
                  5.33    0.21 1304.60 ^ delaybuf_2_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.19    5.35   12.69 1317.29 ^ delaybuf_2_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         clk_i_regs (net)
                  5.36    0.23 1317.52 ^ clkbuf_0_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
     4   17.05   13.85   15.08 1332.60 ^ clkbuf_0_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i_regs (net)
                 16.47    3.12 1335.72 ^ clkbuf_2_2__f_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
    11   33.57   21.90   20.36 1356.08 ^ clkbuf_2_2__f_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk_i_regs (net)
                 31.74    7.58 1363.66 ^ clkbuf_leaf_15_clk_i_regs/A (BUFx24_ASAP7_75t_R)
    14   11.75   11.19   24.95 1388.61 ^ clkbuf_leaf_15_clk_i_regs/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_15_clk_i_regs (net)
                 11.32    0.60 1389.21 ^ gen_regfile_ff.register_file_i.rf_reg_q[387]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 1389.21   clock reconvergence pessimism
                        -14.26 1374.95   library recovery time
                               1374.95   data required time
-----------------------------------------------------------------------------
                               1374.95   data required time
                               -926.75   data arrival time
-----------------------------------------------------------------------------
                                448.20   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _35046_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        630.00  630.00   clock core_clock (fall edge)
                          0.00  630.00   clock source latency
     2   15.04    0.00    0.00  630.00 v clk_i (in)
                                         clk_i (net)
                 13.53    4.27  634.27 v clkbuf_regs_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.83    5.59   16.22  650.49 v clkbuf_regs_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_0_core_clock (net)
                  5.63    0.39  650.88 v delaybuf_0_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.76    5.44   13.62  664.50 v delaybuf_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_1_core_clock (net)
                  5.45    0.26  664.75 v delaybuf_1_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.78    5.44   13.56  678.31 v delaybuf_1_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         delaynet_2_core_clock (net)
                  5.46    0.27  678.59 v delaybuf_2_core_clock/A (BUFx16f_ASAP7_75t_R)
     1    2.85    5.47   13.58  692.16 v delaybuf_2_core_clock/Y (BUFx16f_ASAP7_75t_R)
                                         clk_i_regs (net)
                  5.49    0.30  692.47 v clkbuf_0_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
     4   19.69   14.50   15.86  708.33 v clkbuf_0_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i_regs (net)
                 17.65    3.47  711.80 v clkbuf_2_3__f_clk_i_regs/A (BUFx16f_ASAP7_75t_R)
    12   42.64   24.42   23.03  734.83 v clkbuf_2_3__f_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk_i_regs (net)
                 34.83    8.24  743.07 v clkbuf_leaf_25_clk_i_regs/A (BUFx24_ASAP7_75t_R)
    11   18.19   13.77   28.51  771.58 v clkbuf_leaf_25_clk_i_regs/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_25_clk_i_regs (net)
                 15.10    2.13  773.72 v core_clock_gate_i.en_latch$_DLATCH_N_/CLK (DLLx1_ASAP7_75t_R)
     1    0.64    7.71   32.09  805.81 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLLx1_ASAP7_75t_R)
                                         core_clock_gate_i.en_latch (net)
                  7.72    0.05  805.86 v _35046_/B (AND2x2_ASAP7_75t_R)
                                805.86   data arrival time

                       1260.00 1260.00   clock core_clock (rise edge)
                          0.00 1260.00   clock source latency
     2   13.72    0.00    0.00 1260.00 ^ clk_i (in)
                                         clk_i (net)
                 12.56    3.96 1263.96 ^ clkbuf_0_clk_i/A (BUFx16f_ASAP7_75t_R)
     1    2.26    5.49   14.89 1278.85 ^ clkbuf_0_clk_i/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                  5.50    0.26 1279.12 ^ clkbuf_1_0__f_clk_i/A (BUFx16f_ASAP7_75t_R)
     1    0.54    4.56   12.37 1291.48 ^ clkbuf_1_0__f_clk_i/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk_i (net)
                  4.56    0.05 1291.53 ^ _35046_/A (AND2x2_ASAP7_75t_R)
                          0.00 1291.53   clock reconvergence pessimism
                          0.00 1291.53   clock gating setup time
                               1291.53   data required time
-----------------------------------------------------------------------------
                               1291.53   data required time
                               -805.86   data arrival time
-----------------------------------------------------------------------------
                                485.67   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   15.04    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                 14.21    4.48    4.48 ^ clkbuf_0_clk_i/A (BUFx16f_ASAP7_75t_R)
     1    2.92    5.84   15.50   19.98 ^ clkbuf_0_clk_i/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                  5.87    0.35   20.33 ^ clkbuf_1_0__f_clk_i/A (BUFx16f_ASAP7_75t_R)
     1    0.65    4.62   12.51   32.84 ^ clkbuf_1_0__f_clk_i/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk_i (net)
                  4.62    0.06   32.89 ^ _35046_/A (AND2x2_ASAP7_75t_R)
     1    6.48   28.84   23.91   56.80 ^ _35046_/Y (AND2x2_ASAP7_75t_R)
                                         clk (net)
                 30.46    3.67   60.47 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   21.54   17.09   22.14   82.61 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 21.39    4.42   87.03 ^ clkbuf_2_2_0_clk/A (BUFx24_ASAP7_75t_R)
    14   52.22   28.69   26.19  113.22 ^ clkbuf_2_2_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_2_0_clk (net)
                 33.70    6.03  119.25 ^ clkbuf_leaf_46_clk/A (BUFx24_ASAP7_75t_R)
    11   19.94   14.86   26.60  145.85 ^ clkbuf_leaf_46_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_46_clk (net)
                 15.77    1.83  147.67 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CLK (DFFHQNx2_ASAP7_75t_R)
     5    7.02   32.87   55.44  203.11 v if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _01552_ (net)
                 32.90    0.49  203.60 v _19184_/A (BUFx6f_ASAP7_75t_R)
     5    8.17   11.41   22.03  225.63 v _19184_/Y (BUFx6f_ASAP7_75t_R)
                                         _13455_ (net)
                 11.43    0.23  225.86 v _19185_/A (BUFx12f_ASAP7_75t_R)
    11   14.19   10.01   14.37  240.24 v _19185_/Y (BUFx12f_ASAP7_75t_R)
                                         _13456_ (net)
                 30.19    9.05  249.29 v _19186_/A (BUFx12f_ASAP7_75t_R)
     6   10.75   11.09   19.47  268.76 v _19186_/Y (BUFx12f_ASAP7_75t_R)
                                         _13457_ (net)
                 15.77    3.74  272.50 v _19187_/A (BUFx12f_ASAP7_75t_R)
     6   13.90   10.59   15.31  287.81 v _19187_/Y (BUFx12f_ASAP7_75t_R)
                                         _13458_ (net)
                 26.60    7.64  295.46 v clone15/A (BUFx3_ASAP7_75t_R)
     5    7.05   15.74   23.74  319.20 v clone15/Y (BUFx3_ASAP7_75t_R)
                                         net15 (net)
                 15.75    0.18  319.38 v clone5/A (BUFx10_ASAP7_75t_R)
    14   19.55   18.26   22.22  341.60 v clone5/Y (BUFx10_ASAP7_75t_R)
                                         net5 (net)
                 24.59    5.61  347.21 v _21316_/A (BUFx6f_ASAP7_75t_R)
    10   14.89   18.10   20.39  367.60 v _21316_/Y (BUFx6f_ASAP7_75t_R)
                                         _15513_ (net)
                 33.10    9.15  376.74 v _21404_/A1 (OA211x2_ASAP7_75t_R)
     1    0.71    9.29   26.79  403.53 v _21404_/Y (OA211x2_ASAP7_75t_R)
                                         _15600_ (net)
                  9.29    0.06  403.59 v _21409_/B (OR3x1_ASAP7_75t_R)
     1    3.23   24.29   32.07  435.66 v _21409_/Y (OR3x1_ASAP7_75t_R)
                                         _15605_ (net)
                 24.36    0.71  436.38 v _21410_/B (OA211x2_ASAP7_75t_R)
     1    1.26   10.64   31.38  467.76 v _21410_/Y (OA211x2_ASAP7_75t_R)
                                         _15606_ (net)
                 10.67    0.26  468.02 v _21436_/B (OR3x4_ASAP7_75t_R)
     2    4.64   20.31   43.47  511.49 v _21436_/Y (OR3x4_ASAP7_75t_R)
                                         _15632_ (net)
                 20.77    1.63  513.12 v _21475_/A (AND2x2_ASAP7_75t_R)
     5    6.18   21.96   29.25  542.37 v _21475_/Y (AND2x2_ASAP7_75t_R)
                                         _15671_ (net)
                 21.99    0.46  542.84 v _21478_/A2 (AO21x2_ASAP7_75t_R)
     3    4.11   15.73   25.39  568.23 v _21478_/Y (AO21x2_ASAP7_75t_R)
                                         _18673_ (net)
                 15.83    0.71  568.94 v _24954_/B (XNOR2x1_ASAP7_75t_R)
     1    1.18   16.42   12.85  581.79 ^ _24954_/Y (XNOR2x1_ASAP7_75t_R)
                                         _05596_ (net)
                 16.42    0.10  581.89 ^ _24960_/A2 (AOI21x1_ASAP7_75t_R)
     1    3.55   24.37   13.74  595.63 v _24960_/Y (AOI21x1_ASAP7_75t_R)
                                         _18808_ (net)
                 24.45    0.82  596.45 v _35688_/B (HAxp5_ASAP7_75t_R)
     4    2.85   39.30   27.08  623.53 ^ _35688_/CON (HAxp5_ASAP7_75t_R)
                                         _00889_ (net)
     1    0.81   20.08   14.75  638.28 v _35688_/SN (HAxp5_ASAP7_75t_R)
                                         _00855_ (net)
                 20.08    0.07  638.34 v rebuffer21/A (BUFx3_ASAP7_75t_R)
     4    2.65    8.19   18.18  656.53 v rebuffer21/Y (BUFx3_ASAP7_75t_R)
                                         net1983 (net)
                  8.20    0.17  656.69 v rebuffer24/A (BUFx2_ASAP7_75t_R)
     2    1.26    6.52   14.14  670.84 v rebuffer24/Y (BUFx2_ASAP7_75t_R)
                                         net1986 (net)
                  6.53    0.09  670.92 v _22084_/C (OR4x1_ASAP7_75t_R)
     1    0.64   11.44   29.83  700.75 v _22084_/Y (OR4x1_ASAP7_75t_R)
                                         _16261_ (net)
                 11.44    0.03  700.78 v _22085_/B2 (OA22x2_ASAP7_75t_R)
     1    0.71    8.43   19.40  720.18 v _22085_/Y (OA22x2_ASAP7_75t_R)
                                         _16262_ (net)
                  8.43    0.08  720.26 v _22086_/E (AND5x1_ASAP7_75t_R)
     1    0.62    7.09   20.37  740.64 v _22086_/Y (AND5x1_ASAP7_75t_R)
                                         _16263_ (net)
                  7.09    0.03  740.66 v _22090_/A1 (AO32x2_ASAP7_75t_R)
     4    3.70   16.64   28.61  769.27 v _22090_/Y (AO32x2_ASAP7_75t_R)
                                         _16267_ (net)
                 16.68    0.42  769.69 v _23340_/A2 (AO21x1_ASAP7_75t_R)
     2    2.02   13.93   20.17  789.87 v _23340_/Y (AO21x1_ASAP7_75t_R)
                                         _04395_ (net)
                 13.97    0.42  790.29 v _23857_/B (AND4x1_ASAP7_75t_R)
     2    1.61   12.30   18.06  808.35 v _23857_/Y (AND4x1_ASAP7_75t_R)
                                         _04896_ (net)
                 12.30    0.10  808.45 v _23860_/C (AO221x2_ASAP7_75t_R)
     5    5.68   23.07   33.86  842.31 v _23860_/Y (AO221x2_ASAP7_75t_R)
                                         _04899_ (net)
                 23.61    1.92  844.23 v _23869_/A (OR4x2_ASAP7_75t_R)
     5    7.97   36.16   49.86  894.09 v _23869_/Y (OR4x2_ASAP7_75t_R)
                                         _04908_ (net)
                 36.27    1.19  895.28 v _23870_/B (NAND2x2_ASAP7_75t_R)
     7   16.80   68.17   40.84  936.13 ^ _23870_/Y (NAND2x2_ASAP7_75t_R)
                                         alu_adder_result_ex[31] (net)
                 69.18    4.58  940.71 ^ _32936_/A2 (AO221x2_ASAP7_75t_R)
     1    3.86   19.79   38.67  979.38 ^ _32936_/Y (AO221x2_ASAP7_75t_R)
                                         _11902_ (net)
                 20.05    1.24  980.62 ^ _32937_/A (NAND2x2_ASAP7_75t_R)
     3    3.69   15.29   12.02  992.64 v _32937_/Y (NAND2x2_ASAP7_75t_R)
                                         _11903_ (net)
                 15.38    0.64  993.28 v _32938_/B (OA21x2_ASAP7_75t_R)
     2    3.17   12.72   18.21 1011.49 v _32938_/Y (OA21x2_ASAP7_75t_R)
                                         _11904_ (net)
                 12.75    0.38 1011.87 v _33724_/A (NAND2x1_ASAP7_75t_R)
     1    0.90   12.79   11.98 1023.85 ^ _33724_/Y (NAND2x1_ASAP7_75t_R)
                                         _12508_ (net)
                 12.79    0.12 1023.97 ^ _33725_/B (OA21x2_ASAP7_75t_R)
     2    1.57    9.16   17.83 1041.80 ^ _33725_/Y (OA21x2_ASAP7_75t_R)
                                         net290 (net)
                  9.17    0.14 1041.94 ^ output240/A (BUFx3_ASAP7_75t_R)
     1    0.23    4.08   11.48 1053.42 ^ output240/Y (BUFx3_ASAP7_75t_R)
                                         instr_addr_o[31] (net)
                  4.08    0.02 1053.44 ^ instr_addr_o[31] (out)
                               1053.44   data arrival time

                       1260.00 1260.00   clock core_clock (rise edge)
                          0.00 1260.00   clock network delay (propagated)
                          0.00 1260.00   clock reconvergence pessimism
                       -252.00 1008.00   output external delay
                               1008.00   data required time
-----------------------------------------------------------------------------
                               1008.00   data required time
                               -1053.44   data arrival time
-----------------------------------------------------------------------------
                                -45.44   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
gen_regfile_ff.register_file_i.rf_reg_q[645]$_DFFE_PN0P_/SETN  320.00  364.72  -44.72 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[706]$_DFFE_PN0P_/SETN  320.00  364.69  -44.69 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[642]$_DFFE_PN0P_/SETN  320.00  364.67  -44.67 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[130]$_DFFE_PN0P_/SETN  320.00  363.25  -43.25 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[674]$_DFFE_PN0P_/SETN  320.00  363.14  -43.14 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[360]$_DFFE_PN0P_/SETN  320.00  363.10  -43.10 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[98]$_DFFE_PN0P_/SETN  320.00  361.90  -41.90 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[292]$_DFFE_PN0P_/SETN  320.00  360.33  -40.33 (VIOLATED)
load_slew41/A                         320.00  359.94  -39.94 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[104]$_DFFE_PN0P_/SETN  320.00  358.74  -38.74 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[864]$_DFFE_PN0P_/SETN  320.00  358.35  -38.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[132]$_DFFE_PN0P_/SETN  320.00  354.13  -34.13 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[100]$_DFFE_PN0P_/SETN  320.00  351.57  -31.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[608]$_DFFE_PN0P_/SETN  320.00  345.70  -25.70 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[392]$_DFFE_PN0P_/SETN  320.00  345.60  -25.60 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[136]$_DFFE_PN0P_/SETN  320.00  340.38  -20.38 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[555]$_DFFE_PN0P_/SETN  320.00  336.05  -16.05 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[613]$_DFFE_PN0P_/SETN  320.00  335.88  -15.88 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[610]$_DFFE_PN0P_/SETN  320.00  335.84  -15.84 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[356]$_DFFE_PN0P_/SETN  320.00  335.58  -15.58 (VIOLATED)
load_store_unit_i.rdata_q[8]$_DFFE_PN0P_/SETN  320.00  329.19   -9.19 (VIOLATED)
load_store_unit_i.rdata_q[16]$_DFFE_PN0P_/SETN  320.00  329.12   -9.12 (VIOLATED)
load_store_unit_i.rdata_q[20]$_DFFE_PN0P_/SETN  320.00  329.11   -9.11 (VIOLATED)
load_store_unit_i.rdata_q[0]$_DFFE_PN0P_/SETN  320.00  328.84   -8.84 (VIOLATED)
load_store_unit_i.rdata_q[12]$_DFFE_PN0P_/SETN  320.00  328.58   -8.58 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q[0]$_DFF_PN0_/SETN  320.00  328.31   -8.31 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q[0]$_DFF_PN0_/SETN  320.00  328.22   -8.22 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[328]$_DFFE_PN0P_/SETN  320.00  328.21   -8.21 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q[2]$_DFF_PN0_/SETN  320.00  327.92   -7.92 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q[1]$_DFF_PN0_/SETN  320.00  327.83   -7.83 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[0]$_DFF_PN0_/SETN  320.00  327.50   -7.50 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q$_DFF_PN0_/SETN  320.00  327.35   -7.35 (VIOLATED)
load_store_unit_i.rdata_q[4]$_DFFE_PN0P_/SETN  320.00  327.35   -7.35 (VIOLATED)
load_store_unit_i.rdata_q[5]$_DFFE_PN0P_/SETN  320.00  326.79   -6.79 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_/SETN  320.00  326.46   -6.46 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q$_DFF_PN0_/SETN  320.00  326.31   -6.31 (VIOLATED)
load_store_unit_i.rdata_q[22]$_DFFE_PN0P_/SETN  320.00  326.14   -6.14 (VIOLATED)
load_store_unit_i.rdata_q[14]$_DFFE_PN0P_/SETN  320.00  325.91   -5.91 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q[1]$_DFF_PN0_/SETN  320.00  325.73   -5.73 (VIOLATED)
load_store_unit_i.rdata_q[21]$_DFFE_PN0P_/SETN  320.00  325.73   -5.73 (VIOLATED)
load_store_unit_i.rdata_q[13]$_DFFE_PN0P_/SETN  320.00  325.54   -5.54 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[641]$_DFFE_PN0P_/SETN  320.00  324.71   -4.71 (VIOLATED)
load_store_unit_i.rdata_q[6]$_DFFE_PN0P_/SETN  320.00  324.61   -4.61 (VIOLATED)
fetch_enable_q$_DFFE_PN0P_/SETN       320.00  323.93   -3.93 (VIOLATED)
core_busy_q$_DFF_PN0_/SETN            320.00  323.77   -3.77 (VIOLATED)
load_store_unit_i.rdata_q[11]$_DFFE_PN0P_/SETN  320.00  323.24   -3.24 (VIOLATED)
load_slew37/A                         320.00  321.71   -1.71 (VIOLATED)
load_slew38/A                         320.00  321.60   -1.60 (VIOLATED)
load_store_unit_i.rdata_q[3]$_DFFE_PN0P_/SETN  320.00  321.60   -1.60 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg_q[705]$_DFFE_PN0P_/SETN  320.00  321.25   -1.25 (VIOLATED)
load_store_unit_i.rdata_q[19]$_DFFE_PN0P_/SETN  320.00  320.36   -0.36 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
-44.718257904052734

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1397

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
5.731868743896484

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2488

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 51

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 41

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[187]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
  19.98   19.98 ^ clkbuf_0_clk_i/Y (BUFx16f_ASAP7_75t_R)
  12.86   32.84 ^ clkbuf_1_0__f_clk_i/Y (BUFx16f_ASAP7_75t_R)
  23.96   56.80 ^ _35046_/Y (AND2x2_ASAP7_75t_R)
  25.81   82.61 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  30.61  113.22 ^ clkbuf_2_2_0_clk/Y (BUFx24_ASAP7_75t_R)
  32.62  145.85 ^ clkbuf_leaf_46_clk/Y (BUFx24_ASAP7_75t_R)
   1.83  147.67 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CLK (DFFHQNx2_ASAP7_75t_R)
  55.44  203.11 v if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/QN (DFFHQNx2_ASAP7_75t_R)
  22.52  225.63 v _19184_/Y (BUFx6f_ASAP7_75t_R)
  14.61  240.24 v _19185_/Y (BUFx12f_ASAP7_75t_R)
  28.52  268.76 v _19186_/Y (BUFx12f_ASAP7_75t_R)
  19.06  287.81 v _19187_/Y (BUFx12f_ASAP7_75t_R)
  29.39  317.20 v _21337_/Y (BUFx6f_ASAP7_75t_R)
  23.08  340.28 v _21382_/Y (BUFx6f_ASAP7_75t_R)
  33.74  374.02 v _22486_/Y (BUFx10_ASAP7_75t_R)
  29.94  403.96 v _22507_/Y (OA211x2_ASAP7_75t_R)
  23.84  427.80 v _22508_/Y (OR3x1_ASAP7_75t_R)
  18.25  446.06 v _22509_/Y (AND3x1_ASAP7_75t_R)
  20.60  466.65 v _22510_/Y (AO21x1_ASAP7_75t_R)
  35.74  502.39 ^ _22542_/Y (OAI21x1_ASAP7_75t_R)
  44.80  547.19 v _24206_/Y (OAI21x1_ASAP7_75t_R)
  32.96  580.16 v _24707_/Y (BUFx6f_ASAP7_75t_R)
  23.34  603.50 ^ _24770_/Y (NAND2x1_ASAP7_75t_R)
  37.26  640.75 v _35292_/SN (FAx1_ASAP7_75t_R)
  14.47  655.23 ^ _34614_/Y (INVx1_ASAP7_75t_R)
  16.36  671.59 v _35294_/CON (FAx1_ASAP7_75t_R)
  17.02  688.61 ^ _35294_/SN (FAx1_ASAP7_75t_R)
  15.99  704.60 v _34721_/Y (INVx1_ASAP7_75t_R)
  31.52  736.12 ^ _35295_/CON (FAx1_ASAP7_75t_R)
  22.70  758.82 v _35295_/SN (FAx1_ASAP7_75t_R)
  62.91  821.73 v _35296_/SN (FAx1_ASAP7_75t_R)
  28.19  849.92 ^ _35300_/CON (FAx1_ASAP7_75t_R)
  16.02  865.94 v _35300_/SN (FAx1_ASAP7_75t_R)
  14.13  880.07 ^ _34831_/Y (INVx1_ASAP7_75t_R)
  40.71  920.78 v _35301_/SN (FAx1_ASAP7_75t_R)
  58.89  979.67 v _35784_/SN (HAxp5_ASAP7_75t_R)
  28.03 1007.70 v _29114_/Y (AO21x1_ASAP7_75t_R)
  21.56 1029.26 v _29148_/Y (AO21x1_ASAP7_75t_R)
  34.60 1063.86 v _29192_/Y (OR4x1_ASAP7_75t_R)
  31.25 1095.11 v _29193_/Y (OR3x1_ASAP7_75t_R)
  21.06 1116.16 v _29304_/Y (AO211x2_ASAP7_75t_R)
  15.99 1132.15 v _29361_/Y (AO21x1_ASAP7_75t_R)
  29.61 1161.77 v _29362_/Y (OA211x2_ASAP7_75t_R)
  19.70 1181.46 v _29436_/Y (OA21x2_ASAP7_75t_R)
  16.86 1198.33 v _29470_/Y (OA21x2_ASAP7_75t_R)
  18.05 1216.38 v _29471_/Y (OA21x2_ASAP7_75t_R)
  12.90 1229.28 ^ _29472_/Y (XNOR2x1_ASAP7_75t_R)
  14.18 1243.46 v _29473_/Y (NAND2x1_ASAP7_75t_R)
  22.74 1266.21 v _29475_/Y (AND4x2_ASAP7_75t_R)
  57.19 1323.39 v _29481_/Y (OR5x2_ASAP7_75t_R)
  32.92 1356.31 v _29485_/Y (AND2x6_ASAP7_75t_R)
  32.95 1389.26 v _29761_/Y (BUFx3_ASAP7_75t_R)
  19.74 1409.00 v _29872_/Y (AO21x1_ASAP7_75t_R)
   0.05 1409.06 v gen_regfile_ff.register_file_i.rf_reg_q[187]$_DFFE_PN0P_/D (DFFASRHQNx1_ASAP7_75t_R)
        1409.06   data arrival time

1260.00 1260.00   clock core_clock (rise edge)
   0.00 1260.00   clock source latency
   0.00 1260.00 ^ clk_i (in)
  18.52 1278.52 ^ clkbuf_regs_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
  13.00 1291.53 ^ delaybuf_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
  12.87 1304.39 ^ delaybuf_1_core_clock/Y (BUFx16f_ASAP7_75t_R)
  12.90 1317.29 ^ delaybuf_2_core_clock/Y (BUFx16f_ASAP7_75t_R)
  15.31 1332.60 ^ clkbuf_0_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
  22.00 1354.59 ^ clkbuf_2_0__f_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
  36.83 1391.42 ^ clkbuf_leaf_4_clk_i_regs/Y (BUFx24_ASAP7_75t_R)
   1.46 1392.88 ^ gen_regfile_ff.register_file_i.rf_reg_q[187]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   0.00 1392.88   clock reconvergence pessimism
  -2.14 1390.75   library setup time
        1390.75   data required time
---------------------------------------------------------
        1390.75   data required time
        -1409.06   data arrival time
---------------------------------------------------------
         -18.31   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: gen_regfile_ff.register_file_i.rf_reg_q[680]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[680]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
  18.52   18.52 ^ clkbuf_regs_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
  13.00   31.53 ^ delaybuf_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
  12.87   44.39 ^ delaybuf_1_core_clock/Y (BUFx16f_ASAP7_75t_R)
  12.90   57.29 ^ delaybuf_2_core_clock/Y (BUFx16f_ASAP7_75t_R)
  15.31   72.60 ^ clkbuf_0_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
  24.27   96.86 ^ clkbuf_2_3__f_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
  33.58  130.44 ^ clkbuf_leaf_22_clk_i_regs/Y (BUFx24_ASAP7_75t_R)
   4.25  134.69 ^ gen_regfile_ff.register_file_i.rf_reg_q[680]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  45.05  179.74 ^ gen_regfile_ff.register_file_i.rf_reg_q[680]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
   7.34  187.08 v _31173_/Y (OAI21x1_ASAP7_75t_R)
   0.04  187.13 v gen_regfile_ff.register_file_i.rf_reg_q[680]$_DFFE_PN0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         187.13   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
  19.55   19.55 ^ clkbuf_regs_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
  13.36   32.91 ^ delaybuf_0_core_clock/Y (BUFx16f_ASAP7_75t_R)
  13.17   46.08 ^ delaybuf_1_core_clock/Y (BUFx16f_ASAP7_75t_R)
  13.21   59.29 ^ delaybuf_2_core_clock/Y (BUFx16f_ASAP7_75t_R)
  15.77   75.06 ^ clkbuf_0_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
  26.25  101.31 ^ clkbuf_2_3__f_clk_i_regs/Y (BUFx16f_ASAP7_75t_R)
  37.17  138.48 ^ clkbuf_leaf_22_clk_i_regs/Y (BUFx24_ASAP7_75t_R)
   5.06  143.54 ^ gen_regfile_ff.register_file_i.rf_reg_q[680]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  -8.04  135.50   clock reconvergence pessimism
  14.35  149.84   library hold time
         149.84   data required time
---------------------------------------------------------
         149.84   data required time
        -187.13   data arrival time
---------------------------------------------------------
          37.28   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
129.2101

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
146.6868

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1053.4402

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-45.4402

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-4.313505

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.42e-03   1.03e-03   2.10e-07   4.45e-03   9.8%
Combinational          1.68e-02   2.20e-02   1.81e-06   3.88e-02  85.3%
Clock                  1.29e-03   9.37e-04   5.90e-08   2.23e-03   4.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.15e-02   2.40e-02   2.08e-06   4.55e-02 100.0%
                          47.2%      52.8%       0.0%
