//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_52
.address_size 64

	// .globl	radix2_dit_butterfly

.visible .entry radix2_dit_butterfly(
	.param .u64 radix2_dit_butterfly_param_0,
	.param .u64 radix2_dit_butterfly_param_1
)
{
	.reg .pred 	%p<9>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<43>;


	ld.param.u64 	%rd1, [radix2_dit_butterfly_param_0];
	ld.param.u64 	%rd2, [radix2_dit_butterfly_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	mov.u32 	%r3, %ntid.x;
	rem.u32 	%r4, %r2, %r3;
	shl.b32 	%r5, %r3, 1;
	mad.lo.s32 	%r6, %r5, %r1, %r4;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r7, [%rd6];
	mul.wide.u32 	%rd7, %r7, 1172168163;
	mul.lo.s32 	%r8, %r7, 572662301;
	mul.wide.u32 	%rd8, %r8, 2013265921;
	add.s64 	%rd9, %rd8, %rd7;
	shr.u64 	%rd10, %rd9, 32;
	cvt.u32.u64 	%r9, %rd10;
	setp.gt.u32 	%p1, %r9, 2013265920;
	add.s64 	%rd11, %rd10, 2281701375;
	selp.b64 	%rd12, %rd11, %rd10, %p1;
	mul.wide.s32 	%rd13, %r6, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.u32 	%r10, [%rd14];
	mul.wide.u32 	%rd15, %r10, 1172168163;
	mul.lo.s32 	%r11, %r10, 572662301;
	mul.wide.u32 	%rd16, %r11, 2013265921;
	add.s64 	%rd17, %rd16, %rd15;
	shr.u64 	%rd18, %rd17, 32;
	cvt.u32.u64 	%r12, %rd18;
	setp.gt.u32 	%p2, %r12, 2013265920;
	add.s32 	%r13, %r12, -2013265921;
	selp.b32 	%r14, %r13, %r12, %p2;
	mul.wide.s32 	%rd19, %r3, 4;
	add.s64 	%rd20, %rd14, %rd19;
	ld.global.u32 	%r15, [%rd20];
	mul.wide.u32 	%rd21, %r15, 1172168163;
	mul.lo.s32 	%r16, %r15, 572662301;
	mul.wide.u32 	%rd22, %r16, 2013265921;
	add.s64 	%rd23, %rd22, %rd21;
	shr.u64 	%rd24, %rd23, 32;
	cvt.u32.u64 	%r17, %rd24;
	setp.gt.u32 	%p3, %r17, 2013265920;
	add.s64 	%rd25, %rd24, 2281701375;
	selp.b64 	%rd26, %rd25, %rd24, %p3;
	and.b64  	%rd27, %rd12, 4294967295;
	and.b64  	%rd28, %rd26, 4294967295;
	mul.lo.s64 	%rd29, %rd28, %rd27;
	mul.lo.s64 	%rd30, %rd29, 2013265919;
	and.b64  	%rd31, %rd30, 4294967295;
	mul.lo.s64 	%rd32, %rd31, 2013265921;
	add.s64 	%rd33, %rd32, %rd29;
	shr.u64 	%rd34, %rd33, 32;
	cvt.u32.u64 	%r18, %rd34;
	setp.gt.u32 	%p4, %r18, 2013265920;
	add.s32 	%r19, %r18, -2013265921;
	selp.b32 	%r20, %r19, %r18, %p4;
	add.s32 	%r21, %r20, %r14;
	setp.gt.u32 	%p5, %r21, 2013265920;
	add.s32 	%r22, %r21, -2013265921;
	selp.b32 	%r23, %r22, %r21, %p5;
	sub.s32 	%r24, %r14, %r20;
	setp.gt.u32 	%p6, %r24, 2013265921;
	add.s32 	%r25, %r24, 2013265921;
	selp.b32 	%r26, %r25, %r24, %p6;
	cvt.u64.u32 	%rd35, %r23;
	mul.lo.s32 	%r27, %r23, 2013265919;
	mul.wide.u32 	%rd36, %r27, 2013265921;
	add.s64 	%rd37, %rd36, %rd35;
	shr.u64 	%rd38, %rd37, 32;
	cvt.u32.u64 	%r28, %rd38;
	setp.gt.u32 	%p7, %r28, 2013265920;
	add.s32 	%r29, %r28, -2013265921;
	selp.b32 	%r30, %r29, %r28, %p7;
	st.global.u32 	[%rd14], %r30;
	cvt.u64.u32 	%rd39, %r26;
	mul.lo.s32 	%r31, %r26, 2013265919;
	mul.wide.u32 	%rd40, %r31, 2013265921;
	add.s64 	%rd41, %rd40, %rd39;
	shr.u64 	%rd42, %rd41, 32;
	cvt.u32.u64 	%r32, %rd42;
	setp.gt.u32 	%p8, %r32, 2013265920;
	add.s32 	%r33, %r32, -2013265921;
	selp.b32 	%r34, %r33, %r32, %p8;
	st.global.u32 	[%rd20], %r34;
	ret;

}

