--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35461 paths analyzed, 1154 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.033ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_62 (SLICE_X10Y17.A1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_22 (FF)
  Destination:          seq_/rf_/rf_3_62 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.349 - 0.391)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_22 to seq_/rf_/rf_3_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.CQ       Tcko                  0.391   seq_/rf_/rf_3<23>
                                                       seq_/rf_/rf_3_22
    SLICE_X9Y18.D1       net (fanout=3)        1.149   seq_/rf_/rf_3<22>
    SLICE_X9Y18.D        Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.943   seq_tx_data<6>
    DSP48_X0Y3.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y17.A1      net (fanout=4)        1.561   seq_/alu_/mult_data<14>
    SLICE_X10Y17.CLK     Tas                   0.289   seq_/rf_/rf_3<63>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT61
                                                       seq_/rf_/rf_3_62
    -------------------------------------------------  ---------------------------
    Total                                      7.956ns (4.303ns logic, 3.653ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_6 (FF)
  Destination:          seq_/rf_/rf_3_62 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.349 - 0.389)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_6 to seq_/rf_/rf_3_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y12.CQ       Tcko                  0.408   seq_/rf_/rf_3<7>
                                                       seq_/rf_/rf_3_6
    SLICE_X9Y18.D2       net (fanout=3)        1.115   seq_/rf_/rf_3<6>
    SLICE_X9Y18.D        Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.943   seq_tx_data<6>
    DSP48_X0Y3.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y17.A1      net (fanout=4)        1.561   seq_/alu_/mult_data<14>
    SLICE_X10Y17.CLK     Tas                   0.289   seq_/rf_/rf_3<63>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT61
                                                       seq_/rf_/rf_3_62
    -------------------------------------------------  ---------------------------
    Total                                      7.939ns (4.320ns logic, 3.619ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_54 (FF)
  Destination:          seq_/rf_/rf_3_62 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.828ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.349 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_54 to seq_/rf_/rf_3_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y11.AQ       Tcko                  0.408   seq_/rf_/rf_3<54>
                                                       seq_/rf_/rf_3_54
    SLICE_X9Y18.D3       net (fanout=3)        1.004   seq_/rf_/rf_3<54>
    SLICE_X9Y18.D        Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.943   seq_tx_data<6>
    DSP48_X0Y3.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y17.A1      net (fanout=4)        1.561   seq_/alu_/mult_data<14>
    SLICE_X10Y17.CLK     Tas                   0.289   seq_/rf_/rf_3<63>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT61
                                                       seq_/rf_/rf_3_62
    -------------------------------------------------  ---------------------------
    Total                                      7.828ns (4.320ns logic, 3.508ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_30 (SLICE_X11Y17.C6), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_22 (FF)
  Destination:          seq_/rf_/rf_3_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.800ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.349 - 0.391)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_22 to seq_/rf_/rf_3_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.CQ       Tcko                  0.391   seq_/rf_/rf_3<23>
                                                       seq_/rf_/rf_3_22
    SLICE_X9Y18.D1       net (fanout=3)        1.149   seq_/rf_/rf_3<22>
    SLICE_X9Y18.D        Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.943   seq_tx_data<6>
    DSP48_X0Y3.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X11Y17.C6      net (fanout=4)        1.372   seq_/alu_/mult_data<14>
    SLICE_X11Y17.CLK     Tas                   0.322   seq_/rf_/rf_3<31>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT61
                                                       seq_/rf_/rf_3_30
    -------------------------------------------------  ---------------------------
    Total                                      7.800ns (4.336ns logic, 3.464ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_6 (FF)
  Destination:          seq_/rf_/rf_3_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.783ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.349 - 0.389)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_6 to seq_/rf_/rf_3_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y12.CQ       Tcko                  0.408   seq_/rf_/rf_3<7>
                                                       seq_/rf_/rf_3_6
    SLICE_X9Y18.D2       net (fanout=3)        1.115   seq_/rf_/rf_3<6>
    SLICE_X9Y18.D        Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.943   seq_tx_data<6>
    DSP48_X0Y3.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X11Y17.C6      net (fanout=4)        1.372   seq_/alu_/mult_data<14>
    SLICE_X11Y17.CLK     Tas                   0.322   seq_/rf_/rf_3<31>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT61
                                                       seq_/rf_/rf_3_30
    -------------------------------------------------  ---------------------------
    Total                                      7.783ns (4.353ns logic, 3.430ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_54 (FF)
  Destination:          seq_/rf_/rf_3_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.349 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_54 to seq_/rf_/rf_3_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y11.AQ       Tcko                  0.408   seq_/rf_/rf_3<54>
                                                       seq_/rf_/rf_3_54
    SLICE_X9Y18.D3       net (fanout=3)        1.004   seq_/rf_/rf_3<54>
    SLICE_X9Y18.D        Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.943   seq_tx_data<6>
    DSP48_X0Y3.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X11Y17.C6      net (fanout=4)        1.372   seq_/alu_/mult_data<14>
    SLICE_X11Y17.CLK     Tas                   0.322   seq_/rf_/rf_3<31>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT61
                                                       seq_/rf_/rf_3_30
    -------------------------------------------------  ---------------------------
    Total                                      7.672ns (4.353ns logic, 3.319ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_7 (SLICE_X4Y12.D5), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_22 (FF)
  Destination:          seq_/rf_/rf_3_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.784ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.151 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_22 to seq_/rf_/rf_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.CQ       Tcko                  0.391   seq_/rf_/rf_3<23>
                                                       seq_/rf_/rf_3_22
    SLICE_X9Y18.D1       net (fanout=3)        1.149   seq_/rf_/rf_3<22>
    SLICE_X9Y18.D        Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.943   seq_tx_data<6>
    DSP48_X0Y3.M7        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X4Y12.D5       net (fanout=4)        1.337   seq_/alu_/mult_data<7>
    SLICE_X4Y12.CLK      Tas                   0.341   seq_/rf_/rf_3<7>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT141
                                                       seq_/rf_/rf_3_7
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (4.355ns logic, 3.429ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_6 (FF)
  Destination:          seq_/rf_/rf_3_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_6 to seq_/rf_/rf_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y12.CQ       Tcko                  0.408   seq_/rf_/rf_3<7>
                                                       seq_/rf_/rf_3_6
    SLICE_X9Y18.D2       net (fanout=3)        1.115   seq_/rf_/rf_3<6>
    SLICE_X9Y18.D        Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.943   seq_tx_data<6>
    DSP48_X0Y3.M7        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X4Y12.D5       net (fanout=4)        1.337   seq_/alu_/mult_data<7>
    SLICE_X4Y12.CLK      Tas                   0.341   seq_/rf_/rf_3<7>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT141
                                                       seq_/rf_/rf_3_7
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (4.372ns logic, 3.395ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_54 (FF)
  Destination:          seq_/rf_/rf_3_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.656ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_54 to seq_/rf_/rf_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y11.AQ       Tcko                  0.408   seq_/rf_/rf_3<54>
                                                       seq_/rf_/rf_3_54
    SLICE_X9Y18.D3       net (fanout=3)        1.004   seq_/rf_/rf_3<54>
    SLICE_X9Y18.D        Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.943   seq_tx_data<6>
    DSP48_X0Y3.M7        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X4Y12.D5       net (fanout=4)        1.337   seq_/alu_/mult_data<7>
    SLICE_X4Y12.CLK      Tas                   0.341   seq_/rf_/rf_3<7>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT141
                                                       seq_/rf_/rf_3_7
    -------------------------------------------------  ---------------------------
    Total                                      7.656ns (4.372ns logic, 3.284ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_19 (SLICE_X8Y10.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_19 (FF)
  Destination:          seq_/rf_/rf_3_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_19 to seq_/rf_/rf_3_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y10.DQ       Tcko                  0.200   seq_/rf_/rf_3<19>
                                                       seq_/rf_/rf_3_19
    SLICE_X8Y10.D6       net (fanout=3)        0.021   seq_/rf_/rf_3<19>
    SLICE_X8Y10.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT101
                                                       seq_/rf_/rf_3_19
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_12 (SLICE_X8Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_12 (FF)
  Destination:          seq_/rf_/rf_3_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_12 to seq_/rf_/rf_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.200   seq_/rf_/rf_3<15>
                                                       seq_/rf_/rf_3_12
    SLICE_X8Y17.A6       net (fanout=3)        0.021   seq_/rf_/rf_3<12>
    SLICE_X8Y17.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT41
                                                       seq_/rf_/rf_3_12
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_15 (SLICE_X8Y17.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_15 (FF)
  Destination:          seq_/rf_/rf_3_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_15 to seq_/rf_/rf_3_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.DQ       Tcko                  0.200   seq_/rf_/rf_3<15>
                                                       seq_/rf_/rf_3_15
    SLICE_X8Y17.D6       net (fanout=3)        0.022   seq_/rf_/rf_3<15>
    SLICE_X8Y17.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT71
                                                       seq_/rf_/rf_3_15
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.033|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35461 paths, 0 nets, and 1534 connections

Design statistics:
   Minimum period:   8.033ns{1}   (Maximum frequency: 124.486MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 25 11:45:03 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



