;redcode
;assert 1
	SPL 0, #402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 0, <2
	SPL @300, 90
	ADD @730, 8
	MOV -1, <-20
	CMP 2, 10
	DJN 0, 900
	SLT -100, 1
	MOV 10, 9
	SUB #2, 0
	SUB -100, 1
	JMN -0, -19
	SUB #300, 390
	SPL 0, -901
	ADD 30, 8
	SPL 0, #7
	JMN @300, 90
	SPL @300, 90
	SUB #2, 0
	CMP @121, 106
	DJN 12, <10
	CMP @121, 106
	SPL 12, <10
	SPL 0, #402
	DAT #0, <402
	DAT #0, <402
	SPL 0, #402
	SUB 0, 402
	ADD 10, 9
	JMZ 0, #2
	JMZ 0, #2
	JMZ 127, 103
	SUB #127, 103
	SPL 0, #402
	ADD 10, 9
	ADD 30, 8
	DAT #-7, #-90
	SUB 0, 402
	ADD 30, 7
	SPL 0, #402
	ADD 30, 7
	ADD 10, 9
	SPL @100, 90
	SPL @300, 90
	MOV -1, <-20
	JMN @72, #209
	MOV -1, <-20
