// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FIR_HLS_FIR_HLS,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.870000,HLS_SYN_LAT=396,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=73,HLS_SYN_LUT=236,HLS_VERSION=2024_2}" *)

module FIR_HLS (
        ap_clk,
        ap_rst_n,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst_n;
input  [15:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;
output  [15:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;

 reg    ap_rst_n_inv;
reg   [8:0] H_accu_FIR_address0;
reg    H_accu_FIR_ce0;
wire   [31:0] H_accu_FIR_q0;
wire   [31:0] H_accu_FIR_q1;
reg    input_r_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    output_r_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg  signed [15:0] x_n_reg_104;
wire    grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_start;
wire    grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_done;
wire    grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_idle;
wire    grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_ready;
wire   [8:0] grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_address0;
wire    grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_ce0;
wire    grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_we0;
wire   [31:0] grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_d0;
wire   [8:0] grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_address1;
wire    grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_ce1;
reg    grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    H_accu_FIR_ce0_local;
wire  signed [9:0] mul_ln18_fu_77_p1;
wire   [24:0] mul_ln18_fu_77_p2;
wire  signed [31:0] sext_ln18_1_fu_83_p1;
wire   [31:0] add_ln18_fu_87_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    regslice_both_output_r_U_apdone_blk;
wire    regslice_both_input_r_U_apdone_blk;
wire   [15:0] input_r_TDATA_int_regslice;
wire    input_r_TVALID_int_regslice;
reg    input_r_TREADY_int_regslice;
wire    regslice_both_input_r_U_ack_in;
wire   [15:0] output_r_TDATA_int_regslice;
reg    output_r_TVALID_int_regslice;
wire    output_r_TREADY_int_regslice;
wire    regslice_both_output_r_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_start_reg = 1'b0;
end

FIR_HLS_H_accu_FIR_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 392 ),
    .AddressWidth( 9 ))
H_accu_FIR_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(H_accu_FIR_address0),
    .ce0(H_accu_FIR_ce0),
    .we0(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_we0),
    .d0(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_d0),
    .q0(H_accu_FIR_q0),
    .address1(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_address1),
    .ce1(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_ce1),
    .q1(H_accu_FIR_q1)
);

FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_20_1 grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_start),
    .ap_done(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_done),
    .ap_idle(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_idle),
    .ap_ready(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_ready),
    .sext_ln20(x_n_reg_104),
    .H_accu_FIR_address0(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_address0),
    .H_accu_FIR_ce0(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_ce0),
    .H_accu_FIR_we0(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_we0),
    .H_accu_FIR_d0(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_d0),
    .H_accu_FIR_address1(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_address1),
    .H_accu_FIR_ce1(grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_ce1),
    .H_accu_FIR_q1(H_accu_FIR_q1)
);

FIR_HLS_mul_16s_10s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 25 ))
mul_16s_10s_25_1_1_U6(
    .din0(x_n_reg_104),
    .din1(mul_ln18_fu_77_p1),
    .dout(mul_ln18_fu_77_p2)
);

FIR_HLS_regslice_both #(
    .DataWidth( 16 ))
regslice_both_input_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TDATA),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_U_ack_in),
    .data_out(input_r_TDATA_int_regslice),
    .vld_out(input_r_TVALID_int_regslice),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_U_apdone_blk)
);

FIR_HLS_regslice_both #(
    .DataWidth( 16 ))
regslice_both_output_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TDATA_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(output_r_TREADY_int_regslice),
    .data_out(output_r_TDATA),
    .vld_out(regslice_both_output_r_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (output_r_TREADY_int_regslice == 1'b1))) begin
            grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_start_reg <= 1'b1;
        end else if ((grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_ready == 1'b1)) begin
            grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        x_n_reg_104 <= input_r_TDATA_int_regslice;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        H_accu_FIR_address0 = grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_address0;
    end else begin
        H_accu_FIR_address0 = 9'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        H_accu_FIR_ce0 = grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_H_accu_FIR_ce0;
    end else begin
        H_accu_FIR_ce0 = H_accu_FIR_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (input_r_TVALID_int_regslice == 1'b1))) begin
        H_accu_FIR_ce0_local = 1'b1;
    end else begin
        H_accu_FIR_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((input_r_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_done == 1'b0) | (regslice_both_output_r_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        input_r_TDATA_blk_n = input_r_TVALID_int_regslice;
    end else begin
        input_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (input_r_TVALID_int_regslice == 1'b1))) begin
        input_r_TREADY_int_regslice = 1'b1;
    end else begin
        input_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        output_r_TDATA_blk_n = output_r_TREADY_int_regslice;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (output_r_TREADY_int_regslice == 1'b1))) begin
        output_r_TVALID_int_regslice = 1'b1;
    end else begin
        output_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (input_r_TVALID_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (output_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (output_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_done == 1'b0) | (regslice_both_output_r_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln18_fu_87_p2 = ($signed(sext_ln18_1_fu_83_p1) + $signed(H_accu_FIR_q0));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_start = grp_FIR_HLS_Pipeline_VITIS_LOOP_20_1_fu_65_ap_start_reg;

assign input_r_TREADY = regslice_both_input_r_U_ack_in;

assign mul_ln18_fu_77_p1 = 25'd33554154;

assign output_r_TDATA_int_regslice = {{add_ln18_fu_87_p2[31:16]}};

assign output_r_TVALID = regslice_both_output_r_U_vld_out;

assign sext_ln18_1_fu_83_p1 = $signed(mul_ln18_fu_77_p2);

endmodule //FIR_HLS
