================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Nov 25 19:27:48 +0800 2024
    * Version:         2024.1 (Build 5069499 on May 21 2024)
    * Project:         hls_component
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  2.778 ns
    * C-Synthesis target clock:    2.778 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              64
FF:               176
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 2.778       |
| Post-Synthesis | 2.133       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                     | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                     | 64  | 176 |     |      |      |     |        |      |         |          |        |
|   add_64s_64ns_64_3_1_U1 | 64  | 176 |     |      |      |     |        |      |         |          |        |
+--------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.12%  | OK     |
| FD                                                        | 50%       | 0.17%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 1      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0.76   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                         | ENDPOINT PIN                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                        |                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.645 | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C | add_64s_64ns_64_3_1_U1/sum_s2_reg[42]/D |            7 |          2 |          2.159 |          1.778 |        0.381 |
| Path2 | 0.691 | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C | add_64s_64ns_64_3_1_U1/carry_s2_reg/D   |            7 |          2 |          2.101 |          1.720 |        0.381 |
| Path3 | 0.725 | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C | add_64s_64ns_64_3_1_U1/sum_s2_reg[41]/D |            7 |          2 |          2.079 |          1.698 |        0.381 |
| Path4 | 0.737 | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C | add_64s_64ns_64_3_1_U1/sum_s2_reg[40]/D |            6 |          2 |          2.067 |          1.686 |        0.381 |
| Path5 | 0.745 | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C | add_64s_64ns_64_3_1_U1/sum_s2_reg[38]/D |            6 |          2 |          2.059 |          1.678 |        0.381 |
+-------+-------+----------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------+----------------------+
    | Path1 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[42]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/carry_s2_reg          | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[41]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[40]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[38]        | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+

    +----------------------------------------------+----------------------+
    | Path2 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[42]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/carry_s2_reg          | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[41]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[40]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[38]        | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+

    +----------------------------------------------+----------------------+
    | Path3 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[42]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/carry_s2_reg          | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[41]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[40]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[38]        | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+

    +----------------------------------------------+----------------------+
    | Path4 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[42]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/carry_s2_reg          | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[41]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[40]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[38]        | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+

    +----------------------------------------------+----------------------+
    | Path5 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[42]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/carry_s2_reg          | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[41]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[40]        | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/ain_s1_reg[1]         | FLOP_LATCH.flop.FDRE |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4     | LUT.others.LUT2      |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1 | CARRY.others.CARRY4  |
    | add_64s_64ns_64_3_1_U1/sum_s2_reg[38]        | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------+
| Report Type              | Report Location                                                 |
+--------------------------+-----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/vram_add_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/vram_add_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/vram_add_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/vram_add_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/vram_add_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/vram_add_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------+


