

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2'
================================================================
* Date:           Sat Jun  1 06:31:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      644|      644|  6.440 us|  6.440 us|  644|  644|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_channel_pool_2_loop_for_weight_pool_2  |      642|      642|         4|          1|          1|   640|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     393|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     272|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     272|     529|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln50_1_fu_181_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln50_fu_155_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln57_1_fu_258_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln57_fu_241_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln61_1_fu_452_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln61_fu_462_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln63_fu_264_p2       |         +|   0|  0|  13|           6|           1|
    |empty_132_fu_223_p2      |         +|   0|  0|  18|          11|          11|
    |and_ln59_1_fu_433_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_2_fu_439_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_fu_324_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln50_fu_149_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln53_fu_167_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln59_1_fu_312_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_2_fu_397_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_3_fu_403_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_4_fu_415_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_5_fu_421_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_fu_306_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln57_fu_252_p2        |        or|   0|  0|  11|          11|           1|
    |or_ln59_1_fu_409_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_2_fu_427_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_fu_318_p2        |        or|   0|  0|   2|           1|           1|
    |OutPool2_d0              |    select|   0|  0|  32|           1|          32|
    |max_4_fu_330_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln50_1_fu_187_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln50_fu_173_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 393|         203|         158|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten129_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_y_load                  |   9|          2|    6|         12|
    |ap_sig_allocacmp_z_load                  |   9|          2|    5|         10|
    |indvar_flatten129_fu_78                  |   9|          2|   10|         20|
    |y_fu_70                                  |   9|          2|    6|         12|
    |z_fu_74                                  |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   44|         88|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln57_1_reg_514                |  10|   0|   11|          1|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_reg_503                     |   4|   0|    4|          0|
    |indvar_flatten129_fu_78           |  10|   0|   10|          0|
    |max_4_reg_531                     |  32|   0|   32|          0|
    |pool_value_2_reg_538              |  32|   0|   32|          0|
    |pool_value_reg_519                |  32|   0|   32|          0|
    |select_ln50_reg_498               |   6|   0|    6|          0|
    |y_fu_70                           |   6|   0|    6|          0|
    |z_fu_74                           |   5|   0|    5|          0|
    |empty_reg_503                     |  64|  32|    4|          0|
    |select_ln50_reg_498               |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 272|  64|  155|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1469_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1469_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1469_p_opcode  |  out|    5|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1469_p_dout0   |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1469_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1473_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1473_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1473_p_opcode  |  out|    5|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1473_p_dout0   |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1473_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|OutConv5_address0     |  out|   11|   ap_memory|                                                     OutConv5|         array|
|OutConv5_ce0          |  out|    1|   ap_memory|                                                     OutConv5|         array|
|OutConv5_q0           |   in|   32|   ap_memory|                                                     OutConv5|         array|
|OutConv5_address1     |  out|   11|   ap_memory|                                                     OutConv5|         array|
|OutConv5_ce1          |  out|    1|   ap_memory|                                                     OutConv5|         array|
|OutConv5_q1           |   in|   32|   ap_memory|                                                     OutConv5|         array|
|OutPool2_address0     |  out|   10|   ap_memory|                                                     OutPool2|         array|
|OutPool2_ce0          |  out|    1|   ap_memory|                                                     OutPool2|         array|
|OutPool2_we0          |  out|    1|   ap_memory|                                                     OutPool2|         array|
|OutPool2_d0           |  out|   32|   ap_memory|                                                     OutPool2|         array|
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.45>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Pool.cpp:53->CNN.cpp:43]   --->   Operation 7 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%z = alloca i32 1" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 8 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten129 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten129"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln50 = store i5 0, i5 %z" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 11 'store' 'store_ln50' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln53 = store i6 0, i6 %y" [Pool.cpp:53->CNN.cpp:43]   --->   Operation 12 'store' 'store_ln53' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_55_1.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten129_load = load i10 %indvar_flatten129" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 14 'load' 'indvar_flatten129_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln50 = icmp_eq  i10 %indvar_flatten129_load, i10 640" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 15 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln50 = add i10 %indvar_flatten129_load, i10 1" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 16 'add' 'add_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc20.i264, void %for.body4.i270.preheader.exitStub" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 17 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [Pool.cpp:53->CNN.cpp:43]   --->   Operation 18 'load' 'y_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%z_load = load i5 %z" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 19 'load' 'z_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln53 = icmp_eq  i6 %y_load, i6 40" [Pool.cpp:53->CNN.cpp:43]   --->   Operation 20 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln50 = select i1 %icmp_ln53, i6 0, i6 %y_load" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 21 'select' 'select_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln50_1 = add i5 %z_load, i5 1" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 22 'add' 'add_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%select_ln50_1 = select i1 %icmp_ln53, i5 %add_ln50_1, i5 %z_load" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 23 'select' 'select_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i5 %select_ln50_1" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 24 'trunc' 'empty' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 25 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl42_cast = zext i10 %p_shl" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 26 'zext' 'p_shl42_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 27 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl43_cast = zext i8 %p_shl4" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 28 'zext' 'p_shl43_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%empty_132 = add i11 %p_shl42_cast, i11 %p_shl43_cast" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 29 'add' 'empty_132' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln50, i1 0" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i7 %tmp_s" [Pool.cpp:57->CNN.cpp:43]   --->   Operation 31 'zext' 'zext_ln57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln57 = add i11 %zext_ln57, i11 %empty_132" [Pool.cpp:57->CNN.cpp:43]   --->   Operation 32 'add' 'add_ln57' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i11 %add_ln57" [Pool.cpp:58->CNN.cpp:43]   --->   Operation 33 'zext' 'zext_ln58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%OutConv5_addr = getelementptr i32 %OutConv5, i64 0, i64 %zext_ln58" [Pool.cpp:58->CNN.cpp:43]   --->   Operation 34 'getelementptr' 'OutConv5_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%pool_value = load i11 %OutConv5_addr" [Pool.cpp:58->CNN.cpp:43]   --->   Operation 35 'load' 'pool_value' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_1)   --->   "%or_ln57 = or i11 %empty_132, i11 1" [Pool.cpp:57->CNN.cpp:43]   --->   Operation 36 'or' 'or_ln57' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln57_1 = add i11 %zext_ln57, i11 %or_ln57" [Pool.cpp:57->CNN.cpp:43]   --->   Operation 37 'add' 'add_ln57_1' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln63 = add i6 %select_ln50, i6 1" [Pool.cpp:63->CNN.cpp:43]   --->   Operation 38 'add' 'add_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln50 = store i10 %add_ln50, i10 %indvar_flatten129" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 39 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln50 = store i5 %select_ln50_1, i5 %z" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 40 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln53 = store i6 %add_ln63, i6 %y" [Pool.cpp:53->CNN.cpp:43]   --->   Operation 41 'store' 'store_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%pool_value = load i11 %OutConv5_addr" [Pool.cpp:58->CNN.cpp:43]   --->   Operation 42 'load' 'pool_value' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_2 : Operation 43 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_ogt  i32 %pool_value, i32 -10" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 43 'fcmp' 'tmp_7' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i11 %add_ln57_1" [Pool.cpp:58->CNN.cpp:43]   --->   Operation 44 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%OutConv5_addr_1 = getelementptr i32 %OutConv5, i64 0, i64 %zext_ln58_1" [Pool.cpp:58->CNN.cpp:43]   --->   Operation 45 'getelementptr' 'OutConv5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.23ns)   --->   "%pool_value_2 = load i11 %OutConv5_addr_1" [Pool.cpp:58->CNN.cpp:43]   --->   Operation 46 'load' 'pool_value_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 3 <SV = 2> <Delay = 6.01>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %pool_value" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 47 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59, i32 23, i32 30" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 48 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i32 %bitcast_ln59" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 49 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.76ns)   --->   "%icmp_ln59 = icmp_ne  i8 %tmp_6, i8 255" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 50 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.92ns)   --->   "%icmp_ln59_1 = icmp_eq  i23 %trunc_ln59, i23 0" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 51 'icmp' 'icmp_ln59_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node max_4)   --->   "%or_ln59 = or i1 %icmp_ln59_1, i1 %icmp_ln59" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 52 'or' 'or_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_ogt  i32 %pool_value, i32 -10" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 53 'fcmp' 'tmp_7' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node max_4)   --->   "%and_ln59 = and i1 %or_ln59, i1 %tmp_7" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 54 'and' 'and_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_4 = select i1 %and_ln59, i32 %pool_value, i32 -10" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 55 'select' 'max_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (1.23ns)   --->   "%pool_value_2 = load i11 %OutConv5_addr_1" [Pool.cpp:58->CNN.cpp:43]   --->   Operation 56 'load' 'pool_value_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 57 [2/2] (2.78ns)   --->   "%tmp_10 = fcmp_ogt  i32 %pool_value_2, i32 %max_4" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 57 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.75>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_channel_pool_2_loop_for_weight_pool_2_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 60 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl40_cast = zext i9 %p_shl5" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 61 'zext' 'p_shl40_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0" [Pool.cpp:50->CNN.cpp:43]   --->   Operation 62 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %p_shl6" [Pool.cpp:53->CNN.cpp:43]   --->   Operation 63 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i6 %select_ln50" [Pool.cpp:53->CNN.cpp:43]   --->   Operation 64 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Pool.cpp:48->CNN.cpp:43]   --->   Operation 65 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln59_1 = bitcast i32 %pool_value_2" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 66 'bitcast' 'bitcast_ln59_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_1, i32 23, i32 30" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 67 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i32 %bitcast_ln59_1" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 68 'trunc' 'trunc_ln59_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln59_2 = bitcast i32 %max_4" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 69 'bitcast' 'bitcast_ln59_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_2, i32 23, i32 30" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 70 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln59_2 = trunc i32 %bitcast_ln59_2" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 71 'trunc' 'trunc_ln59_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.76ns)   --->   "%icmp_ln59_2 = icmp_ne  i8 %tmp_8, i8 255" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 72 'icmp' 'icmp_ln59_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.92ns)   --->   "%icmp_ln59_3 = icmp_eq  i23 %trunc_ln59_1, i23 0" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 73 'icmp' 'icmp_ln59_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_2)   --->   "%or_ln59_1 = or i1 %icmp_ln59_3, i1 %icmp_ln59_2" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 74 'or' 'or_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.76ns)   --->   "%icmp_ln59_4 = icmp_ne  i8 %tmp_9, i8 255" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 75 'icmp' 'icmp_ln59_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.92ns)   --->   "%icmp_ln59_5 = icmp_eq  i23 %trunc_ln59_2, i23 0" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 76 'icmp' 'icmp_ln59_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_2)   --->   "%or_ln59_2 = or i1 %icmp_ln59_5, i1 %icmp_ln59_4" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 77 'or' 'or_ln59_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_2)   --->   "%and_ln59_1 = and i1 %or_ln59_1, i1 %or_ln59_2" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 78 'and' 'and_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/2] (2.78ns)   --->   "%tmp_10 = fcmp_ogt  i32 %pool_value_2, i32 %max_4" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 79 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln59_2 = and i1 %and_ln59_1, i1 %tmp_10" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 80 'and' 'and_ln59_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_6 = select i1 %and_ln59_2, i32 %pool_value_2, i32 %max_4" [Pool.cpp:59->CNN.cpp:43]   --->   Operation 81 'select' 'max_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.77ns)   --->   "%add_ln61_1 = add i8 %zext_ln53, i8 %zext_ln53_1" [Pool.cpp:61->CNN.cpp:43]   --->   Operation 82 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %add_ln61_1" [Pool.cpp:61->CNN.cpp:43]   --->   Operation 83 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.77ns)   --->   "%add_ln61 = add i10 %zext_ln61, i10 %p_shl40_cast" [Pool.cpp:61->CNN.cpp:43]   --->   Operation 84 'add' 'add_ln61' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i10 %add_ln61" [Pool.cpp:62->CNN.cpp:43]   --->   Operation 85 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%OutPool2_addr = getelementptr i32 %OutPool2, i64 0, i64 %zext_ln62" [Pool.cpp:62->CNN.cpp:43]   --->   Operation 86 'getelementptr' 'OutPool2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %max_6, i10 %OutPool2_addr" [Pool.cpp:62->CNN.cpp:43]   --->   Operation 87 'store' 'store_ln62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_55_1.i" [Pool.cpp:53->CNN.cpp:43]   --->   Operation 88 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutConv5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OutPool2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                      (alloca           ) [ 01000]
z                      (alloca           ) [ 01000]
indvar_flatten129      (alloca           ) [ 01000]
store_ln0              (store            ) [ 00000]
store_ln50             (store            ) [ 00000]
store_ln53             (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
indvar_flatten129_load (load             ) [ 00000]
icmp_ln50              (icmp             ) [ 01110]
add_ln50               (add              ) [ 00000]
br_ln50                (br               ) [ 00000]
y_load                 (load             ) [ 00000]
z_load                 (load             ) [ 00000]
icmp_ln53              (icmp             ) [ 00000]
select_ln50            (select           ) [ 01111]
add_ln50_1             (add              ) [ 00000]
select_ln50_1          (select           ) [ 00000]
empty                  (trunc            ) [ 01111]
p_shl                  (bitconcatenate   ) [ 00000]
p_shl42_cast           (zext             ) [ 00000]
p_shl4                 (bitconcatenate   ) [ 00000]
p_shl43_cast           (zext             ) [ 00000]
empty_132              (add              ) [ 00000]
tmp_s                  (bitconcatenate   ) [ 00000]
zext_ln57              (zext             ) [ 00000]
add_ln57               (add              ) [ 00000]
zext_ln58              (zext             ) [ 00000]
OutConv5_addr          (getelementptr    ) [ 01100]
or_ln57                (or               ) [ 00000]
add_ln57_1             (add              ) [ 01100]
add_ln63               (add              ) [ 00000]
store_ln50             (store            ) [ 00000]
store_ln50             (store            ) [ 00000]
store_ln53             (store            ) [ 00000]
pool_value             (load             ) [ 01010]
zext_ln58_1            (zext             ) [ 00000]
OutConv5_addr_1        (getelementptr    ) [ 01010]
bitcast_ln59           (bitcast          ) [ 00000]
tmp_6                  (partselect       ) [ 00000]
trunc_ln59             (trunc            ) [ 00000]
icmp_ln59              (icmp             ) [ 00000]
icmp_ln59_1            (icmp             ) [ 00000]
or_ln59                (or               ) [ 00000]
tmp_7                  (fcmp             ) [ 00000]
and_ln59               (and              ) [ 00000]
max_4                  (select           ) [ 01001]
pool_value_2           (load             ) [ 01001]
specloopname_ln0       (specloopname     ) [ 00000]
speclooptripcount_ln0  (speclooptripcount) [ 00000]
p_shl5                 (bitconcatenate   ) [ 00000]
p_shl40_cast           (zext             ) [ 00000]
p_shl6                 (bitconcatenate   ) [ 00000]
zext_ln53              (zext             ) [ 00000]
zext_ln53_1            (zext             ) [ 00000]
specpipeline_ln48      (specpipeline     ) [ 00000]
bitcast_ln59_1         (bitcast          ) [ 00000]
tmp_8                  (partselect       ) [ 00000]
trunc_ln59_1           (trunc            ) [ 00000]
bitcast_ln59_2         (bitcast          ) [ 00000]
tmp_9                  (partselect       ) [ 00000]
trunc_ln59_2           (trunc            ) [ 00000]
icmp_ln59_2            (icmp             ) [ 00000]
icmp_ln59_3            (icmp             ) [ 00000]
or_ln59_1              (or               ) [ 00000]
icmp_ln59_4            (icmp             ) [ 00000]
icmp_ln59_5            (icmp             ) [ 00000]
or_ln59_2              (or               ) [ 00000]
and_ln59_1             (and              ) [ 00000]
tmp_10                 (fcmp             ) [ 00000]
and_ln59_2             (and              ) [ 00000]
max_6                  (select           ) [ 00000]
add_ln61_1             (add              ) [ 00000]
zext_ln61              (zext             ) [ 00000]
add_ln61               (add              ) [ 00000]
zext_ln62              (zext             ) [ 00000]
OutPool2_addr          (getelementptr    ) [ 00000]
store_ln62             (store            ) [ 00000]
br_ln53                (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutConv5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutConv5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutPool2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPool2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_channel_pool_2_loop_for_weight_pool_2_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="y_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="z_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten129_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten129/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="OutConv5_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv5_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
<pin id="97" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_value/1 pool_value_2/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="OutConv5_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv5_addr_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="OutPool2_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPool2_addr/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln62_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln50_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="5" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln53_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="6" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten129_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten129_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln50_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="10" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln50_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="y_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="z_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln53_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="select_ln50_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="6" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln50_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln50_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="empty_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_shl_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_shl42_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl42_cast/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_shl4_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_shl43_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl43_cast/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="empty_132_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_132/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_s_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln57_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln57_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="0"/>
<pin id="244" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln58_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln57_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="11" slack="0"/>
<pin id="255" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln57_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="11" slack="0"/>
<pin id="261" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln63_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln50_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln50_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln53_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="6" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln58_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="bitcast_ln59_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="0" index="3" bw="6" slack="0"/>
<pin id="297" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln59_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln59_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln59_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="23" slack="0"/>
<pin id="314" dir="0" index="1" bw="23" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_1/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln59_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="and_ln59_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="max_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_4/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_shl5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="3"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_shl40_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl40_cast/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_shl6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="3"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln53_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln53_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="3"/>
<pin id="362" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="bitcast_ln59_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_1/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_8_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln59_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_1/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="bitcast_ln59_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_2/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_9_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="0" index="3" bw="6" slack="0"/>
<pin id="388" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln59_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_2/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln59_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_2/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln59_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="23" slack="0"/>
<pin id="405" dir="0" index="1" bw="23" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_3/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln59_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_1/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln59_4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_4/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln59_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="23" slack="0"/>
<pin id="423" dir="0" index="1" bw="23" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_5/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_ln59_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_2/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="and_ln59_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_1/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="and_ln59_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_2/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="max_6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="1"/>
<pin id="448" dir="0" index="2" bw="32" slack="1"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_6/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln61_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="0"/>
<pin id="455" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln61_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln61_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="9" slack="0"/>
<pin id="465" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln62_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/4 "/>
</bind>
</comp>

<comp id="473" class="1005" name="y_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="0"/>
<pin id="475" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="480" class="1005" name="z_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="487" class="1005" name="indvar_flatten129_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten129 "/>
</bind>
</comp>

<comp id="494" class="1005" name="icmp_ln50_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="2"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="498" class="1005" name="select_ln50_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="3"/>
<pin id="500" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="select_ln50 "/>
</bind>
</comp>

<comp id="503" class="1005" name="empty_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="3"/>
<pin id="505" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="509" class="1005" name="OutConv5_addr_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="11" slack="1"/>
<pin id="511" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutConv5_addr "/>
</bind>
</comp>

<comp id="514" class="1005" name="add_ln57_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="1"/>
<pin id="516" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="pool_value_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_value "/>
</bind>
</comp>

<comp id="526" class="1005" name="OutConv5_addr_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="11" slack="1"/>
<pin id="528" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutConv5_addr_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="max_4_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_4 "/>
</bind>
</comp>

<comp id="538" class="1005" name="pool_value_2_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_value_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="82" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="89" pin="7"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="89" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="146" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="161" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="164" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="167" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="164" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="195" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="207" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="173" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="223" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="256"><net_src comp="223" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="237" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="173" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="155" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="187" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="264" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="305"><net_src comp="289" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="292" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="302" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="306" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="120" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="36" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="8" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="348"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="372"><net_src comp="38" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="379"><net_src comp="363" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="38" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="42" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="380" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="366" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="44" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="376" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="397" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="383" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="44" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="393" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="415" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="409" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="126" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="445" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="456"><net_src comp="356" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="360" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="345" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="476"><net_src comp="70" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="483"><net_src comp="74" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="490"><net_src comp="78" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="497"><net_src comp="149" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="173" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="506"><net_src comp="195" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="512"><net_src comp="82" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="517"><net_src comp="258" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="522"><net_src comp="89" pin="7"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="529"><net_src comp="99" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="534"><net_src comp="330" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="541"><net_src comp="89" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="445" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPool2 | {4 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 : OutConv5 | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln50 : 1
		store_ln53 : 1
		indvar_flatten129_load : 1
		icmp_ln50 : 2
		add_ln50 : 2
		br_ln50 : 3
		y_load : 1
		z_load : 1
		icmp_ln53 : 2
		select_ln50 : 3
		add_ln50_1 : 2
		select_ln50_1 : 3
		empty : 4
		p_shl : 5
		p_shl42_cast : 6
		p_shl4 : 5
		p_shl43_cast : 6
		empty_132 : 7
		tmp_s : 4
		zext_ln57 : 5
		add_ln57 : 8
		zext_ln58 : 9
		OutConv5_addr : 10
		pool_value : 11
		or_ln57 : 8
		add_ln57_1 : 8
		add_ln63 : 4
		store_ln50 : 3
		store_ln50 : 4
		store_ln53 : 5
	State 2
		tmp_7 : 1
		OutConv5_addr_1 : 1
		pool_value_2 : 2
	State 3
		tmp_6 : 1
		trunc_ln59 : 1
		icmp_ln59 : 2
		icmp_ln59_1 : 2
		or_ln59 : 3
		and_ln59 : 3
		max_4 : 3
		tmp_10 : 4
	State 4
		p_shl40_cast : 1
		zext_ln53 : 1
		tmp_8 : 1
		trunc_ln59_1 : 1
		tmp_9 : 1
		trunc_ln59_2 : 1
		icmp_ln59_2 : 2
		icmp_ln59_3 : 2
		or_ln59_1 : 3
		icmp_ln59_4 : 2
		icmp_ln59_5 : 2
		or_ln59_2 : 3
		and_ln59_1 : 3
		and_ln59_2 : 3
		max_6 : 3
		add_ln61_1 : 2
		zext_ln61 : 3
		add_ln61 : 4
		zext_ln62 : 5
		OutPool2_addr : 6
		store_ln62 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   icmp_ln50_fu_149   |    0    |    17   |
|          |   icmp_ln53_fu_167   |    0    |    13   |
|          |   icmp_ln59_fu_306   |    0    |    15   |
|   icmp   |  icmp_ln59_1_fu_312  |    0    |    30   |
|          |  icmp_ln59_2_fu_397  |    0    |    15   |
|          |  icmp_ln59_3_fu_403  |    0    |    30   |
|          |  icmp_ln59_4_fu_415  |    0    |    15   |
|          |  icmp_ln59_5_fu_421  |    0    |    30   |
|----------|----------------------|---------|---------|
|          |    add_ln50_fu_155   |    0    |    17   |
|          |   add_ln50_1_fu_181  |    0    |    12   |
|          |   empty_132_fu_223   |    0    |    17   |
|    add   |    add_ln57_fu_241   |    0    |    18   |
|          |   add_ln57_1_fu_258  |    0    |    18   |
|          |    add_ln63_fu_264   |    0    |    13   |
|          |   add_ln61_1_fu_452  |    0    |    14   |
|          |    add_ln61_fu_462   |    0    |    16   |
|----------|----------------------|---------|---------|
|          |  select_ln50_fu_173  |    0    |    6    |
|  select  | select_ln50_1_fu_187 |    0    |    5    |
|          |     max_4_fu_330     |    0    |    32   |
|          |     max_6_fu_445     |    0    |    32   |
|----------|----------------------|---------|---------|
|          |    or_ln57_fu_252    |    0    |    0    |
|    or    |    or_ln59_fu_318    |    0    |    2    |
|          |   or_ln59_1_fu_409   |    0    |    2    |
|          |   or_ln59_2_fu_427   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |    and_ln59_fu_324   |    0    |    2    |
|    and   |   and_ln59_1_fu_433  |    0    |    2    |
|          |   and_ln59_2_fu_439  |    0    |    2    |
|----------|----------------------|---------|---------|
|   fcmp   |      grp_fu_120      |    0    |    0    |
|          |      grp_fu_126      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     empty_fu_195     |    0    |    0    |
|   trunc  |   trunc_ln59_fu_302  |    0    |    0    |
|          |  trunc_ln59_1_fu_376 |    0    |    0    |
|          |  trunc_ln59_2_fu_393 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     p_shl_fu_199     |    0    |    0    |
|          |     p_shl4_fu_211    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_229     |    0    |    0    |
|          |     p_shl5_fu_338    |    0    |    0    |
|          |     p_shl6_fu_349    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  p_shl42_cast_fu_207 |    0    |    0    |
|          |  p_shl43_cast_fu_219 |    0    |    0    |
|          |   zext_ln57_fu_237   |    0    |    0    |
|          |   zext_ln58_fu_247   |    0    |    0    |
|   zext   |  zext_ln58_1_fu_285  |    0    |    0    |
|          |  p_shl40_cast_fu_345 |    0    |    0    |
|          |   zext_ln53_fu_356   |    0    |    0    |
|          |  zext_ln53_1_fu_360  |    0    |    0    |
|          |   zext_ln61_fu_458   |    0    |    0    |
|          |   zext_ln62_fu_468   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_6_fu_292     |    0    |    0    |
|partselect|     tmp_8_fu_366     |    0    |    0    |
|          |     tmp_9_fu_383     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   377   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| OutConv5_addr_1_reg_526 |   11   |
|  OutConv5_addr_reg_509  |   11   |
|    add_ln57_1_reg_514   |   11   |
|      empty_reg_503      |    4   |
|    icmp_ln50_reg_494    |    1   |
|indvar_flatten129_reg_487|   10   |
|      max_4_reg_531      |   32   |
|   pool_value_2_reg_538  |   32   |
|    pool_value_reg_519   |   32   |
|   select_ln50_reg_498   |    6   |
|        y_reg_473        |    6   |
|        z_reg_480        |    5   |
+-------------------------+--------+
|          Total          |   161  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_89 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_120    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_126    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_126    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   214  ||  2.135  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   377  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   45   |
|  Register |    -   |   161  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   161  |   422  |
+-----------+--------+--------+--------+
