#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_DelSig_1_Ext_CP_Clk */
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_DelSig_1_theACLK */
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* ADC_DelSig_1_DEC */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_1_IRQ */
#define ADC_DelSig_1_IRQ__ES2_PATCH 0u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define ADC_DelSig_1_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* VDAC8_1_viDAC8 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC2_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC2_TST

/* VDAC8_2_viDAC8 */
#define VDAC8_2_viDAC8__CR0 CYREG_DAC0_CR0
#define VDAC8_2_viDAC8__CR1 CYREG_DAC0_CR1
#define VDAC8_2_viDAC8__D CYREG_DAC0_D
#define VDAC8_2_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_2_viDAC8__PM_ACT_MSK 0x01u
#define VDAC8_2_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_2_viDAC8__PM_STBY_MSK 0x01u
#define VDAC8_2_viDAC8__STROBE CYREG_DAC0_STROBE
#define VDAC8_2_viDAC8__SW0 CYREG_DAC0_SW0
#define VDAC8_2_viDAC8__SW2 CYREG_DAC0_SW2
#define VDAC8_2_viDAC8__SW3 CYREG_DAC0_SW3
#define VDAC8_2_viDAC8__SW4 CYREG_DAC0_SW4
#define VDAC8_2_viDAC8__TR CYREG_DAC0_TR
#define VDAC8_2_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define VDAC8_2_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define VDAC8_2_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define VDAC8_2_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define VDAC8_2_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define VDAC8_2_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define VDAC8_2_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define VDAC8_2_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define VDAC8_2_viDAC8__TST CYREG_DAC0_TST

/* Filter_1_DFB */
#define Filter_1_DFB__ACU_SRAM_DATA CYREG_DFB0_ACU_SRAM_DATA_MBASE
#define Filter_1_DFB__COHER CYREG_DFB0_COHER
#define Filter_1_DFB__CR CYREG_DFB0_CR
#define Filter_1_DFB__CSA_SRAM_DATA CYREG_DFB0_CSA_SRAM_DATA_MBASE
#define Filter_1_DFB__CSB_SRAM_DATA CYREG_DFB0_CSB_SRAM_DATA_MBASE
#define Filter_1_DFB__DALIGN CYREG_DFB0_DALIGN
#define Filter_1_DFB__DMA_CTRL CYREG_DFB0_DMA_CTRL
#define Filter_1_DFB__DPA_SRAM_DATA CYREG_DFB0_DPA_SRAM_DATA_MBASE
#define Filter_1_DFB__DPB_SRAM_DATA CYREG_DFB0_DPB_SRAM_DATA_MBASE
#define Filter_1_DFB__DSI_CTRL CYREG_DFB0_DSI_CTRL
#define Filter_1_DFB__FSM_SRAM_DATA CYREG_DFB0_FSM_SRAM_DATA_MBASE
#define Filter_1_DFB__HOLDA CYREG_DFB0_HOLDA
#define Filter_1_DFB__HOLDAH CYREG_DFB0_HOLDAH
#define Filter_1_DFB__HOLDAM CYREG_DFB0_HOLDAM
#define Filter_1_DFB__HOLDAS CYREG_DFB0_HOLDAS
#define Filter_1_DFB__HOLDB CYREG_DFB0_HOLDB
#define Filter_1_DFB__HOLDBH CYREG_DFB0_HOLDBH
#define Filter_1_DFB__HOLDBM CYREG_DFB0_HOLDBM
#define Filter_1_DFB__HOLDBS CYREG_DFB0_HOLDBS
#define Filter_1_DFB__INT_CTRL CYREG_DFB0_INT_CTRL
#define Filter_1_DFB__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define Filter_1_DFB__PM_ACT_MSK 0x10u
#define Filter_1_DFB__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define Filter_1_DFB__PM_STBY_MSK 0x10u
#define Filter_1_DFB__RAM_DIR CYREG_DFB0_RAM_DIR
#define Filter_1_DFB__RAM_EN CYREG_DFB0_RAM_EN
#define Filter_1_DFB__SEMA CYREG_DFB0_SEMA
#define Filter_1_DFB__SR CYREG_DFB0_SR
#define Filter_1_DFB__STAGEA CYREG_DFB0_STAGEA
#define Filter_1_DFB__STAGEAH CYREG_DFB0_STAGEAH
#define Filter_1_DFB__STAGEAM CYREG_DFB0_STAGEAM
#define Filter_1_DFB__STAGEB CYREG_DFB0_STAGEB
#define Filter_1_DFB__STAGEBH CYREG_DFB0_STAGEBH
#define Filter_1_DFB__STAGEBM CYREG_DFB0_STAGEBM

/* SENSOROUTPUT */
#define SENSOROUTPUT__0__MASK 0x20u
#define SENSOROUTPUT__0__PC CYREG_PRT2_PC5
#define SENSOROUTPUT__0__PORT 2u
#define SENSOROUTPUT__0__SHIFT 5
#define SENSOROUTPUT__AG CYREG_PRT2_AG
#define SENSOROUTPUT__AMUX CYREG_PRT2_AMUX
#define SENSOROUTPUT__BIE CYREG_PRT2_BIE
#define SENSOROUTPUT__BIT_MASK CYREG_PRT2_BIT_MASK
#define SENSOROUTPUT__BYP CYREG_PRT2_BYP
#define SENSOROUTPUT__CTL CYREG_PRT2_CTL
#define SENSOROUTPUT__DM0 CYREG_PRT2_DM0
#define SENSOROUTPUT__DM1 CYREG_PRT2_DM1
#define SENSOROUTPUT__DM2 CYREG_PRT2_DM2
#define SENSOROUTPUT__DR CYREG_PRT2_DR
#define SENSOROUTPUT__INP_DIS CYREG_PRT2_INP_DIS
#define SENSOROUTPUT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SENSOROUTPUT__LCD_EN CYREG_PRT2_LCD_EN
#define SENSOROUTPUT__MASK 0x20u
#define SENSOROUTPUT__PORT 2u
#define SENSOROUTPUT__PRT CYREG_PRT2_PRT
#define SENSOROUTPUT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SENSOROUTPUT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SENSOROUTPUT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SENSOROUTPUT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SENSOROUTPUT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SENSOROUTPUT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SENSOROUTPUT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SENSOROUTPUT__PS CYREG_PRT2_PS
#define SENSOROUTPUT__SHIFT 5
#define SENSOROUTPUT__SLW CYREG_PRT2_SLW

/* PGA_1_SC */
#define PGA_1_SC__BST CYREG_SC0_BST
#define PGA_1_SC__CLK CYREG_SC0_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x01u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x01u
#define PGA_1_SC__CR0 CYREG_SC0_CR0
#define PGA_1_SC__CR1 CYREG_SC0_CR1
#define PGA_1_SC__CR2 CYREG_SC0_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x01u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x01u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x01u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x01u
#define PGA_1_SC__SW0 CYREG_SC0_SW0
#define PGA_1_SC__SW10 CYREG_SC0_SW10
#define PGA_1_SC__SW2 CYREG_SC0_SW2
#define PGA_1_SC__SW3 CYREG_SC0_SW3
#define PGA_1_SC__SW4 CYREG_SC0_SW4
#define PGA_1_SC__SW6 CYREG_SC0_SW6
#define PGA_1_SC__SW7 CYREG_SC0_SW7
#define PGA_1_SC__SW8 CYREG_SC0_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x01u

/* isr_1 */
#define isr_1__ES2_PATCH 0u
#define isr_1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define isr_1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* LED1 */
#define LED1__0__MASK 0x20u
#define LED1__0__PC CYREG_PRT0_PC5
#define LED1__0__PORT 0u
#define LED1__0__SHIFT 5
#define LED1__AG CYREG_PRT0_AG
#define LED1__AMUX CYREG_PRT0_AMUX
#define LED1__BIE CYREG_PRT0_BIE
#define LED1__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED1__BYP CYREG_PRT0_BYP
#define LED1__CTL CYREG_PRT0_CTL
#define LED1__DM0 CYREG_PRT0_DM0
#define LED1__DM1 CYREG_PRT0_DM1
#define LED1__DM2 CYREG_PRT0_DM2
#define LED1__DR CYREG_PRT0_DR
#define LED1__INP_DIS CYREG_PRT0_INP_DIS
#define LED1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT0_LCD_EN
#define LED1__MASK 0x20u
#define LED1__PORT 0u
#define LED1__PRT CYREG_PRT0_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED1__PS CYREG_PRT0_PS
#define LED1__SHIFT 5
#define LED1__SLW CYREG_PRT0_SLW

/* LED2 */
#define LED2__0__MASK 0x02u
#define LED2__0__PC CYREG_PRT0_PC1
#define LED2__0__PORT 0u
#define LED2__0__SHIFT 1
#define LED2__AG CYREG_PRT0_AG
#define LED2__AMUX CYREG_PRT0_AMUX
#define LED2__BIE CYREG_PRT0_BIE
#define LED2__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED2__BYP CYREG_PRT0_BYP
#define LED2__CTL CYREG_PRT0_CTL
#define LED2__DM0 CYREG_PRT0_DM0
#define LED2__DM1 CYREG_PRT0_DM1
#define LED2__DM2 CYREG_PRT0_DM2
#define LED2__DR CYREG_PRT0_DR
#define LED2__INP_DIS CYREG_PRT0_INP_DIS
#define LED2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED2__LCD_EN CYREG_PRT0_LCD_EN
#define LED2__MASK 0x02u
#define LED2__PORT 0u
#define LED2__PRT CYREG_PRT0_PRT
#define LED2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED2__PS CYREG_PRT0_PS
#define LED2__SHIFT 1
#define LED2__SLW CYREG_PRT0_SLW

/* VREF */
#define VREF__0__MASK 0x08u
#define VREF__0__PC CYREG_PRT0_PC3
#define VREF__0__PORT 0u
#define VREF__0__SHIFT 3
#define VREF__AG CYREG_PRT0_AG
#define VREF__AMUX CYREG_PRT0_AMUX
#define VREF__BIE CYREG_PRT0_BIE
#define VREF__BIT_MASK CYREG_PRT0_BIT_MASK
#define VREF__BYP CYREG_PRT0_BYP
#define VREF__CTL CYREG_PRT0_CTL
#define VREF__DM0 CYREG_PRT0_DM0
#define VREF__DM1 CYREG_PRT0_DM1
#define VREF__DM2 CYREG_PRT0_DM2
#define VREF__DR CYREG_PRT0_DR
#define VREF__INP_DIS CYREG_PRT0_INP_DIS
#define VREF__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VREF__LCD_EN CYREG_PRT0_LCD_EN
#define VREF__MASK 0x08u
#define VREF__PORT 0u
#define VREF__PRT CYREG_PRT0_PRT
#define VREF__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VREF__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VREF__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VREF__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VREF__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VREF__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VREF__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VREF__PS CYREG_PRT0_PS
#define VREF__SHIFT 3
#define VREF__SLW CYREG_PRT0_SLW

/* GND */
#define GND__0__MASK 0x80u
#define GND__0__PC CYREG_PRT0_PC7
#define GND__0__PORT 0u
#define GND__0__SHIFT 7
#define GND__AG CYREG_PRT0_AG
#define GND__AMUX CYREG_PRT0_AMUX
#define GND__BIE CYREG_PRT0_BIE
#define GND__BIT_MASK CYREG_PRT0_BIT_MASK
#define GND__BYP CYREG_PRT0_BYP
#define GND__CTL CYREG_PRT0_CTL
#define GND__DM0 CYREG_PRT0_DM0
#define GND__DM1 CYREG_PRT0_DM1
#define GND__DM2 CYREG_PRT0_DM2
#define GND__DR CYREG_PRT0_DR
#define GND__INP_DIS CYREG_PRT0_INP_DIS
#define GND__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define GND__LCD_EN CYREG_PRT0_LCD_EN
#define GND__MASK 0x80u
#define GND__PORT 0u
#define GND__PRT CYREG_PRT0_PRT
#define GND__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define GND__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define GND__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define GND__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define GND__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define GND__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define GND__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define GND__PS CYREG_PRT0_PS
#define GND__SHIFT 7
#define GND__SLW CYREG_PRT0_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E01E069u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
