Project Information         c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 08/18/99 11:56:32

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

ctrl_if   EPF6016AQC208-3  11       39       8       147         11 %

User Pins:                 11       39       8  



Project Information         c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Flipflop '|ctrl_if_tcreg:174|:114' stuck at GND


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF6016AQC208-3 are preliminary


Project Information         c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if.rpt

** FILE HIERARCHY **



|74138:4|
|74138:164|
|74138:45|
|bb1_level_in:44|
|tribuf:126|
|tribuf:127|
|tribuf:133|
|tribuf:132|
|tribuf:130|
|tribuf:131|
|tribuf:128|
|tribuf:129|
|bb1_controller_if:139|
|ctrl_if_tcreg:174|
|ctrl_if_tcreg:174|74166:165|
|ctrl_if_tcreg:174|74166:108|
|ctrl_if_tcreg:174|74166:306|
|ctrl_if_tcreg:174|74166:228|
|ctrl_if_tcreg:174|74166:229|
|ctrl_if_tcreg:174|74166:230|
|ctrl_if_tcreg:174|74166:146|
|ctrl_if_tcreg:174|74166:127|


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if.rpt
ctrl_if

***** Logic for device 'ctrl_if' compiled without errors.




Device: EPF6016AQC208-3

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF
    MultiVolt I/O                              = OFF

                                                                                                                             
                                                                B                                                            
                    B B B               B B B                   B                                                            
                    B B B               B B B           B       1                                                            
                    1 1 1 B C C C C     1 1 1 B B B B B B B     _ B         B B                                              
                    _ _ _ B t t t t     _ _ _ B B B B B 1 B     T B         B B                                              
                    H H H 1 r r r r     H H H 1 1 1 1 1 _ 1   R C 1         1 1 R R R R R R R R R R R R     R R R R R R R R  
                    c c c _ l l l l     c c c _ _ _ _ _ b _ B E _ _         _ _ E E E E E E E E E E E E     E E E E E E E E  
                    o o o T _ _ _ _     o o o b b b b b u b B S o b       ^ b b S S S S S S S S S S S S     S S S S S S S S  
                    a a a C d d d a V   a a a u u u u u r u 1 E n u ^ V   D u u E E E E E E E E E E E E V   E E E E E E E E  
                    r r r _ a a a d C   r r r r r r r r s r _ R _ r D C   A r r R R R R R R R R R R R R C   R R R R R R R R  
                    s s s r t t t r C G s s s s s s s s t s G V o s C C G T s s V V V V V V V V V V V V C G V V V V V V V V  
                    e e e d a a a _ I N e e e t t t t t 1 t _ E f t L I N A t t E E E E E E E E E E E E I N E E E E E E E E  
                    1 2 3 y 1 7 6 0 O D 4 5 6 8 0 1 2 3 0 4 M D f 5 K O D 0 6 7 D D D D D D D D D D D D O D D D D D D D D D  
                  ----------------------------------------------------------------------------------------------------------_ 
                 / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
                /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
  BB1_Hcoarse0 |  1                                                                                                         156 | RESERVED 
    BB1_burst9 |  2                                                                                                         155 | RESERVED 
  BB1_Hcoarse7 |  3                                                                                                         154 | RESERVED 
       Ctrl_WE |  4                                                                                                         153 | RESERVED 
   TC_ser_data |  5                                                                                                         152 | Ctrl_adr_4 
          ^nCE |  6                                                                                                         151 | Ctrl_adr_3 
           GND |  7                                                                                                         150 | ^CONF_DONE 
        VCCINT |  8                                                                                                         149 | VCCIO 
         VCCIO |  9                                                                                                         148 | VCCINT 
      RESERVED | 10                                                                                                         147 | GND 
      RESERVED | 11                                                                                                         146 | Ctrl_RD 
      RESERVED | 12                                                                                                         145 | RESERVED 
      RESERVED | 13                                                                                                         144 | RESERVED 
      RESERVED | 14                                                                                                         143 | RESERVED 
      RESERVED | 15                                                                                                         142 | RESERVED 
    BB1_Hfine3 | 16                                                                                                         141 | RESERVED 
  BB1_Hcoarse8 | 17                                                                                                         140 | BB1_Hfine2 
 BB1_linetype3 | 18                                                                                                         139 | BB1_Hfine7 
&BB1_linetype2 | 19                                                                                                         138 | BB1_Hfine6 
 BB1_linetype1 | 20                                                                                                         137 | BB1_Hfine5 
 BB1_linetype0 | 21                                                                                                         136 | BB1_Hcoarse9 
    BB1_pedoff | 22                                                                                                         135 | BB1_Hcoarse10 
    BB1_Hfine4 | 23                                                                                                         134 | BB1_Hfine0 
           clk | 24                                                                                                         133 | BB1_Hfine1 
           GND | 25                                                                                                         132 | TC_SER_CLK 
        VCCINT | 26                                                                                                         131 | VCCIO 
         VCCIO | 27                                             EPF6016AQC208-3                                             130 | VCCINT 
    Ctrl_adr_1 | 28                                                                                                         129 | GND 
      RESERVED | 29                                                                                                         128 | Ctrl_adr_2 
      RESERVED | 30                                                                                                         127 | RESERVED 
      RESERVED | 31                                                                                                         126 | RESERVED 
      RESERVED | 32                                                                                                         125 | RESERVED 
      RESERVED | 33                                                                                                         124 | RESERVED 
      RESERVED | 34                                                                                                         123 | RESERVED 
      RESERVED | 35                                                                                                         122 | RESERVED 
      RESERVED | 36                                                                                                         121 | RESERVED 
      RESERVED | 37                                                                                                         120 | RESERVED 
      RESERVED | 38                                                                                                         119 | RESERVED 
      RESERVED | 39                                                                                                         118 | RESERVED 
      RESERVED | 40                                                                                                         117 | RESERVED 
      RESERVED | 41                                                                                                         116 | RESERVED 
      RESERVED | 42                                                                                                         115 | RESERVED 
           GND | 43                                                                                                         114 | RESERVED 
        VCCINT | 44                                                                                                         113 | RESERVED 
         VCCIO | 45                                                                                                         112 | VCCIO 
         ^MSEL | 46                                                                                                         111 | VCCINT 
      RESERVED | 47                                                                                                         110 | GND 
      RESERVED | 48                                                                                                         109 | RESERVED 
      RESERVED | 49                                                                                                         108 | RESERVED 
      RESERVED | 50                                                                                                         107 | &BB2_lev 
      RESERVED | 51                                                                                                         106 | BB1_lev 
      RESERVED | 52                                                                                                         105 | RESERVED 
               |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
                \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
                 \----------------------------------------------------------------------------------------------------------- 
                    R R R R C C C C C G V R R R R R R R R R R R R R ^ G V ^ R R R R R R R R R R R R R R G V R R R R R R R R  
                    E E E E t t t t t N C E E E E E E E E E E E E E n N C n E E E E E E E E E E E E E E N C E E E E E E E E  
                    S S S S r r r r r D C S S S S S S S S S S S S S C D C S S S S S S S S S S S S S S S D C S S S S S S S S  
                    E E E E l l l l l   I E E E E E E E E E E E E E O   I T E E E E E E E E E E E E E E   I E E E E E E E E  
                    R R R R _ _ _ _ _   O R R R R R R R R R R R R R N   O A R R R R R R R R R R R R R R   O R R R R R R R R  
                    V V V V d d d d d     V V V V V V V V V V V V V F     T V V V V V V V V V V V V V V     V V V V V V V V  
                    E E E E a a a a a     E E E E E E E E E E E E E I     U E E E E E E E E E E E E E E     E E E E E E E E  
                    D D D D t t t t t     D D D D D D D D D D D D D G     S D D D D D D D D D D D D D D     D D D D D D D D  
                            a a a a a                                                                                        
                            0 2 5 3 4                                                                                        
                                                                                                                             
                                                                                                                             
                                                                                                                             
                                                                                                                             


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if.rpt
ctrl_if

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A1       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
A2       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
A3       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
A4       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    3/22( 13%)      1/4
A5       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
A6       4/10( 40%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      3/22( 13%)    3/22( 13%)      2/4
A7       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
A8       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
A9       2/10( 20%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      2/4
A10     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    2/22(  9%)      1/4
A11      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
A12      3/10( 30%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      1/4
B1       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
B2       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
B3       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
B5      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    3/22( 13%)      1/4
B6       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
B7       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
B8       5/10( 50%)   3/10( 30%)   0/10(  0%)    0/2    0/2      0/1     0/1      3/22( 13%)    3/22( 13%)      0/4
B9       2/10( 20%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    3/22( 13%)      1/4
B10      2/10( 20%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      1/4
B11     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    2/22(  9%)      1/4
B15      2/10( 20%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      3/22( 13%)    3/22( 13%)      0/4
C1       2/10( 20%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    4/22( 18%)      1/4
C2       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
C3       2/10( 20%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      1/4
C4       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
C5       4/10( 40%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      2/22(  9%)    3/22( 13%)      2/4
C6       2/10( 20%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      1/4
C7       2/10( 20%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      2/4
C8       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
C9       4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    2/22(  9%)      1/4
C10      5/10( 50%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    2/22(  9%)      1/4
C11     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    2/22(  9%)      1/4
C13      3/10( 30%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    1/22(  4%)      1/4
E1       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
E3       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
E5       5/10( 50%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    4/22( 18%)      1/4
E7       6/10( 60%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      5/22( 22%)    3/22( 13%)      1/4
E10     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    4/22( 18%)      1/4
E11      9/10( 90%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    2/22(  9%)      1/4
E14      5/10( 50%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    3/22( 13%)      1/4
F15      2/10( 20%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            54/167    ( 32%)
Total logic cells used:                        147/1320   ( 11%)
Average fan-in:                                 2.36/4    ( 59%)
Total fan-in:                                 347/5280    (  6%)

Total input pins required:                      11
Total output pins required:                     39
Total bidirectional pins required:               8
Total reserved pins required                     0
Total logic cells required:                    147
Total flipflops required:                      121
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                         3/1320   (  0%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      1   1   1   9   1   4   1   1   2  10   1   3   0   0   0   0   0   0   0   0   0   0     35
 B:      1   1   1   0  10   1   1   5   2   2  10   0   0   0   2   0   0   0   0   0   0   0     36
 C:      2   1   2   1   4   2   2   1   4   5  10   0   3   0   0   0   0   0   0   0   0   0     37
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 E:      1   0   1   0   5   0   6   0   0  10   9   0   0   5   0   0   0   0   0   0   0   0     37
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0      2

Total:   5   3   5  10  20   7  10   7   8  27  30   3   3   5   4   0   0   0   0   0   0   0    147



Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if.rpt
ctrl_if

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 106      -    F    --      INPUT               0    0    0    1  BB1_lev
 107      -    F    --      INPUT               0    0    0    1  BB2_lev
  24      -    -    --      INPUT  G            0    0    0    0  clk
 201      -    -    03      INPUT               0    0    0    8  Ctrl_adr_0
  28      -    -    --      INPUT               0    0    0   16  Ctrl_adr_1
 128      -    -    --      INPUT               0    0    0   16  Ctrl_adr_2
 151      -    B    --      INPUT               0    0    0    4  Ctrl_adr_3
 152      -    B    --      INPUT               0    0    0    4  Ctrl_adr_4
  57      -    -    01      BIDIR               0    1    0   13  Ctrl_data0
 204      -    -    01      BIDIR               0    1    0   13  Ctrl_data1
  58      -    -    02      BIDIR               0    0    0   13  Ctrl_data2
  60      -    -    03      BIDIR               0    0    0   12  Ctrl_data3
  61      -    -    03      BIDIR               0    0    0   12  Ctrl_data4
  59      -    -    02      BIDIR               0    0    0   13  Ctrl_data5
 202      -    -    02      BIDIR               0    0    0   13  Ctrl_data6
 203      -    -    02      BIDIR               0    0    0   13  Ctrl_data7
 146      -    B    --      INPUT               0    0    0    1  Ctrl_RD
   4      -    B    --      INPUT               0    0    0    3  Ctrl_WE
 132      -    -    --      INPUT               0    0    0    8  TC_SER_CLK


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if.rpt
ctrl_if

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 194      -    -    06     OUTPUT           $   0    1    0    0  BB1_burst0
 193      -    -    06     OUTPUT           $   0    1    0    0  BB1_burst1
 192      -    -    07     OUTPUT           $   0    1    0    0  BB1_burst2
 191      -    -    07     OUTPUT           $   0    1    0    0  BB1_burst3
 189      -    -    09     OUTPUT           $   0    1    0    0  BB1_burst4
 185      -    -    11     OUTPUT           $   0    1    0    0  BB1_burst5
 180      -    -    12     OUTPUT           $   0    1    0    0  BB1_burst6
 179      -    -    13     OUTPUT           $   0    1    0    0  BB1_burst7
 195      -    -    05     OUTPUT           $   0    1    0    0  BB1_burst8
   2      -    A    --     OUTPUT               0    1    0    0  BB1_burst9
 190      -    -    08     OUTPUT           $   0    1    0    0  BB1_burst10
 188      -    -    09     OUTPUT               0    1    0    0  BB1_G_M
   1      -    A    --     OUTPUT               0    1    0    0  BB1_Hcoarse0
 208      -    A    --     OUTPUT               0    1    0    0  BB1_Hcoarse1
 207      -    A    --     OUTPUT               0    1    0    0  BB1_Hcoarse2
 206      -    A    --     OUTPUT               0    1    0    0  BB1_Hcoarse3
 198      -    -    04     OUTPUT           $   0    1    0    0  BB1_Hcoarse4
 197      -    -    04     OUTPUT           $   0    1    0    0  BB1_Hcoarse5
 196      -    -    05     OUTPUT           $   0    1    0    0  BB1_Hcoarse6
   3      -    A    --     OUTPUT               0    1    0    0  BB1_Hcoarse7
  17      -    C    --     OUTPUT               0    1    0    0  BB1_Hcoarse8
 136      -    C    --     OUTPUT               0    1    0    0  BB1_Hcoarse9
 135      -    C    --     OUTPUT               0    1    0    0  BB1_Hcoarse10
 134      -    C    --     OUTPUT               0    1    0    0  BB1_Hfine0
 133      -    C    --     OUTPUT               0    1    0    0  BB1_Hfine1
 140      -    C    --     OUTPUT               0    1    0    0  BB1_Hfine2
  16      -    C    --     OUTPUT               0    1    0    0  BB1_Hfine3
  23      -    C    --     OUTPUT               0    1    0    0  BB1_Hfine4
 137      -    C    --     OUTPUT               0    1    0    0  BB1_Hfine5
 138      -    C    --     OUTPUT               0    1    0    0  BB1_Hfine6
 139      -    C    --     OUTPUT               0    1    0    0  BB1_Hfine7
  21      -    C    --     OUTPUT           $   0    1    0    0  BB1_linetype0
  20      -    C    --     OUTPUT               0    1    0    0  BB1_linetype1
  19      -    C    --     OUTPUT               0    1    0    0  BB1_linetype2
  18      -    C    --     OUTPUT               0    1    0    0  BB1_linetype3
  22      -    C    --     OUTPUT               0    1    0    0  BB1_pedoff
 186      -    -    11     OUTPUT               0    1    0    0  BB1_TC_on_off
 205      -    A    --     OUTPUT               0    1    0    0  BB1_TC_rdy
  57      -    -    01        TRI               0    1    0   13  Ctrl_data0
 204      -    -    01        TRI               0    1    0   13  Ctrl_data1
  58      -    -    02        TRI               0    0    0   13  Ctrl_data2
  60      -    -    03        TRI               0    0    0   12  Ctrl_data3
  61      -    -    03        TRI               0    0    0   12  Ctrl_data4
  59      -    -    02        TRI               0    0    0   13  Ctrl_data5
 202      -    -    02        TRI               0    0    0   13  Ctrl_data6
 203      -    -    02        TRI               0    0    0   13  Ctrl_data7
   5      -    B    --     OUTPUT               0    1    0    0  TC_ser_data


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if.rpt
ctrl_if

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      2    C    03        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:14
   -      3    C    04        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:16
   -      1    C    07        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:18
   -      1    C    01        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:20
   -      1    C    05        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:22
   -      2    C    13        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:46
   -      1    C    13        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:48
   -      3    C    13        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:50
   -      4    C    05        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:52
   -      5    C    05        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:54
   -      2    C    05        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:56
   -      1    C    06        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:58
   -      2    C    07        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:60
   -      3    A    11        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:62
   -      2    A    07        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:64
   -      1    A    06        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|:66
   -      1    C    03        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_H_hi10 (|BB1_CONTROLLER_IF:139|:68)
   -      2    C    02        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_H_hi9 (|BB1_CONTROLLER_IF:139|:69)
   -      4    C    09        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_H_hi8 (|BB1_CONTROLLER_IF:139|:70)
   -      9    A    04        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_H_low7 (|BB1_CONTROLLER_IF:139|:79)
   -      3    A    04        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_H_low6 (|BB1_CONTROLLER_IF:139|:80)
   -      1    A    04        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_H_low5 (|BB1_CONTROLLER_IF:139|:81)
   -      6    A    04        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_H_low4 (|BB1_CONTROLLER_IF:139|:82)
   -      4    A    04        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_H_low3 (|BB1_CONTROLLER_IF:139|:83)
   -      5    A    04        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_H_low2 (|BB1_CONTROLLER_IF:139|:84)
   -      7    A    04        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_H_low1 (|BB1_CONTROLLER_IF:139|:85)
   -      8    A    04        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_H_low0 (|BB1_CONTROLLER_IF:139|:86)
   -      2    A    12        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_Burst_low7 (|BB1_CONTROLLER_IF:139|:87)
   -      1    A    12        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_Burst_low6 (|BB1_CONTROLLER_IF:139|:88)
   -      6    A    12        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_Burst_low5 (|BB1_CONTROLLER_IF:139|:89)
   -      6    A    09        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_Burst_low4 (|BB1_CONTROLLER_IF:139|:90)
   -      6    A    08        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_Burst_low3 (|BB1_CONTROLLER_IF:139|:91)
   -      2    A    06        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_Burst_low2 (|BB1_CONTROLLER_IF:139|:92)
   -      3    A    06        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_Burst_low1 (|BB1_CONTROLLER_IF:139|:93)
   -      6    A    06        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_Burst_low0 (|BB1_CONTROLLER_IF:139|:94)
   -      7    A    09        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_Burst_hi10 (|BB1_CONTROLLER_IF:139|:95)
   -      2    A    03        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_Burst_hi9 (|BB1_CONTROLLER_IF:139|:96)
   -      2    A    05        DFF              0    2    1    0  |BB1_CONTROLLER_IF:139|vec_Burst_hi8 (|BB1_CONTROLLER_IF:139|:97)
   -      2    F    15        DFF   +          1    0    1    0  |BB1_LEVEL_IN:44|:4
   -      1    F    15        DFF   +          1    0    1    0  |BB1_LEVEL_IN:44|:6
   -      5    B    05        DFF              0    3    0    1  |ctrl_if_tcreg:174|:94
   -     10    B    05        DFF              0    3    0    1  |ctrl_if_tcreg:174|:95
   -      6    B    06        OR2              1    1    0   10  |ctrl_if_tcreg:174|:98
   -      5    A    10        DFF              0    2    0    1  |ctrl_if_tcreg:174|:113
   -      4    A    10        OR2              1    1    0    9  |ctrl_if_tcreg:174|:117
   -      5    C    11        DFF              0    3    0    1  |ctrl_if_tcreg:174|:132
   -     10    C    11        DFF              0    3    0    1  |ctrl_if_tcreg:174|:133
   -      1    C    09        OR2              1    1    0   10  |ctrl_if_tcreg:174|:136
   -      1    B    10        DFF              0    3    0    1  |ctrl_if_tcreg:174|:151
   -      6    B    10        DFF              0    3    0    1  |ctrl_if_tcreg:174|:152
   -      5    E    11        OR2              1    1    0   10  |ctrl_if_tcreg:174|:155
   -      4    E    10        DFF              0    3    0    1  |ctrl_if_tcreg:174|:186
   -     10    E    10        DFF              0    3    0    1  |ctrl_if_tcreg:174|:187
   -      7    E    14        DFF              0    3    0    1  |ctrl_if_tcreg:174|:188
   -      2    E    14        DFF              0    3    0    1  |ctrl_if_tcreg:174|:189
   -      7    C    10        DFF              0    3    0    1  |ctrl_if_tcreg:174|:190
   -      2    C    10        DFF              0    3    0    1  |ctrl_if_tcreg:174|:191
   -      1    E    01        OR2              1    1    0   10  |ctrl_if_tcreg:174|:198
   -      3    E    03        OR2              1    1    0   10  |ctrl_if_tcreg:174|:199
   -      5    E    07        OR2              1    1    0   10  |ctrl_if_tcreg:174|:200
   -      1    B    11        DFF              0    3    0    1  |ctrl_if_tcreg:174|:292
   -      6    B    11        DFF              0    3    0    1  |ctrl_if_tcreg:174|:293
   -      2    B    02        OR2              1    1    0   12  |ctrl_if_tcreg:174|:296
   -      2    B    09        DFF              2    3    1    0  |ctrl_if_tcreg:174|TC_data (|ctrl_if_tcreg:174|:311)
   -      6    B    09        DFF              2    3    0    1  |ctrl_if_tcreg:174|:312
   -      6    B    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:108|:15
   -      1    B    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:108|:16
   -      7    B    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:108|:17
   -      2    B    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:108|:18
   -      8    B    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:108|:19
   -      3    B    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:108|:20
   -      9    B    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:108|:21
   -      4    B    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:108|QH (|ctrl_if_tcreg:174|74166:108|:22)
   -     10    A    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:127|:15
   -      9    A    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:127|:16
   -      6    A    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:127|:17
   -      1    A    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:127|:18
   -      8    A    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:127|:19
   -      3    A    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:127|:20
   -      7    A    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:127|:21
   -      2    A    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:127|QH (|ctrl_if_tcreg:174|74166:127|:22)
   -      8    C    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:146|:15
   -      2    C    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:146|:16
   -      7    C    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:146|:17
   -      1    C    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:146|:18
   -      6    C    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:146|:19
   -      3    C    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:146|:20
   -      9    C    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:146|:21
   -      4    C    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:146|QH (|ctrl_if_tcreg:174|74166:146|:22)
   -     10    E    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:165|:15
   -      9    E    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:165|:16
   -      3    E    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:165|:17
   -      8    E    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:165|:18
   -      2    E    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:165|:19
   -      7    E    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:165|:20
   -      1    E    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:165|:21
   -      6    E    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:165|QH (|ctrl_if_tcreg:174|74166:165|:22)
   -      6    E    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:228|:15
   -      1    E    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:228|:16
   -      7    E    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:228|:17
   -      3    E    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:228|:18
   -      9    E    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:228|:19
   -      2    E    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:228|:20
   -      8    E    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:228|:21
   -      5    E    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:228|QH (|ctrl_if_tcreg:174|74166:228|:22)
   -      6    E    14        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:229|:15
   -      1    E    14        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:229|:16
   -      4    E    14        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:229|:17
   -      7    E    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:229|:18
   -      2    E    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:229|:19
   -      6    E    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:229|:20
   -      1    E    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:229|:21
   -      3    E    05        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:229|QH (|ctrl_if_tcreg:174|74166:229|:22)
   -      1    C    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:230|:15
   -      6    C    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:230|:16
   -      4    C    10        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:230|:17
   -      8    E    07        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:230|:18
   -      7    E    07        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:230|:19
   -      2    E    07        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:230|:20
   -      6    E    07        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:230|:21
   -      1    E    07        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:230|QH (|ctrl_if_tcreg:174|74166:230|:22)
   -      7    B    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:306|:15
   -      2    B    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:306|:16
   -      8    B    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:306|:17
   -      4    B    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:306|:18
   -     10    B    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:306|:19
   -      3    B    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:306|:20
   -      9    B    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:306|:21
   -      5    B    11        DFF              0    4    0    1  |ctrl_if_tcreg:174|74166:306|QH (|ctrl_if_tcreg:174|74166:306|:22)
   -      4    B    01       AND2              3    0    0    5  |74138:4|:1
   -      2    C    09       AND2        !     3    1    0    8  |74138:4|Y0N (|74138:4|:15)
   -      2    A    04       AND2        !     3    1    0    8  |74138:4|Y1N (|74138:4|:16)
   -      5    A    01       AND2        !     3    1    0    8  |74138:4|Y2N (|74138:4|:17)
   -      2    A    02       AND2        !     3    1    0    6  |74138:4|Y3N (|74138:4|:18)
   -      3    C    09       AND2        !     3    1    0    8  |74138:4|Y4N (|74138:4|:19)
   -      6    B    15       AND2    s         3    0    0    1  |74138:45|Y5N~1 (|74138:45|~20~1)
   -      1    B    15       AND2        !     3    1    0    0  |74138:45|Y5N (|74138:45|:20)
   -      6    B    03       AND2        !     2    1    0   11  |74138:164|Y0N (|74138:164|:15)
   -      5    B    08       AND2        !     2    1    0   11  |74138:164|Y1N (|74138:164|:16)
   -      4    C    01       AND2        !     2    1    0   11  |74138:164|Y2N (|74138:164|:17)
   -      1    B    08       AND2        !     2    1    0   11  |74138:164|Y3N (|74138:164|:18)
   -      2    C    08       AND2        !     2    1    0   11  |74138:164|Y4N (|74138:164|:19)
   -      3    B    08       AND2        !     2    1    0   11  |74138:164|Y5N (|74138:164|:20)
   -      2    B    07       AND2    s   !     4    0    0    6  |74138:164|Y6N~1 (|74138:164|~21~1)
   -      3    C    06       AND2        !     2    1    0   11  |74138:164|Y6N (|74138:164|:21)
   -      6    B    08       AND2    s         4    0    0    4  |74138:164|Y7N~1 (|74138:164|~22~1)
   -      2    B    08       AND2        !     2    1    0   10  |74138:164|Y7N (|74138:164|:22)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if.rpt
ctrl_if

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       4/ 96(  4%)    20/ 48( 41%)     0/ 48(  0%)    0/20(  0%)      7/20( 35%)     0/20(  0%)
B:       3/ 96(  3%)    20/ 48( 41%)     1/ 48(  2%)    4/20( 20%)      1/20(  5%)     0/20(  0%)
C:       9/ 96(  9%)    22/ 48( 45%)     3/ 48(  6%)    0/20(  0%)     16/20( 80%)     0/20(  0%)
D:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
E:       7/ 96(  7%)    12/ 48( 25%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
F:       2/ 96(  2%)     0/ 48(  0%)     2/ 48(  4%)    2/20( 10%)      0/20(  0%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      4/20( 20%)     0/4(  0%)      0/4(  0%)       2/4( 50%)
02:      4/20( 20%)     0/4(  0%)      0/4(  0%)       4/4(100%)
03:      3/20( 15%)     1/4( 25%)      0/4(  0%)       2/4( 50%)
04:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
05:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
06:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
07:      2/20( 10%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
08:      4/20( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
09:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
10:      4/20( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      3/20( 15%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
12:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
13:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
14:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if.rpt
ctrl_if

** CLOCK SIGNALS **

Type     Fan-out       Name
LCELL       12         |ctrl_if_tcreg:174|:296
LCELL       10         |ctrl_if_tcreg:174|:199
LCELL       10         |ctrl_if_tcreg:174|:98
LCELL       10         |ctrl_if_tcreg:174|:136
LCELL       10         |ctrl_if_tcreg:174|:155
LCELL       10         |ctrl_if_tcreg:174|:198
LCELL       10         |ctrl_if_tcreg:174|:200
LCELL        9         |ctrl_if_tcreg:174|:117
LCELL        8         |74138:4|Y2N
LCELL        8         |74138:4|Y1N
LCELL        8         |74138:4|Y0N
LCELL        8         |74138:4|Y4N
LCELL        6         |74138:4|Y3N
INPUT        2         clk


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if.rpt
ctrl_if

** EQUATIONS **

BB1_lev  : INPUT;
BB2_lev  : INPUT;
clk      : INPUT;
Ctrl_adr_0 : INPUT;
Ctrl_adr_1 : INPUT;
Ctrl_adr_2 : INPUT;
Ctrl_adr_3 : INPUT;
Ctrl_adr_4 : INPUT;
Ctrl_RD  : INPUT;
Ctrl_WE  : INPUT;
TC_SER_CLK : INPUT;

-- Node name is 'BB1_burst0' 
-- Equation name is 'BB1_burst0', type is output 
BB1_burst0 =  _LC6_A6;

-- Node name is 'BB1_burst1' 
-- Equation name is 'BB1_burst1', type is output 
BB1_burst1 =  _LC3_A6;

-- Node name is 'BB1_burst2' 
-- Equation name is 'BB1_burst2', type is output 
BB1_burst2 =  _LC2_A6;

-- Node name is 'BB1_burst3' 
-- Equation name is 'BB1_burst3', type is output 
BB1_burst3 =  _LC6_A8;

-- Node name is 'BB1_burst4' 
-- Equation name is 'BB1_burst4', type is output 
BB1_burst4 =  _LC6_A9;

-- Node name is 'BB1_burst5' 
-- Equation name is 'BB1_burst5', type is output 
BB1_burst5 =  _LC6_A12;

-- Node name is 'BB1_burst6' 
-- Equation name is 'BB1_burst6', type is output 
BB1_burst6 =  _LC1_A12;

-- Node name is 'BB1_burst7' 
-- Equation name is 'BB1_burst7', type is output 
BB1_burst7 =  _LC2_A12;

-- Node name is 'BB1_burst8' 
-- Equation name is 'BB1_burst8', type is output 
BB1_burst8 =  _LC2_A5;

-- Node name is 'BB1_burst9' 
-- Equation name is 'BB1_burst9', type is output 
BB1_burst9 =  _LC2_A3;

-- Node name is 'BB1_burst10' 
-- Equation name is 'BB1_burst10', type is output 
BB1_burst10 =  _LC7_A9;

-- Node name is 'BB1_G_M' 
-- Equation name is 'BB1_G_M', type is output 
BB1_G_M  =  _LC3_A11;

-- Node name is 'BB1_Hcoarse0' 
-- Equation name is 'BB1_Hcoarse0', type is output 
BB1_Hcoarse0 =  _LC8_A4;

-- Node name is 'BB1_Hcoarse1' 
-- Equation name is 'BB1_Hcoarse1', type is output 
BB1_Hcoarse1 =  _LC7_A4;

-- Node name is 'BB1_Hcoarse2' 
-- Equation name is 'BB1_Hcoarse2', type is output 
BB1_Hcoarse2 =  _LC5_A4;

-- Node name is 'BB1_Hcoarse3' 
-- Equation name is 'BB1_Hcoarse3', type is output 
BB1_Hcoarse3 =  _LC4_A4;

-- Node name is 'BB1_Hcoarse4' 
-- Equation name is 'BB1_Hcoarse4', type is output 
BB1_Hcoarse4 =  _LC6_A4;

-- Node name is 'BB1_Hcoarse5' 
-- Equation name is 'BB1_Hcoarse5', type is output 
BB1_Hcoarse5 =  _LC1_A4;

-- Node name is 'BB1_Hcoarse6' 
-- Equation name is 'BB1_Hcoarse6', type is output 
BB1_Hcoarse6 =  _LC3_A4;

-- Node name is 'BB1_Hcoarse7' 
-- Equation name is 'BB1_Hcoarse7', type is output 
BB1_Hcoarse7 =  _LC9_A4;

-- Node name is 'BB1_Hcoarse8' 
-- Equation name is 'BB1_Hcoarse8', type is output 
BB1_Hcoarse8 =  _LC4_C9;

-- Node name is 'BB1_Hcoarse9' 
-- Equation name is 'BB1_Hcoarse9', type is output 
BB1_Hcoarse9 =  _LC2_C2;

-- Node name is 'BB1_Hcoarse10' 
-- Equation name is 'BB1_Hcoarse10', type is output 
BB1_Hcoarse10 =  _LC1_C3;

-- Node name is 'BB1_Hfine0' 
-- Equation name is 'BB1_Hfine0', type is output 
BB1_Hfine0 =  _LC2_C7;

-- Node name is 'BB1_Hfine1' 
-- Equation name is 'BB1_Hfine1', type is output 
BB1_Hfine1 =  _LC1_C6;

-- Node name is 'BB1_Hfine2' 
-- Equation name is 'BB1_Hfine2', type is output 
BB1_Hfine2 =  _LC2_C5;

-- Node name is 'BB1_Hfine3' 
-- Equation name is 'BB1_Hfine3', type is output 
BB1_Hfine3 =  _LC5_C5;

-- Node name is 'BB1_Hfine4' 
-- Equation name is 'BB1_Hfine4', type is output 
BB1_Hfine4 =  _LC4_C5;

-- Node name is 'BB1_Hfine5' 
-- Equation name is 'BB1_Hfine5', type is output 
BB1_Hfine5 =  _LC3_C13;

-- Node name is 'BB1_Hfine6' 
-- Equation name is 'BB1_Hfine6', type is output 
BB1_Hfine6 =  _LC1_C13;

-- Node name is 'BB1_Hfine7' 
-- Equation name is 'BB1_Hfine7', type is output 
BB1_Hfine7 =  _LC2_C13;

-- Node name is 'BB1_linetype0' 
-- Equation name is 'BB1_linetype0', type is output 
BB1_linetype0 =  _LC1_C1;

-- Node name is 'BB1_linetype1' 
-- Equation name is 'BB1_linetype1', type is output 
BB1_linetype1 =  _LC1_C7;

-- Node name is 'BB1_linetype2' 
-- Equation name is 'BB1_linetype2', type is output 
BB1_linetype2 =  _LC3_C4;

-- Node name is 'BB1_linetype3' 
-- Equation name is 'BB1_linetype3', type is output 
BB1_linetype3 =  _LC2_C3;

-- Node name is 'BB1_pedoff' 
-- Equation name is 'BB1_pedoff', type is output 
BB1_pedoff =  _LC1_C5;

-- Node name is 'BB1_TC_on_off' 
-- Equation name is 'BB1_TC_on_off', type is output 
BB1_TC_on_off =  _LC2_A7;

-- Node name is 'BB1_TC_rdy' 
-- Equation name is 'BB1_TC_rdy', type is output 
BB1_TC_rdy =  _LC1_A6;

-- Node name is 'Ctrl_data0' 
-- Equation name is 'Ctrl_data0', type is bidir 
Ctrl_data0 = TRI(_LC1_F15, !_LC1_B15);

-- Node name is 'Ctrl_data1' 
-- Equation name is 'Ctrl_data1', type is bidir 
Ctrl_data1 = TRI(_LC2_F15, !_LC1_B15);

-- Node name is 'Ctrl_data2' 
-- Equation name is 'Ctrl_data2', type is bidir 
Ctrl_data2 = TRI(GND, !_LC1_B15);

-- Node name is 'Ctrl_data3' 
-- Equation name is 'Ctrl_data3', type is bidir 
Ctrl_data3 = TRI(GND, !_LC1_B15);

-- Node name is 'Ctrl_data4' 
-- Equation name is 'Ctrl_data4', type is bidir 
Ctrl_data4 = TRI(GND, !_LC1_B15);

-- Node name is 'Ctrl_data5' 
-- Equation name is 'Ctrl_data5', type is bidir 
Ctrl_data5 = TRI(GND, !_LC1_B15);

-- Node name is 'Ctrl_data6' 
-- Equation name is 'Ctrl_data6', type is bidir 
Ctrl_data6 = TRI(GND, !_LC1_B15);

-- Node name is 'Ctrl_data7' 
-- Equation name is 'Ctrl_data7', type is bidir 
Ctrl_data7 = TRI(GND, !_LC1_B15);

-- Node name is 'TC_ser_data' 
-- Equation name is 'TC_ser_data', type is output 
TC_ser_data =  _LC2_B9;

-- Node name is '|BB1_CONTROLLER_IF:139|:97' = '|BB1_CONTROLLER_IF:139|vec_Burst_hi8' 
-- Equation name is '_LC2_A5', type is buried 
_LC2_A5  = DFF( Ctrl_data0, !_LC2_A2,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:96' = '|BB1_CONTROLLER_IF:139|vec_Burst_hi9' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = DFF( Ctrl_data1, !_LC2_A2,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:95' = '|BB1_CONTROLLER_IF:139|vec_Burst_hi10' 
-- Equation name is '_LC7_A9', type is buried 
_LC7_A9  = DFF( Ctrl_data2, !_LC2_A2,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:94' = '|BB1_CONTROLLER_IF:139|vec_Burst_low0' 
-- Equation name is '_LC6_A6', type is buried 
_LC6_A6  = DFF( Ctrl_data0, !_LC5_A1,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:93' = '|BB1_CONTROLLER_IF:139|vec_Burst_low1' 
-- Equation name is '_LC3_A6', type is buried 
_LC3_A6  = DFF( Ctrl_data1, !_LC5_A1,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:92' = '|BB1_CONTROLLER_IF:139|vec_Burst_low2' 
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = DFF( Ctrl_data2, !_LC5_A1,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:91' = '|BB1_CONTROLLER_IF:139|vec_Burst_low3' 
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = DFF( Ctrl_data3, !_LC5_A1,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:90' = '|BB1_CONTROLLER_IF:139|vec_Burst_low4' 
-- Equation name is '_LC6_A9', type is buried 
_LC6_A9  = DFF( Ctrl_data4, !_LC5_A1,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:89' = '|BB1_CONTROLLER_IF:139|vec_Burst_low5' 
-- Equation name is '_LC6_A12', type is buried 
_LC6_A12 = DFF( Ctrl_data5, !_LC5_A1,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:88' = '|BB1_CONTROLLER_IF:139|vec_Burst_low6' 
-- Equation name is '_LC1_A12', type is buried 
_LC1_A12 = DFF( Ctrl_data6, !_LC5_A1,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:87' = '|BB1_CONTROLLER_IF:139|vec_Burst_low7' 
-- Equation name is '_LC2_A12', type is buried 
_LC2_A12 = DFF( Ctrl_data7, !_LC5_A1,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:70' = '|BB1_CONTROLLER_IF:139|vec_H_hi8' 
-- Equation name is '_LC4_C9', type is buried 
_LC4_C9  = DFF( Ctrl_data0, !_LC2_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:69' = '|BB1_CONTROLLER_IF:139|vec_H_hi9' 
-- Equation name is '_LC2_C2', type is buried 
_LC2_C2  = DFF( Ctrl_data1, !_LC2_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:68' = '|BB1_CONTROLLER_IF:139|vec_H_hi10' 
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = DFF( Ctrl_data2, !_LC2_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:86' = '|BB1_CONTROLLER_IF:139|vec_H_low0' 
-- Equation name is '_LC8_A4', type is buried 
_LC8_A4  = DFF( Ctrl_data0, !_LC2_A4,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:85' = '|BB1_CONTROLLER_IF:139|vec_H_low1' 
-- Equation name is '_LC7_A4', type is buried 
_LC7_A4  = DFF( Ctrl_data1, !_LC2_A4,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:84' = '|BB1_CONTROLLER_IF:139|vec_H_low2' 
-- Equation name is '_LC5_A4', type is buried 
_LC5_A4  = DFF( Ctrl_data2, !_LC2_A4,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:83' = '|BB1_CONTROLLER_IF:139|vec_H_low3' 
-- Equation name is '_LC4_A4', type is buried 
_LC4_A4  = DFF( Ctrl_data3, !_LC2_A4,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:82' = '|BB1_CONTROLLER_IF:139|vec_H_low4' 
-- Equation name is '_LC6_A4', type is buried 
_LC6_A4  = DFF( Ctrl_data4, !_LC2_A4,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:81' = '|BB1_CONTROLLER_IF:139|vec_H_low5' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = DFF( Ctrl_data5, !_LC2_A4,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:80' = '|BB1_CONTROLLER_IF:139|vec_H_low6' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = DFF( Ctrl_data6, !_LC2_A4,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:79' = '|BB1_CONTROLLER_IF:139|vec_H_low7' 
-- Equation name is '_LC9_A4', type is buried 
_LC9_A4  = DFF( Ctrl_data7, !_LC2_A4,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:14' 
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = DFF( Ctrl_data7, !_LC2_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:16' 
-- Equation name is '_LC3_C4', type is buried 
_LC3_C4  = DFF( Ctrl_data6, !_LC2_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:18' 
-- Equation name is '_LC1_C7', type is buried 
_LC1_C7  = DFF( Ctrl_data5, !_LC2_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:20' 
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = DFF( Ctrl_data4, !_LC2_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:22' 
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = DFF( Ctrl_data3, !_LC2_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:46' 
-- Equation name is '_LC2_C13', type is buried 
_LC2_C13 = DFF( Ctrl_data7, !_LC3_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:48' 
-- Equation name is '_LC1_C13', type is buried 
_LC1_C13 = DFF( Ctrl_data6, !_LC3_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:50' 
-- Equation name is '_LC3_C13', type is buried 
_LC3_C13 = DFF( Ctrl_data5, !_LC3_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:52' 
-- Equation name is '_LC4_C5', type is buried 
_LC4_C5  = DFF( Ctrl_data4, !_LC3_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:54' 
-- Equation name is '_LC5_C5', type is buried 
_LC5_C5  = DFF( Ctrl_data3, !_LC3_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:56' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = DFF( Ctrl_data2, !_LC3_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:58' 
-- Equation name is '_LC1_C6', type is buried 
_LC1_C6  = DFF( Ctrl_data1, !_LC3_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:60' 
-- Equation name is '_LC2_C7', type is buried 
_LC2_C7  = DFF( Ctrl_data0, !_LC3_C9,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:62' 
-- Equation name is '_LC3_A11', type is buried 
_LC3_A11 = DFF( Ctrl_data7, !_LC2_A2,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:64' 
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = DFF( Ctrl_data6, !_LC2_A2,  VCC,  VCC);

-- Node name is '|BB1_CONTROLLER_IF:139|:66' 
-- Equation name is '_LC1_A6', type is buried 
_LC1_A6  = DFF( Ctrl_data5, !_LC2_A2,  VCC,  VCC);

-- Node name is '|BB1_LEVEL_IN:44|:4' 
-- Equation name is '_LC2_F15', type is buried 
_LC2_F15 = DFF( BB1_lev, GLOBAL( clk),  VCC,  VCC);

-- Node name is '|BB1_LEVEL_IN:44|:6' 
-- Equation name is '_LC1_F15', type is buried 
_LC1_F15 = DFF( BB2_lev, GLOBAL( clk),  VCC,  VCC);

-- Node name is '|ctrl_if_tcreg:174|:311' = '|ctrl_if_tcreg:174|TC_data' 
-- Equation name is '_LC2_B9', type is buried 
_LC2_B9  = DFF( _EQ001,  _LC2_B2,  VCC,  VCC);
  _EQ001 =  _LC6_B9
         # !Ctrl_adr_1 & !Ctrl_adr_2 & !_LC2_B7;

-- Node name is '|ctrl_if_tcreg:174|:94' 
-- Equation name is '_LC5_B5', type is buried 
_LC5_B5  = DFF( _EQ002,  _LC6_B6,  VCC,  VCC);
  _EQ002 =  _LC10_B5
         # !_LC5_B8;

-- Node name is '|ctrl_if_tcreg:174|:95' 
-- Equation name is '_LC10_B5', type is buried 
_LC10_B5 = DFF( _EQ003,  _LC6_B6,  VCC,  VCC);
  _EQ003 =  _LC5_B8 &  _LC5_E10;

-- Node name is '|ctrl_if_tcreg:174|:98' 
-- Equation name is '_LC6_B6', type is buried 
_LC6_B6  = LCELL( _EQ004);
  _EQ004 = !_LC5_B8
         #  TC_SER_CLK;

-- Node name is '|ctrl_if_tcreg:174|:113' 
-- Equation name is '_LC5_A10', type is buried 
_LC5_A10 = DFF(!_LC2_B8,  _LC4_A10,  VCC,  VCC);

-- Node name is '|ctrl_if_tcreg:174|:117' 
-- Equation name is '_LC4_A10', type is buried 
_LC4_A10 = LCELL( _EQ005);
  _EQ005 = !_LC2_B8
         #  TC_SER_CLK;

-- Node name is '|ctrl_if_tcreg:174|:132' 
-- Equation name is '_LC5_C11', type is buried 
_LC5_C11 = DFF( _EQ006,  _LC1_C9,  VCC,  VCC);
  _EQ006 =  _LC10_C11
         # !_LC3_C6;

-- Node name is '|ctrl_if_tcreg:174|:133' 
-- Equation name is '_LC10_C11', type is buried 
_LC10_C11 = DFF( _EQ007,  _LC1_C9,  VCC,  VCC);
  _EQ007 =  _LC2_A10 &  _LC3_C6;

-- Node name is '|ctrl_if_tcreg:174|:136' 
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = LCELL( _EQ008);
  _EQ008 = !_LC3_C6
         #  TC_SER_CLK;

-- Node name is '|ctrl_if_tcreg:174|:151' 
-- Equation name is '_LC1_B10', type is buried 
_LC1_B10 = DFF( _EQ009,  _LC5_E11,  VCC,  VCC);
  _EQ009 =  _LC6_B10
         # !_LC3_B8;

-- Node name is '|ctrl_if_tcreg:174|:152' 
-- Equation name is '_LC6_B10', type is buried 
_LC6_B10 = DFF( _EQ010,  _LC5_E11,  VCC,  VCC);
  _EQ010 =  _LC3_B8 &  _LC4_C11;

-- Node name is '|ctrl_if_tcreg:174|:155' 
-- Equation name is '_LC5_E11', type is buried 
_LC5_E11 = LCELL( _EQ011);
  _EQ011 = !_LC3_B8
         #  TC_SER_CLK;

-- Node name is '|ctrl_if_tcreg:174|:186' 
-- Equation name is '_LC4_E10', type is buried 
_LC4_E10 = DFF( _EQ012,  _LC1_E1,  VCC,  VCC);
  _EQ012 =  _LC10_E10
         # !_LC4_C1;

-- Node name is '|ctrl_if_tcreg:174|:187' 
-- Equation name is '_LC10_E10', type is buried 
_LC10_E10 = DFF( _EQ013,  _LC1_E1,  VCC,  VCC);
  _EQ013 =  _LC3_E5 &  _LC4_C1;

-- Node name is '|ctrl_if_tcreg:174|:188' 
-- Equation name is '_LC7_E14', type is buried 
_LC7_E14 = DFF( _EQ014,  _LC3_E3,  VCC,  VCC);
  _EQ014 =  _LC2_E14
         # !_LC1_B8;

-- Node name is '|ctrl_if_tcreg:174|:189' 
-- Equation name is '_LC2_E14', type is buried 
_LC2_E14 = DFF( _EQ015,  _LC3_E3,  VCC,  VCC);
  _EQ015 =  _LC1_B8 &  _LC1_E7;

-- Node name is '|ctrl_if_tcreg:174|:190' 
-- Equation name is '_LC7_C10', type is buried 
_LC7_C10 = DFF( _EQ016,  _LC5_E7,  VCC,  VCC);
  _EQ016 =  _LC2_C10
         # !_LC2_C8;

-- Node name is '|ctrl_if_tcreg:174|:191' 
-- Equation name is '_LC2_C10', type is buried 
_LC2_C10 = DFF( _EQ017,  _LC5_E7,  VCC,  VCC);
  _EQ017 =  _LC2_C8 &  _LC6_E11;

-- Node name is '|ctrl_if_tcreg:174|:198' 
-- Equation name is '_LC1_E1', type is buried 
_LC1_E1  = LCELL( _EQ018);
  _EQ018 = !_LC4_C1
         #  TC_SER_CLK;

-- Node name is '|ctrl_if_tcreg:174|:199' 
-- Equation name is '_LC3_E3', type is buried 
_LC3_E3  = LCELL( _EQ019);
  _EQ019 = !_LC1_B8
         #  TC_SER_CLK;

-- Node name is '|ctrl_if_tcreg:174|:200' 
-- Equation name is '_LC5_E7', type is buried 
_LC5_E7  = LCELL( _EQ020);
  _EQ020 = !_LC2_C8
         #  TC_SER_CLK;

-- Node name is '|ctrl_if_tcreg:174|:292' 
-- Equation name is '_LC1_B11', type is buried 
_LC1_B11 = DFF( _EQ021,  _LC2_B2,  VCC,  VCC);
  _EQ021 =  _LC6_B11
         # !_LC6_B3;

-- Node name is '|ctrl_if_tcreg:174|:293' 
-- Equation name is '_LC6_B11', type is buried 
_LC6_B11 = DFF( _EQ022,  _LC2_B2,  VCC,  VCC);
  _EQ022 =  _LC4_B5 &  _LC6_B3;

-- Node name is '|ctrl_if_tcreg:174|:296' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = LCELL( _EQ023);
  _EQ023 =  TC_SER_CLK
         # !_LC6_B3;

-- Node name is '|ctrl_if_tcreg:174|:312' 
-- Equation name is '_LC6_B9', type is buried 
_LC6_B9  = DFF( _EQ024,  _LC2_B2,  VCC,  VCC);
  _EQ024 =  Ctrl_adr_2 &  _LC5_B11
         #  Ctrl_adr_1 &  _LC5_B11
         #  _LC2_B7 &  _LC5_B11;

-- Node name is '|ctrl_if_tcreg:174|74166:108|:22' = '|ctrl_if_tcreg:174|74166:108|QH' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = DFF( _EQ025,  _LC6_B6,  VCC,  VCC);
  _EQ025 =  _LC5_B8 &  _LC9_B5
         #  Ctrl_data0 & !_LC5_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:108|:15' 
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = DFF( _EQ026,  _LC6_B6,  VCC,  VCC);
  _EQ026 =  _LC5_B5 &  _LC5_B8
         #  Ctrl_data7 & !_LC5_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:108|:16' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = DFF( _EQ027,  _LC6_B6,  VCC,  VCC);
  _EQ027 =  _LC5_B8 &  _LC6_B5
         #  Ctrl_data6 & !_LC5_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:108|:17' 
-- Equation name is '_LC7_B5', type is buried 
_LC7_B5  = DFF( _EQ028,  _LC6_B6,  VCC,  VCC);
  _EQ028 =  _LC1_B5 &  _LC5_B8
         #  Ctrl_data5 & !_LC5_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:108|:18' 
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = DFF( _EQ029,  _LC6_B6,  VCC,  VCC);
  _EQ029 =  _LC5_B8 &  _LC7_B5
         #  Ctrl_data4 & !_LC5_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:108|:19' 
-- Equation name is '_LC8_B5', type is buried 
_LC8_B5  = DFF( _EQ030,  _LC6_B6,  VCC,  VCC);
  _EQ030 =  _LC2_B5 &  _LC5_B8
         #  Ctrl_data3 & !_LC5_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:108|:20' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = DFF( _EQ031,  _LC6_B6,  VCC,  VCC);
  _EQ031 =  _LC5_B8 &  _LC8_B5
         #  Ctrl_data2 & !_LC5_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:108|:21' 
-- Equation name is '_LC9_B5', type is buried 
_LC9_B5  = DFF( _EQ032,  _LC6_B6,  VCC,  VCC);
  _EQ032 =  _LC3_B5 &  _LC5_B8
         #  Ctrl_data1 & !_LC5_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:127|:22' = '|ctrl_if_tcreg:174|74166:127|QH' 
-- Equation name is '_LC2_A10', type is buried 
_LC2_A10 = DFF( _EQ033,  _LC4_A10,  VCC,  VCC);
  _EQ033 =  _LC2_B8 &  _LC7_A10
         #  Ctrl_data0 & !_LC2_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:127|:15' 
-- Equation name is '_LC10_A10', type is buried 
_LC10_A10 = DFF( _EQ034,  _LC4_A10,  VCC,  VCC);
  _EQ034 =  _LC2_B8 &  _LC5_A10
         #  Ctrl_data7 & !_LC2_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:127|:16' 
-- Equation name is '_LC9_A10', type is buried 
_LC9_A10 = DFF( _EQ035,  _LC4_A10,  VCC,  VCC);
  _EQ035 =  _LC2_B8 &  _LC10_A10
         #  Ctrl_data6 & !_LC2_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:127|:17' 
-- Equation name is '_LC6_A10', type is buried 
_LC6_A10 = DFF( _EQ036,  _LC4_A10,  VCC,  VCC);
  _EQ036 =  _LC2_B8 &  _LC9_A10
         #  Ctrl_data5 & !_LC2_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:127|:18' 
-- Equation name is '_LC1_A10', type is buried 
_LC1_A10 = DFF( _EQ037,  _LC4_A10,  VCC,  VCC);
  _EQ037 =  _LC2_B8 &  _LC6_A10
         #  Ctrl_data4 & !_LC2_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:127|:19' 
-- Equation name is '_LC8_A10', type is buried 
_LC8_A10 = DFF( _EQ038,  _LC4_A10,  VCC,  VCC);
  _EQ038 =  _LC1_A10 &  _LC2_B8
         #  Ctrl_data3 & !_LC2_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:127|:20' 
-- Equation name is '_LC3_A10', type is buried 
_LC3_A10 = DFF( _EQ039,  _LC4_A10,  VCC,  VCC);
  _EQ039 =  _LC2_B8 &  _LC8_A10
         #  Ctrl_data2 & !_LC2_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:127|:21' 
-- Equation name is '_LC7_A10', type is buried 
_LC7_A10 = DFF( _EQ040,  _LC4_A10,  VCC,  VCC);
  _EQ040 =  _LC2_B8 &  _LC3_A10
         #  Ctrl_data1 & !_LC2_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:146|:22' = '|ctrl_if_tcreg:174|74166:146|QH' 
-- Equation name is '_LC4_C11', type is buried 
_LC4_C11 = DFF( _EQ041,  _LC1_C9,  VCC,  VCC);
  _EQ041 =  _LC3_C6 &  _LC9_C11
         #  Ctrl_data0 & !_LC3_C6;

-- Node name is '|ctrl_if_tcreg:174|74166:146|:15' 
-- Equation name is '_LC8_C11', type is buried 
_LC8_C11 = DFF( _EQ042,  _LC1_C9,  VCC,  VCC);
  _EQ042 =  _LC3_C6 &  _LC5_C11
         #  Ctrl_data7 & !_LC3_C6;

-- Node name is '|ctrl_if_tcreg:174|74166:146|:16' 
-- Equation name is '_LC2_C11', type is buried 
_LC2_C11 = DFF( _EQ043,  _LC1_C9,  VCC,  VCC);
  _EQ043 =  _LC3_C6 &  _LC8_C11
         #  Ctrl_data6 & !_LC3_C6;

-- Node name is '|ctrl_if_tcreg:174|74166:146|:17' 
-- Equation name is '_LC7_C11', type is buried 
_LC7_C11 = DFF( _EQ044,  _LC1_C9,  VCC,  VCC);
  _EQ044 =  _LC2_C11 &  _LC3_C6
         #  Ctrl_data5 & !_LC3_C6;

-- Node name is '|ctrl_if_tcreg:174|74166:146|:18' 
-- Equation name is '_LC1_C11', type is buried 
_LC1_C11 = DFF( _EQ045,  _LC1_C9,  VCC,  VCC);
  _EQ045 =  _LC3_C6 &  _LC7_C11
         #  Ctrl_data4 & !_LC3_C6;

-- Node name is '|ctrl_if_tcreg:174|74166:146|:19' 
-- Equation name is '_LC6_C11', type is buried 
_LC6_C11 = DFF( _EQ046,  _LC1_C9,  VCC,  VCC);
  _EQ046 =  _LC1_C11 &  _LC3_C6
         #  Ctrl_data3 & !_LC3_C6;

-- Node name is '|ctrl_if_tcreg:174|74166:146|:20' 
-- Equation name is '_LC3_C11', type is buried 
_LC3_C11 = DFF( _EQ047,  _LC1_C9,  VCC,  VCC);
  _EQ047 =  _LC3_C6 &  _LC6_C11
         #  Ctrl_data2 & !_LC3_C6;

-- Node name is '|ctrl_if_tcreg:174|74166:146|:21' 
-- Equation name is '_LC9_C11', type is buried 
_LC9_C11 = DFF( _EQ048,  _LC1_C9,  VCC,  VCC);
  _EQ048 =  _LC3_C6 &  _LC3_C11
         #  Ctrl_data1 & !_LC3_C6;

-- Node name is '|ctrl_if_tcreg:174|74166:165|:22' = '|ctrl_if_tcreg:174|74166:165|QH' 
-- Equation name is '_LC6_E11', type is buried 
_LC6_E11 = DFF( _EQ049,  _LC5_E11,  VCC,  VCC);
  _EQ049 =  _LC1_E11 &  _LC3_B8
         #  Ctrl_data0 & !_LC3_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:165|:15' 
-- Equation name is '_LC10_E11', type is buried 
_LC10_E11 = DFF( _EQ050,  _LC5_E11,  VCC,  VCC);
  _EQ050 =  _LC1_B10 &  _LC3_B8
         #  Ctrl_data7 & !_LC3_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:165|:16' 
-- Equation name is '_LC9_E11', type is buried 
_LC9_E11 = DFF( _EQ051,  _LC5_E11,  VCC,  VCC);
  _EQ051 =  _LC3_B8 &  _LC10_E11
         #  Ctrl_data6 & !_LC3_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:165|:17' 
-- Equation name is '_LC3_E11', type is buried 
_LC3_E11 = DFF( _EQ052,  _LC5_E11,  VCC,  VCC);
  _EQ052 =  _LC3_B8 &  _LC9_E11
         #  Ctrl_data5 & !_LC3_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:165|:18' 
-- Equation name is '_LC8_E11', type is buried 
_LC8_E11 = DFF( _EQ053,  _LC5_E11,  VCC,  VCC);
  _EQ053 =  _LC3_B8 &  _LC3_E11
         #  Ctrl_data4 & !_LC3_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:165|:19' 
-- Equation name is '_LC2_E11', type is buried 
_LC2_E11 = DFF( _EQ054,  _LC5_E11,  VCC,  VCC);
  _EQ054 =  _LC3_B8 &  _LC8_E11
         #  Ctrl_data3 & !_LC3_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:165|:20' 
-- Equation name is '_LC7_E11', type is buried 
_LC7_E11 = DFF( _EQ055,  _LC5_E11,  VCC,  VCC);
  _EQ055 =  _LC2_E11 &  _LC3_B8
         #  Ctrl_data2 & !_LC3_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:165|:21' 
-- Equation name is '_LC1_E11', type is buried 
_LC1_E11 = DFF( _EQ056,  _LC5_E11,  VCC,  VCC);
  _EQ056 =  _LC3_B8 &  _LC7_E11
         #  Ctrl_data1 & !_LC3_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:228|:22' = '|ctrl_if_tcreg:174|74166:228|QH' 
-- Equation name is '_LC5_E10', type is buried 
_LC5_E10 = DFF( _EQ057,  _LC1_E1,  VCC,  VCC);
  _EQ057 =  _LC4_C1 &  _LC8_E10
         #  Ctrl_data0 & !_LC4_C1;

-- Node name is '|ctrl_if_tcreg:174|74166:228|:15' 
-- Equation name is '_LC6_E10', type is buried 
_LC6_E10 = DFF( _EQ058,  _LC1_E1,  VCC,  VCC);
  _EQ058 =  _LC4_C1 &  _LC4_E10
         #  Ctrl_data7 & !_LC4_C1;

-- Node name is '|ctrl_if_tcreg:174|74166:228|:16' 
-- Equation name is '_LC1_E10', type is buried 
_LC1_E10 = DFF( _EQ059,  _LC1_E1,  VCC,  VCC);
  _EQ059 =  _LC4_C1 &  _LC6_E10
         #  Ctrl_data6 & !_LC4_C1;

-- Node name is '|ctrl_if_tcreg:174|74166:228|:17' 
-- Equation name is '_LC7_E10', type is buried 
_LC7_E10 = DFF( _EQ060,  _LC1_E1,  VCC,  VCC);
  _EQ060 =  _LC1_E10 &  _LC4_C1
         #  Ctrl_data5 & !_LC4_C1;

-- Node name is '|ctrl_if_tcreg:174|74166:228|:18' 
-- Equation name is '_LC3_E10', type is buried 
_LC3_E10 = DFF( _EQ061,  _LC1_E1,  VCC,  VCC);
  _EQ061 =  _LC4_C1 &  _LC7_E10
         #  Ctrl_data4 & !_LC4_C1;

-- Node name is '|ctrl_if_tcreg:174|74166:228|:19' 
-- Equation name is '_LC9_E10', type is buried 
_LC9_E10 = DFF( _EQ062,  _LC1_E1,  VCC,  VCC);
  _EQ062 =  _LC3_E10 &  _LC4_C1
         #  Ctrl_data3 & !_LC4_C1;

-- Node name is '|ctrl_if_tcreg:174|74166:228|:20' 
-- Equation name is '_LC2_E10', type is buried 
_LC2_E10 = DFF( _EQ063,  _LC1_E1,  VCC,  VCC);
  _EQ063 =  _LC4_C1 &  _LC9_E10
         #  Ctrl_data2 & !_LC4_C1;

-- Node name is '|ctrl_if_tcreg:174|74166:228|:21' 
-- Equation name is '_LC8_E10', type is buried 
_LC8_E10 = DFF( _EQ064,  _LC1_E1,  VCC,  VCC);
  _EQ064 =  _LC2_E10 &  _LC4_C1
         #  Ctrl_data1 & !_LC4_C1;

-- Node name is '|ctrl_if_tcreg:174|74166:229|:22' = '|ctrl_if_tcreg:174|74166:229|QH' 
-- Equation name is '_LC3_E5', type is buried 
_LC3_E5  = DFF( _EQ065,  _LC3_E3,  VCC,  VCC);
  _EQ065 =  _LC1_B8 &  _LC1_E5
         #  Ctrl_data0 & !_LC1_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:229|:15' 
-- Equation name is '_LC6_E14', type is buried 
_LC6_E14 = DFF( _EQ066,  _LC3_E3,  VCC,  VCC);
  _EQ066 =  _LC1_B8 &  _LC7_E14
         #  Ctrl_data7 & !_LC1_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:229|:16' 
-- Equation name is '_LC1_E14', type is buried 
_LC1_E14 = DFF( _EQ067,  _LC3_E3,  VCC,  VCC);
  _EQ067 =  _LC1_B8 &  _LC6_E14
         #  Ctrl_data6 & !_LC1_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:229|:17' 
-- Equation name is '_LC4_E14', type is buried 
_LC4_E14 = DFF( _EQ068,  _LC3_E3,  VCC,  VCC);
  _EQ068 =  _LC1_B8 &  _LC1_E14
         #  Ctrl_data5 & !_LC1_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:229|:18' 
-- Equation name is '_LC7_E5', type is buried 
_LC7_E5  = DFF( _EQ069,  _LC3_E3,  VCC,  VCC);
  _EQ069 =  _LC1_B8 &  _LC4_E14
         #  Ctrl_data4 & !_LC1_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:229|:19' 
-- Equation name is '_LC2_E5', type is buried 
_LC2_E5  = DFF( _EQ070,  _LC3_E3,  VCC,  VCC);
  _EQ070 =  _LC1_B8 &  _LC7_E5
         #  Ctrl_data3 & !_LC1_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:229|:20' 
-- Equation name is '_LC6_E5', type is buried 
_LC6_E5  = DFF( _EQ071,  _LC3_E3,  VCC,  VCC);
  _EQ071 =  _LC1_B8 &  _LC2_E5
         #  Ctrl_data2 & !_LC1_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:229|:21' 
-- Equation name is '_LC1_E5', type is buried 
_LC1_E5  = DFF( _EQ072,  _LC3_E3,  VCC,  VCC);
  _EQ072 =  _LC1_B8 &  _LC6_E5
         #  Ctrl_data1 & !_LC1_B8;

-- Node name is '|ctrl_if_tcreg:174|74166:230|:22' = '|ctrl_if_tcreg:174|74166:230|QH' 
-- Equation name is '_LC1_E7', type is buried 
_LC1_E7  = DFF( _EQ073,  _LC5_E7,  VCC,  VCC);
  _EQ073 =  _LC2_C8 &  _LC6_E7
         #  Ctrl_data0 & !_LC2_C8;

-- Node name is '|ctrl_if_tcreg:174|74166:230|:15' 
-- Equation name is '_LC1_C10', type is buried 
_LC1_C10 = DFF( _EQ074,  _LC5_E7,  VCC,  VCC);
  _EQ074 =  _LC2_C8 &  _LC7_C10
         #  Ctrl_data7 & !_LC2_C8;

-- Node name is '|ctrl_if_tcreg:174|74166:230|:16' 
-- Equation name is '_LC6_C10', type is buried 
_LC6_C10 = DFF( _EQ075,  _LC5_E7,  VCC,  VCC);
  _EQ075 =  _LC1_C10 &  _LC2_C8
         #  Ctrl_data6 & !_LC2_C8;

-- Node name is '|ctrl_if_tcreg:174|74166:230|:17' 
-- Equation name is '_LC4_C10', type is buried 
_LC4_C10 = DFF( _EQ076,  _LC5_E7,  VCC,  VCC);
  _EQ076 =  _LC2_C8 &  _LC6_C10
         #  Ctrl_data5 & !_LC2_C8;

-- Node name is '|ctrl_if_tcreg:174|74166:230|:18' 
-- Equation name is '_LC8_E7', type is buried 
_LC8_E7  = DFF( _EQ077,  _LC5_E7,  VCC,  VCC);
  _EQ077 =  _LC2_C8 &  _LC4_C10
         #  Ctrl_data4 & !_LC2_C8;

-- Node name is '|ctrl_if_tcreg:174|74166:230|:19' 
-- Equation name is '_LC7_E7', type is buried 
_LC7_E7  = DFF( _EQ078,  _LC5_E7,  VCC,  VCC);
  _EQ078 =  _LC2_C8 &  _LC8_E7
         #  Ctrl_data3 & !_LC2_C8;

-- Node name is '|ctrl_if_tcreg:174|74166:230|:20' 
-- Equation name is '_LC2_E7', type is buried 
_LC2_E7  = DFF( _EQ079,  _LC5_E7,  VCC,  VCC);
  _EQ079 =  _LC2_C8 &  _LC7_E7
         #  Ctrl_data2 & !_LC2_C8;

-- Node name is '|ctrl_if_tcreg:174|74166:230|:21' 
-- Equation name is '_LC6_E7', type is buried 
_LC6_E7  = DFF( _EQ080,  _LC5_E7,  VCC,  VCC);
  _EQ080 =  _LC2_C8 &  _LC2_E7
         #  Ctrl_data1 & !_LC2_C8;

-- Node name is '|ctrl_if_tcreg:174|74166:306|:22' = '|ctrl_if_tcreg:174|74166:306|QH' 
-- Equation name is '_LC5_B11', type is buried 
_LC5_B11 = DFF( _EQ081,  _LC2_B2,  VCC,  VCC);
  _EQ081 =  _LC6_B3 &  _LC9_B11
         #  Ctrl_data0 & !_LC6_B3;

-- Node name is '|ctrl_if_tcreg:174|74166:306|:15' 
-- Equation name is '_LC7_B11', type is buried 
_LC7_B11 = DFF( _EQ082,  _LC2_B2,  VCC,  VCC);
  _EQ082 =  _LC1_B11 &  _LC6_B3
         #  Ctrl_data7 & !_LC6_B3;

-- Node name is '|ctrl_if_tcreg:174|74166:306|:16' 
-- Equation name is '_LC2_B11', type is buried 
_LC2_B11 = DFF( _EQ083,  _LC2_B2,  VCC,  VCC);
  _EQ083 =  _LC6_B3 &  _LC7_B11
         #  Ctrl_data6 & !_LC6_B3;

-- Node name is '|ctrl_if_tcreg:174|74166:306|:17' 
-- Equation name is '_LC8_B11', type is buried 
_LC8_B11 = DFF( _EQ084,  _LC2_B2,  VCC,  VCC);
  _EQ084 =  _LC2_B11 &  _LC6_B3
         #  Ctrl_data5 & !_LC6_B3;

-- Node name is '|ctrl_if_tcreg:174|74166:306|:18' 
-- Equation name is '_LC4_B11', type is buried 
_LC4_B11 = DFF( _EQ085,  _LC2_B2,  VCC,  VCC);
  _EQ085 =  _LC6_B3 &  _LC8_B11
         #  Ctrl_data4 & !_LC6_B3;

-- Node name is '|ctrl_if_tcreg:174|74166:306|:19' 
-- Equation name is '_LC10_B11', type is buried 
_LC10_B11 = DFF( _EQ086,  _LC2_B2,  VCC,  VCC);
  _EQ086 =  _LC4_B11 &  _LC6_B3
         #  Ctrl_data3 & !_LC6_B3;

-- Node name is '|ctrl_if_tcreg:174|74166:306|:20' 
-- Equation name is '_LC3_B11', type is buried 
_LC3_B11 = DFF( _EQ087,  _LC2_B2,  VCC,  VCC);
  _EQ087 =  _LC6_B3 &  _LC10_B11
         #  Ctrl_data2 & !_LC6_B3;

-- Node name is '|ctrl_if_tcreg:174|74166:306|:21' 
-- Equation name is '_LC9_B11', type is buried 
_LC9_B11 = DFF( _EQ088,  _LC2_B2,  VCC,  VCC);
  _EQ088 =  _LC3_B11 &  _LC6_B3
         #  Ctrl_data1 & !_LC6_B3;

-- Node name is '|74138:4|:15' = '|74138:4|Y0N' 
-- Equation name is '_LC2_C9', type is buried 
!_LC2_C9 = _LC2_C9~NOT;
_LC2_C9~NOT = LCELL( _EQ089);
  _EQ089 = !Ctrl_adr_0 & !Ctrl_adr_1 & !Ctrl_adr_2 &  _LC4_B1;

-- Node name is '|74138:4|:16' = '|74138:4|Y1N' 
-- Equation name is '_LC2_A4', type is buried 
!_LC2_A4 = _LC2_A4~NOT;
_LC2_A4~NOT = LCELL( _EQ090);
  _EQ090 =  Ctrl_adr_0 & !Ctrl_adr_1 & !Ctrl_adr_2 &  _LC4_B1;

-- Node name is '|74138:4|:17' = '|74138:4|Y2N' 
-- Equation name is '_LC5_A1', type is buried 
!_LC5_A1 = _LC5_A1~NOT;
_LC5_A1~NOT = LCELL( _EQ091);
  _EQ091 = !Ctrl_adr_0 &  Ctrl_adr_1 & !Ctrl_adr_2 &  _LC4_B1;

-- Node name is '|74138:4|:18' = '|74138:4|Y3N' 
-- Equation name is '_LC2_A2', type is buried 
!_LC2_A2 = _LC2_A2~NOT;
_LC2_A2~NOT = LCELL( _EQ092);
  _EQ092 =  Ctrl_adr_0 &  Ctrl_adr_1 & !Ctrl_adr_2 &  _LC4_B1;

-- Node name is '|74138:4|:19' = '|74138:4|Y4N' 
-- Equation name is '_LC3_C9', type is buried 
!_LC3_C9 = _LC3_C9~NOT;
_LC3_C9~NOT = LCELL( _EQ093);
  _EQ093 = !Ctrl_adr_0 & !Ctrl_adr_1 &  Ctrl_adr_2 &  _LC4_B1;

-- Node name is '|74138:4|:1' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = LCELL( _EQ094);
  _EQ094 = !Ctrl_adr_3 & !Ctrl_adr_4 & !Ctrl_WE;

-- Node name is '|74138:45|:20' = '|74138:45|Y5N' 
-- Equation name is '_LC1_B15', type is buried 
!_LC1_B15 = _LC1_B15~NOT;
_LC1_B15~NOT = LCELL( _EQ095);
  _EQ095 =  Ctrl_adr_0 & !Ctrl_adr_3 & !Ctrl_adr_4 &  _LC6_B15;

-- Node name is '|74138:45|~20~1' = '|74138:45|Y5N~1' 
-- Equation name is '_LC6_B15', type is buried 
-- synthesized logic cell 
_LC6_B15 = LCELL( _EQ096);
  _EQ096 = !Ctrl_adr_1 &  Ctrl_adr_2 & !Ctrl_RD;

-- Node name is '|74138:164|:15' = '|74138:164|Y0N' 
-- Equation name is '_LC6_B3', type is buried 
!_LC6_B3 = _LC6_B3~NOT;
_LC6_B3~NOT = LCELL( _EQ097);
  _EQ097 = !Ctrl_adr_1 & !Ctrl_adr_2 & !_LC2_B7;

-- Node name is '|74138:164|:16' = '|74138:164|Y1N' 
-- Equation name is '_LC5_B8', type is buried 
!_LC5_B8 = _LC5_B8~NOT;
_LC5_B8~NOT = LCELL( _EQ098);
  _EQ098 = !Ctrl_adr_1 & !Ctrl_adr_2 &  _LC6_B8;

-- Node name is '|74138:164|:17' = '|74138:164|Y2N' 
-- Equation name is '_LC4_C1', type is buried 
!_LC4_C1 = _LC4_C1~NOT;
_LC4_C1~NOT = LCELL( _EQ099);
  _EQ099 =  Ctrl_adr_1 & !Ctrl_adr_2 & !_LC2_B7;

-- Node name is '|74138:164|:18' = '|74138:164|Y3N' 
-- Equation name is '_LC1_B8', type is buried 
!_LC1_B8 = _LC1_B8~NOT;
_LC1_B8~NOT = LCELL( _EQ100);
  _EQ100 =  Ctrl_adr_1 & !Ctrl_adr_2 &  _LC6_B8;

-- Node name is '|74138:164|:19' = '|74138:164|Y4N' 
-- Equation name is '_LC2_C8', type is buried 
!_LC2_C8 = _LC2_C8~NOT;
_LC2_C8~NOT = LCELL( _EQ101);
  _EQ101 = !Ctrl_adr_1 &  Ctrl_adr_2 & !_LC2_B7;

-- Node name is '|74138:164|:20' = '|74138:164|Y5N' 
-- Equation name is '_LC3_B8', type is buried 
!_LC3_B8 = _LC3_B8~NOT;
_LC3_B8~NOT = LCELL( _EQ102);
  _EQ102 = !Ctrl_adr_1 &  Ctrl_adr_2 &  _LC6_B8;

-- Node name is '|74138:164|:21' = '|74138:164|Y6N' 
-- Equation name is '_LC3_C6', type is buried 
!_LC3_C6 = _LC3_C6~NOT;
_LC3_C6~NOT = LCELL( _EQ103);
  _EQ103 =  Ctrl_adr_1 &  Ctrl_adr_2 & !_LC2_B7;

-- Node name is '|74138:164|~21~1' = '|74138:164|Y6N~1' 
-- Equation name is '_LC2_B7', type is buried 
-- synthesized logic cell 
!_LC2_B7 = _LC2_B7~NOT;
_LC2_B7~NOT = LCELL( _EQ104);
  _EQ104 = !Ctrl_adr_0 &  Ctrl_adr_3 & !Ctrl_adr_4 & !Ctrl_WE;

-- Node name is '|74138:164|:22' = '|74138:164|Y7N' 
-- Equation name is '_LC2_B8', type is buried 
!_LC2_B8 = _LC2_B8~NOT;
_LC2_B8~NOT = LCELL( _EQ105);
  _EQ105 =  Ctrl_adr_1 &  Ctrl_adr_2 &  _LC6_B8;

-- Node name is '|74138:164|~22~1' = '|74138:164|Y7N~1' 
-- Equation name is '_LC6_B8', type is buried 
-- synthesized logic cell 
_LC6_B8  = LCELL( _EQ106);
  _EQ106 =  Ctrl_adr_0 &  Ctrl_adr_3 & !Ctrl_adr_4 & !Ctrl_WE;



Project Information         c:\pt5220\blackburst\pgadesign\bb_pga1\ctrl_if.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:03
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:05
   Partitioner                            00:00:01
   Fitter                                 00:00:33
   Timing SNF Extractor                   00:00:03
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:49


Memory Allocated
-----------------

Peak memory allocated during compilation  = 15,072K
