// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module shift_line_buffer_array_ap_ufixed_16u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_elem_data_0_V_read,
        in_elem_data_1_V_read,
        in_elem_data_2_V_read,
        in_elem_data_3_V_read,
        in_elem_data_4_V_read,
        in_elem_data_5_V_read,
        in_elem_data_6_V_read,
        in_elem_data_7_V_read,
        in_elem_data_8_V_read,
        in_elem_data_9_V_read,
        in_elem_data_10_V_read,
        in_elem_data_11_V_read,
        in_elem_data_12_V_read,
        in_elem_data_13_V_read,
        in_elem_data_14_V_read,
        in_elem_data_15_V_read,
        kernel_window_16_V_read,
        kernel_window_17_V_read,
        kernel_window_18_V_read,
        kernel_window_19_V_read,
        kernel_window_20_V_read,
        kernel_window_21_V_read,
        kernel_window_22_V_read,
        kernel_window_23_V_read,
        kernel_window_24_V_read,
        kernel_window_25_V_read,
        kernel_window_26_V_read,
        kernel_window_27_V_read,
        kernel_window_28_V_read,
        kernel_window_29_V_read,
        kernel_window_30_V_read,
        kernel_window_31_V_read,
        kernel_window_48_V_read,
        kernel_window_49_V_read,
        kernel_window_50_V_read,
        kernel_window_51_V_read,
        kernel_window_52_V_read,
        kernel_window_53_V_read,
        kernel_window_54_V_read,
        kernel_window_55_V_read,
        kernel_window_56_V_read,
        kernel_window_57_V_read,
        kernel_window_58_V_read,
        kernel_window_59_V_read,
        kernel_window_60_V_read,
        kernel_window_61_V_read,
        kernel_window_62_V_read,
        kernel_window_63_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] in_elem_data_0_V_read;
input  [2:0] in_elem_data_1_V_read;
input  [2:0] in_elem_data_2_V_read;
input  [2:0] in_elem_data_3_V_read;
input  [2:0] in_elem_data_4_V_read;
input  [2:0] in_elem_data_5_V_read;
input  [2:0] in_elem_data_6_V_read;
input  [2:0] in_elem_data_7_V_read;
input  [2:0] in_elem_data_8_V_read;
input  [2:0] in_elem_data_9_V_read;
input  [2:0] in_elem_data_10_V_read;
input  [2:0] in_elem_data_11_V_read;
input  [2:0] in_elem_data_12_V_read;
input  [2:0] in_elem_data_13_V_read;
input  [2:0] in_elem_data_14_V_read;
input  [2:0] in_elem_data_15_V_read;
input  [2:0] kernel_window_16_V_read;
input  [2:0] kernel_window_17_V_read;
input  [2:0] kernel_window_18_V_read;
input  [2:0] kernel_window_19_V_read;
input  [2:0] kernel_window_20_V_read;
input  [2:0] kernel_window_21_V_read;
input  [2:0] kernel_window_22_V_read;
input  [2:0] kernel_window_23_V_read;
input  [2:0] kernel_window_24_V_read;
input  [2:0] kernel_window_25_V_read;
input  [2:0] kernel_window_26_V_read;
input  [2:0] kernel_window_27_V_read;
input  [2:0] kernel_window_28_V_read;
input  [2:0] kernel_window_29_V_read;
input  [2:0] kernel_window_30_V_read;
input  [2:0] kernel_window_31_V_read;
input  [2:0] kernel_window_48_V_read;
input  [2:0] kernel_window_49_V_read;
input  [2:0] kernel_window_50_V_read;
input  [2:0] kernel_window_51_V_read;
input  [2:0] kernel_window_52_V_read;
input  [2:0] kernel_window_53_V_read;
input  [2:0] kernel_window_54_V_read;
input  [2:0] kernel_window_55_V_read;
input  [2:0] kernel_window_56_V_read;
input  [2:0] kernel_window_57_V_read;
input  [2:0] kernel_window_58_V_read;
input  [2:0] kernel_window_59_V_read;
input  [2:0] kernel_window_60_V_read;
input  [2:0] kernel_window_61_V_read;
input  [2:0] kernel_window_62_V_read;
input  [2:0] kernel_window_63_V_read;
output  [2:0] ap_return_0;
output  [2:0] ap_return_1;
output  [2:0] ap_return_2;
output  [2:0] ap_return_3;
output  [2:0] ap_return_4;
output  [2:0] ap_return_5;
output  [2:0] ap_return_6;
output  [2:0] ap_return_7;
output  [2:0] ap_return_8;
output  [2:0] ap_return_9;
output  [2:0] ap_return_10;
output  [2:0] ap_return_11;
output  [2:0] ap_return_12;
output  [2:0] ap_return_13;
output  [2:0] ap_return_14;
output  [2:0] ap_return_15;
output  [2:0] ap_return_16;
output  [2:0] ap_return_17;
output  [2:0] ap_return_18;
output  [2:0] ap_return_19;
output  [2:0] ap_return_20;
output  [2:0] ap_return_21;
output  [2:0] ap_return_22;
output  [2:0] ap_return_23;
output  [2:0] ap_return_24;
output  [2:0] ap_return_25;
output  [2:0] ap_return_26;
output  [2:0] ap_return_27;
output  [2:0] ap_return_28;
output  [2:0] ap_return_29;
output  [2:0] ap_return_30;
output  [2:0] ap_return_31;
output  [2:0] ap_return_32;
output  [2:0] ap_return_33;
output  [2:0] ap_return_34;
output  [2:0] ap_return_35;
output  [2:0] ap_return_36;
output  [2:0] ap_return_37;
output  [2:0] ap_return_38;
output  [2:0] ap_return_39;
output  [2:0] ap_return_40;
output  [2:0] ap_return_41;
output  [2:0] ap_return_42;
output  [2:0] ap_return_43;
output  [2:0] ap_return_44;
output  [2:0] ap_return_45;
output  [2:0] ap_return_46;
output  [2:0] ap_return_47;
output  [2:0] ap_return_48;
output  [2:0] ap_return_49;
output  [2:0] ap_return_50;
output  [2:0] ap_return_51;
output  [2:0] ap_return_52;
output  [2:0] ap_return_53;
output  [2:0] ap_return_54;
output  [2:0] ap_return_55;
output  [2:0] ap_return_56;
output  [2:0] ap_return_57;
output  [2:0] ap_return_58;
output  [2:0] ap_return_59;
output  [2:0] ap_return_60;
output  [2:0] ap_return_61;
output  [2:0] ap_return_62;
output  [2:0] ap_return_63;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    line_buffer_Array_V_2_0_0_ce0;
reg    line_buffer_Array_V_2_0_0_we0;
wire   [2:0] line_buffer_Array_V_2_0_0_q0;
reg    line_buffer_Array_V_2_0_1_ce0;
reg    line_buffer_Array_V_2_0_1_we0;
wire   [2:0] line_buffer_Array_V_2_0_1_q0;
reg    line_buffer_Array_V_2_0_2_ce0;
reg    line_buffer_Array_V_2_0_2_we0;
wire   [2:0] line_buffer_Array_V_2_0_2_q0;
reg    line_buffer_Array_V_2_0_3_ce0;
reg    line_buffer_Array_V_2_0_3_we0;
wire   [2:0] line_buffer_Array_V_2_0_3_q0;
reg    line_buffer_Array_V_2_0_4_ce0;
reg    line_buffer_Array_V_2_0_4_we0;
wire   [2:0] line_buffer_Array_V_2_0_4_q0;
reg    line_buffer_Array_V_2_0_5_ce0;
reg    line_buffer_Array_V_2_0_5_we0;
wire   [2:0] line_buffer_Array_V_2_0_5_q0;
reg    line_buffer_Array_V_2_0_6_ce0;
reg    line_buffer_Array_V_2_0_6_we0;
wire   [2:0] line_buffer_Array_V_2_0_6_q0;
reg    line_buffer_Array_V_2_0_7_ce0;
reg    line_buffer_Array_V_2_0_7_we0;
wire   [2:0] line_buffer_Array_V_2_0_7_q0;
reg    line_buffer_Array_V_2_0_8_ce0;
reg    line_buffer_Array_V_2_0_8_we0;
wire   [2:0] line_buffer_Array_V_2_0_8_q0;
reg    line_buffer_Array_V_2_0_9_ce0;
reg    line_buffer_Array_V_2_0_9_we0;
wire   [2:0] line_buffer_Array_V_2_0_9_q0;
reg    line_buffer_Array_V_2_0_10_ce0;
reg    line_buffer_Array_V_2_0_10_we0;
wire   [2:0] line_buffer_Array_V_2_0_10_q0;
reg    line_buffer_Array_V_2_0_11_ce0;
reg    line_buffer_Array_V_2_0_11_we0;
wire   [2:0] line_buffer_Array_V_2_0_11_q0;
reg    line_buffer_Array_V_2_0_12_ce0;
reg    line_buffer_Array_V_2_0_12_we0;
wire   [2:0] line_buffer_Array_V_2_0_12_q0;
reg    line_buffer_Array_V_2_0_13_ce0;
reg    line_buffer_Array_V_2_0_13_we0;
wire   [2:0] line_buffer_Array_V_2_0_13_q0;
reg    line_buffer_Array_V_2_0_14_ce0;
reg    line_buffer_Array_V_2_0_14_we0;
wire   [2:0] line_buffer_Array_V_2_0_14_q0;
reg    line_buffer_Array_V_2_0_15_ce0;
reg    line_buffer_Array_V_2_0_15_we0;
wire   [2:0] line_buffer_Array_V_2_0_15_q0;
reg   [0:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
end

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_0_ce0),
    .we0(line_buffer_Array_V_2_0_0_we0),
    .d0(in_elem_data_0_V_read),
    .q0(line_buffer_Array_V_2_0_0_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_1_ce0),
    .we0(line_buffer_Array_V_2_0_1_we0),
    .d0(in_elem_data_1_V_read),
    .q0(line_buffer_Array_V_2_0_1_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_2_ce0),
    .we0(line_buffer_Array_V_2_0_2_we0),
    .d0(in_elem_data_2_V_read),
    .q0(line_buffer_Array_V_2_0_2_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_3_ce0),
    .we0(line_buffer_Array_V_2_0_3_we0),
    .d0(in_elem_data_3_V_read),
    .q0(line_buffer_Array_V_2_0_3_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_4_ce0),
    .we0(line_buffer_Array_V_2_0_4_we0),
    .d0(in_elem_data_4_V_read),
    .q0(line_buffer_Array_V_2_0_4_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_5_ce0),
    .we0(line_buffer_Array_V_2_0_5_we0),
    .d0(in_elem_data_5_V_read),
    .q0(line_buffer_Array_V_2_0_5_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_6_ce0),
    .we0(line_buffer_Array_V_2_0_6_we0),
    .d0(in_elem_data_6_V_read),
    .q0(line_buffer_Array_V_2_0_6_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_7_ce0),
    .we0(line_buffer_Array_V_2_0_7_we0),
    .d0(in_elem_data_7_V_read),
    .q0(line_buffer_Array_V_2_0_7_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_8_ce0),
    .we0(line_buffer_Array_V_2_0_8_we0),
    .d0(in_elem_data_8_V_read),
    .q0(line_buffer_Array_V_2_0_8_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_9_ce0),
    .we0(line_buffer_Array_V_2_0_9_we0),
    .d0(in_elem_data_9_V_read),
    .q0(line_buffer_Array_V_2_0_9_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_10_ce0),
    .we0(line_buffer_Array_V_2_0_10_we0),
    .d0(in_elem_data_10_V_read),
    .q0(line_buffer_Array_V_2_0_10_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_11_ce0),
    .we0(line_buffer_Array_V_2_0_11_we0),
    .d0(in_elem_data_11_V_read),
    .q0(line_buffer_Array_V_2_0_11_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_12_ce0),
    .we0(line_buffer_Array_V_2_0_12_we0),
    .d0(in_elem_data_12_V_read),
    .q0(line_buffer_Array_V_2_0_12_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_13_ce0),
    .we0(line_buffer_Array_V_2_0_13_we0),
    .d0(in_elem_data_13_V_read),
    .q0(line_buffer_Array_V_2_0_13_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_14_ce0),
    .we0(line_buffer_Array_V_2_0_14_we0),
    .d0(in_elem_data_14_V_read),
    .q0(line_buffer_Array_V_2_0_14_q0)
);

shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe #(
    .DataWidth( 3 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd25),
    .ce0(line_buffer_Array_V_2_0_15_ce0),
    .we0(line_buffer_Array_V_2_0_15_we0),
    .d0(in_elem_data_15_V_read),
    .q0(line_buffer_Array_V_2_0_15_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_10_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_10_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_11_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_11_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_12_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_12_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_13_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_13_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_14_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_14_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_15_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_15_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_1_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_1_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_2_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_2_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_3_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_3_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_4_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_4_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_5_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_5_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_6_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_6_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_7_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_7_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_8_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_8_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_9_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        line_buffer_Array_V_2_0_9_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_return_0 = kernel_window_16_V_read;

assign ap_return_1 = kernel_window_17_V_read;

assign ap_return_10 = kernel_window_26_V_read;

assign ap_return_11 = kernel_window_27_V_read;

assign ap_return_12 = kernel_window_28_V_read;

assign ap_return_13 = kernel_window_29_V_read;

assign ap_return_14 = kernel_window_30_V_read;

assign ap_return_15 = kernel_window_31_V_read;

assign ap_return_16 = kernel_window_48_V_read;

assign ap_return_17 = kernel_window_49_V_read;

assign ap_return_18 = kernel_window_50_V_read;

assign ap_return_19 = kernel_window_51_V_read;

assign ap_return_2 = kernel_window_18_V_read;

assign ap_return_20 = kernel_window_52_V_read;

assign ap_return_21 = kernel_window_53_V_read;

assign ap_return_22 = kernel_window_54_V_read;

assign ap_return_23 = kernel_window_55_V_read;

assign ap_return_24 = kernel_window_56_V_read;

assign ap_return_25 = kernel_window_57_V_read;

assign ap_return_26 = kernel_window_58_V_read;

assign ap_return_27 = kernel_window_59_V_read;

assign ap_return_28 = kernel_window_60_V_read;

assign ap_return_29 = kernel_window_61_V_read;

assign ap_return_3 = kernel_window_19_V_read;

assign ap_return_30 = kernel_window_62_V_read;

assign ap_return_31 = kernel_window_63_V_read;

assign ap_return_32 = line_buffer_Array_V_2_0_0_q0;

assign ap_return_33 = line_buffer_Array_V_2_0_1_q0;

assign ap_return_34 = line_buffer_Array_V_2_0_2_q0;

assign ap_return_35 = line_buffer_Array_V_2_0_3_q0;

assign ap_return_36 = line_buffer_Array_V_2_0_4_q0;

assign ap_return_37 = line_buffer_Array_V_2_0_5_q0;

assign ap_return_38 = line_buffer_Array_V_2_0_6_q0;

assign ap_return_39 = line_buffer_Array_V_2_0_7_q0;

assign ap_return_4 = kernel_window_20_V_read;

assign ap_return_40 = line_buffer_Array_V_2_0_8_q0;

assign ap_return_41 = line_buffer_Array_V_2_0_9_q0;

assign ap_return_42 = line_buffer_Array_V_2_0_10_q0;

assign ap_return_43 = line_buffer_Array_V_2_0_11_q0;

assign ap_return_44 = line_buffer_Array_V_2_0_12_q0;

assign ap_return_45 = line_buffer_Array_V_2_0_13_q0;

assign ap_return_46 = line_buffer_Array_V_2_0_14_q0;

assign ap_return_47 = line_buffer_Array_V_2_0_15_q0;

assign ap_return_48 = in_elem_data_0_V_read;

assign ap_return_49 = in_elem_data_1_V_read;

assign ap_return_5 = kernel_window_21_V_read;

assign ap_return_50 = in_elem_data_2_V_read;

assign ap_return_51 = in_elem_data_3_V_read;

assign ap_return_52 = in_elem_data_4_V_read;

assign ap_return_53 = in_elem_data_5_V_read;

assign ap_return_54 = in_elem_data_6_V_read;

assign ap_return_55 = in_elem_data_7_V_read;

assign ap_return_56 = in_elem_data_8_V_read;

assign ap_return_57 = in_elem_data_9_V_read;

assign ap_return_58 = in_elem_data_10_V_read;

assign ap_return_59 = in_elem_data_11_V_read;

assign ap_return_6 = kernel_window_22_V_read;

assign ap_return_60 = in_elem_data_12_V_read;

assign ap_return_61 = in_elem_data_13_V_read;

assign ap_return_62 = in_elem_data_14_V_read;

assign ap_return_63 = in_elem_data_15_V_read;

assign ap_return_7 = kernel_window_23_V_read;

assign ap_return_8 = kernel_window_24_V_read;

assign ap_return_9 = kernel_window_25_V_read;

endmodule //shift_line_buffer_array_ap_ufixed_16u_config5_s
