{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751513994775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751513994775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 00:39:54 2025 " "Processing started: Thu Jul 03 00:39:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751513994775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751513994775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD1 -c ProjetoSD1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD1 -c ProjetoSD1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751513994775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751513995309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751513995309 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../and5_f.bdf " "Can't analyze file -- file ../../and5_f.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751514004490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M_B " "Found entity 1: M_B" {  } { { "M_B.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/M_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M_A " "Found entity 1: M_A" {  } { { "M_A.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/M_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compmagnitude_m_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compmagnitude_m_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompMagnitude_M_B " "Found entity 1: CompMagnitude_M_B" {  } { { "CompMagnitude_M_B.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/CompMagnitude_M_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compmagnitude_m_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compmagnitude_m_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompMagnitude_M_A " "Found entity 1: CompMagnitude_M_A" {  } { { "CompMagnitude_M_A.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/CompMagnitude_M_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitoxor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitoxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoXOR " "Found entity 1: CircuitoXOR" {  } { { "CircuitoXOR.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/CircuitoXOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitoand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitoand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoAND " "Found entity 1: CircuitoAND" {  } { { "CircuitoAND.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/CircuitoAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or5f.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or5f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR5F " "Found entity 1: OR5F" {  } { { "OR5F.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/OR5F.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadordisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificadordisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorDisplay " "Found entity 1: DecodificadorDisplay" {  } { { "DecodificadorDisplay.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DecodificadorDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmaiorquea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bmaiorquea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bmaiorquea " "Found entity 1: bmaiorquea" {  } { { "bmaiorquea.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/bmaiorquea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amaiorqueb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file amaiorqueb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 amaiorqueb " "Found entity 1: amaiorqueb" {  } { { "amaiorqueb.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/amaiorqueb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x.bdf 1 1 " "Found 1 design units, including 1 entities, in source file x.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 X " "Found entity 1: X" {  } { { "X.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/X.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igual.bdf 1 1 " "Found 1 design units, including 1 entities, in source file igual.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IGUAL " "Found entity 1: IGUAL" {  } { { "IGUAL.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/IGUAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Comparador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file complemento2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complemento2 " "Found entity 1: complemento2" {  } { { "complemento2.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/complemento2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtrator_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_completo " "Found entity 1: subtrator_completo" {  } { { "subtrator_completo.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/subtrator_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetosd1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSD1 " "Found entity 1: ProjetoSD1" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aigualb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aigualb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aigualb " "Found entity 1: aigualb" {  } { { "aigualb.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/aigualb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_And " "Found entity 1: MUX_And" {  } { { "MUX_And.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/MUX_And.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "somador_completo.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEC_4BITS " "Found entity 1: DEC_4BITS" {  } { { "DEC_4BITS.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and5f.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and5f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and5f " "Found entity 1: and5f" {  } { { "and5f.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/and5f.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751514004554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514004554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoSD1 " "Elaborating entity \"ProjetoSD1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751514004628 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4..0\] A4..0 " "Converted element name(s) from \"A\[4..0\]\" to \"A4..0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 368 -88 -56 385 "A\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3\] A3 " "Converted element name(s) from \"A\[3\]\" to \"A3\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 208 -48 -31 384 "A\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[2\] A2 " "Converted element name(s) from \"A\[2\]\" to \"A2\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 248 -24 -7 384 "A\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1\] A1 " "Converted element name(s) from \"A\[1\]\" to \"A1\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 280 0 17 384 "A\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[0\] A0 " "Converted element name(s) from \"A\[0\]\" to \"A0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 320 24 41 384 "A\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4\] A4 " "Converted element name(s) from \"A\[4\]\" to \"A4\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 152 -232 -56 169 "A\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3\] A3 " "Converted element name(s) from \"A\[3\]\" to \"A3\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1648 145 162 1888 "A\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[2\] A2 " "Converted element name(s) from \"A\[2\]\" to \"A2\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1616 185 202 1888 "A\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1\] A1 " "Converted element name(s) from \"A\[1\]\" to \"A1\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1584 217 234 1888 "A\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[0\] A0 " "Converted element name(s) from \"A\[0\]\" to \"A0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1560 249 266 1888 "A\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4\] A4 " "Converted element name(s) from \"A\[4\]\" to \"A4\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1656 112 140 1673 "A\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4..0\] A4..0 " "Converted element name(s) from \"A\[4..0\]\" to \"A4..0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1872 264 432 1889 "A\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""}  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 368 -88 -56 385 "A\[4..0\]" "" } { 208 -48 -31 384 "A\[3\]" "" } { 248 -24 -7 384 "A\[2\]" "" } { 280 0 17 384 "A\[1\]" "" } { 320 24 41 384 "A\[0\]" "" } { 152 -232 -56 169 "A\[4\]" "" } { 1648 145 162 1888 "A\[3\]" "" } { 1616 185 202 1888 "A\[2\]" "" } { 1584 217 234 1888 "A\[1\]" "" } { 1560 249 266 1888 "A\[0\]" "" } { 1656 112 140 1673 "A\[4\]" "" } { 1872 264 432 1889 "A\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1751514004632 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B " "Converted elements in bus name \"B\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3\] B3 " "Converted element name(s) from \"B\[3\]\" to \"B3\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 456 -40 -23 552 "B\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[2\] B2 " "Converted element name(s) from \"B\[2\]\" to \"B2\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 456 -8 9 592 "B\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[1\] B1 " "Converted element name(s) from \"B\[1\]\" to \"B1\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 456 24 41 624 "B\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[0\] B0 " "Converted element name(s) from \"B\[0\]\" to \"B0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 456 48 65 664 "B\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[4..0\] B4..0 " "Converted element name(s) from \"B\[4..0\]\" to \"B4..0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 440 -88 -56 457 "B\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[0\] B0 " "Converted element name(s) from \"B\[0\]\" to \"B0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2008 226 248 2216 "B\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[1\] B1 " "Converted element name(s) from \"B\[1\]\" to \"B1\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2024 202 219 2216 "B\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[2\] B2 " "Converted element name(s) from \"B\[2\]\" to \"B2\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2040 176 193 2216 "B\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3\] B3 " "Converted element name(s) from \"B\[3\]\" to \"B3\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2064 144 176 2216 "B\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[4..0\] B4..0 " "Converted element name(s) from \"B\[4..0\]\" to \"B4..0\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2200 248 432 2217 "B\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[4\] B4 " "Converted element name(s) from \"B\[4\]\" to \"B4\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 496 -232 -184 513 "B\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[4\] B4 " "Converted element name(s) from \"B\[4\]\" to \"B4\"" {  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 2088 64 144 2105 "B\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1751514004632 ""}  } { { "ProjetoSD1.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 456 -40 -23 552 "B\[3\]" "" } { 456 -8 9 592 "B\[2\]" "" } { 456 24 41 624 "B\[1\]" "" } { 456 48 65 664 "B\[0\]" "" } { 440 -88 -56 457 "B\[4..0\]" "" } { 2008 226 248 2216 "B\[0\]" "" } { 2024 202 219 2216 "B\[1\]" "" } { 2040 176 193 2216 "B\[2\]" "" } { 2064 144 176 2216 "B\[3\]" "" } { 2200 248 432 2217 "B\[4..0\]" "" } { 496 -232 -184 513 "B\[4\]" "" } { 2088 64 144 2105 "B\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1751514004632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_A M_A:inst1 " "Elaborating entity \"M_A\" for hierarchy \"M_A:inst1\"" {  } { { "ProjetoSD1.bdf" "inst1" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 976 376 568 1072 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompMagnitude_M_A M_A:inst1\|CompMagnitude_M_A:inst9 " "Elaborating entity \"CompMagnitude_M_A\" for hierarchy \"M_A:inst1\|CompMagnitude_M_A:inst9\"" {  } { { "M_A.bdf" "inst9" { Schematic "C:/ProjetoULA_SD/QuartusFiles/M_A.bdf" { { 80 328 424 272 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X M_A:inst1\|CompMagnitude_M_A:inst9\|X:inst1 " "Elaborating entity \"X\" for hierarchy \"M_A:inst1\|CompMagnitude_M_A:inst9\|X:inst1\"" {  } { { "CompMagnitude_M_A.bdf" "inst1" { Schematic "C:/ProjetoULA_SD/QuartusFiles/CompMagnitude_M_A.bdf" { { 584 304 400 680 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompMagnitude_M_B M_A:inst1\|CompMagnitude_M_B:inst10 " "Elaborating entity \"CompMagnitude_M_B\" for hierarchy \"M_A:inst1\|CompMagnitude_M_B:inst10\"" {  } { { "M_A.bdf" "inst10" { Schematic "C:/ProjetoULA_SD/QuartusFiles/M_A.bdf" { { 352 328 424 544 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_B M_B:inst2 " "Elaborating entity \"M_B\" for hierarchy \"M_B:inst2\"" {  } { { "ProjetoSD1.bdf" "inst2" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1088 376 568 1184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aigualb aigualb:inst120 " "Elaborating entity \"aigualb\" for hierarchy \"aigualb:inst120\"" {  } { { "ProjetoSD1.bdf" "inst120" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 840 384 480 936 "inst120" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR5F OR5F:inst " "Elaborating entity \"OR5F\" for hierarchy \"OR5F:inst\"" {  } { { "ProjetoSD1.bdf" "inst" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 448 1552 1744 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_And MUX_And:inst51 " "Elaborating entity \"MUX_And\" for hierarchy \"MUX_And:inst51\"" {  } { { "ProjetoSD1.bdf" "inst51" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 432 800 944 560 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo somador_completo:inst88 " "Elaborating entity \"somador_completo\" for hierarchy \"somador_completo:inst88\"" {  } { { "ProjetoSD1.bdf" "inst88" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 488 376 504 584 "inst88" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004651 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst36 " "Primitive \"NOT\" of instance \"inst36\" not used" {  } { { "somador_completo.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { { 2928 648 696 2960 "inst36" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1751514004652 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst37 " "Primitive \"AND2\" of instance \"inst37\" not used" {  } { { "somador_completo.bdf" "" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { { 2904 736 800 2952 "inst37" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1751514004652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amaiorqueb somador_completo:inst88\|amaiorqueb:inst16 " "Elaborating entity \"amaiorqueb\" for hierarchy \"somador_completo:inst88\|amaiorqueb:inst16\"" {  } { { "somador_completo.bdf" "inst16" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { { 832 648 744 1024 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador_completo:inst88\|somador:inst20 " "Elaborating entity \"somador\" for hierarchy \"somador_completo:inst88\|somador:inst20\"" {  } { { "somador_completo.bdf" "inst20" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { { 1016 1016 1112 1112 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complemento2 somador_completo:inst88\|complemento2:inst19 " "Elaborating entity \"complemento2\" for hierarchy \"somador_completo:inst88\|complemento2:inst19\"" {  } { { "somador_completo.bdf" "inst19" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { { 1592 832 928 1720 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmaiorquea somador_completo:inst88\|bmaiorquea:inst17 " "Elaborating entity \"bmaiorquea\" for hierarchy \"somador_completo:inst88\|bmaiorquea:inst17\"" {  } { { "somador_completo.bdf" "inst17" { Schematic "C:/ProjetoULA_SD/QuartusFiles/somador_completo.bdf" { { 1928 648 744 2120 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator_completo subtrator_completo:inst96 " "Elaborating entity \"subtrator_completo\" for hierarchy \"subtrator_completo:inst96\"" {  } { { "ProjetoSD1.bdf" "inst96" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 592 376 520 688 "inst96" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoAND CircuitoAND:CAIXAAND " "Elaborating entity \"CircuitoAND\" for hierarchy \"CircuitoAND:CAIXAAND\"" {  } { { "ProjetoSD1.bdf" "CAIXAAND" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1200 376 504 1296 "CAIXAAND" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoXOR CircuitoXOR:CAIXAXOR " "Elaborating entity \"CircuitoXOR\" for hierarchy \"CircuitoXOR:CAIXAXOR\"" {  } { { "ProjetoSD1.bdf" "CAIXAXOR" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1304 376 504 1400 "CAIXAXOR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:inst3 " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:inst3\"" {  } { { "ProjetoSD1.bdf" "inst3" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 808 2432 2576 1096 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514004677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_4BITS DEC_4BITS:inst6 " "Elaborating entity \"DEC_4BITS\" for hierarchy \"DEC_4BITS:inst6\"" {  } { { "ProjetoSD1.bdf" "inst6" { Schematic "C:/ProjetoULA_SD/QuartusFiles/ProjetoSD1.bdf" { { 1856 432 576 2144 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751514005000 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst24 and5_f " "Node instance \"inst24\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst24" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 1336 688 880 1464 "inst24" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005627 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst26 and5_f " "Node instance \"inst26\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst26" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 1656 688 880 1784 "inst26" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005627 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst25 and5_f " "Node instance \"inst25\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst25" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 1496 688 880 1624 "inst25" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst27 and5_f " "Node instance \"inst27\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst27" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 1808 696 888 1936 "inst27" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst28 and5_f " "Node instance \"inst28\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst28" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 1968 696 888 2096 "inst28" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst29 and5_f " "Node instance \"inst29\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst29" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 2120 696 888 2248 "inst29" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst31 and5_f " "Node instance \"inst31\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst31" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 2304 704 896 2432 "inst31" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst33 and5_f " "Node instance \"inst33\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst33" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 2616 704 896 2744 "inst33" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst32 and5_f " "Node instance \"inst32\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst32" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 2464 704 896 2592 "inst32" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst34 and5_f " "Node instance \"inst34\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst34" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 2768 704 896 2896 "inst34" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst35 and5_f " "Node instance \"inst35\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst35" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 2912 704 896 3040 "inst35" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst41 and5_f " "Node instance \"inst41\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst41" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 3472 704 896 3600 "inst41" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst42 and5_f " "Node instance \"inst42\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst42" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 3624 704 896 3752 "inst42" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst40 and5_f " "Node instance \"inst40\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst40" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 3312 696 888 3440 "inst40" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst54 and5_f " "Node instance \"inst54\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst54" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 4320 728 920 4448 "inst54" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst55 and5_f " "Node instance \"inst55\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst55" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 4480 728 920 4608 "inst55" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst56 and5_f " "Node instance \"inst56\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst56" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 4632 728 920 4760 "inst56" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst57 and5_f " "Node instance \"inst57\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst57" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 4776 728 920 4904 "inst57" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst105 and5_f " "Node instance \"inst105\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decodificador.bdf" "inst105" { Schematic "C:/ProjetoULA_SD/QuartusFiles/Decodificador.bdf" { { 7360 688 880 7488 "inst105" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst24 and5_f " "Node instance \"inst24\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst24" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 1560 984 1176 1688 "inst24" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst26 and5_f " "Node instance \"inst26\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst26" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 1880 984 1176 2008 "inst26" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst25 and5_f " "Node instance \"inst25\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst25" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 1720 984 1176 1848 "inst25" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst27 and5_f " "Node instance \"inst27\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst27" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2032 992 1184 2160 "inst27" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst28 and5_f " "Node instance \"inst28\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst28" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2192 992 1184 2320 "inst28" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst29 and5_f " "Node instance \"inst29\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst29" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2344 992 1184 2472 "inst29" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst31 and5_f " "Node instance \"inst31\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst31" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2528 1000 1192 2656 "inst31" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst33 and5_f " "Node instance \"inst33\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst33" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2840 1000 1192 2968 "inst33" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst32 and5_f " "Node instance \"inst32\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst32" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2688 1000 1192 2816 "inst32" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst34 and5_f " "Node instance \"inst34\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst34" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2992 1000 1192 3120 "inst34" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst35 and5_f " "Node instance \"inst35\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst35" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 3136 1000 1192 3264 "inst35" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst41 and5_f " "Node instance \"inst41\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst41" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 3696 1000 1192 3824 "inst41" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst42 and5_f " "Node instance \"inst42\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst42" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 3848 1000 1192 3976 "inst42" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst40 and5_f " "Node instance \"inst40\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst40" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 3536 992 1184 3664 "inst40" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst54 and5_f " "Node instance \"inst54\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst54" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 4544 1024 1216 4672 "inst54" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst55 and5_f " "Node instance \"inst55\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst55" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 4704 1024 1216 4832 "inst55" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst56 and5_f " "Node instance \"inst56\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst56" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 4856 1024 1216 4984 "inst56" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst57 and5_f " "Node instance \"inst57\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst57" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 5000 1024 1216 5128 "inst57" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst105 and5_f " "Node instance \"inst105\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst105" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 7584 984 1176 7712 "inst105" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst24 and5_f " "Node instance \"inst24\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst24" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 1560 984 1176 1688 "inst24" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst26 and5_f " "Node instance \"inst26\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst26" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 1880 984 1176 2008 "inst26" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst25 and5_f " "Node instance \"inst25\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst25" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 1720 984 1176 1848 "inst25" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst27 and5_f " "Node instance \"inst27\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst27" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2032 992 1184 2160 "inst27" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst28 and5_f " "Node instance \"inst28\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst28" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2192 992 1184 2320 "inst28" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst29 and5_f " "Node instance \"inst29\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst29" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2344 992 1184 2472 "inst29" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst31 and5_f " "Node instance \"inst31\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst31" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2528 1000 1192 2656 "inst31" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst33 and5_f " "Node instance \"inst33\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst33" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2840 1000 1192 2968 "inst33" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst32 and5_f " "Node instance \"inst32\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst32" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2688 1000 1192 2816 "inst32" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst34 and5_f " "Node instance \"inst34\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst34" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 2992 1000 1192 3120 "inst34" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst35 and5_f " "Node instance \"inst35\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst35" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 3136 1000 1192 3264 "inst35" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst41 and5_f " "Node instance \"inst41\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst41" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 3696 1000 1192 3824 "inst41" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst42 and5_f " "Node instance \"inst42\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst42" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 3848 1000 1192 3976 "inst42" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst40 and5_f " "Node instance \"inst40\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst40" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 3536 992 1184 3664 "inst40" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst54 and5_f " "Node instance \"inst54\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst54" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 4544 1024 1216 4672 "inst54" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst55 and5_f " "Node instance \"inst55\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst55" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 4704 1024 1216 4832 "inst55" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst56 and5_f " "Node instance \"inst56\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst56" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 4856 1024 1216 4984 "inst56" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst57 and5_f " "Node instance \"inst57\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst57" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 5000 1024 1216 5128 "inst57" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst105 and5_f " "Node instance \"inst105\" instantiates undefined entity \"and5_f\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DEC_4BITS.bdf" "inst105" { Schematic "C:/ProjetoULA_SD/QuartusFiles/DEC_4BITS.bdf" { { 7584 984 1176 7712 "inst105" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1751514005630 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 57 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 57 errors, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751514005752 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 03 00:40:05 2025 " "Processing ended: Thu Jul 03 00:40:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751514005752 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751514005752 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751514005752 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514005752 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 59 s 30 s " "Quartus Prime Full Compilation was unsuccessful. 59 errors, 30 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751514006451 ""}
