
*** Running vivado
    with args -log design_1_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 368.531 ; gain = 159.078
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [c:/Users/Burak/Desktop/Projects/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:62]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (48#1) [c:/Users/Burak/Desktop/Projects/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:62]
Finished RTL Elaboration : Time (s): cpu = 00:04:01 ; elapsed = 00:04:35 . Memory (MB): peak = 692.020 ; gain = 482.566
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:02 ; elapsed = 00:04:36 . Memory (MB): peak = 692.020 ; gain = 482.566
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 914.902 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:04:41 ; elapsed = 00:05:16 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:41 ; elapsed = 00:05:16 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:42 ; elapsed = 00:05:17 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:48 ; elapsed = 00:05:24 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:58 ; elapsed = 00:05:34 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:21 ; elapsed = 00:05:58 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished Timing Optimization : Time (s): cpu = 00:05:21 ; elapsed = 00:05:58 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished Technology Mapping : Time (s): cpu = 00:05:23 ; elapsed = 00:06:00 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished IO Insertion : Time (s): cpu = 00:05:24 ; elapsed = 00:06:01 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished Renaming Generated Instances : Time (s): cpu = 00:05:24 ; elapsed = 00:06:01 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:25 ; elapsed = 00:06:02 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished Renaming Generated Ports : Time (s): cpu = 00:05:25 ; elapsed = 00:06:02 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished Handling Custom Attributes : Time (s): cpu = 00:05:25 ; elapsed = 00:06:03 . Memory (MB): peak = 914.902 ; gain = 705.449
Finished Renaming Generated Nets : Time (s): cpu = 00:05:25 ; elapsed = 00:06:03 . Memory (MB): peak = 914.902 ; gain = 705.449

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    32|
|2     |CFGLUT5    |    57|
|3     |LUT1       |    59|
|4     |LUT2       |    41|
|5     |LUT3       |    99|
|6     |LUT4       |   126|
|7     |LUT5       |   105|
|8     |LUT6       |   464|
|9     |MUXF7      |    74|
|10    |RAMB36E1   |    64|
|11    |RAMB36E1_1 |    14|
|12    |RAMB36E1_2 |    14|
|13    |SRL16E     |    29|
|14    |SRLC16E    |     2|
|15    |SRLC32E    |    17|
|16    |FDRE       |  1024|
|17    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:25 ; elapsed = 00:06:03 . Memory (MB): peak = 914.902 ; gain = 705.449
synth_design: Time (s): cpu = 00:05:25 ; elapsed = 00:06:00 . Memory (MB): peak = 914.902 ; gain = 641.676
