/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 2/15/2023 10:39:20 AM.
 * 
 * @copyright copyright(c) 2023 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_MEM_CTRL_H__
#define __ADI_APOLLO_BF_MEM_CTRL_H__

/*============= D E F I N E S ==============*/
#define REG_MC_EN_CTRL_ADDR                  0x4C002000
#define BF_MC_CMD_EN_SBPI_INFO               0x4C002000, 0x00000100
#define BF_MC_CMD_EN_USER_INFO               0x4C002000, 0x00000101
#define BF_MC_LOAD_QSR_QRR_INFO              0x4C002000, 0x00000104
#define BF_MC_SEL_RD_MODE_INFO               0x4C002000, 0x00000105
#define BF_MC_SOFT_RESET_INFO                0x4C002000, 0x00000107

#define REG_MC_IDLE_STATUS_ADDR              0x4C002004
#define BF_MC_CMD_STATUS_IDLE_INFO           0x4C002004, 0x00000100

#define REG_MC_SEL_SD_IP_CTRL_ADDR           0x4C002008
#define BF_MC_CMD_SEL_SD_IP_OHOT_INFO        0x4C002008, 0x00000400

#define REG_MC_SEL_SD_IP_STATUS_ADDR         0x4C00200C
#define BF_MC_SEL_SD_IP_OHOT_INFO            0x4C00200C, 0x00000400
#define BF_MC_CTRL_SEL_SD_IP_INFO            0x4C00200C, 0x00000107

#define REG_MC_OP_REQ_ADDR                   0x4C002010
#define BF_MC_OP_OTP_BOOT_REQ_INFO           0x4C002010, 0x00000100
#define BF_MC_OP_OTP_QUAL_REQ_INFO           0x4C002010, 0x00000101
#define BF_MC_OP_ABORT_REQ_INFO              0x4C002010, 0x00000107

#define REG_MC_OP_ACK_ADDR                   0x4C002014
#define BF_MC_OP_OTP_BOOT_ACK_INFO           0x4C002014, 0x00000100
#define BF_MC_OP_OTP_QUAL_ACK_INFO           0x4C002014, 0x00000101
#define BF_MC_OP_ABORT_ACK_INFO              0x4C002014, 0x00000107

#define REG_MC_SHF_REQ_ADDR                  0x4C002018
#define BF_MC_CMD_SHF_PDN_REQ_INFO           0x4C002018, 0x00000100
#define BF_MC_CMD_SHF_RST_REQ_INFO           0x4C002018, 0x00000104

#define REG_MC_SHF_ACK_ADDR                  0x4C00201C
#define BF_MC_CMD_SHF_PDN_ACK_INFO           0x4C00201C, 0x00000100
#define BF_MC_CMD_SHF_PDN_RDY_INFO           0x4C00201C, 0x00000101
#define BF_MC_CMD_SHF_RST_ACK_INFO           0x4C00201C, 0x00000104
#define BF_MC_CMD_SHF_PWUP_RDY_INFO          0x4C00201C, 0x00000105

#define REG_MC_PMC_REQ_ADDR                  0x4C002020
#define BF_MC_CMD_WR_PMC_RQ_REQ_INFO         0x4C002020, 0x00000100
#define BF_MC_CMD_RD_PMC_RQ_REQ_INFO         0x4C002020, 0x00000101
#define BF_MC_CMD_WR_PMC_CQ_REQ_INFO         0x4C002020, 0x00000102
#define BF_MC_CMD_RD_PMC_CQ_REQ_INFO         0x4C002020, 0x00000103
#define BF_MC_CMD_WR_PMC_CC_REQ_INFO         0x4C002020, 0x00000104
#define BF_MC_CMD_RD_PMC_CC_REQ_INFO         0x4C002020, 0x00000105
#define BF_MC_CMD_PMC_OP_REQ_INFO            0x4C002020, 0x00000107

#define REG_MC_PMC_ACK_ADDR                  0x4C002024
#define BF_MC_CMD_WR_PMC_RQ_ACK_INFO         0x4C002024, 0x00000100
#define BF_MC_CMD_RD_PMC_RQ_ACK_INFO         0x4C002024, 0x00000101
#define BF_MC_CMD_WR_PMC_CQ_ACK_INFO         0x4C002024, 0x00000102
#define BF_MC_CMD_RD_PMC_CQ_ACK_INFO         0x4C002024, 0x00000103
#define BF_MC_CMD_WR_PMC_CC_ACK_INFO         0x4C002024, 0x00000104
#define BF_MC_CMD_RD_PMC_CC_ACK_INFO         0x4C002024, 0x00000105
#define BF_MC_CMD_PMC_OP_ACK_INFO            0x4C002024, 0x00000107

#define REG_MC_PMC_OP_STATUS_ADDR(n)         (0x4C002028 + 4 * (n))
#define BF_MC_CMD_PMC_OP_STATUS_INFO(n)      (0x4C002028 + 4 * (n)), 0x00000800

#define REG_MC_DAP_REQ_ADDR                  0x4C002038
#define BF_MC_CMD_WR_DAP_RQ_REQ_INFO         0x4C002038, 0x00000100
#define BF_MC_CMD_RD_DAP_RQ_REQ_INFO         0x4C002038, 0x00000101
#define BF_MC_CMD_WR_DAP_CQ_REQ_INFO         0x4C002038, 0x00000102
#define BF_MC_CMD_RD_DAP_CQ_REQ_INFO         0x4C002038, 0x00000103
#define BF_MC_CMD_WR_DAP_CC_REQ_INFO         0x4C002038, 0x00000104
#define BF_MC_CMD_RD_DAP_CC_REQ_INFO         0x4C002038, 0x00000105
#define BF_MC_CMD_WR_DAP_DATA_REQ_INFO       0x4C002038, 0x00000108
#define BF_MC_CMD_RD_DAP_DATA_REQ_INFO       0x4C002038, 0x00000109
#define BF_MC_CMD_WR_DAP_ECC_REQ_INFO        0x4C002038, 0x0000010A
#define BF_MC_CMD_RD_DAP_ECC_REQ_INFO        0x4C002038, 0x0000010B
#define BF_MC_CMD_DAP_RP_REQ_INFO            0x4C002038, 0x0000010F

#define REG_MC_DAP_ACK_ADDR                  0x4C00203C
#define BF_MC_CMD_WR_DAP_RQ_ACK_INFO         0x4C00203C, 0x00000100
#define BF_MC_CMD_RD_DAP_RQ_ACK_INFO         0x4C00203C, 0x00000101
#define BF_MC_CMD_WR_DAP_CQ_ACK_INFO         0x4C00203C, 0x00000102
#define BF_MC_CMD_RD_DAP_CQ_ACK_INFO         0x4C00203C, 0x00000103
#define BF_MC_CMD_WR_DAP_CC_ACK_INFO         0x4C00203C, 0x00000104
#define BF_MC_CMD_RD_DAP_CC_ACK_INFO         0x4C00203C, 0x00000105
#define BF_MC_CMD_WR_DAP_DATA_ACK_INFO       0x4C00203C, 0x00000108
#define BF_MC_CMD_RD_DAP_DATA_ACK_INFO       0x4C00203C, 0x00000109
#define BF_MC_CMD_WR_DAP_ECC_ACK_INFO        0x4C00203C, 0x0000010A
#define BF_MC_CMD_RD_DAP_ECC_ACK_INFO        0x4C00203C, 0x0000010B
#define BF_MC_CMD_DAP_RP_ACK_INFO            0x4C00203C, 0x0000010F

#define REG_MC_REDN_ADDR                     0x4C002040
#define BF_MC_CMD_REDN_INFO                  0x4C002040, 0x00000200

#define REG_MC_ADDR_ADDR                     0x4C002044
#define BF_MC_CMD_ADDR_INFO                  0x4C002044, 0x00002000

#define REG_MC_PGM_REQ_ADDR                  0x4C002048
#define BF_MC_CMD_PGM_REQ_INFO               0x4C002048, 0x00000100
#define BF_MC_CMD_PGM_ECC_GEN_INFO           0x4C002048, 0x00000107

#define REG_MC_PGM_ACK_ADDR                  0x4C00204C
#define BF_MC_CMD_PGM_ACK_INFO               0x4C00204C, 0x00000100

#define REG_MC_PGM_BUSY_STATUS_ADDR          0x4C002050
#define BF_MC_CMD_PGM_BUSY_INFO              0x4C002050, 0x00000100
#define BF_MC_CMD_PGM_NUMWDS_INFO            0x4C002050, 0x00000304

#define REG_MC_PGM_DAP_ADDR_ADDR             0x4C002054
#define BF_MC_CMD_PGM_DAP_ADDR_INFO          0x4C002054, 0x00001800

#define REG_MC_PGM_DAP_DATA_ADDR             0x4C002058
#define BF_MC_CMD_PGM_DAP_DATA_INFO          0x4C002058, 0x00002000

#define REG_MC_PGM_DAP_ECC_ADDR              0x4C00205C
#define BF_MC_CMD_PGM_DAP_ECC_INFO           0x4C00205C, 0x00000800

#define REG_MC_PGM_STATUS_ADDR               0x4C002060
#define BF_MC_CMD_PGM_STATUS_0_INFO          0x4C002060, 0x00000800
#define BF_MC_CMD_PGM_STATUS_1_INFO          0x4C002060, 0x00000808
#define BF_MC_CMD_PGM_STATUS_2_INFO          0x4C002060, 0x00000810
#define BF_MC_CMD_PGM_STATUS_3_INFO          0x4C002060, 0x00000818

#define REG_MC_PGM_DAP_DATA_N_ADDR(n)        (0x4C002064 + 12 * (n))
#define BF_MC_CMD_PGM_DAP_DATA_N_INFO(n)     (0x4C002064 + 12 * (n)), 0x00002000

#define REG_MC_PGM_DAP_ECC_N_ADDR(n)         (0x4C002068 + 12 * (n))
#define BF_MC_CMD_PGM_DAP_ECC_N_INFO(n)      (0x4C002068 + 12 * (n)), 0x00000800

#define REG_MC_PGM_STATUS_N_ADDR(n)          (0x4C00206C + 12 * (n))
#define BF_MC_CMD_PGM_STATUS_N_0_INFO(n)     (0x4C00206C + 12 * (n)), 0x00000800
#define BF_MC_CMD_PGM_STATUS_N_1_INFO(n)     (0x4C00206C + 12 * (n)), 0x00000808
#define BF_MC_CMD_PGM_STATUS_N_2_INFO(n)     (0x4C00206C + 12 * (n)), 0x00000810
#define BF_MC_CMD_PGM_STATUS_N_3_INFO(n)     (0x4C00206C + 12 * (n)), 0x00000818

#define REG_MC_OTP_REQ_ADDR                  0x4C002094
#define BF_MC_CMD_OTP_PDN_REQ_INFO           0x4C002094, 0x00000100
#define BF_MC_CMD_OTP_PWUP_REQ_INFO          0x4C002094, 0x00000101

#define REG_MC_OTP_ACK_ADDR                  0x4C002098
#define BF_MC_CMD_OTP_PDN_ACK_INFO           0x4C002098, 0x00000100
#define BF_MC_CMD_OTP_PWUP_ACK_INFO          0x4C002098, 0x00000101
#define BF_MC_CMD_OTP_PDN_RDY_INFO           0x4C002098, 0x00000104

#define REG_MC_OTP_RD_REQ_ADDR               0x4C00209C
#define BF_MC_CMD_OTP_RD_REQ_INFO            0x4C00209C, 0x00000100
#define BF_MC_CMD_OTP_BURST_RD_EN_INFO       0x4C00209C, 0x00000107
#define BF_MC_OTP_RD_ECC_BYPASS_INFO         0x4C00209C, 0x00000110
#define BF_MC_OTP_RD_ECC_DISABLE_INFO        0x4C00209C, 0x00000111
#define BF_MC_OTP_RD_ECC_GEN_INFO            0x4C00209C, 0x00000112
#define BF_MC_OTP_RD_ECC_TEST_INFO           0x4C00209C, 0x00000113

#define REG_MC_OTP_RD_ACK_ADDR               0x4C0020A0
#define BF_MC_CMD_OTP_RD_ACK_INFO            0x4C0020A0, 0x00000100

#define REG_MC_OTP_BURST_RD_COUNT_ADDR       0x4C0020A4
#define BF_MC_CMD_OTP_BURST_RD_COUNT_INFO    0x4C0020A4, 0x00002000

#define REG_MC_OTP_RD_WIDTH_CTRL_ADDR        0x4C0020A8
#define BF_MC_OTP_RD_PULSE_WIDTH_INFO        0x4C0020A8, 0x00000500
#define BF_MC_OTP_RD_RECOV_WIDTH_INFO        0x4C0020A8, 0x00000508

#define REG_MC_OTP_RD_DATA_VALID_ADDR        0x4C0020AC
#define BF_MC_OTP_RD_DATA_VALID_INFO         0x4C0020AC, 0x00000100

#define REG_MC_OTP_RD_DATA_ADDR              0x4C0020B0
#define BF_MC_OTP_RD_DATA_INFO               0x4C0020B0, 0x00002000

#define REG_MC_OTP_RD_ECC_ADDR               0x4C0020B4
#define BF_MC_OTP_RD_ECC_INFO                0x4C0020B4, 0x00000800
#define BF_MC_OTP_RD_NO_ERR_FLAG_INFO        0x4C0020B4, 0x00000108
#define BF_MC_OTP_RD_SEC_FLAG_INFO           0x4C0020B4, 0x00000109
#define BF_MC_OTP_RD_DED_FLAG_INFO           0x4C0020B4, 0x0000010A

#define REG_MC_OTP_RD_ADDR_STATUS_ADDR       0x4C0020B8
#define BF_MC_OTP_RD_ADDR_STATUS_INFO        0x4C0020B8, 0x00001800
#define BF_MC_OTP_RD_SEL_SD_IP_OHOT_INFO     0x4C0020B8, 0x00000418

#define REG_MC_OTP_RD_DATA_VALID_N_ADDR(n)   (0x4C0020BC + 16 * (n))
#define BF_MC_OTP_RD_DATA_VALID_N_INFO(n)    (0x4C0020BC + 16 * (n)), 0x00000100

#define REG_MC_OTP_RD_DATA_N_ADDR(n)         (0x4C0020C0 + 16 * (n))
#define BF_MC_OTP_RD_DATA_N_INFO(n)          (0x4C0020C0 + 16 * (n)), 0x00002000

#define REG_MC_OTP_RD_ECC_N_ADDR(n)          (0x4C0020C4 + 16 * (n))
#define BF_MC_OTP_RD_ECC_N_INFO(n)           (0x4C0020C4 + 16 * (n)), 0x00000800
#define BF_MC_OTP_RD_NO_ERR_FLAG_N_INFO(n)   (0x4C0020C4 + 16 * (n)), 0x00000108
#define BF_MC_OTP_RD_SEC_FLAG_N_INFO(n)      (0x4C0020C4 + 16 * (n)), 0x00000109
#define BF_MC_OTP_RD_DED_FLAG_N_INFO(n)      (0x4C0020C4 + 16 * (n)), 0x0000010A

#define REG_MC_OTP_RD_ADDR_STATUS_N_ADDR(n)  (0x4C0020C8 + 16 * (n))
#define BF_MC_OTP_RD_ADDR_STATUS_N_INFO(n)   (0x4C0020C8 + 16 * (n)), 0x00001800

#define REG_MC_ECC_CTRL_ADDR                 0x4C0020FC
#define BF_MC_ECC_DISABLE_INFO               0x4C0020FC, 0x00000100
#define BF_MC_ECC_GEN_INFO                   0x4C0020FC, 0x00000101
#define BF_MC_ECC_TEST_INFO                  0x4C0020FC, 0x00000102

#define REG_MC_ECC_FLAGS_ADDR                0x4C002100
#define BF_MC_ECC_NO_ERR_FLAG_INFO           0x4C002100, 0x00000100
#define BF_MC_ECC_SEC_FLAG_INFO              0x4C002100, 0x00000101
#define BF_MC_ECC_DED_FLAG_INFO              0x4C002100, 0x00000102

#define REG_MC_ECC_INPUT_DATA_ADDR           0x4C002104
#define BF_MC_ECC_REGMAP_DATA_INFO           0x4C002104, 0x00002000

#define REG_MC_ECC_INPUT_ECC_ADDR            0x4C002108
#define BF_MC_ECC_REGMAP_ECC_INFO            0x4C002108, 0x00000800

#define REG_MC_ECC_OUTPUT_DATA_ADDR          0x4C00210C
#define BF_MC_ECC_CORRECTED_DATA_INFO        0x4C00210C, 0x00002000

#define REG_MC_ECC_OUTPUT_ECC_ADDR           0x4C002110
#define BF_MC_ECC_CORRECTED_ECC_INFO         0x4C002110, 0x00000800

#define REG_MC_CRC_CTRL_ADDR                 0x4C002114
#define BF_MC_CRC_ENABLE_INFO                0x4C002114, 0x00000100
#define BF_MC_CRC_RESTART_INFO               0x4C002114, 0x00000101
#define BF_MC_CRC_ERR_COND_SEL_INFO          0x4C002114, 0x00000102

#define REG_MC_CRC_NUM_READS_ADDR            0x4C002118
#define BF_MC_CRC_NUM_READS_INFO             0x4C002118, 0x00002000

#define REG_MC_CRC_CHECKSUM_ADDR             0x4C00211C
#define BF_MC_CRC_CHECKSUM_INFO              0x4C00211C, 0x00002000

#define REG_MC_CRC_FLAGS_ADDR                0x4C002120
#define BF_MC_CRC_NO_ERR_FLAG_INFO           0x4C002120, 0x00000100
#define BF_MC_CRC_SEC_FLAG_INFO              0x4C002120, 0x00000101
#define BF_MC_CRC_DED_FLAG_INFO              0x4C002120, 0x00000102

#define REG_MC_CRC_ERR_ADDR_ADDR             0x4C002124
#define BF_MC_CRC_ERR_ADDR_INFO              0x4C002124, 0x00001800
#define BF_MC_CRC_ERR_SEL_SD_IP_OHOT_INFO    0x4C002124, 0x00000418

#define REG_MC_SBPI_PMC_CQ_ADDR              0x4C002130
#define BF_MC_SBPI_PMC_CQ_REGS_0_INFO        0x4C002130, 0x00000800
#define BF_MC_SBPI_PMC_CQ_REGS_1_INFO        0x4C002130, 0x00000808

#define REG_MC_SBPI_PMC_RQ0_ADDR             0x4C002134
#define BF_MC_SBPI_PMC_RQ_REGS_0_INFO        0x4C002134, 0x00000800
#define BF_MC_SBPI_PMC_RQ_REGS_1_INFO        0x4C002134, 0x00000808
#define BF_MC_SBPI_PMC_RQ_REGS_2_INFO        0x4C002134, 0x00000810
#define BF_MC_SBPI_PMC_RQ_REGS_3_INFO        0x4C002134, 0x00000818

#define REG_MC_SBPI_PMC_RQ1_ADDR             0x4C002138
#define BF_MC_SBPI_PMC_RQ_REGS_4_INFO        0x4C002138, 0x00000800
#define BF_MC_SBPI_PMC_RQ_REGS_5_INFO        0x4C002138, 0x00000808
#define BF_MC_SBPI_PMC_RQ_REGS_6_INFO        0x4C002138, 0x00000810
#define BF_MC_SBPI_PMC_RQ_REGS_7_INFO        0x4C002138, 0x00000818

#define REG_MC_SBPI_PMC_RQ2_ADDR             0x4C00213C
#define BF_MC_SBPI_PMC_RQ_REGS_8_INFO        0x4C00213C, 0x00000800
#define BF_MC_SBPI_PMC_RQ_REGS_9_INFO        0x4C00213C, 0x00000808
#define BF_MC_SBPI_PMC_RQ_REGS_10_INFO       0x4C00213C, 0x00000810
#define BF_MC_SBPI_PMC_RQ_REGS_11_INFO       0x4C00213C, 0x00000818

#define REG_MC_SBPI_PMC_CC_ADDR              0x4C002140
#define BF_MC_SBPI_PMC_CC_REGS_0_INFO        0x4C002140, 0x00000800

#define REG_MC_SBPI_DAP_CQ_ADDR              0x4C002144
#define BF_MC_SBPI_DAP_CQ_REGS_0_INFO        0x4C002144, 0x00000800
#define BF_MC_SBPI_DAP_CQ_REGS_1_INFO        0x4C002144, 0x00000808

#define REG_MC_SBPI_DAP_RQ0_ADDR             0x4C002148
#define BF_MC_SBPI_DAP_RQ_REGS_0_INFO        0x4C002148, 0x00000800
#define BF_MC_SBPI_DAP_RQ_REGS_1_INFO        0x4C002148, 0x00000808
#define BF_MC_SBPI_DAP_RQ_REGS_2_INFO        0x4C002148, 0x00000810
#define BF_MC_SBPI_DAP_RQ_REGS_3_INFO        0x4C002148, 0x00000818

#define REG_MC_SBPI_DAP_RQ1_ADDR             0x4C00214C
#define BF_MC_SBPI_DAP_RQ_REGS_4_INFO        0x4C00214C, 0x00000800
#define BF_MC_SBPI_DAP_RQ_REGS_5_INFO        0x4C00214C, 0x00000808
#define BF_MC_SBPI_DAP_RQ_REGS_6_INFO        0x4C00214C, 0x00000810
#define BF_MC_SBPI_DAP_RQ_REGS_7_INFO        0x4C00214C, 0x00000818

#define REG_MC_SBPI_DAP_RQ2_ADDR             0x4C002150
#define BF_MC_SBPI_DAP_RQ_REGS_8_INFO        0x4C002150, 0x00000800
#define BF_MC_SBPI_DAP_RQ_REGS_9_INFO        0x4C002150, 0x00000808
#define BF_MC_SBPI_DAP_RQ_REGS_10_INFO       0x4C002150, 0x00000810
#define BF_MC_SBPI_DAP_RQ_REGS_11_INFO       0x4C002150, 0x00000818

#define REG_MC_SBPI_DAP_CC_ADDR              0x4C002154
#define BF_MC_SBPI_DAP_CC_REGS_0_INFO        0x4C002154, 0x00000800

#define REG_MC_SBPI_DAP_DATA_ADDR            0x4C002158
#define BF_MC_SBPI_DAP_DATA_REGS_0_INFO      0x4C002158, 0x00000800
#define BF_MC_SBPI_DAP_DATA_REGS_1_INFO      0x4C002158, 0x00000808
#define BF_MC_SBPI_DAP_DATA_REGS_2_INFO      0x4C002158, 0x00000810
#define BF_MC_SBPI_DAP_DATA_REGS_3_INFO      0x4C002158, 0x00000818

#define REG_MC_SBPI_DAP_ECC_ADDR             0x4C00215C
#define BF_MC_SBPI_DAP_ECC_REGS_0_INFO       0x4C00215C, 0x00000800

#define REG_MC_SBPI_DAP_DATA_N_ADDR(n)       (0x4C002160 + 8 * (n))
#define BF_MC_SBPI_DAP_DATA_REGS_N_0_INFO(n) (0x4C002160 + 8 * (n)), 0x00000800
#define BF_MC_SBPI_DAP_DATA_REGS_N_1_INFO(n) (0x4C002160 + 8 * (n)), 0x00000808
#define BF_MC_SBPI_DAP_DATA_REGS_N_2_INFO(n) (0x4C002160 + 8 * (n)), 0x00000810
#define BF_MC_SBPI_DAP_DATA_REGS_N_3_INFO(n) (0x4C002160 + 8 * (n)), 0x00000818

#define REG_MC_SBPI_DAP_ECC_N_ADDR(n)        (0x4C002164 + 8 * (n))
#define BF_MC_SBPI_DAP_ECC_REGS_N_0_INFO(n)  (0x4C002164 + 8 * (n)), 0x00000800

#define REG_MC_SBPI_RD_REGS0_ADDR(n)         (0x4C002180 + 16 * (n))
#define BF_MC_SBPI_RD_REGS_0_INFO(n)         (0x4C002180 + 16 * (n)), 0x00000800
#define BF_MC_SBPI_RD_REGS_1_INFO(n)         (0x4C002180 + 16 * (n)), 0x00000808
#define BF_MC_SBPI_RD_REGS_2_INFO(n)         (0x4C002180 + 16 * (n)), 0x00000810
#define BF_MC_SBPI_RD_REGS_3_INFO(n)         (0x4C002180 + 16 * (n)), 0x00000818

#define REG_MC_SBPI_RD_REGS1_ADDR(n)         (0x4C002184 + 16 * (n))
#define BF_MC_SBPI_RD_REGS_4_INFO(n)         (0x4C002184 + 16 * (n)), 0x00000800
#define BF_MC_SBPI_RD_REGS_5_INFO(n)         (0x4C002184 + 16 * (n)), 0x00000808
#define BF_MC_SBPI_RD_REGS_6_INFO(n)         (0x4C002184 + 16 * (n)), 0x00000810
#define BF_MC_SBPI_RD_REGS_7_INFO(n)         (0x4C002184 + 16 * (n)), 0x00000818

#define REG_MC_SBPI_RD_REGS2_ADDR(n)         (0x4C002188 + 16 * (n))
#define BF_MC_SBPI_RD_REGS_8_INFO(n)         (0x4C002188 + 16 * (n)), 0x00000800
#define BF_MC_SBPI_RD_REGS_9_INFO(n)         (0x4C002188 + 16 * (n)), 0x00000808
#define BF_MC_SBPI_RD_REGS_10_INFO(n)        (0x4C002188 + 16 * (n)), 0x00000810
#define BF_MC_SBPI_RD_REGS_11_INFO(n)        (0x4C002188 + 16 * (n)), 0x00000818

#define REG_MC_SBPI_RD_REGS3_ADDR(n)         (0x4C00218C + 16 * (n))
#define BF_MC_SBPI_RD_REGS_12_INFO(n)        (0x4C00218C + 16 * (n)), 0x00000800
#define BF_MC_SBPI_RD_REGS_13_INFO(n)        (0x4C00218C + 16 * (n)), 0x00000808
#define BF_MC_SBPI_RD_REGS_14_INFO(n)        (0x4C00218C + 16 * (n)), 0x00000810
#define BF_MC_SBPI_RD_REGS_15_INFO(n)        (0x4C00218C + 16 * (n)), 0x00000818

#define REG_SD_SHF_CTRL_ADDR                 0x4C002200
#define BF_SD_SHF_OVERRIDE_INFO              0x4C002200, 0x00000100
#define BF_SD_SHF_SEL_SD_IP_OHOT_INFO        0x4C002200, 0x00000408

#define REG_SD_SHF_SBPI_CTRL_ADDR            0x4C002204
#define BF_SD_SHF_SBPI_CKE_INFO              0x4C002204, 0x00000100
#define BF_SD_SHF_SBPI_CS_INFO               0x4C002204, 0x00000101
#define BF_SD_SHF_SBPI_SP_INFO               0x4C002204, 0x00000102
#define BF_SD_SHF_SBPI_CLOCK_PULSE_INFO      0x4C002204, 0x00000104
#define BF_SD_SHF_SBPI_SOFT_RESET_INFO       0x4C002204, 0x00000107

#define REG_SD_SHF_SBPI_MOSI_ADDR            0x4C002208
#define BF_SD_SHF_SBPI_MOSI_INFO             0x4C002208, 0x00000800

#define REG_SD_SHF_SBPI_MISO_ADDR(n)         (0x4C00220C + 8 * (n))
#define BF_SD_SHF_SBPI_MISO_INFO(n)          (0x4C00220C + 8 * (n)), 0x00000800

#define REG_SD_SHF_SBPI_STATUS_ADDR(n)       (0x4C002210 + 8 * (n))
#define BF_SD_SHF_SBPI_FLAG_INFO(n)          (0x4C002210 + 8 * (n)), 0x00000100

#define REG_SD_SHF_USER_CTRL_ADDR            0x4C00222C
#define BF_SD_SHF_USER_CK_INFO               0x4C00222C, 0x00000100
#define BF_SD_SHF_USER_SEL_INFO              0x4C00222C, 0x00000101
#define BF_SD_SHF_USER_PD_INFO               0x4C00222C, 0x00000102
#define BF_SD_SHF_USER_DCTRL_INFO            0x4C00222C, 0x00000103

#define REG_SD_SHF_USER_ADDR_ADDR            0x4C002230
#define BF_SD_SHF_USER_ADDR_INFO             0x4C002230, 0x00001800

#define REG_MC_BOOT_CTRL_STATUS_ADDR         0x4C002234
#define BF_MC_BOOT_REDN_INFO                 0x4C002234, 0x00000200
#define BF_MC_BOOT_ECCDIS_INFO               0x4C002234, 0x00000102
#define BF_MC_FUSED_PGM_LOCK_INFO            0x4C002234, 0x00000106
#define BF_MC_FUSED_QUAL_EN_INFO             0x4C002234, 0x00000107

#define REG_MC_OP_FSM_STATUS_ADDR            0x4C002238
#define BF_MC_OP_FSM_BUSY_INFO               0x4C002238, 0x00000100
#define BF_MC_OP_OTP_RD_READY_INFO           0x4C002238, 0x00000101
#define BF_MC_OP_ABORTED_FLAG_INFO           0x4C002238, 0x00000103
#define BF_MC_OP_FSM_STATE_INFO              0x4C002238, 0x00000408
#define BF_MC_OP_FSM_STATUS_INFO             0x4C002238, 0x0000090C

#define REG_MC_CMD_FSM_STATUS_ADDR           0x4C00223C
#define BF_MC_CMD_STATUS_FSM_STATE_INFO      0x4C00223C, 0x00000800
#define BF_MC_CMD_PMC_OP_INVALID_INFO        0x4C00223C, 0x00000108

#define REG_MC_IF_FSM_STATUS_ADDR(n)         (0x4C002240 + 4 * (n))
#define BF_MC_SBPI_STATUS_FSM_STATE_INFO(n)  (0x4C002240 + 4 * (n)), 0x00000400
#define BF_MC_USER_STATUS_FSM_STATE_INFO(n)  (0x4C002240 + 4 * (n)), 0x00000408

#define REG_SD_SHF_Q_ADDR(n)                 (0x4C002260 + 24 * (n))
#define BF_SD_SHF_Q_INFO(n)                  (0x4C002260 + 24 * (n)), 0x00002000

#define REG_SD_SHF_QP_ADDR(n)                (0x4C002264 + 24 * (n))
#define BF_SD_SHF_QP_INFO(n)                 (0x4C002264 + 24 * (n)), 0x00000800

#define REG_SD_SHF_QSR_ADDR(n)               (0x4C002268 + 24 * (n))
#define BF_SD_SHF_QSR_INFO(n)                (0x4C002268 + 24 * (n)), 0x00002000

#define REG_SD_SHF_QSRP_ADDR(n)              (0x4C00226C + 24 * (n))
#define BF_SD_SHF_QSRP_INFO(n)               (0x4C00226C + 24 * (n)), 0x00000800

#define REG_SD_SHF_QRR_ADDR(n)               (0x4C002270 + 24 * (n))
#define BF_SD_SHF_QRR_INFO(n)                (0x4C002270 + 24 * (n)), 0x00002000

#define REG_SD_SHF_QRRP_ADDR(n)              (0x4C002274 + 24 * (n))
#define BF_SD_SHF_QRRP_INFO(n)               (0x4C002274 + 24 * (n)), 0x00000800

#define REG_SD_IPS_STATUS_ADDR(n)            (0x4C0022C4 + 8 * (n))
#define BF_SD_IPS_SHUTD_INFO(n)              (0x4C0022C4 + 8 * (n)), 0x00000100
#define BF_SD_IPS_VRREN_INFO(n)              (0x4C0022C4 + 8 * (n)), 0x00000101
#define BF_SD_IPS_VQQEN_INFO(n)              (0x4C0022C4 + 8 * (n)), 0x00000102
#define BF_SD_IPS_VPPEN_INFO(n)              (0x4C0022C4 + 8 * (n)), 0x00000103

#define REG_SD_IPS_MRR_ADDR(n)               (0x4C0022C8 + 8 * (n))
#define BF_SD_IPS_MRR_INFO(n)                (0x4C0022C8 + 8 * (n)), 0x00002000

#define REG_SD_NVM_MR_ADDR(n)                (0x4C0022E4 + 24 * (n))
#define BF_SD_NVM_MR_INFO(n)                 (0x4C0022E4 + 24 * (n)), 0x00002000

#define REG_SD_NVM_ADDR_ADDR(n)              (0x4C0022E8 + 24 * (n))
#define BF_SD_NVM_A_INFO(n)                  (0x4C0022E8 + 24 * (n)), 0x00001800

#define REG_SD_NVM_Q_ADDR(n)                 (0x4C0022EC + 24 * (n))
#define BF_SD_NVM_Q_INFO(n)                  (0x4C0022EC + 24 * (n)), 0x00002000

#define REG_SD_NVM_QP_ADDR(n)                (0x4C0022F0 + 24 * (n))
#define BF_SD_NVM_QP_INFO(n)                 (0x4C0022F0 + 24 * (n)), 0x00000800

#define REG_SD_NVM_NQ_ADDR(n)                (0x4C0022F4 + 24 * (n))
#define BF_SD_NVM_NQ_INFO(n)                 (0x4C0022F4 + 24 * (n)), 0x00002000

#define REG_SD_NVM_NQP_ADDR(n)               (0x4C0022F8 + 24 * (n))
#define BF_SD_NVM_NQP_INFO(n)                (0x4C0022F8 + 24 * (n)), 0x00000800

#define REG_MC_REGMAP_CTRL_ADDR              0x4C0023F0
#define BF_MC_REGMAP_SOFT_RESET_INFO         0x4C0023F0, 0x00000100
#define BF_MC_REGMAP_REQ_CLR_N_INFO          0x4C0023F0, 0x00000101

#endif /* __ADI_APOLLO_BF_MEM_CTRL_H__ */
/*! @} */
