# ğŸ“ Day 2: NMOS Device Scaling Analysis

## Exploring Dimensional Effects in SKY130 Technology

---

<div align="center">

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                            â•‘
â•‘          NMOS TRANSISTOR SCALING STUDY                    â•‘
â•‘          From Micro to Nano Dimensions                     â•‘
â•‘                                                            â•‘
â•‘          SKY130 PDK Circuit Design Workshop               â•‘
â•‘          Understanding W/L Impact on Performance          â•‘
â•‘                                                            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

</div>

---

## ğŸ“‹ Table of Contents

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. ğŸ¯ Overview and Objectives                        â”‚
â”‚ 2. ğŸ“Š Device Specifications Comparison               â”‚
â”‚ 3. âš¡ Lab 1: Id-Vds Characteristics (Output)         â”‚
â”‚ 4. ğŸ“ˆ Lab 2: Id-Vgs Characteristics (Transfer)       â”‚
â”‚ 5. ğŸ”¬ Scaling Effects Analysis                       â”‚
â”‚ 6. ğŸ’¡ Key Observations and Insights                  â”‚
â”‚ 7. ğŸ“ Conclusions and Design Guidelines              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ¯ Section 1: Overview and Objectives

### Purpose of Day 2 Studies

Building upon Day 1's foundation, we now investigate how **device scaling** affects transistor characteristics. This analysis is critical for understanding modern VLSI design where transistors are continuously shrunk to achieve:

- Higher integration density (more transistors per chip)
- Improved switching speed
- Reduced power consumption per device
- Enhanced performance-per-watt ratios

### ğŸ“ Learning Outcomes

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  By the end of Day 2, you will understand:               â•‘
â•‘                                                          â•‘
â•‘  âœ“ Impact of channel length reduction on Id-Vds curves  â•‘
â•‘  âœ“ How device scaling affects threshold voltage         â•‘
â•‘  âœ“ Relationship between W/L ratio and current drive     â•‘
â•‘  âœ“ Short-channel effects in scaled transistors          â•‘
â•‘  âœ“ Trade-offs between size and performance              â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## ğŸ“Š Section 2: Device Specifications Comparison

### Comparative Analysis: Day 1 vs Day 2

We examine two NMOS devices with significantly different dimensions but similar W/L ratios to isolate scaling effects:

| Case | Channel Length (L) | Channel Width (W) | W/L Ratio | Device Type |
|------|--------------------|-------------------|-----------|-------------|
| **Day 1** | 2 Âµm | 5 Âµm | 2.5 | Large geometry |
| **Day 2** | 0.15 Âµm | 0.39 Âµm | â‰ˆ 2.5 | Scaled geometry |

> **Key Insight**: Both devices have approximately the same W/L ratio, allowing comparison of current behavior independent of geometry ratio. This controlled experiment isolates pure scaling effects.

### Why Same W/L Ratio?

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  W/L Ratio Consistency Ensures:                          â•‘
â•‘                                                          â•‘
â•‘  â€¢ Fair comparison between devices                       â•‘
â•‘  â€¢ Isolation of short-channel effects                    â•‘
â•‘  â€¢ Understanding of pure dimensional scaling             â•‘
â•‘  â€¢ Validation of scaling theory predictions              â•‘
â•‘                                                          â•‘
â•‘  If W/L varied, current differences would result from    â•‘
â•‘  both ratio AND scaling effectsâ€”making analysis complex  â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### Scaling Factor Analysis

```
Dimensional Scaling Factor:
  L_Day2 / L_Day1 = 0.15Âµm / 2Âµm = 0.075 (â‰ˆ 13.3Ã— reduction)
  W_Day2 / W_Day1 = 0.39Âµm / 5Âµm = 0.078 (â‰ˆ 12.8Ã— reduction)

Expected Current Scaling (First Order):
  Id âˆ (W/L) â†’ With similar W/L, expect comparable currents
  
Reality Check:
  Actual current differs due to:
  â€¢ Velocity saturation in short channels
  â€¢ Threshold voltage roll-off (DIBL)
  â€¢ Increased channel length modulation
  â€¢ Quantum mechanical effects
```

---

## âš¡ Section 3: Lab 1 - Output Characteristics (Id vs Vds)

### Objective

Generate the **output characteristics** by sweeping drain-source voltage (Vds) from 0V to 1.8V while varying gate-source voltage (Vgs) from 0V to 1.8V in steps.

### Experimental Setup

#### File: `day2_nfet_idvds_L015_W039.spice`

**Location:**
```bash
cd ~/sky130CircuitDesignWorkshop/design/
```

#### SPICE Netlist Structure

<p align="center">
  <img src="day2_1.png" alt="SPICE Netlist for Id-Vds" width="85%">
</p>

```spice
*Model Description
.param temp=27

*Including sky130 library files
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

*Netlist Description

XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15

R1 n1 in 55

Vdd vdd 0 1.8V
Vin in 0 1.8V

*simulation commands

.op
.dc Vdd 0 1.8 0.1 Vin 0 1.8 0.2

.control
run
display
setplot dc1
.endc

.end
```

#### Netlist Component Breakdown

**1. Device Instantiation:**
```spice
XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15
```
- **XM1**: NMOS transistor instance
- **Vdd**: Drain node (swept variable)
- **n1**: Gate node (connected via resistor)
- **0, 0**: Source and bulk tied to ground
- **w=0.39**: Width = 0.39 Âµm (scaled down)
- **l=0.15**: Length = 0.15 Âµm (minimum SKY130 length)

**2. Gate Resistor:**
```spice
R1 n1 in 55
```
- 55Î© resistor between input and gate
- Provides impedance matching
- Reduces simulation convergence issues

**3. DC Sweep Configuration:**
```spice
.dc Vdd 0 1.8 0.1 Vin 0 1.8 0.2
```
- **Primary sweep**: Vdd (Vds) from 0V to 1.8V, step 0.1V
- **Secondary sweep**: Vin (Vgs) from 0V to 1.8V, step 0.2V
- Generates family of 10 curves (one per Vgs value)

### Simulation Execution

#### Step 1: Open the Netlist

```bash
gedit day2_nfet_idvds_L015_W039.spice
```

Verify device parameters and sweep settings.

#### Step 2: Run NGSPICE Simulation

```bash
ngspice day2_nfet_idvds_L015_W039.spice
```

Expected console output:
```
******
** ngspice-36 : Circuit level simulation program
** The U. C. Berkeley CAD Group
******

Circuit: *model description

Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

Reference value : 0.00000e+00
No. of Data Rows : 190
```

#### Step 3: Plot Output Characteristics

```bash
ngspice 1 -> plot -vdd#branch
```

The `-vdd#branch` command plots the current through the Vdd voltage source, which equals the drain current Id.

### Simulation Results

<p align="center">
  <img src="day2_3.png" alt="Id vs Vds Characteristics" width="90%">
</p>

#### Graphical Analysis

```
Id (ÂµA)
  â”‚
200â”‚                                    â•±â”€â”€â”€â”€â”€â”€  Vgs = 1.8V
   â”‚                               â•±â”€â”€â”€â”€
180â”‚                          â•±â”€â”€â”€â”€
   â”‚                     â•±â”€â”€â”€â”€           Vgs = 1.6V
160â”‚                â•±â”€â”€â”€â”€         â•±â”€â”€â”€â”€
   â”‚           â•±â”€â”€â”€â”€         â•±â”€â”€â”€â”€
140â”‚      â•±â”€â”€â”€â”€         â•±â”€â”€â”€â”€          Vgs = 1.4V
   â”‚  â•±â”€â”€â”€â”€        â•±â”€â”€â”€â”€        â•±â”€â”€â”€â”€
120â”‚ â”€â”€â”€â”€     â•±â”€â”€â”€â”€       â•±â”€â”€â”€â”€
   â”‚      â•±â”€â”€â”€â”€      â•±â”€â”€â”€â”€           Vgs = 1.2V
100â”‚  â•±â”€â”€â”€â”€     â•±â”€â”€â”€â”€        â•±â”€â”€â”€â”€
   â”‚ â”€â”€â”€â”€  â•±â”€â”€â”€â”€       â•±â”€â”€â”€â”€
80 â”‚  â•±â”€â”€â”€â”€    â•±â”€â”€â”€â”€       â•±â”€â”€â”€â”€      Vgs = 1.0V
   â”‚ â”€â”€â”€  â•±â”€â”€â”€â”€     â•±â”€â”€â”€â”€
60 â”‚ â•±â”€â”€â”€â”€   â•±â”€â”€â”€â”€      â•±â”€â”€â”€â”€         Vgs = 0.8V
   â”‚â”€â”€â”€â”€â•±â”€â”€â”€â”€    â•±â”€â”€â”€â”€
40 â”‚â•±â”€â”€â”€â”€  â•±â”€â”€â”€â”€     â•±â”€â”€â”€â”€            Vgs = 0.6V
   â”‚â”€â”€ â•±â”€â”€â”€â”€   â•±â”€â”€â”€â”€
20 â”‚â•±â”€â”€â”€â”€ â•±â”€â”€â”€â”€                        Vgs = 0.4V
   â”‚â”€â”€â”€â”€â”€                              Vgs = 0.2V
0  â”œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Vds (V)
   0     0.4    0.8    1.2    1.6    1.8
   
   â””â”€ Linear â”€â”˜â””â”€â”€â”€â”€ Saturation â”€â”€â”€â”€â”€â”˜
```

### Current Level Analysis

| Vgs (V) | Id @ Vds=0.5V (ÂµA) | Id @ Vds=1.8V (ÂµA) | Operating Region @ 1.8V |
|---------|-------------------|-------------------|------------------------|
| 0.0 | 0 | 0 | Cut-off |
| 0.2 | ~2 | ~5 | Weak inversion |
| 0.4 | ~8 | ~20 | Near threshold |
| 0.6 | ~20 | ~40 | Saturation (weak) |
| 0.8 | ~35 | ~65 | Saturation (moderate) |
| 1.0 | ~55 | ~95 | Saturation (strong) |
| 1.2 | ~75 | ~130 | Saturation (high drive) |
| 1.4 | ~100 | ~160 | Saturation (maximum) |
| 1.6 | ~125 | ~185 | Saturation (near VDD) |
| 1.8 | ~145 | ~200 | Saturation (at VDD) |

### Key Observations

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  Notable Features of Scaled Device:                      â•‘
â•‘                                                          â•‘
â•‘  1. Lower absolute currents (~200ÂµA vs 400ÂµA Day 1)    â•‘
â•‘     â†’ Due to velocity saturation effects                â•‘
â•‘                                                          â•‘
â•‘  2. More pronounced channel length modulation           â•‘
â•‘     â†’ Curves slope upward in saturation region          â•‘
â•‘                                                          â•‘
â•‘  3. Earlier saturation onset                            â•‘
â•‘     â†’ Vdsat occurs at lower Vds for short channels      â•‘
â•‘                                                          â•‘
â•‘  4. Reduced output resistance                           â•‘
â•‘     â†’ Steeper slope in saturation = lower ro            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## ğŸ“ˆ Section 4: Lab 2 - Transfer Characteristics (Id vs Vgs)

### Objective

Generate **transfer characteristics** by sweeping gate-source voltage (Vgs) from 0V to 1.8V at a constant drain-source voltage (Vds = 1.8V for saturation region analysis).

### Experimental Setup

#### File: `day2_nfet_idvgs_L015_W039.spice`

<p align="center">
  <img src="day2_4.png" alt="SPICE Netlist for Id-Vgs" width="85%">
</p>

```spice
*Model Description
.param temp=27

*Including sky130 library files
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

*Netlist Description

XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15

R1 n1 in 55

Vdd vdd 0 1.8V
Vin in 0 1.8V

*simulation commands

.op
.dc Vin 0 1.8 0.1

.control
run
display
setplot dc1
.endc

.end
```

#### Key Difference from Lab 1

```spice
.dc Vin 0 1.8 0.1
```
- **Single sweep**: Vin (Vgs) from 0V to 1.8V, step 0.1V
- **Vdd fixed**: Drain voltage held constant at 1.8V
- **Result**: Single transfer curve showing Id vs Vgs

### Simulation Execution

#### Step 1: Open the Netlist

```bash
gedit day2_nfet_idvgs_L015_W039.spice
```

#### Step 2: Run Simulation

```bash
ngspice day2_nfet_idvgs_L015_W039.spice
```

Expected output:
```
No. of Data Rows : 19
```
(19 data points for 0V to 1.8V in 0.1V steps)

#### Step 3: Plot Transfer Characteristics

```bash
ngspice 1 -> plot -vdd#branch
```

### Simulation Results

<p align="center">
  <img src="day2_5.png" alt="Id vs Vgs Characteristics" width="90%">
</p>

#### Graphical Analysis

```
Id (ÂµA)
  â”‚
200â”‚                              â•±â”€â”€â”€â”€
   â”‚                          â•±â”€â”€â”€
190â”‚                      â•±â”€â”€â”€
   â”‚                  â•±â”€â”€â”€       Strong Inversion
180â”‚              â•±â”€â”€â”€           (Quadratic region)
   â”‚          â•±â”€â”€â”€
160â”‚      â•±â”€â”€â”€
   â”‚  â•±â”€â”€â”€
140â”‚â•±â”€â”€                          Transition
   â”‚                             (Moderate inversion)
120â”‚
   â”‚
100â”‚                              Weak Inversion
   â”‚â”€â”€                           (Exponential subthreshold)
60 â”‚
   â”‚
40 â”‚
   â”‚â”€â”€
20 â”‚
   â”‚
0  â”œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â†’ Vgs (V)
   0   0.4  0.6  0.8  1.0  1.2  1.8
       â”‚
       Vth â‰ˆ 0.4-0.5V
```

### Extracted Parameters

#### 1. Threshold Voltage (Vth)

Using the **constant current method** (Id = 100 nA/Âµm criterion):
```
Vth â‰ˆ 0.45V - 0.50V
```

**Comparison with Day 1:**
```
Day 1 (L=2Âµm):   Vth â‰ˆ 0.50V
Day 2 (L=0.15Âµm): Vth â‰ˆ 0.45V

Î” Vth â‰ˆ -50mV (threshold voltage roll-off)
```

#### 2. Transconductance (gm)

In the saturation region (Vgs > 1.0V):
```
gm = âˆ‚Id/âˆ‚Vgs â‰ˆ (200ÂµA - 100ÂµA) / (1.8V - 1.2V)
   â‰ˆ 167 ÂµS

Normalized: gm/W â‰ˆ 167ÂµS / 0.39Âµm â‰ˆ 428 ÂµS/Âµm
```

#### 3. Subthreshold Slope (SS)

In the weak inversion region (Vgs < Vth):
```
SS = âˆ‚Vgs/âˆ‚(logâ‚â‚€ Id) â‰ˆ 70-85 mV/decade

(Ideal minimum is 60 mV/decade at room temperature)
```

### Data Summary Table

| Vgs (V) | Id (ÂµA) | Region | gm (ÂµS) | Notes |
|---------|---------|--------|---------|-------|
| 0.0 | 0.001 | Cut-off | ~0 | Subthreshold leakage |
| 0.2 | 0.05 | Subthreshold | ~1 | Exponential regime |
| 0.4 | 2 | Weak inversion | ~15 | Near Vth |
| 0.6 | 15 | Moderate | ~50 | Transition region |
| 0.8 | 50 | Strong | ~110 | Quadratic begins |
| 1.0 | 95 | Strong | ~150 | Full quadratic |
| 1.2 | 130 | Strong | ~165 | Peak gm region |
| 1.4 | 160 | Strong | ~170 | Near saturation |
| 1.6 | 185 | Strong | ~160 | gm degradation |
| 1.8 | 200 | Strong | ~140 | Velocity saturation |

---

## ğŸ”¬ Section 5: Scaling Effects Analysis

### Comparison: Day 1 (Large) vs Day 2 (Scaled)

| Parameter | Day 1 (L=2Âµm, W=5Âµm) | Day 2 (L=0.15Âµm, W=0.39Âµm) | Change | Physical Reason |
|-----------|---------------------|---------------------------|--------|-----------------|
| **W/L Ratio** | 2.5 | 2.6 | ~Same | Intentional design |
| **Max Id** | ~400 ÂµA | ~200 ÂµA | -50% | Velocity saturation, mobility degradation |
| **Vth** | ~0.50V | ~0.45V | -50mV | DIBL (Drain-Induced Barrier Lowering) |
| **gm (max)** | ~350 ÂµS | ~170 ÂµS | -51% | Lower current, shorter channel |
| **Output resistance (ro)** | High (~200kÎ©) | Lower (~50kÎ©) | -75% | Channel length modulation (Î»â†‘) |
| **Subthreshold slope** | ~65 mV/dec | ~75 mV/dec | +15% | Short-channel effects |

### Short-Channel Effects Observed

#### 1. **Velocity Saturation**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  In short channels, high electric fields cause           â•‘
â•‘  electron velocity to saturate at vsat â‰ˆ 10â· cm/s       â•‘
â•‘                                                          â•‘
â•‘  Result: Current doesn't scale linearly with 1/L        â•‘
â•‘          Expected: Id âˆ 1/L (13Ã— increase)              â•‘
â•‘          Observed: Id decreases (50% reduction)         â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

#### 2. **Drain-Induced Barrier Lowering (DIBL)**

```
As drain voltage increases in short channels:
â€¢ Electric field penetrates deeper toward source
â€¢ Lowers the energy barrier at source junction
â€¢ Reduces effective threshold voltage
â€¢ Increases subthreshold leakage

Effect magnitude: Î”Vth â‰ˆ -50mV for L=0.15Âµm
```

#### 3. **Channel Length Modulation Enhancement**

```
Channel length modulation parameter:
  Î» = 1/(LÂ·VA)  where VA = Early voltage

For shorter L:
  Î»Day2 â‰ˆ 4Ã— Î»Day1
  
Impact: Lower output resistance in saturation
        â†’ Worse current source performance
        â†’ Reduced analog gain

```
Vth vs Channel Length:

Vth (V)
  â”‚
0.7â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Long channel (constant Vth)
   â”‚
0.6â”‚
   â”‚
0.5â”‚        â•²
   â”‚          â•²
0.4â”‚            â•²___  Short channel roll-off
   â”‚
0.3â”‚
   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ L (Âµm)
   10      1.0      0.5      0.15
           
Critical length: When L < 3Ã— depletion width
```

### Scaling Benefits vs Drawbacks

#### âœ… **Advantages**

```
1. Higher Integration Density
   â€¢ 13Ã— reduction in L â†’ ~169Ã— more devices per area
   â€¢ Enable billion-transistor chips

2. Faster Switching Speed
   â€¢ Shorter channel â†’ Reduced transit time
   â€¢ Ï„ = LÂ²/(ÂµVds) â†’ Ï„ scales with LÂ²

3. Lower Dynamic Power per Device
   â€¢ Pdyn = Î±CVDDÂ²f
   â€¢ Smaller dimensions â†’ Lower C

4. Better Performance/Cost Ratio
   â€¢ More functionality per chip area
```

#### âŒ **Disadvantages**

```
1. Reduced Drive Current
   â€¢ Velocity saturation limits current
   â€¢ Need wider devices to compensate

2. Increased Leakage Power
   â€¢ Lower Vth â†’ Higher subthreshold leakage
   â€¢ DIBL worsens off-state current

3. Lower Output Resistance
   â€¢ Enhanced channel length modulation
   â€¢ Challenges for analog circuits

4. Greater Process Variation
   â€¢ Random dopant fluctuations
   â€¢ Line edge roughness effects
```

---

## ğŸ’¡ Section 6: Key Observations and Insights

### Current Drive Analysis

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  Critical Finding:                                        â•‘
â•‘                                                          â•‘
â•‘  Despite similar W/L ratios (2.5), the scaled device    â•‘
â•‘  delivers HALF the saturation current.                   â•‘
â•‘                                                          â•‘
â•‘  Day 1: Id,sat = 400 ÂµA (L=2Âµm, W=5Âµm)                 â•‘
â•‘  Day 2: Id,sat = 200 ÂµA (L=0.15Âµm, W=0.39Âµm)           â•‘
â•‘                                                          â•‘
â•‘  This defies simple first-order models and highlights   â•‘
â•‘  the importance of velocity saturation in nanoscale!    â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### Design Trade-offs

For digital circuits:
```
âœ“ Prefer scaled devices (L=0.15Âµm) for:
  - High-speed logic gates
  - Dense memory arrays
  - Low-power standby modes (with careful Vth management)

âœ— Avoid for:
  - Precision current sources
  - High-gain amplifiers
  - Noise-sensitive circuits
```

For analog circuits:
```
âœ“ Prefer longer channels (L>0.5Âµm) for:
  - Current mirrors (high ro needed)
  - Differential pairs (good matching)
  - Amplifier loads (high output impedance)

âœ— Limited use of minimum-L devices except:
  - High-frequency RF circuits
  - Fast comparators
  - Low-voltage applications
```

### Practical Design Guidelines

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                        â”‚
â”‚  Rule 1: Use minimum L only when speed is critical    â”‚
â”‚          â†’ Accept trade-offs in ro, Vth variation     â”‚
â”‚                                                        â”‚
â”‚  Rule 2: For current sources, use L â‰¥ 2Ã— Lmin        â”‚
â”‚          â†’ Improves matching and output resistance     â”‚
â”‚                                                        â”‚
â”‚  Rule 3: Widen devices to compensate for lower Id     â”‚
â”‚          â†’ W must increase more than L decreases       â”‚
â”‚                                                        â”‚
â”‚  Rule 4: Account for velocity saturation in sizing    â”‚
â”‚          â†’ Don't rely on Id âˆ W/L for short channels  â”‚
â”‚                                                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ Section 7: Conclusions and Design Guidelines

### Summary of Findings

This comprehensive scaling study revealed critical insights into modern transistor behavior:

1. **Dimensional Scaling Impact**: Reducing channel length by 13Ã— while maintaining W/L ratio results in 50% current reduction due to velocity saturation.

2. **Threshold Voltage Shift**: Scaled device shows 50mV lower Vth due to DIBL, increasing leakage but enabling faster switching.

3. **Output Characteristics**: Short-channel devices exhibit earlier saturation and reduced output resistance, challenging analog design.

4. **Transfer Behavior**: Steeper Id-Vgs slope in strong inversion region demonstrates maintained transconductance efficiency despite scaling.


### Design Recommendations

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  For Digital Designers:                                  â•‘
â•‘  â€¢ Use minimum-L devices for speed-critical paths       â•‘
â•‘  â€¢ Apply multi-Vth strategies (mix of standard/low Vth) â•‘
â•‘  â€¢ Size for worst-case process corners                  â•‘
â•‘                                                          â•‘
â•‘  For Analog Designers:                                   â•‘
â•‘  â€¢ Use longer channels (2-4Ã— minimum) for current sinks â•‘
â•‘  â€¢ Bias in moderate inversion for best gm/Id            â•‘
â•‘  â€¢ Consider cascoding to improve output resistance      â•‘
â•‘                                                          â•‘
â•‘  For Mixed-Signal Designers:                             â•‘
â•‘  â€¢ Partition digital (min-L) from analog (longer-L)     â•‘
â•‘  â€¢ Use thick-oxide devices for voltage headroom         â•‘
â•‘  â€¢ Isolate sensitive analog from noisy digital          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```



---

## ğŸ“š References and Resources

### SKY130 PDK Documentation
- Process Design Kit: https://skywater-pdk.readthedocs.io
- Device Models: `sky130_fd_pr` library documentation
- Characterization Data: SKY130 datasheet tables

### SPICE Simulation
- ngspice Manual: http://ngspice.sourceforge.net/docs.html
- BSIM4 Model: http://bsim.berkeley.edu/

### Semiconductor Physics
- Short-Channel Effects: IEEE Electron Devices papers
- Velocity Saturation: Solid-State Electronics textbooks
- Scaling Theory: Dennard Scaling principles

---

<div align="center">

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                        â•‘
â•‘  ğŸ‰ Day 2 Complete!                                   â•‘
â•‘                                                        â•‘
â•‘  You've successfully analyzed device scaling effects  â•‘
â•‘  and understand the trade-offs between size,          â•‘
â•‘  speed, and performance in nanoscale transistors      â•‘
â•‘                                                        â•‘
â•‘  Continue exploring to master VLSI design! ğŸš€         â•‘
â•‘                                                        â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

**Lab Data Summary**
- Day 1: L=2Âµm, W=5Âµm, Id,max=400ÂµA
- Day 2: L=0.15Âµm, W=0.39Âµm, Id,max=200ÂµA
- W/L maintained â‰ˆ 2.5 for both cases
- Scaling factor: 13Ã— dimensional reduction

</div>

