[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~hash_main|hash_main>io_out_2",
    "sources":[
      "~hash_main|hash_main>io_in_left_2",
      "~hash_main|hash_main>io_in_right_2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~hash_main|hash_main>io_out_1",
    "sources":[
      "~hash_main|hash_main>io_in_left_1",
      "~hash_main|hash_main>io_in_right_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~hash_main|hash_main>io_out_3",
    "sources":[
      "~hash_main|hash_main>io_in_left_3",
      "~hash_main|hash_main>io_in_right_3"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~hash_main|hash_main>io_out_0",
    "sources":[
      "~hash_main|hash_main>io_in_left_0",
      "~hash_main|hash_main>io_in_right_0"
    ]
  }
]