With existing tools, the granularity of the reconﬁgurable
regions is considered to be a logic block (usually the size of a
four-input logic gate) or a routing resource. Conceptually,
there is no reason why the granularity cannot be expanded to
an entire nonreconﬁgurable FPGA. By doing this, one can