//===---------- SyncSolverCodeGen.h ---- Graph Sync Solver ----------------===//
//
// Copyright (c) Huawei Technologies Co., Ltd. 2025. All rights reserved.
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//    http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
//===----------------------------------------------------------------------===//
#ifndef BISHENG_DIALECT_HIVM_TRANSFORMS_GRAPHSYNCSOLVER_SYNCSOLVERCODEGEN_H
#define BISHENG_DIALECT_HIVM_TRANSFORMS_GRAPHSYNCSOLVER_SYNCSOLVERCODEGEN_H

#include "bishengir/Dialect/HIVM/Transforms/GraphSyncSolver/CustomMacroSync.h"
#include "bishengir/Dialect/HIVM/Transforms/GraphSyncSolver/SyncSolver.h"
#include "bishengir/Dialect/HIVM/Transforms/GraphSyncSolver/SyncSolverIR.h"
#include "bishengir/Dialect/HIVM/Transforms/GraphSyncSolver/Utility.h"

#include "bishengir/Dialect/HIVM/IR/HIVM.h"
#include "mlir/Dialect/Func/IR/FuncOps.h"
#include "mlir/IR/AsmState.h"
#include "mlir/IR/PatternMatch.h"
#include "mlir/Interfaces/LoopLikeInterface.h"
#include "llvm/ADT/DenseMap.h"
#include "llvm/ADT/DenseSet.h"
#include "llvm/ADT/MapVector.h"
#include "llvm/ADT/SmallVector.h"
#include <memory>
#include <utility>

namespace mlir::hivm::syncsolver {

class CodeGenerator {

public:
  // Configuration options.
  const SyncSolverOptions options;

  // Original MLIR function being processed (may be null for test-only Solver).
  func::FuncOp funcOp;

  // In-memory hierarchical IR (Function -> Scopes -> Ops) used by the solver.
  std::unique_ptr<OperationBase> funcIr;

  // Linearized occurrence sequence (syncIr): each Occurrence is one appearance
  // of an operation in analysis order.
  std::vector<std::unique_ptr<Occurrence>> syncIr;

  // Set of RW operations that expose unit-flag feature and need special
  // handling.
  llvm::SetVector<RWOperation *> unitFlagFeaturedOps;

  // Map sync ops to before/after operations.
  SyncMap syncMapBefore, syncMapAfter;

private:
  bool resultFuncIrWasGenerated{false};

  // Per-multibuffer loop cached helper: nested index modular counters created
  // during codegen and reused to select between multi-buffer event ids.
  llvm::DenseMap<std::tuple<LoopLikeOpInterface, int64_t, int64_t>, Value>
      nestedIndexModularMem;

  // Cache mapping a loop + (eventIdA,eventIdB) pair to the created select Value
  // that chooses which buffer/event id to use at runtime.
  llvm::DenseMap<std::tuple<LoopLikeOpInterface, int64_t>,
                 std::map<llvm::SmallVector<int64_t>, Value>>
      bufferSelectedMem;

  // Per-MMAD L1 op arguments collected during sync codegen insertion.
  llvm::MapVector<hivm::MmadL1Op, MmadL1SyncArgs> mmadl1SyncArgsMap;

  // Per-MMAD MxL1 op arguments collected during sync codegen insertion.
  llvm::MapVector<hivm::MmadMxL1Op, MmadMxL1SyncArgs> mmadMxL1SyncArgsMap;

  // Mapping to cache loop DB conditions used during codegen insertion.
  llvm::DenseMap<LoopLikeOpInterface, Value> loopDBCondMap;

  CustomMacroSyncCodegenState customMacroCodegen;

  // Existing user-authored sync ops paired with the solver-assigned flag id to
  // write back into their static_flag_id attribute.
  llvm::SmallVector<std::pair<Operation *, int64_t>> userSyncFlagIdRewrites;

public:
  CodeGenerator(const SyncSolverOptions &options) : options(options) {}

  CodeGenerator(std::unique_ptr<SyncSolverBase> solver)
      : options(solver->options) {
    init(std::move(solver));
  }

  void init(std::unique_ptr<SyncSolverBase> solver) {
    auto [syncBefore, syncAfter] = solver->getBeforeAfterSyncMaps();
    syncMapBefore = std::move(syncBefore);
    syncMapAfter = std::move(syncAfter);
    userSyncFlagIdRewrites = solver->getUserSyncFlagIdRewrites();
    funcOp = solver->funcOp;
    funcIr = std::move(solver->funcIr);
    syncIr = std::move(solver->syncIr);
    unitFlagFeaturedOps = std::move(solver->unitFlagFeaturedOps);
    customMacroCodegen.setResolvedSlotEventIds(
        std::move(solver->customMacroSync.resolvedSlotEventIds()));
  }

  // Insert sync ops into func-ir.
  void generateFuncIrResultOps();

  // Insert sync ops into actual MLIR IR using rewriter.
  void generateResultOps();

  // Rewrite existing deduced user sync ops with solver-assigned flag IDs.
  void applyUserSyncFlagIdRewrites();

private:
  // Location/IR insertion helpers and event id value creation.
  Location getProperLoc(OperationBase *opBase);

  void setProperInsertionPoint(IRRewriter &rewriter, OperationBase *opBase,
                               bool insertAfterOp);

  void insertBlockAllOp(IRRewriter &rewriter, OperationBase *opBase,
                        BarrierOp *barrierOp, bool insertAfterOp);

  void insertBarrierOp(IRRewriter &rewriter, OperationBase *opBase,
                       BarrierOp *barrierOp, bool insertAfterOp);

  void insertSetFlagOp(IRRewriter &rewriter, OperationBase *opBase,
                       SetFlagOp *setFlagOp, bool insertAfterOp);

  void insertWaitFlagOp(IRRewriter &rewriter, OperationBase *opBase,
                        WaitFlagOp *waitFlagOp, bool insertAfterOp);

  void insertSetBlockFlagOp(IRRewriter &rewriter, OperationBase *opBase,
                            SetFlagOp *setFlagOp, bool insertAfterOp);

  void insertWaitBlockFlagOp(IRRewriter &rewriter, OperationBase *opBase,
                             WaitFlagOp *waitFlagOp, bool insertAfterOp);

  Value getEventIdValue(IRRewriter &rewriter, SetWaitOp *setWaitOp,
                        Location loc);

  llvm::LogicalResult handleMmadL1SyncOps(IRRewriter &rewriter,
                                          OperationBase *opBase,
                                          SyncOp *syncOp);

  llvm::SmallVector<int64_t>
  getEventIdsWithOffset(const llvm::SmallVector<int64_t> &eventIds,
                        int64_t offset);

  Value getNestedIndexModular(IRRewriter &rewriter,
                              LoopLikeOpInterface multibufferLoop, int64_t mod,
                              int64_t offset = 0);

  Value getMultiBufferSelectOp(IRRewriter &rewriter, SetWaitOp *syncOp);

  Value getMultiBufferSelectOpConsecutive(IRRewriter &rewriter,
                                          SetWaitOp *syncOp);

  Value getCVPipeliningSelectOp(IRRewriter &rewriter, SetWaitOp *syncOp);

  Value getCVPipeliningSelectOpConsecutive(IRRewriter &rewriter,
                                           SetWaitOp *syncOp);

  Value getMultiBufferBlockSelectOp(IRRewriter &rewriter, SetWaitOp *syncOp);

  Value getLoopDBCond(IRRewriter &rewriter, Operation *op);

  void insertPipeMPipeMte1OuterBwdPairs(IRRewriter &rewriter);

  void insertMmadL1SyncArgs(IRRewriter &rewriter);

  llvm::LogicalResult handleMmadMxL1SyncOps(IRRewriter &rewriter,
                                            OperationBase *opBase,
                                            SyncOp *syncOp);

  void insertMmadMxL1SyncArgs(IRRewriter &rewriter);

  void handleUnitFlagEnabledOps(IRRewriter &rewriter);

  // Ensure a barrier-all exists before function return.
  void insertBarrierAllBeforeReturn(IRRewriter &rewriter);
};

} // namespace mlir::hivm::syncsolver

#endif // BISHENG_DIALECT_HIVM_TRANSFORMS_GRAPHSYNCSOLVER_SYNCSOLVERCODEGEN_H
