//! **************************************************************************
// Written by: Map K.37 on Wed Jan 12 18:20:25 2011
//! **************************************************************************

SCHEMATIC START;
COMP "rx" LOCATE = SITE "AJ8" LEVEL 1;
COMP "tx" LOCATE = SITE "AE7" LEVEL 1;
COMP "nCS" LOCATE = SITE "K7" LEVEL 1;
COMP "pixelclk_out" LOCATE = SITE "H12" LEVEL 1;
COMP "SCLK" LOCATE = SITE "E2" LEVEL 1;
COMP "ledg" LOCATE = SITE "V7" LEVEL 1;
COMP "blank_out" LOCATE = SITE "A8" LEVEL 1;
COMP "mb_btn_i<0>" LOCATE = SITE "AH4" LEVEL 1;
COMP "mb_btn_i<1>" LOCATE = SITE "AH2" LEVEL 1;
COMP "mb_btn_i<2>" LOCATE = SITE "AG3" LEVEL 1;
COMP "mb_btn_i<3>" LOCATE = SITE "AH1" LEVEL 1;
COMP "mb_btn_i<4>" LOCATE = SITE "AG5" LEVEL 1;
COMP "mb_led_o<0>" LOCATE = SITE "AC4" LEVEL 1;
COMP "mb_led_o<1>" LOCATE = SITE "AC3" LEVEL 1;
COMP "mb_led_o<2>" LOCATE = SITE "AA6" LEVEL 1;
COMP "mb_led_o<3>" LOCATE = SITE "AA5" LEVEL 1;
COMP "an<0>" LOCATE = SITE "Y4" LEVEL 1;
COMP "an<1>" LOCATE = SITE "AB1" LEVEL 1;
COMP "an<2>" LOCATE = SITE "W5" LEVEL 1;
COMP "an<3>" LOCATE = SITE "W4" LEVEL 1;
COMP "sw_i<0>" LOCATE = SITE "N6" LEVEL 1;
COMP "sw_i<1>" LOCATE = SITE "L5" LEVEL 1;
COMP "sw_i<2>" LOCATE = SITE "M2" LEVEL 1;
COMP "sw_i<3>" LOCATE = SITE "P9" LEVEL 1;
COMP "sw_i<4>" LOCATE = SITE "M4" LEVEL 1;
COMP "sw_i<5>" LOCATE = SITE "N1" LEVEL 1;
COMP "sw_i<6>" LOCATE = SITE "P8" LEVEL 1;
COMP "sw_i<7>" LOCATE = SITE "N4" LEVEL 1;
COMP "SDATA1" LOCATE = SITE "K8" LEVEL 1;
COMP "b_out<0>" LOCATE = SITE "D15" LEVEL 1;
COMP "b_out<1>" LOCATE = SITE "E15" LEVEL 1;
COMP "b_out<2>" LOCATE = SITE "H15" LEVEL 1;
COMP "b_out<3>" LOCATE = SITE "J15" LEVEL 1;
COMP "b_out<4>" LOCATE = SITE "C13" LEVEL 1;
COMP "b_out<5>" LOCATE = SITE "D13" LEVEL 1;
COMP "b_out<6>" LOCATE = SITE "D14" LEVEL 1;
COMP "b_out<7>" LOCATE = SITE "E14" LEVEL 1;
COMP "hsync_out" LOCATE = SITE "B8" LEVEL 1;
COMP "g_out<0>" LOCATE = SITE "G10" LEVEL 1;
COMP "g_out<1>" LOCATE = SITE "E10" LEVEL 1;
COMP "g_out<2>" LOCATE = SITE "D10" LEVEL 1;
COMP "g_out<3>" LOCATE = SITE "D8" LEVEL 1;
COMP "g_out<4>" LOCATE = SITE "C8" LEVEL 1;
COMP "g_out<5>" LOCATE = SITE "H11" LEVEL 1;
COMP "g_out<6>" LOCATE = SITE "G11" LEVEL 1;
COMP "g_out<7>" LOCATE = SITE "E11" LEVEL 1;
COMP "clk100" LOCATE = SITE "AJ15" LEVEL 1;
COMP "btn_i<0>" LOCATE = SITE "P3" LEVEL 1;
COMP "btn_i<1>" LOCATE = SITE "P2" LEVEL 1;
COMP "btn_i<2>" LOCATE = SITE "W3" LEVEL 1;
COMP "btn_i<3>" LOCATE = SITE "V8" LEVEL 1;
COMP "btn_i<4>" LOCATE = SITE "AA1" LEVEL 1;
COMP "led<0>" LOCATE = SITE "T8" LEVEL 1;
COMP "led<1>" LOCATE = SITE "U5" LEVEL 1;
COMP "led<2>" LOCATE = SITE "W2" LEVEL 1;
COMP "led<3>" LOCATE = SITE "U9" LEVEL 1;
COMP "led<4>" LOCATE = SITE "V4" LEVEL 1;
COMP "led<5>" LOCATE = SITE "Y1" LEVEL 1;
COMP "led<6>" LOCATE = SITE "U8" LEVEL 1;
COMP "led<7>" LOCATE = SITE "V6" LEVEL 1;
COMP "seg<0>" LOCATE = SITE "P7" LEVEL 1;
COMP "seg<1>" LOCATE = SITE "P1" LEVEL 1;
COMP "seg<2>" LOCATE = SITE "M3" LEVEL 1;
COMP "seg<3>" LOCATE = SITE "R9" LEVEL 1;
COMP "seg<4>" LOCATE = SITE "N2" LEVEL 1;
COMP "seg<5>" LOCATE = SITE "L4" LEVEL 1;
COMP "seg<6>" LOCATE = SITE "N5" LEVEL 1;
COMP "seg<7>" LOCATE = SITE "N3" LEVEL 1;
COMP "comp_synch" LOCATE = SITE "G12" LEVEL 1;
COMP "mb_sw_i<0>" LOCATE = SITE "AC11" LEVEL 1;
COMP "mb_sw_i<1>" LOCATE = SITE "AD11" LEVEL 1;
COMP "mb_sw_i<2>" LOCATE = SITE "AF8" LEVEL 1;
COMP "mb_sw_i<3>" LOCATE = SITE "AF9" LEVEL 1;
COMP "r_out<0>" LOCATE = SITE "G8" LEVEL 1;
COMP "r_out<1>" LOCATE = SITE "H9" LEVEL 1;
COMP "r_out<2>" LOCATE = SITE "G9" LEVEL 1;
COMP "r_out<3>" LOCATE = SITE "F9" LEVEL 1;
COMP "r_out<4>" LOCATE = SITE "F10" LEVEL 1;
COMP "r_out<5>" LOCATE = SITE "D7" LEVEL 1;
COMP "r_out<6>" LOCATE = SITE "C7" LEVEL 1;
COMP "r_out<7>" LOCATE = SITE "H10" LEVEL 1;
COMP "vsync_out" LOCATE = SITE "D11" LEVEL 1;
NET "clk100_IBUFG1" BEL "clk100_IBUFG_BUFG.GCLKMUX" USELOCALCONNECT;
PIN vga_wrapper/ClockDivider_unit/divide.DCM_INST_pins<10> = BEL
        "vga_wrapper/ClockDivider_unit/divide.DCM_INST" PINNAME CLKIN;
TIMEGRP clk100 = BEL "hand_clk_delay" BEL "sys_halt_delay" BEL "MCR_reg_15"
        BEL "hand_clk_pulse" BEL "disp_hex_mux/q_reg_0" BEL
        "disp_hex_mux/q_reg_1" BEL "disp_hex_mux/q_reg_2" BEL
        "disp_hex_mux/q_reg_3" BEL "disp_hex_mux/q_reg_4" BEL
        "disp_hex_mux/q_reg_5" BEL "disp_hex_mux/q_reg_6" BEL
        "disp_hex_mux/q_reg_7" BEL "disp_hex_mux/q_reg_8" BEL
        "disp_hex_mux/q_reg_9" BEL "disp_hex_mux/q_reg_10" BEL
        "disp_hex_mux/q_reg_11" BEL "disp_hex_mux/q_reg_12" BEL
        "disp_hex_mux/q_reg_13" BEL "disp_hex_mux/q_reg_14" BEL
        "disp_hex_mux/q_reg_15" BEL "disp_hex_mux/q_reg_16" BEL
        "disp_hex_mux/q_reg_17" PIN
        "vga_wrapper/ClockDivider_unit/divide.DCM_INST_pins<10>" BEL
        "steeringwheel_ad/clk_counter_2" BEL "steeringwheel_ad/clk_counter_1"
        BEL "steeringwheel_ad/clk_counter_0" BEL
        "memory_wrapper/inst_LPM_FF_0" BEL "memory_wrapper/inst_LPM_FF_1" BEL
        "uart_wrapper/uart/uart_tx_unit/tx_reg" BEL
        "uart_wrapper/uart/uart_tx_unit/n_reg_0" BEL
        "uart_wrapper/uart/uart_tx_unit/n_reg_1" BEL
        "uart_wrapper/uart/uart_tx_unit/n_reg_2" BEL
        "uart_wrapper/uart/uart_tx_unit/b_reg_0" BEL
        "uart_wrapper/uart/uart_tx_unit/b_reg_1" BEL
        "uart_wrapper/uart/uart_tx_unit/b_reg_2" BEL
        "uart_wrapper/uart/uart_tx_unit/b_reg_3" BEL
        "uart_wrapper/uart/uart_tx_unit/b_reg_4" BEL
        "uart_wrapper/uart/uart_tx_unit/b_reg_5" BEL
        "uart_wrapper/uart/uart_tx_unit/b_reg_6" BEL
        "uart_wrapper/uart/uart_tx_unit/b_reg_7" BEL
        "uart_wrapper/uart/uart_tx_unit/s_reg_0" BEL
        "uart_wrapper/uart/uart_tx_unit/s_reg_1" BEL
        "uart_wrapper/uart/uart_tx_unit/s_reg_2" BEL
        "uart_wrapper/uart/uart_tx_unit/s_reg_3" BEL
        "uart_wrapper/uart/uart_tx_unit/state_reg_FSM_FFd1" BEL
        "uart_wrapper/uart/uart_tx_unit/state_reg_FSM_FFd2" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_2_0" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_2_1" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_2_2" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_2_3" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_2_4" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_2_5" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_2_6" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_2_7" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_0_0" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_0_1" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_0_2" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_0_3" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_0_4" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_0_5" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_0_6" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_0_7" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_1_0" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_1_1" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_1_2" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_1_3" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_1_4" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_1_5" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_1_6" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_1_7" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_3_0" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_3_1" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_3_2" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_3_3" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_3_4" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_3_5" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_3_6" BEL
        "uart_wrapper/uart/fifo_tx_unit/array_reg_3_7" BEL
        "uart_wrapper/uart/fifo_tx_unit/empty_reg" BEL
        "uart_wrapper/uart/fifo_tx_unit/full_reg" BEL
        "uart_wrapper/uart/fifo_tx_unit/w_ptr_reg_0" BEL
        "uart_wrapper/uart/fifo_tx_unit/w_ptr_reg_1" BEL
        "uart_wrapper/uart/fifo_tx_unit/r_ptr_reg_0" BEL
        "uart_wrapper/uart/fifo_tx_unit/r_ptr_reg_1" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_2_0" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_2_1" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_2_2" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_2_3" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_2_4" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_2_5" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_2_6" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_2_7" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_0_0" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_0_1" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_0_2" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_0_3" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_0_4" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_0_5" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_0_6" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_0_7" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_1_0" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_1_1" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_1_2" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_1_3" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_1_4" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_1_5" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_1_6" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_1_7" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_3_0" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_3_1" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_3_2" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_3_3" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_3_4" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_3_5" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_3_6" BEL
        "uart_wrapper/uart/fifo_rx_unit/array_reg_3_7" BEL
        "uart_wrapper/uart/fifo_rx_unit/empty_reg" BEL
        "uart_wrapper/uart/fifo_rx_unit/full_reg" BEL
        "uart_wrapper/uart/fifo_rx_unit/w_ptr_reg_0" BEL
        "uart_wrapper/uart/fifo_rx_unit/w_ptr_reg_1" BEL
        "uart_wrapper/uart/fifo_rx_unit/r_ptr_reg_0" BEL
        "uart_wrapper/uart/fifo_rx_unit/r_ptr_reg_1" BEL
        "uart_wrapper/uart/uart_rx_unit/b_reg_0" BEL
        "uart_wrapper/uart/uart_rx_unit/b_reg_1" BEL
        "uart_wrapper/uart/uart_rx_unit/b_reg_2" BEL
        "uart_wrapper/uart/uart_rx_unit/b_reg_3" BEL
        "uart_wrapper/uart/uart_rx_unit/b_reg_4" BEL
        "uart_wrapper/uart/uart_rx_unit/b_reg_5" BEL
        "uart_wrapper/uart/uart_rx_unit/b_reg_6" BEL
        "uart_wrapper/uart/uart_rx_unit/b_reg_7" BEL
        "uart_wrapper/uart/uart_rx_unit/n_reg_0" BEL
        "uart_wrapper/uart/uart_rx_unit/n_reg_1" BEL
        "uart_wrapper/uart/uart_rx_unit/n_reg_2" BEL
        "uart_wrapper/uart/uart_rx_unit/s_reg_0" BEL
        "uart_wrapper/uart/uart_rx_unit/s_reg_1" BEL
        "uart_wrapper/uart/uart_rx_unit/s_reg_2" BEL
        "uart_wrapper/uart/uart_rx_unit/s_reg_3" BEL
        "uart_wrapper/uart/uart_rx_unit/state_reg_FSM_FFd1" BEL
        "uart_wrapper/uart/uart_rx_unit/state_reg_FSM_FFd2" BEL
        "uart_wrapper/uart/baud_gen_unit/r_reg_0" BEL
        "uart_wrapper/uart/baud_gen_unit/r_reg_1" BEL
        "uart_wrapper/uart/baud_gen_unit/r_reg_2" BEL
        "uart_wrapper/uart/baud_gen_unit/r_reg_3" BEL
        "uart_wrapper/uart/baud_gen_unit/r_reg_4" BEL
        "uart_wrapper/uart/baud_gen_unit/r_reg_5" BEL
        "uart_wrapper/uart/baud_gen_unit/r_reg_6" BEL
        "uart_wrapper/uart/baud_gen_unit/r_reg_7" BEL
        "memory_wrapper/memory/Mram_ram64.A" BEL
        "memory_wrapper/memory/Mram_ram62.A" BEL
        "memory_wrapper/memory/Mram_ram61.A" BEL
        "memory_wrapper/memory/Mram_ram63.A" BEL
        "memory_wrapper/memory/Mram_ram60.A" BEL
        "memory_wrapper/memory/Mram_ram59.A" BEL
        "memory_wrapper/memory/Mram_ram57.A" BEL
        "memory_wrapper/memory/Mram_ram56.A" BEL
        "memory_wrapper/memory/Mram_ram58.A" BEL
        "memory_wrapper/memory/Mram_ram55.A" BEL
        "memory_wrapper/memory/Mram_ram54.A" BEL
        "memory_wrapper/memory/Mram_ram52.A" BEL
        "memory_wrapper/memory/Mram_ram51.A" BEL
        "memory_wrapper/memory/Mram_ram53.A" BEL
        "memory_wrapper/memory/Mram_ram50.A" BEL
        "memory_wrapper/memory/Mram_ram49.A" BEL
        "memory_wrapper/memory/Mram_ram47.A" BEL
        "memory_wrapper/memory/Mram_ram46.A" BEL
        "memory_wrapper/memory/Mram_ram48.A" BEL
        "memory_wrapper/memory/Mram_ram44.A" BEL
        "memory_wrapper/memory/Mram_ram43.A" BEL
        "memory_wrapper/memory/Mram_ram45.A" BEL
        "memory_wrapper/memory/Mram_ram41.A" BEL
        "memory_wrapper/memory/Mram_ram40.A" BEL
        "memory_wrapper/memory/Mram_ram42.A" BEL
        "memory_wrapper/memory/Mram_ram39.A" BEL
        "memory_wrapper/memory/Mram_ram38.A" BEL
        "memory_wrapper/memory/Mram_ram36.A" BEL
        "memory_wrapper/memory/Mram_ram35.A" BEL
        "memory_wrapper/memory/Mram_ram37.A" BEL
        "memory_wrapper/memory/Mram_ram34.A" BEL
        "memory_wrapper/memory/Mram_ram33.A" BEL
        "memory_wrapper/memory/Mram_ram31.A" BEL
        "memory_wrapper/memory/Mram_ram30.A" BEL
        "memory_wrapper/memory/Mram_ram32.A" BEL
        "memory_wrapper/memory/Mram_ram29.A" BEL
        "memory_wrapper/memory/Mram_ram28.A" BEL
        "memory_wrapper/memory/Mram_ram26.A" BEL
        "memory_wrapper/memory/Mram_ram25.A" BEL
        "memory_wrapper/memory/Mram_ram27.A" BEL
        "memory_wrapper/memory/Mram_ram23.A" BEL
        "memory_wrapper/memory/Mram_ram22.A" BEL
        "memory_wrapper/memory/Mram_ram24.A" BEL
        "memory_wrapper/memory/Mram_ram20.A" BEL
        "memory_wrapper/memory/Mram_ram19.A" BEL
        "memory_wrapper/memory/Mram_ram21.A" BEL
        "memory_wrapper/memory/Mram_ram18.A" BEL
        "memory_wrapper/memory/Mram_ram17.A" BEL
        "memory_wrapper/memory/Mram_ram15.A" BEL
        "memory_wrapper/memory/Mram_ram14.A" BEL
        "memory_wrapper/memory/Mram_ram16.A" BEL
        "memory_wrapper/memory/Mram_ram13.A" BEL
        "memory_wrapper/memory/Mram_ram12.A" BEL
        "memory_wrapper/memory/Mram_ram10.A" BEL
        "memory_wrapper/memory/Mram_ram9.A" BEL
        "memory_wrapper/memory/Mram_ram11.A" BEL
        "memory_wrapper/memory/Mram_ram8.A" BEL
        "memory_wrapper/memory/Mram_ram7.A" BEL
        "memory_wrapper/memory/Mram_ram5.A" BEL
        "memory_wrapper/memory/Mram_ram4.A" BEL
        "memory_wrapper/memory/Mram_ram6.A" BEL
        "memory_wrapper/memory/Mram_ram2.A" BEL
        "memory_wrapper/memory/Mram_ram1.A" BEL
        "memory_wrapper/memory/Mram_ram3.A" BEL "lc3_1/reg_1_0" BEL
        "lc3_1/reg_1_1" BEL "lc3_1/reg_1_2" BEL "lc3_1/reg_1_3" BEL
        "lc3_1/reg_1_4" BEL "lc3_1/reg_1_5" BEL "lc3_1/reg_1_6" BEL
        "lc3_1/reg_1_7" BEL "lc3_1/reg_1_8" BEL "lc3_1/reg_1_9" BEL
        "lc3_1/reg_1_10" BEL "lc3_1/reg_1_11" BEL "lc3_1/reg_1_12" BEL
        "lc3_1/reg_1_13" BEL "lc3_1/reg_1_14" BEL "lc3_1/reg_1_15" BEL
        "lc3_1/reg_2_0" BEL "lc3_1/reg_2_1" BEL "lc3_1/reg_2_2" BEL
        "lc3_1/reg_2_3" BEL "lc3_1/reg_2_4" BEL "lc3_1/reg_2_5" BEL
        "lc3_1/reg_2_6" BEL "lc3_1/reg_2_7" BEL "lc3_1/reg_2_8" BEL
        "lc3_1/reg_2_9" BEL "lc3_1/reg_2_10" BEL "lc3_1/reg_2_11" BEL
        "lc3_1/reg_2_12" BEL "lc3_1/reg_2_13" BEL "lc3_1/reg_2_14" BEL
        "lc3_1/reg_2_15" BEL "lc3_1/psr_0" BEL "lc3_1/reg_4_0" BEL
        "lc3_1/reg_4_1" BEL "lc3_1/reg_4_2" BEL "lc3_1/reg_4_3" BEL
        "lc3_1/reg_4_4" BEL "lc3_1/reg_4_5" BEL "lc3_1/reg_4_6" BEL
        "lc3_1/reg_4_7" BEL "lc3_1/reg_4_8" BEL "lc3_1/reg_4_9" BEL
        "lc3_1/reg_4_10" BEL "lc3_1/reg_4_11" BEL "lc3_1/reg_4_12" BEL
        "lc3_1/reg_4_13" BEL "lc3_1/reg_4_14" BEL "lc3_1/reg_4_15" BEL
        "lc3_1/reg_3_0" BEL "lc3_1/reg_3_1" BEL "lc3_1/reg_3_2" BEL
        "lc3_1/reg_3_3" BEL "lc3_1/reg_3_4" BEL "lc3_1/reg_3_5" BEL
        "lc3_1/reg_3_6" BEL "lc3_1/reg_3_7" BEL "lc3_1/reg_3_8" BEL
        "lc3_1/reg_3_9" BEL "lc3_1/reg_3_10" BEL "lc3_1/reg_3_11" BEL
        "lc3_1/reg_3_12" BEL "lc3_1/reg_3_13" BEL "lc3_1/reg_3_14" BEL
        "lc3_1/reg_3_15" BEL "lc3_1/psr_1" BEL "lc3_1/reg_5_0" BEL
        "lc3_1/reg_5_1" BEL "lc3_1/reg_5_2" BEL "lc3_1/reg_5_3" BEL
        "lc3_1/reg_5_4" BEL "lc3_1/reg_5_5" BEL "lc3_1/reg_5_6" BEL
        "lc3_1/reg_5_7" BEL "lc3_1/reg_5_8" BEL "lc3_1/reg_5_9" BEL
        "lc3_1/reg_5_10" BEL "lc3_1/reg_5_11" BEL "lc3_1/reg_5_12" BEL
        "lc3_1/reg_5_13" BEL "lc3_1/reg_5_14" BEL "lc3_1/reg_5_15" BEL
        "lc3_1/psr_2" BEL "lc3_1/reg_7_0" BEL "lc3_1/reg_7_1" BEL
        "lc3_1/reg_7_2" BEL "lc3_1/reg_7_3" BEL "lc3_1/reg_7_4" BEL
        "lc3_1/reg_7_5" BEL "lc3_1/reg_7_6" BEL "lc3_1/reg_7_7" BEL
        "lc3_1/reg_7_8" BEL "lc3_1/reg_7_9" BEL "lc3_1/reg_7_10" BEL
        "lc3_1/reg_7_11" BEL "lc3_1/reg_7_12" BEL "lc3_1/reg_7_13" BEL
        "lc3_1/reg_7_14" BEL "lc3_1/reg_7_15" BEL "lc3_1/reg_6_0" BEL
        "lc3_1/reg_6_1" BEL "lc3_1/reg_6_2" BEL "lc3_1/reg_6_3" BEL
        "lc3_1/reg_6_4" BEL "lc3_1/reg_6_5" BEL "lc3_1/reg_6_6" BEL
        "lc3_1/reg_6_7" BEL "lc3_1/reg_6_8" BEL "lc3_1/reg_6_9" BEL
        "lc3_1/reg_6_10" BEL "lc3_1/reg_6_11" BEL "lc3_1/reg_6_12" BEL
        "lc3_1/reg_6_13" BEL "lc3_1/reg_6_14" BEL "lc3_1/reg_6_15" BEL
        "lc3_1/div_wait_0" BEL "lc3_1/div_wait_1" BEL "lc3_1/div_wait_2" BEL
        "lc3_1/div_wait_3" BEL "lc3_1/div_wait_4" BEL "lc3_1/RE" BEL
        "lc3_1/WE" BEL "lc3_1/bus_read_dest_1" BEL "lc3_1/bus_read_dest_2" BEL
        "lc3_1/bus_read_dest_3" BEL "lc3_1/bus_read_dest_4" BEL
        "lc3_1/read_wait_stage" BEL "lc3_1/reg_0_0" BEL "lc3_1/reg_0_1" BEL
        "lc3_1/reg_0_2" BEL "lc3_1/reg_0_3" BEL "lc3_1/reg_0_4" BEL
        "lc3_1/reg_0_5" BEL "lc3_1/reg_0_6" BEL "lc3_1/reg_0_7" BEL
        "lc3_1/reg_0_8" BEL "lc3_1/reg_0_9" BEL "lc3_1/reg_0_10" BEL
        "lc3_1/reg_0_11" BEL "lc3_1/reg_0_12" BEL "lc3_1/reg_0_13" BEL
        "lc3_1/reg_0_14" BEL "lc3_1/reg_0_15" BEL "lc3_1/Mtridata_data_0" BEL
        "lc3_1/Mtridata_data_1" BEL "lc3_1/Mtridata_data_2" BEL
        "lc3_1/Mtridata_data_3" BEL "lc3_1/Mtridata_data_4" BEL
        "lc3_1/Mtridata_data_5" BEL "lc3_1/Mtridata_data_6" BEL
        "lc3_1/Mtridata_data_7" BEL "lc3_1/Mtridata_data_8" BEL
        "lc3_1/Mtridata_data_9" BEL "lc3_1/Mtridata_data_10" BEL
        "lc3_1/Mtridata_data_11" BEL "lc3_1/Mtridata_data_12" BEL
        "lc3_1/Mtridata_data_13" BEL "lc3_1/Mtridata_data_14" BEL
        "lc3_1/Mtridata_data_15" BEL "lc3_1/addr_0" BEL "lc3_1/addr_1" BEL
        "lc3_1/addr_2" BEL "lc3_1/addr_3" BEL "lc3_1/addr_4" BEL
        "lc3_1/addr_5" BEL "lc3_1/addr_6" BEL "lc3_1/addr_7" BEL
        "lc3_1/addr_8" BEL "lc3_1/addr_9" BEL "lc3_1/addr_10" BEL
        "lc3_1/addr_11" BEL "lc3_1/addr_12" BEL "lc3_1/addr_13" BEL
        "lc3_1/addr_14" BEL "lc3_1/addr_15" BEL "lc3_1/Mtrien_data" BEL
        "lc3_1/tmp_addr_reg_0" BEL "lc3_1/tmp_addr_reg_1" BEL
        "lc3_1/tmp_addr_reg_2" BEL "lc3_1/tmp_addr_reg_3" BEL
        "lc3_1/tmp_addr_reg_4" BEL "lc3_1/tmp_addr_reg_5" BEL
        "lc3_1/tmp_addr_reg_6" BEL "lc3_1/tmp_addr_reg_7" BEL
        "lc3_1/tmp_addr_reg_8" BEL "lc3_1/tmp_addr_reg_9" BEL
        "lc3_1/tmp_addr_reg_10" BEL "lc3_1/tmp_addr_reg_11" BEL
        "lc3_1/tmp_addr_reg_12" BEL "lc3_1/tmp_addr_reg_13" BEL
        "lc3_1/tmp_addr_reg_14" BEL "lc3_1/tmp_addr_reg_15" BEL
        "lc3_1/instr_0" BEL "lc3_1/instr_1" BEL "lc3_1/instr_2" BEL
        "lc3_1/instr_3" BEL "lc3_1/instr_4" BEL "lc3_1/instr_5" BEL
        "lc3_1/instr_6" BEL "lc3_1/instr_7" BEL "lc3_1/instr_8" BEL
        "lc3_1/instr_9" BEL "lc3_1/instr_10" BEL "lc3_1/instr_11" BEL
        "lc3_1/instr_12" BEL "lc3_1/instr_13" BEL "lc3_1/instr_14" BEL
        "lc3_1/instr_15" BEL "lc3_1/pc_15" BEL "lc3_1/pc_14" BEL "lc3_1/pc_13"
        BEL "lc3_1/pc_12" BEL "lc3_1/pc_11" BEL "lc3_1/pc_10" BEL "lc3_1/pc_9"
        BEL "lc3_1/pc_8" BEL "lc3_1/pc_7" BEL "lc3_1/pc_6" BEL "lc3_1/pc_5"
        BEL "lc3_1/pc_4" BEL "lc3_1/pc_3" BEL "lc3_1/pc_2" BEL "lc3_1/pc_1"
        BEL "lc3_1/pc_0" BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.msb_divisor_sync/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.msb_dividend_sync/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.msb_divisor_start/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.msb_dividend_start/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.sign_pipe/pipe_17_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.sign_pipe/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.sign_pipe/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_dividend/twos_comp/q_i_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sgned_input.cmp_divisor/twos_comp/q_i_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.cmp_quot/twos_comp/q_i_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/signed_output.remd_not_fract.cmp_remd/twos_comp/q_i_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].quot_gen.quot_reg.quot_out/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].quot_gen.quot_reg.quot_out/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_2"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_3"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_4"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_5"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_6"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_7"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_8"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_9"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_10"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_11"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_12"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_13"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_14"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_15"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.sign_pipe/pipe_17_1_1"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.sign_pipe/Mshreg_pipe_17_0/SRL16E"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.sign_pipe/pipe_17_0"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.sign_pipe/Mshreg_pipe_16_1/SRL16E"
        BEL
        "lc3_1/dvd/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/sign_pipeline.sign_pipe/pipe_16_1"
        BEL "lc3_1/state_FSM_FFd1" BEL "lc3_1/state_FSM_FFd2" BEL
        "lc3_1/state_FSM_FFd3" BEL "lc3_1/state_FSM_FFd4" BEL
        "lc3_1/state_FSM_FFd7" BEL "lc3_1/state_FSM_FFd5" BEL
        "lc3_1/state_FSM_FFd6" BEL "lc3_1/instr_7_1" BEL "lc3_1/instr_6_1" BEL
        "lc3_1/instr_0_1" BEL "lc3_1/instr_0_2" BEL "lc3_1/instr_1_1" BEL
        "lc3_1/instr_1_2" BEL "lc3_1/instr_2_1" BEL "lc3_1/instr_0_3" BEL
        "lc3_1/instr_1_3";
TIMEGRP vga_wrapper_ClockDivider_unit_CLKDV_BUF = BEL
        "vga_wrapper/b_out_reg_7" BEL
        "vga_wrapper/vga_sync_unit/v_count_reg_9" BEL
        "vga_wrapper/vga_sync_unit/v_count_reg_8" BEL
        "vga_wrapper/vga_sync_unit/v_count_reg_7" BEL
        "vga_wrapper/vga_sync_unit/v_count_reg_6" BEL
        "vga_wrapper/vga_sync_unit/v_count_reg_5" BEL
        "vga_wrapper/vga_sync_unit/v_count_reg_4" BEL
        "vga_wrapper/vga_sync_unit/v_count_reg_3" BEL
        "vga_wrapper/vga_sync_unit/v_count_reg_2" BEL
        "vga_wrapper/vga_sync_unit/v_count_reg_1" BEL
        "vga_wrapper/vga_sync_unit/v_count_reg_0" BEL
        "vga_wrapper/vga_sync_unit/h_count_reg_9" BEL
        "vga_wrapper/vga_sync_unit/h_count_reg_8" BEL
        "vga_wrapper/vga_sync_unit/h_count_reg_7" BEL
        "vga_wrapper/vga_sync_unit/h_count_reg_6" BEL
        "vga_wrapper/vga_sync_unit/h_count_reg_5" BEL
        "vga_wrapper/vga_sync_unit/h_count_reg_4" BEL
        "vga_wrapper/vga_sync_unit/h_count_reg_3" BEL
        "vga_wrapper/vga_sync_unit/h_count_reg_2" BEL
        "vga_wrapper/vga_sync_unit/h_count_reg_1" BEL
        "vga_wrapper/vga_sync_unit/h_count_reg_0" BEL
        "vga_wrapper/vga_sync_unit/h_sync_reg" BEL
        "vga_wrapper/vga_sync_unit/mod2_reg" BEL
        "vga_wrapper/vga_sync_unit/v_sync_reg" BEL "pixelclk_out";
TS_clk = PERIOD TIMEGRP "clk100" 10 ns HIGH 50%;
TS_vga_wrapper_ClockDivider_unit_CLKDV_BUF = PERIOD TIMEGRP
        "vga_wrapper_ClockDivider_unit_CLKDV_BUF" TS_clk * 2 HIGH 50%;
SCHEMATIC END;

