/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC_1_AdcInput */
#define ADC_1_AdcInput__0__DR CYREG_GPIO_PRT3_DR
#define ADC_1_AdcInput__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ADC_1_AdcInput__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ADC_1_AdcInput__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ADC_1_AdcInput__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define ADC_1_AdcInput__0__HSIOM_MASK 0x0F000000u
#define ADC_1_AdcInput__0__HSIOM_SHIFT 24u
#define ADC_1_AdcInput__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__0__INTR CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__0__MASK 0x40u
#define ADC_1_AdcInput__0__PC CYREG_GPIO_PRT3_PC
#define ADC_1_AdcInput__0__PC2 CYREG_GPIO_PRT3_PC2
#define ADC_1_AdcInput__0__PORT 3u
#define ADC_1_AdcInput__0__PS CYREG_GPIO_PRT3_PS
#define ADC_1_AdcInput__0__SHIFT 6u
#define ADC_1_AdcInput__1__DR CYREG_GPIO_PRT3_DR
#define ADC_1_AdcInput__1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ADC_1_AdcInput__1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ADC_1_AdcInput__1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ADC_1_AdcInput__1__HSIOM CYREG_HSIOM_PORT_SEL3
#define ADC_1_AdcInput__1__HSIOM_MASK 0xF0000000u
#define ADC_1_AdcInput__1__HSIOM_SHIFT 28u
#define ADC_1_AdcInput__1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__1__INTR CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__1__INTSTAT CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__1__MASK 0x80u
#define ADC_1_AdcInput__1__PC CYREG_GPIO_PRT3_PC
#define ADC_1_AdcInput__1__PC2 CYREG_GPIO_PRT3_PC2
#define ADC_1_AdcInput__1__PORT 3u
#define ADC_1_AdcInput__1__PS CYREG_GPIO_PRT3_PS
#define ADC_1_AdcInput__1__SHIFT 7u
#define ADC_1_AdcInput__2__DR CYREG_GPIO_PRT2_DR
#define ADC_1_AdcInput__2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1_AdcInput__2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1_AdcInput__2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1_AdcInput__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_1_AdcInput__2__HSIOM_MASK 0x0000F000u
#define ADC_1_AdcInput__2__HSIOM_SHIFT 12u
#define ADC_1_AdcInput__2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_AdcInput__2__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1_AdcInput__2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_AdcInput__2__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1_AdcInput__2__MASK 0x08u
#define ADC_1_AdcInput__2__PC CYREG_GPIO_PRT2_PC
#define ADC_1_AdcInput__2__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1_AdcInput__2__PORT 2u
#define ADC_1_AdcInput__2__PS CYREG_GPIO_PRT2_PS
#define ADC_1_AdcInput__2__SHIFT 3u
#define ADC_1_AdcInput__3__DR CYREG_GPIO_PRT3_DR
#define ADC_1_AdcInput__3__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ADC_1_AdcInput__3__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ADC_1_AdcInput__3__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ADC_1_AdcInput__3__HSIOM CYREG_HSIOM_PORT_SEL3
#define ADC_1_AdcInput__3__HSIOM_MASK 0x000000F0u
#define ADC_1_AdcInput__3__HSIOM_SHIFT 4u
#define ADC_1_AdcInput__3__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__3__INTR CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__3__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__3__INTSTAT CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__3__MASK 0x02u
#define ADC_1_AdcInput__3__PC CYREG_GPIO_PRT3_PC
#define ADC_1_AdcInput__3__PC2 CYREG_GPIO_PRT3_PC2
#define ADC_1_AdcInput__3__PORT 3u
#define ADC_1_AdcInput__3__PS CYREG_GPIO_PRT3_PS
#define ADC_1_AdcInput__3__SHIFT 1u
#define ADC_1_AdcInput__4__DR CYREG_GPIO_PRT0_DR
#define ADC_1_AdcInput__4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ADC_1_AdcInput__4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ADC_1_AdcInput__4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ADC_1_AdcInput__4__HSIOM CYREG_HSIOM_PORT_SEL0
#define ADC_1_AdcInput__4__HSIOM_MASK 0x000000F0u
#define ADC_1_AdcInput__4__HSIOM_SHIFT 4u
#define ADC_1_AdcInput__4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ADC_1_AdcInput__4__INTR CYREG_GPIO_PRT0_INTR
#define ADC_1_AdcInput__4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ADC_1_AdcInput__4__INTSTAT CYREG_GPIO_PRT0_INTR
#define ADC_1_AdcInput__4__MASK 0x02u
#define ADC_1_AdcInput__4__PC CYREG_GPIO_PRT0_PC
#define ADC_1_AdcInput__4__PC2 CYREG_GPIO_PRT0_PC2
#define ADC_1_AdcInput__4__PORT 0u
#define ADC_1_AdcInput__4__PS CYREG_GPIO_PRT0_PS
#define ADC_1_AdcInput__4__SHIFT 1u
#define ADC_1_AdcInput__5__DR CYREG_GPIO_PRT2_DR
#define ADC_1_AdcInput__5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1_AdcInput__5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1_AdcInput__5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1_AdcInput__5__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_1_AdcInput__5__HSIOM_MASK 0xF0000000u
#define ADC_1_AdcInput__5__HSIOM_SHIFT 28u
#define ADC_1_AdcInput__5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_AdcInput__5__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1_AdcInput__5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_AdcInput__5__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1_AdcInput__5__MASK 0x80u
#define ADC_1_AdcInput__5__PC CYREG_GPIO_PRT2_PC
#define ADC_1_AdcInput__5__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1_AdcInput__5__PORT 2u
#define ADC_1_AdcInput__5__PS CYREG_GPIO_PRT2_PS
#define ADC_1_AdcInput__5__SHIFT 7u
#define ADC_1_AdcInput__6__DR CYREG_GPIO_PRT4_DR
#define ADC_1_AdcInput__6__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define ADC_1_AdcInput__6__DR_INV CYREG_GPIO_PRT4_DR_INV
#define ADC_1_AdcInput__6__DR_SET CYREG_GPIO_PRT4_DR_SET
#define ADC_1_AdcInput__6__HSIOM CYREG_HSIOM_PORT_SEL4
#define ADC_1_AdcInput__6__HSIOM_MASK 0x0000F000u
#define ADC_1_AdcInput__6__HSIOM_SHIFT 12u
#define ADC_1_AdcInput__6__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define ADC_1_AdcInput__6__INTR CYREG_GPIO_PRT4_INTR
#define ADC_1_AdcInput__6__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define ADC_1_AdcInput__6__INTSTAT CYREG_GPIO_PRT4_INTR
#define ADC_1_AdcInput__6__MASK 0x08u
#define ADC_1_AdcInput__6__PC CYREG_GPIO_PRT4_PC
#define ADC_1_AdcInput__6__PC2 CYREG_GPIO_PRT4_PC2
#define ADC_1_AdcInput__6__PORT 4u
#define ADC_1_AdcInput__6__PS CYREG_GPIO_PRT4_PS
#define ADC_1_AdcInput__6__SHIFT 3u
#define ADC_1_AdcInput__7__DR CYREG_GPIO_PRT1_DR
#define ADC_1_AdcInput__7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_1_AdcInput__7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_1_AdcInput__7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_1_AdcInput__7__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_1_AdcInput__7__HSIOM_MASK 0x00000F00u
#define ADC_1_AdcInput__7__HSIOM_SHIFT 8u
#define ADC_1_AdcInput__7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_1_AdcInput__7__INTR CYREG_GPIO_PRT1_INTR
#define ADC_1_AdcInput__7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_1_AdcInput__7__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_1_AdcInput__7__MASK 0x04u
#define ADC_1_AdcInput__7__PC CYREG_GPIO_PRT1_PC
#define ADC_1_AdcInput__7__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_1_AdcInput__7__PORT 1u
#define ADC_1_AdcInput__7__PS CYREG_GPIO_PRT1_PS
#define ADC_1_AdcInput__7__SHIFT 2u
#define ADC_1_AdcInput__8__DR CYREG_GPIO_PRT0_DR
#define ADC_1_AdcInput__8__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ADC_1_AdcInput__8__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ADC_1_AdcInput__8__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ADC_1_AdcInput__8__HSIOM CYREG_HSIOM_PORT_SEL0
#define ADC_1_AdcInput__8__HSIOM_MASK 0x000F0000u
#define ADC_1_AdcInput__8__HSIOM_SHIFT 16u
#define ADC_1_AdcInput__8__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ADC_1_AdcInput__8__INTR CYREG_GPIO_PRT0_INTR
#define ADC_1_AdcInput__8__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ADC_1_AdcInput__8__INTSTAT CYREG_GPIO_PRT0_INTR
#define ADC_1_AdcInput__8__MASK 0x10u
#define ADC_1_AdcInput__8__PC CYREG_GPIO_PRT0_PC
#define ADC_1_AdcInput__8__PC2 CYREG_GPIO_PRT0_PC2
#define ADC_1_AdcInput__8__PORT 0u
#define ADC_1_AdcInput__8__PS CYREG_GPIO_PRT0_PS
#define ADC_1_AdcInput__8__SHIFT 4u
#define ADC_1_AdcInput__9__DR CYREG_GPIO_PRT3_DR
#define ADC_1_AdcInput__9__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ADC_1_AdcInput__9__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ADC_1_AdcInput__9__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ADC_1_AdcInput__9__HSIOM CYREG_HSIOM_PORT_SEL3
#define ADC_1_AdcInput__9__HSIOM_MASK 0x00F00000u
#define ADC_1_AdcInput__9__HSIOM_SHIFT 20u
#define ADC_1_AdcInput__9__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__9__INTR CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__9__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__9__INTSTAT CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__9__MASK 0x20u
#define ADC_1_AdcInput__9__PC CYREG_GPIO_PRT3_PC
#define ADC_1_AdcInput__9__PC2 CYREG_GPIO_PRT3_PC2
#define ADC_1_AdcInput__9__PORT 3u
#define ADC_1_AdcInput__9__PS CYREG_GPIO_PRT3_PS
#define ADC_1_AdcInput__9__SHIFT 5u
#define ADC_1_AdcInput__Ch0__DR CYREG_GPIO_PRT3_DR
#define ADC_1_AdcInput__Ch0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ADC_1_AdcInput__Ch0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ADC_1_AdcInput__Ch0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ADC_1_AdcInput__Ch0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__Ch0__INTR CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__Ch0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__Ch0__INTSTAT CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__Ch0__MASK 0x40u
#define ADC_1_AdcInput__Ch0__PC CYREG_GPIO_PRT3_PC
#define ADC_1_AdcInput__Ch0__PC2 CYREG_GPIO_PRT3_PC2
#define ADC_1_AdcInput__Ch0__PORT 3u
#define ADC_1_AdcInput__Ch0__PS CYREG_GPIO_PRT3_PS
#define ADC_1_AdcInput__Ch0__SHIFT 6u
#define ADC_1_AdcInput__Ch1__DR CYREG_GPIO_PRT3_DR
#define ADC_1_AdcInput__Ch1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ADC_1_AdcInput__Ch1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ADC_1_AdcInput__Ch1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ADC_1_AdcInput__Ch1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__Ch1__INTR CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__Ch1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__Ch1__INTSTAT CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__Ch1__MASK 0x80u
#define ADC_1_AdcInput__Ch1__PC CYREG_GPIO_PRT3_PC
#define ADC_1_AdcInput__Ch1__PC2 CYREG_GPIO_PRT3_PC2
#define ADC_1_AdcInput__Ch1__PORT 3u
#define ADC_1_AdcInput__Ch1__PS CYREG_GPIO_PRT3_PS
#define ADC_1_AdcInput__Ch1__SHIFT 7u
#define ADC_1_AdcInput__Ch2__DR CYREG_GPIO_PRT2_DR
#define ADC_1_AdcInput__Ch2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1_AdcInput__Ch2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1_AdcInput__Ch2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1_AdcInput__Ch2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_AdcInput__Ch2__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1_AdcInput__Ch2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_AdcInput__Ch2__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1_AdcInput__Ch2__MASK 0x08u
#define ADC_1_AdcInput__Ch2__PC CYREG_GPIO_PRT2_PC
#define ADC_1_AdcInput__Ch2__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1_AdcInput__Ch2__PORT 2u
#define ADC_1_AdcInput__Ch2__PS CYREG_GPIO_PRT2_PS
#define ADC_1_AdcInput__Ch2__SHIFT 3u
#define ADC_1_AdcInput__Ch3__DR CYREG_GPIO_PRT3_DR
#define ADC_1_AdcInput__Ch3__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ADC_1_AdcInput__Ch3__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ADC_1_AdcInput__Ch3__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ADC_1_AdcInput__Ch3__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__Ch3__INTR CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__Ch3__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__Ch3__INTSTAT CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__Ch3__MASK 0x02u
#define ADC_1_AdcInput__Ch3__PC CYREG_GPIO_PRT3_PC
#define ADC_1_AdcInput__Ch3__PC2 CYREG_GPIO_PRT3_PC2
#define ADC_1_AdcInput__Ch3__PORT 3u
#define ADC_1_AdcInput__Ch3__PS CYREG_GPIO_PRT3_PS
#define ADC_1_AdcInput__Ch3__SHIFT 1u
#define ADC_1_AdcInput__Ch4__DR CYREG_GPIO_PRT0_DR
#define ADC_1_AdcInput__Ch4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ADC_1_AdcInput__Ch4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ADC_1_AdcInput__Ch4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ADC_1_AdcInput__Ch4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ADC_1_AdcInput__Ch4__INTR CYREG_GPIO_PRT0_INTR
#define ADC_1_AdcInput__Ch4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ADC_1_AdcInput__Ch4__INTSTAT CYREG_GPIO_PRT0_INTR
#define ADC_1_AdcInput__Ch4__MASK 0x02u
#define ADC_1_AdcInput__Ch4__PC CYREG_GPIO_PRT0_PC
#define ADC_1_AdcInput__Ch4__PC2 CYREG_GPIO_PRT0_PC2
#define ADC_1_AdcInput__Ch4__PORT 0u
#define ADC_1_AdcInput__Ch4__PS CYREG_GPIO_PRT0_PS
#define ADC_1_AdcInput__Ch4__SHIFT 1u
#define ADC_1_AdcInput__Ch5__DR CYREG_GPIO_PRT2_DR
#define ADC_1_AdcInput__Ch5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1_AdcInput__Ch5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1_AdcInput__Ch5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1_AdcInput__Ch5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_AdcInput__Ch5__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1_AdcInput__Ch5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_AdcInput__Ch5__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1_AdcInput__Ch5__MASK 0x80u
#define ADC_1_AdcInput__Ch5__PC CYREG_GPIO_PRT2_PC
#define ADC_1_AdcInput__Ch5__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1_AdcInput__Ch5__PORT 2u
#define ADC_1_AdcInput__Ch5__PS CYREG_GPIO_PRT2_PS
#define ADC_1_AdcInput__Ch5__SHIFT 7u
#define ADC_1_AdcInput__Ch6__DR CYREG_GPIO_PRT4_DR
#define ADC_1_AdcInput__Ch6__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define ADC_1_AdcInput__Ch6__DR_INV CYREG_GPIO_PRT4_DR_INV
#define ADC_1_AdcInput__Ch6__DR_SET CYREG_GPIO_PRT4_DR_SET
#define ADC_1_AdcInput__Ch6__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define ADC_1_AdcInput__Ch6__INTR CYREG_GPIO_PRT4_INTR
#define ADC_1_AdcInput__Ch6__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define ADC_1_AdcInput__Ch6__INTSTAT CYREG_GPIO_PRT4_INTR
#define ADC_1_AdcInput__Ch6__MASK 0x08u
#define ADC_1_AdcInput__Ch6__PC CYREG_GPIO_PRT4_PC
#define ADC_1_AdcInput__Ch6__PC2 CYREG_GPIO_PRT4_PC2
#define ADC_1_AdcInput__Ch6__PORT 4u
#define ADC_1_AdcInput__Ch6__PS CYREG_GPIO_PRT4_PS
#define ADC_1_AdcInput__Ch6__SHIFT 3u
#define ADC_1_AdcInput__Ch7__DR CYREG_GPIO_PRT1_DR
#define ADC_1_AdcInput__Ch7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_1_AdcInput__Ch7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_1_AdcInput__Ch7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_1_AdcInput__Ch7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_1_AdcInput__Ch7__INTR CYREG_GPIO_PRT1_INTR
#define ADC_1_AdcInput__Ch7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_1_AdcInput__Ch7__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_1_AdcInput__Ch7__MASK 0x04u
#define ADC_1_AdcInput__Ch7__PC CYREG_GPIO_PRT1_PC
#define ADC_1_AdcInput__Ch7__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_1_AdcInput__Ch7__PORT 1u
#define ADC_1_AdcInput__Ch7__PS CYREG_GPIO_PRT1_PS
#define ADC_1_AdcInput__Ch7__SHIFT 2u
#define ADC_1_AdcInput__Ch8__DR CYREG_GPIO_PRT0_DR
#define ADC_1_AdcInput__Ch8__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ADC_1_AdcInput__Ch8__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ADC_1_AdcInput__Ch8__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ADC_1_AdcInput__Ch8__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ADC_1_AdcInput__Ch8__INTR CYREG_GPIO_PRT0_INTR
#define ADC_1_AdcInput__Ch8__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ADC_1_AdcInput__Ch8__INTSTAT CYREG_GPIO_PRT0_INTR
#define ADC_1_AdcInput__Ch8__MASK 0x10u
#define ADC_1_AdcInput__Ch8__PC CYREG_GPIO_PRT0_PC
#define ADC_1_AdcInput__Ch8__PC2 CYREG_GPIO_PRT0_PC2
#define ADC_1_AdcInput__Ch8__PORT 0u
#define ADC_1_AdcInput__Ch8__PS CYREG_GPIO_PRT0_PS
#define ADC_1_AdcInput__Ch8__SHIFT 4u
#define ADC_1_AdcInput__Ch9__DR CYREG_GPIO_PRT3_DR
#define ADC_1_AdcInput__Ch9__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ADC_1_AdcInput__Ch9__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ADC_1_AdcInput__Ch9__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ADC_1_AdcInput__Ch9__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__Ch9__INTR CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__Ch9__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ADC_1_AdcInput__Ch9__INTSTAT CYREG_GPIO_PRT3_INTR
#define ADC_1_AdcInput__Ch9__MASK 0x20u
#define ADC_1_AdcInput__Ch9__PC CYREG_GPIO_PRT3_PC
#define ADC_1_AdcInput__Ch9__PC2 CYREG_GPIO_PRT3_PC2
#define ADC_1_AdcInput__Ch9__PORT 3u
#define ADC_1_AdcInput__Ch9__PS CYREG_GPIO_PRT3_PS
#define ADC_1_AdcInput__Ch9__SHIFT 5u

/* ADC_1_CSD */
#define ADC_1_CSD__ADC_CTL CYREG_CSD_ADC_CTL
#define ADC_1_CSD__CMOD_PAD 1u
#define ADC_1_CSD__CSD_CONFIG CYREG_CSD_CONFIG
#define ADC_1_CSD__CSD_INTR CYREG_CSD_INTR
#define ADC_1_CSD__CSD_INTR_SET CYREG_CSD_INTR_SET
#define ADC_1_CSD__CSD_NUMBER 0u
#define ADC_1_CSD__CSD_STATUS CYREG_CSD_STATUS
#define ADC_1_CSD__CSDCMP CYREG_CSD_CSDCMP
#define ADC_1_CSD__CSH_TANK_PAD 2u
#define ADC_1_CSD__CSHIELD_PAD 4u
#define ADC_1_CSD__HSCMP CYREG_CSD_HSCMP
#define ADC_1_CSD__INTR_MASK CYREG_CSD_INTR_MASK
#define ADC_1_CSD__REFGEN CYREG_CSD_REFGEN
#define ADC_1_CSD__RESULT_VAL1 CYREG_CSD_RESULT_VAL1
#define ADC_1_CSD__RESULT_VAL2 CYREG_CSD_RESULT_VAL2
#define ADC_1_CSD__SENSE_DUTY CYREG_CSD_SENSE_DUTY
#define ADC_1_CSD__SENSE_PERIOD CYREG_CSD_SENSE_PERIOD
#define ADC_1_CSD__SEQ_INIT_CNT CYREG_CSD_SEQ_INIT_CNT
#define ADC_1_CSD__SEQ_NORM_CNT CYREG_CSD_SEQ_NORM_CNT
#define ADC_1_CSD__SEQ_START CYREG_CSD_SEQ_START
#define ADC_1_CSD__SEQ_TIME CYREG_CSD_SEQ_TIME
#define ADC_1_CSD__SW_AMUXBUF_SEL CYREG_CSD_SW_AMUXBUF_SEL
#define ADC_1_CSD__SW_BYP_SEL CYREG_CSD_SW_BYP_SEL
#define ADC_1_CSD__SW_CMP_N_SEL CYREG_CSD_SW_CMP_N_SEL
#define ADC_1_CSD__SW_CMP_P_SEL CYREG_CSD_SW_CMP_P_SEL
#define ADC_1_CSD__SW_DSI_SEL CYREG_CSD_SW_DSI_SEL
#define ADC_1_CSD__SW_FW_MOD_SEL CYREG_CSD_SW_FW_MOD_SEL
#define ADC_1_CSD__SW_FW_TANK_SEL CYREG_CSD_SW_FW_TANK_SEL
#define ADC_1_CSD__SW_HS_N_SEL CYREG_CSD_SW_HS_N_SEL
#define ADC_1_CSD__SW_HS_P_SEL CYREG_CSD_SW_HS_P_SEL
#define ADC_1_CSD__SW_REFGEN_SEL CYREG_CSD_SW_REFGEN_SEL
#define ADC_1_CSD__SW_RES CYREG_CSD_SW_RES
#define ADC_1_CSD__SW_SHIELD_SEL CYREG_CSD_SW_SHIELD_SEL
#define ADC_1_CSD__VREF_EXT_PAD 8u

/* ADC_1_IDACComp */
#define ADC_1_IDACComp__CONFIG CYREG_CSD_CONFIG
#define ADC_1_IDACComp__IDAC CYREG_CSD_IDACB
#define ADC_1_IDACComp__POSITION 1u

/* ADC_1_ISR */
#define ADC_1_ISR__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define ADC_1_ISR__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define ADC_1_ISR__INTC_MASK 0x400u
#define ADC_1_ISR__INTC_NUMBER 10u
#define ADC_1_ISR__INTC_PRIOR_MASK 0xC00000u
#define ADC_1_ISR__INTC_PRIOR_NUM 3u
#define ADC_1_ISR__INTC_PRIOR_REG CYREG_CM0P_IPR2
#define ADC_1_ISR__INTC_SET_EN_REG CYREG_CM0P_ISER
#define ADC_1_ISR__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* ADC_1_ModClk */
#define ADC_1_ModClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define ADC_1_ModClk__DIV_ID 0x00000040u
#define ADC_1_ModClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define ADC_1_ModClk__PA_DIV_ID 0x000000FFu

/* BLUE */
#define BLUE_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define BLUE_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define BLUE_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define BLUE_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define BLUE_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define BLUE_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define BLUE_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define BLUE_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define BLUE_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define BLUE_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define BLUE_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define BLUE_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define BLUE_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define BLUE_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define BLUE_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* BluePin */
#define BluePin__0__DR CYREG_GPIO_PRT3_DR
#define BluePin__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BluePin__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BluePin__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BluePin__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define BluePin__0__HSIOM_MASK 0x000F0000u
#define BluePin__0__HSIOM_SHIFT 16u
#define BluePin__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BluePin__0__INTR CYREG_GPIO_PRT3_INTR
#define BluePin__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BluePin__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define BluePin__0__MASK 0x10u
#define BluePin__0__PC CYREG_GPIO_PRT3_PC
#define BluePin__0__PC2 CYREG_GPIO_PRT3_PC2
#define BluePin__0__PORT 3u
#define BluePin__0__PS CYREG_GPIO_PRT3_PS
#define BluePin__0__SHIFT 4u
#define BluePin__DR CYREG_GPIO_PRT3_DR
#define BluePin__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BluePin__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BluePin__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BluePin__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BluePin__INTR CYREG_GPIO_PRT3_INTR
#define BluePin__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BluePin__INTSTAT CYREG_GPIO_PRT3_INTR
#define BluePin__MASK 0x10u
#define BluePin__PC CYREG_GPIO_PRT3_PC
#define BluePin__PC2 CYREG_GPIO_PRT3_PC2
#define BluePin__PORT 3u
#define BluePin__PS CYREG_GPIO_PRT3_PS
#define BluePin__SHIFT 4u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define Clock_1__DIV_ID 0x00000042u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock_1__PA_DIV_ID 0x000000FFu

/* GREEN */
#define GREEN_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define GREEN_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define GREEN_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define GREEN_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define GREEN_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define GREEN_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define GREEN_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define GREEN_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define GREEN_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define GREEN_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define GREEN_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define GREEN_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define GREEN_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define GREEN_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define GREEN_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* GreenPin */
#define GreenPin__0__DR CYREG_GPIO_PRT2_DR
#define GreenPin__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define GreenPin__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define GreenPin__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define GreenPin__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define GreenPin__0__HSIOM_MASK 0x000F0000u
#define GreenPin__0__HSIOM_SHIFT 16u
#define GreenPin__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define GreenPin__0__INTR CYREG_GPIO_PRT2_INTR
#define GreenPin__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define GreenPin__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define GreenPin__0__MASK 0x10u
#define GreenPin__0__PC CYREG_GPIO_PRT2_PC
#define GreenPin__0__PC2 CYREG_GPIO_PRT2_PC2
#define GreenPin__0__PORT 2u
#define GreenPin__0__PS CYREG_GPIO_PRT2_PS
#define GreenPin__0__SHIFT 4u
#define GreenPin__DR CYREG_GPIO_PRT2_DR
#define GreenPin__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define GreenPin__DR_INV CYREG_GPIO_PRT2_DR_INV
#define GreenPin__DR_SET CYREG_GPIO_PRT2_DR_SET
#define GreenPin__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define GreenPin__INTR CYREG_GPIO_PRT2_INTR
#define GreenPin__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define GreenPin__INTSTAT CYREG_GPIO_PRT2_INTR
#define GreenPin__MASK 0x10u
#define GreenPin__PC CYREG_GPIO_PRT2_PC
#define GreenPin__PC2 CYREG_GPIO_PRT2_PC2
#define GreenPin__PORT 2u
#define GreenPin__PS CYREG_GPIO_PRT2_PS
#define GreenPin__SHIFT 4u

/* RED */
#define RED_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define RED_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define RED_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define RED_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define RED_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define RED_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define RED_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define RED_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define RED_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define RED_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define RED_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define RED_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define RED_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define RED_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define RED_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define RED_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define RED_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define RED_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define RED_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define RED_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define RED_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define RED_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define RED_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define RED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define RED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define RED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define RED_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define RED_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define RED_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define RED_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* RedPin */
#define RedPin__0__DR CYREG_GPIO_PRT2_DR
#define RedPin__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RedPin__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RedPin__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RedPin__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define RedPin__0__HSIOM_MASK 0x0F000000u
#define RedPin__0__HSIOM_SHIFT 24u
#define RedPin__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RedPin__0__INTR CYREG_GPIO_PRT2_INTR
#define RedPin__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RedPin__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define RedPin__0__MASK 0x40u
#define RedPin__0__PC CYREG_GPIO_PRT2_PC
#define RedPin__0__PC2 CYREG_GPIO_PRT2_PC2
#define RedPin__0__PORT 2u
#define RedPin__0__PS CYREG_GPIO_PRT2_PS
#define RedPin__0__SHIFT 6u
#define RedPin__DR CYREG_GPIO_PRT2_DR
#define RedPin__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define RedPin__DR_INV CYREG_GPIO_PRT2_DR_INV
#define RedPin__DR_SET CYREG_GPIO_PRT2_DR_SET
#define RedPin__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define RedPin__INTR CYREG_GPIO_PRT2_INTR
#define RedPin__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define RedPin__INTSTAT CYREG_GPIO_PRT2_INTR
#define RedPin__MASK 0x40u
#define RedPin__PC CYREG_GPIO_PRT2_PC
#define RedPin__PC2 CYREG_GPIO_PRT2_PC2
#define RedPin__PORT 2u
#define RedPin__PS CYREG_GPIO_PRT2_PS
#define RedPin__SHIFT 6u

/* UART */
#define UART_ISR__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define UART_ISR__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define UART_ISR__INTC_MASK 0x80u
#define UART_ISR__INTC_NUMBER 7u
#define UART_ISR__INTC_PRIOR_MASK 0xC0000000u
#define UART_ISR__INTC_PRIOR_NUM 3u
#define UART_ISR__INTC_PRIOR_REG CYREG_CM0P_IPR1
#define UART_ISR__INTC_SET_EN_REG CYREG_CM0P_ISER
#define UART_ISR__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define UART_rx__0__DR CYREG_GPIO_PRT1_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_GPIO_PRT1_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__0__PORT 1u
#define UART_rx__0__PS CYREG_GPIO_PRT1_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_GPIO_PRT1_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_GPIO_PRT1_PC
#define UART_rx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__PORT 1u
#define UART_rx__PS CYREG_GPIO_PRT1_PS
#define UART_rx__SHIFT 0u
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL0
#define UART_SCBCLK__DIV_ID 0x00000041u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define CY_PROJECT_NAME "dmx"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_BANDGAP_VOLTAGE 1.200
#define CYDEV_BCLK__HFCLK__HZ 4000000U
#define CYDEV_BCLK__HFCLK__KHZ 4000U
#define CYDEV_BCLK__HFCLK__MHZ 4U
#define CYDEV_BCLK__SYSCLK__HZ 2000000U
#define CYDEV_BCLK__SYSCLK__KHZ 2000U
#define CYDEV_BCLK__SYSCLK__MHZ 2U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x190111A9u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4J
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4J_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_HEAP_SIZE 0
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8cpussv3_VERSION 1
#define CYIPBLOCK_m0s8csdv2_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8srsslt_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
