

================================================================
== Vitis HLS Report for 'fp2div2_503_Pipeline_VITIS_LOOP_382_1213'
================================================================
* Date:           Tue May 20 14:30:12 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.058 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       16|       16|  0.160 us|  0.160 us|   15|   15|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_382_1  |       14|       14|         2|          2|          1|     7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_242 = alloca i32 1" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 5 'alloca' 'i_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln380 = store i3 0, i3 %i_242" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 6 'store' 'store_ln380' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i41"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i3 %i_242" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.65ns)   --->   "%icmp_ln382 = icmp_eq  i3 %i, i3 7" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 9 'icmp' 'icmp_ln382' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.65ns)   --->   "%add_ln383 = add i3 %i, i3 1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 10 'add' 'add_ln383' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %icmp_ln382, void %for.inc.i.i41.split, void %fpdiv2_503.exit44.exitStub" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 11 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln382 = trunc i3 %i" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 12 'trunc' 'trunc_ln382' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %i, i32 1, i32 2" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 13 'partselect' 'tmp_s' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1020_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %tmp_s" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 14 'bitconcatenate' 'tmp_1020_cast' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln383 = zext i3 %tmp_1020_cast" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 15 'zext' 'zext_ln383' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln383" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 16 'getelementptr' 'c_0_addr' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln383" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 17 'getelementptr' 'c_1_addr' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%c_0_load = load i3 %c_0_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 18 'load' 'c_0_load' <Predicate = (!icmp_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%c_1_load = load i3 %c_1_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 19 'load' 'c_1_load' <Predicate = (!icmp_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_532 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln383, i32 1, i32 2" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 20 'partselect' 'tmp_532' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1024_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %tmp_532" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 21 'bitconcatenate' 'tmp_1024_cast' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln383_1 = zext i3 %tmp_1024_cast" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 22 'zext' 'zext_ln383_1' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c_0_addr_1 = getelementptr i64 %c_0, i32 0, i32 %zext_ln383_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 23 'getelementptr' 'c_0_addr_1' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c_1_addr_1 = getelementptr i64 %c_1, i32 0, i32 %zext_ln383_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 24 'getelementptr' 'c_1_addr_1' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%c_0_load_1 = load i3 %c_0_addr_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 25 'load' 'c_0_load_1' <Predicate = (!icmp_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%c_1_load_1 = load i3 %c_1_addr_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 26 'load' 'c_1_load_1' <Predicate = (!icmp_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln382)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.05>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln380 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 27 'specpipeline' 'specpipeline_ln380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln380 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln382 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 29 'specloopname' 'specloopname_ln382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load = load i3 %c_0_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 30 'load' 'c_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load = load i3 %c_1_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 31 'load' 'c_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_530 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %c_1_load, i32 1, i32 63" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 32 'partselect' 'tmp_530' <Predicate = (trunc_ln382)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_531 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %c_0_load, i32 1, i32 63" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 33 'partselect' 'tmp_531' <Predicate = (!trunc_ln382)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.41ns)   --->   "%select_ln383 = select i1 %trunc_ln382, i63 %tmp_530, i63 %tmp_531" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 34 'select' 'select_ln383' <Predicate = true> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load_1 = load i3 %c_0_addr_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 35 'load' 'c_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 36 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load_1 = load i3 %c_1_addr_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 36 'load' 'c_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln383 = trunc i64 %c_0_load_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 37 'trunc' 'trunc_ln383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln383_1 = trunc i64 %c_1_load_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 38 'trunc' 'trunc_ln383_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln383_1 = select i1 %trunc_ln382, i1 %trunc_ln383, i1 %trunc_ln383_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 39 'select' 'select_ln383_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln383_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %select_ln383_1, i63 %select_ln383" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 40 'bitconcatenate' 'or_ln383_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln383 = br i1 %trunc_ln382, void %arrayidx.i.i345614.case.0, void %arrayidx.i.i345614.case.1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 41 'br' 'br_ln383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln383 = store i64 %or_ln383_1, i3 %c_0_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 42 'store' 'store_ln383' <Predicate = (!trunc_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln383 = br void %arrayidx.i.i345614.exit" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 43 'br' 'br_ln383' <Predicate = (!trunc_ln382)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln383 = store i64 %or_ln383_1, i3 %c_1_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 44 'store' 'store_ln383' <Predicate = (trunc_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln383 = br void %arrayidx.i.i345614.exit" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 45 'br' 'br_ln383' <Predicate = (trunc_ln382)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln380 = store i3 %add_ln383, i3 %i_242" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 46 'store' 'store_ln380' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln382 = br void %for.inc.i.i41" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 47 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.560ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln380', src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126) of constant 0 on local variable 'i', src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126 [4]  (1.588 ns)
	'load' operation 3 bit ('i', src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126) on local variable 'i', src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126 [7]  (0.000 ns)
	'add' operation 3 bit ('add_ln383', src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126) [9]  (1.650 ns)
	'getelementptr' operation 3 bit ('c_0_addr_1', src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126) [29]  (0.000 ns)
	'load' operation 64 bit ('c_0_load_1', src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126) on array 'c_0' [31]  (2.322 ns)

 <State 2>: 6.058ns
The critical path consists of the following:
	'load' operation 64 bit ('c_0_load', src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126) on array 'c_0' [21]  (2.322 ns)
	'select' operation 63 bit ('select_ln383', src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126) [25]  (1.414 ns)
	'store' operation 0 bit ('store_ln383', src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126) of variable 'or_ln383_1', src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126 on array 'c_1' [42]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
