[["An investigation of the performance of various dynamic scheduling techniques.", ["Michael Butler", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1992.696992", 9], ["On the limits of program parallelism and its smoothability.", ["Kevin B. Theobald", "Guang R. Gao", "Laurie J. Hendren"], "https://doi.org/10.1109/MICRO.1992.696993", 10], ["On the instruction-level characteristics of scalar code in highly-vectorized scientific applications.", ["Sriram Vajapeyam", "Wei-Chung Hsu"], "https://doi.org/10.1109/MICRO.1992.696994", 9], ["Exploiting instruction-level parallelism with the conjugate register file scheme.", ["Meng-chou Chang", "Feipei Lai", "Rung-Ji Shang"], "https://doi.org/10.1109/MICRO.1992.696995", 4], ["Limitation of superscalar microprocessor performance.", ["Thang Tran", "Chuan-lin Wu"], "https://doi.org/10.1109/MICRO.1992.696996", 4], ["Branch merging for effective exploitation of instruction-level parallelism.", ["Chien-Ming Chen", "Yunn Yen Chen", "Chung-Ta King"], "https://doi.org/10.1109/MICRO.1992.696997", 4], ["A non-deterministic scheduler for a software pipelining compiler.", ["Alessandro De Gloria", "Paolo Faraboschi", "Mauro Olivieri"], "https://doi.org/10.1109/MICRO.1992.696998", 4], ["Effective compiler support for predicated execution using the hyperblock.", ["Scott A. Mahlke", "David C. Lin", "William Y. Chen", "Richard E. Hank", "Roger A. Bringmann"], "https://doi.org/10.1109/MICRO.1992.696999", 10], ["An efficient resource-constrained global scheduling technique for superscalar and VLIW processors.", ["Soo-Mook Moon", "Kemal Ebcioglu"], "https://doi.org/10.1109/MICRO.1992.697000", 17], ["Enhanced region scheduling on a program dependence graph.", ["V. H. Allen", "J. Janardhan", "R. M. Lee", "M. Srinivas"], "https://doi.org/10.1109/MICRO.1992.697001", 9], ["Executing compressed programs on an embedded RISC architecture.", ["Andrew Wolfe", "Alex Chanin"], "https://doi.org/10.1109/MICRO.1992.697002", 11], ["An efficient architecture for loop based data preloading.", ["William Y. Chen", "Roger A. Bringmann", "Scott A. Mahlke", "Richard E. Hank", "James E. Sicolo"], "https://doi.org/10.1109/MICRO.1992.697003", 10], ["Stride directed prefetching in scalar processors.", ["John W. C. Fu", "Janak H. Patel", "Bob L. Janssens"], "https://doi.org/10.1109/MICRO.1992.697004", 9], ["Controlling and sequencing a heavily pipelined floating-point operator.", ["Andre Seznec", "Karl Courtel"], "https://doi.org/10.1109/MICRO.1992.697005", 4], ["Data path issues in a highly concurrent machine.", ["Augustus K. Uht", "Darin B. Johnson"], "https://doi.org/10.1109/MICRO.1992.697006", 4], ["A VLIW architecture for optimal execution of branch-intensive loops.", ["Bogong Su", "Wei Zhao", "Zhizhong Tang", "Stanley Habib"], "https://doi.org/10.1109/MICRO.1992.697007", 6], ["Y-Pipe: a conditional branching scheme without pipeline delays.", ["Michael J. Knieser", "Christos A. Papachristou"], "https://doi.org/10.1109/MICRO.1992.697008", 4], ["A comprehensive instruction fetch mechanism for a processor supporting speculative execution.", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1992.697009", 11], ["Microarchitecture support for dynamic scheduling of acyclic task graphs.", ["Carl J. Beckmann", "Constantine D. Polychronopoulos"], "https://doi.org/10.1109/MICRO.1992.697010", 9], ["Interlock collapsing ALU for increased instruction-level parallelism.", ["Nadeem Malik", "Richard J. Eickemeyer", "Stamatis Vassiliadis"], "https://doi.org/10.1109/MICRO.1992.697011", 9], ["Code generation schema for modulo scheduled loops.", ["B. Ramakrishna Rau", "Michael S. Schlansker", "Parthasarathy P. Tirumalai"], "https://doi.org/10.1109/MICRO.1992.697012", 12], ["Enhanced modulo scheduling for loops with conditional branches.", ["Nancy J. Warter", "Grant E. Haab", "Krishna Subramanian", "John W. Bockhaus"], "https://doi.org/10.1109/MICRO.1992.697013", 10], ["A dynamic-programming technique for compacting loops.", ["Steven R. Vegdahl"], "https://doi.org/10.1109/MICRO.1992.697014", 9], ["Exploiting instruction-level parallelism: the multithreaded approach.", ["Philip LeNir", "Ramaswamy Govindarajan", "Shashank S. Nemawarkar"], "https://doi.org/10.1109/MICRO.1992.697015", 4], ["MISC: a Multiple Instruction Stream Computer.", ["Gary S. Tyson", "Matthew K. Farrens", "Andrew R. Pleszkun"], "https://doi.org/10.1109/MICRO.1992.697016", 4], ["Code scheduling for VLIW/superscalar processors with limited register files.", ["Tokuzo Kiyohara", "John C. Gyllenhaal"], "https://doi.org/10.1109/MICRO.1992.697017", 5], ["Tradeoffs in processor/memory interfaces for superscalar processors.", ["Thomas M. Conte"], "https://doi.org/10.1109/MICRO.1992.697018", 4], ["Translation hint buffers to reduce access time of physically-addressed instruction caches.", ["Brian K. Bray", "Michael J. Flynn"], "https://doi.org/10.1109/MICRO.1992.697019", 4], ["Modifying VM hardware to reduce address pin requirements.", ["Matthew K. Farrens", "Arvin Park", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.1992.697020", 4], ["Toward zero-cost branches using instruction registers.", ["Kent D. Wilken", "David W. Goodwin"], "https://doi.org/10.1109/MICRO.1992.697021", 4], ["Ordering functions for improving memory reference locality in a shared memory multiprocessor system.", ["Youfeng Wu"], "https://doi.org/10.1109/MICRO.1992.697022", 4], ["The effect of page allocation on caches.", ["William L. Lynch", "Brian K. Bray", "Michael J. Flynn"], "https://doi.org/10.1109/MICRO.1992.697023", 4], ["Performance evaluation of instruction scheduling on the IBM RISC System/6000.", ["David Bernstein", "Doron Cohen", "Yuval Lavon", "Vladimir Rainish"], "https://doi.org/10.1109/MICRO.1992.697024", 10], ["Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors.", ["Manoj Franklin", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1992.697025", 10], ["Performance analysis and design methodology for a scalable superscalar architecture.", ["Takaaki Kato", "Toshihisa Ono", "Nader Bagherzadeh"], "https://doi.org/10.1109/MICRO.1992.697026", 10], ["Lookahead scheduling.", ["Steven J. Beaty"], "https://doi.org/10.1109/MICRO.1992.697027", 4], ["Dominator-path scheduling: a global scheduling method.", ["Philip H. Sweany", "Steven J. Beaty"], "https://doi.org/10.1109/MICRO.1992.697028", 4], ["A shape matching approach for scheduling fine-grained parallelism.", ["Brian A. Malloy", "Rajiv Gupta", "Mary Lou Soffa"], "https://doi.org/10.1109/MICRO.1992.697029", 4], ["A new approach to schedule operations across nested-ifs and nested-loops.", ["Shih-Hsu Huang", "Cheng-Tsung Hwang", "Yu-Chin Hsu", "Yen-Jen Oyang"], "https://doi.org/10.1109/MICRO.1992.697030", 4], ["An out-of-order superscalar processor with speculative execution and fast, precise interrupts.", ["Harry Dwyer", "Hwa C. Torng"], "https://doi.org/10.1109/MICRO.1992.697031", 10], ["StaCS: a Static Control Superscalar architecture.", ["Benoit Dupont de Dinechin"], "https://doi.org/10.1109/MICRO.1992.697032", 10], ["Partitioned register files for VLIWs: a preliminary analysis of tradeoffs.", ["Andrea Capitanio", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1109/MICRO.1992.697033", 9]]