// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "12/05/2023 14:08:51"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_kalkulator_integer (
	clk,
	rst_n,
	Seven_Segment,
	Digit_SS,
	led1,
	led2,
	led3,
	led4,
	send,
	rs232_rx,
	rs232_tx);
input 	clk;
input 	rst_n;
output 	[7:0] Seven_Segment;
output 	[3:0] Digit_SS;
output 	led1;
output 	led2;
output 	led3;
output 	led4;
input 	send;
input 	rs232_rx;
output 	rs232_tx;

// Design Ports Information
// Seven_Segment[0]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[1]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[2]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[3]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[4]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[5]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[6]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[7]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digit_SS[0]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digit_SS[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digit_SS[2]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digit_SS[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led1	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led3	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led4	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs232_tx	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// send	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Seven_Segment[0]~output_o ;
wire \Seven_Segment[1]~output_o ;
wire \Seven_Segment[2]~output_o ;
wire \Seven_Segment[3]~output_o ;
wire \Seven_Segment[4]~output_o ;
wire \Seven_Segment[5]~output_o ;
wire \Seven_Segment[6]~output_o ;
wire \Seven_Segment[7]~output_o ;
wire \Digit_SS[0]~output_o ;
wire \Digit_SS[1]~output_o ;
wire \Digit_SS[2]~output_o ;
wire \Digit_SS[3]~output_o ;
wire \led1~output_o ;
wire \led2~output_o ;
wire \led3~output_o ;
wire \led4~output_o ;
wire \rs232_tx~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \UART|CLOCK7S|count[0]~32_combout ;
wire \UART|CLOCK7S|count[29]~91 ;
wire \UART|CLOCK7S|count[30]~92_combout ;
wire \UART|CLOCK7S|count[30]~93 ;
wire \UART|CLOCK7S|count[31]~94_combout ;
wire \UART|CLOCK7S|LessThan0~3_combout ;
wire \UART|CLOCK7S|LessThan0~1_combout ;
wire \UART|CLOCK7S|LessThan0~0_combout ;
wire \UART|CLOCK7S|LessThan0~2_combout ;
wire \UART|CLOCK7S|LessThan0~4_combout ;
wire \UART|CLOCK7S|LessThan0~10_combout ;
wire \UART|CLOCK7S|count[0]~33 ;
wire \UART|CLOCK7S|count[1]~34_combout ;
wire \UART|CLOCK7S|count[1]~35 ;
wire \UART|CLOCK7S|count[2]~36_combout ;
wire \UART|CLOCK7S|count[2]~37 ;
wire \UART|CLOCK7S|count[3]~38_combout ;
wire \UART|CLOCK7S|count[3]~39 ;
wire \UART|CLOCK7S|count[4]~40_combout ;
wire \UART|CLOCK7S|count[4]~41 ;
wire \UART|CLOCK7S|count[5]~42_combout ;
wire \UART|CLOCK7S|count[5]~43 ;
wire \UART|CLOCK7S|count[6]~44_combout ;
wire \UART|CLOCK7S|count[6]~45 ;
wire \UART|CLOCK7S|count[7]~46_combout ;
wire \UART|CLOCK7S|count[7]~47 ;
wire \UART|CLOCK7S|count[8]~48_combout ;
wire \UART|CLOCK7S|count[8]~49 ;
wire \UART|CLOCK7S|count[9]~50_combout ;
wire \UART|CLOCK7S|count[9]~51 ;
wire \UART|CLOCK7S|count[10]~52_combout ;
wire \UART|CLOCK7S|count[10]~53 ;
wire \UART|CLOCK7S|count[11]~54_combout ;
wire \UART|CLOCK7S|count[11]~55 ;
wire \UART|CLOCK7S|count[12]~56_combout ;
wire \UART|CLOCK7S|count[12]~57 ;
wire \UART|CLOCK7S|count[13]~58_combout ;
wire \UART|CLOCK7S|count[13]~59 ;
wire \UART|CLOCK7S|count[14]~60_combout ;
wire \UART|CLOCK7S|count[14]~61 ;
wire \UART|CLOCK7S|count[15]~62_combout ;
wire \UART|CLOCK7S|count[15]~63 ;
wire \UART|CLOCK7S|count[16]~64_combout ;
wire \UART|CLOCK7S|count[16]~65 ;
wire \UART|CLOCK7S|count[17]~66_combout ;
wire \UART|CLOCK7S|count[17]~67 ;
wire \UART|CLOCK7S|count[18]~68_combout ;
wire \UART|CLOCK7S|count[18]~69 ;
wire \UART|CLOCK7S|count[19]~70_combout ;
wire \UART|CLOCK7S|count[19]~71 ;
wire \UART|CLOCK7S|count[20]~72_combout ;
wire \UART|CLOCK7S|count[20]~73 ;
wire \UART|CLOCK7S|count[21]~74_combout ;
wire \UART|CLOCK7S|count[21]~75 ;
wire \UART|CLOCK7S|count[22]~76_combout ;
wire \UART|CLOCK7S|count[22]~77 ;
wire \UART|CLOCK7S|count[23]~78_combout ;
wire \UART|CLOCK7S|count[23]~79 ;
wire \UART|CLOCK7S|count[24]~80_combout ;
wire \UART|CLOCK7S|count[24]~81 ;
wire \UART|CLOCK7S|count[25]~82_combout ;
wire \UART|CLOCK7S|count[25]~83 ;
wire \UART|CLOCK7S|count[26]~84_combout ;
wire \UART|CLOCK7S|count[26]~85 ;
wire \UART|CLOCK7S|count[27]~86_combout ;
wire \UART|CLOCK7S|count[27]~87 ;
wire \UART|CLOCK7S|count[28]~88_combout ;
wire \UART|CLOCK7S|count[28]~89 ;
wire \UART|CLOCK7S|count[29]~90_combout ;
wire \UART|CLOCK7S|LessThan0~8_combout ;
wire \UART|CLOCK7S|LessThan0~6_combout ;
wire \UART|CLOCK7S|LessThan0~7_combout ;
wire \UART|CLOCK7S|LessThan0~5_combout ;
wire \UART|CLOCK7S|LessThan0~9_combout ;
wire \UART|CLOCK7S|pulse_div~0_combout ;
wire \UART|CLOCK7S|pulse_div~feeder_combout ;
wire \UART|CLOCK7S|pulse_div~q ;
wire \UART|CLOCK7S|pulse_div~clkctrl_outclk ;
wire \UART|state_7s.s4~q ;
wire \UART|state_7s.s1~0_combout ;
wire \UART|state_7s.s1~q ;
wire \UART|state_7s.s2~0_combout ;
wire \UART|state_7s.s2~q ;
wire \UART|state_7s.s3~q ;
wire \rs232_rx~input_o ;
wire \UART|UART|speed_rx|cnt[0]~13_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \UART|UART|speed_rx|Equal0~1_combout ;
wire \UART|UART|speed_rx|Equal0~0_combout ;
wire \UART|UART|receiver|rs232_rx0~feeder_combout ;
wire \UART|UART|receiver|rs232_rx0~q ;
wire \UART|UART|receiver|rs232_rx1~q ;
wire \UART|UART|receiver|rs232_rx2~feeder_combout ;
wire \UART|UART|receiver|rs232_rx2~q ;
wire \UART|UART|receiver|rs232_rx3~q ;
wire \UART|UART|receiver|neg_rs232_rx~0_combout ;
wire \UART|UART|receiver|rx_int_i~0_combout ;
wire \UART|UART|receiver|rx_int_i~q ;
wire \UART|UART|receiver|num[0]~2_combout ;
wire \UART|UART|receiver|num[3]~0_combout ;
wire \UART|UART|receiver|num[1]~3_combout ;
wire \UART|UART|receiver|Add0~1_combout ;
wire \UART|UART|receiver|num[3]~4_combout ;
wire \UART|UART|receiver|Equal0~0_combout ;
wire \UART|UART|receiver|bps_start_r~0_combout ;
wire \UART|UART|receiver|bps_start_r~q ;
wire \UART|UART|speed_rx|Equal0~2_combout ;
wire \UART|UART|speed_rx|Equal0~3_combout ;
wire \UART|UART|speed_rx|process_0~0_combout ;
wire \UART|UART|speed_rx|cnt[0]~14 ;
wire \UART|UART|speed_rx|cnt[1]~15_combout ;
wire \UART|UART|speed_rx|cnt[1]~16 ;
wire \UART|UART|speed_rx|cnt[2]~17_combout ;
wire \UART|UART|speed_rx|cnt[2]~18 ;
wire \UART|UART|speed_rx|cnt[3]~19_combout ;
wire \UART|UART|speed_rx|cnt[3]~20 ;
wire \UART|UART|speed_rx|cnt[4]~21_combout ;
wire \UART|UART|speed_rx|cnt[4]~22 ;
wire \UART|UART|speed_rx|cnt[5]~23_combout ;
wire \UART|UART|speed_rx|cnt[5]~24 ;
wire \UART|UART|speed_rx|cnt[6]~25_combout ;
wire \UART|UART|speed_rx|cnt[6]~26 ;
wire \UART|UART|speed_rx|cnt[7]~27_combout ;
wire \UART|UART|speed_rx|cnt[7]~28 ;
wire \UART|UART|speed_rx|cnt[8]~29_combout ;
wire \UART|UART|speed_rx|cnt[8]~30 ;
wire \UART|UART|speed_rx|cnt[9]~31_combout ;
wire \UART|UART|speed_rx|cnt[9]~32 ;
wire \UART|UART|speed_rx|cnt[10]~33_combout ;
wire \UART|UART|speed_rx|cnt[10]~34 ;
wire \UART|UART|speed_rx|cnt[11]~35_combout ;
wire \UART|UART|speed_rx|cnt[11]~36 ;
wire \UART|UART|speed_rx|cnt[12]~37_combout ;
wire \UART|UART|speed_rx|process_1~2_combout ;
wire \UART|UART|speed_rx|process_1~1_combout ;
wire \UART|UART|speed_rx|process_1~0_combout ;
wire \UART|UART|speed_rx|process_1~3_combout ;
wire \UART|UART|speed_rx|clk_bps_r~q ;
wire \UART|UART|receiver|Add0~0_combout ;
wire \UART|UART|receiver|num[2]~1_combout ;
wire \UART|UART|receiver|rx_temp_data[1]~8_combout ;
wire \UART|UART|receiver|rx_temp_data[6]~3_combout ;
wire \UART|UART|receiver|rx_temp_data[1]~9_combout ;
wire \UART|UART|receiver|rx_data_r[0]~0_combout ;
wire \UART|UART|receiver|rx_temp_data[2]~0_combout ;
wire \UART|UART|receiver|rx_temp_data[2]~15_combout ;
wire \UART|UART|receiver|rx_temp_data[0]~1_combout ;
wire \UART|UART|receiver|rx_temp_data[4]~6_combout ;
wire \UART|UART|receiver|rx_temp_data[4]~7_combout ;
wire \UART|UART|receiver|rx_temp_data[3]~14_combout ;
wire \UART|CONVERT|Mux6~1_combout ;
wire \UART|UART|receiver|rx_temp_data[6]~4_combout ;
wire \UART|UART|receiver|rx_temp_data[6]~5_combout ;
wire \UART|UART|receiver|rx_data_r[6]~feeder_combout ;
wire \UART|UART|receiver|rx_temp_data[5]~13_combout ;
wire \UART|UART|receiver|rx_temp_data[7]~11_combout ;
wire \UART|UART|receiver|rx_temp_data[7]~10_combout ;
wire \UART|UART|receiver|rx_temp_data[7]~12_combout ;
wire \UART|Equal1~0_combout ;
wire \UART|UART|receiver|rx_temp_data[0]~2_combout ;
wire \UART|CONVERT|Mux4~0_combout ;
wire \UART|Selector276~0_combout ;
wire \UART|Equal1~1_combout ;
wire \UART|Equal1~2_combout ;
wire \UART|Equal3~0_combout ;
wire \UART|Equal3~1_combout ;
wire \UART|REG_M[1]~0_combout ;
wire \UART|CONVERT|Mux6~0_combout ;
wire \UART|Equal5~0_combout ;
wire \UART|Equal5~1_combout ;
wire \UART|Equal4~3_combout ;
wire \UART|Equal4~15_combout ;
wire \UART|Selector281~1_combout ;
wire \UART|Selector281~0_combout ;
wire \UART|Selector281~2_combout ;
wire \UART|receive_c~q ;
wire \UART|PengisianRegister~0_combout ;
wire \UART|isSignedBit~q ;
wire \UART|PengisianRegister~1_combout ;
wire \UART|Selector287~1_combout ;
wire \UART|Selector287~2_combout ;
wire \UART|state.RB~q ;
wire \UART|Selector288~2_combout ;
wire \UART|state.final~q ;
wire \UART|Selector285~0_combout ;
wire \UART|Selector285~1_combout ;
wire \UART|state.init~q ;
wire \UART|Selector286~0_combout ;
wire \UART|state.RA~q ;
wire \UART|Selector276~1_combout ;
wire \UART|REGA_BCD[0]~3_combout ;
wire \UART|Selector287~0_combout ;
wire \UART|REG_M[0]~1_combout ;
wire \UART|CONVERT|Mux6~2_combout ;
wire \UART|CONVERT|Mux6~3_combout ;
wire \UART|CONVERT|Mux6~4_combout ;
wire \UART|Selector278~0_combout ;
wire \UART|CONVERT|Mux5~0_combout ;
wire \UART|Selector277~0_combout ;
wire \UART|Selector277~1_combout ;
wire \UART|Selector6~0_combout ;
wire \UART|Selector6~1_combout ;
wire \UART|Mux8~0_combout ;
wire \UART|Selector6~2_combout ;
wire \UART|Seven_Segment[1]~0_combout ;
wire \UART|Seven_Segment[1]~feeder_combout ;
wire \UART|Mux8~1_combout ;
wire \UART|Mux12~0_combout ;
wire \UART|Seven_Segment[2]~1_combout ;
wire \UART|Seven_Segment[2]~feeder_combout ;
wire \UART|Mux11~0_combout ;
wire \UART|Mux3~0_combout ;
wire \UART|Selector2~0_combout ;
wire \UART|Selector1~0_combout ;
wire \UART|Selector0~0_combout ;
wire \UART|Selector0~1_combout ;
wire \UART|Selector0~2_combout ;
wire \UART|Digit_SS[1]~0_combout ;
wire \UART|Digit_SS[2]~1_combout ;
wire \UART|Digit_SS[3]~2_combout ;
wire \UART|CONVERT|Mux0~1_combout ;
wire \UART|CONVERT|Mux0~2_combout ;
wire \UART|CONVERT|Mux3~3_combout ;
wire \UART|CONVERT|Mux3~4_combout ;
wire \UART|CONVERT|Mux0~0_combout ;
wire \UART|Selector224~0_combout ;
wire \UART|REGA_BCD[0]~2_combout ;
wire \UART|Selector220~0_combout ;
wire \UART|Selector216~0_combout ;
wire \UART|Selector212~0_combout ;
wire \UART|Selector208~0_combout ;
wire \UART|Selector204~0_combout ;
wire \UART|Selector200~0_combout ;
wire \UART|Selector196~0_combout ;
wire \UART|Selector192~0_combout ;
wire \UART|Selector188~0_combout ;
wire \UART|Selector184~0_combout ;
wire \UART|Selector180~0_combout ;
wire \UART|CONVERT|Mux2~0_combout ;
wire \UART|CONVERT|Mux2~1_combout ;
wire \UART|CONVERT|Mux2~2_combout ;
wire \UART|Selector226~0_combout ;
wire \UART|Selector222~0_combout ;
wire \UART|Selector218~0_combout ;
wire \UART|Selector214~0_combout ;
wire \UART|Selector210~0_combout ;
wire \UART|Selector206~0_combout ;
wire \UART|Selector202~0_combout ;
wire \UART|Selector198~0_combout ;
wire \UART|Selector194~0_combout ;
wire \UART|Selector190~0_combout ;
wire \UART|Selector186~0_combout ;
wire \UART|Selector182~0_combout ;
wire \UART|CONVERT|Mux3~0_combout ;
wire \UART|CONVERT|Mux3~1_combout ;
wire \UART|CONVERT|Mux3~2_combout ;
wire \UART|Selector227~0_combout ;
wire \UART|Selector223~0_combout ;
wire \UART|Selector219~0_combout ;
wire \UART|Selector215~0_combout ;
wire \UART|Selector211~0_combout ;
wire \UART|Selector207~0_combout ;
wire \UART|Selector203~0_combout ;
wire \UART|Selector199~0_combout ;
wire \UART|Selector195~0_combout ;
wire \UART|Selector191~0_combout ;
wire \UART|Selector187~0_combout ;
wire \UART|Selector183~0_combout ;
wire \UART|CONVERT|Mux1~0_combout ;
wire \UART|CONVERT|Mux1~1_combout ;
wire \UART|CONVERT|Mux1~2_combout ;
wire \UART|Selector225~0_combout ;
wire \UART|Selector221~0_combout ;
wire \UART|Selector217~0_combout ;
wire \UART|Selector213~0_combout ;
wire \UART|Selector209~0_combout ;
wire \UART|Selector205~0_combout ;
wire \UART|Selector201~0_combout ;
wire \UART|Selector197~0_combout ;
wire \UART|Selector193~0_combout ;
wire \UART|Selector189~0_combout ;
wire \UART|Selector185~0_combout ;
wire \UART|Selector181~0_combout ;
wire \UART|Mult9|mult_core|romout[0][20]~7_combout ;
wire \UART|Mult8|mult_core|romout[0][20]~8_combout ;
wire \UART|Mult7|mult_core|romout[0][19]~8_combout ;
wire \UART|Mult6|mult_core|romout[0][18]~8_combout ;
wire \UART|Mult4|mult_core|romout[0][16]~8_combout ;
wire \UART|Mult3|mult_core|romout[0][15]~8_combout ;
wire \UART|Mult1|mult_core|romout[0][13]~8_combout ;
wire \UART|Mult1|mult_core|romout[0][12]~7_combout ;
wire \UART|Mult1|mult_core|romout[0][11]~6_combout ;
wire \UART|Mult0|mult_core|romout[0][10]~5_combout ;
wire \UART|Mult0|mult_core|romout[0][9]~4_combout ;
wire \UART|Mult0|mult_core|romout[0][8]~3_combout ;
wire \UART|Add0~3_combout ;
wire \UART|Add0~2_combout ;
wire \UART|Add0~1_combout ;
wire \UART|Add0~0_combout ;
wire \UART|Add1~1 ;
wire \UART|Add1~3 ;
wire \UART|Add1~5 ;
wire \UART|Add1~7 ;
wire \UART|Add1~9 ;
wire \UART|Add1~11 ;
wire \UART|Add1~12_combout ;
wire \UART|Mult0|mult_core|romout[0][7]~2_combout ;
wire \UART|Mult0|mult_core|romout[0][6]~1_combout ;
wire \UART|Add1~10_combout ;
wire \UART|Mult0|mult_core|romout[0][5]~0_combout ;
wire \UART|Add1~8_combout ;
wire \UART|Add1~6_combout ;
wire \UART|Add1~4_combout ;
wire \UART|Add1~2_combout ;
wire \UART|Add2~1 ;
wire \UART|Add2~3 ;
wire \UART|Add2~5 ;
wire \UART|Add2~7 ;
wire \UART|Add2~9 ;
wire \UART|Add2~11 ;
wire \UART|Add2~13 ;
wire \UART|Add2~15 ;
wire \UART|Add2~17 ;
wire \UART|Add2~18_combout ;
wire \UART|Add2~16_combout ;
wire \UART|Mult1|mult_core|romout[0][10]~5_combout ;
wire \UART|Mult1|mult_core|romout[0][9]~4_combout ;
wire \UART|Add2~14_combout ;
wire \UART|Mult1|mult_core|romout[0][8]~3_combout ;
wire \UART|Add2~12_combout ;
wire \UART|Add2~10_combout ;
wire \UART|Mult1|mult_core|romout[0][7]~2_combout ;
wire \UART|Mult1|mult_core|romout[0][6]~1_combout ;
wire \UART|Add2~8_combout ;
wire \UART|Mult1|mult_core|romout[0][5]~0_combout ;
wire \UART|Add2~6_combout ;
wire \UART|Add2~4_combout ;
wire \UART|Add2~2_combout ;
wire \UART|Add3~1 ;
wire \UART|Add3~3 ;
wire \UART|Add3~5 ;
wire \UART|Add3~7 ;
wire \UART|Add3~9 ;
wire \UART|Add3~11 ;
wire \UART|Add3~13 ;
wire \UART|Add3~15 ;
wire \UART|Add3~17 ;
wire \UART|Add3~19 ;
wire \UART|Add3~21 ;
wire \UART|Add3~22_combout ;
wire \UART|Mult2|mult_core|romout[0][14]~8_combout ;
wire \UART|Mult2|mult_core|romout[0][13]~7_combout ;
wire \UART|Add3~20_combout ;
wire \UART|Mult2|mult_core|romout[0][12]~6_combout ;
wire \UART|Add3~18_combout ;
wire \UART|Add3~16_combout ;
wire \UART|Mult2|mult_core|romout[0][11]~5_combout ;
wire \UART|Mult2|mult_core|romout[0][10]~4_combout ;
wire \UART|Add3~14_combout ;
wire \UART|Add3~12_combout ;
wire \UART|Mult2|mult_core|romout[0][9]~3_combout ;
wire \UART|Mult2|mult_core|romout[0][8]~2_combout ;
wire \UART|Add3~10_combout ;
wire \UART|Add3~8_combout ;
wire \UART|Mult2|mult_core|romout[0][7]~1_combout ;
wire \UART|Add3~6_combout ;
wire \UART|Mult2|mult_core|romout[0][6]~0_combout ;
wire \UART|Add3~4_combout ;
wire \UART|Add3~2_combout ;
wire \UART|Add4~1 ;
wire \UART|Add4~3 ;
wire \UART|Add4~5 ;
wire \UART|Add4~7 ;
wire \UART|Add4~9 ;
wire \UART|Add4~11 ;
wire \UART|Add4~13 ;
wire \UART|Add4~15 ;
wire \UART|Add4~17 ;
wire \UART|Add4~19 ;
wire \UART|Add4~21 ;
wire \UART|Add4~22_combout ;
wire \UART|Mult3|mult_core|romout[0][14]~7_combout ;
wire \UART|Add4~20_combout ;
wire \UART|Mult3|mult_core|romout[0][13]~6_combout ;
wire \UART|Add4~18_combout ;
wire \UART|Add4~16_combout ;
wire \UART|Mult3|mult_core|romout[0][12]~5_combout ;
wire \UART|Add4~14_combout ;
wire \UART|Mult3|mult_core|romout[0][11]~4_combout ;
wire \UART|Add4~12_combout ;
wire \UART|Mult3|mult_core|romout[0][10]~3_combout ;
wire \UART|Add4~10_combout ;
wire \UART|Mult3|mult_core|romout[0][9]~2_combout ;
wire \UART|Add4~8_combout ;
wire \UART|Mult3|mult_core|romout[0][8]~1_combout ;
wire \UART|Mult3|mult_core|romout[0][7]~0_combout ;
wire \UART|Add4~6_combout ;
wire \UART|Add4~4_combout ;
wire \UART|Add4~2_combout ;
wire \UART|Add5~1 ;
wire \UART|Add5~3 ;
wire \UART|Add5~5 ;
wire \UART|Add5~7 ;
wire \UART|Add5~9 ;
wire \UART|Add5~11 ;
wire \UART|Add5~13 ;
wire \UART|Add5~15 ;
wire \UART|Add5~17 ;
wire \UART|Add5~19 ;
wire \UART|Add5~21 ;
wire \UART|Add5~22_combout ;
wire \UART|Add5~20_combout ;
wire \UART|Mult4|mult_core|romout[0][15]~7_combout ;
wire \UART|Add5~18_combout ;
wire \UART|Mult4|mult_core|romout[0][14]~6_combout ;
wire \UART|Mult4|mult_core|romout[0][13]~5_combout ;
wire \UART|Add5~16_combout ;
wire \UART|Mult4|mult_core|romout[0][12]~4_combout ;
wire \UART|Add5~14_combout ;
wire \UART|Mult4|mult_core|romout[0][11]~3_combout ;
wire \UART|Add5~12_combout ;
wire \UART|Mult4|mult_core|romout[0][10]~2_combout ;
wire \UART|Add5~10_combout ;
wire \UART|Mult4|mult_core|romout[0][9]~1_combout ;
wire \UART|Add5~8_combout ;
wire \UART|Add5~6_combout ;
wire \UART|Mult4|mult_core|romout[0][8]~0_combout ;
wire \UART|Add5~4_combout ;
wire \UART|Add5~2_combout ;
wire \UART|Add6~1 ;
wire \UART|Add6~3 ;
wire \UART|Add6~5 ;
wire \UART|Add6~7 ;
wire \UART|Add6~9 ;
wire \UART|Add6~11 ;
wire \UART|Add6~13 ;
wire \UART|Add6~15 ;
wire \UART|Add6~17 ;
wire \UART|Add6~19 ;
wire \UART|Add6~21 ;
wire \UART|Add6~22_combout ;
wire \UART|Mult5|mult_core|romout[0][17]~8_combout ;
wire \UART|Mult5|mult_core|romout[0][16]~7_combout ;
wire \UART|Add6~20_combout ;
wire \UART|Mult5|mult_core|romout[0][15]~6_combout ;
wire \UART|Add6~18_combout ;
wire \UART|Add6~16_combout ;
wire \UART|Mult5|mult_core|romout[0][14]~5_combout ;
wire \UART|Mult5|mult_core|romout[0][13]~4_combout ;
wire \UART|Add6~14_combout ;
wire \UART|Add6~12_combout ;
wire \UART|Mult5|mult_core|romout[0][12]~3_combout ;
wire \UART|Mult5|mult_core|romout[0][11]~2_combout ;
wire \UART|Add6~10_combout ;
wire \UART|Mult5|mult_core|romout[0][10]~1_combout ;
wire \UART|Add6~8_combout ;
wire \UART|Mult5|mult_core|romout[0][9]~0_combout ;
wire \UART|Add6~6_combout ;
wire \UART|Add6~4_combout ;
wire \UART|Add6~2_combout ;
wire \UART|Add7~1 ;
wire \UART|Add7~3 ;
wire \UART|Add7~5 ;
wire \UART|Add7~7 ;
wire \UART|Add7~9 ;
wire \UART|Add7~11 ;
wire \UART|Add7~13 ;
wire \UART|Add7~15 ;
wire \UART|Add7~17 ;
wire \UART|Add7~19 ;
wire \UART|Add7~21 ;
wire \UART|Add7~22_combout ;
wire \UART|Add7~20_combout ;
wire \UART|Mult6|mult_core|romout[0][17]~7_combout ;
wire \UART|Mult6|mult_core|romout[0][16]~6_combout ;
wire \UART|Add7~18_combout ;
wire \UART|Mult6|mult_core|romout[0][15]~5_combout ;
wire \UART|Add7~16_combout ;
wire \UART|Add7~14_combout ;
wire \UART|Mult6|mult_core|romout[0][14]~4_combout ;
wire \UART|Add7~12_combout ;
wire \UART|Mult6|mult_core|romout[0][13]~3_combout ;
wire \UART|Add7~10_combout ;
wire \UART|Mult6|mult_core|romout[0][12]~2_combout ;
wire \UART|Add7~8_combout ;
wire \UART|Mult6|mult_core|romout[0][11]~1_combout ;
wire \UART|Mult6|mult_core|romout[0][10]~0_combout ;
wire \UART|Add7~6_combout ;
wire \UART|Add7~4_combout ;
wire \UART|Add7~2_combout ;
wire \UART|Add8~1 ;
wire \UART|Add8~3 ;
wire \UART|Add8~5 ;
wire \UART|Add8~7 ;
wire \UART|Add8~9 ;
wire \UART|Add8~11 ;
wire \UART|Add8~13 ;
wire \UART|Add8~15 ;
wire \UART|Add8~17 ;
wire \UART|Add8~19 ;
wire \UART|Add8~21 ;
wire \UART|Add8~22_combout ;
wire \UART|Mult7|mult_core|romout[0][18]~7_combout ;
wire \UART|Add8~20_combout ;
wire \UART|Mult7|mult_core|romout[0][17]~6_combout ;
wire \UART|Add8~18_combout ;
wire \UART|Add8~16_combout ;
wire \UART|Mult7|mult_core|romout[0][16]~5_combout ;
wire \UART|Mult7|mult_core|romout[0][15]~4_combout ;
wire \UART|Add8~14_combout ;
wire \UART|Add8~12_combout ;
wire \UART|Mult7|mult_core|romout[0][14]~3_combout ;
wire \UART|Add8~10_combout ;
wire \UART|Mult7|mult_core|romout[0][13]~2_combout ;
wire \UART|Add8~8_combout ;
wire \UART|Mult7|mult_core|romout[0][12]~1_combout ;
wire \UART|Mult7|mult_core|romout[0][11]~0_combout ;
wire \UART|Add8~6_combout ;
wire \UART|Add8~4_combout ;
wire \UART|Add8~2_combout ;
wire \UART|Add9~1 ;
wire \UART|Add9~3 ;
wire \UART|Add9~5 ;
wire \UART|Add9~7 ;
wire \UART|Add9~9 ;
wire \UART|Add9~11 ;
wire \UART|Add9~13 ;
wire \UART|Add9~15 ;
wire \UART|Add9~17 ;
wire \UART|Add9~19 ;
wire \UART|Add9~21 ;
wire \UART|Add9~22_combout ;
wire \UART|Add9~20_combout ;
wire \UART|Mult8|mult_core|romout[0][19]~7_combout ;
wire \UART|Mult8|mult_core|romout[0][18]~6_combout ;
wire \UART|Add9~18_combout ;
wire \UART|Add9~16_combout ;
wire \UART|Mult8|mult_core|romout[0][17]~5_combout ;
wire \UART|Mult8|mult_core|romout[0][16]~4_combout ;
wire \UART|Add9~14_combout ;
wire \UART|Mult8|mult_core|romout[0][15]~3_combout ;
wire \UART|Add9~12_combout ;
wire \UART|Mult8|mult_core|romout[0][14]~2_combout ;
wire \UART|Add9~10_combout ;
wire \UART|Mult8|mult_core|romout[0][13]~1_combout ;
wire \UART|Add9~8_combout ;
wire \UART|Mult8|mult_core|romout[0][12]~0_combout ;
wire \UART|Add9~6_combout ;
wire \UART|Add9~4_combout ;
wire \UART|Add9~2_combout ;
wire \UART|Add10~1 ;
wire \UART|Add10~3 ;
wire \UART|Add10~5 ;
wire \UART|Add10~7 ;
wire \UART|Add10~9 ;
wire \UART|Add10~11 ;
wire \UART|Add10~13 ;
wire \UART|Add10~15 ;
wire \UART|Add10~17 ;
wire \UART|Add10~19 ;
wire \UART|Add10~20_combout ;
wire \UART|Mult9|mult_core|romout[0][19]~6_combout ;
wire \UART|Add10~18_combout ;
wire \UART|Mult9|mult_core|romout[0][18]~5_combout ;
wire \UART|Add10~16_combout ;
wire \UART|Add10~14_combout ;
wire \UART|Mult9|mult_core|romout[0][17]~4_combout ;
wire \UART|Mult9|mult_core|romout[0][16]~3_combout ;
wire \UART|Add10~12_combout ;
wire \UART|Mult9|mult_core|romout[0][15]~2_combout ;
wire \UART|Add10~10_combout ;
wire \UART|Mult9|mult_core|romout[0][14]~1_combout ;
wire \UART|Add10~8_combout ;
wire \UART|Mult9|mult_core|romout[0][13]~0_combout ;
wire \UART|Add10~6_combout ;
wire \UART|Add10~4_combout ;
wire \UART|Add10~2_combout ;
wire \UART|Add11~1 ;
wire \UART|Add11~3 ;
wire \UART|Add11~5 ;
wire \UART|Add11~7 ;
wire \UART|Add11~9 ;
wire \UART|Add11~11 ;
wire \UART|Add11~13 ;
wire \UART|Add11~15 ;
wire \UART|Add11~17 ;
wire \UART|Add11~18_combout ;
wire \UART|Selector284~0_combout ;
wire \UART|Selector284~1_combout ;
wire \UART|is_receive_done~q ;
wire \UART|state_output.init~feeder_combout ;
wire \UART|state_output.init~q ;
wire \UART|Selector275~0_combout ;
wire \UART|REGB_BCD[0]~3_combout ;
wire \UART|REGB_BCD[0]~2_combout ;
wire \UART|Selector271~0_combout ;
wire \UART|Selector267~0_combout ;
wire \UART|Selector263~0_combout ;
wire \UART|Selector259~0_combout ;
wire \UART|Selector255~0_combout ;
wire \UART|Selector251~0_combout ;
wire \UART|Selector247~0_combout ;
wire \UART|Selector243~0_combout ;
wire \UART|Selector239~0_combout ;
wire \UART|Selector274~0_combout ;
wire \UART|Selector270~0_combout ;
wire \UART|Selector266~0_combout ;
wire \UART|Selector262~0_combout ;
wire \UART|Selector258~0_combout ;
wire \UART|Selector254~0_combout ;
wire \UART|Selector250~0_combout ;
wire \UART|Selector246~0_combout ;
wire \UART|Selector242~0_combout ;
wire \UART|Selector273~0_combout ;
wire \UART|Selector269~0_combout ;
wire \UART|Selector265~0_combout ;
wire \UART|Selector261~0_combout ;
wire \UART|Selector257~0_combout ;
wire \UART|Selector272~0_combout ;
wire \UART|Selector268~0_combout ;
wire \UART|Selector264~0_combout ;
wire \UART|Selector260~0_combout ;
wire \UART|Selector256~0_combout ;
wire \UART|Mult12|mult_core|romout[0][9]~3_combout ;
wire \UART|Mult10|mult_core|romout[0][9]~4_combout ;
wire \UART|Mult10|mult_core|romout[0][8]~3_combout ;
wire \UART|Mult10|mult_core|romout[0][7]~2_combout ;
wire \UART|Add12~3_combout ;
wire \UART|Add12~2_combout ;
wire \UART|Add12~1_combout ;
wire \UART|Add12~0_combout ;
wire \UART|Add13~1 ;
wire \UART|Add13~3 ;
wire \UART|Add13~5 ;
wire \UART|Add13~7 ;
wire \UART|Add13~9 ;
wire \UART|Add13~11 ;
wire \UART|Add13~12_combout ;
wire \UART|Mult10|mult_core|romout[0][6]~1_combout ;
wire \UART|Add13~10_combout ;
wire \UART|Mult10|mult_core|romout[0][5]~0_combout ;
wire \UART|Add13~8_combout ;
wire \UART|Add13~6_combout ;
wire \UART|Add13~4_combout ;
wire \UART|Add13~2_combout ;
wire \UART|Add14~1 ;
wire \UART|Add14~3 ;
wire \UART|Add14~5 ;
wire \UART|Add14~7 ;
wire \UART|Add14~9 ;
wire \UART|Add14~11 ;
wire \UART|Add14~13 ;
wire \UART|Add14~14_combout ;
wire \UART|Mult11|mult_core|romout[0][9]~4_combout ;
wire \UART|Mult11|mult_core|romout[0][8]~3_combout ;
wire \UART|Add14~12_combout ;
wire \UART|Mult11|mult_core|romout[0][7]~2_combout ;
wire \UART|Add14~10_combout ;
wire \UART|Mult11|mult_core|romout[0][6]~1_combout ;
wire \UART|Add14~8_combout ;
wire \UART|Mult11|mult_core|romout[0][5]~0_combout ;
wire \UART|Add14~6_combout ;
wire \UART|Add14~4_combout ;
wire \UART|Add14~2_combout ;
wire \UART|Add15~1 ;
wire \UART|Add15~3 ;
wire \UART|Add15~5 ;
wire \UART|Add15~7 ;
wire \UART|Add15~9 ;
wire \UART|Add15~11 ;
wire \UART|Add15~12_combout ;
wire \UART|Mult12|mult_core|romout[0][8]~2_combout ;
wire \UART|Add15~10_combout ;
wire \UART|Add15~8_combout ;
wire \UART|Mult12|mult_core|romout[0][7]~1_combout ;
wire \UART|Add15~6_combout ;
wire \UART|Mult12|mult_core|romout[0][6]~0_combout ;
wire \UART|Add15~4_combout ;
wire \UART|Add15~2_combout ;
wire \UART|Add16~1 ;
wire \UART|Add16~3 ;
wire \UART|Add16~5 ;
wire \UART|Add16~7 ;
wire \UART|Add16~9 ;
wire \UART|Add16~10_combout ;
wire \UART|Selector252~0_combout ;
wire \UART|Selector253~0_combout ;
wire \UART|Mult13|mult_core|romout[0][9]~2_combout ;
wire \UART|Add16~8_combout ;
wire \UART|Mult13|mult_core|romout[0][8]~1_combout ;
wire \UART|Add16~6_combout ;
wire \UART|Mult13|mult_core|romout[0][7]~0_combout ;
wire \UART|Add16~4_combout ;
wire \UART|Add16~2_combout ;
wire \UART|Add17~1 ;
wire \UART|Add17~3 ;
wire \UART|Add17~5 ;
wire \UART|Add17~7 ;
wire \UART|Add17~8_combout ;
wire \UART|Selector249~0_combout ;
wire \UART|Selector248~0_combout ;
wire \UART|Mult14|mult_core|romout[0][9]~1_combout ;
wire \UART|Mult14|mult_core|romout[0][8]~0_combout ;
wire \UART|Add17~6_combout ;
wire \UART|Add17~4_combout ;
wire \UART|Add17~2_combout ;
wire \UART|Add18~1 ;
wire \UART|Add18~3 ;
wire \UART|Add18~5 ;
wire \UART|Add18~6_combout ;
wire \UART|Selector245~0_combout ;
wire \UART|Mult15|mult_core|romout[0][9]~0_combout ;
wire \UART|Add18~4_combout ;
wire \UART|Add18~2_combout ;
wire \UART|Add19~1 ;
wire \UART|Add19~3 ;
wire \UART|Add19~4_combout ;
wire \UART|Add19~2_combout ;
wire \UART|Add20~1 ;
wire \UART|Add20~2_combout ;
wire \UART|Add21~0_combout ;
wire \UART|REG_B[9]~9_combout ;
wire \UART|Selector170~2_combout ;
wire \UART|state_output.final~q ;
wire \UART|Selector95~0_combout ;
wire \UART|Selector86~0_combout ;
wire \UART|Add20~0_combout ;
wire \UART|REG_B[8]~8_combout ;
wire \UART|Selector171~2_combout ;
wire \UART|Selector87~0_combout ;
wire \UART|Equal0~5_combout ;
wire \UART|Selector235~0_combout ;
wire \UART|Selector231~0_combout ;
wire \UART|Selector241~0_combout ;
wire \UART|Selector237~0_combout ;
wire \UART|Mult17|mult_core|romout[0][11]~0_combout ;
wire \UART|Selector244~0_combout ;
wire \UART|Selector240~0_combout ;
wire \UART|Mult16|mult_core|romout[0][11]~1_combout ;
wire \UART|Mult15|mult_core|romout[0][11]~2_combout ;
wire \UART|Mult13|mult_core|romout[0][11]~4_combout ;
wire \UART|Mult12|mult_core|romout[0][11]~5_combout ;
wire \UART|Mult11|mult_core|romout[0][11]~6_combout ;
wire \UART|Mult10|mult_core|romout[0][10]~5_combout ;
wire \UART|Add14~15 ;
wire \UART|Add14~17 ;
wire \UART|Add14~18_combout ;
wire \UART|Mult11|mult_core|romout[0][10]~5_combout ;
wire \UART|Add14~16_combout ;
wire \UART|Add15~13 ;
wire \UART|Add15~15 ;
wire \UART|Add15~16_combout ;
wire \UART|Mult12|mult_core|romout[0][10]~4_combout ;
wire \UART|Add15~14_combout ;
wire \UART|Add16~11 ;
wire \UART|Add16~13 ;
wire \UART|Add16~14_combout ;
wire \UART|Mult13|mult_core|romout[0][10]~3_combout ;
wire \UART|Add16~12_combout ;
wire \UART|Add17~9 ;
wire \UART|Add17~11 ;
wire \UART|Add17~12_combout ;
wire \UART|Mult14|mult_core|romout[0][11]~3_combout ;
wire \UART|Add17~10_combout ;
wire \UART|Mult14|mult_core|romout[0][10]~2_combout ;
wire \UART|Add18~7 ;
wire \UART|Add18~9 ;
wire \UART|Add18~10_combout ;
wire \UART|Add18~8_combout ;
wire \UART|Mult15|mult_core|romout[0][10]~1_combout ;
wire \UART|Add19~5 ;
wire \UART|Add19~7 ;
wire \UART|Add19~8_combout ;
wire \UART|Mult16|mult_core|romout[0][10]~0_combout ;
wire \UART|Add19~6_combout ;
wire \UART|Add20~3 ;
wire \UART|Add20~5 ;
wire \UART|Add20~6_combout ;
wire \UART|Add20~4_combout ;
wire \UART|Selector238~0_combout ;
wire \UART|Add21~1 ;
wire \UART|Add21~3 ;
wire \UART|Add21~4_combout ;
wire \UART|Selector234~0_combout ;
wire \UART|Add21~2_combout ;
wire \UART|Add22~1 ;
wire \UART|Add22~2_combout ;
wire \UART|Add23~0_combout ;
wire \UART|REG_B[11]~11_combout ;
wire \UART|Selector168~2_combout ;
wire \UART|Selector84~0_combout ;
wire \UART|Add22~0_combout ;
wire \UART|REG_B[10]~10_combout ;
wire \UART|Selector169~2_combout ;
wire \UART|Selector85~0_combout ;
wire \UART|Equal0~6_combout ;
wire \UART|Selector230~0_combout ;
wire \UART|Selector236~0_combout ;
wire \UART|Mult17|mult_core|romout[0][12]~1_combout ;
wire \UART|Mult16|mult_core|romout[0][12]~2_combout ;
wire \UART|Mult15|mult_core|romout[0][12]~3_combout ;
wire \UART|Mult13|mult_core|romout[0][12]~5_combout ;
wire \UART|Mult11|mult_core|romout[0][12]~7_combout ;
wire \UART|Add15~17 ;
wire \UART|Add15~18_combout ;
wire \UART|Mult12|mult_core|romout[0][12]~6_combout ;
wire \UART|Add16~15 ;
wire \UART|Add16~16_combout ;
wire \UART|Add17~13 ;
wire \UART|Add17~14_combout ;
wire \UART|Mult14|mult_core|romout[0][12]~4_combout ;
wire \UART|Add18~11 ;
wire \UART|Add18~12_combout ;
wire \UART|Add19~9 ;
wire \UART|Add19~10_combout ;
wire \UART|Add20~7 ;
wire \UART|Add20~8_combout ;
wire \UART|Add21~5 ;
wire \UART|Add21~6_combout ;
wire \UART|Selector233~0_combout ;
wire \UART|Mult18|mult_core|romout[0][12]~0_combout ;
wire \UART|Add22~3 ;
wire \UART|Add22~4_combout ;
wire \UART|Add23~1 ;
wire \UART|Add23~2_combout ;
wire \UART|REG_B[12]~12_combout ;
wire \UART|Selector167~2_combout ;
wire \UART|Selector83~0_combout ;
wire \UART|Selector229~0_combout ;
wire \UART|Mult19|mult_core|romout[0][13]~0_combout ;
wire \UART|Selector232~0_combout ;
wire \UART|Mult18|mult_core|romout[0][13]~1_combout ;
wire \UART|Mult17|mult_core|romout[0][13]~2_combout ;
wire \UART|Mult13|mult_core|romout[0][13]~6_combout ;
wire \UART|Mult12|mult_core|romout[0][13]~7_combout ;
wire \UART|Mult11|mult_core|romout[0][13]~8_combout ;
wire \UART|Add15~19 ;
wire \UART|Add15~20_combout ;
wire \UART|Add16~17 ;
wire \UART|Add16~18_combout ;
wire \UART|Add17~15 ;
wire \UART|Add17~16_combout ;
wire \UART|Mult14|mult_core|romout[0][13]~5_combout ;
wire \UART|Add18~13 ;
wire \UART|Add18~14_combout ;
wire \UART|Mult15|mult_core|romout[0][13]~4_combout ;
wire \UART|Add19~11 ;
wire \UART|Add19~12_combout ;
wire \UART|Mult16|mult_core|romout[0][13]~3_combout ;
wire \UART|Add20~9 ;
wire \UART|Add20~10_combout ;
wire \UART|Add21~7 ;
wire \UART|Add21~8_combout ;
wire \UART|Add22~5 ;
wire \UART|Add22~6_combout ;
wire \UART|Add23~3 ;
wire \UART|Add23~4_combout ;
wire \UART|REG_B[13]~13_combout ;
wire \UART|Selector282~0_combout ;
wire \UART|Selector166~0_combout ;
wire \UART|Selector82~0_combout ;
wire \UART|Equal0~7_combout ;
wire \UART|Selector228~0_combout ;
wire \UART|Mult19|mult_core|romout[0][14]~1_combout ;
wire \UART|Mult18|mult_core|romout[0][14]~2_combout ;
wire \UART|Mult16|mult_core|romout[0][14]~4_combout ;
wire \UART|Mult12|mult_core|romout[0][14]~8_combout ;
wire \UART|Add15~21 ;
wire \UART|Add15~22_combout ;
wire \UART|Add16~19 ;
wire \UART|Add16~20_combout ;
wire \UART|Mult13|mult_core|romout[0][14]~7_combout ;
wire \UART|Add17~17 ;
wire \UART|Add17~18_combout ;
wire \UART|Mult14|mult_core|romout[0][14]~6_combout ;
wire \UART|Add18~15 ;
wire \UART|Add18~16_combout ;
wire \UART|Mult15|mult_core|romout[0][14]~5_combout ;
wire \UART|Add19~13 ;
wire \UART|Add19~14_combout ;
wire \UART|Add20~11 ;
wire \UART|Add20~12_combout ;
wire \UART|Mult17|mult_core|romout[0][14]~3_combout ;
wire \UART|Add21~9 ;
wire \UART|Add21~10_combout ;
wire \UART|Add22~7 ;
wire \UART|Add22~8_combout ;
wire \UART|Add23~5 ;
wire \UART|Add23~6_combout ;
wire \UART|REG_B[14]~14_combout ;
wire \UART|Selector165~0_combout ;
wire \UART|Selector81~0_combout ;
wire \UART|Mult19|mult_core|romout[0][15]~2_combout ;
wire \UART|Mult16|mult_core|romout[0][15]~5_combout ;
wire \UART|Mult14|mult_core|romout[0][15]~7_combout ;
wire \UART|Mult13|mult_core|romout[0][15]~8_combout ;
wire \UART|Add16~21 ;
wire \UART|Add16~22_combout ;
wire \UART|Add17~19 ;
wire \UART|Add17~20_combout ;
wire \UART|Add18~17 ;
wire \UART|Add18~18_combout ;
wire \UART|Mult15|mult_core|romout[0][15]~6_combout ;
wire \UART|Add19~15 ;
wire \UART|Add19~16_combout ;
wire \UART|Add20~13 ;
wire \UART|Add20~14_combout ;
wire \UART|Mult17|mult_core|romout[0][15]~4_combout ;
wire \UART|Add21~11 ;
wire \UART|Add21~12_combout ;
wire \UART|Mult18|mult_core|romout[0][15]~3_combout ;
wire \UART|Add22~9 ;
wire \UART|Add22~10_combout ;
wire \UART|Add23~7 ;
wire \UART|Add23~8_combout ;
wire \UART|REG_B[15]~15_combout ;
wire \UART|Selector164~0_combout ;
wire \UART|Selector80~0_combout ;
wire \UART|Equal0~8_combout ;
wire \UART|Equal0~9_combout ;
wire \UART|Mult19|mult_core|romout[0][20]~7_combout ;
wire \UART|Mult17|mult_core|romout[0][19]~8_combout ;
wire \UART|Mult15|mult_core|romout[0][17]~8_combout ;
wire \UART|Mult14|mult_core|romout[0][16]~8_combout ;
wire \UART|Add17~21 ;
wire \UART|Add17~22_combout ;
wire \UART|Add18~19 ;
wire \UART|Add18~21 ;
wire \UART|Add18~22_combout ;
wire \UART|Mult15|mult_core|romout[0][16]~7_combout ;
wire \UART|Add18~20_combout ;
wire \UART|Add19~17 ;
wire \UART|Add19~19 ;
wire \UART|Add19~21 ;
wire \UART|Add19~22_combout ;
wire \UART|Mult16|mult_core|romout[0][18]~8_combout ;
wire \UART|Mult16|mult_core|romout[0][17]~7_combout ;
wire \UART|Add19~20_combout ;
wire \UART|Add19~18_combout ;
wire \UART|Mult16|mult_core|romout[0][16]~6_combout ;
wire \UART|Add20~15 ;
wire \UART|Add20~17 ;
wire \UART|Add20~19 ;
wire \UART|Add20~21 ;
wire \UART|Add20~22_combout ;
wire \UART|Add20~20_combout ;
wire \UART|Mult17|mult_core|romout[0][18]~7_combout ;
wire \UART|Mult17|mult_core|romout[0][17]~6_combout ;
wire \UART|Add20~18_combout ;
wire \UART|Add20~16_combout ;
wire \UART|Mult17|mult_core|romout[0][16]~5_combout ;
wire \UART|Add21~13 ;
wire \UART|Add21~15 ;
wire \UART|Add21~17 ;
wire \UART|Add21~19 ;
wire \UART|Add21~21 ;
wire \UART|Add21~22_combout ;
wire \UART|Mult18|mult_core|romout[0][20]~8_combout ;
wire \UART|Add21~20_combout ;
wire \UART|Mult18|mult_core|romout[0][19]~7_combout ;
wire \UART|Add21~18_combout ;
wire \UART|Mult18|mult_core|romout[0][18]~6_combout ;
wire \UART|Add21~16_combout ;
wire \UART|Mult18|mult_core|romout[0][17]~5_combout ;
wire \UART|Add21~14_combout ;
wire \UART|Mult18|mult_core|romout[0][16]~4_combout ;
wire \UART|Add22~11 ;
wire \UART|Add22~13 ;
wire \UART|Add22~15 ;
wire \UART|Add22~17 ;
wire \UART|Add22~19 ;
wire \UART|Add22~20_combout ;
wire \UART|Mult19|mult_core|romout[0][19]~6_combout ;
wire \UART|Add22~18_combout ;
wire \UART|Mult19|mult_core|romout[0][18]~5_combout ;
wire \UART|Add22~16_combout ;
wire \UART|Mult19|mult_core|romout[0][17]~4_combout ;
wire \UART|Add22~14_combout ;
wire \UART|Add22~12_combout ;
wire \UART|Mult19|mult_core|romout[0][16]~3_combout ;
wire \UART|Add23~9 ;
wire \UART|Add23~11 ;
wire \UART|Add23~13 ;
wire \UART|Add23~15 ;
wire \UART|Add23~17 ;
wire \UART|Add23~18_combout ;
wire \UART|REG_B[20]~20_combout ;
wire \UART|Selector159~0_combout ;
wire \UART|Add22~21 ;
wire \UART|Add22~22_combout ;
wire \UART|Mult19|mult_core|romout[0][21]~8_combout ;
wire \UART|Add23~19 ;
wire \UART|Add23~20_combout ;
wire \UART|REG_B[21]~21_combout ;
wire \UART|Selector158~0_combout ;
wire \UART|Selector74~0_combout ;
wire \UART|Selector75~0_combout ;
wire \UART|Equal0~12_combout ;
wire \UART|Add23~16_combout ;
wire \UART|REG_B[19]~19_combout ;
wire \UART|Selector160~0_combout ;
wire \UART|Add23~14_combout ;
wire \UART|REG_B[18]~18_combout ;
wire \UART|Selector161~0_combout ;
wire \UART|Selector76~0_combout ;
wire \UART|Selector77~0_combout ;
wire \UART|Equal0~11_combout ;
wire \UART|Add23~21 ;
wire \UART|Add23~22_combout ;
wire \UART|REG_B[22]~22_combout ;
wire \UART|Selector157~0_combout ;
wire \UART|Selector73~0_combout ;
wire \UART|Selector283~0_combout ;
wire \UART|isB_negative~q ;
wire \UART|Selector31~0_combout ;
wire \UART|REG_B[40]~23_combout ;
wire \UART|Selector139~2_combout ;
wire \UART|Selector55~0_combout ;
wire \UART|Equal0~13_combout ;
wire \UART|Add23~10_combout ;
wire \UART|REG_B[16]~16_combout ;
wire \UART|Selector163~0_combout ;
wire \UART|Selector79~0_combout ;
wire \UART|Add23~12_combout ;
wire \UART|REG_B[17]~17_combout ;
wire \UART|Selector162~0_combout ;
wire \UART|Selector78~0_combout ;
wire \UART|Equal0~10_combout ;
wire \UART|Equal0~14_combout ;
wire \UART|REG_B[0]~0_combout ;
wire \UART|Selector179~2_combout ;
wire \UART|Add13~0_combout ;
wire \UART|REG_B[1]~1_combout ;
wire \UART|Selector178~2_combout ;
wire \UART|Selector94~0_combout ;
wire \UART|Selector95~1_combout ;
wire \UART|Equal0~0_combout ;
wire \UART|Add15~0_combout ;
wire \UART|REG_B[3]~3_combout ;
wire \UART|Selector176~2_combout ;
wire \UART|Add14~0_combout ;
wire \UART|REG_B[2]~2_combout ;
wire \UART|Selector177~2_combout ;
wire \UART|Selector93~0_combout ;
wire \UART|Selector92~0_combout ;
wire \UART|Equal0~1_combout ;
wire \UART|Add17~0_combout ;
wire \UART|REG_B[5]~5_combout ;
wire \UART|Selector174~2_combout ;
wire \UART|Selector90~0_combout ;
wire \UART|Add16~0_combout ;
wire \UART|REG_B[4]~4_combout ;
wire \UART|Selector175~2_combout ;
wire \UART|Selector91~0_combout ;
wire \UART|Equal0~2_combout ;
wire \UART|Add19~0_combout ;
wire \UART|REG_B[7]~7_combout ;
wire \UART|Selector172~2_combout ;
wire \UART|Selector88~0_combout ;
wire \UART|Add18~0_combout ;
wire \UART|REG_B[6]~6_combout ;
wire \UART|Selector173~2_combout ;
wire \UART|Selector89~0_combout ;
wire \UART|Equal0~3_combout ;
wire \UART|Equal0~4_combout ;
wire \UART|Selector96~0_combout ;
wire \UART|Selector96~1_combout ;
wire \UART|state_output.wait_mp~q ;
wire \UART|Selector7~0_combout ;
wire \UART|REG_A~24_combout ;
wire \UART|REG_A[20]~20_combout ;
wire \UART|Selector118~0_combout ;
wire \UART|Selector282~1_combout ;
wire \UART|isA_negative~q ;
wire \UART|Selector7~1_combout ;
wire \UART|REG_A[40]~23_combout ;
wire \UART|Selector98~2_combout ;
wire \UART|Mult9|mult_core|romout[0][21]~8_combout ;
wire \UART|Add10~21 ;
wire \UART|Add10~22_combout ;
wire \UART|Add11~19 ;
wire \UART|Add11~20_combout ;
wire \UART|REG_A[21]~21_combout ;
wire \UART|Selector117~0_combout ;
wire \UART|Add11~21 ;
wire \UART|Add11~22_combout ;
wire \UART|REG_A[22]~22_combout ;
wire \UART|Selector116~0_combout ;
wire \Equal0~6_combout ;
wire \UART|Add11~10_combout ;
wire \UART|REG_A[16]~16_combout ;
wire \UART|Selector122~0_combout ;
wire \UART|Add11~14_combout ;
wire \UART|REG_A[18]~18_combout ;
wire \UART|Selector120~0_combout ;
wire \UART|Add11~16_combout ;
wire \UART|REG_A[19]~19_combout ;
wire \UART|Selector119~0_combout ;
wire \UART|Add11~12_combout ;
wire \UART|REG_A[17]~17_combout ;
wire \UART|Selector121~0_combout ;
wire \Equal0~5_combout ;
wire \UART|Add4~0_combout ;
wire \UART|REG_A[4]~4_combout ;
wire \UART|Selector134~2_combout ;
wire \UART|Add5~0_combout ;
wire \UART|REG_A[5]~5_combout ;
wire \UART|Selector133~2_combout ;
wire \UART|Add6~0_combout ;
wire \UART|REG_A[6]~6_combout ;
wire \UART|Selector132~2_combout ;
wire \UART|Add7~0_combout ;
wire \UART|REG_A[7]~7_combout ;
wire \UART|Selector131~2_combout ;
wire \Equal0~1_combout ;
wire \UART|Add11~6_combout ;
wire \UART|REG_A[14]~14_combout ;
wire \UART|Selector124~0_combout ;
wire \UART|Add11~4_combout ;
wire \UART|REG_A[13]~13_combout ;
wire \UART|Selector125~0_combout ;
wire \UART|Add11~8_combout ;
wire \UART|REG_A[15]~15_combout ;
wire \UART|Selector123~0_combout ;
wire \UART|Add11~2_combout ;
wire \UART|REG_A[12]~12_combout ;
wire \UART|Selector126~0_combout ;
wire \Equal0~3_combout ;
wire \UART|Add2~0_combout ;
wire \UART|REG_A[2]~2_combout ;
wire \UART|Selector136~2_combout ;
wire \UART|Add1~0_combout ;
wire \UART|REG_A[1]~1_combout ;
wire \UART|Selector137~2_combout ;
wire \UART|REG_A[0]~0_combout ;
wire \UART|Selector138~2_combout ;
wire \UART|Add3~0_combout ;
wire \UART|REG_A[3]~3_combout ;
wire \UART|Selector135~2_combout ;
wire \Equal0~0_combout ;
wire \UART|Add8~0_combout ;
wire \UART|REG_A[8]~8_combout ;
wire \UART|Selector130~2_combout ;
wire \UART|Add9~0_combout ;
wire \UART|REG_A[9]~9_combout ;
wire \UART|Selector129~2_combout ;
wire \UART|Add11~0_combout ;
wire \UART|REG_A[11]~11_combout ;
wire \UART|Selector127~2_combout ;
wire \UART|Add10~0_combout ;
wire \UART|REG_A[10]~10_combout ;
wire \UART|Selector128~2_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Equal0~7_combout ;
wire \Equal1~5_combout ;
wire \Equal1~6_combout ;
wire \Equal1~1_combout ;
wire \Equal1~3_combout ;
wire \Equal1~2_combout ;
wire \Equal1~0_combout ;
wire \Equal1~4_combout ;
wire \Equal1~7_combout ;
wire \UART|SendClock:sendCount[0]~1_combout ;
wire \UART|SendClock:sendCount[0]~q ;
wire \UART|SendClock:sendCount[0]~2 ;
wire \UART|SendClock:sendCount[1]~1_combout ;
wire \UART|SendClock:sendCount[1]~q ;
wire \UART|SendClock:sendCount[1]~2 ;
wire \UART|SendClock:sendCount[2]~1_combout ;
wire \UART|SendClock:sendCount[2]~q ;
wire \UART|SendClock:sendCount[2]~2 ;
wire \UART|SendClock:sendCount[3]~1_combout ;
wire \UART|SendClock:sendCount[3]~q ;
wire \UART|SendClock:sendCount[3]~2 ;
wire \UART|SendClock:sendCount[4]~1_combout ;
wire \UART|SendClock:sendCount[4]~q ;
wire \UART|SendClock:sendCount[4]~2 ;
wire \UART|SendClock:sendCount[5]~1_combout ;
wire \UART|SendClock:sendCount[5]~q ;
wire \UART|SendClock:sendCount[5]~2 ;
wire \UART|SendClock:sendCount[6]~1_combout ;
wire \UART|SendClock:sendCount[6]~q ;
wire \UART|SendClock:sendCount[6]~2 ;
wire \UART|SendClock:sendCount[7]~1_combout ;
wire \UART|SendClock:sendCount[7]~q ;
wire \UART|SendClock:sendCount[7]~2 ;
wire \UART|SendClock:sendCount[8]~1_combout ;
wire \UART|SendClock:sendCount[8]~q ;
wire \UART|SendClock:sendCount[8]~2 ;
wire \UART|SendClock:sendCount[9]~1_combout ;
wire \UART|SendClock:sendCount[9]~q ;
wire \UART|SendClock:sendCount[9]~2 ;
wire \UART|SendClock:sendCount[10]~1_combout ;
wire \UART|SendClock:sendCount[10]~q ;
wire \UART|SendClock:sendCount[10]~2 ;
wire \UART|SendClock:sendCount[11]~1_combout ;
wire \UART|SendClock:sendCount[11]~q ;
wire \UART|SendClock:sendCount[11]~2 ;
wire \UART|SendClock:sendCount[12]~1_combout ;
wire \UART|SendClock:sendCount[12]~q ;
wire \UART|SendClock:sendCount[12]~2 ;
wire \UART|SendClock:sendCount[13]~1_combout ;
wire \UART|SendClock:sendCount[13]~q ;
wire \UART|SendClock:sendCount[13]~2 ;
wire \UART|SendClock:sendCount[14]~1_combout ;
wire \UART|SendClock:sendCount[14]~q ;
wire \UART|SendClock:sendCount[14]~2 ;
wire \UART|SendClock:sendCount[15]~1_combout ;
wire \UART|SendClock:sendCount[15]~q ;
wire \UART|SendClock:sendCount[15]~2 ;
wire \UART|SendClock:sendCount[16]~1_combout ;
wire \UART|SendClock:sendCount[16]~q ;
wire \UART|SendClock:sendCount[16]~2 ;
wire \UART|SendClock:sendCount[17]~1_combout ;
wire \UART|SendClock:sendCount[17]~q ;
wire \UART|SendClock:sendCount[17]~2 ;
wire \UART|SendClock:sendCount[18]~1_combout ;
wire \UART|SendClock:sendCount[18]~q ;
wire \UART|SendClock:sendCount[18]~2 ;
wire \UART|SendClock:sendCount[19]~1_combout ;
wire \UART|SendClock:sendCount[19]~q ;
wire \UART|SendClock:sendCount[19]~2 ;
wire \UART|SendClock:sendCount[20]~1_combout ;
wire \UART|SendClock:sendCount[20]~q ;
wire \UART|SendClock:sendCount[20]~2 ;
wire \UART|SendClock:sendCount[21]~1_combout ;
wire \UART|SendClock:sendCount[21]~q ;
wire \UART|SendClock:sendCount[21]~2 ;
wire \UART|SendClock:sendCount[22]~1_combout ;
wire \UART|SendClock:sendCount[22]~q ;
wire \UART|SendClock:sendCount[22]~2 ;
wire \UART|SendClock:sendCount[23]~1_combout ;
wire \UART|SendClock:sendCount[23]~q ;
wire \UART|LessThan0~7_combout ;
wire \UART|SendClock:sendCount[23]~2 ;
wire \UART|SendClock:sendCount[24]~1_combout ;
wire \UART|SendClock:sendCount[24]~q ;
wire \UART|SendClock:sendCount[24]~2 ;
wire \UART|SendClock:sendCount[25]~1_combout ;
wire \UART|SendClock:sendCount[25]~q ;
wire \UART|SendClock:sendCount[25]~2 ;
wire \UART|SendClock:sendCount[26]~1_combout ;
wire \UART|SendClock:sendCount[26]~q ;
wire \UART|SendClock:sendCount[26]~2 ;
wire \UART|SendClock:sendCount[27]~1_combout ;
wire \UART|SendClock:sendCount[27]~q ;
wire \UART|SendClock:sendCount[27]~2 ;
wire \UART|SendClock:sendCount[28]~1_combout ;
wire \UART|SendClock:sendCount[28]~q ;
wire \UART|SendClock:sendCount[28]~2 ;
wire \UART|SendClock:sendCount[29]~1_combout ;
wire \UART|SendClock:sendCount[29]~q ;
wire \UART|SendClock:sendCount[29]~2 ;
wire \UART|SendClock:sendCount[30]~1_combout ;
wire \UART|SendClock:sendCount[30]~q ;
wire \UART|SendClock:sendCount[30]~2 ;
wire \UART|SendClock:sendCount[31]~1_combout ;
wire \UART|SendClock:sendCount[31]~q ;
wire \UART|LessThan0~8_combout ;
wire \UART|LessThan0~9_combout ;
wire \UART|LessThan0~5_combout ;
wire \UART|LessThan0~0_combout ;
wire \UART|LessThan0~1_combout ;
wire \UART|LessThan0~2_combout ;
wire \UART|LessThan0~3_combout ;
wire \UART|LessThan0~4_combout ;
wire \UART|LessThan0~6_combout ;
wire \UART|LessThan0~10_combout ;
wire \UART|clk_send~0_combout ;
wire \UART|clk_send~feeder_combout ;
wire \UART|clk_send~q ;
wire \UART|clk_send~clkctrl_outclk ;
wire \UART|state_send.switch~q ;
wire \send~input_o ;
wire \UART|Selector328~0_combout ;
wire \UART|Selector289~0_combout ;
wire \UART|Selector320~0_combout ;
wire \UART|SendData:bcdCount[31]~q ;
wire \UART|Add30~0_combout ;
wire \UART|Selector320~1_combout ;
wire \UART|SendData:bcdCount[0]~q ;
wire \UART|Add30~1 ;
wire \UART|Add30~2_combout ;
wire \UART|Selector319~0_combout ;
wire \UART|SendData:bcdCount[1]~q ;
wire \UART|Add30~3 ;
wire \UART|Add30~4_combout ;
wire \UART|Selector318~0_combout ;
wire \UART|SendData:bcdCount[2]~q ;
wire \UART|Add30~5 ;
wire \UART|Add30~6_combout ;
wire \UART|Selector317~0_combout ;
wire \UART|SendData:bcdCount[3]~q ;
wire \UART|Add30~7 ;
wire \UART|Add30~8_combout ;
wire \UART|Selector316~0_combout ;
wire \UART|SendData:bcdCount[4]~q ;
wire \UART|Add30~9 ;
wire \UART|Add30~10_combout ;
wire \UART|Selector315~0_combout ;
wire \UART|SendData:bcdCount[5]~q ;
wire \UART|Add30~11 ;
wire \UART|Add30~12_combout ;
wire \UART|Selector314~0_combout ;
wire \UART|SendData:bcdCount[6]~q ;
wire \UART|Add30~13 ;
wire \UART|Add30~14_combout ;
wire \UART|Selector313~0_combout ;
wire \UART|SendData:bcdCount[7]~q ;
wire \UART|Add30~15 ;
wire \UART|Add30~16_combout ;
wire \UART|Selector312~0_combout ;
wire \UART|SendData:bcdCount[8]~q ;
wire \UART|Add30~17 ;
wire \UART|Add30~18_combout ;
wire \UART|Selector311~0_combout ;
wire \UART|SendData:bcdCount[9]~q ;
wire \UART|Add30~19 ;
wire \UART|Add30~20_combout ;
wire \UART|Selector310~0_combout ;
wire \UART|SendData:bcdCount[10]~q ;
wire \UART|Add30~21 ;
wire \UART|Add30~22_combout ;
wire \UART|Selector309~0_combout ;
wire \UART|SendData:bcdCount[11]~q ;
wire \UART|Add30~23 ;
wire \UART|Add30~24_combout ;
wire \UART|Selector308~0_combout ;
wire \UART|SendData:bcdCount[12]~q ;
wire \UART|Add30~25 ;
wire \UART|Add30~26_combout ;
wire \UART|Selector307~0_combout ;
wire \UART|SendData:bcdCount[13]~q ;
wire \UART|Add30~27 ;
wire \UART|Add30~28_combout ;
wire \UART|Selector306~0_combout ;
wire \UART|SendData:bcdCount[14]~q ;
wire \UART|Add30~29 ;
wire \UART|Add30~30_combout ;
wire \UART|Selector305~0_combout ;
wire \UART|SendData:bcdCount[15]~q ;
wire \UART|Add30~31 ;
wire \UART|Add30~32_combout ;
wire \UART|Selector304~0_combout ;
wire \UART|SendData:bcdCount[16]~q ;
wire \UART|Add30~33 ;
wire \UART|Add30~34_combout ;
wire \UART|Selector303~0_combout ;
wire \UART|SendData:bcdCount[17]~q ;
wire \UART|Add30~35 ;
wire \UART|Add30~36_combout ;
wire \UART|Selector302~0_combout ;
wire \UART|SendData:bcdCount[18]~q ;
wire \UART|Add30~37 ;
wire \UART|Add30~38_combout ;
wire \UART|Selector301~0_combout ;
wire \UART|SendData:bcdCount[19]~q ;
wire \UART|Add30~39 ;
wire \UART|Add30~40_combout ;
wire \UART|Selector300~0_combout ;
wire \UART|SendData:bcdCount[20]~q ;
wire \UART|Add30~41 ;
wire \UART|Add30~42_combout ;
wire \UART|Selector299~0_combout ;
wire \UART|SendData:bcdCount[21]~q ;
wire \UART|Add30~43 ;
wire \UART|Add30~44_combout ;
wire \UART|Selector298~0_combout ;
wire \UART|SendData:bcdCount[22]~q ;
wire \UART|Add30~45 ;
wire \UART|Add30~46_combout ;
wire \UART|Selector297~0_combout ;
wire \UART|SendData:bcdCount[23]~q ;
wire \UART|Add30~47 ;
wire \UART|Add30~48_combout ;
wire \UART|Selector296~0_combout ;
wire \UART|SendData:bcdCount[24]~q ;
wire \UART|Add30~49 ;
wire \UART|Add30~50_combout ;
wire \UART|Selector295~0_combout ;
wire \UART|SendData:bcdCount[25]~q ;
wire \UART|Add30~51 ;
wire \UART|Add30~52_combout ;
wire \UART|Selector294~0_combout ;
wire \UART|SendData:bcdCount[26]~q ;
wire \UART|Add30~53 ;
wire \UART|Add30~54_combout ;
wire \UART|Selector293~0_combout ;
wire \UART|SendData:bcdCount[27]~q ;
wire \UART|Add30~55 ;
wire \UART|Add30~56_combout ;
wire \UART|Selector292~0_combout ;
wire \UART|SendData:bcdCount[28]~q ;
wire \UART|Add30~57 ;
wire \UART|Add30~58_combout ;
wire \UART|Selector291~0_combout ;
wire \UART|SendData:bcdCount[29]~q ;
wire \UART|Add30~59 ;
wire \UART|Add30~60_combout ;
wire \UART|Selector290~0_combout ;
wire \UART|SendData:bcdCount[30]~q ;
wire \UART|Add30~61 ;
wire \UART|Add30~62_combout ;
wire \UART|LessThan15~0_combout ;
wire \UART|LessThan15~1_combout ;
wire \UART|LessThan15~2_combout ;
wire \UART|LessThan15~3_combout ;
wire \UART|LessThan15~4_combout ;
wire \UART|LessThan15~5_combout ;
wire \UART|LessThan15~6_combout ;
wire \UART|LessThan15~7_combout ;
wire \UART|LessThan15~8_combout ;
wire \UART|LessThan15~9_combout ;
wire \UART|Selector328~1_combout ;
wire \UART|state_send.done~q ;
wire \UART|Selector321~0_combout ;
wire \UART|state_send.init~q ;
wire \UART|Selector322~0_combout ;
wire \UART|state_send.start~q ;
wire \UART|Add25~0_combout ;
wire \UART|SendData:convert[0]~q ;
wire \UART|Add25~1 ;
wire \UART|Add25~2_combout ;
wire \UART|SendData:convert[1]~q ;
wire \UART|Add25~3 ;
wire \UART|Add25~4_combout ;
wire \UART|SendData:convert[2]~q ;
wire \UART|Add25~5 ;
wire \UART|Add25~6_combout ;
wire \UART|SendData:convert[3]~q ;
wire \UART|Add25~7 ;
wire \UART|Add25~8_combout ;
wire \UART|SendData:convert[4]~q ;
wire \UART|Add25~9 ;
wire \UART|Add25~10_combout ;
wire \UART|SendData:convert[5]~q ;
wire \UART|Add25~11 ;
wire \UART|Add25~12_combout ;
wire \UART|SendData:convert[6]~q ;
wire \UART|Add25~13 ;
wire \UART|Add25~14_combout ;
wire \UART|SendData:convert[7]~q ;
wire \UART|Add25~15 ;
wire \UART|Add25~16_combout ;
wire \UART|SendData:convert[8]~q ;
wire \UART|Add25~17 ;
wire \UART|Add25~18_combout ;
wire \UART|SendData:convert[9]~q ;
wire \UART|Add25~19 ;
wire \UART|Add25~20_combout ;
wire \UART|SendData:convert[10]~q ;
wire \UART|Add25~21 ;
wire \UART|Add25~22_combout ;
wire \UART|SendData:convert[11]~q ;
wire \UART|Add25~23 ;
wire \UART|Add25~24_combout ;
wire \UART|SendData:convert[12]~q ;
wire \UART|Add25~25 ;
wire \UART|Add25~26_combout ;
wire \UART|SendData:convert[13]~q ;
wire \UART|Add25~27 ;
wire \UART|Add25~28_combout ;
wire \UART|SendData:convert[14]~q ;
wire \UART|Add25~29 ;
wire \UART|Add25~30_combout ;
wire \UART|SendData:convert[15]~q ;
wire \UART|Add25~31 ;
wire \UART|Add25~32_combout ;
wire \UART|SendData:convert[16]~q ;
wire \UART|Add25~33 ;
wire \UART|Add25~34_combout ;
wire \UART|SendData:convert[17]~q ;
wire \UART|Add25~35 ;
wire \UART|Add25~36_combout ;
wire \UART|SendData:convert[18]~q ;
wire \UART|Add25~37 ;
wire \UART|Add25~38_combout ;
wire \UART|SendData:convert[19]~q ;
wire \UART|Add25~39 ;
wire \UART|Add25~40_combout ;
wire \UART|SendData:convert[20]~q ;
wire \UART|Add25~41 ;
wire \UART|Add25~42_combout ;
wire \UART|SendData:convert[21]~q ;
wire \UART|Add25~43 ;
wire \UART|Add25~44_combout ;
wire \UART|SendData:convert[22]~q ;
wire \UART|Add25~45 ;
wire \UART|Add25~46_combout ;
wire \UART|SendData:convert[23]~q ;
wire \UART|Add25~47 ;
wire \UART|Add25~48_combout ;
wire \UART|SendData:convert[24]~q ;
wire \UART|Add25~49 ;
wire \UART|Add25~50_combout ;
wire \UART|SendData:convert[25]~q ;
wire \UART|Add25~51 ;
wire \UART|Add25~52_combout ;
wire \UART|SendData:convert[26]~q ;
wire \UART|Add25~53 ;
wire \UART|Add25~54_combout ;
wire \UART|SendData:convert[27]~q ;
wire \UART|Add25~55 ;
wire \UART|Add25~56_combout ;
wire \UART|SendData:convert[28]~q ;
wire \UART|Add25~57 ;
wire \UART|Add25~58_combout ;
wire \UART|SendData:convert[29]~q ;
wire \UART|Add25~59 ;
wire \UART|Add25~60_combout ;
wire \UART|SendData:convert[30]~q ;
wire \UART|LessThan1~6_combout ;
wire \UART|LessThan1~5_combout ;
wire \UART|LessThan1~7_combout ;
wire \UART|LessThan1~4_combout ;
wire \UART|LessThan1~8_combout ;
wire \UART|LessThan1~2_combout ;
wire \UART|LessThan1~1_combout ;
wire \UART|LessThan1~0_combout ;
wire \UART|LessThan1~3_combout ;
wire \UART|LessThan1~9_combout ;
wire \UART|Selector323~2_combout ;
wire \UART|SendData:convert[31]~q ;
wire \UART|Add25~61 ;
wire \UART|Add25~62_combout ;
wire \UART|LessThan2~9_combout ;
wire \UART|LessThan2~4_combout ;
wire \UART|LessThan2~6_combout ;
wire \UART|LessThan2~2_combout ;
wire \UART|LessThan2~1_combout ;
wire \UART|LessThan2~0_combout ;
wire \UART|LessThan2~3_combout ;
wire \UART|LessThan2~5_combout ;
wire \UART|Selector324~0_combout ;
wire \UART|Selector324~1_combout ;
wire \UART|Selector324~2_combout ;
wire \UART|state_send.adder~q ;
wire \UART|LessThan2~7_combout ;
wire \UART|LessThan2~8_combout ;
wire \UART|Selector323~3_combout ;
wire \UART|Selector323~4_combout ;
wire \UART|state_send.shift~q ;
wire \UART|Selector325~0_combout ;
wire \UART|state_send.prepare~q ;
wire \UART|Selector326~0_combout ;
wire \UART|state_send.sendBCD~q ;
wire \UART|Selector450~0_combout ;
wire \UART|led4~q ;
wire \UART|UART|speed_tx|cnt[0]~13_combout ;
wire \UART|WideOr8~0_combout ;
wire \UART|Selector451~0_combout ;
wire \UART|Selector451~1_combout ;
wire \UART|send_signal~q ;
wire \UART|UART|transmitter|tx_int0~q ;
wire \UART|UART|transmitter|tx_int1~feeder_combout ;
wire \UART|UART|transmitter|tx_int1~q ;
wire \UART|UART|transmitter|tx_int2~q ;
wire \UART|UART|transmitter|tx_en~2_combout ;
wire \UART|UART|transmitter|tx_en~q ;
wire \UART|UART|transmitter|num[0]~4_combout ;
wire \UART|UART|transmitter|num[3]~0_combout ;
wire \UART|UART|transmitter|num[1]~3_combout ;
wire \UART|UART|transmitter|Add0~1_combout ;
wire \UART|UART|transmitter|num[2]~2_combout ;
wire \UART|UART|transmitter|Add0~0_combout ;
wire \UART|UART|transmitter|num[3]~1_combout ;
wire \UART|UART|transmitter|Equal0~0_combout ;
wire \UART|UART|transmitter|bps_start_r~2_combout ;
wire \UART|UART|transmitter|bps_start_r~q ;
wire \UART|UART|speed_tx|cnt[8]~30 ;
wire \UART|UART|speed_tx|cnt[9]~31_combout ;
wire \UART|UART|speed_tx|cnt[9]~32 ;
wire \UART|UART|speed_tx|cnt[10]~33_combout ;
wire \UART|UART|speed_tx|cnt[10]~34 ;
wire \UART|UART|speed_tx|cnt[11]~35_combout ;
wire \UART|UART|speed_tx|Equal0~2_combout ;
wire \UART|UART|speed_tx|cnt[11]~36 ;
wire \UART|UART|speed_tx|cnt[12]~37_combout ;
wire \UART|UART|speed_tx|Equal0~1_combout ;
wire \UART|UART|speed_tx|Equal0~3_combout ;
wire \UART|UART|speed_tx|process_0~0_combout ;
wire \UART|UART|speed_tx|cnt[0]~14 ;
wire \UART|UART|speed_tx|cnt[1]~15_combout ;
wire \UART|UART|speed_tx|cnt[1]~16 ;
wire \UART|UART|speed_tx|cnt[2]~17_combout ;
wire \UART|UART|speed_tx|cnt[2]~18 ;
wire \UART|UART|speed_tx|cnt[3]~19_combout ;
wire \UART|UART|speed_tx|cnt[3]~20 ;
wire \UART|UART|speed_tx|cnt[4]~21_combout ;
wire \UART|UART|speed_tx|cnt[4]~22 ;
wire \UART|UART|speed_tx|cnt[5]~23_combout ;
wire \UART|UART|speed_tx|cnt[5]~24 ;
wire \UART|UART|speed_tx|cnt[6]~25_combout ;
wire \UART|UART|speed_tx|cnt[6]~26 ;
wire \UART|UART|speed_tx|cnt[7]~27_combout ;
wire \UART|UART|speed_tx|cnt[7]~28 ;
wire \UART|UART|speed_tx|cnt[8]~29_combout ;
wire \UART|UART|speed_tx|Equal0~0_combout ;
wire \UART|UART|speed_tx|process_1~0_combout ;
wire \UART|UART|speed_tx|process_1~2_combout ;
wire \UART|UART|speed_tx|process_1~1_combout ;
wire \UART|UART|speed_tx|process_1~3_combout ;
wire \UART|UART|speed_tx|clk_bps_r~q ;
wire \UART|UART|transmitter|rs232_tx_r~0_combout ;
wire \UART|Selector448~0_combout ;
wire \UART|WideOr9~0_combout ;
wire \UART|REG_OUT_BCD[15]~8_combout ;
wire \UART|REG_OUT_BCD[3]~20_combout ;
wire \UART|Selector447~0_combout ;
wire \UART|Selector447~1_combout ;
wire \UART|LessThan14~0_combout ;
wire \UART|Selector449~0_combout ;
wire \UART|Selector449~1_combout ;
wire \UART|Add29~0_combout ;
wire \UART|Selector446~0_combout ;
wire \UART|REG_OUT_BCD[3]~feeder_combout ;
wire \UART|Selector445~0_combout ;
wire \UART|REG_OUT_BCD[6]~16_combout ;
wire \UART|Selector444~0_combout ;
wire \UART|REG_OUT_BCD[6]~15_combout ;
wire \UART|REG_OUT_BCD[6]~17_combout ;
wire \UART|REG_OUT_BCD[6]~18_combout ;
wire \UART|REG_OUT_BCD[6]~19_combout ;
wire \UART|Selector443~0_combout ;
wire \UART|Selector443~1_combout ;
wire \UART|REG_OUT_BCD[6]~feeder_combout ;
wire \UART|Add28~0_combout ;
wire \UART|Selector442~0_combout ;
wire \UART|REG_OUT_BCD[7]~feeder_combout ;
wire \UART|Selector441~0_combout ;
wire \UART|REG_OUT_BCD[11]~11_combout ;
wire \UART|Selector440~0_combout ;
wire \UART|REG_OUT_BCD[11]~10_combout ;
wire \UART|REG_OUT_BCD[11]~12_combout ;
wire \UART|REG_OUT_BCD[11]~13_combout ;
wire \UART|REG_OUT_BCD[11]~14_combout ;
wire \UART|Selector439~0_combout ;
wire \UART|Selector439~1_combout ;
wire \UART|REG_OUT_BCD[10]~feeder_combout ;
wire \UART|Add27~0_combout ;
wire \UART|Selector438~0_combout ;
wire \UART|REG_OUT_BCD[11]~feeder_combout ;
wire \UART|Selector437~0_combout ;
wire \UART|REG_OUT_BCD[15]~2_combout ;
wire \UART|REG_OUT_BCD[15]~4_combout ;
wire \UART|REG_OUT_BCD[15]~3_combout ;
wire \UART|REG_OUT_BCD[15]~5_combout ;
wire \UART|REG_OUT_BCD[15]~6_combout ;
wire \UART|REG_OUT_BCD[15]~7_combout ;
wire \UART|REG_OUT_BCD[15]~9_combout ;
wire \UART|Selector436~0_combout ;
wire \UART|Selector435~0_combout ;
wire \UART|Selector435~1_combout ;
wire \UART|REG_OUT_BCD[14]~feeder_combout ;
wire \UART|Add26~0_combout ;
wire \UART|Selector434~0_combout ;
wire \UART|REG_OUT_BCD[15]~feeder_combout ;
wire \UART|Selector433~0_combout ;
wire \UART|REG_OUT_BCD[42]~21_combout ;
wire \UART|Selector432~0_combout ;
wire \UART|Selector431~0_combout ;
wire \UART|Selector430~0_combout ;
wire \UART|Selector429~0_combout ;
wire \UART|Selector428~0_combout ;
wire \UART|Selector427~0_combout ;
wire \UART|Selector426~0_combout ;
wire \UART|Selector425~0_combout ;
wire \UART|Selector424~0_combout ;
wire \UART|Selector423~0_combout ;
wire \UART|Selector422~0_combout ;
wire \UART|Selector421~0_combout ;
wire \UART|Selector420~0_combout ;
wire \UART|Selector419~0_combout ;
wire \UART|Selector418~0_combout ;
wire \UART|Selector417~0_combout ;
wire \UART|Selector416~0_combout ;
wire \UART|Selector415~0_combout ;
wire \UART|Selector414~0_combout ;
wire \UART|Selector413~0_combout ;
wire \UART|Selector412~0_combout ;
wire \UART|Selector411~0_combout ;
wire \UART|Selector410~0_combout ;
wire \UART|Selector409~0_combout ;
wire \UART|Selector408~0_combout ;
wire \UART|Selector407~0_combout ;
wire \UART|Selector406~0_combout ;
wire \UART|Selector405~0_combout ;
wire \UART|Selector404~0_combout ;
wire \UART|Selector403~0_combout ;
wire \UART|Selector402~0_combout ;
wire \UART|CONVERT_TO_ASCII|Mux5~0_combout ;
wire \UART|UART|transmitter|neg_tx_int~combout ;
wire \UART|CONVERT_TO_ASCII|Mux6~0_combout ;
wire \UART|CONVERT_TO_ASCII|Mux4~0_combout ;
wire \UART|UART|transmitter|rs232_tx_r~1_combout ;
wire \UART|UART|transmitter|rs232_tx_r~2_combout ;
wire \UART|CONVERT_TO_ASCII|Mux2~0_combout ;
wire \UART|CONVERT_TO_ASCII|Mux1~1_combout ;
wire \UART|UART|transmitter|Mux0~0_combout ;
wire \UART|CONVERT_TO_ASCII|Mux1~2_combout ;
wire \UART|CONVERT_TO_ASCII|Mux1~0_combout ;
wire \UART|UART|transmitter|Mux0~1_combout ;
wire \UART|UART|transmitter|rs232_tx_r~3_combout ;
wire \UART|UART|transmitter|rs232_tx_r~4_combout ;
wire \UART|UART|transmitter|rs232_tx_r~q ;
wire [3:0] \UART|Digit_SS ;
wire [7:0] \UART|Seven_Segment ;
wire [31:0] \UART|CLOCK7S|count ;
wire [40:0] \UART|REG_A ;
wire [12:0] \UART|UART|speed_tx|cnt ;
wire [40:0] \UART|REG_B ;
wire [47:0] \UART|REG_OUT_BCD ;
wire [2:0] \UART|REG_M ;
wire [12:0] \UART|UART|speed_rx|cnt ;
wire [47:0] \UART|REGA_BCD ;
wire [40:0] \UART|REG_B_TMP ;
wire [7:0] \UART|UART|receiver|rx_data_r ;
wire [47:0] \UART|REGB_BCD ;
wire [3:0] \UART|UART|transmitter|num ;
wire [7:0] \UART|UART|transmitter|tx_data_i ;
wire [7:0] \UART|UART|receiver|rx_temp_data ;
wire [3:0] \UART|UART|receiver|num ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \Seven_Segment[0]~output (
	.i(\UART|Seven_Segment [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[0]~output .bus_hold = "false";
defparam \Seven_Segment[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \Seven_Segment[1]~output (
	.i(\UART|Seven_Segment [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[1]~output .bus_hold = "false";
defparam \Seven_Segment[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \Seven_Segment[2]~output (
	.i(\UART|Seven_Segment [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[2]~output .bus_hold = "false";
defparam \Seven_Segment[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \Seven_Segment[3]~output (
	.i(\UART|Seven_Segment [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[3]~output .bus_hold = "false";
defparam \Seven_Segment[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \Seven_Segment[4]~output (
	.i(\UART|Seven_Segment [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[4]~output .bus_hold = "false";
defparam \Seven_Segment[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \Seven_Segment[5]~output (
	.i(\UART|Seven_Segment [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[5]~output .bus_hold = "false";
defparam \Seven_Segment[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \Seven_Segment[6]~output (
	.i(\UART|Seven_Segment [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[6]~output .bus_hold = "false";
defparam \Seven_Segment[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \Seven_Segment[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[7]~output .bus_hold = "false";
defparam \Seven_Segment[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \Digit_SS[0]~output (
	.i(\UART|Digit_SS [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digit_SS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digit_SS[0]~output .bus_hold = "false";
defparam \Digit_SS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \Digit_SS[1]~output (
	.i(\UART|Digit_SS [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digit_SS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digit_SS[1]~output .bus_hold = "false";
defparam \Digit_SS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \Digit_SS[2]~output (
	.i(\UART|Digit_SS [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digit_SS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digit_SS[2]~output .bus_hold = "false";
defparam \Digit_SS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \Digit_SS[3]~output (
	.i(\UART|Digit_SS [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digit_SS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digit_SS[3]~output .bus_hold = "false";
defparam \Digit_SS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \led1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led1~output_o ),
	.obar());
// synopsys translate_off
defparam \led1~output .bus_hold = "false";
defparam \led1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \led2~output (
	.i(!\Equal0~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led2~output_o ),
	.obar());
// synopsys translate_off
defparam \led2~output .bus_hold = "false";
defparam \led2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \led3~output (
	.i(!\Equal1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led3~output_o ),
	.obar());
// synopsys translate_off
defparam \led3~output .bus_hold = "false";
defparam \led3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \led4~output (
	.i(\UART|led4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led4~output_o ),
	.obar());
// synopsys translate_off
defparam \led4~output .bus_hold = "false";
defparam \led4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \rs232_tx~output (
	.i(!\UART|UART|transmitter|rs232_tx_r~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs232_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \rs232_tx~output .bus_hold = "false";
defparam \rs232_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \UART|CLOCK7S|count[0]~32 (
// Equation(s):
// \UART|CLOCK7S|count[0]~32_combout  = \UART|CLOCK7S|count [0] $ (VCC)
// \UART|CLOCK7S|count[0]~33  = CARRY(\UART|CLOCK7S|count [0])

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|CLOCK7S|count[0]~32_combout ),
	.cout(\UART|CLOCK7S|count[0]~33 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[0]~32 .lut_mask = 16'h33CC;
defparam \UART|CLOCK7S|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \UART|CLOCK7S|count[29]~90 (
// Equation(s):
// \UART|CLOCK7S|count[29]~90_combout  = (\UART|CLOCK7S|count [29] & (!\UART|CLOCK7S|count[28]~89 )) # (!\UART|CLOCK7S|count [29] & ((\UART|CLOCK7S|count[28]~89 ) # (GND)))
// \UART|CLOCK7S|count[29]~91  = CARRY((!\UART|CLOCK7S|count[28]~89 ) # (!\UART|CLOCK7S|count [29]))

	.dataa(\UART|CLOCK7S|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[28]~89 ),
	.combout(\UART|CLOCK7S|count[29]~90_combout ),
	.cout(\UART|CLOCK7S|count[29]~91 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[29]~90 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \UART|CLOCK7S|count[30]~92 (
// Equation(s):
// \UART|CLOCK7S|count[30]~92_combout  = (\UART|CLOCK7S|count [30] & (\UART|CLOCK7S|count[29]~91  $ (GND))) # (!\UART|CLOCK7S|count [30] & (!\UART|CLOCK7S|count[29]~91  & VCC))
// \UART|CLOCK7S|count[30]~93  = CARRY((\UART|CLOCK7S|count [30] & !\UART|CLOCK7S|count[29]~91 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[29]~91 ),
	.combout(\UART|CLOCK7S|count[30]~92_combout ),
	.cout(\UART|CLOCK7S|count[30]~93 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[30]~92 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \UART|CLOCK7S|count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[30] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \UART|CLOCK7S|count[31]~94 (
// Equation(s):
// \UART|CLOCK7S|count[31]~94_combout  = \UART|CLOCK7S|count [31] $ (\UART|CLOCK7S|count[30]~93 )

	.dataa(\UART|CLOCK7S|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|CLOCK7S|count[30]~93 ),
	.combout(\UART|CLOCK7S|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|count[31]~94 .lut_mask = 16'h5A5A;
defparam \UART|CLOCK7S|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \UART|CLOCK7S|count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[31] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~3 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~3_combout  = (\UART|CLOCK7S|count [12]) # ((\UART|CLOCK7S|count [9]) # ((\UART|CLOCK7S|count [11]) # (\UART|CLOCK7S|count [10])))

	.dataa(\UART|CLOCK7S|count [12]),
	.datab(\UART|CLOCK7S|count [9]),
	.datac(\UART|CLOCK7S|count [11]),
	.datad(\UART|CLOCK7S|count [10]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \UART|CLOCK7S|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~1 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~1_combout  = (\UART|CLOCK7S|count [3] & ((\UART|CLOCK7S|count [2]) # ((\UART|CLOCK7S|count [0] & \UART|CLOCK7S|count [1]))))

	.dataa(\UART|CLOCK7S|count [2]),
	.datab(\UART|CLOCK7S|count [3]),
	.datac(\UART|CLOCK7S|count [0]),
	.datad(\UART|CLOCK7S|count [1]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~1 .lut_mask = 16'hC888;
defparam \UART|CLOCK7S|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~0 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~0_combout  = (\UART|CLOCK7S|count [6]) # ((\UART|CLOCK7S|count [5]) # (\UART|CLOCK7S|count [7]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [6]),
	.datac(\UART|CLOCK7S|count [5]),
	.datad(\UART|CLOCK7S|count [7]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~0 .lut_mask = 16'hFFFC;
defparam \UART|CLOCK7S|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~2 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~2_combout  = (\UART|CLOCK7S|count [8] & ((\UART|CLOCK7S|LessThan0~0_combout ) # ((\UART|CLOCK7S|count [4] & \UART|CLOCK7S|LessThan0~1_combout ))))

	.dataa(\UART|CLOCK7S|count [4]),
	.datab(\UART|CLOCK7S|count [8]),
	.datac(\UART|CLOCK7S|LessThan0~1_combout ),
	.datad(\UART|CLOCK7S|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~2 .lut_mask = 16'hCC80;
defparam \UART|CLOCK7S|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~4 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~4_combout  = (\UART|CLOCK7S|count [14] & ((\UART|CLOCK7S|count [13]) # ((\UART|CLOCK7S|LessThan0~3_combout ) # (\UART|CLOCK7S|LessThan0~2_combout ))))

	.dataa(\UART|CLOCK7S|count [13]),
	.datab(\UART|CLOCK7S|count [14]),
	.datac(\UART|CLOCK7S|LessThan0~3_combout ),
	.datad(\UART|CLOCK7S|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~4 .lut_mask = 16'hCCC8;
defparam \UART|CLOCK7S|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~10 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~10_combout  = (!\UART|CLOCK7S|count [31] & ((\UART|CLOCK7S|LessThan0~9_combout ) # (\UART|CLOCK7S|LessThan0~4_combout )))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [31]),
	.datac(\UART|CLOCK7S|LessThan0~9_combout ),
	.datad(\UART|CLOCK7S|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~10 .lut_mask = 16'h3330;
defparam \UART|CLOCK7S|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \UART|CLOCK7S|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[0] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \UART|CLOCK7S|count[1]~34 (
// Equation(s):
// \UART|CLOCK7S|count[1]~34_combout  = (\UART|CLOCK7S|count [1] & (!\UART|CLOCK7S|count[0]~33 )) # (!\UART|CLOCK7S|count [1] & ((\UART|CLOCK7S|count[0]~33 ) # (GND)))
// \UART|CLOCK7S|count[1]~35  = CARRY((!\UART|CLOCK7S|count[0]~33 ) # (!\UART|CLOCK7S|count [1]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[0]~33 ),
	.combout(\UART|CLOCK7S|count[1]~34_combout ),
	.cout(\UART|CLOCK7S|count[1]~35 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[1]~34 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \UART|CLOCK7S|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[1] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \UART|CLOCK7S|count[2]~36 (
// Equation(s):
// \UART|CLOCK7S|count[2]~36_combout  = (\UART|CLOCK7S|count [2] & (\UART|CLOCK7S|count[1]~35  $ (GND))) # (!\UART|CLOCK7S|count [2] & (!\UART|CLOCK7S|count[1]~35  & VCC))
// \UART|CLOCK7S|count[2]~37  = CARRY((\UART|CLOCK7S|count [2] & !\UART|CLOCK7S|count[1]~35 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[1]~35 ),
	.combout(\UART|CLOCK7S|count[2]~36_combout ),
	.cout(\UART|CLOCK7S|count[2]~37 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[2]~36 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \UART|CLOCK7S|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[2] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \UART|CLOCK7S|count[3]~38 (
// Equation(s):
// \UART|CLOCK7S|count[3]~38_combout  = (\UART|CLOCK7S|count [3] & (!\UART|CLOCK7S|count[2]~37 )) # (!\UART|CLOCK7S|count [3] & ((\UART|CLOCK7S|count[2]~37 ) # (GND)))
// \UART|CLOCK7S|count[3]~39  = CARRY((!\UART|CLOCK7S|count[2]~37 ) # (!\UART|CLOCK7S|count [3]))

	.dataa(\UART|CLOCK7S|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[2]~37 ),
	.combout(\UART|CLOCK7S|count[3]~38_combout ),
	.cout(\UART|CLOCK7S|count[3]~39 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[3]~38 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \UART|CLOCK7S|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[3] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \UART|CLOCK7S|count[4]~40 (
// Equation(s):
// \UART|CLOCK7S|count[4]~40_combout  = (\UART|CLOCK7S|count [4] & (\UART|CLOCK7S|count[3]~39  $ (GND))) # (!\UART|CLOCK7S|count [4] & (!\UART|CLOCK7S|count[3]~39  & VCC))
// \UART|CLOCK7S|count[4]~41  = CARRY((\UART|CLOCK7S|count [4] & !\UART|CLOCK7S|count[3]~39 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[3]~39 ),
	.combout(\UART|CLOCK7S|count[4]~40_combout ),
	.cout(\UART|CLOCK7S|count[4]~41 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[4]~40 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \UART|CLOCK7S|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[4] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \UART|CLOCK7S|count[5]~42 (
// Equation(s):
// \UART|CLOCK7S|count[5]~42_combout  = (\UART|CLOCK7S|count [5] & (!\UART|CLOCK7S|count[4]~41 )) # (!\UART|CLOCK7S|count [5] & ((\UART|CLOCK7S|count[4]~41 ) # (GND)))
// \UART|CLOCK7S|count[5]~43  = CARRY((!\UART|CLOCK7S|count[4]~41 ) # (!\UART|CLOCK7S|count [5]))

	.dataa(\UART|CLOCK7S|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[4]~41 ),
	.combout(\UART|CLOCK7S|count[5]~42_combout ),
	.cout(\UART|CLOCK7S|count[5]~43 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[5]~42 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \UART|CLOCK7S|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[5] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \UART|CLOCK7S|count[6]~44 (
// Equation(s):
// \UART|CLOCK7S|count[6]~44_combout  = (\UART|CLOCK7S|count [6] & (\UART|CLOCK7S|count[5]~43  $ (GND))) # (!\UART|CLOCK7S|count [6] & (!\UART|CLOCK7S|count[5]~43  & VCC))
// \UART|CLOCK7S|count[6]~45  = CARRY((\UART|CLOCK7S|count [6] & !\UART|CLOCK7S|count[5]~43 ))

	.dataa(\UART|CLOCK7S|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[5]~43 ),
	.combout(\UART|CLOCK7S|count[6]~44_combout ),
	.cout(\UART|CLOCK7S|count[6]~45 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[6]~44 .lut_mask = 16'hA50A;
defparam \UART|CLOCK7S|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \UART|CLOCK7S|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[6] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \UART|CLOCK7S|count[7]~46 (
// Equation(s):
// \UART|CLOCK7S|count[7]~46_combout  = (\UART|CLOCK7S|count [7] & (!\UART|CLOCK7S|count[6]~45 )) # (!\UART|CLOCK7S|count [7] & ((\UART|CLOCK7S|count[6]~45 ) # (GND)))
// \UART|CLOCK7S|count[7]~47  = CARRY((!\UART|CLOCK7S|count[6]~45 ) # (!\UART|CLOCK7S|count [7]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[6]~45 ),
	.combout(\UART|CLOCK7S|count[7]~46_combout ),
	.cout(\UART|CLOCK7S|count[7]~47 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[7]~46 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \UART|CLOCK7S|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[7] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \UART|CLOCK7S|count[8]~48 (
// Equation(s):
// \UART|CLOCK7S|count[8]~48_combout  = (\UART|CLOCK7S|count [8] & (\UART|CLOCK7S|count[7]~47  $ (GND))) # (!\UART|CLOCK7S|count [8] & (!\UART|CLOCK7S|count[7]~47  & VCC))
// \UART|CLOCK7S|count[8]~49  = CARRY((\UART|CLOCK7S|count [8] & !\UART|CLOCK7S|count[7]~47 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[7]~47 ),
	.combout(\UART|CLOCK7S|count[8]~48_combout ),
	.cout(\UART|CLOCK7S|count[8]~49 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[8]~48 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \UART|CLOCK7S|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[8] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \UART|CLOCK7S|count[9]~50 (
// Equation(s):
// \UART|CLOCK7S|count[9]~50_combout  = (\UART|CLOCK7S|count [9] & (!\UART|CLOCK7S|count[8]~49 )) # (!\UART|CLOCK7S|count [9] & ((\UART|CLOCK7S|count[8]~49 ) # (GND)))
// \UART|CLOCK7S|count[9]~51  = CARRY((!\UART|CLOCK7S|count[8]~49 ) # (!\UART|CLOCK7S|count [9]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[8]~49 ),
	.combout(\UART|CLOCK7S|count[9]~50_combout ),
	.cout(\UART|CLOCK7S|count[9]~51 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[9]~50 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \UART|CLOCK7S|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[9] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \UART|CLOCK7S|count[10]~52 (
// Equation(s):
// \UART|CLOCK7S|count[10]~52_combout  = (\UART|CLOCK7S|count [10] & (\UART|CLOCK7S|count[9]~51  $ (GND))) # (!\UART|CLOCK7S|count [10] & (!\UART|CLOCK7S|count[9]~51  & VCC))
// \UART|CLOCK7S|count[10]~53  = CARRY((\UART|CLOCK7S|count [10] & !\UART|CLOCK7S|count[9]~51 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[9]~51 ),
	.combout(\UART|CLOCK7S|count[10]~52_combout ),
	.cout(\UART|CLOCK7S|count[10]~53 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[10]~52 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \UART|CLOCK7S|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[10] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \UART|CLOCK7S|count[11]~54 (
// Equation(s):
// \UART|CLOCK7S|count[11]~54_combout  = (\UART|CLOCK7S|count [11] & (!\UART|CLOCK7S|count[10]~53 )) # (!\UART|CLOCK7S|count [11] & ((\UART|CLOCK7S|count[10]~53 ) # (GND)))
// \UART|CLOCK7S|count[11]~55  = CARRY((!\UART|CLOCK7S|count[10]~53 ) # (!\UART|CLOCK7S|count [11]))

	.dataa(\UART|CLOCK7S|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[10]~53 ),
	.combout(\UART|CLOCK7S|count[11]~54_combout ),
	.cout(\UART|CLOCK7S|count[11]~55 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[11]~54 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \UART|CLOCK7S|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[11] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \UART|CLOCK7S|count[12]~56 (
// Equation(s):
// \UART|CLOCK7S|count[12]~56_combout  = (\UART|CLOCK7S|count [12] & (\UART|CLOCK7S|count[11]~55  $ (GND))) # (!\UART|CLOCK7S|count [12] & (!\UART|CLOCK7S|count[11]~55  & VCC))
// \UART|CLOCK7S|count[12]~57  = CARRY((\UART|CLOCK7S|count [12] & !\UART|CLOCK7S|count[11]~55 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[11]~55 ),
	.combout(\UART|CLOCK7S|count[12]~56_combout ),
	.cout(\UART|CLOCK7S|count[12]~57 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[12]~56 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \UART|CLOCK7S|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[12] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \UART|CLOCK7S|count[13]~58 (
// Equation(s):
// \UART|CLOCK7S|count[13]~58_combout  = (\UART|CLOCK7S|count [13] & (!\UART|CLOCK7S|count[12]~57 )) # (!\UART|CLOCK7S|count [13] & ((\UART|CLOCK7S|count[12]~57 ) # (GND)))
// \UART|CLOCK7S|count[13]~59  = CARRY((!\UART|CLOCK7S|count[12]~57 ) # (!\UART|CLOCK7S|count [13]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[12]~57 ),
	.combout(\UART|CLOCK7S|count[13]~58_combout ),
	.cout(\UART|CLOCK7S|count[13]~59 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[13]~58 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N11
dffeas \UART|CLOCK7S|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|CLOCK7S|count[13]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[13] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \UART|CLOCK7S|count[14]~60 (
// Equation(s):
// \UART|CLOCK7S|count[14]~60_combout  = (\UART|CLOCK7S|count [14] & (\UART|CLOCK7S|count[13]~59  $ (GND))) # (!\UART|CLOCK7S|count [14] & (!\UART|CLOCK7S|count[13]~59  & VCC))
// \UART|CLOCK7S|count[14]~61  = CARRY((\UART|CLOCK7S|count [14] & !\UART|CLOCK7S|count[13]~59 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[13]~59 ),
	.combout(\UART|CLOCK7S|count[14]~60_combout ),
	.cout(\UART|CLOCK7S|count[14]~61 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[14]~60 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \UART|CLOCK7S|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|CLOCK7S|count[14]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[14] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \UART|CLOCK7S|count[15]~62 (
// Equation(s):
// \UART|CLOCK7S|count[15]~62_combout  = (\UART|CLOCK7S|count [15] & (!\UART|CLOCK7S|count[14]~61 )) # (!\UART|CLOCK7S|count [15] & ((\UART|CLOCK7S|count[14]~61 ) # (GND)))
// \UART|CLOCK7S|count[15]~63  = CARRY((!\UART|CLOCK7S|count[14]~61 ) # (!\UART|CLOCK7S|count [15]))

	.dataa(\UART|CLOCK7S|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[14]~61 ),
	.combout(\UART|CLOCK7S|count[15]~62_combout ),
	.cout(\UART|CLOCK7S|count[15]~63 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[15]~62 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \UART|CLOCK7S|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[15] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \UART|CLOCK7S|count[16]~64 (
// Equation(s):
// \UART|CLOCK7S|count[16]~64_combout  = (\UART|CLOCK7S|count [16] & (\UART|CLOCK7S|count[15]~63  $ (GND))) # (!\UART|CLOCK7S|count [16] & (!\UART|CLOCK7S|count[15]~63  & VCC))
// \UART|CLOCK7S|count[16]~65  = CARRY((\UART|CLOCK7S|count [16] & !\UART|CLOCK7S|count[15]~63 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[15]~63 ),
	.combout(\UART|CLOCK7S|count[16]~64_combout ),
	.cout(\UART|CLOCK7S|count[16]~65 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[16]~64 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \UART|CLOCK7S|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[16] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \UART|CLOCK7S|count[17]~66 (
// Equation(s):
// \UART|CLOCK7S|count[17]~66_combout  = (\UART|CLOCK7S|count [17] & (!\UART|CLOCK7S|count[16]~65 )) # (!\UART|CLOCK7S|count [17] & ((\UART|CLOCK7S|count[16]~65 ) # (GND)))
// \UART|CLOCK7S|count[17]~67  = CARRY((!\UART|CLOCK7S|count[16]~65 ) # (!\UART|CLOCK7S|count [17]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[16]~65 ),
	.combout(\UART|CLOCK7S|count[17]~66_combout ),
	.cout(\UART|CLOCK7S|count[17]~67 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[17]~66 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \UART|CLOCK7S|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[17] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \UART|CLOCK7S|count[18]~68 (
// Equation(s):
// \UART|CLOCK7S|count[18]~68_combout  = (\UART|CLOCK7S|count [18] & (\UART|CLOCK7S|count[17]~67  $ (GND))) # (!\UART|CLOCK7S|count [18] & (!\UART|CLOCK7S|count[17]~67  & VCC))
// \UART|CLOCK7S|count[18]~69  = CARRY((\UART|CLOCK7S|count [18] & !\UART|CLOCK7S|count[17]~67 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[17]~67 ),
	.combout(\UART|CLOCK7S|count[18]~68_combout ),
	.cout(\UART|CLOCK7S|count[18]~69 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[18]~68 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \UART|CLOCK7S|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[18] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \UART|CLOCK7S|count[19]~70 (
// Equation(s):
// \UART|CLOCK7S|count[19]~70_combout  = (\UART|CLOCK7S|count [19] & (!\UART|CLOCK7S|count[18]~69 )) # (!\UART|CLOCK7S|count [19] & ((\UART|CLOCK7S|count[18]~69 ) # (GND)))
// \UART|CLOCK7S|count[19]~71  = CARRY((!\UART|CLOCK7S|count[18]~69 ) # (!\UART|CLOCK7S|count [19]))

	.dataa(\UART|CLOCK7S|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[18]~69 ),
	.combout(\UART|CLOCK7S|count[19]~70_combout ),
	.cout(\UART|CLOCK7S|count[19]~71 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[19]~70 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \UART|CLOCK7S|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[19] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \UART|CLOCK7S|count[20]~72 (
// Equation(s):
// \UART|CLOCK7S|count[20]~72_combout  = (\UART|CLOCK7S|count [20] & (\UART|CLOCK7S|count[19]~71  $ (GND))) # (!\UART|CLOCK7S|count [20] & (!\UART|CLOCK7S|count[19]~71  & VCC))
// \UART|CLOCK7S|count[20]~73  = CARRY((\UART|CLOCK7S|count [20] & !\UART|CLOCK7S|count[19]~71 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[19]~71 ),
	.combout(\UART|CLOCK7S|count[20]~72_combout ),
	.cout(\UART|CLOCK7S|count[20]~73 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[20]~72 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N9
dffeas \UART|CLOCK7S|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[20] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \UART|CLOCK7S|count[21]~74 (
// Equation(s):
// \UART|CLOCK7S|count[21]~74_combout  = (\UART|CLOCK7S|count [21] & (!\UART|CLOCK7S|count[20]~73 )) # (!\UART|CLOCK7S|count [21] & ((\UART|CLOCK7S|count[20]~73 ) # (GND)))
// \UART|CLOCK7S|count[21]~75  = CARRY((!\UART|CLOCK7S|count[20]~73 ) # (!\UART|CLOCK7S|count [21]))

	.dataa(\UART|CLOCK7S|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[20]~73 ),
	.combout(\UART|CLOCK7S|count[21]~74_combout ),
	.cout(\UART|CLOCK7S|count[21]~75 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[21]~74 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \UART|CLOCK7S|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[21] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \UART|CLOCK7S|count[22]~76 (
// Equation(s):
// \UART|CLOCK7S|count[22]~76_combout  = (\UART|CLOCK7S|count [22] & (\UART|CLOCK7S|count[21]~75  $ (GND))) # (!\UART|CLOCK7S|count [22] & (!\UART|CLOCK7S|count[21]~75  & VCC))
// \UART|CLOCK7S|count[22]~77  = CARRY((\UART|CLOCK7S|count [22] & !\UART|CLOCK7S|count[21]~75 ))

	.dataa(\UART|CLOCK7S|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[21]~75 ),
	.combout(\UART|CLOCK7S|count[22]~76_combout ),
	.cout(\UART|CLOCK7S|count[22]~77 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[22]~76 .lut_mask = 16'hA50A;
defparam \UART|CLOCK7S|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \UART|CLOCK7S|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[22] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \UART|CLOCK7S|count[23]~78 (
// Equation(s):
// \UART|CLOCK7S|count[23]~78_combout  = (\UART|CLOCK7S|count [23] & (!\UART|CLOCK7S|count[22]~77 )) # (!\UART|CLOCK7S|count [23] & ((\UART|CLOCK7S|count[22]~77 ) # (GND)))
// \UART|CLOCK7S|count[23]~79  = CARRY((!\UART|CLOCK7S|count[22]~77 ) # (!\UART|CLOCK7S|count [23]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[22]~77 ),
	.combout(\UART|CLOCK7S|count[23]~78_combout ),
	.cout(\UART|CLOCK7S|count[23]~79 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[23]~78 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \UART|CLOCK7S|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[23] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \UART|CLOCK7S|count[24]~80 (
// Equation(s):
// \UART|CLOCK7S|count[24]~80_combout  = (\UART|CLOCK7S|count [24] & (\UART|CLOCK7S|count[23]~79  $ (GND))) # (!\UART|CLOCK7S|count [24] & (!\UART|CLOCK7S|count[23]~79  & VCC))
// \UART|CLOCK7S|count[24]~81  = CARRY((\UART|CLOCK7S|count [24] & !\UART|CLOCK7S|count[23]~79 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[23]~79 ),
	.combout(\UART|CLOCK7S|count[24]~80_combout ),
	.cout(\UART|CLOCK7S|count[24]~81 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[24]~80 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \UART|CLOCK7S|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[24] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \UART|CLOCK7S|count[25]~82 (
// Equation(s):
// \UART|CLOCK7S|count[25]~82_combout  = (\UART|CLOCK7S|count [25] & (!\UART|CLOCK7S|count[24]~81 )) # (!\UART|CLOCK7S|count [25] & ((\UART|CLOCK7S|count[24]~81 ) # (GND)))
// \UART|CLOCK7S|count[25]~83  = CARRY((!\UART|CLOCK7S|count[24]~81 ) # (!\UART|CLOCK7S|count [25]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[24]~81 ),
	.combout(\UART|CLOCK7S|count[25]~82_combout ),
	.cout(\UART|CLOCK7S|count[25]~83 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[25]~82 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \UART|CLOCK7S|count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[25] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \UART|CLOCK7S|count[26]~84 (
// Equation(s):
// \UART|CLOCK7S|count[26]~84_combout  = (\UART|CLOCK7S|count [26] & (\UART|CLOCK7S|count[25]~83  $ (GND))) # (!\UART|CLOCK7S|count [26] & (!\UART|CLOCK7S|count[25]~83  & VCC))
// \UART|CLOCK7S|count[26]~85  = CARRY((\UART|CLOCK7S|count [26] & !\UART|CLOCK7S|count[25]~83 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[25]~83 ),
	.combout(\UART|CLOCK7S|count[26]~84_combout ),
	.cout(\UART|CLOCK7S|count[26]~85 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[26]~84 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \UART|CLOCK7S|count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[26] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \UART|CLOCK7S|count[27]~86 (
// Equation(s):
// \UART|CLOCK7S|count[27]~86_combout  = (\UART|CLOCK7S|count [27] & (!\UART|CLOCK7S|count[26]~85 )) # (!\UART|CLOCK7S|count [27] & ((\UART|CLOCK7S|count[26]~85 ) # (GND)))
// \UART|CLOCK7S|count[27]~87  = CARRY((!\UART|CLOCK7S|count[26]~85 ) # (!\UART|CLOCK7S|count [27]))

	.dataa(\UART|CLOCK7S|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[26]~85 ),
	.combout(\UART|CLOCK7S|count[27]~86_combout ),
	.cout(\UART|CLOCK7S|count[27]~87 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[27]~86 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \UART|CLOCK7S|count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[27] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \UART|CLOCK7S|count[28]~88 (
// Equation(s):
// \UART|CLOCK7S|count[28]~88_combout  = (\UART|CLOCK7S|count [28] & (\UART|CLOCK7S|count[27]~87  $ (GND))) # (!\UART|CLOCK7S|count [28] & (!\UART|CLOCK7S|count[27]~87  & VCC))
// \UART|CLOCK7S|count[28]~89  = CARRY((\UART|CLOCK7S|count [28] & !\UART|CLOCK7S|count[27]~87 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[27]~87 ),
	.combout(\UART|CLOCK7S|count[28]~88_combout ),
	.cout(\UART|CLOCK7S|count[28]~89 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[28]~88 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \UART|CLOCK7S|count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[28] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \UART|CLOCK7S|count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[29] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~8 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~8_combout  = (\UART|CLOCK7S|count [29]) # ((\UART|CLOCK7S|count [28]) # ((\UART|CLOCK7S|count [30]) # (\UART|CLOCK7S|count [27])))

	.dataa(\UART|CLOCK7S|count [29]),
	.datab(\UART|CLOCK7S|count [28]),
	.datac(\UART|CLOCK7S|count [30]),
	.datad(\UART|CLOCK7S|count [27]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~8 .lut_mask = 16'hFFFE;
defparam \UART|CLOCK7S|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~6 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~6_combout  = (\UART|CLOCK7S|count [20]) # ((\UART|CLOCK7S|count [19]) # ((\UART|CLOCK7S|count [22]) # (\UART|CLOCK7S|count [21])))

	.dataa(\UART|CLOCK7S|count [20]),
	.datab(\UART|CLOCK7S|count [19]),
	.datac(\UART|CLOCK7S|count [22]),
	.datad(\UART|CLOCK7S|count [21]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \UART|CLOCK7S|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~7 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~7_combout  = (\UART|CLOCK7S|count [25]) # ((\UART|CLOCK7S|count [26]) # ((\UART|CLOCK7S|count [24]) # (\UART|CLOCK7S|count [23])))

	.dataa(\UART|CLOCK7S|count [25]),
	.datab(\UART|CLOCK7S|count [26]),
	.datac(\UART|CLOCK7S|count [24]),
	.datad(\UART|CLOCK7S|count [23]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \UART|CLOCK7S|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~5 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~5_combout  = (\UART|CLOCK7S|count [17]) # ((\UART|CLOCK7S|count [16]) # ((\UART|CLOCK7S|count [15]) # (\UART|CLOCK7S|count [18])))

	.dataa(\UART|CLOCK7S|count [17]),
	.datab(\UART|CLOCK7S|count [16]),
	.datac(\UART|CLOCK7S|count [15]),
	.datad(\UART|CLOCK7S|count [18]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \UART|CLOCK7S|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~9 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~9_combout  = (\UART|CLOCK7S|LessThan0~8_combout ) # ((\UART|CLOCK7S|LessThan0~6_combout ) # ((\UART|CLOCK7S|LessThan0~7_combout ) # (\UART|CLOCK7S|LessThan0~5_combout )))

	.dataa(\UART|CLOCK7S|LessThan0~8_combout ),
	.datab(\UART|CLOCK7S|LessThan0~6_combout ),
	.datac(\UART|CLOCK7S|LessThan0~7_combout ),
	.datad(\UART|CLOCK7S|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \UART|CLOCK7S|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \UART|CLOCK7S|pulse_div~0 (
// Equation(s):
// \UART|CLOCK7S|pulse_div~0_combout  = \UART|CLOCK7S|pulse_div~q  $ (((!\UART|CLOCK7S|count [31] & ((\UART|CLOCK7S|LessThan0~9_combout ) # (\UART|CLOCK7S|LessThan0~4_combout )))))

	.dataa(\UART|CLOCK7S|LessThan0~9_combout ),
	.datab(\UART|CLOCK7S|count [31]),
	.datac(\UART|CLOCK7S|pulse_div~q ),
	.datad(\UART|CLOCK7S|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\UART|CLOCK7S|pulse_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|pulse_div~0 .lut_mask = 16'hC3D2;
defparam \UART|CLOCK7S|pulse_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \UART|CLOCK7S|pulse_div~feeder (
// Equation(s):
// \UART|CLOCK7S|pulse_div~feeder_combout  = \UART|CLOCK7S|pulse_div~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|CLOCK7S|pulse_div~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|CLOCK7S|pulse_div~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|pulse_div~feeder .lut_mask = 16'hF0F0;
defparam \UART|CLOCK7S|pulse_div~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N7
dffeas \UART|CLOCK7S|pulse_div (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|pulse_div~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|pulse_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|pulse_div .is_wysiwyg = "true";
defparam \UART|CLOCK7S|pulse_div .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \UART|CLOCK7S|pulse_div~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\UART|CLOCK7S|pulse_div~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ));
// synopsys translate_off
defparam \UART|CLOCK7S|pulse_div~clkctrl .clock_type = "global clock";
defparam \UART|CLOCK7S|pulse_div~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X22_Y21_N25
dffeas \UART|state_7s.s4 (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|state_7s.s3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_7s.s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_7s.s4 .is_wysiwyg = "true";
defparam \UART|state_7s.s4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneive_lcell_comb \UART|state_7s.s1~0 (
// Equation(s):
// \UART|state_7s.s1~0_combout  = !\UART|state_7s.s4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_7s.s4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|state_7s.s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|state_7s.s1~0 .lut_mask = 16'h0F0F;
defparam \UART|state_7s.s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N1
dffeas \UART|state_7s.s1 (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|state_7s.s1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_7s.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_7s.s1 .is_wysiwyg = "true";
defparam \UART|state_7s.s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
cycloneive_lcell_comb \UART|state_7s.s2~0 (
// Equation(s):
// \UART|state_7s.s2~0_combout  = !\UART|state_7s.s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_7s.s1~q ),
	.cin(gnd),
	.combout(\UART|state_7s.s2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|state_7s.s2~0 .lut_mask = 16'h00FF;
defparam \UART|state_7s.s2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N3
dffeas \UART|state_7s.s2 (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|state_7s.s2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_7s.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_7s.s2 .is_wysiwyg = "true";
defparam \UART|state_7s.s2 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N7
dffeas \UART|state_7s.s3 (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|state_7s.s2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_7s.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_7s.s3 .is_wysiwyg = "true";
defparam \UART|state_7s.s3 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \rs232_rx~input (
	.i(rs232_rx),
	.ibar(gnd),
	.o(\rs232_rx~input_o ));
// synopsys translate_off
defparam \rs232_rx~input .bus_hold = "false";
defparam \rs232_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[0]~13 (
// Equation(s):
// \UART|UART|speed_rx|cnt[0]~13_combout  = \UART|UART|speed_rx|cnt [0] $ (VCC)
// \UART|UART|speed_rx|cnt[0]~14  = CARRY(\UART|UART|speed_rx|cnt [0])

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|cnt[0]~13_combout ),
	.cout(\UART|UART|speed_rx|cnt[0]~14 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \UART|UART|speed_rx|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \UART|UART|speed_rx|Equal0~1 (
// Equation(s):
// \UART|UART|speed_rx|Equal0~1_combout  = (!\UART|UART|speed_rx|cnt [3] & (!\UART|UART|speed_rx|cnt [5] & (\UART|UART|speed_rx|cnt [2] & \UART|UART|speed_rx|cnt [4])))

	.dataa(\UART|UART|speed_rx|cnt [3]),
	.datab(\UART|UART|speed_rx|cnt [5]),
	.datac(\UART|UART|speed_rx|cnt [2]),
	.datad(\UART|UART|speed_rx|cnt [4]),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|Equal0~1 .lut_mask = 16'h1000;
defparam \UART|UART|speed_rx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \UART|UART|speed_rx|Equal0~0 (
// Equation(s):
// \UART|UART|speed_rx|Equal0~0_combout  = (!\UART|UART|speed_rx|cnt [8] & (!\UART|UART|speed_rx|cnt [7] & (\UART|UART|speed_rx|cnt [1] & \UART|UART|speed_rx|cnt [0])))

	.dataa(\UART|UART|speed_rx|cnt [8]),
	.datab(\UART|UART|speed_rx|cnt [7]),
	.datac(\UART|UART|speed_rx|cnt [1]),
	.datad(\UART|UART|speed_rx|cnt [0]),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|Equal0~0 .lut_mask = 16'h1000;
defparam \UART|UART|speed_rx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \UART|UART|receiver|rs232_rx0~feeder (
// Equation(s):
// \UART|UART|receiver|rs232_rx0~feeder_combout  = \rs232_rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rs232_rx~input_o ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rs232_rx0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx0~feeder .lut_mask = 16'hFF00;
defparam \UART|UART|receiver|rs232_rx0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \UART|UART|receiver|rs232_rx0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rs232_rx0~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rs232_rx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx0 .is_wysiwyg = "true";
defparam \UART|UART|receiver|rs232_rx0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \UART|UART|receiver|rs232_rx1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rs232_rx0~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rs232_rx1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx1 .is_wysiwyg = "true";
defparam \UART|UART|receiver|rs232_rx1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \UART|UART|receiver|rs232_rx2~feeder (
// Equation(s):
// \UART|UART|receiver|rs232_rx2~feeder_combout  = \UART|UART|receiver|rs232_rx1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|UART|receiver|rs232_rx1~q ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rs232_rx2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx2~feeder .lut_mask = 16'hFF00;
defparam \UART|UART|receiver|rs232_rx2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \UART|UART|receiver|rs232_rx2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rs232_rx2~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rs232_rx2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx2 .is_wysiwyg = "true";
defparam \UART|UART|receiver|rs232_rx2 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \UART|UART|receiver|rs232_rx3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rs232_rx2~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rs232_rx3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx3 .is_wysiwyg = "true";
defparam \UART|UART|receiver|rs232_rx3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \UART|UART|receiver|neg_rs232_rx~0 (
// Equation(s):
// \UART|UART|receiver|neg_rs232_rx~0_combout  = (!\UART|UART|receiver|rs232_rx0~q  & (\UART|UART|receiver|rs232_rx2~q  & (\UART|UART|receiver|rs232_rx3~q  & !\UART|UART|receiver|rs232_rx1~q )))

	.dataa(\UART|UART|receiver|rs232_rx0~q ),
	.datab(\UART|UART|receiver|rs232_rx2~q ),
	.datac(\UART|UART|receiver|rs232_rx3~q ),
	.datad(\UART|UART|receiver|rs232_rx1~q ),
	.cin(gnd),
	.combout(\UART|UART|receiver|neg_rs232_rx~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|neg_rs232_rx~0 .lut_mask = 16'h0040;
defparam \UART|UART|receiver|neg_rs232_rx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \UART|UART|receiver|rx_int_i~0 (
// Equation(s):
// \UART|UART|receiver|rx_int_i~0_combout  = (\UART|UART|receiver|neg_rs232_rx~0_combout ) # ((\UART|UART|receiver|Equal0~0_combout  & \UART|UART|receiver|rx_int_i~q ))

	.dataa(gnd),
	.datab(\UART|UART|receiver|Equal0~0_combout ),
	.datac(\UART|UART|receiver|rx_int_i~q ),
	.datad(\UART|UART|receiver|neg_rs232_rx~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_int_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_int_i~0 .lut_mask = 16'hFFC0;
defparam \UART|UART|receiver|rx_int_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \UART|UART|receiver|rx_int_i (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_int_i~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_int_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_int_i .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_int_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \UART|UART|receiver|num[0]~2 (
// Equation(s):
// \UART|UART|receiver|num[0]~2_combout  = \UART|UART|receiver|num [0] $ (((\UART|UART|speed_rx|clk_bps_r~q  & \UART|UART|receiver|rx_int_i~q )))

	.dataa(\UART|UART|speed_rx|clk_bps_r~q ),
	.datab(gnd),
	.datac(\UART|UART|receiver|num [0]),
	.datad(\UART|UART|receiver|rx_int_i~q ),
	.cin(gnd),
	.combout(\UART|UART|receiver|num[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|num[0]~2 .lut_mask = 16'h5AF0;
defparam \UART|UART|receiver|num[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \UART|UART|receiver|num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|num[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|num[0] .is_wysiwyg = "true";
defparam \UART|UART|receiver|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \UART|UART|receiver|num[3]~0 (
// Equation(s):
// \UART|UART|receiver|num[3]~0_combout  = (\UART|UART|receiver|rx_int_i~q  & ((\UART|UART|speed_rx|clk_bps_r~q ) # (!\UART|UART|receiver|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\UART|UART|receiver|rx_int_i~q ),
	.datac(\UART|UART|speed_rx|clk_bps_r~q ),
	.datad(\UART|UART|receiver|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|num[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|num[3]~0 .lut_mask = 16'hC0CC;
defparam \UART|UART|receiver|num[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \UART|UART|receiver|num[1]~3 (
// Equation(s):
// \UART|UART|receiver|num[1]~3_combout  = (\UART|UART|receiver|num[3]~0_combout  & (\UART|UART|speed_rx|clk_bps_r~q  & (\UART|UART|receiver|num [0] $ (\UART|UART|receiver|num [1])))) # (!\UART|UART|receiver|num[3]~0_combout  & (((\UART|UART|receiver|num 
// [1]))))

	.dataa(\UART|UART|speed_rx|clk_bps_r~q ),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|num [1]),
	.datad(\UART|UART|receiver|num[3]~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|num[1]~3 .lut_mask = 16'h28F0;
defparam \UART|UART|receiver|num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \UART|UART|receiver|num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|num[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|num[1] .is_wysiwyg = "true";
defparam \UART|UART|receiver|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \UART|UART|receiver|Add0~1 (
// Equation(s):
// \UART|UART|receiver|Add0~1_combout  = \UART|UART|receiver|num [3] $ (((\UART|UART|receiver|num [2] & (\UART|UART|receiver|num [1] & \UART|UART|receiver|num [0]))))

	.dataa(\UART|UART|receiver|num [3]),
	.datab(\UART|UART|receiver|num [2]),
	.datac(\UART|UART|receiver|num [1]),
	.datad(\UART|UART|receiver|num [0]),
	.cin(gnd),
	.combout(\UART|UART|receiver|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|Add0~1 .lut_mask = 16'h6AAA;
defparam \UART|UART|receiver|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \UART|UART|receiver|num[3]~4 (
// Equation(s):
// \UART|UART|receiver|num[3]~4_combout  = (\UART|UART|receiver|num[3]~0_combout  & (\UART|UART|speed_rx|clk_bps_r~q  & (\UART|UART|receiver|Add0~1_combout ))) # (!\UART|UART|receiver|num[3]~0_combout  & (((\UART|UART|receiver|num [3]))))

	.dataa(\UART|UART|speed_rx|clk_bps_r~q ),
	.datab(\UART|UART|receiver|Add0~1_combout ),
	.datac(\UART|UART|receiver|num [3]),
	.datad(\UART|UART|receiver|num[3]~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|num[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|num[3]~4 .lut_mask = 16'h88F0;
defparam \UART|UART|receiver|num[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \UART|UART|receiver|num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|num[3]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|num[3] .is_wysiwyg = "true";
defparam \UART|UART|receiver|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \UART|UART|receiver|Equal0~0 (
// Equation(s):
// \UART|UART|receiver|Equal0~0_combout  = ((\UART|UART|receiver|num [2]) # ((\UART|UART|receiver|num [0]) # (!\UART|UART|receiver|num [1]))) # (!\UART|UART|receiver|num [3])

	.dataa(\UART|UART|receiver|num [3]),
	.datab(\UART|UART|receiver|num [2]),
	.datac(\UART|UART|receiver|num [1]),
	.datad(\UART|UART|receiver|num [0]),
	.cin(gnd),
	.combout(\UART|UART|receiver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|Equal0~0 .lut_mask = 16'hFFDF;
defparam \UART|UART|receiver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \UART|UART|receiver|bps_start_r~0 (
// Equation(s):
// \UART|UART|receiver|bps_start_r~0_combout  = (\UART|UART|receiver|neg_rs232_rx~0_combout ) # ((\UART|UART|receiver|Equal0~0_combout  & \UART|UART|receiver|bps_start_r~q ))

	.dataa(gnd),
	.datab(\UART|UART|receiver|Equal0~0_combout ),
	.datac(\UART|UART|receiver|bps_start_r~q ),
	.datad(\UART|UART|receiver|neg_rs232_rx~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|bps_start_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|bps_start_r~0 .lut_mask = 16'hFFC0;
defparam \UART|UART|receiver|bps_start_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \UART|UART|receiver|bps_start_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|bps_start_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|bps_start_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|bps_start_r .is_wysiwyg = "true";
defparam \UART|UART|receiver|bps_start_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \UART|UART|speed_rx|Equal0~2 (
// Equation(s):
// \UART|UART|speed_rx|Equal0~2_combout  = (!\UART|UART|speed_rx|cnt [11] & \UART|UART|speed_rx|cnt [10])

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [11]),
	.datac(gnd),
	.datad(\UART|UART|speed_rx|cnt [10]),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|Equal0~2 .lut_mask = 16'h3300;
defparam \UART|UART|speed_rx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \UART|UART|speed_rx|Equal0~3 (
// Equation(s):
// \UART|UART|speed_rx|Equal0~3_combout  = (\UART|UART|speed_rx|cnt [6] & (!\UART|UART|speed_rx|cnt [9] & (\UART|UART|speed_rx|cnt [12] & \UART|UART|speed_rx|Equal0~2_combout )))

	.dataa(\UART|UART|speed_rx|cnt [6]),
	.datab(\UART|UART|speed_rx|cnt [9]),
	.datac(\UART|UART|speed_rx|cnt [12]),
	.datad(\UART|UART|speed_rx|Equal0~2_combout ),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|Equal0~3 .lut_mask = 16'h2000;
defparam \UART|UART|speed_rx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \UART|UART|speed_rx|process_0~0 (
// Equation(s):
// \UART|UART|speed_rx|process_0~0_combout  = ((\UART|UART|speed_rx|Equal0~1_combout  & (\UART|UART|speed_rx|Equal0~0_combout  & \UART|UART|speed_rx|Equal0~3_combout ))) # (!\UART|UART|receiver|bps_start_r~q )

	.dataa(\UART|UART|speed_rx|Equal0~1_combout ),
	.datab(\UART|UART|speed_rx|Equal0~0_combout ),
	.datac(\UART|UART|receiver|bps_start_r~q ),
	.datad(\UART|UART|speed_rx|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|process_0~0 .lut_mask = 16'h8F0F;
defparam \UART|UART|speed_rx|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \UART|UART|speed_rx|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[0] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[1]~15 (
// Equation(s):
// \UART|UART|speed_rx|cnt[1]~15_combout  = (\UART|UART|speed_rx|cnt [1] & (!\UART|UART|speed_rx|cnt[0]~14 )) # (!\UART|UART|speed_rx|cnt [1] & ((\UART|UART|speed_rx|cnt[0]~14 ) # (GND)))
// \UART|UART|speed_rx|cnt[1]~16  = CARRY((!\UART|UART|speed_rx|cnt[0]~14 ) # (!\UART|UART|speed_rx|cnt [1]))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[0]~14 ),
	.combout(\UART|UART|speed_rx|cnt[1]~15_combout ),
	.cout(\UART|UART|speed_rx|cnt[1]~16 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_rx|cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \UART|UART|speed_rx|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[1] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[2]~17 (
// Equation(s):
// \UART|UART|speed_rx|cnt[2]~17_combout  = (\UART|UART|speed_rx|cnt [2] & (\UART|UART|speed_rx|cnt[1]~16  $ (GND))) # (!\UART|UART|speed_rx|cnt [2] & (!\UART|UART|speed_rx|cnt[1]~16  & VCC))
// \UART|UART|speed_rx|cnt[2]~18  = CARRY((\UART|UART|speed_rx|cnt [2] & !\UART|UART|speed_rx|cnt[1]~16 ))

	.dataa(\UART|UART|speed_rx|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[1]~16 ),
	.combout(\UART|UART|speed_rx|cnt[2]~17_combout ),
	.cout(\UART|UART|speed_rx|cnt[2]~18 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[2]~17 .lut_mask = 16'hA50A;
defparam \UART|UART|speed_rx|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \UART|UART|speed_rx|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[2] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[3]~19 (
// Equation(s):
// \UART|UART|speed_rx|cnt[3]~19_combout  = (\UART|UART|speed_rx|cnt [3] & (!\UART|UART|speed_rx|cnt[2]~18 )) # (!\UART|UART|speed_rx|cnt [3] & ((\UART|UART|speed_rx|cnt[2]~18 ) # (GND)))
// \UART|UART|speed_rx|cnt[3]~20  = CARRY((!\UART|UART|speed_rx|cnt[2]~18 ) # (!\UART|UART|speed_rx|cnt [3]))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[2]~18 ),
	.combout(\UART|UART|speed_rx|cnt[3]~19_combout ),
	.cout(\UART|UART|speed_rx|cnt[3]~20 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[3]~19 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_rx|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N9
dffeas \UART|UART|speed_rx|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[3] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[4]~21 (
// Equation(s):
// \UART|UART|speed_rx|cnt[4]~21_combout  = (\UART|UART|speed_rx|cnt [4] & (\UART|UART|speed_rx|cnt[3]~20  $ (GND))) # (!\UART|UART|speed_rx|cnt [4] & (!\UART|UART|speed_rx|cnt[3]~20  & VCC))
// \UART|UART|speed_rx|cnt[4]~22  = CARRY((\UART|UART|speed_rx|cnt [4] & !\UART|UART|speed_rx|cnt[3]~20 ))

	.dataa(\UART|UART|speed_rx|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[3]~20 ),
	.combout(\UART|UART|speed_rx|cnt[4]~21_combout ),
	.cout(\UART|UART|speed_rx|cnt[4]~22 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[4]~21 .lut_mask = 16'hA50A;
defparam \UART|UART|speed_rx|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N11
dffeas \UART|UART|speed_rx|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[4] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[5]~23 (
// Equation(s):
// \UART|UART|speed_rx|cnt[5]~23_combout  = (\UART|UART|speed_rx|cnt [5] & (!\UART|UART|speed_rx|cnt[4]~22 )) # (!\UART|UART|speed_rx|cnt [5] & ((\UART|UART|speed_rx|cnt[4]~22 ) # (GND)))
// \UART|UART|speed_rx|cnt[5]~24  = CARRY((!\UART|UART|speed_rx|cnt[4]~22 ) # (!\UART|UART|speed_rx|cnt [5]))

	.dataa(\UART|UART|speed_rx|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[4]~22 ),
	.combout(\UART|UART|speed_rx|cnt[5]~23_combout ),
	.cout(\UART|UART|speed_rx|cnt[5]~24 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[5]~23 .lut_mask = 16'h5A5F;
defparam \UART|UART|speed_rx|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \UART|UART|speed_rx|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[5] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[6]~25 (
// Equation(s):
// \UART|UART|speed_rx|cnt[6]~25_combout  = (\UART|UART|speed_rx|cnt [6] & (\UART|UART|speed_rx|cnt[5]~24  $ (GND))) # (!\UART|UART|speed_rx|cnt [6] & (!\UART|UART|speed_rx|cnt[5]~24  & VCC))
// \UART|UART|speed_rx|cnt[6]~26  = CARRY((\UART|UART|speed_rx|cnt [6] & !\UART|UART|speed_rx|cnt[5]~24 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[5]~24 ),
	.combout(\UART|UART|speed_rx|cnt[6]~25_combout ),
	.cout(\UART|UART|speed_rx|cnt[6]~26 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[6]~25 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_rx|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \UART|UART|speed_rx|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[6] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[7]~27 (
// Equation(s):
// \UART|UART|speed_rx|cnt[7]~27_combout  = (\UART|UART|speed_rx|cnt [7] & (!\UART|UART|speed_rx|cnt[6]~26 )) # (!\UART|UART|speed_rx|cnt [7] & ((\UART|UART|speed_rx|cnt[6]~26 ) # (GND)))
// \UART|UART|speed_rx|cnt[7]~28  = CARRY((!\UART|UART|speed_rx|cnt[6]~26 ) # (!\UART|UART|speed_rx|cnt [7]))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[6]~26 ),
	.combout(\UART|UART|speed_rx|cnt[7]~27_combout ),
	.cout(\UART|UART|speed_rx|cnt[7]~28 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_rx|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \UART|UART|speed_rx|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[7] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[8]~29 (
// Equation(s):
// \UART|UART|speed_rx|cnt[8]~29_combout  = (\UART|UART|speed_rx|cnt [8] & (\UART|UART|speed_rx|cnt[7]~28  $ (GND))) # (!\UART|UART|speed_rx|cnt [8] & (!\UART|UART|speed_rx|cnt[7]~28  & VCC))
// \UART|UART|speed_rx|cnt[8]~30  = CARRY((\UART|UART|speed_rx|cnt [8] & !\UART|UART|speed_rx|cnt[7]~28 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[7]~28 ),
	.combout(\UART|UART|speed_rx|cnt[8]~29_combout ),
	.cout(\UART|UART|speed_rx|cnt[8]~30 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[8]~29 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_rx|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \UART|UART|speed_rx|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[8] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[9]~31 (
// Equation(s):
// \UART|UART|speed_rx|cnt[9]~31_combout  = (\UART|UART|speed_rx|cnt [9] & (!\UART|UART|speed_rx|cnt[8]~30 )) # (!\UART|UART|speed_rx|cnt [9] & ((\UART|UART|speed_rx|cnt[8]~30 ) # (GND)))
// \UART|UART|speed_rx|cnt[9]~32  = CARRY((!\UART|UART|speed_rx|cnt[8]~30 ) # (!\UART|UART|speed_rx|cnt [9]))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[8]~30 ),
	.combout(\UART|UART|speed_rx|cnt[9]~31_combout ),
	.cout(\UART|UART|speed_rx|cnt[9]~32 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[9]~31 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_rx|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \UART|UART|speed_rx|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[9] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[10]~33 (
// Equation(s):
// \UART|UART|speed_rx|cnt[10]~33_combout  = (\UART|UART|speed_rx|cnt [10] & (\UART|UART|speed_rx|cnt[9]~32  $ (GND))) # (!\UART|UART|speed_rx|cnt [10] & (!\UART|UART|speed_rx|cnt[9]~32  & VCC))
// \UART|UART|speed_rx|cnt[10]~34  = CARRY((\UART|UART|speed_rx|cnt [10] & !\UART|UART|speed_rx|cnt[9]~32 ))

	.dataa(\UART|UART|speed_rx|cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[9]~32 ),
	.combout(\UART|UART|speed_rx|cnt[10]~33_combout ),
	.cout(\UART|UART|speed_rx|cnt[10]~34 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[10]~33 .lut_mask = 16'hA50A;
defparam \UART|UART|speed_rx|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \UART|UART|speed_rx|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[10] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[11]~35 (
// Equation(s):
// \UART|UART|speed_rx|cnt[11]~35_combout  = (\UART|UART|speed_rx|cnt [11] & (!\UART|UART|speed_rx|cnt[10]~34 )) # (!\UART|UART|speed_rx|cnt [11] & ((\UART|UART|speed_rx|cnt[10]~34 ) # (GND)))
// \UART|UART|speed_rx|cnt[11]~36  = CARRY((!\UART|UART|speed_rx|cnt[10]~34 ) # (!\UART|UART|speed_rx|cnt [11]))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[10]~34 ),
	.combout(\UART|UART|speed_rx|cnt[11]~35_combout ),
	.cout(\UART|UART|speed_rx|cnt[11]~36 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[11]~35 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_rx|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \UART|UART|speed_rx|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[11] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[12]~37 (
// Equation(s):
// \UART|UART|speed_rx|cnt[12]~37_combout  = \UART|UART|speed_rx|cnt [12] $ (!\UART|UART|speed_rx|cnt[11]~36 )

	.dataa(\UART|UART|speed_rx|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|UART|speed_rx|cnt[11]~36 ),
	.combout(\UART|UART|speed_rx|cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[12]~37 .lut_mask = 16'hA5A5;
defparam \UART|UART|speed_rx|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y18_N27
dffeas \UART|UART|speed_rx|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[12] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \UART|UART|speed_rx|process_1~2 (
// Equation(s):
// \UART|UART|speed_rx|process_1~2_combout  = (!\UART|UART|speed_rx|cnt [12] & \UART|UART|speed_rx|cnt [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART|speed_rx|cnt [12]),
	.datad(\UART|UART|speed_rx|cnt [11]),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|process_1~2 .lut_mask = 16'h0F00;
defparam \UART|UART|speed_rx|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \UART|UART|speed_rx|process_1~1 (
// Equation(s):
// \UART|UART|speed_rx|process_1~1_combout  = (!\UART|UART|speed_rx|cnt [6] & (!\UART|UART|speed_rx|cnt [10] & (\UART|UART|speed_rx|cnt [5] & \UART|UART|speed_rx|cnt [9])))

	.dataa(\UART|UART|speed_rx|cnt [6]),
	.datab(\UART|UART|speed_rx|cnt [10]),
	.datac(\UART|UART|speed_rx|cnt [5]),
	.datad(\UART|UART|speed_rx|cnt [9]),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|process_1~1 .lut_mask = 16'h1000;
defparam \UART|UART|speed_rx|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \UART|UART|speed_rx|process_1~0 (
// Equation(s):
// \UART|UART|speed_rx|process_1~0_combout  = (\UART|UART|speed_rx|cnt [3] & (!\UART|UART|speed_rx|cnt [2] & (\UART|UART|receiver|bps_start_r~q  & !\UART|UART|speed_rx|cnt [4])))

	.dataa(\UART|UART|speed_rx|cnt [3]),
	.datab(\UART|UART|speed_rx|cnt [2]),
	.datac(\UART|UART|receiver|bps_start_r~q ),
	.datad(\UART|UART|speed_rx|cnt [4]),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|process_1~0 .lut_mask = 16'h0020;
defparam \UART|UART|speed_rx|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \UART|UART|speed_rx|process_1~3 (
// Equation(s):
// \UART|UART|speed_rx|process_1~3_combout  = (\UART|UART|speed_rx|process_1~2_combout  & (\UART|UART|speed_rx|Equal0~0_combout  & (\UART|UART|speed_rx|process_1~1_combout  & \UART|UART|speed_rx|process_1~0_combout )))

	.dataa(\UART|UART|speed_rx|process_1~2_combout ),
	.datab(\UART|UART|speed_rx|Equal0~0_combout ),
	.datac(\UART|UART|speed_rx|process_1~1_combout ),
	.datad(\UART|UART|speed_rx|process_1~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|process_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|process_1~3 .lut_mask = 16'h8000;
defparam \UART|UART|speed_rx|process_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \UART|UART|speed_rx|clk_bps_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|process_1~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|clk_bps_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|clk_bps_r .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|clk_bps_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \UART|UART|receiver|Add0~0 (
// Equation(s):
// \UART|UART|receiver|Add0~0_combout  = \UART|UART|receiver|num [2] $ (((\UART|UART|receiver|num [1] & \UART|UART|receiver|num [0])))

	.dataa(gnd),
	.datab(\UART|UART|receiver|num [2]),
	.datac(\UART|UART|receiver|num [1]),
	.datad(\UART|UART|receiver|num [0]),
	.cin(gnd),
	.combout(\UART|UART|receiver|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|Add0~0 .lut_mask = 16'h3CCC;
defparam \UART|UART|receiver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \UART|UART|receiver|num[2]~1 (
// Equation(s):
// \UART|UART|receiver|num[2]~1_combout  = (\UART|UART|receiver|num[3]~0_combout  & (\UART|UART|speed_rx|clk_bps_r~q  & (\UART|UART|receiver|Add0~0_combout ))) # (!\UART|UART|receiver|num[3]~0_combout  & (((\UART|UART|receiver|num [2]))))

	.dataa(\UART|UART|speed_rx|clk_bps_r~q ),
	.datab(\UART|UART|receiver|Add0~0_combout ),
	.datac(\UART|UART|receiver|num [2]),
	.datad(\UART|UART|receiver|num[3]~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|num[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|num[2]~1 .lut_mask = 16'h88F0;
defparam \UART|UART|receiver|num[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \UART|UART|receiver|num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|num[2]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|num[2] .is_wysiwyg = "true";
defparam \UART|UART|receiver|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[1]~8 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[1]~8_combout  = (!\UART|UART|receiver|num [2] & !\UART|UART|receiver|num [0])

	.dataa(gnd),
	.datab(\UART|UART|receiver|num [2]),
	.datac(gnd),
	.datad(\UART|UART|receiver|num [0]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[1]~8 .lut_mask = 16'h0033;
defparam \UART|UART|receiver|rx_temp_data[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[6]~3 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[6]~3_combout  = (\UART|UART|receiver|num [1] & (\UART|UART|receiver|rx_int_i~q  & (\UART|UART|speed_rx|clk_bps_r~q  & !\UART|UART|receiver|num [3])))

	.dataa(\UART|UART|receiver|num [1]),
	.datab(\UART|UART|receiver|rx_int_i~q ),
	.datac(\UART|UART|speed_rx|clk_bps_r~q ),
	.datad(\UART|UART|receiver|num [3]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[6]~3 .lut_mask = 16'h0080;
defparam \UART|UART|receiver|rx_temp_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[1]~9 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[1]~9_combout  = (\UART|UART|receiver|rx_temp_data[1]~8_combout  & ((\UART|UART|receiver|rx_temp_data[6]~3_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[6]~3_combout  & 
// ((\UART|UART|receiver|rx_temp_data [1]))))) # (!\UART|UART|receiver|rx_temp_data[1]~8_combout  & (((\UART|UART|receiver|rx_temp_data [1]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|UART|receiver|rx_temp_data[1]~8_combout ),
	.datac(\UART|UART|receiver|rx_temp_data [1]),
	.datad(\UART|UART|receiver|rx_temp_data[6]~3_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[1]~9 .lut_mask = 16'hB8F0;
defparam \UART|UART|receiver|rx_temp_data[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \UART|UART|receiver|rx_temp_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[1]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[1] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \UART|UART|receiver|rx_data_r[0]~0 (
// Equation(s):
// \UART|UART|receiver|rx_data_r[0]~0_combout  = (\UART|UART|receiver|rx_int_i~q  & (!\UART|UART|speed_rx|clk_bps_r~q  & !\UART|UART|receiver|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\UART|UART|receiver|rx_int_i~q ),
	.datac(\UART|UART|speed_rx|clk_bps_r~q ),
	.datad(\UART|UART|receiver|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[0]~0 .lut_mask = 16'h000C;
defparam \UART|UART|receiver|rx_data_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \UART|UART|receiver|rx_data_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[1] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[2]~0 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[2]~0_combout  = (!\UART|UART|receiver|num [2] & \UART|UART|receiver|num [0])

	.dataa(gnd),
	.datab(\UART|UART|receiver|num [2]),
	.datac(gnd),
	.datad(\UART|UART|receiver|num [0]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[2]~0 .lut_mask = 16'h3300;
defparam \UART|UART|receiver|rx_temp_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[2]~15 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[2]~15_combout  = (\UART|UART|receiver|rx_temp_data[2]~0_combout  & ((\UART|UART|receiver|rx_temp_data[6]~3_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[6]~3_combout  & 
// ((\UART|UART|receiver|rx_temp_data [2]))))) # (!\UART|UART|receiver|rx_temp_data[2]~0_combout  & (((\UART|UART|receiver|rx_temp_data [2]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|UART|receiver|rx_temp_data[2]~0_combout ),
	.datac(\UART|UART|receiver|rx_temp_data [2]),
	.datad(\UART|UART|receiver|rx_temp_data[6]~3_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[2]~15 .lut_mask = 16'hB8F0;
defparam \UART|UART|receiver|rx_temp_data[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \UART|UART|receiver|rx_temp_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[2]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[2] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \UART|UART|receiver|rx_data_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[2] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[0]~1 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[0]~1_combout  = (!\UART|UART|receiver|num [1] & (\UART|UART|receiver|rx_int_i~q  & (\UART|UART|speed_rx|clk_bps_r~q  & !\UART|UART|receiver|num [3])))

	.dataa(\UART|UART|receiver|num [1]),
	.datab(\UART|UART|receiver|rx_int_i~q ),
	.datac(\UART|UART|speed_rx|clk_bps_r~q ),
	.datad(\UART|UART|receiver|num [3]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[0]~1 .lut_mask = 16'h0040;
defparam \UART|UART|receiver|rx_temp_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[4]~6 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[4]~6_combout  = (\UART|UART|receiver|num [2] & \UART|UART|receiver|rx_temp_data[0]~1_combout )

	.dataa(gnd),
	.datab(\UART|UART|receiver|num [2]),
	.datac(gnd),
	.datad(\UART|UART|receiver|rx_temp_data[0]~1_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[4]~6 .lut_mask = 16'hCC00;
defparam \UART|UART|receiver|rx_temp_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[4]~7 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[4]~7_combout  = (\UART|UART|receiver|num [0] & ((\UART|UART|receiver|rx_temp_data[4]~6_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[4]~6_combout  & ((\UART|UART|receiver|rx_temp_data [4]))))) # 
// (!\UART|UART|receiver|num [0] & (((\UART|UART|receiver|rx_temp_data [4]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|rx_temp_data [4]),
	.datad(\UART|UART|receiver|rx_temp_data[4]~6_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[4]~7 .lut_mask = 16'hB8F0;
defparam \UART|UART|receiver|rx_temp_data[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \UART|UART|receiver|rx_temp_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[4]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[4] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \UART|UART|receiver|rx_data_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [4]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[4] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[3]~14 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[3]~14_combout  = (\UART|UART|receiver|num [0] & (((\UART|UART|receiver|rx_temp_data [3])))) # (!\UART|UART|receiver|num [0] & ((\UART|UART|receiver|rx_temp_data[4]~6_combout  & (\rs232_rx~input_o )) # 
// (!\UART|UART|receiver|rx_temp_data[4]~6_combout  & ((\UART|UART|receiver|rx_temp_data [3])))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|rx_temp_data [3]),
	.datad(\UART|UART|receiver|rx_temp_data[4]~6_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[3]~14 .lut_mask = 16'hE2F0;
defparam \UART|UART|receiver|rx_temp_data[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \UART|UART|receiver|rx_temp_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[3] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \UART|UART|receiver|rx_data_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[3] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \UART|CONVERT|Mux6~1 (
// Equation(s):
// \UART|CONVERT|Mux6~1_combout  = (\UART|UART|receiver|rx_data_r [4] & (((!\UART|UART|receiver|rx_data_r [1] & !\UART|UART|receiver|rx_data_r [2])) # (!\UART|UART|receiver|rx_data_r [3])))

	.dataa(\UART|UART|receiver|rx_data_r [1]),
	.datab(\UART|UART|receiver|rx_data_r [2]),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux6~1 .lut_mask = 16'h10F0;
defparam \UART|CONVERT|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[6]~4 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[6]~4_combout  = (\UART|UART|receiver|num [2] & \UART|UART|receiver|rx_temp_data[6]~3_combout )

	.dataa(gnd),
	.datab(\UART|UART|receiver|num [2]),
	.datac(gnd),
	.datad(\UART|UART|receiver|rx_temp_data[6]~3_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[6]~4 .lut_mask = 16'hCC00;
defparam \UART|UART|receiver|rx_temp_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[6]~5 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[6]~5_combout  = (\UART|UART|receiver|num [0] & ((\UART|UART|receiver|rx_temp_data[6]~4_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[6]~4_combout  & ((\UART|UART|receiver|rx_temp_data [6]))))) # 
// (!\UART|UART|receiver|num [0] & (((\UART|UART|receiver|rx_temp_data [6]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|rx_temp_data [6]),
	.datad(\UART|UART|receiver|rx_temp_data[6]~4_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[6]~5 .lut_mask = 16'hB8F0;
defparam \UART|UART|receiver|rx_temp_data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \UART|UART|receiver|rx_temp_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[6]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[6] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \UART|UART|receiver|rx_data_r[6]~feeder (
// Equation(s):
// \UART|UART|receiver|rx_data_r[6]~feeder_combout  = \UART|UART|receiver|rx_temp_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|UART|receiver|rx_temp_data [6]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_data_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[6]~feeder .lut_mask = 16'hFF00;
defparam \UART|UART|receiver|rx_data_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \UART|UART|receiver|rx_data_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_data_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[6] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[5]~13 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[5]~13_combout  = (\UART|UART|receiver|num [0] & (((\UART|UART|receiver|rx_temp_data [5])))) # (!\UART|UART|receiver|num [0] & ((\UART|UART|receiver|rx_temp_data[6]~4_combout  & (\rs232_rx~input_o )) # 
// (!\UART|UART|receiver|rx_temp_data[6]~4_combout  & ((\UART|UART|receiver|rx_temp_data [5])))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|rx_temp_data [5]),
	.datad(\UART|UART|receiver|rx_temp_data[6]~4_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[5]~13 .lut_mask = 16'hE2F0;
defparam \UART|UART|receiver|rx_temp_data[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \UART|UART|receiver|rx_temp_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[5]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[5] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \UART|UART|receiver|rx_data_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [5]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[5] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[7]~11 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[7]~11_combout  = (\UART|UART|receiver|num [3] & (!\UART|UART|receiver|num [2] & (!\UART|UART|receiver|num [1] & !\UART|UART|receiver|num [0])))

	.dataa(\UART|UART|receiver|num [3]),
	.datab(\UART|UART|receiver|num [2]),
	.datac(\UART|UART|receiver|num [1]),
	.datad(\UART|UART|receiver|num [0]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[7]~11 .lut_mask = 16'h0002;
defparam \UART|UART|receiver|rx_temp_data[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[7]~10 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[7]~10_combout  = (\UART|UART|speed_rx|clk_bps_r~q  & \UART|UART|receiver|rx_int_i~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART|speed_rx|clk_bps_r~q ),
	.datad(\UART|UART|receiver|rx_int_i~q ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[7]~10 .lut_mask = 16'hF000;
defparam \UART|UART|receiver|rx_temp_data[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[7]~12 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[7]~12_combout  = (\UART|UART|receiver|rx_temp_data[7]~11_combout  & ((\UART|UART|receiver|rx_temp_data[7]~10_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[7]~10_combout  & 
// ((\UART|UART|receiver|rx_temp_data [7]))))) # (!\UART|UART|receiver|rx_temp_data[7]~11_combout  & (((\UART|UART|receiver|rx_temp_data [7]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|UART|receiver|rx_temp_data[7]~11_combout ),
	.datac(\UART|UART|receiver|rx_temp_data [7]),
	.datad(\UART|UART|receiver|rx_temp_data[7]~10_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[7]~12 .lut_mask = 16'hB8F0;
defparam \UART|UART|receiver|rx_temp_data[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \UART|UART|receiver|rx_temp_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[7]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[7] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \UART|UART|receiver|rx_data_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [7]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[7] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \UART|Equal1~0 (
// Equation(s):
// \UART|Equal1~0_combout  = (!\UART|UART|receiver|rx_data_r [6] & (\UART|UART|receiver|rx_data_r [5] & !\UART|UART|receiver|rx_data_r [7]))

	.dataa(gnd),
	.datab(\UART|UART|receiver|rx_data_r [6]),
	.datac(\UART|UART|receiver|rx_data_r [5]),
	.datad(\UART|UART|receiver|rx_data_r [7]),
	.cin(gnd),
	.combout(\UART|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal1~0 .lut_mask = 16'h0030;
defparam \UART|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[0]~2 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[0]~2_combout  = (\UART|UART|receiver|rx_temp_data[2]~0_combout  & ((\UART|UART|receiver|rx_temp_data[0]~1_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[0]~1_combout  & 
// ((\UART|UART|receiver|rx_temp_data [0]))))) # (!\UART|UART|receiver|rx_temp_data[2]~0_combout  & (((\UART|UART|receiver|rx_temp_data [0]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|UART|receiver|rx_temp_data[2]~0_combout ),
	.datac(\UART|UART|receiver|rx_temp_data [0]),
	.datad(\UART|UART|receiver|rx_temp_data[0]~1_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[0]~2 .lut_mask = 16'hB8F0;
defparam \UART|UART|receiver|rx_temp_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \UART|UART|receiver|rx_temp_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[0] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \UART|UART|receiver|rx_data_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[0] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \UART|CONVERT|Mux4~0 (
// Equation(s):
// \UART|CONVERT|Mux4~0_combout  = (\UART|UART|receiver|rx_data_r [3] & ((\UART|UART|receiver|rx_data_r [1] & (!\UART|UART|receiver|rx_data_r [2])) # (!\UART|UART|receiver|rx_data_r [1] & (\UART|UART|receiver|rx_data_r [2] & \UART|UART|receiver|rx_data_r 
// [0]))))

	.dataa(\UART|UART|receiver|rx_data_r [1]),
	.datab(\UART|UART|receiver|rx_data_r [2]),
	.datac(\UART|UART|receiver|rx_data_r [0]),
	.datad(\UART|UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux4~0 .lut_mask = 16'h6200;
defparam \UART|CONVERT|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \UART|Selector276~0 (
// Equation(s):
// \UART|Selector276~0_combout  = ((!\UART|CONVERT|Mux6~1_combout  & ((\UART|UART|receiver|rx_data_r [4]) # (!\UART|CONVERT|Mux4~0_combout )))) # (!\UART|Equal1~0_combout )

	.dataa(\UART|CONVERT|Mux6~1_combout ),
	.datab(\UART|Equal1~0_combout ),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|CONVERT|Mux4~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector276~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector276~0 .lut_mask = 16'h7377;
defparam \UART|Selector276~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \UART|Equal1~1 (
// Equation(s):
// \UART|Equal1~1_combout  = (\UART|UART|receiver|rx_data_r [1] & (!\UART|UART|receiver|rx_data_r [2] & (!\UART|UART|receiver|rx_data_r [4] & !\UART|UART|receiver|rx_data_r [3])))

	.dataa(\UART|UART|receiver|rx_data_r [1]),
	.datab(\UART|UART|receiver|rx_data_r [2]),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\UART|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal1~1 .lut_mask = 16'h0002;
defparam \UART|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \UART|Equal1~2 (
// Equation(s):
// \UART|Equal1~2_combout  = (\UART|Equal1~0_combout  & (\UART|UART|receiver|rx_data_r [0] & \UART|Equal1~1_combout ))

	.dataa(\UART|Equal1~0_combout ),
	.datab(gnd),
	.datac(\UART|UART|receiver|rx_data_r [0]),
	.datad(\UART|Equal1~1_combout ),
	.cin(gnd),
	.combout(\UART|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal1~2 .lut_mask = 16'hA000;
defparam \UART|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \UART|Equal3~0 (
// Equation(s):
// \UART|Equal3~0_combout  = (\UART|UART|receiver|rx_data_r [4] & (\UART|UART|receiver|rx_data_r [6] & (\UART|UART|receiver|rx_data_r [1] & !\UART|UART|receiver|rx_data_r [7])))

	.dataa(\UART|UART|receiver|rx_data_r [4]),
	.datab(\UART|UART|receiver|rx_data_r [6]),
	.datac(\UART|UART|receiver|rx_data_r [1]),
	.datad(\UART|UART|receiver|rx_data_r [7]),
	.cin(gnd),
	.combout(\UART|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal3~0 .lut_mask = 16'h0080;
defparam \UART|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \UART|Equal3~1 (
// Equation(s):
// \UART|Equal3~1_combout  = (!\UART|UART|receiver|rx_data_r [5] & (!\UART|UART|receiver|rx_data_r [3] & (!\UART|UART|receiver|rx_data_r [2] & \UART|Equal3~0_combout )))

	.dataa(\UART|UART|receiver|rx_data_r [5]),
	.datab(\UART|UART|receiver|rx_data_r [3]),
	.datac(\UART|UART|receiver|rx_data_r [2]),
	.datad(\UART|Equal3~0_combout ),
	.cin(gnd),
	.combout(\UART|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal3~1 .lut_mask = 16'h0100;
defparam \UART|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \UART|REG_M[1]~0 (
// Equation(s):
// \UART|REG_M[1]~0_combout  = (\UART|state.final~q  & ((\UART|UART|receiver|rx_data_r [0]) # (!\UART|Equal3~1_combout )))

	.dataa(\UART|UART|receiver|rx_data_r [0]),
	.datab(\UART|state.final~q ),
	.datac(gnd),
	.datad(\UART|Equal3~1_combout ),
	.cin(gnd),
	.combout(\UART|REG_M[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_M[1]~0 .lut_mask = 16'h88CC;
defparam \UART|REG_M[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \UART|CONVERT|Mux6~0 (
// Equation(s):
// \UART|CONVERT|Mux6~0_combout  = (\UART|UART|receiver|rx_data_r [3] & \UART|UART|receiver|rx_data_r [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART|receiver|rx_data_r [3]),
	.datad(\UART|UART|receiver|rx_data_r [2]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux6~0 .lut_mask = 16'hF000;
defparam \UART|CONVERT|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \UART|Equal5~0 (
// Equation(s):
// \UART|Equal5~0_combout  = (\UART|Equal1~0_combout  & (\UART|CONVERT|Mux6~0_combout  & (\UART|UART|receiver|rx_data_r [0] & !\UART|UART|receiver|rx_data_r [1])))

	.dataa(\UART|Equal1~0_combout ),
	.datab(\UART|CONVERT|Mux6~0_combout ),
	.datac(\UART|UART|receiver|rx_data_r [0]),
	.datad(\UART|UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\UART|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal5~0 .lut_mask = 16'h0080;
defparam \UART|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \UART|Equal5~1 (
// Equation(s):
// \UART|Equal5~1_combout  = (\UART|UART|receiver|rx_data_r [4] & \UART|Equal5~0_combout )

	.dataa(\UART|UART|receiver|rx_data_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Equal5~0_combout ),
	.cin(gnd),
	.combout(\UART|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal5~1 .lut_mask = 16'hAA00;
defparam \UART|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \UART|Equal4~3 (
// Equation(s):
// \UART|Equal4~3_combout  = ((\UART|UART|receiver|rx_data_r [3] & ((\UART|UART|receiver|rx_data_r [2]) # (\UART|UART|receiver|rx_data_r [1])))) # (!\UART|UART|receiver|rx_data_r [4])

	.dataa(\UART|UART|receiver|rx_data_r [4]),
	.datab(\UART|UART|receiver|rx_data_r [3]),
	.datac(\UART|UART|receiver|rx_data_r [2]),
	.datad(\UART|UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\UART|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal4~3 .lut_mask = 16'hDDD5;
defparam \UART|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \UART|Equal4~15 (
// Equation(s):
// \UART|Equal4~15_combout  = (\UART|Equal4~3_combout ) # ((\UART|UART|receiver|rx_data_r [6]) # ((\UART|UART|receiver|rx_data_r [7]) # (!\UART|UART|receiver|rx_data_r [5])))

	.dataa(\UART|Equal4~3_combout ),
	.datab(\UART|UART|receiver|rx_data_r [6]),
	.datac(\UART|UART|receiver|rx_data_r [7]),
	.datad(\UART|UART|receiver|rx_data_r [5]),
	.cin(gnd),
	.combout(\UART|Equal4~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal4~15 .lut_mask = 16'hFEFF;
defparam \UART|Equal4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \UART|Selector281~1 (
// Equation(s):
// \UART|Selector281~1_combout  = (\UART|UART|receiver|rx_data_r [0] & ((\UART|Equal3~1_combout  & ((\UART|isSignedBit~q ))) # (!\UART|Equal3~1_combout  & (\UART|Equal4~15_combout )))) # (!\UART|UART|receiver|rx_data_r [0] & (((\UART|Equal4~15_combout ))))

	.dataa(\UART|UART|receiver|rx_data_r [0]),
	.datab(\UART|Equal3~1_combout ),
	.datac(\UART|Equal4~15_combout ),
	.datad(\UART|isSignedBit~q ),
	.cin(gnd),
	.combout(\UART|Selector281~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector281~1 .lut_mask = 16'hF870;
defparam \UART|Selector281~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \UART|Selector281~0 (
// Equation(s):
// \UART|Selector281~0_combout  = (\UART|isSignedBit~q  & (((!\UART|PengisianRegister~1_combout ) # (!\UART|state.RB~q )))) # (!\UART|isSignedBit~q  & (!\UART|REG_M[1]~0_combout  & (!\UART|state.RB~q )))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|isSignedBit~q ),
	.datac(\UART|state.RB~q ),
	.datad(\UART|PengisianRegister~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector281~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector281~0 .lut_mask = 16'h0DCD;
defparam \UART|Selector281~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \UART|Selector281~2 (
// Equation(s):
// \UART|Selector281~2_combout  = (\UART|Selector281~0_combout  & (((\UART|Selector281~1_combout  & !\UART|PengisianRegister~1_combout )) # (!\UART|state.RA~q )))

	.dataa(\UART|state.RA~q ),
	.datab(\UART|Selector281~1_combout ),
	.datac(\UART|Selector281~0_combout ),
	.datad(\UART|PengisianRegister~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector281~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector281~2 .lut_mask = 16'h50D0;
defparam \UART|Selector281~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \UART|receive_c (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_int_i~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receive_c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receive_c .is_wysiwyg = "true";
defparam \UART|receive_c .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \UART|PengisianRegister~0 (
// Equation(s):
// \UART|PengisianRegister~0_combout  = (!\UART|UART|receiver|rx_int_i~q  & \UART|receive_c~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART|receiver|rx_int_i~q ),
	.datad(\UART|receive_c~q ),
	.cin(gnd),
	.combout(\UART|PengisianRegister~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|PengisianRegister~0 .lut_mask = 16'h0F00;
defparam \UART|PengisianRegister~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \UART|isSignedBit (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector281~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|isSignedBit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|isSignedBit .is_wysiwyg = "true";
defparam \UART|isSignedBit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \UART|PengisianRegister~1 (
// Equation(s):
// \UART|PengisianRegister~1_combout  = (\UART|isSignedBit~q  & (!\UART|UART|receiver|rx_data_r [4] & \UART|Equal5~0_combout ))

	.dataa(gnd),
	.datab(\UART|isSignedBit~q ),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|Equal5~0_combout ),
	.cin(gnd),
	.combout(\UART|PengisianRegister~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|PengisianRegister~1 .lut_mask = 16'h0C00;
defparam \UART|PengisianRegister~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \UART|Selector287~1 (
// Equation(s):
// \UART|Selector287~1_combout  = (\UART|Equal4~15_combout  & (!\UART|PengisianRegister~1_combout  & ((!\UART|Equal3~1_combout ) # (!\UART|UART|receiver|rx_data_r [0]))))

	.dataa(\UART|UART|receiver|rx_data_r [0]),
	.datab(\UART|Equal3~1_combout ),
	.datac(\UART|Equal4~15_combout ),
	.datad(\UART|PengisianRegister~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector287~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector287~1 .lut_mask = 16'h0070;
defparam \UART|Selector287~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \UART|Selector287~2 (
// Equation(s):
// \UART|Selector287~2_combout  = (\UART|Equal5~1_combout  & (\UART|state.RA~q  & ((\UART|Selector287~1_combout )))) # (!\UART|Equal5~1_combout  & ((\UART|state.RB~q ) # ((\UART|state.RA~q  & \UART|Selector287~1_combout ))))

	.dataa(\UART|Equal5~1_combout ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|state.RB~q ),
	.datad(\UART|Selector287~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector287~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector287~2 .lut_mask = 16'hDC50;
defparam \UART|Selector287~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \UART|state.RB (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector287~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state.RB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state.RB .is_wysiwyg = "true";
defparam \UART|state.RB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \UART|Selector288~2 (
// Equation(s):
// \UART|Selector288~2_combout  = (\UART|REG_M[1]~0_combout ) # ((\UART|state.RB~q  & (\UART|UART|receiver|rx_data_r [4] & \UART|Equal5~0_combout )))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|Equal5~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector288~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector288~2 .lut_mask = 16'hEAAA;
defparam \UART|Selector288~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \UART|state.final (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector288~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state.final~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state.final .is_wysiwyg = "true";
defparam \UART|state.final .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \UART|Selector285~0 (
// Equation(s):
// \UART|Selector285~0_combout  = (!\UART|UART|receiver|rx_data_r [0] & (\UART|state.final~q  & \UART|Equal3~1_combout ))

	.dataa(\UART|UART|receiver|rx_data_r [0]),
	.datab(\UART|state.final~q ),
	.datac(gnd),
	.datad(\UART|Equal3~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector285~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector285~0 .lut_mask = 16'h4400;
defparam \UART|Selector285~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \UART|Selector285~1 (
// Equation(s):
// \UART|Selector285~1_combout  = (!\UART|Selector285~0_combout  & ((\UART|Equal1~2_combout ) # (\UART|state.init~q )))

	.dataa(\UART|Equal1~2_combout ),
	.datab(gnd),
	.datac(\UART|state.init~q ),
	.datad(\UART|Selector285~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector285~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector285~1 .lut_mask = 16'h00FA;
defparam \UART|Selector285~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \UART|state.init (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector285~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state.init .is_wysiwyg = "true";
defparam \UART|state.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \UART|Selector286~0 (
// Equation(s):
// \UART|Selector286~0_combout  = (\UART|Equal1~2_combout  & (((\UART|state.RA~q  & !\UART|Selector287~1_combout )) # (!\UART|state.init~q ))) # (!\UART|Equal1~2_combout  & (((\UART|state.RA~q  & !\UART|Selector287~1_combout ))))

	.dataa(\UART|Equal1~2_combout ),
	.datab(\UART|state.init~q ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|Selector287~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector286~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector286~0 .lut_mask = 16'h22F2;
defparam \UART|Selector286~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \UART|state.RA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector286~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state.RA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state.RA .is_wysiwyg = "true";
defparam \UART|state.RA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneive_lcell_comb \UART|Selector276~1 (
// Equation(s):
// \UART|Selector276~1_combout  = (\UART|Selector276~0_combout  & \UART|state.RA~q )

	.dataa(\UART|Selector276~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state.RA~q ),
	.cin(gnd),
	.combout(\UART|Selector276~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector276~1 .lut_mask = 16'hAA00;
defparam \UART|Selector276~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \UART|REGA_BCD[0]~3 (
// Equation(s):
// \UART|REGA_BCD[0]~3_combout  = (!\UART|UART|receiver|rx_int_i~q  & (!\UART|REG_M[1]~0_combout  & (!\UART|state.RB~q  & \UART|receive_c~q )))

	.dataa(\UART|UART|receiver|rx_int_i~q ),
	.datab(\UART|REG_M[1]~0_combout ),
	.datac(\UART|state.RB~q ),
	.datad(\UART|receive_c~q ),
	.cin(gnd),
	.combout(\UART|REGA_BCD[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REGA_BCD[0]~3 .lut_mask = 16'h0100;
defparam \UART|REGA_BCD[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \UART|Selector287~0 (
// Equation(s):
// \UART|Selector287~0_combout  = (!\UART|PengisianRegister~1_combout  & ((!\UART|Equal3~1_combout ) # (!\UART|UART|receiver|rx_data_r [0])))

	.dataa(\UART|UART|receiver|rx_data_r [0]),
	.datab(\UART|PengisianRegister~1_combout ),
	.datac(gnd),
	.datad(\UART|Equal3~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector287~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector287~0 .lut_mask = 16'h1133;
defparam \UART|Selector287~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \UART|REG_M[0]~1 (
// Equation(s):
// \UART|REG_M[0]~1_combout  = (\UART|REGA_BCD[0]~3_combout  & (((\UART|Selector287~0_combout  & \UART|Equal4~15_combout )) # (!\UART|state.RA~q )))

	.dataa(\UART|REGA_BCD[0]~3_combout ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|Selector287~0_combout ),
	.datad(\UART|Equal4~15_combout ),
	.cin(gnd),
	.combout(\UART|REG_M[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_M[0]~1 .lut_mask = 16'hA222;
defparam \UART|REG_M[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N9
dffeas \UART|REG_M[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector276~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REG_M[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_M [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_M[2] .is_wysiwyg = "true";
defparam \UART|REG_M[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \UART|CONVERT|Mux6~2 (
// Equation(s):
// \UART|CONVERT|Mux6~2_combout  = (\UART|UART|receiver|rx_data_r [0] & (!\UART|UART|receiver|rx_data_r [6] & (!\UART|UART|receiver|rx_data_r [4]))) # (!\UART|UART|receiver|rx_data_r [0] & (\UART|UART|receiver|rx_data_r [6] & (\UART|UART|receiver|rx_data_r 
// [4] & \UART|UART|receiver|rx_data_r [1])))

	.dataa(\UART|UART|receiver|rx_data_r [0]),
	.datab(\UART|UART|receiver|rx_data_r [6]),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux6~2 .lut_mask = 16'h4202;
defparam \UART|CONVERT|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \UART|CONVERT|Mux6~3 (
// Equation(s):
// \UART|CONVERT|Mux6~3_combout  = (\UART|CONVERT|Mux6~2_combout  & ((\UART|CONVERT|Mux6~0_combout ) # ((\UART|CONVERT|Mux6~1_combout  & !\UART|UART|receiver|rx_data_r [6])))) # (!\UART|CONVERT|Mux6~2_combout  & (((\UART|CONVERT|Mux6~1_combout  & 
// !\UART|UART|receiver|rx_data_r [6]))))

	.dataa(\UART|CONVERT|Mux6~2_combout ),
	.datab(\UART|CONVERT|Mux6~0_combout ),
	.datac(\UART|CONVERT|Mux6~1_combout ),
	.datad(\UART|UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux6~3 .lut_mask = 16'h88F8;
defparam \UART|CONVERT|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \UART|CONVERT|Mux6~4 (
// Equation(s):
// \UART|CONVERT|Mux6~4_combout  = ((\UART|UART|receiver|rx_data_r [7]) # (\UART|UART|receiver|rx_data_r [5] $ (!\UART|UART|receiver|rx_data_r [6]))) # (!\UART|CONVERT|Mux6~3_combout )

	.dataa(\UART|UART|receiver|rx_data_r [5]),
	.datab(\UART|CONVERT|Mux6~3_combout ),
	.datac(\UART|UART|receiver|rx_data_r [6]),
	.datad(\UART|UART|receiver|rx_data_r [7]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux6~4 .lut_mask = 16'hFFB7;
defparam \UART|CONVERT|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneive_lcell_comb \UART|Selector278~0 (
// Equation(s):
// \UART|Selector278~0_combout  = (\UART|state.RA~q  & \UART|CONVERT|Mux6~4_combout )

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(\UART|CONVERT|Mux6~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector278~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector278~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector278~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N5
dffeas \UART|REG_M[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector278~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REG_M[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_M[0] .is_wysiwyg = "true";
defparam \UART|REG_M[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \UART|CONVERT|Mux5~0 (
// Equation(s):
// \UART|CONVERT|Mux5~0_combout  = (\UART|UART|receiver|rx_data_r [0] & ((\UART|UART|receiver|rx_data_r [3] & ((\UART|UART|receiver|rx_data_r [1]))) # (!\UART|UART|receiver|rx_data_r [3] & (\UART|UART|receiver|rx_data_r [2] & !\UART|UART|receiver|rx_data_r 
// [1]))))

	.dataa(\UART|UART|receiver|rx_data_r [0]),
	.datab(\UART|UART|receiver|rx_data_r [3]),
	.datac(\UART|UART|receiver|rx_data_r [2]),
	.datad(\UART|UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux5~0 .lut_mask = 16'h8820;
defparam \UART|CONVERT|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \UART|Selector277~0 (
// Equation(s):
// \UART|Selector277~0_combout  = ((!\UART|CONVERT|Mux6~1_combout  & ((\UART|UART|receiver|rx_data_r [4]) # (!\UART|CONVERT|Mux5~0_combout )))) # (!\UART|Equal1~0_combout )

	.dataa(\UART|CONVERT|Mux6~1_combout ),
	.datab(\UART|Equal1~0_combout ),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|CONVERT|Mux5~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector277~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector277~0 .lut_mask = 16'h7377;
defparam \UART|Selector277~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneive_lcell_comb \UART|Selector277~1 (
// Equation(s):
// \UART|Selector277~1_combout  = (\UART|state.RA~q  & \UART|Selector277~0_combout )

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Selector277~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector277~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector277~1 .lut_mask = 16'hAA00;
defparam \UART|Selector277~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N17
dffeas \UART|REG_M[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector277~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_M[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_M[1] .is_wysiwyg = "true";
defparam \UART|REG_M[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneive_lcell_comb \UART|Selector6~0 (
// Equation(s):
// \UART|Selector6~0_combout  = (\UART|state_7s.s3~q  & (!\UART|REG_M [0] & ((!\UART|REG_M [1]) # (!\UART|REG_M [2]))))

	.dataa(\UART|state_7s.s3~q ),
	.datab(\UART|REG_M [2]),
	.datac(\UART|REG_M [0]),
	.datad(\UART|REG_M [1]),
	.cin(gnd),
	.combout(\UART|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector6~0 .lut_mask = 16'h020A;
defparam \UART|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
cycloneive_lcell_comb \UART|Selector6~1 (
// Equation(s):
// \UART|Selector6~1_combout  = (\UART|state_7s.s2~q ) # ((\UART|state_7s.s4~q  & !\UART|REG_M [2]))

	.dataa(\UART|state_7s.s4~q ),
	.datab(\UART|REG_M [2]),
	.datac(gnd),
	.datad(\UART|state_7s.s2~q ),
	.cin(gnd),
	.combout(\UART|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector6~1 .lut_mask = 16'hFF22;
defparam \UART|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneive_lcell_comb \UART|Mux8~0 (
// Equation(s):
// \UART|Mux8~0_combout  = (!\UART|REG_M [0] & !\UART|REG_M [1])

	.dataa(gnd),
	.datab(\UART|REG_M [0]),
	.datac(gnd),
	.datad(\UART|REG_M [1]),
	.cin(gnd),
	.combout(\UART|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux8~0 .lut_mask = 16'h0033;
defparam \UART|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneive_lcell_comb \UART|Selector6~2 (
// Equation(s):
// \UART|Selector6~2_combout  = (\UART|Selector6~0_combout ) # ((\UART|Mux8~0_combout  & ((\UART|Selector6~1_combout ) # (!\UART|state_7s.s1~q ))))

	.dataa(\UART|Selector6~0_combout ),
	.datab(\UART|state_7s.s1~q ),
	.datac(\UART|Selector6~1_combout ),
	.datad(\UART|Mux8~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector6~2 .lut_mask = 16'hFBAA;
defparam \UART|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N21
dffeas \UART|Seven_Segment[0] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[0] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneive_lcell_comb \UART|Seven_Segment[1]~0 (
// Equation(s):
// \UART|Seven_Segment[1]~0_combout  = (\UART|REG_M [2] & (\UART|REG_M [1] & \UART|REG_M [0])) # (!\UART|REG_M [2] & ((!\UART|REG_M [0])))

	.dataa(gnd),
	.datab(\UART|REG_M [1]),
	.datac(\UART|REG_M [2]),
	.datad(\UART|REG_M [0]),
	.cin(gnd),
	.combout(\UART|Seven_Segment[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Seven_Segment[1]~0 .lut_mask = 16'hC00F;
defparam \UART|Seven_Segment[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneive_lcell_comb \UART|Seven_Segment[1]~feeder (
// Equation(s):
// \UART|Seven_Segment[1]~feeder_combout  = \UART|Seven_Segment[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Seven_Segment[1]~0_combout ),
	.cin(gnd),
	.combout(\UART|Seven_Segment[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Seven_Segment[1]~feeder .lut_mask = 16'hFF00;
defparam \UART|Seven_Segment[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneive_lcell_comb \UART|Mux8~1 (
// Equation(s):
// \UART|Mux8~1_combout  = (!\UART|REG_M [0] & (!\UART|REG_M [2] & !\UART|REG_M [1]))

	.dataa(\UART|REG_M [0]),
	.datab(\UART|REG_M [2]),
	.datac(gnd),
	.datad(\UART|REG_M [1]),
	.cin(gnd),
	.combout(\UART|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux8~1 .lut_mask = 16'h0011;
defparam \UART|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \UART|Seven_Segment[1] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Seven_Segment[1]~feeder_combout ),
	.asdata(\UART|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART|state_7s.s4~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[1] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneive_lcell_comb \UART|Mux12~0 (
// Equation(s):
// \UART|Mux12~0_combout  = (\UART|REG_M [0] & \UART|REG_M [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REG_M [0]),
	.datad(\UART|REG_M [1]),
	.cin(gnd),
	.combout(\UART|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux12~0 .lut_mask = 16'hF000;
defparam \UART|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneive_lcell_comb \UART|Seven_Segment[2]~1 (
// Equation(s):
// \UART|Seven_Segment[2]~1_combout  = (\UART|REG_M [2] & (\UART|Mux12~0_combout )) # (!\UART|REG_M [2] & ((\UART|Mux8~0_combout )))

	.dataa(gnd),
	.datab(\UART|REG_M [2]),
	.datac(\UART|Mux12~0_combout ),
	.datad(\UART|Mux8~0_combout ),
	.cin(gnd),
	.combout(\UART|Seven_Segment[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Seven_Segment[2]~1 .lut_mask = 16'hF3C0;
defparam \UART|Seven_Segment[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneive_lcell_comb \UART|Seven_Segment[2]~feeder (
// Equation(s):
// \UART|Seven_Segment[2]~feeder_combout  = \UART|Seven_Segment[2]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Seven_Segment[2]~1_combout ),
	.cin(gnd),
	.combout(\UART|Seven_Segment[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Seven_Segment[2]~feeder .lut_mask = 16'hFF00;
defparam \UART|Seven_Segment[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneive_lcell_comb \UART|Mux11~0 (
// Equation(s):
// \UART|Mux11~0_combout  = (\UART|REG_M [1] & ((\UART|REG_M [2]) # (\UART|REG_M [0]))) # (!\UART|REG_M [1] & (\UART|REG_M [2] $ (!\UART|REG_M [0])))

	.dataa(gnd),
	.datab(\UART|REG_M [1]),
	.datac(\UART|REG_M [2]),
	.datad(\UART|REG_M [0]),
	.cin(gnd),
	.combout(\UART|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux11~0 .lut_mask = 16'hFCC3;
defparam \UART|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N5
dffeas \UART|Seven_Segment[2] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Seven_Segment[2]~feeder_combout ),
	.asdata(\UART|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_7s.s4~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[2] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneive_lcell_comb \UART|Mux3~0 (
// Equation(s):
// \UART|Mux3~0_combout  = (\UART|state_7s.s4~q  & ((\UART|REG_M [0]) # (\UART|REG_M [2] $ (!\UART|REG_M [1])))) # (!\UART|state_7s.s4~q  & ((\UART|REG_M [2]) # (\UART|REG_M [0] $ (!\UART|REG_M [1]))))

	.dataa(\UART|REG_M [2]),
	.datab(\UART|REG_M [0]),
	.datac(\UART|REG_M [1]),
	.datad(\UART|state_7s.s4~q ),
	.cin(gnd),
	.combout(\UART|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux3~0 .lut_mask = 16'hEDEB;
defparam \UART|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N31
dffeas \UART|Seven_Segment[3] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[3] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneive_lcell_comb \UART|Selector2~0 (
// Equation(s):
// \UART|Selector2~0_combout  = (\UART|REG_M [2] & (((!\UART|REG_M [1] & !\UART|state_7s.s4~q )))) # (!\UART|REG_M [2] & (\UART|REG_M [0] $ (((\UART|state_7s.s4~q ) # (!\UART|REG_M [1])))))

	.dataa(\UART|REG_M [2]),
	.datab(\UART|REG_M [0]),
	.datac(\UART|REG_M [1]),
	.datad(\UART|state_7s.s4~q ),
	.cin(gnd),
	.combout(\UART|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector2~0 .lut_mask = 16'h114B;
defparam \UART|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \UART|Seven_Segment[4] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[4] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneive_lcell_comb \UART|Selector1~0 (
// Equation(s):
// \UART|Selector1~0_combout  = (!\UART|REG_M [0] & (!\UART|REG_M [1] & ((!\UART|state_7s.s4~q ) # (!\UART|REG_M [2]))))

	.dataa(\UART|REG_M [2]),
	.datab(\UART|REG_M [0]),
	.datac(\UART|REG_M [1]),
	.datad(\UART|state_7s.s4~q ),
	.cin(gnd),
	.combout(\UART|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector1~0 .lut_mask = 16'h0103;
defparam \UART|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N3
dffeas \UART|Seven_Segment[5] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[5] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneive_lcell_comb \UART|Selector0~0 (
// Equation(s):
// \UART|Selector0~0_combout  = (\UART|state_7s.s4~q  & ((\UART|REG_M [1] & (\UART|REG_M [0] & !\UART|REG_M [2])) # (!\UART|REG_M [1] & ((\UART|REG_M [2])))))

	.dataa(\UART|REG_M [0]),
	.datab(\UART|REG_M [1]),
	.datac(\UART|state_7s.s4~q ),
	.datad(\UART|REG_M [2]),
	.cin(gnd),
	.combout(\UART|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector0~0 .lut_mask = 16'h3080;
defparam \UART|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneive_lcell_comb \UART|Selector0~1 (
// Equation(s):
// \UART|Selector0~1_combout  = (!\UART|Seven_Segment[1]~0_combout  & ((\UART|state_7s.s2~q ) # (!\UART|state_7s.s1~q )))

	.dataa(\UART|state_7s.s1~q ),
	.datab(\UART|state_7s.s2~q ),
	.datac(gnd),
	.datad(\UART|Seven_Segment[1]~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector0~1 .lut_mask = 16'h00DD;
defparam \UART|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneive_lcell_comb \UART|Selector0~2 (
// Equation(s):
// \UART|Selector0~2_combout  = (\UART|Selector0~0_combout ) # ((\UART|Selector0~1_combout ) # ((\UART|state_7s.s3~q  & !\UART|Seven_Segment[2]~1_combout )))

	.dataa(\UART|state_7s.s3~q ),
	.datab(\UART|Selector0~0_combout ),
	.datac(\UART|Seven_Segment[2]~1_combout ),
	.datad(\UART|Selector0~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector0~2 .lut_mask = 16'hFFCE;
defparam \UART|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \UART|Seven_Segment[6] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[6] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N11
dffeas \UART|Digit_SS[0] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|state_7s.s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Digit_SS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Digit_SS[0] .is_wysiwyg = "true";
defparam \UART|Digit_SS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneive_lcell_comb \UART|Digit_SS[1]~0 (
// Equation(s):
// \UART|Digit_SS[1]~0_combout  = !\UART|state_7s.s2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_7s.s2~q ),
	.cin(gnd),
	.combout(\UART|Digit_SS[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Digit_SS[1]~0 .lut_mask = 16'h00FF;
defparam \UART|Digit_SS[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N15
dffeas \UART|Digit_SS[1] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Digit_SS[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Digit_SS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Digit_SS[1] .is_wysiwyg = "true";
defparam \UART|Digit_SS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneive_lcell_comb \UART|Digit_SS[2]~1 (
// Equation(s):
// \UART|Digit_SS[2]~1_combout  = !\UART|state_7s.s3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_7s.s3~q ),
	.cin(gnd),
	.combout(\UART|Digit_SS[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Digit_SS[2]~1 .lut_mask = 16'h00FF;
defparam \UART|Digit_SS[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N13
dffeas \UART|Digit_SS[2] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Digit_SS[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Digit_SS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Digit_SS[2] .is_wysiwyg = "true";
defparam \UART|Digit_SS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneive_lcell_comb \UART|Digit_SS[3]~2 (
// Equation(s):
// \UART|Digit_SS[3]~2_combout  = !\UART|state_7s.s4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_7s.s4~q ),
	.cin(gnd),
	.combout(\UART|Digit_SS[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Digit_SS[3]~2 .lut_mask = 16'h00FF;
defparam \UART|Digit_SS[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N13
dffeas \UART|Digit_SS[3] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Digit_SS[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Digit_SS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Digit_SS[3] .is_wysiwyg = "true";
defparam \UART|Digit_SS[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \UART|CONVERT|Mux0~1 (
// Equation(s):
// \UART|CONVERT|Mux0~1_combout  = (\UART|UART|receiver|rx_data_r [1] & (\UART|UART|receiver|rx_data_r [3] & ((\UART|UART|receiver|rx_data_r [0]) # (!\UART|UART|receiver|rx_data_r [2])))) # (!\UART|UART|receiver|rx_data_r [1] & (\UART|UART|receiver|rx_data_r 
// [2] & (\UART|UART|receiver|rx_data_r [0])))

	.dataa(\UART|UART|receiver|rx_data_r [1]),
	.datab(\UART|UART|receiver|rx_data_r [2]),
	.datac(\UART|UART|receiver|rx_data_r [0]),
	.datad(\UART|UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux0~1 .lut_mask = 16'hE240;
defparam \UART|CONVERT|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \UART|CONVERT|Mux0~2 (
// Equation(s):
// \UART|CONVERT|Mux0~2_combout  = ((\UART|UART|receiver|rx_data_r [4] & ((\UART|UART|receiver|rx_data_r [3]))) # (!\UART|UART|receiver|rx_data_r [4] & (!\UART|CONVERT|Mux0~1_combout ))) # (!\UART|UART|receiver|rx_data_r [5])

	.dataa(\UART|CONVERT|Mux0~1_combout ),
	.datab(\UART|UART|receiver|rx_data_r [3]),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|UART|receiver|rx_data_r [5]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux0~2 .lut_mask = 16'hC5FF;
defparam \UART|CONVERT|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \UART|CONVERT|Mux3~3 (
// Equation(s):
// \UART|CONVERT|Mux3~3_combout  = (!\UART|UART|receiver|rx_data_r [0] & (\UART|UART|receiver|rx_data_r [1] & (\UART|UART|receiver|rx_data_r [4] $ (!\UART|UART|receiver|rx_data_r [3]))))

	.dataa(\UART|UART|receiver|rx_data_r [4]),
	.datab(\UART|UART|receiver|rx_data_r [3]),
	.datac(\UART|UART|receiver|rx_data_r [0]),
	.datad(\UART|UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux3~3 .lut_mask = 16'h0900;
defparam \UART|CONVERT|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \UART|CONVERT|Mux3~4 (
// Equation(s):
// \UART|CONVERT|Mux3~4_combout  = (\UART|UART|receiver|rx_data_r [6] & (((\UART|UART|receiver|rx_data_r [5]) # (!\UART|CONVERT|Mux3~3_combout )) # (!\UART|UART|receiver|rx_data_r [2])))

	.dataa(\UART|UART|receiver|rx_data_r [2]),
	.datab(\UART|UART|receiver|rx_data_r [6]),
	.datac(\UART|CONVERT|Mux3~3_combout ),
	.datad(\UART|UART|receiver|rx_data_r [5]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux3~4 .lut_mask = 16'hCC4C;
defparam \UART|CONVERT|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \UART|CONVERT|Mux0~0 (
// Equation(s):
// \UART|CONVERT|Mux0~0_combout  = (!\UART|CONVERT|Mux3~4_combout  & !\UART|UART|receiver|rx_data_r [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|CONVERT|Mux3~4_combout ),
	.datad(\UART|UART|receiver|rx_data_r [7]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux0~0 .lut_mask = 16'h000F;
defparam \UART|CONVERT|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \UART|Selector224~0 (
// Equation(s):
// \UART|Selector224~0_combout  = (\UART|state.RA~q  & (((!\UART|UART|receiver|rx_data_r [6] & \UART|CONVERT|Mux0~2_combout )) # (!\UART|CONVERT|Mux0~0_combout )))

	.dataa(\UART|UART|receiver|rx_data_r [6]),
	.datab(\UART|state.RA~q ),
	.datac(\UART|CONVERT|Mux0~2_combout ),
	.datad(\UART|CONVERT|Mux0~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector224~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector224~0 .lut_mask = 16'h40CC;
defparam \UART|Selector224~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \UART|REGA_BCD[0]~2 (
// Equation(s):
// \UART|REGA_BCD[0]~2_combout  = (\UART|REGA_BCD[0]~3_combout  & (((\UART|Selector287~0_combout  & !\UART|Equal4~15_combout )) # (!\UART|state.RA~q )))

	.dataa(\UART|REGA_BCD[0]~3_combout ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|Selector287~0_combout ),
	.datad(\UART|Equal4~15_combout ),
	.cin(gnd),
	.combout(\UART|REGA_BCD[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REGA_BCD[0]~2 .lut_mask = 16'h22A2;
defparam \UART|REGA_BCD[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \UART|REGA_BCD[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector224~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[3] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \UART|Selector220~0 (
// Equation(s):
// \UART|Selector220~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [3])

	.dataa(gnd),
	.datab(\UART|state.RA~q ),
	.datac(gnd),
	.datad(\UART|REGA_BCD [3]),
	.cin(gnd),
	.combout(\UART|Selector220~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector220~0 .lut_mask = 16'hCC00;
defparam \UART|Selector220~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \UART|REGA_BCD[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector220~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[7] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \UART|Selector216~0 (
// Equation(s):
// \UART|Selector216~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [7])

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(\UART|REGA_BCD [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector216~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector216~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector216~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \UART|REGA_BCD[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector216~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[11] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \UART|Selector212~0 (
// Equation(s):
// \UART|Selector212~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [11])

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGA_BCD [11]),
	.cin(gnd),
	.combout(\UART|Selector212~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector212~0 .lut_mask = 16'hAA00;
defparam \UART|Selector212~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \UART|REGA_BCD[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector212~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[15] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \UART|Selector208~0 (
// Equation(s):
// \UART|Selector208~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [15]),
	.cin(gnd),
	.combout(\UART|Selector208~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector208~0 .lut_mask = 16'hF000;
defparam \UART|Selector208~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \UART|REGA_BCD[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector208~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[19] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \UART|Selector204~0 (
// Equation(s):
// \UART|Selector204~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [19])

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGA_BCD [19]),
	.cin(gnd),
	.combout(\UART|Selector204~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector204~0 .lut_mask = 16'hAA00;
defparam \UART|Selector204~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \UART|REGA_BCD[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector204~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[23] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \UART|Selector200~0 (
// Equation(s):
// \UART|Selector200~0_combout  = (\UART|REGA_BCD [23] & \UART|state.RA~q )

	.dataa(\UART|REGA_BCD [23]),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector200~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector200~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector200~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \UART|REGA_BCD[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector200~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[27] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \UART|Selector196~0 (
// Equation(s):
// \UART|Selector196~0_combout  = (\UART|REGA_BCD [27] & \UART|state.RA~q )

	.dataa(\UART|REGA_BCD [27]),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector196~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector196~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector196~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \UART|REGA_BCD[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector196~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[31] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \UART|Selector192~0 (
// Equation(s):
// \UART|Selector192~0_combout  = (\UART|REGA_BCD [31] & \UART|state.RA~q )

	.dataa(\UART|REGA_BCD [31]),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector192~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector192~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector192~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \UART|REGA_BCD[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector192~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [35]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[35] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \UART|Selector188~0 (
// Equation(s):
// \UART|Selector188~0_combout  = (\UART|REGA_BCD [35] & \UART|state.RA~q )

	.dataa(gnd),
	.datab(\UART|REGA_BCD [35]),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector188~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector188~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector188~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \UART|REGA_BCD[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector188~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [39]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[39] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \UART|Selector184~0 (
// Equation(s):
// \UART|Selector184~0_combout  = (\UART|REGA_BCD [39] & \UART|state.RA~q )

	.dataa(\UART|REGA_BCD [39]),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector184~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector184~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \UART|REGA_BCD[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector184~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [43]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[43] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \UART|Selector180~0 (
// Equation(s):
// \UART|Selector180~0_combout  = (\UART|REGA_BCD [43] & \UART|state.RA~q )

	.dataa(\UART|REGA_BCD [43]),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector180~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector180~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \UART|REGA_BCD[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector180~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [47]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[47] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \UART|CONVERT|Mux2~0 (
// Equation(s):
// \UART|CONVERT|Mux2~0_combout  = (\UART|UART|receiver|rx_data_r [4] & (((!\UART|UART|receiver|rx_data_r [3]) # (!\UART|UART|receiver|rx_data_r [2])))) # (!\UART|UART|receiver|rx_data_r [4] & (\UART|UART|receiver|rx_data_r [0] & 
// (\UART|UART|receiver|rx_data_r [2])))

	.dataa(\UART|UART|receiver|rx_data_r [0]),
	.datab(\UART|UART|receiver|rx_data_r [4]),
	.datac(\UART|UART|receiver|rx_data_r [2]),
	.datad(\UART|UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux2~0 .lut_mask = 16'h2CEC;
defparam \UART|CONVERT|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \UART|CONVERT|Mux2~1 (
// Equation(s):
// \UART|CONVERT|Mux2~1_combout  = (!\UART|UART|receiver|rx_data_r [4] & (\UART|UART|receiver|rx_data_r [3] & ((\UART|UART|receiver|rx_data_r [0]) # (!\UART|UART|receiver|rx_data_r [2]))))

	.dataa(\UART|UART|receiver|rx_data_r [0]),
	.datab(\UART|UART|receiver|rx_data_r [4]),
	.datac(\UART|UART|receiver|rx_data_r [2]),
	.datad(\UART|UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux2~1 .lut_mask = 16'h2300;
defparam \UART|CONVERT|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \UART|CONVERT|Mux2~2 (
// Equation(s):
// \UART|CONVERT|Mux2~2_combout  = ((\UART|UART|receiver|rx_data_r [1] & ((!\UART|CONVERT|Mux2~1_combout ))) # (!\UART|UART|receiver|rx_data_r [1] & (!\UART|CONVERT|Mux2~0_combout ))) # (!\UART|UART|receiver|rx_data_r [5])

	.dataa(\UART|UART|receiver|rx_data_r [1]),
	.datab(\UART|CONVERT|Mux2~0_combout ),
	.datac(\UART|CONVERT|Mux2~1_combout ),
	.datad(\UART|UART|receiver|rx_data_r [5]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux2~2 .lut_mask = 16'h1BFF;
defparam \UART|CONVERT|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \UART|Selector226~0 (
// Equation(s):
// \UART|Selector226~0_combout  = (\UART|state.RA~q  & (((!\UART|UART|receiver|rx_data_r [6] & \UART|CONVERT|Mux2~2_combout )) # (!\UART|CONVERT|Mux0~0_combout )))

	.dataa(\UART|UART|receiver|rx_data_r [6]),
	.datab(\UART|state.RA~q ),
	.datac(\UART|CONVERT|Mux2~2_combout ),
	.datad(\UART|CONVERT|Mux0~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector226~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector226~0 .lut_mask = 16'h40CC;
defparam \UART|Selector226~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \UART|REGA_BCD[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector226~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[1] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \UART|Selector222~0 (
// Equation(s):
// \UART|Selector222~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [1]),
	.cin(gnd),
	.combout(\UART|Selector222~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector222~0 .lut_mask = 16'hF000;
defparam \UART|Selector222~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \UART|REGA_BCD[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector222~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[5] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \UART|Selector218~0 (
// Equation(s):
// \UART|Selector218~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [5])

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGA_BCD [5]),
	.cin(gnd),
	.combout(\UART|Selector218~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector218~0 .lut_mask = 16'hAA00;
defparam \UART|Selector218~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \UART|REGA_BCD[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector218~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[9] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \UART|Selector214~0 (
// Equation(s):
// \UART|Selector214~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [9])

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(\UART|REGA_BCD [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector214~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector214~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector214~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \UART|REGA_BCD[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector214~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[13] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \UART|Selector210~0 (
// Equation(s):
// \UART|Selector210~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [13])

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGA_BCD [13]),
	.cin(gnd),
	.combout(\UART|Selector210~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector210~0 .lut_mask = 16'hAA00;
defparam \UART|Selector210~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \UART|REGA_BCD[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector210~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[17] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \UART|Selector206~0 (
// Equation(s):
// \UART|Selector206~0_combout  = (\UART|REGA_BCD [17] & \UART|state.RA~q )

	.dataa(gnd),
	.datab(\UART|REGA_BCD [17]),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector206~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector206~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector206~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \UART|REGA_BCD[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector206~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[21] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \UART|Selector202~0 (
// Equation(s):
// \UART|Selector202~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [21]),
	.cin(gnd),
	.combout(\UART|Selector202~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector202~0 .lut_mask = 16'hF000;
defparam \UART|Selector202~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \UART|REGA_BCD[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector202~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[25] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \UART|Selector198~0 (
// Equation(s):
// \UART|Selector198~0_combout  = (\UART|REGA_BCD [25] & \UART|state.RA~q )

	.dataa(\UART|REGA_BCD [25]),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector198~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector198~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector198~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \UART|REGA_BCD[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector198~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[29] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \UART|Selector194~0 (
// Equation(s):
// \UART|Selector194~0_combout  = (\UART|REGA_BCD [29] & \UART|state.RA~q )

	.dataa(\UART|REGA_BCD [29]),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector194~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector194~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \UART|REGA_BCD[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector194~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [33]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[33] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \UART|Selector190~0 (
// Equation(s):
// \UART|Selector190~0_combout  = (\UART|REGA_BCD [33] & \UART|state.RA~q )

	.dataa(gnd),
	.datab(\UART|REGA_BCD [33]),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector190~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector190~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector190~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \UART|REGA_BCD[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector190~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [37]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[37] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \UART|Selector186~0 (
// Equation(s):
// \UART|Selector186~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [37])

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(\UART|REGA_BCD [37]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector186~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector186~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector186~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \UART|REGA_BCD[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector186~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [41]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[41] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \UART|Selector182~0 (
// Equation(s):
// \UART|Selector182~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [41])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [41]),
	.cin(gnd),
	.combout(\UART|Selector182~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector182~0 .lut_mask = 16'hF000;
defparam \UART|Selector182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \UART|REGA_BCD[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector182~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [45]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[45] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \UART|CONVERT|Mux3~0 (
// Equation(s):
// \UART|CONVERT|Mux3~0_combout  = (\UART|UART|receiver|rx_data_r [3] & (!\UART|UART|receiver|rx_data_r [2] & (\UART|UART|receiver|rx_data_r [1] $ (\UART|UART|receiver|rx_data_r [4])))) # (!\UART|UART|receiver|rx_data_r [3] & (((\UART|UART|receiver|rx_data_r 
// [4]))))

	.dataa(\UART|UART|receiver|rx_data_r [1]),
	.datab(\UART|UART|receiver|rx_data_r [2]),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux3~0 .lut_mask = 16'h12F0;
defparam \UART|CONVERT|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \UART|CONVERT|Mux3~1 (
// Equation(s):
// \UART|CONVERT|Mux3~1_combout  = (!\UART|UART|receiver|rx_data_r [4] & ((\UART|UART|receiver|rx_data_r [1] & ((\UART|UART|receiver|rx_data_r [3]))) # (!\UART|UART|receiver|rx_data_r [1] & (\UART|UART|receiver|rx_data_r [2]))))

	.dataa(\UART|UART|receiver|rx_data_r [1]),
	.datab(\UART|UART|receiver|rx_data_r [2]),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux3~1 .lut_mask = 16'h0E04;
defparam \UART|CONVERT|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \UART|CONVERT|Mux3~2 (
// Equation(s):
// \UART|CONVERT|Mux3~2_combout  = ((\UART|UART|receiver|rx_data_r [0] & ((!\UART|CONVERT|Mux3~1_combout ))) # (!\UART|UART|receiver|rx_data_r [0] & (!\UART|CONVERT|Mux3~0_combout ))) # (!\UART|UART|receiver|rx_data_r [5])

	.dataa(\UART|UART|receiver|rx_data_r [0]),
	.datab(\UART|CONVERT|Mux3~0_combout ),
	.datac(\UART|CONVERT|Mux3~1_combout ),
	.datad(\UART|UART|receiver|rx_data_r [5]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux3~2 .lut_mask = 16'h1BFF;
defparam \UART|CONVERT|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \UART|Selector227~0 (
// Equation(s):
// \UART|Selector227~0_combout  = (\UART|state.RA~q  & (((\UART|CONVERT|Mux3~2_combout  & !\UART|UART|receiver|rx_data_r [6])) # (!\UART|CONVERT|Mux0~0_combout )))

	.dataa(\UART|state.RA~q ),
	.datab(\UART|CONVERT|Mux3~2_combout ),
	.datac(\UART|UART|receiver|rx_data_r [6]),
	.datad(\UART|CONVERT|Mux0~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector227~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector227~0 .lut_mask = 16'h08AA;
defparam \UART|Selector227~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \UART|REGA_BCD[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector227~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[0] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \UART|Selector223~0 (
// Equation(s):
// \UART|Selector223~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [0]),
	.cin(gnd),
	.combout(\UART|Selector223~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector223~0 .lut_mask = 16'hF000;
defparam \UART|Selector223~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \UART|REGA_BCD[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector223~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[4] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \UART|Selector219~0 (
// Equation(s):
// \UART|Selector219~0_combout  = (\UART|REGA_BCD [4] & \UART|state.RA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGA_BCD [4]),
	.datad(\UART|state.RA~q ),
	.cin(gnd),
	.combout(\UART|Selector219~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector219~0 .lut_mask = 16'hF000;
defparam \UART|Selector219~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \UART|REGA_BCD[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector219~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[8] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \UART|Selector215~0 (
// Equation(s):
// \UART|Selector215~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [8])

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGA_BCD [8]),
	.cin(gnd),
	.combout(\UART|Selector215~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector215~0 .lut_mask = 16'hAA00;
defparam \UART|Selector215~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \UART|REGA_BCD[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector215~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[12] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \UART|Selector211~0 (
// Equation(s):
// \UART|Selector211~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [12])

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGA_BCD [12]),
	.cin(gnd),
	.combout(\UART|Selector211~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector211~0 .lut_mask = 16'hAA00;
defparam \UART|Selector211~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \UART|REGA_BCD[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector211~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[16] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \UART|Selector207~0 (
// Equation(s):
// \UART|Selector207~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [16]),
	.cin(gnd),
	.combout(\UART|Selector207~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector207~0 .lut_mask = 16'hF000;
defparam \UART|Selector207~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \UART|REGA_BCD[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector207~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[20] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \UART|Selector203~0 (
// Equation(s):
// \UART|Selector203~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [20]),
	.cin(gnd),
	.combout(\UART|Selector203~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector203~0 .lut_mask = 16'hF000;
defparam \UART|Selector203~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \UART|REGA_BCD[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector203~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[24] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \UART|Selector199~0 (
// Equation(s):
// \UART|Selector199~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [24]),
	.cin(gnd),
	.combout(\UART|Selector199~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector199~0 .lut_mask = 16'hF000;
defparam \UART|Selector199~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \UART|REGA_BCD[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector199~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[28] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \UART|Selector195~0 (
// Equation(s):
// \UART|Selector195~0_combout  = (\UART|REGA_BCD [28] & \UART|state.RA~q )

	.dataa(gnd),
	.datab(\UART|REGA_BCD [28]),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector195~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector195~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector195~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \UART|REGA_BCD[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector195~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [32]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[32] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \UART|Selector191~0 (
// Equation(s):
// \UART|Selector191~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [32])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [32]),
	.cin(gnd),
	.combout(\UART|Selector191~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector191~0 .lut_mask = 16'hF000;
defparam \UART|Selector191~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \UART|REGA_BCD[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector191~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [36]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[36] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \UART|Selector187~0 (
// Equation(s):
// \UART|Selector187~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [36])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [36]),
	.cin(gnd),
	.combout(\UART|Selector187~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector187~0 .lut_mask = 16'hF000;
defparam \UART|Selector187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \UART|REGA_BCD[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector187~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [40]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[40] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \UART|Selector183~0 (
// Equation(s):
// \UART|Selector183~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [40])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [40]),
	.cin(gnd),
	.combout(\UART|Selector183~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector183~0 .lut_mask = 16'hF000;
defparam \UART|Selector183~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \UART|REGA_BCD[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector183~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [44]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[44] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \UART|CONVERT|Mux1~0 (
// Equation(s):
// \UART|CONVERT|Mux1~0_combout  = (\UART|UART|receiver|rx_data_r [1] & ((\UART|UART|receiver|rx_data_r [2] & ((\UART|UART|receiver|rx_data_r [4]) # (!\UART|UART|receiver|rx_data_r [3]))) # (!\UART|UART|receiver|rx_data_r [2] & (\UART|UART|receiver|rx_data_r 
// [4] $ (\UART|UART|receiver|rx_data_r [3]))))) # (!\UART|UART|receiver|rx_data_r [1] & (((\UART|UART|receiver|rx_data_r [4]))))

	.dataa(\UART|UART|receiver|rx_data_r [1]),
	.datab(\UART|UART|receiver|rx_data_r [2]),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux1~0 .lut_mask = 16'hD2F8;
defparam \UART|CONVERT|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \UART|CONVERT|Mux1~1 (
// Equation(s):
// \UART|CONVERT|Mux1~1_combout  = (\UART|UART|receiver|rx_data_r [5] & ((\UART|CONVERT|Mux1~0_combout  & ((!\UART|UART|receiver|rx_data_r [2]))) # (!\UART|CONVERT|Mux1~0_combout  & (\UART|UART|receiver|rx_data_r [0] & \UART|UART|receiver|rx_data_r [2]))))

	.dataa(\UART|CONVERT|Mux1~0_combout ),
	.datab(\UART|UART|receiver|rx_data_r [0]),
	.datac(\UART|UART|receiver|rx_data_r [2]),
	.datad(\UART|UART|receiver|rx_data_r [5]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux1~1 .lut_mask = 16'h4A00;
defparam \UART|CONVERT|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \UART|CONVERT|Mux1~2 (
// Equation(s):
// \UART|CONVERT|Mux1~2_combout  = (\UART|UART|receiver|rx_data_r [7]) # ((\UART|CONVERT|Mux3~4_combout ) # ((!\UART|CONVERT|Mux1~1_combout  & !\UART|UART|receiver|rx_data_r [6])))

	.dataa(\UART|CONVERT|Mux1~1_combout ),
	.datab(\UART|UART|receiver|rx_data_r [7]),
	.datac(\UART|CONVERT|Mux3~4_combout ),
	.datad(\UART|UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux1~2 .lut_mask = 16'hFCFD;
defparam \UART|CONVERT|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \UART|Selector225~0 (
// Equation(s):
// \UART|Selector225~0_combout  = (\UART|state.RA~q  & \UART|CONVERT|Mux1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|CONVERT|Mux1~2_combout ),
	.cin(gnd),
	.combout(\UART|Selector225~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector225~0 .lut_mask = 16'hF000;
defparam \UART|Selector225~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \UART|REGA_BCD[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector225~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[2] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \UART|Selector221~0 (
// Equation(s):
// \UART|Selector221~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [2])

	.dataa(gnd),
	.datab(\UART|state.RA~q ),
	.datac(gnd),
	.datad(\UART|REGA_BCD [2]),
	.cin(gnd),
	.combout(\UART|Selector221~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector221~0 .lut_mask = 16'hCC00;
defparam \UART|Selector221~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \UART|REGA_BCD[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector221~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[6] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \UART|Selector217~0 (
// Equation(s):
// \UART|Selector217~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [6])

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGA_BCD [6]),
	.cin(gnd),
	.combout(\UART|Selector217~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector217~0 .lut_mask = 16'hAA00;
defparam \UART|Selector217~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \UART|REGA_BCD[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector217~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[10] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \UART|Selector213~0 (
// Equation(s):
// \UART|Selector213~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [10])

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGA_BCD [10]),
	.cin(gnd),
	.combout(\UART|Selector213~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector213~0 .lut_mask = 16'hAA00;
defparam \UART|Selector213~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \UART|REGA_BCD[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector213~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[14] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \UART|Selector209~0 (
// Equation(s):
// \UART|Selector209~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [14]),
	.cin(gnd),
	.combout(\UART|Selector209~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector209~0 .lut_mask = 16'hF000;
defparam \UART|Selector209~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \UART|REGA_BCD[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector209~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[18] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \UART|Selector205~0 (
// Equation(s):
// \UART|Selector205~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [18])

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(\UART|REGA_BCD [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector205~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector205~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector205~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \UART|REGA_BCD[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector205~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[22] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \UART|Selector201~0 (
// Equation(s):
// \UART|Selector201~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [22]),
	.cin(gnd),
	.combout(\UART|Selector201~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector201~0 .lut_mask = 16'hF000;
defparam \UART|Selector201~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \UART|REGA_BCD[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector201~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[26] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \UART|Selector197~0 (
// Equation(s):
// \UART|Selector197~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [26]),
	.cin(gnd),
	.combout(\UART|Selector197~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector197~0 .lut_mask = 16'hF000;
defparam \UART|Selector197~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \UART|REGA_BCD[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector197~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[30] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \UART|Selector193~0 (
// Equation(s):
// \UART|Selector193~0_combout  = (\UART|REGA_BCD [30] & \UART|state.RA~q )

	.dataa(\UART|REGA_BCD [30]),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector193~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector193~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \UART|REGA_BCD[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector193~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [34]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[34] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \UART|Selector189~0 (
// Equation(s):
// \UART|Selector189~0_combout  = (\UART|REGA_BCD [34] & \UART|state.RA~q )

	.dataa(\UART|REGA_BCD [34]),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector189~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector189~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector189~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \UART|REGA_BCD[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector189~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [38]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[38] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \UART|Selector185~0 (
// Equation(s):
// \UART|Selector185~0_combout  = (\UART|REGA_BCD [38] & \UART|state.RA~q )

	.dataa(\UART|REGA_BCD [38]),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector185~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector185~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector185~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \UART|REGA_BCD[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector185~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [42]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[42] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \UART|Selector181~0 (
// Equation(s):
// \UART|Selector181~0_combout  = (\UART|state.RA~q  & \UART|REGA_BCD [42])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REGA_BCD [42]),
	.cin(gnd),
	.combout(\UART|Selector181~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector181~0 .lut_mask = 16'hF000;
defparam \UART|Selector181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \UART|REGA_BCD[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector181~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGA_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGA_BCD [46]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGA_BCD[46] .is_wysiwyg = "true";
defparam \UART|REGA_BCD[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \UART|Mult9|mult_core|romout[0][20]~7 (
// Equation(s):
// \UART|Mult9|mult_core|romout[0][20]~7_combout  = (\UART|REGA_BCD [45] & (((\UART|REGA_BCD [46])))) # (!\UART|REGA_BCD [45] & ((\UART|REGA_BCD [44] & ((\UART|REGA_BCD [46]))) # (!\UART|REGA_BCD [44] & (\UART|REGA_BCD [47] & !\UART|REGA_BCD [46]))))

	.dataa(\UART|REGA_BCD [47]),
	.datab(\UART|REGA_BCD [45]),
	.datac(\UART|REGA_BCD [44]),
	.datad(\UART|REGA_BCD [46]),
	.cin(gnd),
	.combout(\UART|Mult9|mult_core|romout[0][20]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult9|mult_core|romout[0][20]~7 .lut_mask = 16'hFC02;
defparam \UART|Mult9|mult_core|romout[0][20]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \UART|Mult8|mult_core|romout[0][20]~8 (
// Equation(s):
// \UART|Mult8|mult_core|romout[0][20]~8_combout  = (\UART|REGA_BCD [43] & ((\UART|REGA_BCD [40]) # ((\UART|REGA_BCD [42]) # (\UART|REGA_BCD [41]))))

	.dataa(\UART|REGA_BCD [40]),
	.datab(\UART|REGA_BCD [42]),
	.datac(\UART|REGA_BCD [41]),
	.datad(\UART|REGA_BCD [43]),
	.cin(gnd),
	.combout(\UART|Mult8|mult_core|romout[0][20]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult8|mult_core|romout[0][20]~8 .lut_mask = 16'hFE00;
defparam \UART|Mult8|mult_core|romout[0][20]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \UART|Mult7|mult_core|romout[0][19]~8 (
// Equation(s):
// \UART|Mult7|mult_core|romout[0][19]~8_combout  = (\UART|REGA_BCD [39] & ((\UART|REGA_BCD [38]) # ((\UART|REGA_BCD [37]) # (\UART|REGA_BCD [36]))))

	.dataa(\UART|REGA_BCD [38]),
	.datab(\UART|REGA_BCD [39]),
	.datac(\UART|REGA_BCD [37]),
	.datad(\UART|REGA_BCD [36]),
	.cin(gnd),
	.combout(\UART|Mult7|mult_core|romout[0][19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult7|mult_core|romout[0][19]~8 .lut_mask = 16'hCCC8;
defparam \UART|Mult7|mult_core|romout[0][19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \UART|Mult6|mult_core|romout[0][18]~8 (
// Equation(s):
// \UART|Mult6|mult_core|romout[0][18]~8_combout  = (\UART|REGA_BCD [35] & ((\UART|REGA_BCD [34]) # ((\UART|REGA_BCD [33]) # (\UART|REGA_BCD [32]))))

	.dataa(\UART|REGA_BCD [34]),
	.datab(\UART|REGA_BCD [35]),
	.datac(\UART|REGA_BCD [33]),
	.datad(\UART|REGA_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult6|mult_core|romout[0][18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult6|mult_core|romout[0][18]~8 .lut_mask = 16'hCCC8;
defparam \UART|Mult6|mult_core|romout[0][18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \UART|Mult4|mult_core|romout[0][16]~8 (
// Equation(s):
// \UART|Mult4|mult_core|romout[0][16]~8_combout  = (\UART|REGA_BCD [27] & ((\UART|REGA_BCD [26]) # ((\UART|REGA_BCD [25]) # (\UART|REGA_BCD [24]))))

	.dataa(\UART|REGA_BCD [26]),
	.datab(\UART|REGA_BCD [27]),
	.datac(\UART|REGA_BCD [25]),
	.datad(\UART|REGA_BCD [24]),
	.cin(gnd),
	.combout(\UART|Mult4|mult_core|romout[0][16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult4|mult_core|romout[0][16]~8 .lut_mask = 16'hCCC8;
defparam \UART|Mult4|mult_core|romout[0][16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \UART|Mult3|mult_core|romout[0][15]~8 (
// Equation(s):
// \UART|Mult3|mult_core|romout[0][15]~8_combout  = (\UART|REGA_BCD [23] & ((\UART|REGA_BCD [21]) # ((\UART|REGA_BCD [22]) # (\UART|REGA_BCD [20]))))

	.dataa(\UART|REGA_BCD [21]),
	.datab(\UART|REGA_BCD [22]),
	.datac(\UART|REGA_BCD [20]),
	.datad(\UART|REGA_BCD [23]),
	.cin(gnd),
	.combout(\UART|Mult3|mult_core|romout[0][15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult3|mult_core|romout[0][15]~8 .lut_mask = 16'hFE00;
defparam \UART|Mult3|mult_core|romout[0][15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \UART|Mult1|mult_core|romout[0][13]~8 (
// Equation(s):
// \UART|Mult1|mult_core|romout[0][13]~8_combout  = (\UART|REGA_BCD [15] & ((\UART|REGA_BCD [12]) # ((\UART|REGA_BCD [13]) # (\UART|REGA_BCD [14]))))

	.dataa(\UART|REGA_BCD [12]),
	.datab(\UART|REGA_BCD [13]),
	.datac(\UART|REGA_BCD [15]),
	.datad(\UART|REGA_BCD [14]),
	.cin(gnd),
	.combout(\UART|Mult1|mult_core|romout[0][13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult1|mult_core|romout[0][13]~8 .lut_mask = 16'hF0E0;
defparam \UART|Mult1|mult_core|romout[0][13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \UART|Mult1|mult_core|romout[0][12]~7 (
// Equation(s):
// \UART|Mult1|mult_core|romout[0][12]~7_combout  = (\UART|REGA_BCD [13] & (\UART|REGA_BCD [14])) # (!\UART|REGA_BCD [13] & ((\UART|REGA_BCD [14] & ((\UART|REGA_BCD [12]))) # (!\UART|REGA_BCD [14] & (\UART|REGA_BCD [15] & !\UART|REGA_BCD [12]))))

	.dataa(\UART|REGA_BCD [13]),
	.datab(\UART|REGA_BCD [14]),
	.datac(\UART|REGA_BCD [15]),
	.datad(\UART|REGA_BCD [12]),
	.cin(gnd),
	.combout(\UART|Mult1|mult_core|romout[0][12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult1|mult_core|romout[0][12]~7 .lut_mask = 16'hCC98;
defparam \UART|Mult1|mult_core|romout[0][12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \UART|Mult1|mult_core|romout[0][11]~6 (
// Equation(s):
// \UART|Mult1|mult_core|romout[0][11]~6_combout  = (\UART|REGA_BCD [12] & (\UART|REGA_BCD [13])) # (!\UART|REGA_BCD [12] & (!\UART|REGA_BCD [13] & ((\UART|REGA_BCD [15]) # (\UART|REGA_BCD [14]))))

	.dataa(\UART|REGA_BCD [12]),
	.datab(\UART|REGA_BCD [13]),
	.datac(\UART|REGA_BCD [15]),
	.datad(\UART|REGA_BCD [14]),
	.cin(gnd),
	.combout(\UART|Mult1|mult_core|romout[0][11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult1|mult_core|romout[0][11]~6 .lut_mask = 16'h9998;
defparam \UART|Mult1|mult_core|romout[0][11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \UART|Mult0|mult_core|romout[0][10]~5 (
// Equation(s):
// \UART|Mult0|mult_core|romout[0][10]~5_combout  = (\UART|REGA_BCD [11] & ((\UART|REGA_BCD [10]) # ((\UART|REGA_BCD [9] & \UART|REGA_BCD [8]))))

	.dataa(\UART|REGA_BCD [9]),
	.datab(\UART|REGA_BCD [10]),
	.datac(\UART|REGA_BCD [8]),
	.datad(\UART|REGA_BCD [11]),
	.cin(gnd),
	.combout(\UART|Mult0|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult0|mult_core|romout[0][10]~5 .lut_mask = 16'hEC00;
defparam \UART|Mult0|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \UART|Mult0|mult_core|romout[0][9]~4 (
// Equation(s):
// \UART|Mult0|mult_core|romout[0][9]~4_combout  = (\UART|REGA_BCD [11] & (!\UART|REGA_BCD [10] & ((!\UART|REGA_BCD [9]) # (!\UART|REGA_BCD [8])))) # (!\UART|REGA_BCD [11] & (((\UART|REGA_BCD [10] & \UART|REGA_BCD [9]))))

	.dataa(\UART|REGA_BCD [8]),
	.datab(\UART|REGA_BCD [11]),
	.datac(\UART|REGA_BCD [10]),
	.datad(\UART|REGA_BCD [9]),
	.cin(gnd),
	.combout(\UART|Mult0|mult_core|romout[0][9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult0|mult_core|romout[0][9]~4 .lut_mask = 16'h340C;
defparam \UART|Mult0|mult_core|romout[0][9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \UART|Mult0|mult_core|romout[0][8]~3 (
// Equation(s):
// \UART|Mult0|mult_core|romout[0][8]~3_combout  = (\UART|REGA_BCD [10] & ((\UART|REGA_BCD [11] & ((\UART|REGA_BCD [8]) # (\UART|REGA_BCD [9]))) # (!\UART|REGA_BCD [11] & ((!\UART|REGA_BCD [9]))))) # (!\UART|REGA_BCD [10] & (\UART|REGA_BCD [11] $ 
// (((\UART|REGA_BCD [8] & \UART|REGA_BCD [9])))))

	.dataa(\UART|REGA_BCD [8]),
	.datab(\UART|REGA_BCD [10]),
	.datac(\UART|REGA_BCD [11]),
	.datad(\UART|REGA_BCD [9]),
	.cin(gnd),
	.combout(\UART|Mult0|mult_core|romout[0][8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult0|mult_core|romout[0][8]~3 .lut_mask = 16'hD2BC;
defparam \UART|Mult0|mult_core|romout[0][8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \UART|Add0~3 (
// Equation(s):
// \UART|Add0~3_combout  = (\UART|REGA_BCD [6] & ((\UART|REGA_BCD [5] & ((\UART|REGA_BCD [7]) # (\UART|REGA_BCD [4]))) # (!\UART|REGA_BCD [5] & (\UART|REGA_BCD [7] & \UART|REGA_BCD [4]))))

	.dataa(\UART|REGA_BCD [5]),
	.datab(\UART|REGA_BCD [6]),
	.datac(\UART|REGA_BCD [7]),
	.datad(\UART|REGA_BCD [4]),
	.cin(gnd),
	.combout(\UART|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add0~3 .lut_mask = 16'hC880;
defparam \UART|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \UART|Add0~2 (
// Equation(s):
// \UART|Add0~2_combout  = (\UART|REGA_BCD [5] & ((\UART|REGA_BCD [7]) # ((\UART|REGA_BCD [6] & \UART|REGA_BCD [4])))) # (!\UART|REGA_BCD [5] & (\UART|REGA_BCD [6] & (\UART|REGA_BCD [7] & \UART|REGA_BCD [4])))

	.dataa(\UART|REGA_BCD [5]),
	.datab(\UART|REGA_BCD [6]),
	.datac(\UART|REGA_BCD [7]),
	.datad(\UART|REGA_BCD [4]),
	.cin(gnd),
	.combout(\UART|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add0~2 .lut_mask = 16'hE8A0;
defparam \UART|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \UART|Add0~1 (
// Equation(s):
// \UART|Add0~1_combout  = \UART|REGA_BCD [5] $ (\UART|REGA_BCD [7] $ (((\UART|REGA_BCD [4] & \UART|REGA_BCD [6]))))

	.dataa(\UART|REGA_BCD [5]),
	.datab(\UART|REGA_BCD [7]),
	.datac(\UART|REGA_BCD [4]),
	.datad(\UART|REGA_BCD [6]),
	.cin(gnd),
	.combout(\UART|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add0~1 .lut_mask = 16'h9666;
defparam \UART|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \UART|Add0~0 (
// Equation(s):
// \UART|Add0~0_combout  = \UART|REGA_BCD [6] $ (\UART|REGA_BCD [4])

	.dataa(gnd),
	.datab(\UART|REGA_BCD [6]),
	.datac(gnd),
	.datad(\UART|REGA_BCD [4]),
	.cin(gnd),
	.combout(\UART|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add0~0 .lut_mask = 16'h33CC;
defparam \UART|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \UART|Add1~0 (
// Equation(s):
// \UART|Add1~0_combout  = (\UART|REGA_BCD [1] & (\UART|REGA_BCD [4] $ (VCC))) # (!\UART|REGA_BCD [1] & (\UART|REGA_BCD [4] & VCC))
// \UART|Add1~1  = CARRY((\UART|REGA_BCD [1] & \UART|REGA_BCD [4]))

	.dataa(\UART|REGA_BCD [1]),
	.datab(\UART|REGA_BCD [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add1~0_combout ),
	.cout(\UART|Add1~1 ));
// synopsys translate_off
defparam \UART|Add1~0 .lut_mask = 16'h6688;
defparam \UART|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \UART|Add1~2 (
// Equation(s):
// \UART|Add1~2_combout  = (\UART|REGA_BCD [5] & ((\UART|REGA_BCD [2] & (\UART|Add1~1  & VCC)) # (!\UART|REGA_BCD [2] & (!\UART|Add1~1 )))) # (!\UART|REGA_BCD [5] & ((\UART|REGA_BCD [2] & (!\UART|Add1~1 )) # (!\UART|REGA_BCD [2] & ((\UART|Add1~1 ) # 
// (GND)))))
// \UART|Add1~3  = CARRY((\UART|REGA_BCD [5] & (!\UART|REGA_BCD [2] & !\UART|Add1~1 )) # (!\UART|REGA_BCD [5] & ((!\UART|Add1~1 ) # (!\UART|REGA_BCD [2]))))

	.dataa(\UART|REGA_BCD [5]),
	.datab(\UART|REGA_BCD [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add1~1 ),
	.combout(\UART|Add1~2_combout ),
	.cout(\UART|Add1~3 ));
// synopsys translate_off
defparam \UART|Add1~2 .lut_mask = 16'h9617;
defparam \UART|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \UART|Add1~4 (
// Equation(s):
// \UART|Add1~4_combout  = ((\UART|Add0~0_combout  $ (\UART|REGA_BCD [3] $ (!\UART|Add1~3 )))) # (GND)
// \UART|Add1~5  = CARRY((\UART|Add0~0_combout  & ((\UART|REGA_BCD [3]) # (!\UART|Add1~3 ))) # (!\UART|Add0~0_combout  & (\UART|REGA_BCD [3] & !\UART|Add1~3 )))

	.dataa(\UART|Add0~0_combout ),
	.datab(\UART|REGA_BCD [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add1~3 ),
	.combout(\UART|Add1~4_combout ),
	.cout(\UART|Add1~5 ));
// synopsys translate_off
defparam \UART|Add1~4 .lut_mask = 16'h698E;
defparam \UART|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \UART|Add1~6 (
// Equation(s):
// \UART|Add1~6_combout  = (\UART|Add0~1_combout  & (!\UART|Add1~5 )) # (!\UART|Add0~1_combout  & ((\UART|Add1~5 ) # (GND)))
// \UART|Add1~7  = CARRY((!\UART|Add1~5 ) # (!\UART|Add0~1_combout ))

	.dataa(\UART|Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add1~5 ),
	.combout(\UART|Add1~6_combout ),
	.cout(\UART|Add1~7 ));
// synopsys translate_off
defparam \UART|Add1~6 .lut_mask = 16'h5A5F;
defparam \UART|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \UART|Add1~8 (
// Equation(s):
// \UART|Add1~8_combout  = (\UART|Add1~7  & ((\UART|Add0~2_combout  $ (\UART|REGA_BCD [6])))) # (!\UART|Add1~7  & (\UART|Add0~2_combout  $ (\UART|REGA_BCD [6] $ (VCC))))
// \UART|Add1~9  = CARRY((!\UART|Add1~7  & (\UART|Add0~2_combout  $ (\UART|REGA_BCD [6]))))

	.dataa(\UART|Add0~2_combout ),
	.datab(\UART|REGA_BCD [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add1~7 ),
	.combout(\UART|Add1~8_combout ),
	.cout(\UART|Add1~9 ));
// synopsys translate_off
defparam \UART|Add1~8 .lut_mask = 16'h6906;
defparam \UART|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \UART|Add1~10 (
// Equation(s):
// \UART|Add1~10_combout  = (\UART|Add1~9  & (\UART|REGA_BCD [7] $ ((!\UART|Add0~3_combout )))) # (!\UART|Add1~9  & ((\UART|REGA_BCD [7] $ (\UART|Add0~3_combout )) # (GND)))
// \UART|Add1~11  = CARRY((\UART|REGA_BCD [7] $ (!\UART|Add0~3_combout )) # (!\UART|Add1~9 ))

	.dataa(\UART|REGA_BCD [7]),
	.datab(\UART|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add1~9 ),
	.combout(\UART|Add1~10_combout ),
	.cout(\UART|Add1~11 ));
// synopsys translate_off
defparam \UART|Add1~10 .lut_mask = 16'h969F;
defparam \UART|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \UART|Add1~12 (
// Equation(s):
// \UART|Add1~12_combout  = \UART|Add1~11  $ (((!\UART|REGA_BCD [7]) # (!\UART|Add0~3_combout )))

	.dataa(gnd),
	.datab(\UART|Add0~3_combout ),
	.datac(gnd),
	.datad(\UART|REGA_BCD [7]),
	.cin(\UART|Add1~11 ),
	.combout(\UART|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add1~12 .lut_mask = 16'hC30F;
defparam \UART|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \UART|Mult0|mult_core|romout[0][7]~2 (
// Equation(s):
// \UART|Mult0|mult_core|romout[0][7]~2_combout  = \UART|REGA_BCD [10] $ (((\UART|REGA_BCD [8] & (!\UART|REGA_BCD [9] & \UART|REGA_BCD [11])) # (!\UART|REGA_BCD [8] & (\UART|REGA_BCD [9]))))

	.dataa(\UART|REGA_BCD [8]),
	.datab(\UART|REGA_BCD [10]),
	.datac(\UART|REGA_BCD [9]),
	.datad(\UART|REGA_BCD [11]),
	.cin(gnd),
	.combout(\UART|Mult0|mult_core|romout[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult0|mult_core|romout[0][7]~2 .lut_mask = 16'h969C;
defparam \UART|Mult0|mult_core|romout[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \UART|Mult0|mult_core|romout[0][6]~1 (
// Equation(s):
// \UART|Mult0|mult_core|romout[0][6]~1_combout  = \UART|REGA_BCD [9] $ (((\UART|REGA_BCD [8] & !\UART|REGA_BCD [11])))

	.dataa(\UART|REGA_BCD [8]),
	.datab(gnd),
	.datac(\UART|REGA_BCD [11]),
	.datad(\UART|REGA_BCD [9]),
	.cin(gnd),
	.combout(\UART|Mult0|mult_core|romout[0][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult0|mult_core|romout[0][6]~1 .lut_mask = 16'hF50A;
defparam \UART|Mult0|mult_core|romout[0][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \UART|Mult0|mult_core|romout[0][5]~0 (
// Equation(s):
// \UART|Mult0|mult_core|romout[0][5]~0_combout  = \UART|REGA_BCD [8] $ (\UART|REGA_BCD [11])

	.dataa(\UART|REGA_BCD [8]),
	.datab(gnd),
	.datac(\UART|REGA_BCD [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Mult0|mult_core|romout[0][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult0|mult_core|romout[0][5]~0 .lut_mask = 16'h5A5A;
defparam \UART|Mult0|mult_core|romout[0][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \UART|Add2~0 (
// Equation(s):
// \UART|Add2~0_combout  = (\UART|REGA_BCD [8] & (\UART|Add1~2_combout  $ (VCC))) # (!\UART|REGA_BCD [8] & (\UART|Add1~2_combout  & VCC))
// \UART|Add2~1  = CARRY((\UART|REGA_BCD [8] & \UART|Add1~2_combout ))

	.dataa(\UART|REGA_BCD [8]),
	.datab(\UART|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add2~0_combout ),
	.cout(\UART|Add2~1 ));
// synopsys translate_off
defparam \UART|Add2~0 .lut_mask = 16'h6688;
defparam \UART|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \UART|Add2~2 (
// Equation(s):
// \UART|Add2~2_combout  = (\UART|REGA_BCD [9] & ((\UART|Add1~4_combout  & (\UART|Add2~1  & VCC)) # (!\UART|Add1~4_combout  & (!\UART|Add2~1 )))) # (!\UART|REGA_BCD [9] & ((\UART|Add1~4_combout  & (!\UART|Add2~1 )) # (!\UART|Add1~4_combout  & ((\UART|Add2~1 
// ) # (GND)))))
// \UART|Add2~3  = CARRY((\UART|REGA_BCD [9] & (!\UART|Add1~4_combout  & !\UART|Add2~1 )) # (!\UART|REGA_BCD [9] & ((!\UART|Add2~1 ) # (!\UART|Add1~4_combout ))))

	.dataa(\UART|REGA_BCD [9]),
	.datab(\UART|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add2~1 ),
	.combout(\UART|Add2~2_combout ),
	.cout(\UART|Add2~3 ));
// synopsys translate_off
defparam \UART|Add2~2 .lut_mask = 16'h9617;
defparam \UART|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \UART|Add2~4 (
// Equation(s):
// \UART|Add2~4_combout  = ((\UART|Add1~6_combout  $ (\UART|REGA_BCD [10] $ (!\UART|Add2~3 )))) # (GND)
// \UART|Add2~5  = CARRY((\UART|Add1~6_combout  & ((\UART|REGA_BCD [10]) # (!\UART|Add2~3 ))) # (!\UART|Add1~6_combout  & (\UART|REGA_BCD [10] & !\UART|Add2~3 )))

	.dataa(\UART|Add1~6_combout ),
	.datab(\UART|REGA_BCD [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add2~3 ),
	.combout(\UART|Add2~4_combout ),
	.cout(\UART|Add2~5 ));
// synopsys translate_off
defparam \UART|Add2~4 .lut_mask = 16'h698E;
defparam \UART|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \UART|Add2~6 (
// Equation(s):
// \UART|Add2~6_combout  = (\UART|Mult0|mult_core|romout[0][5]~0_combout  & ((\UART|Add1~8_combout  & (\UART|Add2~5  & VCC)) # (!\UART|Add1~8_combout  & (!\UART|Add2~5 )))) # (!\UART|Mult0|mult_core|romout[0][5]~0_combout  & ((\UART|Add1~8_combout  & 
// (!\UART|Add2~5 )) # (!\UART|Add1~8_combout  & ((\UART|Add2~5 ) # (GND)))))
// \UART|Add2~7  = CARRY((\UART|Mult0|mult_core|romout[0][5]~0_combout  & (!\UART|Add1~8_combout  & !\UART|Add2~5 )) # (!\UART|Mult0|mult_core|romout[0][5]~0_combout  & ((!\UART|Add2~5 ) # (!\UART|Add1~8_combout ))))

	.dataa(\UART|Mult0|mult_core|romout[0][5]~0_combout ),
	.datab(\UART|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add2~5 ),
	.combout(\UART|Add2~6_combout ),
	.cout(\UART|Add2~7 ));
// synopsys translate_off
defparam \UART|Add2~6 .lut_mask = 16'h9617;
defparam \UART|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \UART|Add2~8 (
// Equation(s):
// \UART|Add2~8_combout  = ((\UART|Mult0|mult_core|romout[0][6]~1_combout  $ (\UART|Add1~10_combout  $ (!\UART|Add2~7 )))) # (GND)
// \UART|Add2~9  = CARRY((\UART|Mult0|mult_core|romout[0][6]~1_combout  & ((\UART|Add1~10_combout ) # (!\UART|Add2~7 ))) # (!\UART|Mult0|mult_core|romout[0][6]~1_combout  & (\UART|Add1~10_combout  & !\UART|Add2~7 )))

	.dataa(\UART|Mult0|mult_core|romout[0][6]~1_combout ),
	.datab(\UART|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add2~7 ),
	.combout(\UART|Add2~8_combout ),
	.cout(\UART|Add2~9 ));
// synopsys translate_off
defparam \UART|Add2~8 .lut_mask = 16'h698E;
defparam \UART|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \UART|Add2~10 (
// Equation(s):
// \UART|Add2~10_combout  = (\UART|Add1~12_combout  & ((\UART|Mult0|mult_core|romout[0][7]~2_combout  & (\UART|Add2~9  & VCC)) # (!\UART|Mult0|mult_core|romout[0][7]~2_combout  & (!\UART|Add2~9 )))) # (!\UART|Add1~12_combout  & 
// ((\UART|Mult0|mult_core|romout[0][7]~2_combout  & (!\UART|Add2~9 )) # (!\UART|Mult0|mult_core|romout[0][7]~2_combout  & ((\UART|Add2~9 ) # (GND)))))
// \UART|Add2~11  = CARRY((\UART|Add1~12_combout  & (!\UART|Mult0|mult_core|romout[0][7]~2_combout  & !\UART|Add2~9 )) # (!\UART|Add1~12_combout  & ((!\UART|Add2~9 ) # (!\UART|Mult0|mult_core|romout[0][7]~2_combout ))))

	.dataa(\UART|Add1~12_combout ),
	.datab(\UART|Mult0|mult_core|romout[0][7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add2~9 ),
	.combout(\UART|Add2~10_combout ),
	.cout(\UART|Add2~11 ));
// synopsys translate_off
defparam \UART|Add2~10 .lut_mask = 16'h9617;
defparam \UART|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \UART|Add2~12 (
// Equation(s):
// \UART|Add2~12_combout  = (\UART|Mult0|mult_core|romout[0][8]~3_combout  & (\UART|Add2~11  $ (GND))) # (!\UART|Mult0|mult_core|romout[0][8]~3_combout  & (!\UART|Add2~11  & VCC))
// \UART|Add2~13  = CARRY((\UART|Mult0|mult_core|romout[0][8]~3_combout  & !\UART|Add2~11 ))

	.dataa(gnd),
	.datab(\UART|Mult0|mult_core|romout[0][8]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add2~11 ),
	.combout(\UART|Add2~12_combout ),
	.cout(\UART|Add2~13 ));
// synopsys translate_off
defparam \UART|Add2~12 .lut_mask = 16'hC30C;
defparam \UART|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \UART|Add2~14 (
// Equation(s):
// \UART|Add2~14_combout  = (\UART|Mult0|mult_core|romout[0][9]~4_combout  & (!\UART|Add2~13 )) # (!\UART|Mult0|mult_core|romout[0][9]~4_combout  & ((\UART|Add2~13 ) # (GND)))
// \UART|Add2~15  = CARRY((!\UART|Add2~13 ) # (!\UART|Mult0|mult_core|romout[0][9]~4_combout ))

	.dataa(gnd),
	.datab(\UART|Mult0|mult_core|romout[0][9]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add2~13 ),
	.combout(\UART|Add2~14_combout ),
	.cout(\UART|Add2~15 ));
// synopsys translate_off
defparam \UART|Add2~14 .lut_mask = 16'h3C3F;
defparam \UART|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \UART|Add2~16 (
// Equation(s):
// \UART|Add2~16_combout  = (\UART|Mult0|mult_core|romout[0][10]~5_combout  & (\UART|Add2~15  $ (GND))) # (!\UART|Mult0|mult_core|romout[0][10]~5_combout  & (!\UART|Add2~15  & VCC))
// \UART|Add2~17  = CARRY((\UART|Mult0|mult_core|romout[0][10]~5_combout  & !\UART|Add2~15 ))

	.dataa(gnd),
	.datab(\UART|Mult0|mult_core|romout[0][10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add2~15 ),
	.combout(\UART|Add2~16_combout ),
	.cout(\UART|Add2~17 ));
// synopsys translate_off
defparam \UART|Add2~16 .lut_mask = 16'hC30C;
defparam \UART|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \UART|Add2~18 (
// Equation(s):
// \UART|Add2~18_combout  = \UART|Add2~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add2~17 ),
	.combout(\UART|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add2~18 .lut_mask = 16'hF0F0;
defparam \UART|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \UART|Mult1|mult_core|romout[0][10]~5 (
// Equation(s):
// \UART|Mult1|mult_core|romout[0][10]~5_combout  = (!\UART|REGA_BCD [12] & ((\UART|REGA_BCD [13]) # ((\UART|REGA_BCD [15]) # (\UART|REGA_BCD [14]))))

	.dataa(\UART|REGA_BCD [12]),
	.datab(\UART|REGA_BCD [13]),
	.datac(\UART|REGA_BCD [15]),
	.datad(\UART|REGA_BCD [14]),
	.cin(gnd),
	.combout(\UART|Mult1|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult1|mult_core|romout[0][10]~5 .lut_mask = 16'h5554;
defparam \UART|Mult1|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \UART|Mult1|mult_core|romout[0][9]~4 (
// Equation(s):
// \UART|Mult1|mult_core|romout[0][9]~4_combout  = (\UART|REGA_BCD [12]) # ((\UART|REGA_BCD [13]) # ((\UART|REGA_BCD [15]) # (\UART|REGA_BCD [14])))

	.dataa(\UART|REGA_BCD [12]),
	.datab(\UART|REGA_BCD [13]),
	.datac(\UART|REGA_BCD [15]),
	.datad(\UART|REGA_BCD [14]),
	.cin(gnd),
	.combout(\UART|Mult1|mult_core|romout[0][9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult1|mult_core|romout[0][9]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult1|mult_core|romout[0][9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \UART|Mult1|mult_core|romout[0][8]~3 (
// Equation(s):
// \UART|Mult1|mult_core|romout[0][8]~3_combout  = (\UART|REGA_BCD [15] & (!\UART|REGA_BCD [14] & ((!\UART|REGA_BCD [13]) # (!\UART|REGA_BCD [12])))) # (!\UART|REGA_BCD [15] & ((\UART|REGA_BCD [12]) # ((\UART|REGA_BCD [13]) # (\UART|REGA_BCD [14]))))

	.dataa(\UART|REGA_BCD [12]),
	.datab(\UART|REGA_BCD [13]),
	.datac(\UART|REGA_BCD [15]),
	.datad(\UART|REGA_BCD [14]),
	.cin(gnd),
	.combout(\UART|Mult1|mult_core|romout[0][8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult1|mult_core|romout[0][8]~3 .lut_mask = 16'h0F7E;
defparam \UART|Mult1|mult_core|romout[0][8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \UART|Mult1|mult_core|romout[0][7]~2 (
// Equation(s):
// \UART|Mult1|mult_core|romout[0][7]~2_combout  = (\UART|REGA_BCD [13] & ((\UART|REGA_BCD [15] & ((\UART|REGA_BCD [12]) # (\UART|REGA_BCD [14]))) # (!\UART|REGA_BCD [15] & ((!\UART|REGA_BCD [14]))))) # (!\UART|REGA_BCD [13] & ((\UART|REGA_BCD [14]) # 
// ((\UART|REGA_BCD [12] & !\UART|REGA_BCD [15]))))

	.dataa(\UART|REGA_BCD [13]),
	.datab(\UART|REGA_BCD [12]),
	.datac(\UART|REGA_BCD [15]),
	.datad(\UART|REGA_BCD [14]),
	.cin(gnd),
	.combout(\UART|Mult1|mult_core|romout[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult1|mult_core|romout[0][7]~2 .lut_mask = 16'hF58E;
defparam \UART|Mult1|mult_core|romout[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \UART|Mult1|mult_core|romout[0][6]~1 (
// Equation(s):
// \UART|Mult1|mult_core|romout[0][6]~1_combout  = \UART|REGA_BCD [13] $ (\UART|REGA_BCD [15] $ (((\UART|REGA_BCD [12] & !\UART|REGA_BCD [14]))))

	.dataa(\UART|REGA_BCD [12]),
	.datab(\UART|REGA_BCD [13]),
	.datac(\UART|REGA_BCD [15]),
	.datad(\UART|REGA_BCD [14]),
	.cin(gnd),
	.combout(\UART|Mult1|mult_core|romout[0][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult1|mult_core|romout[0][6]~1 .lut_mask = 16'h3C96;
defparam \UART|Mult1|mult_core|romout[0][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \UART|Mult1|mult_core|romout[0][5]~0 (
// Equation(s):
// \UART|Mult1|mult_core|romout[0][5]~0_combout  = \UART|REGA_BCD [12] $ (\UART|REGA_BCD [14])

	.dataa(gnd),
	.datab(\UART|REGA_BCD [12]),
	.datac(gnd),
	.datad(\UART|REGA_BCD [14]),
	.cin(gnd),
	.combout(\UART|Mult1|mult_core|romout[0][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult1|mult_core|romout[0][5]~0 .lut_mask = 16'h33CC;
defparam \UART|Mult1|mult_core|romout[0][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \UART|Add3~0 (
// Equation(s):
// \UART|Add3~0_combout  = (\UART|REGA_BCD [12] & (\UART|Add2~2_combout  $ (VCC))) # (!\UART|REGA_BCD [12] & (\UART|Add2~2_combout  & VCC))
// \UART|Add3~1  = CARRY((\UART|REGA_BCD [12] & \UART|Add2~2_combout ))

	.dataa(\UART|REGA_BCD [12]),
	.datab(\UART|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add3~0_combout ),
	.cout(\UART|Add3~1 ));
// synopsys translate_off
defparam \UART|Add3~0 .lut_mask = 16'h6688;
defparam \UART|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \UART|Add3~2 (
// Equation(s):
// \UART|Add3~2_combout  = (\UART|REGA_BCD [13] & ((\UART|Add2~4_combout  & (\UART|Add3~1  & VCC)) # (!\UART|Add2~4_combout  & (!\UART|Add3~1 )))) # (!\UART|REGA_BCD [13] & ((\UART|Add2~4_combout  & (!\UART|Add3~1 )) # (!\UART|Add2~4_combout  & 
// ((\UART|Add3~1 ) # (GND)))))
// \UART|Add3~3  = CARRY((\UART|REGA_BCD [13] & (!\UART|Add2~4_combout  & !\UART|Add3~1 )) # (!\UART|REGA_BCD [13] & ((!\UART|Add3~1 ) # (!\UART|Add2~4_combout ))))

	.dataa(\UART|REGA_BCD [13]),
	.datab(\UART|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add3~1 ),
	.combout(\UART|Add3~2_combout ),
	.cout(\UART|Add3~3 ));
// synopsys translate_off
defparam \UART|Add3~2 .lut_mask = 16'h9617;
defparam \UART|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \UART|Add3~4 (
// Equation(s):
// \UART|Add3~4_combout  = ((\UART|Mult1|mult_core|romout[0][5]~0_combout  $ (\UART|Add2~6_combout  $ (!\UART|Add3~3 )))) # (GND)
// \UART|Add3~5  = CARRY((\UART|Mult1|mult_core|romout[0][5]~0_combout  & ((\UART|Add2~6_combout ) # (!\UART|Add3~3 ))) # (!\UART|Mult1|mult_core|romout[0][5]~0_combout  & (\UART|Add2~6_combout  & !\UART|Add3~3 )))

	.dataa(\UART|Mult1|mult_core|romout[0][5]~0_combout ),
	.datab(\UART|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add3~3 ),
	.combout(\UART|Add3~4_combout ),
	.cout(\UART|Add3~5 ));
// synopsys translate_off
defparam \UART|Add3~4 .lut_mask = 16'h698E;
defparam \UART|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \UART|Add3~6 (
// Equation(s):
// \UART|Add3~6_combout  = (\UART|Mult1|mult_core|romout[0][6]~1_combout  & ((\UART|Add2~8_combout  & (\UART|Add3~5  & VCC)) # (!\UART|Add2~8_combout  & (!\UART|Add3~5 )))) # (!\UART|Mult1|mult_core|romout[0][6]~1_combout  & ((\UART|Add2~8_combout  & 
// (!\UART|Add3~5 )) # (!\UART|Add2~8_combout  & ((\UART|Add3~5 ) # (GND)))))
// \UART|Add3~7  = CARRY((\UART|Mult1|mult_core|romout[0][6]~1_combout  & (!\UART|Add2~8_combout  & !\UART|Add3~5 )) # (!\UART|Mult1|mult_core|romout[0][6]~1_combout  & ((!\UART|Add3~5 ) # (!\UART|Add2~8_combout ))))

	.dataa(\UART|Mult1|mult_core|romout[0][6]~1_combout ),
	.datab(\UART|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add3~5 ),
	.combout(\UART|Add3~6_combout ),
	.cout(\UART|Add3~7 ));
// synopsys translate_off
defparam \UART|Add3~6 .lut_mask = 16'h9617;
defparam \UART|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \UART|Add3~8 (
// Equation(s):
// \UART|Add3~8_combout  = ((\UART|Add2~10_combout  $ (\UART|Mult1|mult_core|romout[0][7]~2_combout  $ (!\UART|Add3~7 )))) # (GND)
// \UART|Add3~9  = CARRY((\UART|Add2~10_combout  & ((\UART|Mult1|mult_core|romout[0][7]~2_combout ) # (!\UART|Add3~7 ))) # (!\UART|Add2~10_combout  & (\UART|Mult1|mult_core|romout[0][7]~2_combout  & !\UART|Add3~7 )))

	.dataa(\UART|Add2~10_combout ),
	.datab(\UART|Mult1|mult_core|romout[0][7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add3~7 ),
	.combout(\UART|Add3~8_combout ),
	.cout(\UART|Add3~9 ));
// synopsys translate_off
defparam \UART|Add3~8 .lut_mask = 16'h698E;
defparam \UART|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \UART|Add3~10 (
// Equation(s):
// \UART|Add3~10_combout  = (\UART|Mult1|mult_core|romout[0][8]~3_combout  & ((\UART|Add2~12_combout  & (\UART|Add3~9  & VCC)) # (!\UART|Add2~12_combout  & (!\UART|Add3~9 )))) # (!\UART|Mult1|mult_core|romout[0][8]~3_combout  & ((\UART|Add2~12_combout  & 
// (!\UART|Add3~9 )) # (!\UART|Add2~12_combout  & ((\UART|Add3~9 ) # (GND)))))
// \UART|Add3~11  = CARRY((\UART|Mult1|mult_core|romout[0][8]~3_combout  & (!\UART|Add2~12_combout  & !\UART|Add3~9 )) # (!\UART|Mult1|mult_core|romout[0][8]~3_combout  & ((!\UART|Add3~9 ) # (!\UART|Add2~12_combout ))))

	.dataa(\UART|Mult1|mult_core|romout[0][8]~3_combout ),
	.datab(\UART|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add3~9 ),
	.combout(\UART|Add3~10_combout ),
	.cout(\UART|Add3~11 ));
// synopsys translate_off
defparam \UART|Add3~10 .lut_mask = 16'h9617;
defparam \UART|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \UART|Add3~12 (
// Equation(s):
// \UART|Add3~12_combout  = ((\UART|Mult1|mult_core|romout[0][9]~4_combout  $ (\UART|Add2~14_combout  $ (!\UART|Add3~11 )))) # (GND)
// \UART|Add3~13  = CARRY((\UART|Mult1|mult_core|romout[0][9]~4_combout  & ((\UART|Add2~14_combout ) # (!\UART|Add3~11 ))) # (!\UART|Mult1|mult_core|romout[0][9]~4_combout  & (\UART|Add2~14_combout  & !\UART|Add3~11 )))

	.dataa(\UART|Mult1|mult_core|romout[0][9]~4_combout ),
	.datab(\UART|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add3~11 ),
	.combout(\UART|Add3~12_combout ),
	.cout(\UART|Add3~13 ));
// synopsys translate_off
defparam \UART|Add3~12 .lut_mask = 16'h698E;
defparam \UART|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \UART|Add3~14 (
// Equation(s):
// \UART|Add3~14_combout  = (\UART|Add2~16_combout  & ((\UART|Mult1|mult_core|romout[0][10]~5_combout  & (\UART|Add3~13  & VCC)) # (!\UART|Mult1|mult_core|romout[0][10]~5_combout  & (!\UART|Add3~13 )))) # (!\UART|Add2~16_combout  & 
// ((\UART|Mult1|mult_core|romout[0][10]~5_combout  & (!\UART|Add3~13 )) # (!\UART|Mult1|mult_core|romout[0][10]~5_combout  & ((\UART|Add3~13 ) # (GND)))))
// \UART|Add3~15  = CARRY((\UART|Add2~16_combout  & (!\UART|Mult1|mult_core|romout[0][10]~5_combout  & !\UART|Add3~13 )) # (!\UART|Add2~16_combout  & ((!\UART|Add3~13 ) # (!\UART|Mult1|mult_core|romout[0][10]~5_combout ))))

	.dataa(\UART|Add2~16_combout ),
	.datab(\UART|Mult1|mult_core|romout[0][10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add3~13 ),
	.combout(\UART|Add3~14_combout ),
	.cout(\UART|Add3~15 ));
// synopsys translate_off
defparam \UART|Add3~14 .lut_mask = 16'h9617;
defparam \UART|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \UART|Add3~16 (
// Equation(s):
// \UART|Add3~16_combout  = ((\UART|Mult1|mult_core|romout[0][11]~6_combout  $ (\UART|Add2~18_combout  $ (!\UART|Add3~15 )))) # (GND)
// \UART|Add3~17  = CARRY((\UART|Mult1|mult_core|romout[0][11]~6_combout  & ((\UART|Add2~18_combout ) # (!\UART|Add3~15 ))) # (!\UART|Mult1|mult_core|romout[0][11]~6_combout  & (\UART|Add2~18_combout  & !\UART|Add3~15 )))

	.dataa(\UART|Mult1|mult_core|romout[0][11]~6_combout ),
	.datab(\UART|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add3~15 ),
	.combout(\UART|Add3~16_combout ),
	.cout(\UART|Add3~17 ));
// synopsys translate_off
defparam \UART|Add3~16 .lut_mask = 16'h698E;
defparam \UART|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \UART|Add3~18 (
// Equation(s):
// \UART|Add3~18_combout  = (\UART|Mult1|mult_core|romout[0][12]~7_combout  & (!\UART|Add3~17 )) # (!\UART|Mult1|mult_core|romout[0][12]~7_combout  & ((\UART|Add3~17 ) # (GND)))
// \UART|Add3~19  = CARRY((!\UART|Add3~17 ) # (!\UART|Mult1|mult_core|romout[0][12]~7_combout ))

	.dataa(gnd),
	.datab(\UART|Mult1|mult_core|romout[0][12]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add3~17 ),
	.combout(\UART|Add3~18_combout ),
	.cout(\UART|Add3~19 ));
// synopsys translate_off
defparam \UART|Add3~18 .lut_mask = 16'h3C3F;
defparam \UART|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \UART|Add3~20 (
// Equation(s):
// \UART|Add3~20_combout  = (\UART|Mult1|mult_core|romout[0][13]~8_combout  & (\UART|Add3~19  $ (GND))) # (!\UART|Mult1|mult_core|romout[0][13]~8_combout  & (!\UART|Add3~19  & VCC))
// \UART|Add3~21  = CARRY((\UART|Mult1|mult_core|romout[0][13]~8_combout  & !\UART|Add3~19 ))

	.dataa(\UART|Mult1|mult_core|romout[0][13]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add3~19 ),
	.combout(\UART|Add3~20_combout ),
	.cout(\UART|Add3~21 ));
// synopsys translate_off
defparam \UART|Add3~20 .lut_mask = 16'hA50A;
defparam \UART|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \UART|Add3~22 (
// Equation(s):
// \UART|Add3~22_combout  = \UART|Add3~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add3~21 ),
	.combout(\UART|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add3~22 .lut_mask = 16'hF0F0;
defparam \UART|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \UART|Mult2|mult_core|romout[0][14]~8 (
// Equation(s):
// \UART|Mult2|mult_core|romout[0][14]~8_combout  = (\UART|REGA_BCD [19] & ((\UART|REGA_BCD [18]) # ((\UART|REGA_BCD [17]) # (\UART|REGA_BCD [16]))))

	.dataa(\UART|REGA_BCD [18]),
	.datab(\UART|REGA_BCD [19]),
	.datac(\UART|REGA_BCD [17]),
	.datad(\UART|REGA_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult2|mult_core|romout[0][14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult2|mult_core|romout[0][14]~8 .lut_mask = 16'hCCC8;
defparam \UART|Mult2|mult_core|romout[0][14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \UART|Mult2|mult_core|romout[0][13]~7 (
// Equation(s):
// \UART|Mult2|mult_core|romout[0][13]~7_combout  = (\UART|REGA_BCD [18] & (((\UART|REGA_BCD [17]) # (\UART|REGA_BCD [16])))) # (!\UART|REGA_BCD [18] & (\UART|REGA_BCD [19] & (!\UART|REGA_BCD [17] & !\UART|REGA_BCD [16])))

	.dataa(\UART|REGA_BCD [18]),
	.datab(\UART|REGA_BCD [19]),
	.datac(\UART|REGA_BCD [17]),
	.datad(\UART|REGA_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult2|mult_core|romout[0][13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult2|mult_core|romout[0][13]~7 .lut_mask = 16'hAAA4;
defparam \UART|Mult2|mult_core|romout[0][13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \UART|Mult2|mult_core|romout[0][12]~6 (
// Equation(s):
// \UART|Mult2|mult_core|romout[0][12]~6_combout  = (\UART|REGA_BCD [17] & (((\UART|REGA_BCD [16])))) # (!\UART|REGA_BCD [17] & (!\UART|REGA_BCD [16] & ((\UART|REGA_BCD [18]) # (\UART|REGA_BCD [19]))))

	.dataa(\UART|REGA_BCD [18]),
	.datab(\UART|REGA_BCD [19]),
	.datac(\UART|REGA_BCD [17]),
	.datad(\UART|REGA_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult2|mult_core|romout[0][12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult2|mult_core|romout[0][12]~6 .lut_mask = 16'hF00E;
defparam \UART|Mult2|mult_core|romout[0][12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \UART|Mult2|mult_core|romout[0][11]~5 (
// Equation(s):
// \UART|Mult2|mult_core|romout[0][11]~5_combout  = (!\UART|REGA_BCD [16] & ((\UART|REGA_BCD [18]) # ((\UART|REGA_BCD [19]) # (\UART|REGA_BCD [17]))))

	.dataa(\UART|REGA_BCD [18]),
	.datab(\UART|REGA_BCD [19]),
	.datac(\UART|REGA_BCD [17]),
	.datad(\UART|REGA_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult2|mult_core|romout[0][11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult2|mult_core|romout[0][11]~5 .lut_mask = 16'h00FE;
defparam \UART|Mult2|mult_core|romout[0][11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \UART|Mult2|mult_core|romout[0][10]~4 (
// Equation(s):
// \UART|Mult2|mult_core|romout[0][10]~4_combout  = (\UART|REGA_BCD [18]) # ((\UART|REGA_BCD [19]) # ((\UART|REGA_BCD [17]) # (\UART|REGA_BCD [16])))

	.dataa(\UART|REGA_BCD [18]),
	.datab(\UART|REGA_BCD [19]),
	.datac(\UART|REGA_BCD [17]),
	.datad(\UART|REGA_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult2|mult_core|romout[0][10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult2|mult_core|romout[0][10]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult2|mult_core|romout[0][10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \UART|Mult2|mult_core|romout[0][9]~3 (
// Equation(s):
// \UART|Mult2|mult_core|romout[0][9]~3_combout  = (\UART|REGA_BCD [18] & (!\UART|REGA_BCD [19])) # (!\UART|REGA_BCD [18] & ((\UART|REGA_BCD [19] & ((!\UART|REGA_BCD [16]) # (!\UART|REGA_BCD [17]))) # (!\UART|REGA_BCD [19] & ((\UART|REGA_BCD [17]) # 
// (\UART|REGA_BCD [16])))))

	.dataa(\UART|REGA_BCD [18]),
	.datab(\UART|REGA_BCD [19]),
	.datac(\UART|REGA_BCD [17]),
	.datad(\UART|REGA_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult2|mult_core|romout[0][9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult2|mult_core|romout[0][9]~3 .lut_mask = 16'h3776;
defparam \UART|Mult2|mult_core|romout[0][9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \UART|Mult2|mult_core|romout[0][8]~2 (
// Equation(s):
// \UART|Mult2|mult_core|romout[0][8]~2_combout  = (\UART|REGA_BCD [18] & ((\UART|REGA_BCD [19]) # ((!\UART|REGA_BCD [17])))) # (!\UART|REGA_BCD [18] & ((\UART|REGA_BCD [19] & (\UART|REGA_BCD [17] & \UART|REGA_BCD [16])) # (!\UART|REGA_BCD [19] & 
// ((\UART|REGA_BCD [17]) # (\UART|REGA_BCD [16])))))

	.dataa(\UART|REGA_BCD [18]),
	.datab(\UART|REGA_BCD [19]),
	.datac(\UART|REGA_BCD [17]),
	.datad(\UART|REGA_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult2|mult_core|romout[0][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult2|mult_core|romout[0][8]~2 .lut_mask = 16'hDB9A;
defparam \UART|Mult2|mult_core|romout[0][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \UART|Mult2|mult_core|romout[0][7]~1 (
// Equation(s):
// \UART|Mult2|mult_core|romout[0][7]~1_combout  = \UART|REGA_BCD [19] $ (\UART|REGA_BCD [17] $ (((!\UART|REGA_BCD [18] & \UART|REGA_BCD [16]))))

	.dataa(\UART|REGA_BCD [18]),
	.datab(\UART|REGA_BCD [19]),
	.datac(\UART|REGA_BCD [17]),
	.datad(\UART|REGA_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult2|mult_core|romout[0][7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult2|mult_core|romout[0][7]~1 .lut_mask = 16'h693C;
defparam \UART|Mult2|mult_core|romout[0][7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \UART|Mult2|mult_core|romout[0][6]~0 (
// Equation(s):
// \UART|Mult2|mult_core|romout[0][6]~0_combout  = \UART|REGA_BCD [18] $ (\UART|REGA_BCD [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGA_BCD [18]),
	.datad(\UART|REGA_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult2|mult_core|romout[0][6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult2|mult_core|romout[0][6]~0 .lut_mask = 16'h0FF0;
defparam \UART|Mult2|mult_core|romout[0][6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \UART|Add4~0 (
// Equation(s):
// \UART|Add4~0_combout  = (\UART|REGA_BCD [16] & (\UART|Add3~2_combout  $ (VCC))) # (!\UART|REGA_BCD [16] & (\UART|Add3~2_combout  & VCC))
// \UART|Add4~1  = CARRY((\UART|REGA_BCD [16] & \UART|Add3~2_combout ))

	.dataa(\UART|REGA_BCD [16]),
	.datab(\UART|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add4~0_combout ),
	.cout(\UART|Add4~1 ));
// synopsys translate_off
defparam \UART|Add4~0 .lut_mask = 16'h6688;
defparam \UART|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \UART|Add4~2 (
// Equation(s):
// \UART|Add4~2_combout  = (\UART|REGA_BCD [17] & ((\UART|Add3~4_combout  & (\UART|Add4~1  & VCC)) # (!\UART|Add3~4_combout  & (!\UART|Add4~1 )))) # (!\UART|REGA_BCD [17] & ((\UART|Add3~4_combout  & (!\UART|Add4~1 )) # (!\UART|Add3~4_combout  & 
// ((\UART|Add4~1 ) # (GND)))))
// \UART|Add4~3  = CARRY((\UART|REGA_BCD [17] & (!\UART|Add3~4_combout  & !\UART|Add4~1 )) # (!\UART|REGA_BCD [17] & ((!\UART|Add4~1 ) # (!\UART|Add3~4_combout ))))

	.dataa(\UART|REGA_BCD [17]),
	.datab(\UART|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add4~1 ),
	.combout(\UART|Add4~2_combout ),
	.cout(\UART|Add4~3 ));
// synopsys translate_off
defparam \UART|Add4~2 .lut_mask = 16'h9617;
defparam \UART|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \UART|Add4~4 (
// Equation(s):
// \UART|Add4~4_combout  = ((\UART|Add3~6_combout  $ (\UART|Mult2|mult_core|romout[0][6]~0_combout  $ (!\UART|Add4~3 )))) # (GND)
// \UART|Add4~5  = CARRY((\UART|Add3~6_combout  & ((\UART|Mult2|mult_core|romout[0][6]~0_combout ) # (!\UART|Add4~3 ))) # (!\UART|Add3~6_combout  & (\UART|Mult2|mult_core|romout[0][6]~0_combout  & !\UART|Add4~3 )))

	.dataa(\UART|Add3~6_combout ),
	.datab(\UART|Mult2|mult_core|romout[0][6]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add4~3 ),
	.combout(\UART|Add4~4_combout ),
	.cout(\UART|Add4~5 ));
// synopsys translate_off
defparam \UART|Add4~4 .lut_mask = 16'h698E;
defparam \UART|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \UART|Add4~6 (
// Equation(s):
// \UART|Add4~6_combout  = (\UART|Add3~8_combout  & ((\UART|Mult2|mult_core|romout[0][7]~1_combout  & (\UART|Add4~5  & VCC)) # (!\UART|Mult2|mult_core|romout[0][7]~1_combout  & (!\UART|Add4~5 )))) # (!\UART|Add3~8_combout  & 
// ((\UART|Mult2|mult_core|romout[0][7]~1_combout  & (!\UART|Add4~5 )) # (!\UART|Mult2|mult_core|romout[0][7]~1_combout  & ((\UART|Add4~5 ) # (GND)))))
// \UART|Add4~7  = CARRY((\UART|Add3~8_combout  & (!\UART|Mult2|mult_core|romout[0][7]~1_combout  & !\UART|Add4~5 )) # (!\UART|Add3~8_combout  & ((!\UART|Add4~5 ) # (!\UART|Mult2|mult_core|romout[0][7]~1_combout ))))

	.dataa(\UART|Add3~8_combout ),
	.datab(\UART|Mult2|mult_core|romout[0][7]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add4~5 ),
	.combout(\UART|Add4~6_combout ),
	.cout(\UART|Add4~7 ));
// synopsys translate_off
defparam \UART|Add4~6 .lut_mask = 16'h9617;
defparam \UART|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \UART|Add4~8 (
// Equation(s):
// \UART|Add4~8_combout  = ((\UART|Mult2|mult_core|romout[0][8]~2_combout  $ (\UART|Add3~10_combout  $ (!\UART|Add4~7 )))) # (GND)
// \UART|Add4~9  = CARRY((\UART|Mult2|mult_core|romout[0][8]~2_combout  & ((\UART|Add3~10_combout ) # (!\UART|Add4~7 ))) # (!\UART|Mult2|mult_core|romout[0][8]~2_combout  & (\UART|Add3~10_combout  & !\UART|Add4~7 )))

	.dataa(\UART|Mult2|mult_core|romout[0][8]~2_combout ),
	.datab(\UART|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add4~7 ),
	.combout(\UART|Add4~8_combout ),
	.cout(\UART|Add4~9 ));
// synopsys translate_off
defparam \UART|Add4~8 .lut_mask = 16'h698E;
defparam \UART|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \UART|Add4~10 (
// Equation(s):
// \UART|Add4~10_combout  = (\UART|Add3~12_combout  & ((\UART|Mult2|mult_core|romout[0][9]~3_combout  & (\UART|Add4~9  & VCC)) # (!\UART|Mult2|mult_core|romout[0][9]~3_combout  & (!\UART|Add4~9 )))) # (!\UART|Add3~12_combout  & 
// ((\UART|Mult2|mult_core|romout[0][9]~3_combout  & (!\UART|Add4~9 )) # (!\UART|Mult2|mult_core|romout[0][9]~3_combout  & ((\UART|Add4~9 ) # (GND)))))
// \UART|Add4~11  = CARRY((\UART|Add3~12_combout  & (!\UART|Mult2|mult_core|romout[0][9]~3_combout  & !\UART|Add4~9 )) # (!\UART|Add3~12_combout  & ((!\UART|Add4~9 ) # (!\UART|Mult2|mult_core|romout[0][9]~3_combout ))))

	.dataa(\UART|Add3~12_combout ),
	.datab(\UART|Mult2|mult_core|romout[0][9]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add4~9 ),
	.combout(\UART|Add4~10_combout ),
	.cout(\UART|Add4~11 ));
// synopsys translate_off
defparam \UART|Add4~10 .lut_mask = 16'h9617;
defparam \UART|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \UART|Add4~12 (
// Equation(s):
// \UART|Add4~12_combout  = ((\UART|Mult2|mult_core|romout[0][10]~4_combout  $ (\UART|Add3~14_combout  $ (!\UART|Add4~11 )))) # (GND)
// \UART|Add4~13  = CARRY((\UART|Mult2|mult_core|romout[0][10]~4_combout  & ((\UART|Add3~14_combout ) # (!\UART|Add4~11 ))) # (!\UART|Mult2|mult_core|romout[0][10]~4_combout  & (\UART|Add3~14_combout  & !\UART|Add4~11 )))

	.dataa(\UART|Mult2|mult_core|romout[0][10]~4_combout ),
	.datab(\UART|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add4~11 ),
	.combout(\UART|Add4~12_combout ),
	.cout(\UART|Add4~13 ));
// synopsys translate_off
defparam \UART|Add4~12 .lut_mask = 16'h698E;
defparam \UART|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \UART|Add4~14 (
// Equation(s):
// \UART|Add4~14_combout  = (\UART|Add3~16_combout  & ((\UART|Mult2|mult_core|romout[0][11]~5_combout  & (\UART|Add4~13  & VCC)) # (!\UART|Mult2|mult_core|romout[0][11]~5_combout  & (!\UART|Add4~13 )))) # (!\UART|Add3~16_combout  & 
// ((\UART|Mult2|mult_core|romout[0][11]~5_combout  & (!\UART|Add4~13 )) # (!\UART|Mult2|mult_core|romout[0][11]~5_combout  & ((\UART|Add4~13 ) # (GND)))))
// \UART|Add4~15  = CARRY((\UART|Add3~16_combout  & (!\UART|Mult2|mult_core|romout[0][11]~5_combout  & !\UART|Add4~13 )) # (!\UART|Add3~16_combout  & ((!\UART|Add4~13 ) # (!\UART|Mult2|mult_core|romout[0][11]~5_combout ))))

	.dataa(\UART|Add3~16_combout ),
	.datab(\UART|Mult2|mult_core|romout[0][11]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add4~13 ),
	.combout(\UART|Add4~14_combout ),
	.cout(\UART|Add4~15 ));
// synopsys translate_off
defparam \UART|Add4~14 .lut_mask = 16'h9617;
defparam \UART|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \UART|Add4~16 (
// Equation(s):
// \UART|Add4~16_combout  = ((\UART|Mult2|mult_core|romout[0][12]~6_combout  $ (\UART|Add3~18_combout  $ (!\UART|Add4~15 )))) # (GND)
// \UART|Add4~17  = CARRY((\UART|Mult2|mult_core|romout[0][12]~6_combout  & ((\UART|Add3~18_combout ) # (!\UART|Add4~15 ))) # (!\UART|Mult2|mult_core|romout[0][12]~6_combout  & (\UART|Add3~18_combout  & !\UART|Add4~15 )))

	.dataa(\UART|Mult2|mult_core|romout[0][12]~6_combout ),
	.datab(\UART|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add4~15 ),
	.combout(\UART|Add4~16_combout ),
	.cout(\UART|Add4~17 ));
// synopsys translate_off
defparam \UART|Add4~16 .lut_mask = 16'h698E;
defparam \UART|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \UART|Add4~18 (
// Equation(s):
// \UART|Add4~18_combout  = (\UART|Mult2|mult_core|romout[0][13]~7_combout  & ((\UART|Add3~20_combout  & (\UART|Add4~17  & VCC)) # (!\UART|Add3~20_combout  & (!\UART|Add4~17 )))) # (!\UART|Mult2|mult_core|romout[0][13]~7_combout  & ((\UART|Add3~20_combout  & 
// (!\UART|Add4~17 )) # (!\UART|Add3~20_combout  & ((\UART|Add4~17 ) # (GND)))))
// \UART|Add4~19  = CARRY((\UART|Mult2|mult_core|romout[0][13]~7_combout  & (!\UART|Add3~20_combout  & !\UART|Add4~17 )) # (!\UART|Mult2|mult_core|romout[0][13]~7_combout  & ((!\UART|Add4~17 ) # (!\UART|Add3~20_combout ))))

	.dataa(\UART|Mult2|mult_core|romout[0][13]~7_combout ),
	.datab(\UART|Add3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add4~17 ),
	.combout(\UART|Add4~18_combout ),
	.cout(\UART|Add4~19 ));
// synopsys translate_off
defparam \UART|Add4~18 .lut_mask = 16'h9617;
defparam \UART|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \UART|Add4~20 (
// Equation(s):
// \UART|Add4~20_combout  = ((\UART|Add3~22_combout  $ (\UART|Mult2|mult_core|romout[0][14]~8_combout  $ (!\UART|Add4~19 )))) # (GND)
// \UART|Add4~21  = CARRY((\UART|Add3~22_combout  & ((\UART|Mult2|mult_core|romout[0][14]~8_combout ) # (!\UART|Add4~19 ))) # (!\UART|Add3~22_combout  & (\UART|Mult2|mult_core|romout[0][14]~8_combout  & !\UART|Add4~19 )))

	.dataa(\UART|Add3~22_combout ),
	.datab(\UART|Mult2|mult_core|romout[0][14]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add4~19 ),
	.combout(\UART|Add4~20_combout ),
	.cout(\UART|Add4~21 ));
// synopsys translate_off
defparam \UART|Add4~20 .lut_mask = 16'h698E;
defparam \UART|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \UART|Add4~22 (
// Equation(s):
// \UART|Add4~22_combout  = \UART|Add4~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add4~21 ),
	.combout(\UART|Add4~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add4~22 .lut_mask = 16'hF0F0;
defparam \UART|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \UART|Mult3|mult_core|romout[0][14]~7 (
// Equation(s):
// \UART|Mult3|mult_core|romout[0][14]~7_combout  = (\UART|REGA_BCD [21] & (\UART|REGA_BCD [22])) # (!\UART|REGA_BCD [21] & ((\UART|REGA_BCD [22] & (\UART|REGA_BCD [20])) # (!\UART|REGA_BCD [22] & (!\UART|REGA_BCD [20] & \UART|REGA_BCD [23]))))

	.dataa(\UART|REGA_BCD [21]),
	.datab(\UART|REGA_BCD [22]),
	.datac(\UART|REGA_BCD [20]),
	.datad(\UART|REGA_BCD [23]),
	.cin(gnd),
	.combout(\UART|Mult3|mult_core|romout[0][14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult3|mult_core|romout[0][14]~7 .lut_mask = 16'hC9C8;
defparam \UART|Mult3|mult_core|romout[0][14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \UART|Mult3|mult_core|romout[0][13]~6 (
// Equation(s):
// \UART|Mult3|mult_core|romout[0][13]~6_combout  = (\UART|REGA_BCD [21] & (((\UART|REGA_BCD [20])))) # (!\UART|REGA_BCD [21] & (!\UART|REGA_BCD [20] & ((\UART|REGA_BCD [22]) # (\UART|REGA_BCD [23]))))

	.dataa(\UART|REGA_BCD [21]),
	.datab(\UART|REGA_BCD [22]),
	.datac(\UART|REGA_BCD [20]),
	.datad(\UART|REGA_BCD [23]),
	.cin(gnd),
	.combout(\UART|Mult3|mult_core|romout[0][13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult3|mult_core|romout[0][13]~6 .lut_mask = 16'hA5A4;
defparam \UART|Mult3|mult_core|romout[0][13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \UART|Mult3|mult_core|romout[0][12]~5 (
// Equation(s):
// \UART|Mult3|mult_core|romout[0][12]~5_combout  = (!\UART|REGA_BCD [20] & ((\UART|REGA_BCD [21]) # ((\UART|REGA_BCD [23]) # (\UART|REGA_BCD [22]))))

	.dataa(\UART|REGA_BCD [21]),
	.datab(\UART|REGA_BCD [20]),
	.datac(\UART|REGA_BCD [23]),
	.datad(\UART|REGA_BCD [22]),
	.cin(gnd),
	.combout(\UART|Mult3|mult_core|romout[0][12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult3|mult_core|romout[0][12]~5 .lut_mask = 16'h3332;
defparam \UART|Mult3|mult_core|romout[0][12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \UART|Mult3|mult_core|romout[0][11]~4 (
// Equation(s):
// \UART|Mult3|mult_core|romout[0][11]~4_combout  = (\UART|REGA_BCD [21]) # ((\UART|REGA_BCD [22]) # ((\UART|REGA_BCD [20]) # (\UART|REGA_BCD [23])))

	.dataa(\UART|REGA_BCD [21]),
	.datab(\UART|REGA_BCD [22]),
	.datac(\UART|REGA_BCD [20]),
	.datad(\UART|REGA_BCD [23]),
	.cin(gnd),
	.combout(\UART|Mult3|mult_core|romout[0][11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult3|mult_core|romout[0][11]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult3|mult_core|romout[0][11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \UART|Mult3|mult_core|romout[0][10]~3 (
// Equation(s):
// \UART|Mult3|mult_core|romout[0][10]~3_combout  = (\UART|REGA_BCD [22] & (((!\UART|REGA_BCD [23])))) # (!\UART|REGA_BCD [22] & ((\UART|REGA_BCD [21] & ((!\UART|REGA_BCD [23]) # (!\UART|REGA_BCD [20]))) # (!\UART|REGA_BCD [21] & ((\UART|REGA_BCD [20]) # 
// (\UART|REGA_BCD [23])))))

	.dataa(\UART|REGA_BCD [21]),
	.datab(\UART|REGA_BCD [20]),
	.datac(\UART|REGA_BCD [22]),
	.datad(\UART|REGA_BCD [23]),
	.cin(gnd),
	.combout(\UART|Mult3|mult_core|romout[0][10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult3|mult_core|romout[0][10]~3 .lut_mask = 16'h07FE;
defparam \UART|Mult3|mult_core|romout[0][10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \UART|Mult3|mult_core|romout[0][9]~2 (
// Equation(s):
// \UART|Mult3|mult_core|romout[0][9]~2_combout  = (\UART|REGA_BCD [21] & ((\UART|REGA_BCD [22] & ((\UART|REGA_BCD [23]))) # (!\UART|REGA_BCD [22] & ((\UART|REGA_BCD [20]) # (!\UART|REGA_BCD [23]))))) # (!\UART|REGA_BCD [21] & ((\UART|REGA_BCD [22]) # 
// ((\UART|REGA_BCD [20] & !\UART|REGA_BCD [23]))))

	.dataa(\UART|REGA_BCD [21]),
	.datab(\UART|REGA_BCD [22]),
	.datac(\UART|REGA_BCD [20]),
	.datad(\UART|REGA_BCD [23]),
	.cin(gnd),
	.combout(\UART|Mult3|mult_core|romout[0][9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult3|mult_core|romout[0][9]~2 .lut_mask = 16'hEC76;
defparam \UART|Mult3|mult_core|romout[0][9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \UART|Mult3|mult_core|romout[0][8]~1 (
// Equation(s):
// \UART|Mult3|mult_core|romout[0][8]~1_combout  = \UART|REGA_BCD [21] $ (\UART|REGA_BCD [23] $ (((!\UART|REGA_BCD [22] & \UART|REGA_BCD [20]))))

	.dataa(\UART|REGA_BCD [21]),
	.datab(\UART|REGA_BCD [22]),
	.datac(\UART|REGA_BCD [20]),
	.datad(\UART|REGA_BCD [23]),
	.cin(gnd),
	.combout(\UART|Mult3|mult_core|romout[0][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult3|mult_core|romout[0][8]~1 .lut_mask = 16'h659A;
defparam \UART|Mult3|mult_core|romout[0][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \UART|Mult3|mult_core|romout[0][7]~0 (
// Equation(s):
// \UART|Mult3|mult_core|romout[0][7]~0_combout  = \UART|REGA_BCD [20] $ (\UART|REGA_BCD [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGA_BCD [20]),
	.datad(\UART|REGA_BCD [22]),
	.cin(gnd),
	.combout(\UART|Mult3|mult_core|romout[0][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult3|mult_core|romout[0][7]~0 .lut_mask = 16'h0FF0;
defparam \UART|Mult3|mult_core|romout[0][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \UART|Add5~0 (
// Equation(s):
// \UART|Add5~0_combout  = (\UART|Add4~2_combout  & (\UART|REGA_BCD [20] $ (VCC))) # (!\UART|Add4~2_combout  & (\UART|REGA_BCD [20] & VCC))
// \UART|Add5~1  = CARRY((\UART|Add4~2_combout  & \UART|REGA_BCD [20]))

	.dataa(\UART|Add4~2_combout ),
	.datab(\UART|REGA_BCD [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add5~0_combout ),
	.cout(\UART|Add5~1 ));
// synopsys translate_off
defparam \UART|Add5~0 .lut_mask = 16'h6688;
defparam \UART|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \UART|Add5~2 (
// Equation(s):
// \UART|Add5~2_combout  = (\UART|REGA_BCD [21] & ((\UART|Add4~4_combout  & (\UART|Add5~1  & VCC)) # (!\UART|Add4~4_combout  & (!\UART|Add5~1 )))) # (!\UART|REGA_BCD [21] & ((\UART|Add4~4_combout  & (!\UART|Add5~1 )) # (!\UART|Add4~4_combout  & 
// ((\UART|Add5~1 ) # (GND)))))
// \UART|Add5~3  = CARRY((\UART|REGA_BCD [21] & (!\UART|Add4~4_combout  & !\UART|Add5~1 )) # (!\UART|REGA_BCD [21] & ((!\UART|Add5~1 ) # (!\UART|Add4~4_combout ))))

	.dataa(\UART|REGA_BCD [21]),
	.datab(\UART|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add5~1 ),
	.combout(\UART|Add5~2_combout ),
	.cout(\UART|Add5~3 ));
// synopsys translate_off
defparam \UART|Add5~2 .lut_mask = 16'h9617;
defparam \UART|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \UART|Add5~4 (
// Equation(s):
// \UART|Add5~4_combout  = ((\UART|Mult3|mult_core|romout[0][7]~0_combout  $ (\UART|Add4~6_combout  $ (!\UART|Add5~3 )))) # (GND)
// \UART|Add5~5  = CARRY((\UART|Mult3|mult_core|romout[0][7]~0_combout  & ((\UART|Add4~6_combout ) # (!\UART|Add5~3 ))) # (!\UART|Mult3|mult_core|romout[0][7]~0_combout  & (\UART|Add4~6_combout  & !\UART|Add5~3 )))

	.dataa(\UART|Mult3|mult_core|romout[0][7]~0_combout ),
	.datab(\UART|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add5~3 ),
	.combout(\UART|Add5~4_combout ),
	.cout(\UART|Add5~5 ));
// synopsys translate_off
defparam \UART|Add5~4 .lut_mask = 16'h698E;
defparam \UART|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \UART|Add5~6 (
// Equation(s):
// \UART|Add5~6_combout  = (\UART|Add4~8_combout  & ((\UART|Mult3|mult_core|romout[0][8]~1_combout  & (\UART|Add5~5  & VCC)) # (!\UART|Mult3|mult_core|romout[0][8]~1_combout  & (!\UART|Add5~5 )))) # (!\UART|Add4~8_combout  & 
// ((\UART|Mult3|mult_core|romout[0][8]~1_combout  & (!\UART|Add5~5 )) # (!\UART|Mult3|mult_core|romout[0][8]~1_combout  & ((\UART|Add5~5 ) # (GND)))))
// \UART|Add5~7  = CARRY((\UART|Add4~8_combout  & (!\UART|Mult3|mult_core|romout[0][8]~1_combout  & !\UART|Add5~5 )) # (!\UART|Add4~8_combout  & ((!\UART|Add5~5 ) # (!\UART|Mult3|mult_core|romout[0][8]~1_combout ))))

	.dataa(\UART|Add4~8_combout ),
	.datab(\UART|Mult3|mult_core|romout[0][8]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add5~5 ),
	.combout(\UART|Add5~6_combout ),
	.cout(\UART|Add5~7 ));
// synopsys translate_off
defparam \UART|Add5~6 .lut_mask = 16'h9617;
defparam \UART|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \UART|Add5~8 (
// Equation(s):
// \UART|Add5~8_combout  = ((\UART|Add4~10_combout  $ (\UART|Mult3|mult_core|romout[0][9]~2_combout  $ (!\UART|Add5~7 )))) # (GND)
// \UART|Add5~9  = CARRY((\UART|Add4~10_combout  & ((\UART|Mult3|mult_core|romout[0][9]~2_combout ) # (!\UART|Add5~7 ))) # (!\UART|Add4~10_combout  & (\UART|Mult3|mult_core|romout[0][9]~2_combout  & !\UART|Add5~7 )))

	.dataa(\UART|Add4~10_combout ),
	.datab(\UART|Mult3|mult_core|romout[0][9]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add5~7 ),
	.combout(\UART|Add5~8_combout ),
	.cout(\UART|Add5~9 ));
// synopsys translate_off
defparam \UART|Add5~8 .lut_mask = 16'h698E;
defparam \UART|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \UART|Add5~10 (
// Equation(s):
// \UART|Add5~10_combout  = (\UART|Add4~12_combout  & ((\UART|Mult3|mult_core|romout[0][10]~3_combout  & (\UART|Add5~9  & VCC)) # (!\UART|Mult3|mult_core|romout[0][10]~3_combout  & (!\UART|Add5~9 )))) # (!\UART|Add4~12_combout  & 
// ((\UART|Mult3|mult_core|romout[0][10]~3_combout  & (!\UART|Add5~9 )) # (!\UART|Mult3|mult_core|romout[0][10]~3_combout  & ((\UART|Add5~9 ) # (GND)))))
// \UART|Add5~11  = CARRY((\UART|Add4~12_combout  & (!\UART|Mult3|mult_core|romout[0][10]~3_combout  & !\UART|Add5~9 )) # (!\UART|Add4~12_combout  & ((!\UART|Add5~9 ) # (!\UART|Mult3|mult_core|romout[0][10]~3_combout ))))

	.dataa(\UART|Add4~12_combout ),
	.datab(\UART|Mult3|mult_core|romout[0][10]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add5~9 ),
	.combout(\UART|Add5~10_combout ),
	.cout(\UART|Add5~11 ));
// synopsys translate_off
defparam \UART|Add5~10 .lut_mask = 16'h9617;
defparam \UART|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \UART|Add5~12 (
// Equation(s):
// \UART|Add5~12_combout  = ((\UART|Add4~14_combout  $ (\UART|Mult3|mult_core|romout[0][11]~4_combout  $ (!\UART|Add5~11 )))) # (GND)
// \UART|Add5~13  = CARRY((\UART|Add4~14_combout  & ((\UART|Mult3|mult_core|romout[0][11]~4_combout ) # (!\UART|Add5~11 ))) # (!\UART|Add4~14_combout  & (\UART|Mult3|mult_core|romout[0][11]~4_combout  & !\UART|Add5~11 )))

	.dataa(\UART|Add4~14_combout ),
	.datab(\UART|Mult3|mult_core|romout[0][11]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add5~11 ),
	.combout(\UART|Add5~12_combout ),
	.cout(\UART|Add5~13 ));
// synopsys translate_off
defparam \UART|Add5~12 .lut_mask = 16'h698E;
defparam \UART|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \UART|Add5~14 (
// Equation(s):
// \UART|Add5~14_combout  = (\UART|Add4~16_combout  & ((\UART|Mult3|mult_core|romout[0][12]~5_combout  & (\UART|Add5~13  & VCC)) # (!\UART|Mult3|mult_core|romout[0][12]~5_combout  & (!\UART|Add5~13 )))) # (!\UART|Add4~16_combout  & 
// ((\UART|Mult3|mult_core|romout[0][12]~5_combout  & (!\UART|Add5~13 )) # (!\UART|Mult3|mult_core|romout[0][12]~5_combout  & ((\UART|Add5~13 ) # (GND)))))
// \UART|Add5~15  = CARRY((\UART|Add4~16_combout  & (!\UART|Mult3|mult_core|romout[0][12]~5_combout  & !\UART|Add5~13 )) # (!\UART|Add4~16_combout  & ((!\UART|Add5~13 ) # (!\UART|Mult3|mult_core|romout[0][12]~5_combout ))))

	.dataa(\UART|Add4~16_combout ),
	.datab(\UART|Mult3|mult_core|romout[0][12]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add5~13 ),
	.combout(\UART|Add5~14_combout ),
	.cout(\UART|Add5~15 ));
// synopsys translate_off
defparam \UART|Add5~14 .lut_mask = 16'h9617;
defparam \UART|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \UART|Add5~16 (
// Equation(s):
// \UART|Add5~16_combout  = ((\UART|Mult3|mult_core|romout[0][13]~6_combout  $ (\UART|Add4~18_combout  $ (!\UART|Add5~15 )))) # (GND)
// \UART|Add5~17  = CARRY((\UART|Mult3|mult_core|romout[0][13]~6_combout  & ((\UART|Add4~18_combout ) # (!\UART|Add5~15 ))) # (!\UART|Mult3|mult_core|romout[0][13]~6_combout  & (\UART|Add4~18_combout  & !\UART|Add5~15 )))

	.dataa(\UART|Mult3|mult_core|romout[0][13]~6_combout ),
	.datab(\UART|Add4~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add5~15 ),
	.combout(\UART|Add5~16_combout ),
	.cout(\UART|Add5~17 ));
// synopsys translate_off
defparam \UART|Add5~16 .lut_mask = 16'h698E;
defparam \UART|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \UART|Add5~18 (
// Equation(s):
// \UART|Add5~18_combout  = (\UART|Mult3|mult_core|romout[0][14]~7_combout  & ((\UART|Add4~20_combout  & (\UART|Add5~17  & VCC)) # (!\UART|Add4~20_combout  & (!\UART|Add5~17 )))) # (!\UART|Mult3|mult_core|romout[0][14]~7_combout  & ((\UART|Add4~20_combout  & 
// (!\UART|Add5~17 )) # (!\UART|Add4~20_combout  & ((\UART|Add5~17 ) # (GND)))))
// \UART|Add5~19  = CARRY((\UART|Mult3|mult_core|romout[0][14]~7_combout  & (!\UART|Add4~20_combout  & !\UART|Add5~17 )) # (!\UART|Mult3|mult_core|romout[0][14]~7_combout  & ((!\UART|Add5~17 ) # (!\UART|Add4~20_combout ))))

	.dataa(\UART|Mult3|mult_core|romout[0][14]~7_combout ),
	.datab(\UART|Add4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add5~17 ),
	.combout(\UART|Add5~18_combout ),
	.cout(\UART|Add5~19 ));
// synopsys translate_off
defparam \UART|Add5~18 .lut_mask = 16'h9617;
defparam \UART|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \UART|Add5~20 (
// Equation(s):
// \UART|Add5~20_combout  = ((\UART|Mult3|mult_core|romout[0][15]~8_combout  $ (\UART|Add4~22_combout  $ (!\UART|Add5~19 )))) # (GND)
// \UART|Add5~21  = CARRY((\UART|Mult3|mult_core|romout[0][15]~8_combout  & ((\UART|Add4~22_combout ) # (!\UART|Add5~19 ))) # (!\UART|Mult3|mult_core|romout[0][15]~8_combout  & (\UART|Add4~22_combout  & !\UART|Add5~19 )))

	.dataa(\UART|Mult3|mult_core|romout[0][15]~8_combout ),
	.datab(\UART|Add4~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add5~19 ),
	.combout(\UART|Add5~20_combout ),
	.cout(\UART|Add5~21 ));
// synopsys translate_off
defparam \UART|Add5~20 .lut_mask = 16'h698E;
defparam \UART|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \UART|Add5~22 (
// Equation(s):
// \UART|Add5~22_combout  = \UART|Add5~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add5~21 ),
	.combout(\UART|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add5~22 .lut_mask = 16'hF0F0;
defparam \UART|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \UART|Mult4|mult_core|romout[0][15]~7 (
// Equation(s):
// \UART|Mult4|mult_core|romout[0][15]~7_combout  = (\UART|REGA_BCD [26] & (((\UART|REGA_BCD [25]) # (\UART|REGA_BCD [24])))) # (!\UART|REGA_BCD [26] & (\UART|REGA_BCD [27] & (!\UART|REGA_BCD [25] & !\UART|REGA_BCD [24])))

	.dataa(\UART|REGA_BCD [26]),
	.datab(\UART|REGA_BCD [27]),
	.datac(\UART|REGA_BCD [25]),
	.datad(\UART|REGA_BCD [24]),
	.cin(gnd),
	.combout(\UART|Mult4|mult_core|romout[0][15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult4|mult_core|romout[0][15]~7 .lut_mask = 16'hAAA4;
defparam \UART|Mult4|mult_core|romout[0][15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \UART|Mult4|mult_core|romout[0][14]~6 (
// Equation(s):
// \UART|Mult4|mult_core|romout[0][14]~6_combout  = (\UART|REGA_BCD [25] & (\UART|REGA_BCD [24])) # (!\UART|REGA_BCD [25] & (!\UART|REGA_BCD [24] & ((\UART|REGA_BCD [27]) # (\UART|REGA_BCD [26]))))

	.dataa(\UART|REGA_BCD [25]),
	.datab(\UART|REGA_BCD [24]),
	.datac(\UART|REGA_BCD [27]),
	.datad(\UART|REGA_BCD [26]),
	.cin(gnd),
	.combout(\UART|Mult4|mult_core|romout[0][14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult4|mult_core|romout[0][14]~6 .lut_mask = 16'h9998;
defparam \UART|Mult4|mult_core|romout[0][14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \UART|Mult4|mult_core|romout[0][13]~5 (
// Equation(s):
// \UART|Mult4|mult_core|romout[0][13]~5_combout  = (!\UART|REGA_BCD [24] & ((\UART|REGA_BCD [25]) # ((\UART|REGA_BCD [26]) # (\UART|REGA_BCD [27]))))

	.dataa(\UART|REGA_BCD [24]),
	.datab(\UART|REGA_BCD [25]),
	.datac(\UART|REGA_BCD [26]),
	.datad(\UART|REGA_BCD [27]),
	.cin(gnd),
	.combout(\UART|Mult4|mult_core|romout[0][13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult4|mult_core|romout[0][13]~5 .lut_mask = 16'h5554;
defparam \UART|Mult4|mult_core|romout[0][13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \UART|Mult4|mult_core|romout[0][12]~4 (
// Equation(s):
// \UART|Mult4|mult_core|romout[0][12]~4_combout  = (\UART|REGA_BCD [26]) # ((\UART|REGA_BCD [27]) # ((\UART|REGA_BCD [25]) # (\UART|REGA_BCD [24])))

	.dataa(\UART|REGA_BCD [26]),
	.datab(\UART|REGA_BCD [27]),
	.datac(\UART|REGA_BCD [25]),
	.datad(\UART|REGA_BCD [24]),
	.cin(gnd),
	.combout(\UART|Mult4|mult_core|romout[0][12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult4|mult_core|romout[0][12]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult4|mult_core|romout[0][12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \UART|Mult4|mult_core|romout[0][11]~3 (
// Equation(s):
// \UART|Mult4|mult_core|romout[0][11]~3_combout  = (\UART|REGA_BCD [27] & (!\UART|REGA_BCD [26] & ((!\UART|REGA_BCD [24]) # (!\UART|REGA_BCD [25])))) # (!\UART|REGA_BCD [27] & ((\UART|REGA_BCD [25]) # ((\UART|REGA_BCD [24]) # (\UART|REGA_BCD [26]))))

	.dataa(\UART|REGA_BCD [25]),
	.datab(\UART|REGA_BCD [24]),
	.datac(\UART|REGA_BCD [27]),
	.datad(\UART|REGA_BCD [26]),
	.cin(gnd),
	.combout(\UART|Mult4|mult_core|romout[0][11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult4|mult_core|romout[0][11]~3 .lut_mask = 16'h0F7E;
defparam \UART|Mult4|mult_core|romout[0][11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \UART|Mult4|mult_core|romout[0][10]~2 (
// Equation(s):
// \UART|Mult4|mult_core|romout[0][10]~2_combout  = (\UART|REGA_BCD [25] & ((\UART|REGA_BCD [26] & ((\UART|REGA_BCD [27]))) # (!\UART|REGA_BCD [26] & ((\UART|REGA_BCD [24]) # (!\UART|REGA_BCD [27]))))) # (!\UART|REGA_BCD [25] & ((\UART|REGA_BCD [26]) # 
// ((\UART|REGA_BCD [24] & !\UART|REGA_BCD [27]))))

	.dataa(\UART|REGA_BCD [24]),
	.datab(\UART|REGA_BCD [25]),
	.datac(\UART|REGA_BCD [26]),
	.datad(\UART|REGA_BCD [27]),
	.cin(gnd),
	.combout(\UART|Mult4|mult_core|romout[0][10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult4|mult_core|romout[0][10]~2 .lut_mask = 16'hF83E;
defparam \UART|Mult4|mult_core|romout[0][10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \UART|Mult4|mult_core|romout[0][9]~1 (
// Equation(s):
// \UART|Mult4|mult_core|romout[0][9]~1_combout  = \UART|REGA_BCD [27] $ (\UART|REGA_BCD [25] $ (((!\UART|REGA_BCD [26] & \UART|REGA_BCD [24]))))

	.dataa(\UART|REGA_BCD [26]),
	.datab(\UART|REGA_BCD [27]),
	.datac(\UART|REGA_BCD [25]),
	.datad(\UART|REGA_BCD [24]),
	.cin(gnd),
	.combout(\UART|Mult4|mult_core|romout[0][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult4|mult_core|romout[0][9]~1 .lut_mask = 16'h693C;
defparam \UART|Mult4|mult_core|romout[0][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \UART|Mult4|mult_core|romout[0][8]~0 (
// Equation(s):
// \UART|Mult4|mult_core|romout[0][8]~0_combout  = \UART|REGA_BCD [26] $ (\UART|REGA_BCD [24])

	.dataa(\UART|REGA_BCD [26]),
	.datab(gnd),
	.datac(\UART|REGA_BCD [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Mult4|mult_core|romout[0][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult4|mult_core|romout[0][8]~0 .lut_mask = 16'h5A5A;
defparam \UART|Mult4|mult_core|romout[0][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \UART|Add6~0 (
// Equation(s):
// \UART|Add6~0_combout  = (\UART|Add5~2_combout  & (\UART|REGA_BCD [24] $ (VCC))) # (!\UART|Add5~2_combout  & (\UART|REGA_BCD [24] & VCC))
// \UART|Add6~1  = CARRY((\UART|Add5~2_combout  & \UART|REGA_BCD [24]))

	.dataa(\UART|Add5~2_combout ),
	.datab(\UART|REGA_BCD [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add6~0_combout ),
	.cout(\UART|Add6~1 ));
// synopsys translate_off
defparam \UART|Add6~0 .lut_mask = 16'h6688;
defparam \UART|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \UART|Add6~2 (
// Equation(s):
// \UART|Add6~2_combout  = (\UART|REGA_BCD [25] & ((\UART|Add5~4_combout  & (\UART|Add6~1  & VCC)) # (!\UART|Add5~4_combout  & (!\UART|Add6~1 )))) # (!\UART|REGA_BCD [25] & ((\UART|Add5~4_combout  & (!\UART|Add6~1 )) # (!\UART|Add5~4_combout  & 
// ((\UART|Add6~1 ) # (GND)))))
// \UART|Add6~3  = CARRY((\UART|REGA_BCD [25] & (!\UART|Add5~4_combout  & !\UART|Add6~1 )) # (!\UART|REGA_BCD [25] & ((!\UART|Add6~1 ) # (!\UART|Add5~4_combout ))))

	.dataa(\UART|REGA_BCD [25]),
	.datab(\UART|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add6~1 ),
	.combout(\UART|Add6~2_combout ),
	.cout(\UART|Add6~3 ));
// synopsys translate_off
defparam \UART|Add6~2 .lut_mask = 16'h9617;
defparam \UART|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \UART|Add6~4 (
// Equation(s):
// \UART|Add6~4_combout  = ((\UART|Add5~6_combout  $ (\UART|Mult4|mult_core|romout[0][8]~0_combout  $ (!\UART|Add6~3 )))) # (GND)
// \UART|Add6~5  = CARRY((\UART|Add5~6_combout  & ((\UART|Mult4|mult_core|romout[0][8]~0_combout ) # (!\UART|Add6~3 ))) # (!\UART|Add5~6_combout  & (\UART|Mult4|mult_core|romout[0][8]~0_combout  & !\UART|Add6~3 )))

	.dataa(\UART|Add5~6_combout ),
	.datab(\UART|Mult4|mult_core|romout[0][8]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add6~3 ),
	.combout(\UART|Add6~4_combout ),
	.cout(\UART|Add6~5 ));
// synopsys translate_off
defparam \UART|Add6~4 .lut_mask = 16'h698E;
defparam \UART|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \UART|Add6~6 (
// Equation(s):
// \UART|Add6~6_combout  = (\UART|Mult4|mult_core|romout[0][9]~1_combout  & ((\UART|Add5~8_combout  & (\UART|Add6~5  & VCC)) # (!\UART|Add5~8_combout  & (!\UART|Add6~5 )))) # (!\UART|Mult4|mult_core|romout[0][9]~1_combout  & ((\UART|Add5~8_combout  & 
// (!\UART|Add6~5 )) # (!\UART|Add5~8_combout  & ((\UART|Add6~5 ) # (GND)))))
// \UART|Add6~7  = CARRY((\UART|Mult4|mult_core|romout[0][9]~1_combout  & (!\UART|Add5~8_combout  & !\UART|Add6~5 )) # (!\UART|Mult4|mult_core|romout[0][9]~1_combout  & ((!\UART|Add6~5 ) # (!\UART|Add5~8_combout ))))

	.dataa(\UART|Mult4|mult_core|romout[0][9]~1_combout ),
	.datab(\UART|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add6~5 ),
	.combout(\UART|Add6~6_combout ),
	.cout(\UART|Add6~7 ));
// synopsys translate_off
defparam \UART|Add6~6 .lut_mask = 16'h9617;
defparam \UART|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \UART|Add6~8 (
// Equation(s):
// \UART|Add6~8_combout  = ((\UART|Mult4|mult_core|romout[0][10]~2_combout  $ (\UART|Add5~10_combout  $ (!\UART|Add6~7 )))) # (GND)
// \UART|Add6~9  = CARRY((\UART|Mult4|mult_core|romout[0][10]~2_combout  & ((\UART|Add5~10_combout ) # (!\UART|Add6~7 ))) # (!\UART|Mult4|mult_core|romout[0][10]~2_combout  & (\UART|Add5~10_combout  & !\UART|Add6~7 )))

	.dataa(\UART|Mult4|mult_core|romout[0][10]~2_combout ),
	.datab(\UART|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add6~7 ),
	.combout(\UART|Add6~8_combout ),
	.cout(\UART|Add6~9 ));
// synopsys translate_off
defparam \UART|Add6~8 .lut_mask = 16'h698E;
defparam \UART|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \UART|Add6~10 (
// Equation(s):
// \UART|Add6~10_combout  = (\UART|Mult4|mult_core|romout[0][11]~3_combout  & ((\UART|Add5~12_combout  & (\UART|Add6~9  & VCC)) # (!\UART|Add5~12_combout  & (!\UART|Add6~9 )))) # (!\UART|Mult4|mult_core|romout[0][11]~3_combout  & ((\UART|Add5~12_combout  & 
// (!\UART|Add6~9 )) # (!\UART|Add5~12_combout  & ((\UART|Add6~9 ) # (GND)))))
// \UART|Add6~11  = CARRY((\UART|Mult4|mult_core|romout[0][11]~3_combout  & (!\UART|Add5~12_combout  & !\UART|Add6~9 )) # (!\UART|Mult4|mult_core|romout[0][11]~3_combout  & ((!\UART|Add6~9 ) # (!\UART|Add5~12_combout ))))

	.dataa(\UART|Mult4|mult_core|romout[0][11]~3_combout ),
	.datab(\UART|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add6~9 ),
	.combout(\UART|Add6~10_combout ),
	.cout(\UART|Add6~11 ));
// synopsys translate_off
defparam \UART|Add6~10 .lut_mask = 16'h9617;
defparam \UART|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \UART|Add6~12 (
// Equation(s):
// \UART|Add6~12_combout  = ((\UART|Mult4|mult_core|romout[0][12]~4_combout  $ (\UART|Add5~14_combout  $ (!\UART|Add6~11 )))) # (GND)
// \UART|Add6~13  = CARRY((\UART|Mult4|mult_core|romout[0][12]~4_combout  & ((\UART|Add5~14_combout ) # (!\UART|Add6~11 ))) # (!\UART|Mult4|mult_core|romout[0][12]~4_combout  & (\UART|Add5~14_combout  & !\UART|Add6~11 )))

	.dataa(\UART|Mult4|mult_core|romout[0][12]~4_combout ),
	.datab(\UART|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add6~11 ),
	.combout(\UART|Add6~12_combout ),
	.cout(\UART|Add6~13 ));
// synopsys translate_off
defparam \UART|Add6~12 .lut_mask = 16'h698E;
defparam \UART|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \UART|Add6~14 (
// Equation(s):
// \UART|Add6~14_combout  = (\UART|Mult4|mult_core|romout[0][13]~5_combout  & ((\UART|Add5~16_combout  & (\UART|Add6~13  & VCC)) # (!\UART|Add5~16_combout  & (!\UART|Add6~13 )))) # (!\UART|Mult4|mult_core|romout[0][13]~5_combout  & ((\UART|Add5~16_combout  & 
// (!\UART|Add6~13 )) # (!\UART|Add5~16_combout  & ((\UART|Add6~13 ) # (GND)))))
// \UART|Add6~15  = CARRY((\UART|Mult4|mult_core|romout[0][13]~5_combout  & (!\UART|Add5~16_combout  & !\UART|Add6~13 )) # (!\UART|Mult4|mult_core|romout[0][13]~5_combout  & ((!\UART|Add6~13 ) # (!\UART|Add5~16_combout ))))

	.dataa(\UART|Mult4|mult_core|romout[0][13]~5_combout ),
	.datab(\UART|Add5~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add6~13 ),
	.combout(\UART|Add6~14_combout ),
	.cout(\UART|Add6~15 ));
// synopsys translate_off
defparam \UART|Add6~14 .lut_mask = 16'h9617;
defparam \UART|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \UART|Add6~16 (
// Equation(s):
// \UART|Add6~16_combout  = ((\UART|Add5~18_combout  $ (\UART|Mult4|mult_core|romout[0][14]~6_combout  $ (!\UART|Add6~15 )))) # (GND)
// \UART|Add6~17  = CARRY((\UART|Add5~18_combout  & ((\UART|Mult4|mult_core|romout[0][14]~6_combout ) # (!\UART|Add6~15 ))) # (!\UART|Add5~18_combout  & (\UART|Mult4|mult_core|romout[0][14]~6_combout  & !\UART|Add6~15 )))

	.dataa(\UART|Add5~18_combout ),
	.datab(\UART|Mult4|mult_core|romout[0][14]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add6~15 ),
	.combout(\UART|Add6~16_combout ),
	.cout(\UART|Add6~17 ));
// synopsys translate_off
defparam \UART|Add6~16 .lut_mask = 16'h698E;
defparam \UART|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \UART|Add6~18 (
// Equation(s):
// \UART|Add6~18_combout  = (\UART|Add5~20_combout  & ((\UART|Mult4|mult_core|romout[0][15]~7_combout  & (\UART|Add6~17  & VCC)) # (!\UART|Mult4|mult_core|romout[0][15]~7_combout  & (!\UART|Add6~17 )))) # (!\UART|Add5~20_combout  & 
// ((\UART|Mult4|mult_core|romout[0][15]~7_combout  & (!\UART|Add6~17 )) # (!\UART|Mult4|mult_core|romout[0][15]~7_combout  & ((\UART|Add6~17 ) # (GND)))))
// \UART|Add6~19  = CARRY((\UART|Add5~20_combout  & (!\UART|Mult4|mult_core|romout[0][15]~7_combout  & !\UART|Add6~17 )) # (!\UART|Add5~20_combout  & ((!\UART|Add6~17 ) # (!\UART|Mult4|mult_core|romout[0][15]~7_combout ))))

	.dataa(\UART|Add5~20_combout ),
	.datab(\UART|Mult4|mult_core|romout[0][15]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add6~17 ),
	.combout(\UART|Add6~18_combout ),
	.cout(\UART|Add6~19 ));
// synopsys translate_off
defparam \UART|Add6~18 .lut_mask = 16'h9617;
defparam \UART|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \UART|Add6~20 (
// Equation(s):
// \UART|Add6~20_combout  = ((\UART|Mult4|mult_core|romout[0][16]~8_combout  $ (\UART|Add5~22_combout  $ (!\UART|Add6~19 )))) # (GND)
// \UART|Add6~21  = CARRY((\UART|Mult4|mult_core|romout[0][16]~8_combout  & ((\UART|Add5~22_combout ) # (!\UART|Add6~19 ))) # (!\UART|Mult4|mult_core|romout[0][16]~8_combout  & (\UART|Add5~22_combout  & !\UART|Add6~19 )))

	.dataa(\UART|Mult4|mult_core|romout[0][16]~8_combout ),
	.datab(\UART|Add5~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add6~19 ),
	.combout(\UART|Add6~20_combout ),
	.cout(\UART|Add6~21 ));
// synopsys translate_off
defparam \UART|Add6~20 .lut_mask = 16'h698E;
defparam \UART|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \UART|Add6~22 (
// Equation(s):
// \UART|Add6~22_combout  = \UART|Add6~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add6~21 ),
	.combout(\UART|Add6~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add6~22 .lut_mask = 16'hF0F0;
defparam \UART|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \UART|Mult5|mult_core|romout[0][17]~8 (
// Equation(s):
// \UART|Mult5|mult_core|romout[0][17]~8_combout  = (\UART|REGA_BCD [31] & ((\UART|REGA_BCD [28]) # ((\UART|REGA_BCD [29]) # (\UART|REGA_BCD [30]))))

	.dataa(\UART|REGA_BCD [28]),
	.datab(\UART|REGA_BCD [31]),
	.datac(\UART|REGA_BCD [29]),
	.datad(\UART|REGA_BCD [30]),
	.cin(gnd),
	.combout(\UART|Mult5|mult_core|romout[0][17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult5|mult_core|romout[0][17]~8 .lut_mask = 16'hCCC8;
defparam \UART|Mult5|mult_core|romout[0][17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \UART|Mult5|mult_core|romout[0][16]~7 (
// Equation(s):
// \UART|Mult5|mult_core|romout[0][16]~7_combout  = (\UART|REGA_BCD [28] & (((\UART|REGA_BCD [30])))) # (!\UART|REGA_BCD [28] & ((\UART|REGA_BCD [29] & ((\UART|REGA_BCD [30]))) # (!\UART|REGA_BCD [29] & (\UART|REGA_BCD [31] & !\UART|REGA_BCD [30]))))

	.dataa(\UART|REGA_BCD [28]),
	.datab(\UART|REGA_BCD [31]),
	.datac(\UART|REGA_BCD [29]),
	.datad(\UART|REGA_BCD [30]),
	.cin(gnd),
	.combout(\UART|Mult5|mult_core|romout[0][16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult5|mult_core|romout[0][16]~7 .lut_mask = 16'hFA04;
defparam \UART|Mult5|mult_core|romout[0][16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \UART|Mult5|mult_core|romout[0][15]~6 (
// Equation(s):
// \UART|Mult5|mult_core|romout[0][15]~6_combout  = (\UART|REGA_BCD [29] & (\UART|REGA_BCD [28])) # (!\UART|REGA_BCD [29] & (!\UART|REGA_BCD [28] & ((\UART|REGA_BCD [31]) # (\UART|REGA_BCD [30]))))

	.dataa(\UART|REGA_BCD [29]),
	.datab(\UART|REGA_BCD [28]),
	.datac(\UART|REGA_BCD [31]),
	.datad(\UART|REGA_BCD [30]),
	.cin(gnd),
	.combout(\UART|Mult5|mult_core|romout[0][15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult5|mult_core|romout[0][15]~6 .lut_mask = 16'h9998;
defparam \UART|Mult5|mult_core|romout[0][15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \UART|Mult5|mult_core|romout[0][14]~5 (
// Equation(s):
// \UART|Mult5|mult_core|romout[0][14]~5_combout  = (!\UART|REGA_BCD [28] & ((\UART|REGA_BCD [30]) # ((\UART|REGA_BCD [31]) # (\UART|REGA_BCD [29]))))

	.dataa(\UART|REGA_BCD [30]),
	.datab(\UART|REGA_BCD [28]),
	.datac(\UART|REGA_BCD [31]),
	.datad(\UART|REGA_BCD [29]),
	.cin(gnd),
	.combout(\UART|Mult5|mult_core|romout[0][14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult5|mult_core|romout[0][14]~5 .lut_mask = 16'h3332;
defparam \UART|Mult5|mult_core|romout[0][14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \UART|Mult5|mult_core|romout[0][13]~4 (
// Equation(s):
// \UART|Mult5|mult_core|romout[0][13]~4_combout  = (\UART|REGA_BCD [30]) # ((\UART|REGA_BCD [28]) # ((\UART|REGA_BCD [31]) # (\UART|REGA_BCD [29])))

	.dataa(\UART|REGA_BCD [30]),
	.datab(\UART|REGA_BCD [28]),
	.datac(\UART|REGA_BCD [31]),
	.datad(\UART|REGA_BCD [29]),
	.cin(gnd),
	.combout(\UART|Mult5|mult_core|romout[0][13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult5|mult_core|romout[0][13]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult5|mult_core|romout[0][13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \UART|Mult5|mult_core|romout[0][12]~3 (
// Equation(s):
// \UART|Mult5|mult_core|romout[0][12]~3_combout  = (\UART|REGA_BCD [30] & (((!\UART|REGA_BCD [31])))) # (!\UART|REGA_BCD [30] & ((\UART|REGA_BCD [28] & ((!\UART|REGA_BCD [29]) # (!\UART|REGA_BCD [31]))) # (!\UART|REGA_BCD [28] & ((\UART|REGA_BCD [31]) # 
// (\UART|REGA_BCD [29])))))

	.dataa(\UART|REGA_BCD [30]),
	.datab(\UART|REGA_BCD [28]),
	.datac(\UART|REGA_BCD [31]),
	.datad(\UART|REGA_BCD [29]),
	.cin(gnd),
	.combout(\UART|Mult5|mult_core|romout[0][12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult5|mult_core|romout[0][12]~3 .lut_mask = 16'h1F5E;
defparam \UART|Mult5|mult_core|romout[0][12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \UART|Mult5|mult_core|romout[0][11]~2 (
// Equation(s):
// \UART|Mult5|mult_core|romout[0][11]~2_combout  = (\UART|REGA_BCD [30] & (((\UART|REGA_BCD [31]) # (!\UART|REGA_BCD [29])))) # (!\UART|REGA_BCD [30] & ((\UART|REGA_BCD [28] & ((\UART|REGA_BCD [29]) # (!\UART|REGA_BCD [31]))) # (!\UART|REGA_BCD [28] & 
// (!\UART|REGA_BCD [31] & \UART|REGA_BCD [29]))))

	.dataa(\UART|REGA_BCD [30]),
	.datab(\UART|REGA_BCD [28]),
	.datac(\UART|REGA_BCD [31]),
	.datad(\UART|REGA_BCD [29]),
	.cin(gnd),
	.combout(\UART|Mult5|mult_core|romout[0][11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult5|mult_core|romout[0][11]~2 .lut_mask = 16'hE5AE;
defparam \UART|Mult5|mult_core|romout[0][11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \UART|Mult5|mult_core|romout[0][10]~1 (
// Equation(s):
// \UART|Mult5|mult_core|romout[0][10]~1_combout  = \UART|REGA_BCD [31] $ (\UART|REGA_BCD [29] $ (((!\UART|REGA_BCD [30] & \UART|REGA_BCD [28]))))

	.dataa(\UART|REGA_BCD [30]),
	.datab(\UART|REGA_BCD [28]),
	.datac(\UART|REGA_BCD [31]),
	.datad(\UART|REGA_BCD [29]),
	.cin(gnd),
	.combout(\UART|Mult5|mult_core|romout[0][10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult5|mult_core|romout[0][10]~1 .lut_mask = 16'h4BB4;
defparam \UART|Mult5|mult_core|romout[0][10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \UART|Mult5|mult_core|romout[0][9]~0 (
// Equation(s):
// \UART|Mult5|mult_core|romout[0][9]~0_combout  = \UART|REGA_BCD [28] $ (\UART|REGA_BCD [30])

	.dataa(\UART|REGA_BCD [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGA_BCD [30]),
	.cin(gnd),
	.combout(\UART|Mult5|mult_core|romout[0][9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult5|mult_core|romout[0][9]~0 .lut_mask = 16'h55AA;
defparam \UART|Mult5|mult_core|romout[0][9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \UART|Add7~0 (
// Equation(s):
// \UART|Add7~0_combout  = (\UART|REGA_BCD [28] & (\UART|Add6~2_combout  $ (VCC))) # (!\UART|REGA_BCD [28] & (\UART|Add6~2_combout  & VCC))
// \UART|Add7~1  = CARRY((\UART|REGA_BCD [28] & \UART|Add6~2_combout ))

	.dataa(\UART|REGA_BCD [28]),
	.datab(\UART|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add7~0_combout ),
	.cout(\UART|Add7~1 ));
// synopsys translate_off
defparam \UART|Add7~0 .lut_mask = 16'h6688;
defparam \UART|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \UART|Add7~2 (
// Equation(s):
// \UART|Add7~2_combout  = (\UART|REGA_BCD [29] & ((\UART|Add6~4_combout  & (\UART|Add7~1  & VCC)) # (!\UART|Add6~4_combout  & (!\UART|Add7~1 )))) # (!\UART|REGA_BCD [29] & ((\UART|Add6~4_combout  & (!\UART|Add7~1 )) # (!\UART|Add6~4_combout  & 
// ((\UART|Add7~1 ) # (GND)))))
// \UART|Add7~3  = CARRY((\UART|REGA_BCD [29] & (!\UART|Add6~4_combout  & !\UART|Add7~1 )) # (!\UART|REGA_BCD [29] & ((!\UART|Add7~1 ) # (!\UART|Add6~4_combout ))))

	.dataa(\UART|REGA_BCD [29]),
	.datab(\UART|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add7~1 ),
	.combout(\UART|Add7~2_combout ),
	.cout(\UART|Add7~3 ));
// synopsys translate_off
defparam \UART|Add7~2 .lut_mask = 16'h9617;
defparam \UART|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \UART|Add7~4 (
// Equation(s):
// \UART|Add7~4_combout  = ((\UART|Mult5|mult_core|romout[0][9]~0_combout  $ (\UART|Add6~6_combout  $ (!\UART|Add7~3 )))) # (GND)
// \UART|Add7~5  = CARRY((\UART|Mult5|mult_core|romout[0][9]~0_combout  & ((\UART|Add6~6_combout ) # (!\UART|Add7~3 ))) # (!\UART|Mult5|mult_core|romout[0][9]~0_combout  & (\UART|Add6~6_combout  & !\UART|Add7~3 )))

	.dataa(\UART|Mult5|mult_core|romout[0][9]~0_combout ),
	.datab(\UART|Add6~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add7~3 ),
	.combout(\UART|Add7~4_combout ),
	.cout(\UART|Add7~5 ));
// synopsys translate_off
defparam \UART|Add7~4 .lut_mask = 16'h698E;
defparam \UART|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \UART|Add7~6 (
// Equation(s):
// \UART|Add7~6_combout  = (\UART|Mult5|mult_core|romout[0][10]~1_combout  & ((\UART|Add6~8_combout  & (\UART|Add7~5  & VCC)) # (!\UART|Add6~8_combout  & (!\UART|Add7~5 )))) # (!\UART|Mult5|mult_core|romout[0][10]~1_combout  & ((\UART|Add6~8_combout  & 
// (!\UART|Add7~5 )) # (!\UART|Add6~8_combout  & ((\UART|Add7~5 ) # (GND)))))
// \UART|Add7~7  = CARRY((\UART|Mult5|mult_core|romout[0][10]~1_combout  & (!\UART|Add6~8_combout  & !\UART|Add7~5 )) # (!\UART|Mult5|mult_core|romout[0][10]~1_combout  & ((!\UART|Add7~5 ) # (!\UART|Add6~8_combout ))))

	.dataa(\UART|Mult5|mult_core|romout[0][10]~1_combout ),
	.datab(\UART|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add7~5 ),
	.combout(\UART|Add7~6_combout ),
	.cout(\UART|Add7~7 ));
// synopsys translate_off
defparam \UART|Add7~6 .lut_mask = 16'h9617;
defparam \UART|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \UART|Add7~8 (
// Equation(s):
// \UART|Add7~8_combout  = ((\UART|Mult5|mult_core|romout[0][11]~2_combout  $ (\UART|Add6~10_combout  $ (!\UART|Add7~7 )))) # (GND)
// \UART|Add7~9  = CARRY((\UART|Mult5|mult_core|romout[0][11]~2_combout  & ((\UART|Add6~10_combout ) # (!\UART|Add7~7 ))) # (!\UART|Mult5|mult_core|romout[0][11]~2_combout  & (\UART|Add6~10_combout  & !\UART|Add7~7 )))

	.dataa(\UART|Mult5|mult_core|romout[0][11]~2_combout ),
	.datab(\UART|Add6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add7~7 ),
	.combout(\UART|Add7~8_combout ),
	.cout(\UART|Add7~9 ));
// synopsys translate_off
defparam \UART|Add7~8 .lut_mask = 16'h698E;
defparam \UART|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \UART|Add7~10 (
// Equation(s):
// \UART|Add7~10_combout  = (\UART|Add6~12_combout  & ((\UART|Mult5|mult_core|romout[0][12]~3_combout  & (\UART|Add7~9  & VCC)) # (!\UART|Mult5|mult_core|romout[0][12]~3_combout  & (!\UART|Add7~9 )))) # (!\UART|Add6~12_combout  & 
// ((\UART|Mult5|mult_core|romout[0][12]~3_combout  & (!\UART|Add7~9 )) # (!\UART|Mult5|mult_core|romout[0][12]~3_combout  & ((\UART|Add7~9 ) # (GND)))))
// \UART|Add7~11  = CARRY((\UART|Add6~12_combout  & (!\UART|Mult5|mult_core|romout[0][12]~3_combout  & !\UART|Add7~9 )) # (!\UART|Add6~12_combout  & ((!\UART|Add7~9 ) # (!\UART|Mult5|mult_core|romout[0][12]~3_combout ))))

	.dataa(\UART|Add6~12_combout ),
	.datab(\UART|Mult5|mult_core|romout[0][12]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add7~9 ),
	.combout(\UART|Add7~10_combout ),
	.cout(\UART|Add7~11 ));
// synopsys translate_off
defparam \UART|Add7~10 .lut_mask = 16'h9617;
defparam \UART|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \UART|Add7~12 (
// Equation(s):
// \UART|Add7~12_combout  = ((\UART|Mult5|mult_core|romout[0][13]~4_combout  $ (\UART|Add6~14_combout  $ (!\UART|Add7~11 )))) # (GND)
// \UART|Add7~13  = CARRY((\UART|Mult5|mult_core|romout[0][13]~4_combout  & ((\UART|Add6~14_combout ) # (!\UART|Add7~11 ))) # (!\UART|Mult5|mult_core|romout[0][13]~4_combout  & (\UART|Add6~14_combout  & !\UART|Add7~11 )))

	.dataa(\UART|Mult5|mult_core|romout[0][13]~4_combout ),
	.datab(\UART|Add6~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add7~11 ),
	.combout(\UART|Add7~12_combout ),
	.cout(\UART|Add7~13 ));
// synopsys translate_off
defparam \UART|Add7~12 .lut_mask = 16'h698E;
defparam \UART|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \UART|Add7~14 (
// Equation(s):
// \UART|Add7~14_combout  = (\UART|Add6~16_combout  & ((\UART|Mult5|mult_core|romout[0][14]~5_combout  & (\UART|Add7~13  & VCC)) # (!\UART|Mult5|mult_core|romout[0][14]~5_combout  & (!\UART|Add7~13 )))) # (!\UART|Add6~16_combout  & 
// ((\UART|Mult5|mult_core|romout[0][14]~5_combout  & (!\UART|Add7~13 )) # (!\UART|Mult5|mult_core|romout[0][14]~5_combout  & ((\UART|Add7~13 ) # (GND)))))
// \UART|Add7~15  = CARRY((\UART|Add6~16_combout  & (!\UART|Mult5|mult_core|romout[0][14]~5_combout  & !\UART|Add7~13 )) # (!\UART|Add6~16_combout  & ((!\UART|Add7~13 ) # (!\UART|Mult5|mult_core|romout[0][14]~5_combout ))))

	.dataa(\UART|Add6~16_combout ),
	.datab(\UART|Mult5|mult_core|romout[0][14]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add7~13 ),
	.combout(\UART|Add7~14_combout ),
	.cout(\UART|Add7~15 ));
// synopsys translate_off
defparam \UART|Add7~14 .lut_mask = 16'h9617;
defparam \UART|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \UART|Add7~16 (
// Equation(s):
// \UART|Add7~16_combout  = ((\UART|Mult5|mult_core|romout[0][15]~6_combout  $ (\UART|Add6~18_combout  $ (!\UART|Add7~15 )))) # (GND)
// \UART|Add7~17  = CARRY((\UART|Mult5|mult_core|romout[0][15]~6_combout  & ((\UART|Add6~18_combout ) # (!\UART|Add7~15 ))) # (!\UART|Mult5|mult_core|romout[0][15]~6_combout  & (\UART|Add6~18_combout  & !\UART|Add7~15 )))

	.dataa(\UART|Mult5|mult_core|romout[0][15]~6_combout ),
	.datab(\UART|Add6~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add7~15 ),
	.combout(\UART|Add7~16_combout ),
	.cout(\UART|Add7~17 ));
// synopsys translate_off
defparam \UART|Add7~16 .lut_mask = 16'h698E;
defparam \UART|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \UART|Add7~18 (
// Equation(s):
// \UART|Add7~18_combout  = (\UART|Mult5|mult_core|romout[0][16]~7_combout  & ((\UART|Add6~20_combout  & (\UART|Add7~17  & VCC)) # (!\UART|Add6~20_combout  & (!\UART|Add7~17 )))) # (!\UART|Mult5|mult_core|romout[0][16]~7_combout  & ((\UART|Add6~20_combout  & 
// (!\UART|Add7~17 )) # (!\UART|Add6~20_combout  & ((\UART|Add7~17 ) # (GND)))))
// \UART|Add7~19  = CARRY((\UART|Mult5|mult_core|romout[0][16]~7_combout  & (!\UART|Add6~20_combout  & !\UART|Add7~17 )) # (!\UART|Mult5|mult_core|romout[0][16]~7_combout  & ((!\UART|Add7~17 ) # (!\UART|Add6~20_combout ))))

	.dataa(\UART|Mult5|mult_core|romout[0][16]~7_combout ),
	.datab(\UART|Add6~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add7~17 ),
	.combout(\UART|Add7~18_combout ),
	.cout(\UART|Add7~19 ));
// synopsys translate_off
defparam \UART|Add7~18 .lut_mask = 16'h9617;
defparam \UART|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \UART|Add7~20 (
// Equation(s):
// \UART|Add7~20_combout  = ((\UART|Add6~22_combout  $ (\UART|Mult5|mult_core|romout[0][17]~8_combout  $ (!\UART|Add7~19 )))) # (GND)
// \UART|Add7~21  = CARRY((\UART|Add6~22_combout  & ((\UART|Mult5|mult_core|romout[0][17]~8_combout ) # (!\UART|Add7~19 ))) # (!\UART|Add6~22_combout  & (\UART|Mult5|mult_core|romout[0][17]~8_combout  & !\UART|Add7~19 )))

	.dataa(\UART|Add6~22_combout ),
	.datab(\UART|Mult5|mult_core|romout[0][17]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add7~19 ),
	.combout(\UART|Add7~20_combout ),
	.cout(\UART|Add7~21 ));
// synopsys translate_off
defparam \UART|Add7~20 .lut_mask = 16'h698E;
defparam \UART|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \UART|Add7~22 (
// Equation(s):
// \UART|Add7~22_combout  = \UART|Add7~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add7~21 ),
	.combout(\UART|Add7~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add7~22 .lut_mask = 16'hF0F0;
defparam \UART|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \UART|Mult6|mult_core|romout[0][17]~7 (
// Equation(s):
// \UART|Mult6|mult_core|romout[0][17]~7_combout  = (\UART|REGA_BCD [34] & (((\UART|REGA_BCD [33]) # (\UART|REGA_BCD [32])))) # (!\UART|REGA_BCD [34] & (\UART|REGA_BCD [35] & (!\UART|REGA_BCD [33] & !\UART|REGA_BCD [32])))

	.dataa(\UART|REGA_BCD [34]),
	.datab(\UART|REGA_BCD [35]),
	.datac(\UART|REGA_BCD [33]),
	.datad(\UART|REGA_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult6|mult_core|romout[0][17]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult6|mult_core|romout[0][17]~7 .lut_mask = 16'hAAA4;
defparam \UART|Mult6|mult_core|romout[0][17]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \UART|Mult6|mult_core|romout[0][16]~6 (
// Equation(s):
// \UART|Mult6|mult_core|romout[0][16]~6_combout  = (\UART|REGA_BCD [33] & (((\UART|REGA_BCD [32])))) # (!\UART|REGA_BCD [33] & (!\UART|REGA_BCD [32] & ((\UART|REGA_BCD [34]) # (\UART|REGA_BCD [35]))))

	.dataa(\UART|REGA_BCD [34]),
	.datab(\UART|REGA_BCD [33]),
	.datac(\UART|REGA_BCD [35]),
	.datad(\UART|REGA_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult6|mult_core|romout[0][16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult6|mult_core|romout[0][16]~6 .lut_mask = 16'hCC32;
defparam \UART|Mult6|mult_core|romout[0][16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \UART|Mult6|mult_core|romout[0][15]~5 (
// Equation(s):
// \UART|Mult6|mult_core|romout[0][15]~5_combout  = (!\UART|REGA_BCD [32] & ((\UART|REGA_BCD [34]) # ((\UART|REGA_BCD [33]) # (\UART|REGA_BCD [35]))))

	.dataa(\UART|REGA_BCD [34]),
	.datab(\UART|REGA_BCD [33]),
	.datac(\UART|REGA_BCD [35]),
	.datad(\UART|REGA_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult6|mult_core|romout[0][15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult6|mult_core|romout[0][15]~5 .lut_mask = 16'h00FE;
defparam \UART|Mult6|mult_core|romout[0][15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \UART|Mult6|mult_core|romout[0][14]~4 (
// Equation(s):
// \UART|Mult6|mult_core|romout[0][14]~4_combout  = (\UART|REGA_BCD [34]) # ((\UART|REGA_BCD [35]) # ((\UART|REGA_BCD [33]) # (\UART|REGA_BCD [32])))

	.dataa(\UART|REGA_BCD [34]),
	.datab(\UART|REGA_BCD [35]),
	.datac(\UART|REGA_BCD [33]),
	.datad(\UART|REGA_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult6|mult_core|romout[0][14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult6|mult_core|romout[0][14]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult6|mult_core|romout[0][14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \UART|Mult6|mult_core|romout[0][13]~3 (
// Equation(s):
// \UART|Mult6|mult_core|romout[0][13]~3_combout  = (\UART|REGA_BCD [34] & (!\UART|REGA_BCD [35])) # (!\UART|REGA_BCD [34] & ((\UART|REGA_BCD [35] & ((!\UART|REGA_BCD [32]) # (!\UART|REGA_BCD [33]))) # (!\UART|REGA_BCD [35] & ((\UART|REGA_BCD [33]) # 
// (\UART|REGA_BCD [32])))))

	.dataa(\UART|REGA_BCD [34]),
	.datab(\UART|REGA_BCD [35]),
	.datac(\UART|REGA_BCD [33]),
	.datad(\UART|REGA_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult6|mult_core|romout[0][13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult6|mult_core|romout[0][13]~3 .lut_mask = 16'h3776;
defparam \UART|Mult6|mult_core|romout[0][13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \UART|Mult6|mult_core|romout[0][12]~2 (
// Equation(s):
// \UART|Mult6|mult_core|romout[0][12]~2_combout  = (\UART|REGA_BCD [34] & ((\UART|REGA_BCD [35]) # ((!\UART|REGA_BCD [33])))) # (!\UART|REGA_BCD [34] & ((\UART|REGA_BCD [35] & (\UART|REGA_BCD [33] & \UART|REGA_BCD [32])) # (!\UART|REGA_BCD [35] & 
// ((\UART|REGA_BCD [33]) # (\UART|REGA_BCD [32])))))

	.dataa(\UART|REGA_BCD [34]),
	.datab(\UART|REGA_BCD [35]),
	.datac(\UART|REGA_BCD [33]),
	.datad(\UART|REGA_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult6|mult_core|romout[0][12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult6|mult_core|romout[0][12]~2 .lut_mask = 16'hDB9A;
defparam \UART|Mult6|mult_core|romout[0][12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \UART|Mult6|mult_core|romout[0][11]~1 (
// Equation(s):
// \UART|Mult6|mult_core|romout[0][11]~1_combout  = \UART|REGA_BCD [33] $ (\UART|REGA_BCD [35] $ (((!\UART|REGA_BCD [34] & \UART|REGA_BCD [32]))))

	.dataa(\UART|REGA_BCD [34]),
	.datab(\UART|REGA_BCD [33]),
	.datac(\UART|REGA_BCD [35]),
	.datad(\UART|REGA_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult6|mult_core|romout[0][11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult6|mult_core|romout[0][11]~1 .lut_mask = 16'h693C;
defparam \UART|Mult6|mult_core|romout[0][11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \UART|Mult6|mult_core|romout[0][10]~0 (
// Equation(s):
// \UART|Mult6|mult_core|romout[0][10]~0_combout  = \UART|REGA_BCD [34] $ (\UART|REGA_BCD [32])

	.dataa(gnd),
	.datab(\UART|REGA_BCD [34]),
	.datac(gnd),
	.datad(\UART|REGA_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult6|mult_core|romout[0][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult6|mult_core|romout[0][10]~0 .lut_mask = 16'h33CC;
defparam \UART|Mult6|mult_core|romout[0][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \UART|Add8~0 (
// Equation(s):
// \UART|Add8~0_combout  = (\UART|Add7~2_combout  & (\UART|REGA_BCD [32] $ (VCC))) # (!\UART|Add7~2_combout  & (\UART|REGA_BCD [32] & VCC))
// \UART|Add8~1  = CARRY((\UART|Add7~2_combout  & \UART|REGA_BCD [32]))

	.dataa(\UART|Add7~2_combout ),
	.datab(\UART|REGA_BCD [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add8~0_combout ),
	.cout(\UART|Add8~1 ));
// synopsys translate_off
defparam \UART|Add8~0 .lut_mask = 16'h6688;
defparam \UART|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \UART|Add8~2 (
// Equation(s):
// \UART|Add8~2_combout  = (\UART|Add7~4_combout  & ((\UART|REGA_BCD [33] & (\UART|Add8~1  & VCC)) # (!\UART|REGA_BCD [33] & (!\UART|Add8~1 )))) # (!\UART|Add7~4_combout  & ((\UART|REGA_BCD [33] & (!\UART|Add8~1 )) # (!\UART|REGA_BCD [33] & ((\UART|Add8~1 ) 
// # (GND)))))
// \UART|Add8~3  = CARRY((\UART|Add7~4_combout  & (!\UART|REGA_BCD [33] & !\UART|Add8~1 )) # (!\UART|Add7~4_combout  & ((!\UART|Add8~1 ) # (!\UART|REGA_BCD [33]))))

	.dataa(\UART|Add7~4_combout ),
	.datab(\UART|REGA_BCD [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add8~1 ),
	.combout(\UART|Add8~2_combout ),
	.cout(\UART|Add8~3 ));
// synopsys translate_off
defparam \UART|Add8~2 .lut_mask = 16'h9617;
defparam \UART|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \UART|Add8~4 (
// Equation(s):
// \UART|Add8~4_combout  = ((\UART|Mult6|mult_core|romout[0][10]~0_combout  $ (\UART|Add7~6_combout  $ (!\UART|Add8~3 )))) # (GND)
// \UART|Add8~5  = CARRY((\UART|Mult6|mult_core|romout[0][10]~0_combout  & ((\UART|Add7~6_combout ) # (!\UART|Add8~3 ))) # (!\UART|Mult6|mult_core|romout[0][10]~0_combout  & (\UART|Add7~6_combout  & !\UART|Add8~3 )))

	.dataa(\UART|Mult6|mult_core|romout[0][10]~0_combout ),
	.datab(\UART|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add8~3 ),
	.combout(\UART|Add8~4_combout ),
	.cout(\UART|Add8~5 ));
// synopsys translate_off
defparam \UART|Add8~4 .lut_mask = 16'h698E;
defparam \UART|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \UART|Add8~6 (
// Equation(s):
// \UART|Add8~6_combout  = (\UART|Add7~8_combout  & ((\UART|Mult6|mult_core|romout[0][11]~1_combout  & (\UART|Add8~5  & VCC)) # (!\UART|Mult6|mult_core|romout[0][11]~1_combout  & (!\UART|Add8~5 )))) # (!\UART|Add7~8_combout  & 
// ((\UART|Mult6|mult_core|romout[0][11]~1_combout  & (!\UART|Add8~5 )) # (!\UART|Mult6|mult_core|romout[0][11]~1_combout  & ((\UART|Add8~5 ) # (GND)))))
// \UART|Add8~7  = CARRY((\UART|Add7~8_combout  & (!\UART|Mult6|mult_core|romout[0][11]~1_combout  & !\UART|Add8~5 )) # (!\UART|Add7~8_combout  & ((!\UART|Add8~5 ) # (!\UART|Mult6|mult_core|romout[0][11]~1_combout ))))

	.dataa(\UART|Add7~8_combout ),
	.datab(\UART|Mult6|mult_core|romout[0][11]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add8~5 ),
	.combout(\UART|Add8~6_combout ),
	.cout(\UART|Add8~7 ));
// synopsys translate_off
defparam \UART|Add8~6 .lut_mask = 16'h9617;
defparam \UART|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \UART|Add8~8 (
// Equation(s):
// \UART|Add8~8_combout  = ((\UART|Add7~10_combout  $ (\UART|Mult6|mult_core|romout[0][12]~2_combout  $ (!\UART|Add8~7 )))) # (GND)
// \UART|Add8~9  = CARRY((\UART|Add7~10_combout  & ((\UART|Mult6|mult_core|romout[0][12]~2_combout ) # (!\UART|Add8~7 ))) # (!\UART|Add7~10_combout  & (\UART|Mult6|mult_core|romout[0][12]~2_combout  & !\UART|Add8~7 )))

	.dataa(\UART|Add7~10_combout ),
	.datab(\UART|Mult6|mult_core|romout[0][12]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add8~7 ),
	.combout(\UART|Add8~8_combout ),
	.cout(\UART|Add8~9 ));
// synopsys translate_off
defparam \UART|Add8~8 .lut_mask = 16'h698E;
defparam \UART|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \UART|Add8~10 (
// Equation(s):
// \UART|Add8~10_combout  = (\UART|Add7~12_combout  & ((\UART|Mult6|mult_core|romout[0][13]~3_combout  & (\UART|Add8~9  & VCC)) # (!\UART|Mult6|mult_core|romout[0][13]~3_combout  & (!\UART|Add8~9 )))) # (!\UART|Add7~12_combout  & 
// ((\UART|Mult6|mult_core|romout[0][13]~3_combout  & (!\UART|Add8~9 )) # (!\UART|Mult6|mult_core|romout[0][13]~3_combout  & ((\UART|Add8~9 ) # (GND)))))
// \UART|Add8~11  = CARRY((\UART|Add7~12_combout  & (!\UART|Mult6|mult_core|romout[0][13]~3_combout  & !\UART|Add8~9 )) # (!\UART|Add7~12_combout  & ((!\UART|Add8~9 ) # (!\UART|Mult6|mult_core|romout[0][13]~3_combout ))))

	.dataa(\UART|Add7~12_combout ),
	.datab(\UART|Mult6|mult_core|romout[0][13]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add8~9 ),
	.combout(\UART|Add8~10_combout ),
	.cout(\UART|Add8~11 ));
// synopsys translate_off
defparam \UART|Add8~10 .lut_mask = 16'h9617;
defparam \UART|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \UART|Add8~12 (
// Equation(s):
// \UART|Add8~12_combout  = ((\UART|Add7~14_combout  $ (\UART|Mult6|mult_core|romout[0][14]~4_combout  $ (!\UART|Add8~11 )))) # (GND)
// \UART|Add8~13  = CARRY((\UART|Add7~14_combout  & ((\UART|Mult6|mult_core|romout[0][14]~4_combout ) # (!\UART|Add8~11 ))) # (!\UART|Add7~14_combout  & (\UART|Mult6|mult_core|romout[0][14]~4_combout  & !\UART|Add8~11 )))

	.dataa(\UART|Add7~14_combout ),
	.datab(\UART|Mult6|mult_core|romout[0][14]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add8~11 ),
	.combout(\UART|Add8~12_combout ),
	.cout(\UART|Add8~13 ));
// synopsys translate_off
defparam \UART|Add8~12 .lut_mask = 16'h698E;
defparam \UART|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \UART|Add8~14 (
// Equation(s):
// \UART|Add8~14_combout  = (\UART|Mult6|mult_core|romout[0][15]~5_combout  & ((\UART|Add7~16_combout  & (\UART|Add8~13  & VCC)) # (!\UART|Add7~16_combout  & (!\UART|Add8~13 )))) # (!\UART|Mult6|mult_core|romout[0][15]~5_combout  & ((\UART|Add7~16_combout  & 
// (!\UART|Add8~13 )) # (!\UART|Add7~16_combout  & ((\UART|Add8~13 ) # (GND)))))
// \UART|Add8~15  = CARRY((\UART|Mult6|mult_core|romout[0][15]~5_combout  & (!\UART|Add7~16_combout  & !\UART|Add8~13 )) # (!\UART|Mult6|mult_core|romout[0][15]~5_combout  & ((!\UART|Add8~13 ) # (!\UART|Add7~16_combout ))))

	.dataa(\UART|Mult6|mult_core|romout[0][15]~5_combout ),
	.datab(\UART|Add7~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add8~13 ),
	.combout(\UART|Add8~14_combout ),
	.cout(\UART|Add8~15 ));
// synopsys translate_off
defparam \UART|Add8~14 .lut_mask = 16'h9617;
defparam \UART|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \UART|Add8~16 (
// Equation(s):
// \UART|Add8~16_combout  = ((\UART|Mult6|mult_core|romout[0][16]~6_combout  $ (\UART|Add7~18_combout  $ (!\UART|Add8~15 )))) # (GND)
// \UART|Add8~17  = CARRY((\UART|Mult6|mult_core|romout[0][16]~6_combout  & ((\UART|Add7~18_combout ) # (!\UART|Add8~15 ))) # (!\UART|Mult6|mult_core|romout[0][16]~6_combout  & (\UART|Add7~18_combout  & !\UART|Add8~15 )))

	.dataa(\UART|Mult6|mult_core|romout[0][16]~6_combout ),
	.datab(\UART|Add7~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add8~15 ),
	.combout(\UART|Add8~16_combout ),
	.cout(\UART|Add8~17 ));
// synopsys translate_off
defparam \UART|Add8~16 .lut_mask = 16'h698E;
defparam \UART|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \UART|Add8~18 (
// Equation(s):
// \UART|Add8~18_combout  = (\UART|Add7~20_combout  & ((\UART|Mult6|mult_core|romout[0][17]~7_combout  & (\UART|Add8~17  & VCC)) # (!\UART|Mult6|mult_core|romout[0][17]~7_combout  & (!\UART|Add8~17 )))) # (!\UART|Add7~20_combout  & 
// ((\UART|Mult6|mult_core|romout[0][17]~7_combout  & (!\UART|Add8~17 )) # (!\UART|Mult6|mult_core|romout[0][17]~7_combout  & ((\UART|Add8~17 ) # (GND)))))
// \UART|Add8~19  = CARRY((\UART|Add7~20_combout  & (!\UART|Mult6|mult_core|romout[0][17]~7_combout  & !\UART|Add8~17 )) # (!\UART|Add7~20_combout  & ((!\UART|Add8~17 ) # (!\UART|Mult6|mult_core|romout[0][17]~7_combout ))))

	.dataa(\UART|Add7~20_combout ),
	.datab(\UART|Mult6|mult_core|romout[0][17]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add8~17 ),
	.combout(\UART|Add8~18_combout ),
	.cout(\UART|Add8~19 ));
// synopsys translate_off
defparam \UART|Add8~18 .lut_mask = 16'h9617;
defparam \UART|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \UART|Add8~20 (
// Equation(s):
// \UART|Add8~20_combout  = ((\UART|Mult6|mult_core|romout[0][18]~8_combout  $ (\UART|Add7~22_combout  $ (!\UART|Add8~19 )))) # (GND)
// \UART|Add8~21  = CARRY((\UART|Mult6|mult_core|romout[0][18]~8_combout  & ((\UART|Add7~22_combout ) # (!\UART|Add8~19 ))) # (!\UART|Mult6|mult_core|romout[0][18]~8_combout  & (\UART|Add7~22_combout  & !\UART|Add8~19 )))

	.dataa(\UART|Mult6|mult_core|romout[0][18]~8_combout ),
	.datab(\UART|Add7~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add8~19 ),
	.combout(\UART|Add8~20_combout ),
	.cout(\UART|Add8~21 ));
// synopsys translate_off
defparam \UART|Add8~20 .lut_mask = 16'h698E;
defparam \UART|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \UART|Add8~22 (
// Equation(s):
// \UART|Add8~22_combout  = \UART|Add8~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add8~21 ),
	.combout(\UART|Add8~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add8~22 .lut_mask = 16'hF0F0;
defparam \UART|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \UART|Mult7|mult_core|romout[0][18]~7 (
// Equation(s):
// \UART|Mult7|mult_core|romout[0][18]~7_combout  = (\UART|REGA_BCD [38] & (((\UART|REGA_BCD [37]) # (\UART|REGA_BCD [36])))) # (!\UART|REGA_BCD [38] & (\UART|REGA_BCD [39] & (!\UART|REGA_BCD [37] & !\UART|REGA_BCD [36])))

	.dataa(\UART|REGA_BCD [38]),
	.datab(\UART|REGA_BCD [39]),
	.datac(\UART|REGA_BCD [37]),
	.datad(\UART|REGA_BCD [36]),
	.cin(gnd),
	.combout(\UART|Mult7|mult_core|romout[0][18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult7|mult_core|romout[0][18]~7 .lut_mask = 16'hAAA4;
defparam \UART|Mult7|mult_core|romout[0][18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \UART|Mult7|mult_core|romout[0][17]~6 (
// Equation(s):
// \UART|Mult7|mult_core|romout[0][17]~6_combout  = (\UART|REGA_BCD [37] & (((\UART|REGA_BCD [36])))) # (!\UART|REGA_BCD [37] & (!\UART|REGA_BCD [36] & ((\UART|REGA_BCD [38]) # (\UART|REGA_BCD [39]))))

	.dataa(\UART|REGA_BCD [38]),
	.datab(\UART|REGA_BCD [39]),
	.datac(\UART|REGA_BCD [37]),
	.datad(\UART|REGA_BCD [36]),
	.cin(gnd),
	.combout(\UART|Mult7|mult_core|romout[0][17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult7|mult_core|romout[0][17]~6 .lut_mask = 16'hF00E;
defparam \UART|Mult7|mult_core|romout[0][17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \UART|Mult7|mult_core|romout[0][16]~5 (
// Equation(s):
// \UART|Mult7|mult_core|romout[0][16]~5_combout  = (!\UART|REGA_BCD [36] & ((\UART|REGA_BCD [38]) # ((\UART|REGA_BCD [39]) # (\UART|REGA_BCD [37]))))

	.dataa(\UART|REGA_BCD [38]),
	.datab(\UART|REGA_BCD [39]),
	.datac(\UART|REGA_BCD [37]),
	.datad(\UART|REGA_BCD [36]),
	.cin(gnd),
	.combout(\UART|Mult7|mult_core|romout[0][16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult7|mult_core|romout[0][16]~5 .lut_mask = 16'h00FE;
defparam \UART|Mult7|mult_core|romout[0][16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \UART|Mult7|mult_core|romout[0][15]~4 (
// Equation(s):
// \UART|Mult7|mult_core|romout[0][15]~4_combout  = (\UART|REGA_BCD [38]) # ((\UART|REGA_BCD [39]) # ((\UART|REGA_BCD [37]) # (\UART|REGA_BCD [36])))

	.dataa(\UART|REGA_BCD [38]),
	.datab(\UART|REGA_BCD [39]),
	.datac(\UART|REGA_BCD [37]),
	.datad(\UART|REGA_BCD [36]),
	.cin(gnd),
	.combout(\UART|Mult7|mult_core|romout[0][15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult7|mult_core|romout[0][15]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult7|mult_core|romout[0][15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \UART|Mult7|mult_core|romout[0][14]~3 (
// Equation(s):
// \UART|Mult7|mult_core|romout[0][14]~3_combout  = (\UART|REGA_BCD [38] & (!\UART|REGA_BCD [39])) # (!\UART|REGA_BCD [38] & ((\UART|REGA_BCD [39] & ((!\UART|REGA_BCD [36]) # (!\UART|REGA_BCD [37]))) # (!\UART|REGA_BCD [39] & ((\UART|REGA_BCD [37]) # 
// (\UART|REGA_BCD [36])))))

	.dataa(\UART|REGA_BCD [38]),
	.datab(\UART|REGA_BCD [39]),
	.datac(\UART|REGA_BCD [37]),
	.datad(\UART|REGA_BCD [36]),
	.cin(gnd),
	.combout(\UART|Mult7|mult_core|romout[0][14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult7|mult_core|romout[0][14]~3 .lut_mask = 16'h3776;
defparam \UART|Mult7|mult_core|romout[0][14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \UART|Mult7|mult_core|romout[0][13]~2 (
// Equation(s):
// \UART|Mult7|mult_core|romout[0][13]~2_combout  = (\UART|REGA_BCD [38] & ((\UART|REGA_BCD [39]) # ((!\UART|REGA_BCD [37])))) # (!\UART|REGA_BCD [38] & ((\UART|REGA_BCD [39] & (\UART|REGA_BCD [37] & \UART|REGA_BCD [36])) # (!\UART|REGA_BCD [39] & 
// ((\UART|REGA_BCD [37]) # (\UART|REGA_BCD [36])))))

	.dataa(\UART|REGA_BCD [38]),
	.datab(\UART|REGA_BCD [39]),
	.datac(\UART|REGA_BCD [37]),
	.datad(\UART|REGA_BCD [36]),
	.cin(gnd),
	.combout(\UART|Mult7|mult_core|romout[0][13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult7|mult_core|romout[0][13]~2 .lut_mask = 16'hDB9A;
defparam \UART|Mult7|mult_core|romout[0][13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \UART|Mult7|mult_core|romout[0][12]~1 (
// Equation(s):
// \UART|Mult7|mult_core|romout[0][12]~1_combout  = \UART|REGA_BCD [39] $ (\UART|REGA_BCD [37] $ (((!\UART|REGA_BCD [38] & \UART|REGA_BCD [36]))))

	.dataa(\UART|REGA_BCD [38]),
	.datab(\UART|REGA_BCD [39]),
	.datac(\UART|REGA_BCD [37]),
	.datad(\UART|REGA_BCD [36]),
	.cin(gnd),
	.combout(\UART|Mult7|mult_core|romout[0][12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult7|mult_core|romout[0][12]~1 .lut_mask = 16'h693C;
defparam \UART|Mult7|mult_core|romout[0][12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \UART|Mult7|mult_core|romout[0][11]~0 (
// Equation(s):
// \UART|Mult7|mult_core|romout[0][11]~0_combout  = \UART|REGA_BCD [38] $ (\UART|REGA_BCD [36])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGA_BCD [38]),
	.datad(\UART|REGA_BCD [36]),
	.cin(gnd),
	.combout(\UART|Mult7|mult_core|romout[0][11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult7|mult_core|romout[0][11]~0 .lut_mask = 16'h0FF0;
defparam \UART|Mult7|mult_core|romout[0][11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \UART|Add9~0 (
// Equation(s):
// \UART|Add9~0_combout  = (\UART|Add8~2_combout  & (\UART|REGA_BCD [36] $ (VCC))) # (!\UART|Add8~2_combout  & (\UART|REGA_BCD [36] & VCC))
// \UART|Add9~1  = CARRY((\UART|Add8~2_combout  & \UART|REGA_BCD [36]))

	.dataa(\UART|Add8~2_combout ),
	.datab(\UART|REGA_BCD [36]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add9~0_combout ),
	.cout(\UART|Add9~1 ));
// synopsys translate_off
defparam \UART|Add9~0 .lut_mask = 16'h6688;
defparam \UART|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \UART|Add9~2 (
// Equation(s):
// \UART|Add9~2_combout  = (\UART|REGA_BCD [37] & ((\UART|Add8~4_combout  & (\UART|Add9~1  & VCC)) # (!\UART|Add8~4_combout  & (!\UART|Add9~1 )))) # (!\UART|REGA_BCD [37] & ((\UART|Add8~4_combout  & (!\UART|Add9~1 )) # (!\UART|Add8~4_combout  & 
// ((\UART|Add9~1 ) # (GND)))))
// \UART|Add9~3  = CARRY((\UART|REGA_BCD [37] & (!\UART|Add8~4_combout  & !\UART|Add9~1 )) # (!\UART|REGA_BCD [37] & ((!\UART|Add9~1 ) # (!\UART|Add8~4_combout ))))

	.dataa(\UART|REGA_BCD [37]),
	.datab(\UART|Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add9~1 ),
	.combout(\UART|Add9~2_combout ),
	.cout(\UART|Add9~3 ));
// synopsys translate_off
defparam \UART|Add9~2 .lut_mask = 16'h9617;
defparam \UART|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \UART|Add9~4 (
// Equation(s):
// \UART|Add9~4_combout  = ((\UART|Mult7|mult_core|romout[0][11]~0_combout  $ (\UART|Add8~6_combout  $ (!\UART|Add9~3 )))) # (GND)
// \UART|Add9~5  = CARRY((\UART|Mult7|mult_core|romout[0][11]~0_combout  & ((\UART|Add8~6_combout ) # (!\UART|Add9~3 ))) # (!\UART|Mult7|mult_core|romout[0][11]~0_combout  & (\UART|Add8~6_combout  & !\UART|Add9~3 )))

	.dataa(\UART|Mult7|mult_core|romout[0][11]~0_combout ),
	.datab(\UART|Add8~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add9~3 ),
	.combout(\UART|Add9~4_combout ),
	.cout(\UART|Add9~5 ));
// synopsys translate_off
defparam \UART|Add9~4 .lut_mask = 16'h698E;
defparam \UART|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \UART|Add9~6 (
// Equation(s):
// \UART|Add9~6_combout  = (\UART|Add8~8_combout  & ((\UART|Mult7|mult_core|romout[0][12]~1_combout  & (\UART|Add9~5  & VCC)) # (!\UART|Mult7|mult_core|romout[0][12]~1_combout  & (!\UART|Add9~5 )))) # (!\UART|Add8~8_combout  & 
// ((\UART|Mult7|mult_core|romout[0][12]~1_combout  & (!\UART|Add9~5 )) # (!\UART|Mult7|mult_core|romout[0][12]~1_combout  & ((\UART|Add9~5 ) # (GND)))))
// \UART|Add9~7  = CARRY((\UART|Add8~8_combout  & (!\UART|Mult7|mult_core|romout[0][12]~1_combout  & !\UART|Add9~5 )) # (!\UART|Add8~8_combout  & ((!\UART|Add9~5 ) # (!\UART|Mult7|mult_core|romout[0][12]~1_combout ))))

	.dataa(\UART|Add8~8_combout ),
	.datab(\UART|Mult7|mult_core|romout[0][12]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add9~5 ),
	.combout(\UART|Add9~6_combout ),
	.cout(\UART|Add9~7 ));
// synopsys translate_off
defparam \UART|Add9~6 .lut_mask = 16'h9617;
defparam \UART|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \UART|Add9~8 (
// Equation(s):
// \UART|Add9~8_combout  = ((\UART|Add8~10_combout  $ (\UART|Mult7|mult_core|romout[0][13]~2_combout  $ (!\UART|Add9~7 )))) # (GND)
// \UART|Add9~9  = CARRY((\UART|Add8~10_combout  & ((\UART|Mult7|mult_core|romout[0][13]~2_combout ) # (!\UART|Add9~7 ))) # (!\UART|Add8~10_combout  & (\UART|Mult7|mult_core|romout[0][13]~2_combout  & !\UART|Add9~7 )))

	.dataa(\UART|Add8~10_combout ),
	.datab(\UART|Mult7|mult_core|romout[0][13]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add9~7 ),
	.combout(\UART|Add9~8_combout ),
	.cout(\UART|Add9~9 ));
// synopsys translate_off
defparam \UART|Add9~8 .lut_mask = 16'h698E;
defparam \UART|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \UART|Add9~10 (
// Equation(s):
// \UART|Add9~10_combout  = (\UART|Add8~12_combout  & ((\UART|Mult7|mult_core|romout[0][14]~3_combout  & (\UART|Add9~9  & VCC)) # (!\UART|Mult7|mult_core|romout[0][14]~3_combout  & (!\UART|Add9~9 )))) # (!\UART|Add8~12_combout  & 
// ((\UART|Mult7|mult_core|romout[0][14]~3_combout  & (!\UART|Add9~9 )) # (!\UART|Mult7|mult_core|romout[0][14]~3_combout  & ((\UART|Add9~9 ) # (GND)))))
// \UART|Add9~11  = CARRY((\UART|Add8~12_combout  & (!\UART|Mult7|mult_core|romout[0][14]~3_combout  & !\UART|Add9~9 )) # (!\UART|Add8~12_combout  & ((!\UART|Add9~9 ) # (!\UART|Mult7|mult_core|romout[0][14]~3_combout ))))

	.dataa(\UART|Add8~12_combout ),
	.datab(\UART|Mult7|mult_core|romout[0][14]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add9~9 ),
	.combout(\UART|Add9~10_combout ),
	.cout(\UART|Add9~11 ));
// synopsys translate_off
defparam \UART|Add9~10 .lut_mask = 16'h9617;
defparam \UART|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \UART|Add9~12 (
// Equation(s):
// \UART|Add9~12_combout  = ((\UART|Mult7|mult_core|romout[0][15]~4_combout  $ (\UART|Add8~14_combout  $ (!\UART|Add9~11 )))) # (GND)
// \UART|Add9~13  = CARRY((\UART|Mult7|mult_core|romout[0][15]~4_combout  & ((\UART|Add8~14_combout ) # (!\UART|Add9~11 ))) # (!\UART|Mult7|mult_core|romout[0][15]~4_combout  & (\UART|Add8~14_combout  & !\UART|Add9~11 )))

	.dataa(\UART|Mult7|mult_core|romout[0][15]~4_combout ),
	.datab(\UART|Add8~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add9~11 ),
	.combout(\UART|Add9~12_combout ),
	.cout(\UART|Add9~13 ));
// synopsys translate_off
defparam \UART|Add9~12 .lut_mask = 16'h698E;
defparam \UART|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \UART|Add9~14 (
// Equation(s):
// \UART|Add9~14_combout  = (\UART|Add8~16_combout  & ((\UART|Mult7|mult_core|romout[0][16]~5_combout  & (\UART|Add9~13  & VCC)) # (!\UART|Mult7|mult_core|romout[0][16]~5_combout  & (!\UART|Add9~13 )))) # (!\UART|Add8~16_combout  & 
// ((\UART|Mult7|mult_core|romout[0][16]~5_combout  & (!\UART|Add9~13 )) # (!\UART|Mult7|mult_core|romout[0][16]~5_combout  & ((\UART|Add9~13 ) # (GND)))))
// \UART|Add9~15  = CARRY((\UART|Add8~16_combout  & (!\UART|Mult7|mult_core|romout[0][16]~5_combout  & !\UART|Add9~13 )) # (!\UART|Add8~16_combout  & ((!\UART|Add9~13 ) # (!\UART|Mult7|mult_core|romout[0][16]~5_combout ))))

	.dataa(\UART|Add8~16_combout ),
	.datab(\UART|Mult7|mult_core|romout[0][16]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add9~13 ),
	.combout(\UART|Add9~14_combout ),
	.cout(\UART|Add9~15 ));
// synopsys translate_off
defparam \UART|Add9~14 .lut_mask = 16'h9617;
defparam \UART|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \UART|Add9~16 (
// Equation(s):
// \UART|Add9~16_combout  = ((\UART|Mult7|mult_core|romout[0][17]~6_combout  $ (\UART|Add8~18_combout  $ (!\UART|Add9~15 )))) # (GND)
// \UART|Add9~17  = CARRY((\UART|Mult7|mult_core|romout[0][17]~6_combout  & ((\UART|Add8~18_combout ) # (!\UART|Add9~15 ))) # (!\UART|Mult7|mult_core|romout[0][17]~6_combout  & (\UART|Add8~18_combout  & !\UART|Add9~15 )))

	.dataa(\UART|Mult7|mult_core|romout[0][17]~6_combout ),
	.datab(\UART|Add8~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add9~15 ),
	.combout(\UART|Add9~16_combout ),
	.cout(\UART|Add9~17 ));
// synopsys translate_off
defparam \UART|Add9~16 .lut_mask = 16'h698E;
defparam \UART|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \UART|Add9~18 (
// Equation(s):
// \UART|Add9~18_combout  = (\UART|Mult7|mult_core|romout[0][18]~7_combout  & ((\UART|Add8~20_combout  & (\UART|Add9~17  & VCC)) # (!\UART|Add8~20_combout  & (!\UART|Add9~17 )))) # (!\UART|Mult7|mult_core|romout[0][18]~7_combout  & ((\UART|Add8~20_combout  & 
// (!\UART|Add9~17 )) # (!\UART|Add8~20_combout  & ((\UART|Add9~17 ) # (GND)))))
// \UART|Add9~19  = CARRY((\UART|Mult7|mult_core|romout[0][18]~7_combout  & (!\UART|Add8~20_combout  & !\UART|Add9~17 )) # (!\UART|Mult7|mult_core|romout[0][18]~7_combout  & ((!\UART|Add9~17 ) # (!\UART|Add8~20_combout ))))

	.dataa(\UART|Mult7|mult_core|romout[0][18]~7_combout ),
	.datab(\UART|Add8~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add9~17 ),
	.combout(\UART|Add9~18_combout ),
	.cout(\UART|Add9~19 ));
// synopsys translate_off
defparam \UART|Add9~18 .lut_mask = 16'h9617;
defparam \UART|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \UART|Add9~20 (
// Equation(s):
// \UART|Add9~20_combout  = ((\UART|Mult7|mult_core|romout[0][19]~8_combout  $ (\UART|Add8~22_combout  $ (!\UART|Add9~19 )))) # (GND)
// \UART|Add9~21  = CARRY((\UART|Mult7|mult_core|romout[0][19]~8_combout  & ((\UART|Add8~22_combout ) # (!\UART|Add9~19 ))) # (!\UART|Mult7|mult_core|romout[0][19]~8_combout  & (\UART|Add8~22_combout  & !\UART|Add9~19 )))

	.dataa(\UART|Mult7|mult_core|romout[0][19]~8_combout ),
	.datab(\UART|Add8~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add9~19 ),
	.combout(\UART|Add9~20_combout ),
	.cout(\UART|Add9~21 ));
// synopsys translate_off
defparam \UART|Add9~20 .lut_mask = 16'h698E;
defparam \UART|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \UART|Add9~22 (
// Equation(s):
// \UART|Add9~22_combout  = \UART|Add9~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add9~21 ),
	.combout(\UART|Add9~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add9~22 .lut_mask = 16'hF0F0;
defparam \UART|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \UART|Mult8|mult_core|romout[0][19]~7 (
// Equation(s):
// \UART|Mult8|mult_core|romout[0][19]~7_combout  = (\UART|REGA_BCD [40] & (\UART|REGA_BCD [42])) # (!\UART|REGA_BCD [40] & ((\UART|REGA_BCD [42] & (\UART|REGA_BCD [41])) # (!\UART|REGA_BCD [42] & (!\UART|REGA_BCD [41] & \UART|REGA_BCD [43]))))

	.dataa(\UART|REGA_BCD [40]),
	.datab(\UART|REGA_BCD [42]),
	.datac(\UART|REGA_BCD [41]),
	.datad(\UART|REGA_BCD [43]),
	.cin(gnd),
	.combout(\UART|Mult8|mult_core|romout[0][19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult8|mult_core|romout[0][19]~7 .lut_mask = 16'hC9C8;
defparam \UART|Mult8|mult_core|romout[0][19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \UART|Mult8|mult_core|romout[0][18]~6 (
// Equation(s):
// \UART|Mult8|mult_core|romout[0][18]~6_combout  = (\UART|REGA_BCD [40] & (((\UART|REGA_BCD [41])))) # (!\UART|REGA_BCD [40] & (!\UART|REGA_BCD [41] & ((\UART|REGA_BCD [42]) # (\UART|REGA_BCD [43]))))

	.dataa(\UART|REGA_BCD [42]),
	.datab(\UART|REGA_BCD [40]),
	.datac(\UART|REGA_BCD [41]),
	.datad(\UART|REGA_BCD [43]),
	.cin(gnd),
	.combout(\UART|Mult8|mult_core|romout[0][18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult8|mult_core|romout[0][18]~6 .lut_mask = 16'hC3C2;
defparam \UART|Mult8|mult_core|romout[0][18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \UART|Mult8|mult_core|romout[0][17]~5 (
// Equation(s):
// \UART|Mult8|mult_core|romout[0][17]~5_combout  = (!\UART|REGA_BCD [40] & ((\UART|REGA_BCD [42]) # ((\UART|REGA_BCD [41]) # (\UART|REGA_BCD [43]))))

	.dataa(\UART|REGA_BCD [40]),
	.datab(\UART|REGA_BCD [42]),
	.datac(\UART|REGA_BCD [41]),
	.datad(\UART|REGA_BCD [43]),
	.cin(gnd),
	.combout(\UART|Mult8|mult_core|romout[0][17]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult8|mult_core|romout[0][17]~5 .lut_mask = 16'h5554;
defparam \UART|Mult8|mult_core|romout[0][17]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \UART|Mult8|mult_core|romout[0][16]~4 (
// Equation(s):
// \UART|Mult8|mult_core|romout[0][16]~4_combout  = (\UART|REGA_BCD [40]) # ((\UART|REGA_BCD [42]) # ((\UART|REGA_BCD [41]) # (\UART|REGA_BCD [43])))

	.dataa(\UART|REGA_BCD [40]),
	.datab(\UART|REGA_BCD [42]),
	.datac(\UART|REGA_BCD [41]),
	.datad(\UART|REGA_BCD [43]),
	.cin(gnd),
	.combout(\UART|Mult8|mult_core|romout[0][16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult8|mult_core|romout[0][16]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult8|mult_core|romout[0][16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \UART|Mult8|mult_core|romout[0][15]~3 (
// Equation(s):
// \UART|Mult8|mult_core|romout[0][15]~3_combout  = (\UART|REGA_BCD [42] & (((!\UART|REGA_BCD [43])))) # (!\UART|REGA_BCD [42] & ((\UART|REGA_BCD [40] & ((!\UART|REGA_BCD [43]) # (!\UART|REGA_BCD [41]))) # (!\UART|REGA_BCD [40] & ((\UART|REGA_BCD [41]) # 
// (\UART|REGA_BCD [43])))))

	.dataa(\UART|REGA_BCD [42]),
	.datab(\UART|REGA_BCD [40]),
	.datac(\UART|REGA_BCD [41]),
	.datad(\UART|REGA_BCD [43]),
	.cin(gnd),
	.combout(\UART|Mult8|mult_core|romout[0][15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult8|mult_core|romout[0][15]~3 .lut_mask = 16'h15FE;
defparam \UART|Mult8|mult_core|romout[0][15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \UART|Mult8|mult_core|romout[0][14]~2 (
// Equation(s):
// \UART|Mult8|mult_core|romout[0][14]~2_combout  = (\UART|REGA_BCD [42] & (((\UART|REGA_BCD [43]) # (!\UART|REGA_BCD [41])))) # (!\UART|REGA_BCD [42] & ((\UART|REGA_BCD [40] & ((\UART|REGA_BCD [41]) # (!\UART|REGA_BCD [43]))) # (!\UART|REGA_BCD [40] & 
// (\UART|REGA_BCD [41] & !\UART|REGA_BCD [43]))))

	.dataa(\UART|REGA_BCD [40]),
	.datab(\UART|REGA_BCD [42]),
	.datac(\UART|REGA_BCD [41]),
	.datad(\UART|REGA_BCD [43]),
	.cin(gnd),
	.combout(\UART|Mult8|mult_core|romout[0][14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult8|mult_core|romout[0][14]~2 .lut_mask = 16'hEC3E;
defparam \UART|Mult8|mult_core|romout[0][14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \UART|Mult8|mult_core|romout[0][13]~1 (
// Equation(s):
// \UART|Mult8|mult_core|romout[0][13]~1_combout  = \UART|REGA_BCD [41] $ (\UART|REGA_BCD [43] $ (((!\UART|REGA_BCD [42] & \UART|REGA_BCD [40]))))

	.dataa(\UART|REGA_BCD [42]),
	.datab(\UART|REGA_BCD [40]),
	.datac(\UART|REGA_BCD [41]),
	.datad(\UART|REGA_BCD [43]),
	.cin(gnd),
	.combout(\UART|Mult8|mult_core|romout[0][13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult8|mult_core|romout[0][13]~1 .lut_mask = 16'h4BB4;
defparam \UART|Mult8|mult_core|romout[0][13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \UART|Mult8|mult_core|romout[0][12]~0 (
// Equation(s):
// \UART|Mult8|mult_core|romout[0][12]~0_combout  = \UART|REGA_BCD [40] $ (\UART|REGA_BCD [42])

	.dataa(gnd),
	.datab(\UART|REGA_BCD [40]),
	.datac(gnd),
	.datad(\UART|REGA_BCD [42]),
	.cin(gnd),
	.combout(\UART|Mult8|mult_core|romout[0][12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult8|mult_core|romout[0][12]~0 .lut_mask = 16'h33CC;
defparam \UART|Mult8|mult_core|romout[0][12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \UART|Add10~0 (
// Equation(s):
// \UART|Add10~0_combout  = (\UART|REGA_BCD [40] & (\UART|Add9~2_combout  $ (VCC))) # (!\UART|REGA_BCD [40] & (\UART|Add9~2_combout  & VCC))
// \UART|Add10~1  = CARRY((\UART|REGA_BCD [40] & \UART|Add9~2_combout ))

	.dataa(\UART|REGA_BCD [40]),
	.datab(\UART|Add9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add10~0_combout ),
	.cout(\UART|Add10~1 ));
// synopsys translate_off
defparam \UART|Add10~0 .lut_mask = 16'h6688;
defparam \UART|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \UART|Add10~2 (
// Equation(s):
// \UART|Add10~2_combout  = (\UART|REGA_BCD [41] & ((\UART|Add9~4_combout  & (\UART|Add10~1  & VCC)) # (!\UART|Add9~4_combout  & (!\UART|Add10~1 )))) # (!\UART|REGA_BCD [41] & ((\UART|Add9~4_combout  & (!\UART|Add10~1 )) # (!\UART|Add9~4_combout  & 
// ((\UART|Add10~1 ) # (GND)))))
// \UART|Add10~3  = CARRY((\UART|REGA_BCD [41] & (!\UART|Add9~4_combout  & !\UART|Add10~1 )) # (!\UART|REGA_BCD [41] & ((!\UART|Add10~1 ) # (!\UART|Add9~4_combout ))))

	.dataa(\UART|REGA_BCD [41]),
	.datab(\UART|Add9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add10~1 ),
	.combout(\UART|Add10~2_combout ),
	.cout(\UART|Add10~3 ));
// synopsys translate_off
defparam \UART|Add10~2 .lut_mask = 16'h9617;
defparam \UART|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \UART|Add10~4 (
// Equation(s):
// \UART|Add10~4_combout  = ((\UART|Mult8|mult_core|romout[0][12]~0_combout  $ (\UART|Add9~6_combout  $ (!\UART|Add10~3 )))) # (GND)
// \UART|Add10~5  = CARRY((\UART|Mult8|mult_core|romout[0][12]~0_combout  & ((\UART|Add9~6_combout ) # (!\UART|Add10~3 ))) # (!\UART|Mult8|mult_core|romout[0][12]~0_combout  & (\UART|Add9~6_combout  & !\UART|Add10~3 )))

	.dataa(\UART|Mult8|mult_core|romout[0][12]~0_combout ),
	.datab(\UART|Add9~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add10~3 ),
	.combout(\UART|Add10~4_combout ),
	.cout(\UART|Add10~5 ));
// synopsys translate_off
defparam \UART|Add10~4 .lut_mask = 16'h698E;
defparam \UART|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \UART|Add10~6 (
// Equation(s):
// \UART|Add10~6_combout  = (\UART|Mult8|mult_core|romout[0][13]~1_combout  & ((\UART|Add9~8_combout  & (\UART|Add10~5  & VCC)) # (!\UART|Add9~8_combout  & (!\UART|Add10~5 )))) # (!\UART|Mult8|mult_core|romout[0][13]~1_combout  & ((\UART|Add9~8_combout  & 
// (!\UART|Add10~5 )) # (!\UART|Add9~8_combout  & ((\UART|Add10~5 ) # (GND)))))
// \UART|Add10~7  = CARRY((\UART|Mult8|mult_core|romout[0][13]~1_combout  & (!\UART|Add9~8_combout  & !\UART|Add10~5 )) # (!\UART|Mult8|mult_core|romout[0][13]~1_combout  & ((!\UART|Add10~5 ) # (!\UART|Add9~8_combout ))))

	.dataa(\UART|Mult8|mult_core|romout[0][13]~1_combout ),
	.datab(\UART|Add9~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add10~5 ),
	.combout(\UART|Add10~6_combout ),
	.cout(\UART|Add10~7 ));
// synopsys translate_off
defparam \UART|Add10~6 .lut_mask = 16'h9617;
defparam \UART|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \UART|Add10~8 (
// Equation(s):
// \UART|Add10~8_combout  = ((\UART|Mult8|mult_core|romout[0][14]~2_combout  $ (\UART|Add9~10_combout  $ (!\UART|Add10~7 )))) # (GND)
// \UART|Add10~9  = CARRY((\UART|Mult8|mult_core|romout[0][14]~2_combout  & ((\UART|Add9~10_combout ) # (!\UART|Add10~7 ))) # (!\UART|Mult8|mult_core|romout[0][14]~2_combout  & (\UART|Add9~10_combout  & !\UART|Add10~7 )))

	.dataa(\UART|Mult8|mult_core|romout[0][14]~2_combout ),
	.datab(\UART|Add9~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add10~7 ),
	.combout(\UART|Add10~8_combout ),
	.cout(\UART|Add10~9 ));
// synopsys translate_off
defparam \UART|Add10~8 .lut_mask = 16'h698E;
defparam \UART|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \UART|Add10~10 (
// Equation(s):
// \UART|Add10~10_combout  = (\UART|Mult8|mult_core|romout[0][15]~3_combout  & ((\UART|Add9~12_combout  & (\UART|Add10~9  & VCC)) # (!\UART|Add9~12_combout  & (!\UART|Add10~9 )))) # (!\UART|Mult8|mult_core|romout[0][15]~3_combout  & ((\UART|Add9~12_combout  
// & (!\UART|Add10~9 )) # (!\UART|Add9~12_combout  & ((\UART|Add10~9 ) # (GND)))))
// \UART|Add10~11  = CARRY((\UART|Mult8|mult_core|romout[0][15]~3_combout  & (!\UART|Add9~12_combout  & !\UART|Add10~9 )) # (!\UART|Mult8|mult_core|romout[0][15]~3_combout  & ((!\UART|Add10~9 ) # (!\UART|Add9~12_combout ))))

	.dataa(\UART|Mult8|mult_core|romout[0][15]~3_combout ),
	.datab(\UART|Add9~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add10~9 ),
	.combout(\UART|Add10~10_combout ),
	.cout(\UART|Add10~11 ));
// synopsys translate_off
defparam \UART|Add10~10 .lut_mask = 16'h9617;
defparam \UART|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \UART|Add10~12 (
// Equation(s):
// \UART|Add10~12_combout  = ((\UART|Mult8|mult_core|romout[0][16]~4_combout  $ (\UART|Add9~14_combout  $ (!\UART|Add10~11 )))) # (GND)
// \UART|Add10~13  = CARRY((\UART|Mult8|mult_core|romout[0][16]~4_combout  & ((\UART|Add9~14_combout ) # (!\UART|Add10~11 ))) # (!\UART|Mult8|mult_core|romout[0][16]~4_combout  & (\UART|Add9~14_combout  & !\UART|Add10~11 )))

	.dataa(\UART|Mult8|mult_core|romout[0][16]~4_combout ),
	.datab(\UART|Add9~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add10~11 ),
	.combout(\UART|Add10~12_combout ),
	.cout(\UART|Add10~13 ));
// synopsys translate_off
defparam \UART|Add10~12 .lut_mask = 16'h698E;
defparam \UART|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \UART|Add10~14 (
// Equation(s):
// \UART|Add10~14_combout  = (\UART|Add9~16_combout  & ((\UART|Mult8|mult_core|romout[0][17]~5_combout  & (\UART|Add10~13  & VCC)) # (!\UART|Mult8|mult_core|romout[0][17]~5_combout  & (!\UART|Add10~13 )))) # (!\UART|Add9~16_combout  & 
// ((\UART|Mult8|mult_core|romout[0][17]~5_combout  & (!\UART|Add10~13 )) # (!\UART|Mult8|mult_core|romout[0][17]~5_combout  & ((\UART|Add10~13 ) # (GND)))))
// \UART|Add10~15  = CARRY((\UART|Add9~16_combout  & (!\UART|Mult8|mult_core|romout[0][17]~5_combout  & !\UART|Add10~13 )) # (!\UART|Add9~16_combout  & ((!\UART|Add10~13 ) # (!\UART|Mult8|mult_core|romout[0][17]~5_combout ))))

	.dataa(\UART|Add9~16_combout ),
	.datab(\UART|Mult8|mult_core|romout[0][17]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add10~13 ),
	.combout(\UART|Add10~14_combout ),
	.cout(\UART|Add10~15 ));
// synopsys translate_off
defparam \UART|Add10~14 .lut_mask = 16'h9617;
defparam \UART|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \UART|Add10~16 (
// Equation(s):
// \UART|Add10~16_combout  = ((\UART|Mult8|mult_core|romout[0][18]~6_combout  $ (\UART|Add9~18_combout  $ (!\UART|Add10~15 )))) # (GND)
// \UART|Add10~17  = CARRY((\UART|Mult8|mult_core|romout[0][18]~6_combout  & ((\UART|Add9~18_combout ) # (!\UART|Add10~15 ))) # (!\UART|Mult8|mult_core|romout[0][18]~6_combout  & (\UART|Add9~18_combout  & !\UART|Add10~15 )))

	.dataa(\UART|Mult8|mult_core|romout[0][18]~6_combout ),
	.datab(\UART|Add9~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add10~15 ),
	.combout(\UART|Add10~16_combout ),
	.cout(\UART|Add10~17 ));
// synopsys translate_off
defparam \UART|Add10~16 .lut_mask = 16'h698E;
defparam \UART|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \UART|Add10~18 (
// Equation(s):
// \UART|Add10~18_combout  = (\UART|Add9~20_combout  & ((\UART|Mult8|mult_core|romout[0][19]~7_combout  & (\UART|Add10~17  & VCC)) # (!\UART|Mult8|mult_core|romout[0][19]~7_combout  & (!\UART|Add10~17 )))) # (!\UART|Add9~20_combout  & 
// ((\UART|Mult8|mult_core|romout[0][19]~7_combout  & (!\UART|Add10~17 )) # (!\UART|Mult8|mult_core|romout[0][19]~7_combout  & ((\UART|Add10~17 ) # (GND)))))
// \UART|Add10~19  = CARRY((\UART|Add9~20_combout  & (!\UART|Mult8|mult_core|romout[0][19]~7_combout  & !\UART|Add10~17 )) # (!\UART|Add9~20_combout  & ((!\UART|Add10~17 ) # (!\UART|Mult8|mult_core|romout[0][19]~7_combout ))))

	.dataa(\UART|Add9~20_combout ),
	.datab(\UART|Mult8|mult_core|romout[0][19]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add10~17 ),
	.combout(\UART|Add10~18_combout ),
	.cout(\UART|Add10~19 ));
// synopsys translate_off
defparam \UART|Add10~18 .lut_mask = 16'h9617;
defparam \UART|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \UART|Add10~20 (
// Equation(s):
// \UART|Add10~20_combout  = ((\UART|Mult8|mult_core|romout[0][20]~8_combout  $ (\UART|Add9~22_combout  $ (!\UART|Add10~19 )))) # (GND)
// \UART|Add10~21  = CARRY((\UART|Mult8|mult_core|romout[0][20]~8_combout  & ((\UART|Add9~22_combout ) # (!\UART|Add10~19 ))) # (!\UART|Mult8|mult_core|romout[0][20]~8_combout  & (\UART|Add9~22_combout  & !\UART|Add10~19 )))

	.dataa(\UART|Mult8|mult_core|romout[0][20]~8_combout ),
	.datab(\UART|Add9~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add10~19 ),
	.combout(\UART|Add10~20_combout ),
	.cout(\UART|Add10~21 ));
// synopsys translate_off
defparam \UART|Add10~20 .lut_mask = 16'h698E;
defparam \UART|Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \UART|Mult9|mult_core|romout[0][19]~6 (
// Equation(s):
// \UART|Mult9|mult_core|romout[0][19]~6_combout  = (\UART|REGA_BCD [45] & (((\UART|REGA_BCD [44])))) # (!\UART|REGA_BCD [45] & (!\UART|REGA_BCD [44] & ((\UART|REGA_BCD [46]) # (\UART|REGA_BCD [47]))))

	.dataa(\UART|REGA_BCD [46]),
	.datab(\UART|REGA_BCD [45]),
	.datac(\UART|REGA_BCD [44]),
	.datad(\UART|REGA_BCD [47]),
	.cin(gnd),
	.combout(\UART|Mult9|mult_core|romout[0][19]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult9|mult_core|romout[0][19]~6 .lut_mask = 16'hC3C2;
defparam \UART|Mult9|mult_core|romout[0][19]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \UART|Mult9|mult_core|romout[0][18]~5 (
// Equation(s):
// \UART|Mult9|mult_core|romout[0][18]~5_combout  = (!\UART|REGA_BCD [44] & ((\UART|REGA_BCD [47]) # ((\UART|REGA_BCD [45]) # (\UART|REGA_BCD [46]))))

	.dataa(\UART|REGA_BCD [47]),
	.datab(\UART|REGA_BCD [45]),
	.datac(\UART|REGA_BCD [44]),
	.datad(\UART|REGA_BCD [46]),
	.cin(gnd),
	.combout(\UART|Mult9|mult_core|romout[0][18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult9|mult_core|romout[0][18]~5 .lut_mask = 16'h0F0E;
defparam \UART|Mult9|mult_core|romout[0][18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \UART|Mult9|mult_core|romout[0][17]~4 (
// Equation(s):
// \UART|Mult9|mult_core|romout[0][17]~4_combout  = (\UART|REGA_BCD [46]) # ((\UART|REGA_BCD [45]) # ((\UART|REGA_BCD [44]) # (\UART|REGA_BCD [47])))

	.dataa(\UART|REGA_BCD [46]),
	.datab(\UART|REGA_BCD [45]),
	.datac(\UART|REGA_BCD [44]),
	.datad(\UART|REGA_BCD [47]),
	.cin(gnd),
	.combout(\UART|Mult9|mult_core|romout[0][17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult9|mult_core|romout[0][17]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult9|mult_core|romout[0][17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \UART|Mult9|mult_core|romout[0][16]~3 (
// Equation(s):
// \UART|Mult9|mult_core|romout[0][16]~3_combout  = (\UART|REGA_BCD [46] & (((!\UART|REGA_BCD [47])))) # (!\UART|REGA_BCD [46] & ((\UART|REGA_BCD [45] & ((!\UART|REGA_BCD [47]) # (!\UART|REGA_BCD [44]))) # (!\UART|REGA_BCD [45] & ((\UART|REGA_BCD [44]) # 
// (\UART|REGA_BCD [47])))))

	.dataa(\UART|REGA_BCD [46]),
	.datab(\UART|REGA_BCD [45]),
	.datac(\UART|REGA_BCD [44]),
	.datad(\UART|REGA_BCD [47]),
	.cin(gnd),
	.combout(\UART|Mult9|mult_core|romout[0][16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult9|mult_core|romout[0][16]~3 .lut_mask = 16'h15FE;
defparam \UART|Mult9|mult_core|romout[0][16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \UART|Mult9|mult_core|romout[0][15]~2 (
// Equation(s):
// \UART|Mult9|mult_core|romout[0][15]~2_combout  = (\UART|REGA_BCD [46] & (((\UART|REGA_BCD [47])) # (!\UART|REGA_BCD [45]))) # (!\UART|REGA_BCD [46] & ((\UART|REGA_BCD [45] & ((\UART|REGA_BCD [44]) # (!\UART|REGA_BCD [47]))) # (!\UART|REGA_BCD [45] & 
// (\UART|REGA_BCD [44] & !\UART|REGA_BCD [47]))))

	.dataa(\UART|REGA_BCD [46]),
	.datab(\UART|REGA_BCD [45]),
	.datac(\UART|REGA_BCD [44]),
	.datad(\UART|REGA_BCD [47]),
	.cin(gnd),
	.combout(\UART|Mult9|mult_core|romout[0][15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult9|mult_core|romout[0][15]~2 .lut_mask = 16'hEA76;
defparam \UART|Mult9|mult_core|romout[0][15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \UART|Mult9|mult_core|romout[0][14]~1 (
// Equation(s):
// \UART|Mult9|mult_core|romout[0][14]~1_combout  = \UART|REGA_BCD [45] $ (\UART|REGA_BCD [47] $ (((!\UART|REGA_BCD [46] & \UART|REGA_BCD [44]))))

	.dataa(\UART|REGA_BCD [46]),
	.datab(\UART|REGA_BCD [45]),
	.datac(\UART|REGA_BCD [44]),
	.datad(\UART|REGA_BCD [47]),
	.cin(gnd),
	.combout(\UART|Mult9|mult_core|romout[0][14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult9|mult_core|romout[0][14]~1 .lut_mask = 16'h639C;
defparam \UART|Mult9|mult_core|romout[0][14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \UART|Mult9|mult_core|romout[0][13]~0 (
// Equation(s):
// \UART|Mult9|mult_core|romout[0][13]~0_combout  = \UART|REGA_BCD [44] $ (\UART|REGA_BCD [46])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGA_BCD [44]),
	.datad(\UART|REGA_BCD [46]),
	.cin(gnd),
	.combout(\UART|Mult9|mult_core|romout[0][13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult9|mult_core|romout[0][13]~0 .lut_mask = 16'h0FF0;
defparam \UART|Mult9|mult_core|romout[0][13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \UART|Add11~0 (
// Equation(s):
// \UART|Add11~0_combout  = (\UART|REGA_BCD [44] & (\UART|Add10~2_combout  $ (VCC))) # (!\UART|REGA_BCD [44] & (\UART|Add10~2_combout  & VCC))
// \UART|Add11~1  = CARRY((\UART|REGA_BCD [44] & \UART|Add10~2_combout ))

	.dataa(\UART|REGA_BCD [44]),
	.datab(\UART|Add10~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add11~0_combout ),
	.cout(\UART|Add11~1 ));
// synopsys translate_off
defparam \UART|Add11~0 .lut_mask = 16'h6688;
defparam \UART|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \UART|Add11~2 (
// Equation(s):
// \UART|Add11~2_combout  = (\UART|REGA_BCD [45] & ((\UART|Add10~4_combout  & (\UART|Add11~1  & VCC)) # (!\UART|Add10~4_combout  & (!\UART|Add11~1 )))) # (!\UART|REGA_BCD [45] & ((\UART|Add10~4_combout  & (!\UART|Add11~1 )) # (!\UART|Add10~4_combout  & 
// ((\UART|Add11~1 ) # (GND)))))
// \UART|Add11~3  = CARRY((\UART|REGA_BCD [45] & (!\UART|Add10~4_combout  & !\UART|Add11~1 )) # (!\UART|REGA_BCD [45] & ((!\UART|Add11~1 ) # (!\UART|Add10~4_combout ))))

	.dataa(\UART|REGA_BCD [45]),
	.datab(\UART|Add10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add11~1 ),
	.combout(\UART|Add11~2_combout ),
	.cout(\UART|Add11~3 ));
// synopsys translate_off
defparam \UART|Add11~2 .lut_mask = 16'h9617;
defparam \UART|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \UART|Add11~4 (
// Equation(s):
// \UART|Add11~4_combout  = ((\UART|Mult9|mult_core|romout[0][13]~0_combout  $ (\UART|Add10~6_combout  $ (!\UART|Add11~3 )))) # (GND)
// \UART|Add11~5  = CARRY((\UART|Mult9|mult_core|romout[0][13]~0_combout  & ((\UART|Add10~6_combout ) # (!\UART|Add11~3 ))) # (!\UART|Mult9|mult_core|romout[0][13]~0_combout  & (\UART|Add10~6_combout  & !\UART|Add11~3 )))

	.dataa(\UART|Mult9|mult_core|romout[0][13]~0_combout ),
	.datab(\UART|Add10~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add11~3 ),
	.combout(\UART|Add11~4_combout ),
	.cout(\UART|Add11~5 ));
// synopsys translate_off
defparam \UART|Add11~4 .lut_mask = 16'h698E;
defparam \UART|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \UART|Add11~6 (
// Equation(s):
// \UART|Add11~6_combout  = (\UART|Mult9|mult_core|romout[0][14]~1_combout  & ((\UART|Add10~8_combout  & (\UART|Add11~5  & VCC)) # (!\UART|Add10~8_combout  & (!\UART|Add11~5 )))) # (!\UART|Mult9|mult_core|romout[0][14]~1_combout  & ((\UART|Add10~8_combout  & 
// (!\UART|Add11~5 )) # (!\UART|Add10~8_combout  & ((\UART|Add11~5 ) # (GND)))))
// \UART|Add11~7  = CARRY((\UART|Mult9|mult_core|romout[0][14]~1_combout  & (!\UART|Add10~8_combout  & !\UART|Add11~5 )) # (!\UART|Mult9|mult_core|romout[0][14]~1_combout  & ((!\UART|Add11~5 ) # (!\UART|Add10~8_combout ))))

	.dataa(\UART|Mult9|mult_core|romout[0][14]~1_combout ),
	.datab(\UART|Add10~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add11~5 ),
	.combout(\UART|Add11~6_combout ),
	.cout(\UART|Add11~7 ));
// synopsys translate_off
defparam \UART|Add11~6 .lut_mask = 16'h9617;
defparam \UART|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \UART|Add11~8 (
// Equation(s):
// \UART|Add11~8_combout  = ((\UART|Mult9|mult_core|romout[0][15]~2_combout  $ (\UART|Add10~10_combout  $ (!\UART|Add11~7 )))) # (GND)
// \UART|Add11~9  = CARRY((\UART|Mult9|mult_core|romout[0][15]~2_combout  & ((\UART|Add10~10_combout ) # (!\UART|Add11~7 ))) # (!\UART|Mult9|mult_core|romout[0][15]~2_combout  & (\UART|Add10~10_combout  & !\UART|Add11~7 )))

	.dataa(\UART|Mult9|mult_core|romout[0][15]~2_combout ),
	.datab(\UART|Add10~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add11~7 ),
	.combout(\UART|Add11~8_combout ),
	.cout(\UART|Add11~9 ));
// synopsys translate_off
defparam \UART|Add11~8 .lut_mask = 16'h698E;
defparam \UART|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \UART|Add11~10 (
// Equation(s):
// \UART|Add11~10_combout  = (\UART|Mult9|mult_core|romout[0][16]~3_combout  & ((\UART|Add10~12_combout  & (\UART|Add11~9  & VCC)) # (!\UART|Add10~12_combout  & (!\UART|Add11~9 )))) # (!\UART|Mult9|mult_core|romout[0][16]~3_combout  & 
// ((\UART|Add10~12_combout  & (!\UART|Add11~9 )) # (!\UART|Add10~12_combout  & ((\UART|Add11~9 ) # (GND)))))
// \UART|Add11~11  = CARRY((\UART|Mult9|mult_core|romout[0][16]~3_combout  & (!\UART|Add10~12_combout  & !\UART|Add11~9 )) # (!\UART|Mult9|mult_core|romout[0][16]~3_combout  & ((!\UART|Add11~9 ) # (!\UART|Add10~12_combout ))))

	.dataa(\UART|Mult9|mult_core|romout[0][16]~3_combout ),
	.datab(\UART|Add10~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add11~9 ),
	.combout(\UART|Add11~10_combout ),
	.cout(\UART|Add11~11 ));
// synopsys translate_off
defparam \UART|Add11~10 .lut_mask = 16'h9617;
defparam \UART|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \UART|Add11~12 (
// Equation(s):
// \UART|Add11~12_combout  = ((\UART|Add10~14_combout  $ (\UART|Mult9|mult_core|romout[0][17]~4_combout  $ (!\UART|Add11~11 )))) # (GND)
// \UART|Add11~13  = CARRY((\UART|Add10~14_combout  & ((\UART|Mult9|mult_core|romout[0][17]~4_combout ) # (!\UART|Add11~11 ))) # (!\UART|Add10~14_combout  & (\UART|Mult9|mult_core|romout[0][17]~4_combout  & !\UART|Add11~11 )))

	.dataa(\UART|Add10~14_combout ),
	.datab(\UART|Mult9|mult_core|romout[0][17]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add11~11 ),
	.combout(\UART|Add11~12_combout ),
	.cout(\UART|Add11~13 ));
// synopsys translate_off
defparam \UART|Add11~12 .lut_mask = 16'h698E;
defparam \UART|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \UART|Add11~14 (
// Equation(s):
// \UART|Add11~14_combout  = (\UART|Mult9|mult_core|romout[0][18]~5_combout  & ((\UART|Add10~16_combout  & (\UART|Add11~13  & VCC)) # (!\UART|Add10~16_combout  & (!\UART|Add11~13 )))) # (!\UART|Mult9|mult_core|romout[0][18]~5_combout  & 
// ((\UART|Add10~16_combout  & (!\UART|Add11~13 )) # (!\UART|Add10~16_combout  & ((\UART|Add11~13 ) # (GND)))))
// \UART|Add11~15  = CARRY((\UART|Mult9|mult_core|romout[0][18]~5_combout  & (!\UART|Add10~16_combout  & !\UART|Add11~13 )) # (!\UART|Mult9|mult_core|romout[0][18]~5_combout  & ((!\UART|Add11~13 ) # (!\UART|Add10~16_combout ))))

	.dataa(\UART|Mult9|mult_core|romout[0][18]~5_combout ),
	.datab(\UART|Add10~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add11~13 ),
	.combout(\UART|Add11~14_combout ),
	.cout(\UART|Add11~15 ));
// synopsys translate_off
defparam \UART|Add11~14 .lut_mask = 16'h9617;
defparam \UART|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \UART|Add11~16 (
// Equation(s):
// \UART|Add11~16_combout  = ((\UART|Mult9|mult_core|romout[0][19]~6_combout  $ (\UART|Add10~18_combout  $ (!\UART|Add11~15 )))) # (GND)
// \UART|Add11~17  = CARRY((\UART|Mult9|mult_core|romout[0][19]~6_combout  & ((\UART|Add10~18_combout ) # (!\UART|Add11~15 ))) # (!\UART|Mult9|mult_core|romout[0][19]~6_combout  & (\UART|Add10~18_combout  & !\UART|Add11~15 )))

	.dataa(\UART|Mult9|mult_core|romout[0][19]~6_combout ),
	.datab(\UART|Add10~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add11~15 ),
	.combout(\UART|Add11~16_combout ),
	.cout(\UART|Add11~17 ));
// synopsys translate_off
defparam \UART|Add11~16 .lut_mask = 16'h698E;
defparam \UART|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \UART|Add11~18 (
// Equation(s):
// \UART|Add11~18_combout  = (\UART|Mult9|mult_core|romout[0][20]~7_combout  & ((\UART|Add10~20_combout  & (\UART|Add11~17  & VCC)) # (!\UART|Add10~20_combout  & (!\UART|Add11~17 )))) # (!\UART|Mult9|mult_core|romout[0][20]~7_combout  & 
// ((\UART|Add10~20_combout  & (!\UART|Add11~17 )) # (!\UART|Add10~20_combout  & ((\UART|Add11~17 ) # (GND)))))
// \UART|Add11~19  = CARRY((\UART|Mult9|mult_core|romout[0][20]~7_combout  & (!\UART|Add10~20_combout  & !\UART|Add11~17 )) # (!\UART|Mult9|mult_core|romout[0][20]~7_combout  & ((!\UART|Add11~17 ) # (!\UART|Add10~20_combout ))))

	.dataa(\UART|Mult9|mult_core|romout[0][20]~7_combout ),
	.datab(\UART|Add10~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add11~17 ),
	.combout(\UART|Add11~18_combout ),
	.cout(\UART|Add11~19 ));
// synopsys translate_off
defparam \UART|Add11~18 .lut_mask = 16'h9617;
defparam \UART|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \UART|Selector284~0 (
// Equation(s):
// \UART|Selector284~0_combout  = (\UART|state.final~q ) # ((\UART|is_receive_done~q  & ((\UART|state.RA~q ) # (\UART|state.RB~q ))))

	.dataa(\UART|state.RA~q ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|state.final~q ),
	.datad(\UART|is_receive_done~q ),
	.cin(gnd),
	.combout(\UART|Selector284~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector284~0 .lut_mask = 16'hFEF0;
defparam \UART|Selector284~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \UART|Selector284~1 (
// Equation(s):
// \UART|Selector284~1_combout  = (\UART|Selector284~0_combout ) # ((\UART|UART|receiver|rx_data_r [4] & (\UART|Equal5~0_combout  & \UART|state.RB~q )))

	.dataa(\UART|UART|receiver|rx_data_r [4]),
	.datab(\UART|Equal5~0_combout ),
	.datac(\UART|state.RB~q ),
	.datad(\UART|Selector284~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector284~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector284~1 .lut_mask = 16'hFF80;
defparam \UART|Selector284~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \UART|is_receive_done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector284~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|is_receive_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|is_receive_done .is_wysiwyg = "true";
defparam \UART|is_receive_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \UART|state_output.init~feeder (
// Equation(s):
// \UART|state_output.init~feeder_combout  = \UART|is_receive_done~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|is_receive_done~q ),
	.cin(gnd),
	.combout(\UART|state_output.init~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|state_output.init~feeder .lut_mask = 16'hFF00;
defparam \UART|state_output.init~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \UART|state_output.init (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|state_output.init~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_output.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_output.init .is_wysiwyg = "true";
defparam \UART|state_output.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \UART|Selector275~0 (
// Equation(s):
// \UART|Selector275~0_combout  = (\UART|state.RB~q  & (((\UART|CONVERT|Mux3~2_combout  & !\UART|UART|receiver|rx_data_r [6])) # (!\UART|CONVERT|Mux0~0_combout )))

	.dataa(\UART|CONVERT|Mux3~2_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|CONVERT|Mux0~0_combout ),
	.datad(\UART|UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\UART|Selector275~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector275~0 .lut_mask = 16'h0C8C;
defparam \UART|Selector275~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \UART|REGB_BCD[0]~3 (
// Equation(s):
// \UART|REGB_BCD[0]~3_combout  = (!\UART|UART|receiver|rx_int_i~q  & (!\UART|REG_M[1]~0_combout  & (!\UART|state.RA~q  & \UART|receive_c~q )))

	.dataa(\UART|UART|receiver|rx_int_i~q ),
	.datab(\UART|REG_M[1]~0_combout ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|receive_c~q ),
	.cin(gnd),
	.combout(\UART|REGB_BCD[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REGB_BCD[0]~3 .lut_mask = 16'h0100;
defparam \UART|REGB_BCD[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \UART|REGB_BCD[0]~2 (
// Equation(s):
// \UART|REGB_BCD[0]~2_combout  = (\UART|REGB_BCD[0]~3_combout  & (((!\UART|Equal5~1_combout  & \UART|Selector287~0_combout )) # (!\UART|state.RB~q )))

	.dataa(\UART|Equal5~1_combout ),
	.datab(\UART|REGB_BCD[0]~3_combout ),
	.datac(\UART|state.RB~q ),
	.datad(\UART|Selector287~0_combout ),
	.cin(gnd),
	.combout(\UART|REGB_BCD[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REGB_BCD[0]~2 .lut_mask = 16'h4C0C;
defparam \UART|REGB_BCD[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \UART|REGB_BCD[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector275~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[0] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \UART|Selector271~0 (
// Equation(s):
// \UART|Selector271~0_combout  = (\UART|REGB_BCD [0] & \UART|state.RB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [0]),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector271~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector271~0 .lut_mask = 16'hF000;
defparam \UART|Selector271~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \UART|REGB_BCD[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector271~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[4] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \UART|Selector267~0 (
// Equation(s):
// \UART|Selector267~0_combout  = (\UART|REGB_BCD [4] & \UART|state.RB~q )

	.dataa(\UART|REGB_BCD [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector267~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector267~0 .lut_mask = 16'hAA00;
defparam \UART|Selector267~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \UART|REGB_BCD[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector267~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[8] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \UART|Selector263~0 (
// Equation(s):
// \UART|Selector263~0_combout  = (\UART|REGB_BCD [8] & \UART|state.RB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [8]),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector263~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector263~0 .lut_mask = 16'hF000;
defparam \UART|Selector263~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \UART|REGB_BCD[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector263~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[12] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \UART|Selector259~0 (
// Equation(s):
// \UART|Selector259~0_combout  = (\UART|REGB_BCD [12] & \UART|state.RB~q )

	.dataa(\UART|REGB_BCD [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector259~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector259~0 .lut_mask = 16'hAA00;
defparam \UART|Selector259~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \UART|REGB_BCD[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector259~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[16] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \UART|Selector255~0 (
// Equation(s):
// \UART|Selector255~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [16])

	.dataa(gnd),
	.datab(\UART|state.RB~q ),
	.datac(gnd),
	.datad(\UART|REGB_BCD [16]),
	.cin(gnd),
	.combout(\UART|Selector255~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector255~0 .lut_mask = 16'hCC00;
defparam \UART|Selector255~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \UART|REGB_BCD[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector255~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[20] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \UART|Selector251~0 (
// Equation(s):
// \UART|Selector251~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(\UART|REGB_BCD [20]),
	.cin(gnd),
	.combout(\UART|Selector251~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector251~0 .lut_mask = 16'hF000;
defparam \UART|Selector251~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \UART|REGB_BCD[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector251~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[24] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \UART|Selector247~0 (
// Equation(s):
// \UART|Selector247~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(\UART|REGB_BCD [24]),
	.cin(gnd),
	.combout(\UART|Selector247~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector247~0 .lut_mask = 16'hF000;
defparam \UART|Selector247~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \UART|REGB_BCD[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector247~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[28] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \UART|Selector243~0 (
// Equation(s):
// \UART|Selector243~0_combout  = (\UART|REGB_BCD [28] & \UART|state.RB~q )

	.dataa(\UART|REGB_BCD [28]),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector243~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector243~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector243~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \UART|REGB_BCD[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector243~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [32]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[32] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \UART|Selector239~0 (
// Equation(s):
// \UART|Selector239~0_combout  = (\UART|REGB_BCD [32] & \UART|state.RB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [32]),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector239~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector239~0 .lut_mask = 16'hF000;
defparam \UART|Selector239~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \UART|REGB_BCD[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector239~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [36]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[36] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \UART|Selector274~0 (
// Equation(s):
// \UART|Selector274~0_combout  = (\UART|state.RB~q  & (((!\UART|UART|receiver|rx_data_r [6] & \UART|CONVERT|Mux2~2_combout )) # (!\UART|CONVERT|Mux0~0_combout )))

	.dataa(\UART|state.RB~q ),
	.datab(\UART|UART|receiver|rx_data_r [6]),
	.datac(\UART|CONVERT|Mux0~0_combout ),
	.datad(\UART|CONVERT|Mux2~2_combout ),
	.cin(gnd),
	.combout(\UART|Selector274~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector274~0 .lut_mask = 16'h2A0A;
defparam \UART|Selector274~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N27
dffeas \UART|REGB_BCD[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector274~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[1] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \UART|Selector270~0 (
// Equation(s):
// \UART|Selector270~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [1])

	.dataa(\UART|state.RB~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGB_BCD [1]),
	.cin(gnd),
	.combout(\UART|Selector270~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector270~0 .lut_mask = 16'hAA00;
defparam \UART|Selector270~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N25
dffeas \UART|REGB_BCD[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector270~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[5] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \UART|Selector266~0 (
// Equation(s):
// \UART|Selector266~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [5])

	.dataa(\UART|state.RB~q ),
	.datab(gnd),
	.datac(\UART|REGB_BCD [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector266~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector266~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector266~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \UART|REGB_BCD[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector266~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[9] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \UART|Selector262~0 (
// Equation(s):
// \UART|Selector262~0_combout  = (\UART|REGB_BCD [9] & \UART|state.RB~q )

	.dataa(\UART|REGB_BCD [9]),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector262~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector262~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector262~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \UART|REGB_BCD[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector262~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[13] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \UART|Selector258~0 (
// Equation(s):
// \UART|Selector258~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(\UART|REGB_BCD [13]),
	.cin(gnd),
	.combout(\UART|Selector258~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector258~0 .lut_mask = 16'hF000;
defparam \UART|Selector258~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \UART|REGB_BCD[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector258~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[17] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \UART|Selector254~0 (
// Equation(s):
// \UART|Selector254~0_combout  = (\UART|REGB_BCD [17] & \UART|state.RB~q )

	.dataa(gnd),
	.datab(\UART|REGB_BCD [17]),
	.datac(gnd),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector254~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector254~0 .lut_mask = 16'hCC00;
defparam \UART|Selector254~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N21
dffeas \UART|REGB_BCD[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector254~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[21] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \UART|Selector250~0 (
// Equation(s):
// \UART|Selector250~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(\UART|REGB_BCD [21]),
	.cin(gnd),
	.combout(\UART|Selector250~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector250~0 .lut_mask = 16'hF000;
defparam \UART|Selector250~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N15
dffeas \UART|REGB_BCD[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector250~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[25] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \UART|Selector246~0 (
// Equation(s):
// \UART|Selector246~0_combout  = (\UART|REGB_BCD [25] & \UART|state.RB~q )

	.dataa(gnd),
	.datab(\UART|REGB_BCD [25]),
	.datac(\UART|state.RB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector246~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector246~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector246~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \UART|REGB_BCD[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector246~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[29] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \UART|Selector242~0 (
// Equation(s):
// \UART|Selector242~0_combout  = (\UART|REGB_BCD [29] & \UART|state.RB~q )

	.dataa(\UART|REGB_BCD [29]),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector242~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector242~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector242~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \UART|REGB_BCD[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector242~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [33]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[33] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \UART|Selector273~0 (
// Equation(s):
// \UART|Selector273~0_combout  = (\UART|state.RB~q  & \UART|CONVERT|Mux1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(\UART|CONVERT|Mux1~2_combout ),
	.cin(gnd),
	.combout(\UART|Selector273~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector273~0 .lut_mask = 16'hF000;
defparam \UART|Selector273~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N7
dffeas \UART|REGB_BCD[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector273~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[2] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \UART|Selector269~0 (
// Equation(s):
// \UART|Selector269~0_combout  = (\UART|REGB_BCD [2] & \UART|state.RB~q )

	.dataa(\UART|REGB_BCD [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector269~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector269~0 .lut_mask = 16'hAA00;
defparam \UART|Selector269~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N1
dffeas \UART|REGB_BCD[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector269~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[6] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \UART|Selector265~0 (
// Equation(s):
// \UART|Selector265~0_combout  = (\UART|REGB_BCD [6] & \UART|state.RB~q )

	.dataa(\UART|REGB_BCD [6]),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector265~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector265~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector265~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \UART|REGB_BCD[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector265~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[10] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \UART|Selector261~0 (
// Equation(s):
// \UART|Selector261~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [10])

	.dataa(gnd),
	.datab(\UART|state.RB~q ),
	.datac(gnd),
	.datad(\UART|REGB_BCD [10]),
	.cin(gnd),
	.combout(\UART|Selector261~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector261~0 .lut_mask = 16'hCC00;
defparam \UART|Selector261~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N23
dffeas \UART|REGB_BCD[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector261~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[14] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \UART|Selector257~0 (
// Equation(s):
// \UART|Selector257~0_combout  = (\UART|REGB_BCD [14] & \UART|state.RB~q )

	.dataa(\UART|REGB_BCD [14]),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector257~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector257~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector257~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N23
dffeas \UART|REGB_BCD[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector257~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[18] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \UART|Selector272~0 (
// Equation(s):
// \UART|Selector272~0_combout  = (\UART|state.RB~q  & (((!\UART|UART|receiver|rx_data_r [6] & \UART|CONVERT|Mux0~2_combout )) # (!\UART|CONVERT|Mux0~0_combout )))

	.dataa(\UART|state.RB~q ),
	.datab(\UART|UART|receiver|rx_data_r [6]),
	.datac(\UART|CONVERT|Mux0~0_combout ),
	.datad(\UART|CONVERT|Mux0~2_combout ),
	.cin(gnd),
	.combout(\UART|Selector272~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector272~0 .lut_mask = 16'h2A0A;
defparam \UART|Selector272~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N31
dffeas \UART|REGB_BCD[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector272~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[3] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \UART|Selector268~0 (
// Equation(s):
// \UART|Selector268~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [3])

	.dataa(\UART|state.RB~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGB_BCD [3]),
	.cin(gnd),
	.combout(\UART|Selector268~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector268~0 .lut_mask = 16'hAA00;
defparam \UART|Selector268~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \UART|REGB_BCD[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector268~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[7] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \UART|Selector264~0 (
// Equation(s):
// \UART|Selector264~0_combout  = (\UART|REGB_BCD [7] & \UART|state.RB~q )

	.dataa(gnd),
	.datab(\UART|REGB_BCD [7]),
	.datac(gnd),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector264~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector264~0 .lut_mask = 16'hCC00;
defparam \UART|Selector264~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \UART|REGB_BCD[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector264~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[11] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \UART|Selector260~0 (
// Equation(s):
// \UART|Selector260~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(\UART|REGB_BCD [11]),
	.cin(gnd),
	.combout(\UART|Selector260~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector260~0 .lut_mask = 16'hF000;
defparam \UART|Selector260~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N29
dffeas \UART|REGB_BCD[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector260~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[15] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \UART|Selector256~0 (
// Equation(s):
// \UART|Selector256~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [15])

	.dataa(gnd),
	.datab(\UART|state.RB~q ),
	.datac(gnd),
	.datad(\UART|REGB_BCD [15]),
	.cin(gnd),
	.combout(\UART|Selector256~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector256~0 .lut_mask = 16'hCC00;
defparam \UART|Selector256~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \UART|REGB_BCD[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector256~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[19] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \UART|Mult12|mult_core|romout[0][9]~3 (
// Equation(s):
// \UART|Mult12|mult_core|romout[0][9]~3_combout  = (\UART|REGB_BCD [18] & (((!\UART|REGB_BCD [19])))) # (!\UART|REGB_BCD [18] & ((\UART|REGB_BCD [16] & ((!\UART|REGB_BCD [19]) # (!\UART|REGB_BCD [17]))) # (!\UART|REGB_BCD [16] & ((\UART|REGB_BCD [17]) # 
// (\UART|REGB_BCD [19])))))

	.dataa(\UART|REGB_BCD [18]),
	.datab(\UART|REGB_BCD [16]),
	.datac(\UART|REGB_BCD [17]),
	.datad(\UART|REGB_BCD [19]),
	.cin(gnd),
	.combout(\UART|Mult12|mult_core|romout[0][9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult12|mult_core|romout[0][9]~3 .lut_mask = 16'h15FE;
defparam \UART|Mult12|mult_core|romout[0][9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \UART|Mult10|mult_core|romout[0][9]~4 (
// Equation(s):
// \UART|Mult10|mult_core|romout[0][9]~4_combout  = (\UART|REGB_BCD [11] & (!\UART|REGB_BCD [10] & ((!\UART|REGB_BCD [8]) # (!\UART|REGB_BCD [9])))) # (!\UART|REGB_BCD [11] & (\UART|REGB_BCD [9] & ((\UART|REGB_BCD [10]))))

	.dataa(\UART|REGB_BCD [9]),
	.datab(\UART|REGB_BCD [11]),
	.datac(\UART|REGB_BCD [8]),
	.datad(\UART|REGB_BCD [10]),
	.cin(gnd),
	.combout(\UART|Mult10|mult_core|romout[0][9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult10|mult_core|romout[0][9]~4 .lut_mask = 16'h224C;
defparam \UART|Mult10|mult_core|romout[0][9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \UART|Mult10|mult_core|romout[0][8]~3 (
// Equation(s):
// \UART|Mult10|mult_core|romout[0][8]~3_combout  = (\UART|REGB_BCD [9] & (\UART|REGB_BCD [11] $ (((!\UART|REGB_BCD [10] & \UART|REGB_BCD [8]))))) # (!\UART|REGB_BCD [9] & ((\UART|REGB_BCD [11] & ((\UART|REGB_BCD [8]) # (!\UART|REGB_BCD [10]))) # 
// (!\UART|REGB_BCD [11] & (\UART|REGB_BCD [10]))))

	.dataa(\UART|REGB_BCD [9]),
	.datab(\UART|REGB_BCD [11]),
	.datac(\UART|REGB_BCD [10]),
	.datad(\UART|REGB_BCD [8]),
	.cin(gnd),
	.combout(\UART|Mult10|mult_core|romout[0][8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult10|mult_core|romout[0][8]~3 .lut_mask = 16'hD69C;
defparam \UART|Mult10|mult_core|romout[0][8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \UART|Mult10|mult_core|romout[0][7]~2 (
// Equation(s):
// \UART|Mult10|mult_core|romout[0][7]~2_combout  = \UART|REGB_BCD [10] $ (((\UART|REGB_BCD [9] & ((!\UART|REGB_BCD [8]))) # (!\UART|REGB_BCD [9] & (\UART|REGB_BCD [11] & \UART|REGB_BCD [8]))))

	.dataa(\UART|REGB_BCD [9]),
	.datab(\UART|REGB_BCD [11]),
	.datac(\UART|REGB_BCD [10]),
	.datad(\UART|REGB_BCD [8]),
	.cin(gnd),
	.combout(\UART|Mult10|mult_core|romout[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult10|mult_core|romout[0][7]~2 .lut_mask = 16'hB45A;
defparam \UART|Mult10|mult_core|romout[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \UART|Add12~3 (
// Equation(s):
// \UART|Add12~3_combout  = (\UART|REGB_BCD [6] & ((\UART|REGB_BCD [5] & ((\UART|REGB_BCD [4]) # (\UART|REGB_BCD [7]))) # (!\UART|REGB_BCD [5] & (\UART|REGB_BCD [4] & \UART|REGB_BCD [7]))))

	.dataa(\UART|REGB_BCD [5]),
	.datab(\UART|REGB_BCD [6]),
	.datac(\UART|REGB_BCD [4]),
	.datad(\UART|REGB_BCD [7]),
	.cin(gnd),
	.combout(\UART|Add12~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add12~3 .lut_mask = 16'hC880;
defparam \UART|Add12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \UART|Add12~2 (
// Equation(s):
// \UART|Add12~2_combout  = (\UART|REGB_BCD [5] & ((\UART|REGB_BCD [7]) # ((\UART|REGB_BCD [4] & \UART|REGB_BCD [6])))) # (!\UART|REGB_BCD [5] & (\UART|REGB_BCD [7] & (\UART|REGB_BCD [4] & \UART|REGB_BCD [6])))

	.dataa(\UART|REGB_BCD [5]),
	.datab(\UART|REGB_BCD [7]),
	.datac(\UART|REGB_BCD [4]),
	.datad(\UART|REGB_BCD [6]),
	.cin(gnd),
	.combout(\UART|Add12~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add12~2 .lut_mask = 16'hE888;
defparam \UART|Add12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \UART|Add12~1 (
// Equation(s):
// \UART|Add12~1_combout  = \UART|REGB_BCD [5] $ (\UART|REGB_BCD [7] $ (((\UART|REGB_BCD [4] & \UART|REGB_BCD [6]))))

	.dataa(\UART|REGB_BCD [5]),
	.datab(\UART|REGB_BCD [7]),
	.datac(\UART|REGB_BCD [4]),
	.datad(\UART|REGB_BCD [6]),
	.cin(gnd),
	.combout(\UART|Add12~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add12~1 .lut_mask = 16'h9666;
defparam \UART|Add12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneive_lcell_comb \UART|Add12~0 (
// Equation(s):
// \UART|Add12~0_combout  = \UART|REGB_BCD [6] $ (\UART|REGB_BCD [4])

	.dataa(gnd),
	.datab(\UART|REGB_BCD [6]),
	.datac(gnd),
	.datad(\UART|REGB_BCD [4]),
	.cin(gnd),
	.combout(\UART|Add12~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add12~0 .lut_mask = 16'h33CC;
defparam \UART|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \UART|Add13~0 (
// Equation(s):
// \UART|Add13~0_combout  = (\UART|REGB_BCD [1] & (\UART|REGB_BCD [4] $ (VCC))) # (!\UART|REGB_BCD [1] & (\UART|REGB_BCD [4] & VCC))
// \UART|Add13~1  = CARRY((\UART|REGB_BCD [1] & \UART|REGB_BCD [4]))

	.dataa(\UART|REGB_BCD [1]),
	.datab(\UART|REGB_BCD [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add13~0_combout ),
	.cout(\UART|Add13~1 ));
// synopsys translate_off
defparam \UART|Add13~0 .lut_mask = 16'h6688;
defparam \UART|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneive_lcell_comb \UART|Add13~2 (
// Equation(s):
// \UART|Add13~2_combout  = (\UART|REGB_BCD [2] & ((\UART|REGB_BCD [5] & (\UART|Add13~1  & VCC)) # (!\UART|REGB_BCD [5] & (!\UART|Add13~1 )))) # (!\UART|REGB_BCD [2] & ((\UART|REGB_BCD [5] & (!\UART|Add13~1 )) # (!\UART|REGB_BCD [5] & ((\UART|Add13~1 ) # 
// (GND)))))
// \UART|Add13~3  = CARRY((\UART|REGB_BCD [2] & (!\UART|REGB_BCD [5] & !\UART|Add13~1 )) # (!\UART|REGB_BCD [2] & ((!\UART|Add13~1 ) # (!\UART|REGB_BCD [5]))))

	.dataa(\UART|REGB_BCD [2]),
	.datab(\UART|REGB_BCD [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add13~1 ),
	.combout(\UART|Add13~2_combout ),
	.cout(\UART|Add13~3 ));
// synopsys translate_off
defparam \UART|Add13~2 .lut_mask = 16'h9617;
defparam \UART|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \UART|Add13~4 (
// Equation(s):
// \UART|Add13~4_combout  = ((\UART|Add12~0_combout  $ (\UART|REGB_BCD [3] $ (!\UART|Add13~3 )))) # (GND)
// \UART|Add13~5  = CARRY((\UART|Add12~0_combout  & ((\UART|REGB_BCD [3]) # (!\UART|Add13~3 ))) # (!\UART|Add12~0_combout  & (\UART|REGB_BCD [3] & !\UART|Add13~3 )))

	.dataa(\UART|Add12~0_combout ),
	.datab(\UART|REGB_BCD [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add13~3 ),
	.combout(\UART|Add13~4_combout ),
	.cout(\UART|Add13~5 ));
// synopsys translate_off
defparam \UART|Add13~4 .lut_mask = 16'h698E;
defparam \UART|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneive_lcell_comb \UART|Add13~6 (
// Equation(s):
// \UART|Add13~6_combout  = (\UART|Add12~1_combout  & (!\UART|Add13~5 )) # (!\UART|Add12~1_combout  & ((\UART|Add13~5 ) # (GND)))
// \UART|Add13~7  = CARRY((!\UART|Add13~5 ) # (!\UART|Add12~1_combout ))

	.dataa(gnd),
	.datab(\UART|Add12~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add13~5 ),
	.combout(\UART|Add13~6_combout ),
	.cout(\UART|Add13~7 ));
// synopsys translate_off
defparam \UART|Add13~6 .lut_mask = 16'h3C3F;
defparam \UART|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneive_lcell_comb \UART|Add13~8 (
// Equation(s):
// \UART|Add13~8_combout  = (\UART|Add13~7  & ((\UART|REGB_BCD [6] $ (\UART|Add12~2_combout )))) # (!\UART|Add13~7  & (\UART|REGB_BCD [6] $ (\UART|Add12~2_combout  $ (VCC))))
// \UART|Add13~9  = CARRY((!\UART|Add13~7  & (\UART|REGB_BCD [6] $ (\UART|Add12~2_combout ))))

	.dataa(\UART|REGB_BCD [6]),
	.datab(\UART|Add12~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add13~7 ),
	.combout(\UART|Add13~8_combout ),
	.cout(\UART|Add13~9 ));
// synopsys translate_off
defparam \UART|Add13~8 .lut_mask = 16'h6906;
defparam \UART|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneive_lcell_comb \UART|Add13~10 (
// Equation(s):
// \UART|Add13~10_combout  = (\UART|Add13~9  & (\UART|Add12~3_combout  $ ((!\UART|REGB_BCD [7])))) # (!\UART|Add13~9  & ((\UART|Add12~3_combout  $ (\UART|REGB_BCD [7])) # (GND)))
// \UART|Add13~11  = CARRY((\UART|Add12~3_combout  $ (!\UART|REGB_BCD [7])) # (!\UART|Add13~9 ))

	.dataa(\UART|Add12~3_combout ),
	.datab(\UART|REGB_BCD [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add13~9 ),
	.combout(\UART|Add13~10_combout ),
	.cout(\UART|Add13~11 ));
// synopsys translate_off
defparam \UART|Add13~10 .lut_mask = 16'h969F;
defparam \UART|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneive_lcell_comb \UART|Add13~12 (
// Equation(s):
// \UART|Add13~12_combout  = \UART|Add13~11  $ (((!\UART|Add12~3_combout ) # (!\UART|REGB_BCD [7])))

	.dataa(gnd),
	.datab(\UART|REGB_BCD [7]),
	.datac(gnd),
	.datad(\UART|Add12~3_combout ),
	.cin(\UART|Add13~11 ),
	.combout(\UART|Add13~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add13~12 .lut_mask = 16'hC30F;
defparam \UART|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \UART|Mult10|mult_core|romout[0][6]~1 (
// Equation(s):
// \UART|Mult10|mult_core|romout[0][6]~1_combout  = \UART|REGB_BCD [9] $ (((!\UART|REGB_BCD [11] & \UART|REGB_BCD [8])))

	.dataa(\UART|REGB_BCD [9]),
	.datab(\UART|REGB_BCD [11]),
	.datac(gnd),
	.datad(\UART|REGB_BCD [8]),
	.cin(gnd),
	.combout(\UART|Mult10|mult_core|romout[0][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult10|mult_core|romout[0][6]~1 .lut_mask = 16'h99AA;
defparam \UART|Mult10|mult_core|romout[0][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \UART|Mult10|mult_core|romout[0][5]~0 (
// Equation(s):
// \UART|Mult10|mult_core|romout[0][5]~0_combout  = \UART|REGB_BCD [11] $ (\UART|REGB_BCD [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [11]),
	.datad(\UART|REGB_BCD [8]),
	.cin(gnd),
	.combout(\UART|Mult10|mult_core|romout[0][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult10|mult_core|romout[0][5]~0 .lut_mask = 16'h0FF0;
defparam \UART|Mult10|mult_core|romout[0][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \UART|Add14~0 (
// Equation(s):
// \UART|Add14~0_combout  = (\UART|Add13~2_combout  & (\UART|REGB_BCD [8] $ (VCC))) # (!\UART|Add13~2_combout  & (\UART|REGB_BCD [8] & VCC))
// \UART|Add14~1  = CARRY((\UART|Add13~2_combout  & \UART|REGB_BCD [8]))

	.dataa(\UART|Add13~2_combout ),
	.datab(\UART|REGB_BCD [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add14~0_combout ),
	.cout(\UART|Add14~1 ));
// synopsys translate_off
defparam \UART|Add14~0 .lut_mask = 16'h6688;
defparam \UART|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \UART|Add14~2 (
// Equation(s):
// \UART|Add14~2_combout  = (\UART|Add13~4_combout  & ((\UART|REGB_BCD [9] & (\UART|Add14~1  & VCC)) # (!\UART|REGB_BCD [9] & (!\UART|Add14~1 )))) # (!\UART|Add13~4_combout  & ((\UART|REGB_BCD [9] & (!\UART|Add14~1 )) # (!\UART|REGB_BCD [9] & ((\UART|Add14~1 
// ) # (GND)))))
// \UART|Add14~3  = CARRY((\UART|Add13~4_combout  & (!\UART|REGB_BCD [9] & !\UART|Add14~1 )) # (!\UART|Add13~4_combout  & ((!\UART|Add14~1 ) # (!\UART|REGB_BCD [9]))))

	.dataa(\UART|Add13~4_combout ),
	.datab(\UART|REGB_BCD [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add14~1 ),
	.combout(\UART|Add14~2_combout ),
	.cout(\UART|Add14~3 ));
// synopsys translate_off
defparam \UART|Add14~2 .lut_mask = 16'h9617;
defparam \UART|Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \UART|Add14~4 (
// Equation(s):
// \UART|Add14~4_combout  = ((\UART|Add13~6_combout  $ (\UART|REGB_BCD [10] $ (!\UART|Add14~3 )))) # (GND)
// \UART|Add14~5  = CARRY((\UART|Add13~6_combout  & ((\UART|REGB_BCD [10]) # (!\UART|Add14~3 ))) # (!\UART|Add13~6_combout  & (\UART|REGB_BCD [10] & !\UART|Add14~3 )))

	.dataa(\UART|Add13~6_combout ),
	.datab(\UART|REGB_BCD [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add14~3 ),
	.combout(\UART|Add14~4_combout ),
	.cout(\UART|Add14~5 ));
// synopsys translate_off
defparam \UART|Add14~4 .lut_mask = 16'h698E;
defparam \UART|Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \UART|Add14~6 (
// Equation(s):
// \UART|Add14~6_combout  = (\UART|Mult10|mult_core|romout[0][5]~0_combout  & ((\UART|Add13~8_combout  & (\UART|Add14~5  & VCC)) # (!\UART|Add13~8_combout  & (!\UART|Add14~5 )))) # (!\UART|Mult10|mult_core|romout[0][5]~0_combout  & ((\UART|Add13~8_combout  & 
// (!\UART|Add14~5 )) # (!\UART|Add13~8_combout  & ((\UART|Add14~5 ) # (GND)))))
// \UART|Add14~7  = CARRY((\UART|Mult10|mult_core|romout[0][5]~0_combout  & (!\UART|Add13~8_combout  & !\UART|Add14~5 )) # (!\UART|Mult10|mult_core|romout[0][5]~0_combout  & ((!\UART|Add14~5 ) # (!\UART|Add13~8_combout ))))

	.dataa(\UART|Mult10|mult_core|romout[0][5]~0_combout ),
	.datab(\UART|Add13~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add14~5 ),
	.combout(\UART|Add14~6_combout ),
	.cout(\UART|Add14~7 ));
// synopsys translate_off
defparam \UART|Add14~6 .lut_mask = 16'h9617;
defparam \UART|Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \UART|Add14~8 (
// Equation(s):
// \UART|Add14~8_combout  = ((\UART|Mult10|mult_core|romout[0][6]~1_combout  $ (\UART|Add13~10_combout  $ (!\UART|Add14~7 )))) # (GND)
// \UART|Add14~9  = CARRY((\UART|Mult10|mult_core|romout[0][6]~1_combout  & ((\UART|Add13~10_combout ) # (!\UART|Add14~7 ))) # (!\UART|Mult10|mult_core|romout[0][6]~1_combout  & (\UART|Add13~10_combout  & !\UART|Add14~7 )))

	.dataa(\UART|Mult10|mult_core|romout[0][6]~1_combout ),
	.datab(\UART|Add13~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add14~7 ),
	.combout(\UART|Add14~8_combout ),
	.cout(\UART|Add14~9 ));
// synopsys translate_off
defparam \UART|Add14~8 .lut_mask = 16'h698E;
defparam \UART|Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \UART|Add14~10 (
// Equation(s):
// \UART|Add14~10_combout  = (\UART|Mult10|mult_core|romout[0][7]~2_combout  & ((\UART|Add13~12_combout  & (\UART|Add14~9  & VCC)) # (!\UART|Add13~12_combout  & (!\UART|Add14~9 )))) # (!\UART|Mult10|mult_core|romout[0][7]~2_combout  & 
// ((\UART|Add13~12_combout  & (!\UART|Add14~9 )) # (!\UART|Add13~12_combout  & ((\UART|Add14~9 ) # (GND)))))
// \UART|Add14~11  = CARRY((\UART|Mult10|mult_core|romout[0][7]~2_combout  & (!\UART|Add13~12_combout  & !\UART|Add14~9 )) # (!\UART|Mult10|mult_core|romout[0][7]~2_combout  & ((!\UART|Add14~9 ) # (!\UART|Add13~12_combout ))))

	.dataa(\UART|Mult10|mult_core|romout[0][7]~2_combout ),
	.datab(\UART|Add13~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add14~9 ),
	.combout(\UART|Add14~10_combout ),
	.cout(\UART|Add14~11 ));
// synopsys translate_off
defparam \UART|Add14~10 .lut_mask = 16'h9617;
defparam \UART|Add14~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \UART|Add14~12 (
// Equation(s):
// \UART|Add14~12_combout  = (\UART|Mult10|mult_core|romout[0][8]~3_combout  & (\UART|Add14~11  $ (GND))) # (!\UART|Mult10|mult_core|romout[0][8]~3_combout  & (!\UART|Add14~11  & VCC))
// \UART|Add14~13  = CARRY((\UART|Mult10|mult_core|romout[0][8]~3_combout  & !\UART|Add14~11 ))

	.dataa(gnd),
	.datab(\UART|Mult10|mult_core|romout[0][8]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add14~11 ),
	.combout(\UART|Add14~12_combout ),
	.cout(\UART|Add14~13 ));
// synopsys translate_off
defparam \UART|Add14~12 .lut_mask = 16'hC30C;
defparam \UART|Add14~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \UART|Add14~14 (
// Equation(s):
// \UART|Add14~14_combout  = (\UART|Mult10|mult_core|romout[0][9]~4_combout  & (!\UART|Add14~13 )) # (!\UART|Mult10|mult_core|romout[0][9]~4_combout  & ((\UART|Add14~13 ) # (GND)))
// \UART|Add14~15  = CARRY((!\UART|Add14~13 ) # (!\UART|Mult10|mult_core|romout[0][9]~4_combout ))

	.dataa(gnd),
	.datab(\UART|Mult10|mult_core|romout[0][9]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add14~13 ),
	.combout(\UART|Add14~14_combout ),
	.cout(\UART|Add14~15 ));
// synopsys translate_off
defparam \UART|Add14~14 .lut_mask = 16'h3C3F;
defparam \UART|Add14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \UART|Mult11|mult_core|romout[0][9]~4 (
// Equation(s):
// \UART|Mult11|mult_core|romout[0][9]~4_combout  = (\UART|REGB_BCD [13]) # ((\UART|REGB_BCD [15]) # ((\UART|REGB_BCD [14]) # (\UART|REGB_BCD [12])))

	.dataa(\UART|REGB_BCD [13]),
	.datab(\UART|REGB_BCD [15]),
	.datac(\UART|REGB_BCD [14]),
	.datad(\UART|REGB_BCD [12]),
	.cin(gnd),
	.combout(\UART|Mult11|mult_core|romout[0][9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult11|mult_core|romout[0][9]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult11|mult_core|romout[0][9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \UART|Mult11|mult_core|romout[0][8]~3 (
// Equation(s):
// \UART|Mult11|mult_core|romout[0][8]~3_combout  = (\UART|REGB_BCD [15] & (!\UART|REGB_BCD [14] & ((!\UART|REGB_BCD [12]) # (!\UART|REGB_BCD [13])))) # (!\UART|REGB_BCD [15] & ((\UART|REGB_BCD [13]) # ((\UART|REGB_BCD [14]) # (\UART|REGB_BCD [12]))))

	.dataa(\UART|REGB_BCD [13]),
	.datab(\UART|REGB_BCD [15]),
	.datac(\UART|REGB_BCD [14]),
	.datad(\UART|REGB_BCD [12]),
	.cin(gnd),
	.combout(\UART|Mult11|mult_core|romout[0][8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult11|mult_core|romout[0][8]~3 .lut_mask = 16'h373E;
defparam \UART|Mult11|mult_core|romout[0][8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \UART|Mult11|mult_core|romout[0][7]~2 (
// Equation(s):
// \UART|Mult11|mult_core|romout[0][7]~2_combout  = (\UART|REGB_BCD [13] & ((\UART|REGB_BCD [14] & ((\UART|REGB_BCD [15]))) # (!\UART|REGB_BCD [14] & ((\UART|REGB_BCD [12]) # (!\UART|REGB_BCD [15]))))) # (!\UART|REGB_BCD [13] & ((\UART|REGB_BCD [14]) # 
// ((\UART|REGB_BCD [12] & !\UART|REGB_BCD [15]))))

	.dataa(\UART|REGB_BCD [13]),
	.datab(\UART|REGB_BCD [12]),
	.datac(\UART|REGB_BCD [14]),
	.datad(\UART|REGB_BCD [15]),
	.cin(gnd),
	.combout(\UART|Mult11|mult_core|romout[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult11|mult_core|romout[0][7]~2 .lut_mask = 16'hF85E;
defparam \UART|Mult11|mult_core|romout[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \UART|Mult11|mult_core|romout[0][6]~1 (
// Equation(s):
// \UART|Mult11|mult_core|romout[0][6]~1_combout  = \UART|REGB_BCD [13] $ (\UART|REGB_BCD [15] $ (((\UART|REGB_BCD [12] & !\UART|REGB_BCD [14]))))

	.dataa(\UART|REGB_BCD [13]),
	.datab(\UART|REGB_BCD [12]),
	.datac(\UART|REGB_BCD [14]),
	.datad(\UART|REGB_BCD [15]),
	.cin(gnd),
	.combout(\UART|Mult11|mult_core|romout[0][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult11|mult_core|romout[0][6]~1 .lut_mask = 16'h59A6;
defparam \UART|Mult11|mult_core|romout[0][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \UART|Mult11|mult_core|romout[0][5]~0 (
// Equation(s):
// \UART|Mult11|mult_core|romout[0][5]~0_combout  = \UART|REGB_BCD [14] $ (\UART|REGB_BCD [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [14]),
	.datad(\UART|REGB_BCD [12]),
	.cin(gnd),
	.combout(\UART|Mult11|mult_core|romout[0][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult11|mult_core|romout[0][5]~0 .lut_mask = 16'h0FF0;
defparam \UART|Mult11|mult_core|romout[0][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \UART|Add15~0 (
// Equation(s):
// \UART|Add15~0_combout  = (\UART|Add14~2_combout  & (\UART|REGB_BCD [12] $ (VCC))) # (!\UART|Add14~2_combout  & (\UART|REGB_BCD [12] & VCC))
// \UART|Add15~1  = CARRY((\UART|Add14~2_combout  & \UART|REGB_BCD [12]))

	.dataa(\UART|Add14~2_combout ),
	.datab(\UART|REGB_BCD [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add15~0_combout ),
	.cout(\UART|Add15~1 ));
// synopsys translate_off
defparam \UART|Add15~0 .lut_mask = 16'h6688;
defparam \UART|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \UART|Add15~2 (
// Equation(s):
// \UART|Add15~2_combout  = (\UART|Add14~4_combout  & ((\UART|REGB_BCD [13] & (\UART|Add15~1  & VCC)) # (!\UART|REGB_BCD [13] & (!\UART|Add15~1 )))) # (!\UART|Add14~4_combout  & ((\UART|REGB_BCD [13] & (!\UART|Add15~1 )) # (!\UART|REGB_BCD [13] & 
// ((\UART|Add15~1 ) # (GND)))))
// \UART|Add15~3  = CARRY((\UART|Add14~4_combout  & (!\UART|REGB_BCD [13] & !\UART|Add15~1 )) # (!\UART|Add14~4_combout  & ((!\UART|Add15~1 ) # (!\UART|REGB_BCD [13]))))

	.dataa(\UART|Add14~4_combout ),
	.datab(\UART|REGB_BCD [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add15~1 ),
	.combout(\UART|Add15~2_combout ),
	.cout(\UART|Add15~3 ));
// synopsys translate_off
defparam \UART|Add15~2 .lut_mask = 16'h9617;
defparam \UART|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \UART|Add15~4 (
// Equation(s):
// \UART|Add15~4_combout  = ((\UART|Mult11|mult_core|romout[0][5]~0_combout  $ (\UART|Add14~6_combout  $ (!\UART|Add15~3 )))) # (GND)
// \UART|Add15~5  = CARRY((\UART|Mult11|mult_core|romout[0][5]~0_combout  & ((\UART|Add14~6_combout ) # (!\UART|Add15~3 ))) # (!\UART|Mult11|mult_core|romout[0][5]~0_combout  & (\UART|Add14~6_combout  & !\UART|Add15~3 )))

	.dataa(\UART|Mult11|mult_core|romout[0][5]~0_combout ),
	.datab(\UART|Add14~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add15~3 ),
	.combout(\UART|Add15~4_combout ),
	.cout(\UART|Add15~5 ));
// synopsys translate_off
defparam \UART|Add15~4 .lut_mask = 16'h698E;
defparam \UART|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \UART|Add15~6 (
// Equation(s):
// \UART|Add15~6_combout  = (\UART|Mult11|mult_core|romout[0][6]~1_combout  & ((\UART|Add14~8_combout  & (\UART|Add15~5  & VCC)) # (!\UART|Add14~8_combout  & (!\UART|Add15~5 )))) # (!\UART|Mult11|mult_core|romout[0][6]~1_combout  & ((\UART|Add14~8_combout  & 
// (!\UART|Add15~5 )) # (!\UART|Add14~8_combout  & ((\UART|Add15~5 ) # (GND)))))
// \UART|Add15~7  = CARRY((\UART|Mult11|mult_core|romout[0][6]~1_combout  & (!\UART|Add14~8_combout  & !\UART|Add15~5 )) # (!\UART|Mult11|mult_core|romout[0][6]~1_combout  & ((!\UART|Add15~5 ) # (!\UART|Add14~8_combout ))))

	.dataa(\UART|Mult11|mult_core|romout[0][6]~1_combout ),
	.datab(\UART|Add14~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add15~5 ),
	.combout(\UART|Add15~6_combout ),
	.cout(\UART|Add15~7 ));
// synopsys translate_off
defparam \UART|Add15~6 .lut_mask = 16'h9617;
defparam \UART|Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \UART|Add15~8 (
// Equation(s):
// \UART|Add15~8_combout  = ((\UART|Mult11|mult_core|romout[0][7]~2_combout  $ (\UART|Add14~10_combout  $ (!\UART|Add15~7 )))) # (GND)
// \UART|Add15~9  = CARRY((\UART|Mult11|mult_core|romout[0][7]~2_combout  & ((\UART|Add14~10_combout ) # (!\UART|Add15~7 ))) # (!\UART|Mult11|mult_core|romout[0][7]~2_combout  & (\UART|Add14~10_combout  & !\UART|Add15~7 )))

	.dataa(\UART|Mult11|mult_core|romout[0][7]~2_combout ),
	.datab(\UART|Add14~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add15~7 ),
	.combout(\UART|Add15~8_combout ),
	.cout(\UART|Add15~9 ));
// synopsys translate_off
defparam \UART|Add15~8 .lut_mask = 16'h698E;
defparam \UART|Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \UART|Add15~10 (
// Equation(s):
// \UART|Add15~10_combout  = (\UART|Mult11|mult_core|romout[0][8]~3_combout  & ((\UART|Add14~12_combout  & (\UART|Add15~9  & VCC)) # (!\UART|Add14~12_combout  & (!\UART|Add15~9 )))) # (!\UART|Mult11|mult_core|romout[0][8]~3_combout  & 
// ((\UART|Add14~12_combout  & (!\UART|Add15~9 )) # (!\UART|Add14~12_combout  & ((\UART|Add15~9 ) # (GND)))))
// \UART|Add15~11  = CARRY((\UART|Mult11|mult_core|romout[0][8]~3_combout  & (!\UART|Add14~12_combout  & !\UART|Add15~9 )) # (!\UART|Mult11|mult_core|romout[0][8]~3_combout  & ((!\UART|Add15~9 ) # (!\UART|Add14~12_combout ))))

	.dataa(\UART|Mult11|mult_core|romout[0][8]~3_combout ),
	.datab(\UART|Add14~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add15~9 ),
	.combout(\UART|Add15~10_combout ),
	.cout(\UART|Add15~11 ));
// synopsys translate_off
defparam \UART|Add15~10 .lut_mask = 16'h9617;
defparam \UART|Add15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \UART|Add15~12 (
// Equation(s):
// \UART|Add15~12_combout  = ((\UART|Add14~14_combout  $ (\UART|Mult11|mult_core|romout[0][9]~4_combout  $ (!\UART|Add15~11 )))) # (GND)
// \UART|Add15~13  = CARRY((\UART|Add14~14_combout  & ((\UART|Mult11|mult_core|romout[0][9]~4_combout ) # (!\UART|Add15~11 ))) # (!\UART|Add14~14_combout  & (\UART|Mult11|mult_core|romout[0][9]~4_combout  & !\UART|Add15~11 )))

	.dataa(\UART|Add14~14_combout ),
	.datab(\UART|Mult11|mult_core|romout[0][9]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add15~11 ),
	.combout(\UART|Add15~12_combout ),
	.cout(\UART|Add15~13 ));
// synopsys translate_off
defparam \UART|Add15~12 .lut_mask = 16'h698E;
defparam \UART|Add15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \UART|Mult12|mult_core|romout[0][8]~2 (
// Equation(s):
// \UART|Mult12|mult_core|romout[0][8]~2_combout  = (\UART|REGB_BCD [18] & ((\UART|REGB_BCD [19]) # ((!\UART|REGB_BCD [17])))) # (!\UART|REGB_BCD [18] & ((\UART|REGB_BCD [19] & (\UART|REGB_BCD [17] & \UART|REGB_BCD [16])) # (!\UART|REGB_BCD [19] & 
// ((\UART|REGB_BCD [17]) # (\UART|REGB_BCD [16])))))

	.dataa(\UART|REGB_BCD [18]),
	.datab(\UART|REGB_BCD [19]),
	.datac(\UART|REGB_BCD [17]),
	.datad(\UART|REGB_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult12|mult_core|romout[0][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult12|mult_core|romout[0][8]~2 .lut_mask = 16'hDB9A;
defparam \UART|Mult12|mult_core|romout[0][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \UART|Mult12|mult_core|romout[0][7]~1 (
// Equation(s):
// \UART|Mult12|mult_core|romout[0][7]~1_combout  = \UART|REGB_BCD [17] $ (\UART|REGB_BCD [19] $ (((!\UART|REGB_BCD [18] & \UART|REGB_BCD [16]))))

	.dataa(\UART|REGB_BCD [18]),
	.datab(\UART|REGB_BCD [16]),
	.datac(\UART|REGB_BCD [17]),
	.datad(\UART|REGB_BCD [19]),
	.cin(gnd),
	.combout(\UART|Mult12|mult_core|romout[0][7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult12|mult_core|romout[0][7]~1 .lut_mask = 16'h4BB4;
defparam \UART|Mult12|mult_core|romout[0][7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \UART|Mult12|mult_core|romout[0][6]~0 (
// Equation(s):
// \UART|Mult12|mult_core|romout[0][6]~0_combout  = \UART|REGB_BCD [18] $ (\UART|REGB_BCD [16])

	.dataa(\UART|REGB_BCD [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGB_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult12|mult_core|romout[0][6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult12|mult_core|romout[0][6]~0 .lut_mask = 16'h55AA;
defparam \UART|Mult12|mult_core|romout[0][6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \UART|Add16~0 (
// Equation(s):
// \UART|Add16~0_combout  = (\UART|Add15~2_combout  & (\UART|REGB_BCD [16] $ (VCC))) # (!\UART|Add15~2_combout  & (\UART|REGB_BCD [16] & VCC))
// \UART|Add16~1  = CARRY((\UART|Add15~2_combout  & \UART|REGB_BCD [16]))

	.dataa(\UART|Add15~2_combout ),
	.datab(\UART|REGB_BCD [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add16~0_combout ),
	.cout(\UART|Add16~1 ));
// synopsys translate_off
defparam \UART|Add16~0 .lut_mask = 16'h6688;
defparam \UART|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \UART|Add16~2 (
// Equation(s):
// \UART|Add16~2_combout  = (\UART|Add15~4_combout  & ((\UART|REGB_BCD [17] & (\UART|Add16~1  & VCC)) # (!\UART|REGB_BCD [17] & (!\UART|Add16~1 )))) # (!\UART|Add15~4_combout  & ((\UART|REGB_BCD [17] & (!\UART|Add16~1 )) # (!\UART|REGB_BCD [17] & 
// ((\UART|Add16~1 ) # (GND)))))
// \UART|Add16~3  = CARRY((\UART|Add15~4_combout  & (!\UART|REGB_BCD [17] & !\UART|Add16~1 )) # (!\UART|Add15~4_combout  & ((!\UART|Add16~1 ) # (!\UART|REGB_BCD [17]))))

	.dataa(\UART|Add15~4_combout ),
	.datab(\UART|REGB_BCD [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add16~1 ),
	.combout(\UART|Add16~2_combout ),
	.cout(\UART|Add16~3 ));
// synopsys translate_off
defparam \UART|Add16~2 .lut_mask = 16'h9617;
defparam \UART|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \UART|Add16~4 (
// Equation(s):
// \UART|Add16~4_combout  = ((\UART|Add15~6_combout  $ (\UART|Mult12|mult_core|romout[0][6]~0_combout  $ (!\UART|Add16~3 )))) # (GND)
// \UART|Add16~5  = CARRY((\UART|Add15~6_combout  & ((\UART|Mult12|mult_core|romout[0][6]~0_combout ) # (!\UART|Add16~3 ))) # (!\UART|Add15~6_combout  & (\UART|Mult12|mult_core|romout[0][6]~0_combout  & !\UART|Add16~3 )))

	.dataa(\UART|Add15~6_combout ),
	.datab(\UART|Mult12|mult_core|romout[0][6]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add16~3 ),
	.combout(\UART|Add16~4_combout ),
	.cout(\UART|Add16~5 ));
// synopsys translate_off
defparam \UART|Add16~4 .lut_mask = 16'h698E;
defparam \UART|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \UART|Add16~6 (
// Equation(s):
// \UART|Add16~6_combout  = (\UART|Add15~8_combout  & ((\UART|Mult12|mult_core|romout[0][7]~1_combout  & (\UART|Add16~5  & VCC)) # (!\UART|Mult12|mult_core|romout[0][7]~1_combout  & (!\UART|Add16~5 )))) # (!\UART|Add15~8_combout  & 
// ((\UART|Mult12|mult_core|romout[0][7]~1_combout  & (!\UART|Add16~5 )) # (!\UART|Mult12|mult_core|romout[0][7]~1_combout  & ((\UART|Add16~5 ) # (GND)))))
// \UART|Add16~7  = CARRY((\UART|Add15~8_combout  & (!\UART|Mult12|mult_core|romout[0][7]~1_combout  & !\UART|Add16~5 )) # (!\UART|Add15~8_combout  & ((!\UART|Add16~5 ) # (!\UART|Mult12|mult_core|romout[0][7]~1_combout ))))

	.dataa(\UART|Add15~8_combout ),
	.datab(\UART|Mult12|mult_core|romout[0][7]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add16~5 ),
	.combout(\UART|Add16~6_combout ),
	.cout(\UART|Add16~7 ));
// synopsys translate_off
defparam \UART|Add16~6 .lut_mask = 16'h9617;
defparam \UART|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \UART|Add16~8 (
// Equation(s):
// \UART|Add16~8_combout  = ((\UART|Mult12|mult_core|romout[0][8]~2_combout  $ (\UART|Add15~10_combout  $ (!\UART|Add16~7 )))) # (GND)
// \UART|Add16~9  = CARRY((\UART|Mult12|mult_core|romout[0][8]~2_combout  & ((\UART|Add15~10_combout ) # (!\UART|Add16~7 ))) # (!\UART|Mult12|mult_core|romout[0][8]~2_combout  & (\UART|Add15~10_combout  & !\UART|Add16~7 )))

	.dataa(\UART|Mult12|mult_core|romout[0][8]~2_combout ),
	.datab(\UART|Add15~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add16~7 ),
	.combout(\UART|Add16~8_combout ),
	.cout(\UART|Add16~9 ));
// synopsys translate_off
defparam \UART|Add16~8 .lut_mask = 16'h698E;
defparam \UART|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \UART|Add16~10 (
// Equation(s):
// \UART|Add16~10_combout  = (\UART|Mult12|mult_core|romout[0][9]~3_combout  & ((\UART|Add15~12_combout  & (\UART|Add16~9  & VCC)) # (!\UART|Add15~12_combout  & (!\UART|Add16~9 )))) # (!\UART|Mult12|mult_core|romout[0][9]~3_combout  & 
// ((\UART|Add15~12_combout  & (!\UART|Add16~9 )) # (!\UART|Add15~12_combout  & ((\UART|Add16~9 ) # (GND)))))
// \UART|Add16~11  = CARRY((\UART|Mult12|mult_core|romout[0][9]~3_combout  & (!\UART|Add15~12_combout  & !\UART|Add16~9 )) # (!\UART|Mult12|mult_core|romout[0][9]~3_combout  & ((!\UART|Add16~9 ) # (!\UART|Add15~12_combout ))))

	.dataa(\UART|Mult12|mult_core|romout[0][9]~3_combout ),
	.datab(\UART|Add15~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add16~9 ),
	.combout(\UART|Add16~10_combout ),
	.cout(\UART|Add16~11 ));
// synopsys translate_off
defparam \UART|Add16~10 .lut_mask = 16'h9617;
defparam \UART|Add16~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \UART|Selector252~0 (
// Equation(s):
// \UART|Selector252~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [19])

	.dataa(gnd),
	.datab(\UART|state.RB~q ),
	.datac(gnd),
	.datad(\UART|REGB_BCD [19]),
	.cin(gnd),
	.combout(\UART|Selector252~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector252~0 .lut_mask = 16'hCC00;
defparam \UART|Selector252~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \UART|REGB_BCD[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector252~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[23] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \UART|Selector253~0 (
// Equation(s):
// \UART|Selector253~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(\UART|REGB_BCD [18]),
	.cin(gnd),
	.combout(\UART|Selector253~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector253~0 .lut_mask = 16'hF000;
defparam \UART|Selector253~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \UART|REGB_BCD[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector253~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[22] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \UART|Mult13|mult_core|romout[0][9]~2 (
// Equation(s):
// \UART|Mult13|mult_core|romout[0][9]~2_combout  = (\UART|REGB_BCD [23] & ((\UART|REGB_BCD [22]) # ((\UART|REGB_BCD [21] & \UART|REGB_BCD [20])))) # (!\UART|REGB_BCD [23] & ((\UART|REGB_BCD [21] & (!\UART|REGB_BCD [22])) # (!\UART|REGB_BCD [21] & 
// ((\UART|REGB_BCD [22]) # (\UART|REGB_BCD [20])))))

	.dataa(\UART|REGB_BCD [23]),
	.datab(\UART|REGB_BCD [21]),
	.datac(\UART|REGB_BCD [22]),
	.datad(\UART|REGB_BCD [20]),
	.cin(gnd),
	.combout(\UART|Mult13|mult_core|romout[0][9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult13|mult_core|romout[0][9]~2 .lut_mask = 16'hBDB4;
defparam \UART|Mult13|mult_core|romout[0][9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \UART|Mult13|mult_core|romout[0][8]~1 (
// Equation(s):
// \UART|Mult13|mult_core|romout[0][8]~1_combout  = \UART|REGB_BCD [23] $ (\UART|REGB_BCD [21] $ (((!\UART|REGB_BCD [22] & \UART|REGB_BCD [20]))))

	.dataa(\UART|REGB_BCD [23]),
	.datab(\UART|REGB_BCD [21]),
	.datac(\UART|REGB_BCD [22]),
	.datad(\UART|REGB_BCD [20]),
	.cin(gnd),
	.combout(\UART|Mult13|mult_core|romout[0][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult13|mult_core|romout[0][8]~1 .lut_mask = 16'h6966;
defparam \UART|Mult13|mult_core|romout[0][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \UART|Mult13|mult_core|romout[0][7]~0 (
// Equation(s):
// \UART|Mult13|mult_core|romout[0][7]~0_combout  = \UART|REGB_BCD [22] $ (\UART|REGB_BCD [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [22]),
	.datad(\UART|REGB_BCD [20]),
	.cin(gnd),
	.combout(\UART|Mult13|mult_core|romout[0][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult13|mult_core|romout[0][7]~0 .lut_mask = 16'h0FF0;
defparam \UART|Mult13|mult_core|romout[0][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \UART|Add17~0 (
// Equation(s):
// \UART|Add17~0_combout  = (\UART|Add16~2_combout  & (\UART|REGB_BCD [20] $ (VCC))) # (!\UART|Add16~2_combout  & (\UART|REGB_BCD [20] & VCC))
// \UART|Add17~1  = CARRY((\UART|Add16~2_combout  & \UART|REGB_BCD [20]))

	.dataa(\UART|Add16~2_combout ),
	.datab(\UART|REGB_BCD [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add17~0_combout ),
	.cout(\UART|Add17~1 ));
// synopsys translate_off
defparam \UART|Add17~0 .lut_mask = 16'h6688;
defparam \UART|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \UART|Add17~2 (
// Equation(s):
// \UART|Add17~2_combout  = (\UART|Add16~4_combout  & ((\UART|REGB_BCD [21] & (\UART|Add17~1  & VCC)) # (!\UART|REGB_BCD [21] & (!\UART|Add17~1 )))) # (!\UART|Add16~4_combout  & ((\UART|REGB_BCD [21] & (!\UART|Add17~1 )) # (!\UART|REGB_BCD [21] & 
// ((\UART|Add17~1 ) # (GND)))))
// \UART|Add17~3  = CARRY((\UART|Add16~4_combout  & (!\UART|REGB_BCD [21] & !\UART|Add17~1 )) # (!\UART|Add16~4_combout  & ((!\UART|Add17~1 ) # (!\UART|REGB_BCD [21]))))

	.dataa(\UART|Add16~4_combout ),
	.datab(\UART|REGB_BCD [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add17~1 ),
	.combout(\UART|Add17~2_combout ),
	.cout(\UART|Add17~3 ));
// synopsys translate_off
defparam \UART|Add17~2 .lut_mask = 16'h9617;
defparam \UART|Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \UART|Add17~4 (
// Equation(s):
// \UART|Add17~4_combout  = ((\UART|Add16~6_combout  $ (\UART|Mult13|mult_core|romout[0][7]~0_combout  $ (!\UART|Add17~3 )))) # (GND)
// \UART|Add17~5  = CARRY((\UART|Add16~6_combout  & ((\UART|Mult13|mult_core|romout[0][7]~0_combout ) # (!\UART|Add17~3 ))) # (!\UART|Add16~6_combout  & (\UART|Mult13|mult_core|romout[0][7]~0_combout  & !\UART|Add17~3 )))

	.dataa(\UART|Add16~6_combout ),
	.datab(\UART|Mult13|mult_core|romout[0][7]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add17~3 ),
	.combout(\UART|Add17~4_combout ),
	.cout(\UART|Add17~5 ));
// synopsys translate_off
defparam \UART|Add17~4 .lut_mask = 16'h698E;
defparam \UART|Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \UART|Add17~6 (
// Equation(s):
// \UART|Add17~6_combout  = (\UART|Add16~8_combout  & ((\UART|Mult13|mult_core|romout[0][8]~1_combout  & (\UART|Add17~5  & VCC)) # (!\UART|Mult13|mult_core|romout[0][8]~1_combout  & (!\UART|Add17~5 )))) # (!\UART|Add16~8_combout  & 
// ((\UART|Mult13|mult_core|romout[0][8]~1_combout  & (!\UART|Add17~5 )) # (!\UART|Mult13|mult_core|romout[0][8]~1_combout  & ((\UART|Add17~5 ) # (GND)))))
// \UART|Add17~7  = CARRY((\UART|Add16~8_combout  & (!\UART|Mult13|mult_core|romout[0][8]~1_combout  & !\UART|Add17~5 )) # (!\UART|Add16~8_combout  & ((!\UART|Add17~5 ) # (!\UART|Mult13|mult_core|romout[0][8]~1_combout ))))

	.dataa(\UART|Add16~8_combout ),
	.datab(\UART|Mult13|mult_core|romout[0][8]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add17~5 ),
	.combout(\UART|Add17~6_combout ),
	.cout(\UART|Add17~7 ));
// synopsys translate_off
defparam \UART|Add17~6 .lut_mask = 16'h9617;
defparam \UART|Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \UART|Add17~8 (
// Equation(s):
// \UART|Add17~8_combout  = ((\UART|Add16~10_combout  $ (\UART|Mult13|mult_core|romout[0][9]~2_combout  $ (!\UART|Add17~7 )))) # (GND)
// \UART|Add17~9  = CARRY((\UART|Add16~10_combout  & ((\UART|Mult13|mult_core|romout[0][9]~2_combout ) # (!\UART|Add17~7 ))) # (!\UART|Add16~10_combout  & (\UART|Mult13|mult_core|romout[0][9]~2_combout  & !\UART|Add17~7 )))

	.dataa(\UART|Add16~10_combout ),
	.datab(\UART|Mult13|mult_core|romout[0][9]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add17~7 ),
	.combout(\UART|Add17~8_combout ),
	.cout(\UART|Add17~9 ));
// synopsys translate_off
defparam \UART|Add17~8 .lut_mask = 16'h698E;
defparam \UART|Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \UART|Selector249~0 (
// Equation(s):
// \UART|Selector249~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(\UART|REGB_BCD [22]),
	.cin(gnd),
	.combout(\UART|Selector249~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector249~0 .lut_mask = 16'hF000;
defparam \UART|Selector249~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \UART|REGB_BCD[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector249~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[26] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \UART|Selector248~0 (
// Equation(s):
// \UART|Selector248~0_combout  = (\UART|REGB_BCD [23] & \UART|state.RB~q )

	.dataa(\UART|REGB_BCD [23]),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector248~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector248~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector248~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \UART|REGB_BCD[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector248~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[27] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \UART|Mult14|mult_core|romout[0][9]~1 (
// Equation(s):
// \UART|Mult14|mult_core|romout[0][9]~1_combout  = \UART|REGB_BCD [25] $ (\UART|REGB_BCD [27] $ (((\UART|REGB_BCD [24] & !\UART|REGB_BCD [26]))))

	.dataa(\UART|REGB_BCD [24]),
	.datab(\UART|REGB_BCD [26]),
	.datac(\UART|REGB_BCD [25]),
	.datad(\UART|REGB_BCD [27]),
	.cin(gnd),
	.combout(\UART|Mult14|mult_core|romout[0][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult14|mult_core|romout[0][9]~1 .lut_mask = 16'h2DD2;
defparam \UART|Mult14|mult_core|romout[0][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \UART|Mult14|mult_core|romout[0][8]~0 (
// Equation(s):
// \UART|Mult14|mult_core|romout[0][8]~0_combout  = \UART|REGB_BCD [24] $ (\UART|REGB_BCD [26])

	.dataa(\UART|REGB_BCD [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGB_BCD [26]),
	.cin(gnd),
	.combout(\UART|Mult14|mult_core|romout[0][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult14|mult_core|romout[0][8]~0 .lut_mask = 16'h55AA;
defparam \UART|Mult14|mult_core|romout[0][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \UART|Add18~0 (
// Equation(s):
// \UART|Add18~0_combout  = (\UART|REGB_BCD [24] & (\UART|Add17~2_combout  $ (VCC))) # (!\UART|REGB_BCD [24] & (\UART|Add17~2_combout  & VCC))
// \UART|Add18~1  = CARRY((\UART|REGB_BCD [24] & \UART|Add17~2_combout ))

	.dataa(\UART|REGB_BCD [24]),
	.datab(\UART|Add17~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add18~0_combout ),
	.cout(\UART|Add18~1 ));
// synopsys translate_off
defparam \UART|Add18~0 .lut_mask = 16'h6688;
defparam \UART|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \UART|Add18~2 (
// Equation(s):
// \UART|Add18~2_combout  = (\UART|Add17~4_combout  & ((\UART|REGB_BCD [25] & (\UART|Add18~1  & VCC)) # (!\UART|REGB_BCD [25] & (!\UART|Add18~1 )))) # (!\UART|Add17~4_combout  & ((\UART|REGB_BCD [25] & (!\UART|Add18~1 )) # (!\UART|REGB_BCD [25] & 
// ((\UART|Add18~1 ) # (GND)))))
// \UART|Add18~3  = CARRY((\UART|Add17~4_combout  & (!\UART|REGB_BCD [25] & !\UART|Add18~1 )) # (!\UART|Add17~4_combout  & ((!\UART|Add18~1 ) # (!\UART|REGB_BCD [25]))))

	.dataa(\UART|Add17~4_combout ),
	.datab(\UART|REGB_BCD [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add18~1 ),
	.combout(\UART|Add18~2_combout ),
	.cout(\UART|Add18~3 ));
// synopsys translate_off
defparam \UART|Add18~2 .lut_mask = 16'h9617;
defparam \UART|Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \UART|Add18~4 (
// Equation(s):
// \UART|Add18~4_combout  = ((\UART|Mult14|mult_core|romout[0][8]~0_combout  $ (\UART|Add17~6_combout  $ (!\UART|Add18~3 )))) # (GND)
// \UART|Add18~5  = CARRY((\UART|Mult14|mult_core|romout[0][8]~0_combout  & ((\UART|Add17~6_combout ) # (!\UART|Add18~3 ))) # (!\UART|Mult14|mult_core|romout[0][8]~0_combout  & (\UART|Add17~6_combout  & !\UART|Add18~3 )))

	.dataa(\UART|Mult14|mult_core|romout[0][8]~0_combout ),
	.datab(\UART|Add17~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add18~3 ),
	.combout(\UART|Add18~4_combout ),
	.cout(\UART|Add18~5 ));
// synopsys translate_off
defparam \UART|Add18~4 .lut_mask = 16'h698E;
defparam \UART|Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \UART|Add18~6 (
// Equation(s):
// \UART|Add18~6_combout  = (\UART|Add17~8_combout  & ((\UART|Mult14|mult_core|romout[0][9]~1_combout  & (\UART|Add18~5  & VCC)) # (!\UART|Mult14|mult_core|romout[0][9]~1_combout  & (!\UART|Add18~5 )))) # (!\UART|Add17~8_combout  & 
// ((\UART|Mult14|mult_core|romout[0][9]~1_combout  & (!\UART|Add18~5 )) # (!\UART|Mult14|mult_core|romout[0][9]~1_combout  & ((\UART|Add18~5 ) # (GND)))))
// \UART|Add18~7  = CARRY((\UART|Add17~8_combout  & (!\UART|Mult14|mult_core|romout[0][9]~1_combout  & !\UART|Add18~5 )) # (!\UART|Add17~8_combout  & ((!\UART|Add18~5 ) # (!\UART|Mult14|mult_core|romout[0][9]~1_combout ))))

	.dataa(\UART|Add17~8_combout ),
	.datab(\UART|Mult14|mult_core|romout[0][9]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add18~5 ),
	.combout(\UART|Add18~6_combout ),
	.cout(\UART|Add18~7 ));
// synopsys translate_off
defparam \UART|Add18~6 .lut_mask = 16'h9617;
defparam \UART|Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \UART|Selector245~0 (
// Equation(s):
// \UART|Selector245~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(\UART|REGB_BCD [26]),
	.cin(gnd),
	.combout(\UART|Selector245~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector245~0 .lut_mask = 16'hF000;
defparam \UART|Selector245~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \UART|REGB_BCD[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector245~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[30] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \UART|Mult15|mult_core|romout[0][9]~0 (
// Equation(s):
// \UART|Mult15|mult_core|romout[0][9]~0_combout  = \UART|REGB_BCD [28] $ (\UART|REGB_BCD [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [28]),
	.datad(\UART|REGB_BCD [30]),
	.cin(gnd),
	.combout(\UART|Mult15|mult_core|romout[0][9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult15|mult_core|romout[0][9]~0 .lut_mask = 16'h0FF0;
defparam \UART|Mult15|mult_core|romout[0][9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \UART|Add19~0 (
// Equation(s):
// \UART|Add19~0_combout  = (\UART|Add18~2_combout  & (\UART|REGB_BCD [28] $ (VCC))) # (!\UART|Add18~2_combout  & (\UART|REGB_BCD [28] & VCC))
// \UART|Add19~1  = CARRY((\UART|Add18~2_combout  & \UART|REGB_BCD [28]))

	.dataa(\UART|Add18~2_combout ),
	.datab(\UART|REGB_BCD [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add19~0_combout ),
	.cout(\UART|Add19~1 ));
// synopsys translate_off
defparam \UART|Add19~0 .lut_mask = 16'h6688;
defparam \UART|Add19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \UART|Add19~2 (
// Equation(s):
// \UART|Add19~2_combout  = (\UART|REGB_BCD [29] & ((\UART|Add18~4_combout  & (\UART|Add19~1  & VCC)) # (!\UART|Add18~4_combout  & (!\UART|Add19~1 )))) # (!\UART|REGB_BCD [29] & ((\UART|Add18~4_combout  & (!\UART|Add19~1 )) # (!\UART|Add18~4_combout  & 
// ((\UART|Add19~1 ) # (GND)))))
// \UART|Add19~3  = CARRY((\UART|REGB_BCD [29] & (!\UART|Add18~4_combout  & !\UART|Add19~1 )) # (!\UART|REGB_BCD [29] & ((!\UART|Add19~1 ) # (!\UART|Add18~4_combout ))))

	.dataa(\UART|REGB_BCD [29]),
	.datab(\UART|Add18~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add19~1 ),
	.combout(\UART|Add19~2_combout ),
	.cout(\UART|Add19~3 ));
// synopsys translate_off
defparam \UART|Add19~2 .lut_mask = 16'h9617;
defparam \UART|Add19~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \UART|Add19~4 (
// Equation(s):
// \UART|Add19~4_combout  = ((\UART|Add18~6_combout  $ (\UART|Mult15|mult_core|romout[0][9]~0_combout  $ (!\UART|Add19~3 )))) # (GND)
// \UART|Add19~5  = CARRY((\UART|Add18~6_combout  & ((\UART|Mult15|mult_core|romout[0][9]~0_combout ) # (!\UART|Add19~3 ))) # (!\UART|Add18~6_combout  & (\UART|Mult15|mult_core|romout[0][9]~0_combout  & !\UART|Add19~3 )))

	.dataa(\UART|Add18~6_combout ),
	.datab(\UART|Mult15|mult_core|romout[0][9]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add19~3 ),
	.combout(\UART|Add19~4_combout ),
	.cout(\UART|Add19~5 ));
// synopsys translate_off
defparam \UART|Add19~4 .lut_mask = 16'h698E;
defparam \UART|Add19~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \UART|Add20~0 (
// Equation(s):
// \UART|Add20~0_combout  = (\UART|REGB_BCD [32] & (\UART|Add19~2_combout  $ (VCC))) # (!\UART|REGB_BCD [32] & (\UART|Add19~2_combout  & VCC))
// \UART|Add20~1  = CARRY((\UART|REGB_BCD [32] & \UART|Add19~2_combout ))

	.dataa(\UART|REGB_BCD [32]),
	.datab(\UART|Add19~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add20~0_combout ),
	.cout(\UART|Add20~1 ));
// synopsys translate_off
defparam \UART|Add20~0 .lut_mask = 16'h6688;
defparam \UART|Add20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \UART|Add20~2 (
// Equation(s):
// \UART|Add20~2_combout  = (\UART|REGB_BCD [33] & ((\UART|Add19~4_combout  & (\UART|Add20~1  & VCC)) # (!\UART|Add19~4_combout  & (!\UART|Add20~1 )))) # (!\UART|REGB_BCD [33] & ((\UART|Add19~4_combout  & (!\UART|Add20~1 )) # (!\UART|Add19~4_combout  & 
// ((\UART|Add20~1 ) # (GND)))))
// \UART|Add20~3  = CARRY((\UART|REGB_BCD [33] & (!\UART|Add19~4_combout  & !\UART|Add20~1 )) # (!\UART|REGB_BCD [33] & ((!\UART|Add20~1 ) # (!\UART|Add19~4_combout ))))

	.dataa(\UART|REGB_BCD [33]),
	.datab(\UART|Add19~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add20~1 ),
	.combout(\UART|Add20~2_combout ),
	.cout(\UART|Add20~3 ));
// synopsys translate_off
defparam \UART|Add20~2 .lut_mask = 16'h9617;
defparam \UART|Add20~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \UART|Add21~0 (
// Equation(s):
// \UART|Add21~0_combout  = (\UART|REGB_BCD [36] & (\UART|Add20~2_combout  $ (VCC))) # (!\UART|REGB_BCD [36] & (\UART|Add20~2_combout  & VCC))
// \UART|Add21~1  = CARRY((\UART|REGB_BCD [36] & \UART|Add20~2_combout ))

	.dataa(\UART|REGB_BCD [36]),
	.datab(\UART|Add20~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add21~0_combout ),
	.cout(\UART|Add21~1 ));
// synopsys translate_off
defparam \UART|Add21~0 .lut_mask = 16'h6688;
defparam \UART|Add21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \UART|REG_B[9]~9 (
// Equation(s):
// \UART|REG_B[9]~9_combout  = (\UART|REG_A~24_combout  & ((\UART|Add21~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [9]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_B [9]),
	.datad(\UART|Add21~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[9]~9 .lut_mask = 16'hFA50;
defparam \UART|REG_B[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \UART|Selector170~2 (
// Equation(s):
// \UART|Selector170~2_combout  = (\UART|REG_B[9]~9_combout  & ((\UART|REG_M[1]~0_combout ) # ((\UART|state.RB~q ) # (\UART|state.RA~q ))))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REG_B[9]~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector170~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector170~2 .lut_mask = 16'hFE00;
defparam \UART|Selector170~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \UART|REG_B[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[9]~9_combout ),
	.asdata(\UART|Selector170~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[9] .is_wysiwyg = "true";
defparam \UART|REG_B[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \UART|state_output.final (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector95~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART|is_receive_done~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_output.final~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_output.final .is_wysiwyg = "true";
defparam \UART|state_output.final .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \UART|Selector95~0 (
// Equation(s):
// \UART|Selector95~0_combout  = (\UART|state_output.final~q ) # (\UART|Selector7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_output.final~q ),
	.datad(\UART|Selector7~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector95~0 .lut_mask = 16'hFFF0;
defparam \UART|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \UART|Selector86~0 (
// Equation(s):
// \UART|Selector86~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [9]) # ((\UART|Selector95~0_combout  & \UART|REG_B_TMP [9])))) # (!\UART|Selector96~0_combout  & (\UART|Selector95~0_combout  & (\UART|REG_B_TMP [9])))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|Selector95~0_combout ),
	.datac(\UART|REG_B_TMP [9]),
	.datad(\UART|REG_B [9]),
	.cin(gnd),
	.combout(\UART|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector86~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N3
dffeas \UART|REG_B_TMP[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[9] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \UART|REG_B[8]~8 (
// Equation(s):
// \UART|REG_B[8]~8_combout  = (\UART|REG_A~24_combout  & ((\UART|Add20~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [8]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_B [8]),
	.datad(\UART|Add20~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[8]~8 .lut_mask = 16'hFA50;
defparam \UART|REG_B[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \UART|Selector171~2 (
// Equation(s):
// \UART|Selector171~2_combout  = (\UART|REG_B[8]~8_combout  & ((\UART|REG_M[1]~0_combout ) # ((\UART|state.RB~q ) # (\UART|state.RA~q ))))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REG_B[8]~8_combout ),
	.cin(gnd),
	.combout(\UART|Selector171~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector171~2 .lut_mask = 16'hFE00;
defparam \UART|Selector171~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \UART|REG_B[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[8]~8_combout ),
	.asdata(\UART|Selector171~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[8] .is_wysiwyg = "true";
defparam \UART|REG_B[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \UART|Selector87~0 (
// Equation(s):
// \UART|Selector87~0_combout  = (\UART|Selector95~0_combout  & ((\UART|REG_B_TMP [8]) # ((\UART|REG_B [8] & \UART|Selector96~0_combout )))) # (!\UART|Selector95~0_combout  & (\UART|REG_B [8] & ((\UART|Selector96~0_combout ))))

	.dataa(\UART|Selector95~0_combout ),
	.datab(\UART|REG_B [8]),
	.datac(\UART|REG_B_TMP [8]),
	.datad(\UART|Selector96~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector87~0 .lut_mask = 16'hECA0;
defparam \UART|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N29
dffeas \UART|REG_B_TMP[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector87~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[8] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \UART|Equal0~5 (
// Equation(s):
// \UART|Equal0~5_combout  = (\UART|REG_B [9] & (\UART|REG_B_TMP [9] & (\UART|REG_B [8] $ (!\UART|REG_B_TMP [8])))) # (!\UART|REG_B [9] & (!\UART|REG_B_TMP [9] & (\UART|REG_B [8] $ (!\UART|REG_B_TMP [8]))))

	.dataa(\UART|REG_B [9]),
	.datab(\UART|REG_B_TMP [9]),
	.datac(\UART|REG_B [8]),
	.datad(\UART|REG_B_TMP [8]),
	.cin(gnd),
	.combout(\UART|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~5 .lut_mask = 16'h9009;
defparam \UART|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \UART|Selector235~0 (
// Equation(s):
// \UART|Selector235~0_combout  = (\UART|REGB_BCD [36] & \UART|state.RB~q )

	.dataa(gnd),
	.datab(\UART|REGB_BCD [36]),
	.datac(gnd),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector235~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector235~0 .lut_mask = 16'hCC00;
defparam \UART|Selector235~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \UART|REGB_BCD[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector235~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [40]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[40] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \UART|Selector231~0 (
// Equation(s):
// \UART|Selector231~0_combout  = (\UART|REGB_BCD [40] & \UART|state.RB~q )

	.dataa(gnd),
	.datab(\UART|REGB_BCD [40]),
	.datac(\UART|state.RB~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector231~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector231~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector231~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \UART|REGB_BCD[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector231~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [44]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[44] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \UART|Selector241~0 (
// Equation(s):
// \UART|Selector241~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [30])

	.dataa(\UART|state.RB~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGB_BCD [30]),
	.cin(gnd),
	.combout(\UART|Selector241~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector241~0 .lut_mask = 16'hAA00;
defparam \UART|Selector241~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \UART|REGB_BCD[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector241~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [34]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[34] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \UART|Selector237~0 (
// Equation(s):
// \UART|Selector237~0_combout  = (\UART|REGB_BCD [34] & \UART|state.RB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [34]),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector237~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector237~0 .lut_mask = 16'hF000;
defparam \UART|Selector237~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \UART|REGB_BCD[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector237~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [38]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[38] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \UART|Mult17|mult_core|romout[0][11]~0 (
// Equation(s):
// \UART|Mult17|mult_core|romout[0][11]~0_combout  = \UART|REGB_BCD [36] $ (\UART|REGB_BCD [38])

	.dataa(\UART|REGB_BCD [36]),
	.datab(gnd),
	.datac(\UART|REGB_BCD [38]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Mult17|mult_core|romout[0][11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult17|mult_core|romout[0][11]~0 .lut_mask = 16'h5A5A;
defparam \UART|Mult17|mult_core|romout[0][11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \UART|Selector244~0 (
// Equation(s):
// \UART|Selector244~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state.RB~q ),
	.datad(\UART|REGB_BCD [27]),
	.cin(gnd),
	.combout(\UART|Selector244~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector244~0 .lut_mask = 16'hF000;
defparam \UART|Selector244~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \UART|REGB_BCD[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector244~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[31] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \UART|Selector240~0 (
// Equation(s):
// \UART|Selector240~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [31])

	.dataa(\UART|state.RB~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REGB_BCD [31]),
	.cin(gnd),
	.combout(\UART|Selector240~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector240~0 .lut_mask = 16'hAA00;
defparam \UART|Selector240~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \UART|REGB_BCD[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector240~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [35]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[35] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \UART|Mult16|mult_core|romout[0][11]~1 (
// Equation(s):
// \UART|Mult16|mult_core|romout[0][11]~1_combout  = \UART|REGB_BCD [33] $ (\UART|REGB_BCD [35] $ (((!\UART|REGB_BCD [34] & \UART|REGB_BCD [32]))))

	.dataa(\UART|REGB_BCD [34]),
	.datab(\UART|REGB_BCD [32]),
	.datac(\UART|REGB_BCD [33]),
	.datad(\UART|REGB_BCD [35]),
	.cin(gnd),
	.combout(\UART|Mult16|mult_core|romout[0][11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult16|mult_core|romout[0][11]~1 .lut_mask = 16'h4BB4;
defparam \UART|Mult16|mult_core|romout[0][11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \UART|Mult15|mult_core|romout[0][11]~2 (
// Equation(s):
// \UART|Mult15|mult_core|romout[0][11]~2_combout  = (\UART|REGB_BCD [29] & ((\UART|REGB_BCD [30] & ((\UART|REGB_BCD [31]))) # (!\UART|REGB_BCD [30] & ((\UART|REGB_BCD [28]) # (!\UART|REGB_BCD [31]))))) # (!\UART|REGB_BCD [29] & ((\UART|REGB_BCD [30]) # 
// ((\UART|REGB_BCD [28] & !\UART|REGB_BCD [31]))))

	.dataa(\UART|REGB_BCD [29]),
	.datab(\UART|REGB_BCD [30]),
	.datac(\UART|REGB_BCD [28]),
	.datad(\UART|REGB_BCD [31]),
	.cin(gnd),
	.combout(\UART|Mult15|mult_core|romout[0][11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult15|mult_core|romout[0][11]~2 .lut_mask = 16'hEC76;
defparam \UART|Mult15|mult_core|romout[0][11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \UART|Mult13|mult_core|romout[0][11]~4 (
// Equation(s):
// \UART|Mult13|mult_core|romout[0][11]~4_combout  = (\UART|REGB_BCD [23]) # ((\UART|REGB_BCD [21]) # ((\UART|REGB_BCD [22]) # (\UART|REGB_BCD [20])))

	.dataa(\UART|REGB_BCD [23]),
	.datab(\UART|REGB_BCD [21]),
	.datac(\UART|REGB_BCD [22]),
	.datad(\UART|REGB_BCD [20]),
	.cin(gnd),
	.combout(\UART|Mult13|mult_core|romout[0][11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult13|mult_core|romout[0][11]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult13|mult_core|romout[0][11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \UART|Mult12|mult_core|romout[0][11]~5 (
// Equation(s):
// \UART|Mult12|mult_core|romout[0][11]~5_combout  = (!\UART|REGB_BCD [16] & ((\UART|REGB_BCD [18]) # ((\UART|REGB_BCD [17]) # (\UART|REGB_BCD [19]))))

	.dataa(\UART|REGB_BCD [18]),
	.datab(\UART|REGB_BCD [16]),
	.datac(\UART|REGB_BCD [17]),
	.datad(\UART|REGB_BCD [19]),
	.cin(gnd),
	.combout(\UART|Mult12|mult_core|romout[0][11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult12|mult_core|romout[0][11]~5 .lut_mask = 16'h3332;
defparam \UART|Mult12|mult_core|romout[0][11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \UART|Mult11|mult_core|romout[0][11]~6 (
// Equation(s):
// \UART|Mult11|mult_core|romout[0][11]~6_combout  = (\UART|REGB_BCD [13] & (\UART|REGB_BCD [12])) # (!\UART|REGB_BCD [13] & (!\UART|REGB_BCD [12] & ((\UART|REGB_BCD [14]) # (\UART|REGB_BCD [15]))))

	.dataa(\UART|REGB_BCD [13]),
	.datab(\UART|REGB_BCD [12]),
	.datac(\UART|REGB_BCD [14]),
	.datad(\UART|REGB_BCD [15]),
	.cin(gnd),
	.combout(\UART|Mult11|mult_core|romout[0][11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult11|mult_core|romout[0][11]~6 .lut_mask = 16'h9998;
defparam \UART|Mult11|mult_core|romout[0][11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \UART|Mult10|mult_core|romout[0][10]~5 (
// Equation(s):
// \UART|Mult10|mult_core|romout[0][10]~5_combout  = (\UART|REGB_BCD [11] & ((\UART|REGB_BCD [10]) # ((\UART|REGB_BCD [8] & \UART|REGB_BCD [9]))))

	.dataa(\UART|REGB_BCD [8]),
	.datab(\UART|REGB_BCD [10]),
	.datac(\UART|REGB_BCD [9]),
	.datad(\UART|REGB_BCD [11]),
	.cin(gnd),
	.combout(\UART|Mult10|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult10|mult_core|romout[0][10]~5 .lut_mask = 16'hEC00;
defparam \UART|Mult10|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \UART|Add14~16 (
// Equation(s):
// \UART|Add14~16_combout  = (\UART|Mult10|mult_core|romout[0][10]~5_combout  & (\UART|Add14~15  $ (GND))) # (!\UART|Mult10|mult_core|romout[0][10]~5_combout  & (!\UART|Add14~15  & VCC))
// \UART|Add14~17  = CARRY((\UART|Mult10|mult_core|romout[0][10]~5_combout  & !\UART|Add14~15 ))

	.dataa(gnd),
	.datab(\UART|Mult10|mult_core|romout[0][10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add14~15 ),
	.combout(\UART|Add14~16_combout ),
	.cout(\UART|Add14~17 ));
// synopsys translate_off
defparam \UART|Add14~16 .lut_mask = 16'hC30C;
defparam \UART|Add14~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \UART|Add14~18 (
// Equation(s):
// \UART|Add14~18_combout  = \UART|Add14~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add14~17 ),
	.combout(\UART|Add14~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add14~18 .lut_mask = 16'hF0F0;
defparam \UART|Add14~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \UART|Mult11|mult_core|romout[0][10]~5 (
// Equation(s):
// \UART|Mult11|mult_core|romout[0][10]~5_combout  = (!\UART|REGB_BCD [12] & ((\UART|REGB_BCD [13]) # ((\UART|REGB_BCD [15]) # (\UART|REGB_BCD [14]))))

	.dataa(\UART|REGB_BCD [13]),
	.datab(\UART|REGB_BCD [15]),
	.datac(\UART|REGB_BCD [14]),
	.datad(\UART|REGB_BCD [12]),
	.cin(gnd),
	.combout(\UART|Mult11|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult11|mult_core|romout[0][10]~5 .lut_mask = 16'h00FE;
defparam \UART|Mult11|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \UART|Add15~14 (
// Equation(s):
// \UART|Add15~14_combout  = (\UART|Mult11|mult_core|romout[0][10]~5_combout  & ((\UART|Add14~16_combout  & (\UART|Add15~13  & VCC)) # (!\UART|Add14~16_combout  & (!\UART|Add15~13 )))) # (!\UART|Mult11|mult_core|romout[0][10]~5_combout  & 
// ((\UART|Add14~16_combout  & (!\UART|Add15~13 )) # (!\UART|Add14~16_combout  & ((\UART|Add15~13 ) # (GND)))))
// \UART|Add15~15  = CARRY((\UART|Mult11|mult_core|romout[0][10]~5_combout  & (!\UART|Add14~16_combout  & !\UART|Add15~13 )) # (!\UART|Mult11|mult_core|romout[0][10]~5_combout  & ((!\UART|Add15~13 ) # (!\UART|Add14~16_combout ))))

	.dataa(\UART|Mult11|mult_core|romout[0][10]~5_combout ),
	.datab(\UART|Add14~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add15~13 ),
	.combout(\UART|Add15~14_combout ),
	.cout(\UART|Add15~15 ));
// synopsys translate_off
defparam \UART|Add15~14 .lut_mask = 16'h9617;
defparam \UART|Add15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \UART|Add15~16 (
// Equation(s):
// \UART|Add15~16_combout  = ((\UART|Mult11|mult_core|romout[0][11]~6_combout  $ (\UART|Add14~18_combout  $ (!\UART|Add15~15 )))) # (GND)
// \UART|Add15~17  = CARRY((\UART|Mult11|mult_core|romout[0][11]~6_combout  & ((\UART|Add14~18_combout ) # (!\UART|Add15~15 ))) # (!\UART|Mult11|mult_core|romout[0][11]~6_combout  & (\UART|Add14~18_combout  & !\UART|Add15~15 )))

	.dataa(\UART|Mult11|mult_core|romout[0][11]~6_combout ),
	.datab(\UART|Add14~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add15~15 ),
	.combout(\UART|Add15~16_combout ),
	.cout(\UART|Add15~17 ));
// synopsys translate_off
defparam \UART|Add15~16 .lut_mask = 16'h698E;
defparam \UART|Add15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \UART|Mult12|mult_core|romout[0][10]~4 (
// Equation(s):
// \UART|Mult12|mult_core|romout[0][10]~4_combout  = (\UART|REGB_BCD [18]) # ((\UART|REGB_BCD [16]) # ((\UART|REGB_BCD [17]) # (\UART|REGB_BCD [19])))

	.dataa(\UART|REGB_BCD [18]),
	.datab(\UART|REGB_BCD [16]),
	.datac(\UART|REGB_BCD [17]),
	.datad(\UART|REGB_BCD [19]),
	.cin(gnd),
	.combout(\UART|Mult12|mult_core|romout[0][10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult12|mult_core|romout[0][10]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult12|mult_core|romout[0][10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \UART|Add16~12 (
// Equation(s):
// \UART|Add16~12_combout  = ((\UART|Mult12|mult_core|romout[0][10]~4_combout  $ (\UART|Add15~14_combout  $ (!\UART|Add16~11 )))) # (GND)
// \UART|Add16~13  = CARRY((\UART|Mult12|mult_core|romout[0][10]~4_combout  & ((\UART|Add15~14_combout ) # (!\UART|Add16~11 ))) # (!\UART|Mult12|mult_core|romout[0][10]~4_combout  & (\UART|Add15~14_combout  & !\UART|Add16~11 )))

	.dataa(\UART|Mult12|mult_core|romout[0][10]~4_combout ),
	.datab(\UART|Add15~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add16~11 ),
	.combout(\UART|Add16~12_combout ),
	.cout(\UART|Add16~13 ));
// synopsys translate_off
defparam \UART|Add16~12 .lut_mask = 16'h698E;
defparam \UART|Add16~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \UART|Add16~14 (
// Equation(s):
// \UART|Add16~14_combout  = (\UART|Mult12|mult_core|romout[0][11]~5_combout  & ((\UART|Add15~16_combout  & (\UART|Add16~13  & VCC)) # (!\UART|Add15~16_combout  & (!\UART|Add16~13 )))) # (!\UART|Mult12|mult_core|romout[0][11]~5_combout  & 
// ((\UART|Add15~16_combout  & (!\UART|Add16~13 )) # (!\UART|Add15~16_combout  & ((\UART|Add16~13 ) # (GND)))))
// \UART|Add16~15  = CARRY((\UART|Mult12|mult_core|romout[0][11]~5_combout  & (!\UART|Add15~16_combout  & !\UART|Add16~13 )) # (!\UART|Mult12|mult_core|romout[0][11]~5_combout  & ((!\UART|Add16~13 ) # (!\UART|Add15~16_combout ))))

	.dataa(\UART|Mult12|mult_core|romout[0][11]~5_combout ),
	.datab(\UART|Add15~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add16~13 ),
	.combout(\UART|Add16~14_combout ),
	.cout(\UART|Add16~15 ));
// synopsys translate_off
defparam \UART|Add16~14 .lut_mask = 16'h9617;
defparam \UART|Add16~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \UART|Mult13|mult_core|romout[0][10]~3 (
// Equation(s):
// \UART|Mult13|mult_core|romout[0][10]~3_combout  = (\UART|REGB_BCD [23] & (!\UART|REGB_BCD [22] & ((!\UART|REGB_BCD [20]) # (!\UART|REGB_BCD [21])))) # (!\UART|REGB_BCD [23] & ((\UART|REGB_BCD [21]) # ((\UART|REGB_BCD [22]) # (\UART|REGB_BCD [20]))))

	.dataa(\UART|REGB_BCD [23]),
	.datab(\UART|REGB_BCD [21]),
	.datac(\UART|REGB_BCD [22]),
	.datad(\UART|REGB_BCD [20]),
	.cin(gnd),
	.combout(\UART|Mult13|mult_core|romout[0][10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult13|mult_core|romout[0][10]~3 .lut_mask = 16'h575E;
defparam \UART|Mult13|mult_core|romout[0][10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \UART|Add17~10 (
// Equation(s):
// \UART|Add17~10_combout  = (\UART|Mult13|mult_core|romout[0][10]~3_combout  & ((\UART|Add16~12_combout  & (\UART|Add17~9  & VCC)) # (!\UART|Add16~12_combout  & (!\UART|Add17~9 )))) # (!\UART|Mult13|mult_core|romout[0][10]~3_combout  & 
// ((\UART|Add16~12_combout  & (!\UART|Add17~9 )) # (!\UART|Add16~12_combout  & ((\UART|Add17~9 ) # (GND)))))
// \UART|Add17~11  = CARRY((\UART|Mult13|mult_core|romout[0][10]~3_combout  & (!\UART|Add16~12_combout  & !\UART|Add17~9 )) # (!\UART|Mult13|mult_core|romout[0][10]~3_combout  & ((!\UART|Add17~9 ) # (!\UART|Add16~12_combout ))))

	.dataa(\UART|Mult13|mult_core|romout[0][10]~3_combout ),
	.datab(\UART|Add16~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add17~9 ),
	.combout(\UART|Add17~10_combout ),
	.cout(\UART|Add17~11 ));
// synopsys translate_off
defparam \UART|Add17~10 .lut_mask = 16'h9617;
defparam \UART|Add17~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \UART|Add17~12 (
// Equation(s):
// \UART|Add17~12_combout  = ((\UART|Mult13|mult_core|romout[0][11]~4_combout  $ (\UART|Add16~14_combout  $ (!\UART|Add17~11 )))) # (GND)
// \UART|Add17~13  = CARRY((\UART|Mult13|mult_core|romout[0][11]~4_combout  & ((\UART|Add16~14_combout ) # (!\UART|Add17~11 ))) # (!\UART|Mult13|mult_core|romout[0][11]~4_combout  & (\UART|Add16~14_combout  & !\UART|Add17~11 )))

	.dataa(\UART|Mult13|mult_core|romout[0][11]~4_combout ),
	.datab(\UART|Add16~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add17~11 ),
	.combout(\UART|Add17~12_combout ),
	.cout(\UART|Add17~13 ));
// synopsys translate_off
defparam \UART|Add17~12 .lut_mask = 16'h698E;
defparam \UART|Add17~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \UART|Mult14|mult_core|romout[0][11]~3 (
// Equation(s):
// \UART|Mult14|mult_core|romout[0][11]~3_combout  = (\UART|REGB_BCD [26] & (((!\UART|REGB_BCD [27])))) # (!\UART|REGB_BCD [26] & ((\UART|REGB_BCD [24] & ((!\UART|REGB_BCD [27]) # (!\UART|REGB_BCD [25]))) # (!\UART|REGB_BCD [24] & ((\UART|REGB_BCD [25]) # 
// (\UART|REGB_BCD [27])))))

	.dataa(\UART|REGB_BCD [24]),
	.datab(\UART|REGB_BCD [26]),
	.datac(\UART|REGB_BCD [25]),
	.datad(\UART|REGB_BCD [27]),
	.cin(gnd),
	.combout(\UART|Mult14|mult_core|romout[0][11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult14|mult_core|romout[0][11]~3 .lut_mask = 16'h13FE;
defparam \UART|Mult14|mult_core|romout[0][11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \UART|Mult14|mult_core|romout[0][10]~2 (
// Equation(s):
// \UART|Mult14|mult_core|romout[0][10]~2_combout  = (\UART|REGB_BCD [26] & (((\UART|REGB_BCD [27]) # (!\UART|REGB_BCD [25])))) # (!\UART|REGB_BCD [26] & ((\UART|REGB_BCD [24] & ((\UART|REGB_BCD [25]) # (!\UART|REGB_BCD [27]))) # (!\UART|REGB_BCD [24] & 
// (\UART|REGB_BCD [25] & !\UART|REGB_BCD [27]))))

	.dataa(\UART|REGB_BCD [24]),
	.datab(\UART|REGB_BCD [26]),
	.datac(\UART|REGB_BCD [25]),
	.datad(\UART|REGB_BCD [27]),
	.cin(gnd),
	.combout(\UART|Mult14|mult_core|romout[0][10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult14|mult_core|romout[0][10]~2 .lut_mask = 16'hEC3E;
defparam \UART|Mult14|mult_core|romout[0][10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \UART|Add18~8 (
// Equation(s):
// \UART|Add18~8_combout  = ((\UART|Add17~10_combout  $ (\UART|Mult14|mult_core|romout[0][10]~2_combout  $ (!\UART|Add18~7 )))) # (GND)
// \UART|Add18~9  = CARRY((\UART|Add17~10_combout  & ((\UART|Mult14|mult_core|romout[0][10]~2_combout ) # (!\UART|Add18~7 ))) # (!\UART|Add17~10_combout  & (\UART|Mult14|mult_core|romout[0][10]~2_combout  & !\UART|Add18~7 )))

	.dataa(\UART|Add17~10_combout ),
	.datab(\UART|Mult14|mult_core|romout[0][10]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add18~7 ),
	.combout(\UART|Add18~8_combout ),
	.cout(\UART|Add18~9 ));
// synopsys translate_off
defparam \UART|Add18~8 .lut_mask = 16'h698E;
defparam \UART|Add18~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \UART|Add18~10 (
// Equation(s):
// \UART|Add18~10_combout  = (\UART|Add17~12_combout  & ((\UART|Mult14|mult_core|romout[0][11]~3_combout  & (\UART|Add18~9  & VCC)) # (!\UART|Mult14|mult_core|romout[0][11]~3_combout  & (!\UART|Add18~9 )))) # (!\UART|Add17~12_combout  & 
// ((\UART|Mult14|mult_core|romout[0][11]~3_combout  & (!\UART|Add18~9 )) # (!\UART|Mult14|mult_core|romout[0][11]~3_combout  & ((\UART|Add18~9 ) # (GND)))))
// \UART|Add18~11  = CARRY((\UART|Add17~12_combout  & (!\UART|Mult14|mult_core|romout[0][11]~3_combout  & !\UART|Add18~9 )) # (!\UART|Add17~12_combout  & ((!\UART|Add18~9 ) # (!\UART|Mult14|mult_core|romout[0][11]~3_combout ))))

	.dataa(\UART|Add17~12_combout ),
	.datab(\UART|Mult14|mult_core|romout[0][11]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add18~9 ),
	.combout(\UART|Add18~10_combout ),
	.cout(\UART|Add18~11 ));
// synopsys translate_off
defparam \UART|Add18~10 .lut_mask = 16'h9617;
defparam \UART|Add18~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \UART|Mult15|mult_core|romout[0][10]~1 (
// Equation(s):
// \UART|Mult15|mult_core|romout[0][10]~1_combout  = \UART|REGB_BCD [29] $ (\UART|REGB_BCD [31] $ (((!\UART|REGB_BCD [30] & \UART|REGB_BCD [28]))))

	.dataa(\UART|REGB_BCD [29]),
	.datab(\UART|REGB_BCD [30]),
	.datac(\UART|REGB_BCD [28]),
	.datad(\UART|REGB_BCD [31]),
	.cin(gnd),
	.combout(\UART|Mult15|mult_core|romout[0][10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult15|mult_core|romout[0][10]~1 .lut_mask = 16'h659A;
defparam \UART|Mult15|mult_core|romout[0][10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \UART|Add19~6 (
// Equation(s):
// \UART|Add19~6_combout  = (\UART|Add18~8_combout  & ((\UART|Mult15|mult_core|romout[0][10]~1_combout  & (\UART|Add19~5  & VCC)) # (!\UART|Mult15|mult_core|romout[0][10]~1_combout  & (!\UART|Add19~5 )))) # (!\UART|Add18~8_combout  & 
// ((\UART|Mult15|mult_core|romout[0][10]~1_combout  & (!\UART|Add19~5 )) # (!\UART|Mult15|mult_core|romout[0][10]~1_combout  & ((\UART|Add19~5 ) # (GND)))))
// \UART|Add19~7  = CARRY((\UART|Add18~8_combout  & (!\UART|Mult15|mult_core|romout[0][10]~1_combout  & !\UART|Add19~5 )) # (!\UART|Add18~8_combout  & ((!\UART|Add19~5 ) # (!\UART|Mult15|mult_core|romout[0][10]~1_combout ))))

	.dataa(\UART|Add18~8_combout ),
	.datab(\UART|Mult15|mult_core|romout[0][10]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add19~5 ),
	.combout(\UART|Add19~6_combout ),
	.cout(\UART|Add19~7 ));
// synopsys translate_off
defparam \UART|Add19~6 .lut_mask = 16'h9617;
defparam \UART|Add19~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \UART|Add19~8 (
// Equation(s):
// \UART|Add19~8_combout  = ((\UART|Mult15|mult_core|romout[0][11]~2_combout  $ (\UART|Add18~10_combout  $ (!\UART|Add19~7 )))) # (GND)
// \UART|Add19~9  = CARRY((\UART|Mult15|mult_core|romout[0][11]~2_combout  & ((\UART|Add18~10_combout ) # (!\UART|Add19~7 ))) # (!\UART|Mult15|mult_core|romout[0][11]~2_combout  & (\UART|Add18~10_combout  & !\UART|Add19~7 )))

	.dataa(\UART|Mult15|mult_core|romout[0][11]~2_combout ),
	.datab(\UART|Add18~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add19~7 ),
	.combout(\UART|Add19~8_combout ),
	.cout(\UART|Add19~9 ));
// synopsys translate_off
defparam \UART|Add19~8 .lut_mask = 16'h698E;
defparam \UART|Add19~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \UART|Mult16|mult_core|romout[0][10]~0 (
// Equation(s):
// \UART|Mult16|mult_core|romout[0][10]~0_combout  = \UART|REGB_BCD [34] $ (\UART|REGB_BCD [32])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [34]),
	.datad(\UART|REGB_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult16|mult_core|romout[0][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult16|mult_core|romout[0][10]~0 .lut_mask = 16'h0FF0;
defparam \UART|Mult16|mult_core|romout[0][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \UART|Add20~4 (
// Equation(s):
// \UART|Add20~4_combout  = ((\UART|Mult16|mult_core|romout[0][10]~0_combout  $ (\UART|Add19~6_combout  $ (!\UART|Add20~3 )))) # (GND)
// \UART|Add20~5  = CARRY((\UART|Mult16|mult_core|romout[0][10]~0_combout  & ((\UART|Add19~6_combout ) # (!\UART|Add20~3 ))) # (!\UART|Mult16|mult_core|romout[0][10]~0_combout  & (\UART|Add19~6_combout  & !\UART|Add20~3 )))

	.dataa(\UART|Mult16|mult_core|romout[0][10]~0_combout ),
	.datab(\UART|Add19~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add20~3 ),
	.combout(\UART|Add20~4_combout ),
	.cout(\UART|Add20~5 ));
// synopsys translate_off
defparam \UART|Add20~4 .lut_mask = 16'h698E;
defparam \UART|Add20~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \UART|Add20~6 (
// Equation(s):
// \UART|Add20~6_combout  = (\UART|Mult16|mult_core|romout[0][11]~1_combout  & ((\UART|Add19~8_combout  & (\UART|Add20~5  & VCC)) # (!\UART|Add19~8_combout  & (!\UART|Add20~5 )))) # (!\UART|Mult16|mult_core|romout[0][11]~1_combout  & ((\UART|Add19~8_combout  
// & (!\UART|Add20~5 )) # (!\UART|Add19~8_combout  & ((\UART|Add20~5 ) # (GND)))))
// \UART|Add20~7  = CARRY((\UART|Mult16|mult_core|romout[0][11]~1_combout  & (!\UART|Add19~8_combout  & !\UART|Add20~5 )) # (!\UART|Mult16|mult_core|romout[0][11]~1_combout  & ((!\UART|Add20~5 ) # (!\UART|Add19~8_combout ))))

	.dataa(\UART|Mult16|mult_core|romout[0][11]~1_combout ),
	.datab(\UART|Add19~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add20~5 ),
	.combout(\UART|Add20~6_combout ),
	.cout(\UART|Add20~7 ));
// synopsys translate_off
defparam \UART|Add20~6 .lut_mask = 16'h9617;
defparam \UART|Add20~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \UART|Selector238~0 (
// Equation(s):
// \UART|Selector238~0_combout  = (\UART|REGB_BCD [33] & \UART|state.RB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [33]),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector238~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector238~0 .lut_mask = 16'hF000;
defparam \UART|Selector238~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \UART|REGB_BCD[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector238~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [37]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[37] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \UART|Add21~2 (
// Equation(s):
// \UART|Add21~2_combout  = (\UART|Add20~4_combout  & ((\UART|REGB_BCD [37] & (\UART|Add21~1  & VCC)) # (!\UART|REGB_BCD [37] & (!\UART|Add21~1 )))) # (!\UART|Add20~4_combout  & ((\UART|REGB_BCD [37] & (!\UART|Add21~1 )) # (!\UART|REGB_BCD [37] & 
// ((\UART|Add21~1 ) # (GND)))))
// \UART|Add21~3  = CARRY((\UART|Add20~4_combout  & (!\UART|REGB_BCD [37] & !\UART|Add21~1 )) # (!\UART|Add20~4_combout  & ((!\UART|Add21~1 ) # (!\UART|REGB_BCD [37]))))

	.dataa(\UART|Add20~4_combout ),
	.datab(\UART|REGB_BCD [37]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add21~1 ),
	.combout(\UART|Add21~2_combout ),
	.cout(\UART|Add21~3 ));
// synopsys translate_off
defparam \UART|Add21~2 .lut_mask = 16'h9617;
defparam \UART|Add21~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \UART|Add21~4 (
// Equation(s):
// \UART|Add21~4_combout  = ((\UART|Mult17|mult_core|romout[0][11]~0_combout  $ (\UART|Add20~6_combout  $ (!\UART|Add21~3 )))) # (GND)
// \UART|Add21~5  = CARRY((\UART|Mult17|mult_core|romout[0][11]~0_combout  & ((\UART|Add20~6_combout ) # (!\UART|Add21~3 ))) # (!\UART|Mult17|mult_core|romout[0][11]~0_combout  & (\UART|Add20~6_combout  & !\UART|Add21~3 )))

	.dataa(\UART|Mult17|mult_core|romout[0][11]~0_combout ),
	.datab(\UART|Add20~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add21~3 ),
	.combout(\UART|Add21~4_combout ),
	.cout(\UART|Add21~5 ));
// synopsys translate_off
defparam \UART|Add21~4 .lut_mask = 16'h698E;
defparam \UART|Add21~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \UART|Selector234~0 (
// Equation(s):
// \UART|Selector234~0_combout  = (\UART|REGB_BCD [37] & \UART|state.RB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [37]),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector234~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector234~0 .lut_mask = 16'hF000;
defparam \UART|Selector234~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N3
dffeas \UART|REGB_BCD[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector234~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [41]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[41] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \UART|Add22~0 (
// Equation(s):
// \UART|Add22~0_combout  = (\UART|Add21~2_combout  & (\UART|REGB_BCD [40] $ (VCC))) # (!\UART|Add21~2_combout  & (\UART|REGB_BCD [40] & VCC))
// \UART|Add22~1  = CARRY((\UART|Add21~2_combout  & \UART|REGB_BCD [40]))

	.dataa(\UART|Add21~2_combout ),
	.datab(\UART|REGB_BCD [40]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add22~0_combout ),
	.cout(\UART|Add22~1 ));
// synopsys translate_off
defparam \UART|Add22~0 .lut_mask = 16'h6688;
defparam \UART|Add22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \UART|Add22~2 (
// Equation(s):
// \UART|Add22~2_combout  = (\UART|Add21~4_combout  & ((\UART|REGB_BCD [41] & (\UART|Add22~1  & VCC)) # (!\UART|REGB_BCD [41] & (!\UART|Add22~1 )))) # (!\UART|Add21~4_combout  & ((\UART|REGB_BCD [41] & (!\UART|Add22~1 )) # (!\UART|REGB_BCD [41] & 
// ((\UART|Add22~1 ) # (GND)))))
// \UART|Add22~3  = CARRY((\UART|Add21~4_combout  & (!\UART|REGB_BCD [41] & !\UART|Add22~1 )) # (!\UART|Add21~4_combout  & ((!\UART|Add22~1 ) # (!\UART|REGB_BCD [41]))))

	.dataa(\UART|Add21~4_combout ),
	.datab(\UART|REGB_BCD [41]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add22~1 ),
	.combout(\UART|Add22~2_combout ),
	.cout(\UART|Add22~3 ));
// synopsys translate_off
defparam \UART|Add22~2 .lut_mask = 16'h9617;
defparam \UART|Add22~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \UART|Add23~0 (
// Equation(s):
// \UART|Add23~0_combout  = (\UART|REGB_BCD [44] & (\UART|Add22~2_combout  $ (VCC))) # (!\UART|REGB_BCD [44] & (\UART|Add22~2_combout  & VCC))
// \UART|Add23~1  = CARRY((\UART|REGB_BCD [44] & \UART|Add22~2_combout ))

	.dataa(\UART|REGB_BCD [44]),
	.datab(\UART|Add22~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add23~0_combout ),
	.cout(\UART|Add23~1 ));
// synopsys translate_off
defparam \UART|Add23~0 .lut_mask = 16'h6688;
defparam \UART|Add23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \UART|REG_B[11]~11 (
// Equation(s):
// \UART|REG_B[11]~11_combout  = (\UART|REG_A~24_combout  & ((\UART|Add23~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [11]))

	.dataa(gnd),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|REG_B [11]),
	.datad(\UART|Add23~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[11]~11 .lut_mask = 16'hFC30;
defparam \UART|REG_B[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \UART|Selector168~2 (
// Equation(s):
// \UART|Selector168~2_combout  = (\UART|REG_B[11]~11_combout  & ((\UART|REG_M[1]~0_combout ) # ((\UART|state.RB~q ) # (\UART|state.RA~q ))))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REG_B[11]~11_combout ),
	.cin(gnd),
	.combout(\UART|Selector168~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector168~2 .lut_mask = 16'hFE00;
defparam \UART|Selector168~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \UART|REG_B[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[11]~11_combout ),
	.asdata(\UART|Selector168~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[11] .is_wysiwyg = "true";
defparam \UART|REG_B[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \UART|Selector84~0 (
// Equation(s):
// \UART|Selector84~0_combout  = (\UART|Selector95~0_combout  & ((\UART|REG_B_TMP [11]) # ((\UART|REG_B [11] & \UART|Selector96~0_combout )))) # (!\UART|Selector95~0_combout  & (\UART|REG_B [11] & ((\UART|Selector96~0_combout ))))

	.dataa(\UART|Selector95~0_combout ),
	.datab(\UART|REG_B [11]),
	.datac(\UART|REG_B_TMP [11]),
	.datad(\UART|Selector96~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector84~0 .lut_mask = 16'hECA0;
defparam \UART|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N1
dffeas \UART|REG_B_TMP[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[11] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \UART|REG_B[10]~10 (
// Equation(s):
// \UART|REG_B[10]~10_combout  = (\UART|REG_A~24_combout  & ((\UART|Add22~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [10]))

	.dataa(gnd),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|REG_B [10]),
	.datad(\UART|Add22~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[10]~10 .lut_mask = 16'hFC30;
defparam \UART|REG_B[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \UART|Selector169~2 (
// Equation(s):
// \UART|Selector169~2_combout  = (\UART|REG_B[10]~10_combout  & ((\UART|state.RA~q ) # ((\UART|state.RB~q ) # (\UART|REG_M[1]~0_combout ))))

	.dataa(\UART|state.RA~q ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|REG_B[10]~10_combout ),
	.cin(gnd),
	.combout(\UART|Selector169~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector169~2 .lut_mask = 16'hFE00;
defparam \UART|Selector169~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \UART|REG_B[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[10]~10_combout ),
	.asdata(\UART|Selector169~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[10] .is_wysiwyg = "true";
defparam \UART|REG_B[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \UART|Selector85~0 (
// Equation(s):
// \UART|Selector85~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [10]) # ((\UART|Selector95~0_combout  & \UART|REG_B_TMP [10])))) # (!\UART|Selector96~0_combout  & (\UART|Selector95~0_combout  & (\UART|REG_B_TMP [10])))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|Selector95~0_combout ),
	.datac(\UART|REG_B_TMP [10]),
	.datad(\UART|REG_B [10]),
	.cin(gnd),
	.combout(\UART|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector85~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N31
dffeas \UART|REG_B_TMP[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[10] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \UART|Equal0~6 (
// Equation(s):
// \UART|Equal0~6_combout  = (\UART|REG_B_TMP [11] & (\UART|REG_B [11] & (\UART|REG_B [10] $ (!\UART|REG_B_TMP [10])))) # (!\UART|REG_B_TMP [11] & (!\UART|REG_B [11] & (\UART|REG_B [10] $ (!\UART|REG_B_TMP [10]))))

	.dataa(\UART|REG_B_TMP [11]),
	.datab(\UART|REG_B [10]),
	.datac(\UART|REG_B_TMP [10]),
	.datad(\UART|REG_B [11]),
	.cin(gnd),
	.combout(\UART|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~6 .lut_mask = 16'h8241;
defparam \UART|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \UART|Selector230~0 (
// Equation(s):
// \UART|Selector230~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [41])

	.dataa(gnd),
	.datab(\UART|state.RB~q ),
	.datac(\UART|REGB_BCD [41]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector230~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector230~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector230~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \UART|REGB_BCD[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector230~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [45]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[45] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \UART|Selector236~0 (
// Equation(s):
// \UART|Selector236~0_combout  = (\UART|REGB_BCD [35] & \UART|state.RB~q )

	.dataa(\UART|REGB_BCD [35]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector236~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector236~0 .lut_mask = 16'hAA00;
defparam \UART|Selector236~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \UART|REGB_BCD[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector236~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [39]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[39] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \UART|Mult17|mult_core|romout[0][12]~1 (
// Equation(s):
// \UART|Mult17|mult_core|romout[0][12]~1_combout  = \UART|REGB_BCD [37] $ (\UART|REGB_BCD [39] $ (((!\UART|REGB_BCD [38] & \UART|REGB_BCD [36]))))

	.dataa(\UART|REGB_BCD [38]),
	.datab(\UART|REGB_BCD [37]),
	.datac(\UART|REGB_BCD [36]),
	.datad(\UART|REGB_BCD [39]),
	.cin(gnd),
	.combout(\UART|Mult17|mult_core|romout[0][12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult17|mult_core|romout[0][12]~1 .lut_mask = 16'h639C;
defparam \UART|Mult17|mult_core|romout[0][12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \UART|Mult16|mult_core|romout[0][12]~2 (
// Equation(s):
// \UART|Mult16|mult_core|romout[0][12]~2_combout  = (\UART|REGB_BCD [33] & ((\UART|REGB_BCD [34] & (\UART|REGB_BCD [35])) # (!\UART|REGB_BCD [34] & ((\UART|REGB_BCD [32]) # (!\UART|REGB_BCD [35]))))) # (!\UART|REGB_BCD [33] & ((\UART|REGB_BCD [34]) # 
// ((!\UART|REGB_BCD [35] & \UART|REGB_BCD [32]))))

	.dataa(\UART|REGB_BCD [33]),
	.datab(\UART|REGB_BCD [34]),
	.datac(\UART|REGB_BCD [35]),
	.datad(\UART|REGB_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult16|mult_core|romout[0][12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult16|mult_core|romout[0][12]~2 .lut_mask = 16'hE7C6;
defparam \UART|Mult16|mult_core|romout[0][12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \UART|Mult15|mult_core|romout[0][12]~3 (
// Equation(s):
// \UART|Mult15|mult_core|romout[0][12]~3_combout  = (\UART|REGB_BCD [30] & (((!\UART|REGB_BCD [31])))) # (!\UART|REGB_BCD [30] & ((\UART|REGB_BCD [29] & ((!\UART|REGB_BCD [31]) # (!\UART|REGB_BCD [28]))) # (!\UART|REGB_BCD [29] & ((\UART|REGB_BCD [28]) # 
// (\UART|REGB_BCD [31])))))

	.dataa(\UART|REGB_BCD [29]),
	.datab(\UART|REGB_BCD [30]),
	.datac(\UART|REGB_BCD [28]),
	.datad(\UART|REGB_BCD [31]),
	.cin(gnd),
	.combout(\UART|Mult15|mult_core|romout[0][12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult15|mult_core|romout[0][12]~3 .lut_mask = 16'h13FE;
defparam \UART|Mult15|mult_core|romout[0][12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \UART|Mult13|mult_core|romout[0][12]~5 (
// Equation(s):
// \UART|Mult13|mult_core|romout[0][12]~5_combout  = (!\UART|REGB_BCD [20] & ((\UART|REGB_BCD [23]) # ((\UART|REGB_BCD [21]) # (\UART|REGB_BCD [22]))))

	.dataa(\UART|REGB_BCD [23]),
	.datab(\UART|REGB_BCD [21]),
	.datac(\UART|REGB_BCD [22]),
	.datad(\UART|REGB_BCD [20]),
	.cin(gnd),
	.combout(\UART|Mult13|mult_core|romout[0][12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult13|mult_core|romout[0][12]~5 .lut_mask = 16'h00FE;
defparam \UART|Mult13|mult_core|romout[0][12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \UART|Mult11|mult_core|romout[0][12]~7 (
// Equation(s):
// \UART|Mult11|mult_core|romout[0][12]~7_combout  = (\UART|REGB_BCD [13] & (((\UART|REGB_BCD [14])))) # (!\UART|REGB_BCD [13] & ((\UART|REGB_BCD [14] & ((\UART|REGB_BCD [12]))) # (!\UART|REGB_BCD [14] & (\UART|REGB_BCD [15] & !\UART|REGB_BCD [12]))))

	.dataa(\UART|REGB_BCD [13]),
	.datab(\UART|REGB_BCD [15]),
	.datac(\UART|REGB_BCD [14]),
	.datad(\UART|REGB_BCD [12]),
	.cin(gnd),
	.combout(\UART|Mult11|mult_core|romout[0][12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult11|mult_core|romout[0][12]~7 .lut_mask = 16'hF0A4;
defparam \UART|Mult11|mult_core|romout[0][12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \UART|Add15~18 (
// Equation(s):
// \UART|Add15~18_combout  = (\UART|Mult11|mult_core|romout[0][12]~7_combout  & (!\UART|Add15~17 )) # (!\UART|Mult11|mult_core|romout[0][12]~7_combout  & ((\UART|Add15~17 ) # (GND)))
// \UART|Add15~19  = CARRY((!\UART|Add15~17 ) # (!\UART|Mult11|mult_core|romout[0][12]~7_combout ))

	.dataa(\UART|Mult11|mult_core|romout[0][12]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add15~17 ),
	.combout(\UART|Add15~18_combout ),
	.cout(\UART|Add15~19 ));
// synopsys translate_off
defparam \UART|Add15~18 .lut_mask = 16'h5A5F;
defparam \UART|Add15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \UART|Mult12|mult_core|romout[0][12]~6 (
// Equation(s):
// \UART|Mult12|mult_core|romout[0][12]~6_combout  = (\UART|REGB_BCD [16] & (((\UART|REGB_BCD [17])))) # (!\UART|REGB_BCD [16] & (!\UART|REGB_BCD [17] & ((\UART|REGB_BCD [18]) # (\UART|REGB_BCD [19]))))

	.dataa(\UART|REGB_BCD [18]),
	.datab(\UART|REGB_BCD [16]),
	.datac(\UART|REGB_BCD [17]),
	.datad(\UART|REGB_BCD [19]),
	.cin(gnd),
	.combout(\UART|Mult12|mult_core|romout[0][12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult12|mult_core|romout[0][12]~6 .lut_mask = 16'hC3C2;
defparam \UART|Mult12|mult_core|romout[0][12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \UART|Add16~16 (
// Equation(s):
// \UART|Add16~16_combout  = ((\UART|Add15~18_combout  $ (\UART|Mult12|mult_core|romout[0][12]~6_combout  $ (!\UART|Add16~15 )))) # (GND)
// \UART|Add16~17  = CARRY((\UART|Add15~18_combout  & ((\UART|Mult12|mult_core|romout[0][12]~6_combout ) # (!\UART|Add16~15 ))) # (!\UART|Add15~18_combout  & (\UART|Mult12|mult_core|romout[0][12]~6_combout  & !\UART|Add16~15 )))

	.dataa(\UART|Add15~18_combout ),
	.datab(\UART|Mult12|mult_core|romout[0][12]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add16~15 ),
	.combout(\UART|Add16~16_combout ),
	.cout(\UART|Add16~17 ));
// synopsys translate_off
defparam \UART|Add16~16 .lut_mask = 16'h698E;
defparam \UART|Add16~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \UART|Add17~14 (
// Equation(s):
// \UART|Add17~14_combout  = (\UART|Mult13|mult_core|romout[0][12]~5_combout  & ((\UART|Add16~16_combout  & (\UART|Add17~13  & VCC)) # (!\UART|Add16~16_combout  & (!\UART|Add17~13 )))) # (!\UART|Mult13|mult_core|romout[0][12]~5_combout  & 
// ((\UART|Add16~16_combout  & (!\UART|Add17~13 )) # (!\UART|Add16~16_combout  & ((\UART|Add17~13 ) # (GND)))))
// \UART|Add17~15  = CARRY((\UART|Mult13|mult_core|romout[0][12]~5_combout  & (!\UART|Add16~16_combout  & !\UART|Add17~13 )) # (!\UART|Mult13|mult_core|romout[0][12]~5_combout  & ((!\UART|Add17~13 ) # (!\UART|Add16~16_combout ))))

	.dataa(\UART|Mult13|mult_core|romout[0][12]~5_combout ),
	.datab(\UART|Add16~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add17~13 ),
	.combout(\UART|Add17~14_combout ),
	.cout(\UART|Add17~15 ));
// synopsys translate_off
defparam \UART|Add17~14 .lut_mask = 16'h9617;
defparam \UART|Add17~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \UART|Mult14|mult_core|romout[0][12]~4 (
// Equation(s):
// \UART|Mult14|mult_core|romout[0][12]~4_combout  = (\UART|REGB_BCD [24]) # ((\UART|REGB_BCD [26]) # ((\UART|REGB_BCD [25]) # (\UART|REGB_BCD [27])))

	.dataa(\UART|REGB_BCD [24]),
	.datab(\UART|REGB_BCD [26]),
	.datac(\UART|REGB_BCD [25]),
	.datad(\UART|REGB_BCD [27]),
	.cin(gnd),
	.combout(\UART|Mult14|mult_core|romout[0][12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult14|mult_core|romout[0][12]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult14|mult_core|romout[0][12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \UART|Add18~12 (
// Equation(s):
// \UART|Add18~12_combout  = ((\UART|Add17~14_combout  $ (\UART|Mult14|mult_core|romout[0][12]~4_combout  $ (!\UART|Add18~11 )))) # (GND)
// \UART|Add18~13  = CARRY((\UART|Add17~14_combout  & ((\UART|Mult14|mult_core|romout[0][12]~4_combout ) # (!\UART|Add18~11 ))) # (!\UART|Add17~14_combout  & (\UART|Mult14|mult_core|romout[0][12]~4_combout  & !\UART|Add18~11 )))

	.dataa(\UART|Add17~14_combout ),
	.datab(\UART|Mult14|mult_core|romout[0][12]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add18~11 ),
	.combout(\UART|Add18~12_combout ),
	.cout(\UART|Add18~13 ));
// synopsys translate_off
defparam \UART|Add18~12 .lut_mask = 16'h698E;
defparam \UART|Add18~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \UART|Add19~10 (
// Equation(s):
// \UART|Add19~10_combout  = (\UART|Mult15|mult_core|romout[0][12]~3_combout  & ((\UART|Add18~12_combout  & (\UART|Add19~9  & VCC)) # (!\UART|Add18~12_combout  & (!\UART|Add19~9 )))) # (!\UART|Mult15|mult_core|romout[0][12]~3_combout  & 
// ((\UART|Add18~12_combout  & (!\UART|Add19~9 )) # (!\UART|Add18~12_combout  & ((\UART|Add19~9 ) # (GND)))))
// \UART|Add19~11  = CARRY((\UART|Mult15|mult_core|romout[0][12]~3_combout  & (!\UART|Add18~12_combout  & !\UART|Add19~9 )) # (!\UART|Mult15|mult_core|romout[0][12]~3_combout  & ((!\UART|Add19~9 ) # (!\UART|Add18~12_combout ))))

	.dataa(\UART|Mult15|mult_core|romout[0][12]~3_combout ),
	.datab(\UART|Add18~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add19~9 ),
	.combout(\UART|Add19~10_combout ),
	.cout(\UART|Add19~11 ));
// synopsys translate_off
defparam \UART|Add19~10 .lut_mask = 16'h9617;
defparam \UART|Add19~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \UART|Add20~8 (
// Equation(s):
// \UART|Add20~8_combout  = ((\UART|Mult16|mult_core|romout[0][12]~2_combout  $ (\UART|Add19~10_combout  $ (!\UART|Add20~7 )))) # (GND)
// \UART|Add20~9  = CARRY((\UART|Mult16|mult_core|romout[0][12]~2_combout  & ((\UART|Add19~10_combout ) # (!\UART|Add20~7 ))) # (!\UART|Mult16|mult_core|romout[0][12]~2_combout  & (\UART|Add19~10_combout  & !\UART|Add20~7 )))

	.dataa(\UART|Mult16|mult_core|romout[0][12]~2_combout ),
	.datab(\UART|Add19~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add20~7 ),
	.combout(\UART|Add20~8_combout ),
	.cout(\UART|Add20~9 ));
// synopsys translate_off
defparam \UART|Add20~8 .lut_mask = 16'h698E;
defparam \UART|Add20~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \UART|Add21~6 (
// Equation(s):
// \UART|Add21~6_combout  = (\UART|Mult17|mult_core|romout[0][12]~1_combout  & ((\UART|Add20~8_combout  & (\UART|Add21~5  & VCC)) # (!\UART|Add20~8_combout  & (!\UART|Add21~5 )))) # (!\UART|Mult17|mult_core|romout[0][12]~1_combout  & ((\UART|Add20~8_combout  
// & (!\UART|Add21~5 )) # (!\UART|Add20~8_combout  & ((\UART|Add21~5 ) # (GND)))))
// \UART|Add21~7  = CARRY((\UART|Mult17|mult_core|romout[0][12]~1_combout  & (!\UART|Add20~8_combout  & !\UART|Add21~5 )) # (!\UART|Mult17|mult_core|romout[0][12]~1_combout  & ((!\UART|Add21~5 ) # (!\UART|Add20~8_combout ))))

	.dataa(\UART|Mult17|mult_core|romout[0][12]~1_combout ),
	.datab(\UART|Add20~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add21~5 ),
	.combout(\UART|Add21~6_combout ),
	.cout(\UART|Add21~7 ));
// synopsys translate_off
defparam \UART|Add21~6 .lut_mask = 16'h9617;
defparam \UART|Add21~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \UART|Selector233~0 (
// Equation(s):
// \UART|Selector233~0_combout  = (\UART|REGB_BCD [38] & \UART|state.RB~q )

	.dataa(gnd),
	.datab(\UART|REGB_BCD [38]),
	.datac(gnd),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector233~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector233~0 .lut_mask = 16'hCC00;
defparam \UART|Selector233~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \UART|REGB_BCD[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector233~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [42]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[42] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \UART|Mult18|mult_core|romout[0][12]~0 (
// Equation(s):
// \UART|Mult18|mult_core|romout[0][12]~0_combout  = \UART|REGB_BCD [42] $ (\UART|REGB_BCD [40])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [42]),
	.datad(\UART|REGB_BCD [40]),
	.cin(gnd),
	.combout(\UART|Mult18|mult_core|romout[0][12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult18|mult_core|romout[0][12]~0 .lut_mask = 16'h0FF0;
defparam \UART|Mult18|mult_core|romout[0][12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \UART|Add22~4 (
// Equation(s):
// \UART|Add22~4_combout  = ((\UART|Add21~6_combout  $ (\UART|Mult18|mult_core|romout[0][12]~0_combout  $ (!\UART|Add22~3 )))) # (GND)
// \UART|Add22~5  = CARRY((\UART|Add21~6_combout  & ((\UART|Mult18|mult_core|romout[0][12]~0_combout ) # (!\UART|Add22~3 ))) # (!\UART|Add21~6_combout  & (\UART|Mult18|mult_core|romout[0][12]~0_combout  & !\UART|Add22~3 )))

	.dataa(\UART|Add21~6_combout ),
	.datab(\UART|Mult18|mult_core|romout[0][12]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add22~3 ),
	.combout(\UART|Add22~4_combout ),
	.cout(\UART|Add22~5 ));
// synopsys translate_off
defparam \UART|Add22~4 .lut_mask = 16'h698E;
defparam \UART|Add22~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \UART|Add23~2 (
// Equation(s):
// \UART|Add23~2_combout  = (\UART|REGB_BCD [45] & ((\UART|Add22~4_combout  & (\UART|Add23~1  & VCC)) # (!\UART|Add22~4_combout  & (!\UART|Add23~1 )))) # (!\UART|REGB_BCD [45] & ((\UART|Add22~4_combout  & (!\UART|Add23~1 )) # (!\UART|Add22~4_combout  & 
// ((\UART|Add23~1 ) # (GND)))))
// \UART|Add23~3  = CARRY((\UART|REGB_BCD [45] & (!\UART|Add22~4_combout  & !\UART|Add23~1 )) # (!\UART|REGB_BCD [45] & ((!\UART|Add23~1 ) # (!\UART|Add22~4_combout ))))

	.dataa(\UART|REGB_BCD [45]),
	.datab(\UART|Add22~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add23~1 ),
	.combout(\UART|Add23~2_combout ),
	.cout(\UART|Add23~3 ));
// synopsys translate_off
defparam \UART|Add23~2 .lut_mask = 16'h9617;
defparam \UART|Add23~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \UART|REG_B[12]~12 (
// Equation(s):
// \UART|REG_B[12]~12_combout  = (\UART|REG_A~24_combout  & ((\UART|Add23~2_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [12]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_B [12]),
	.datad(\UART|Add23~2_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[12]~12 .lut_mask = 16'hFA50;
defparam \UART|REG_B[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \UART|Selector167~2 (
// Equation(s):
// \UART|Selector167~2_combout  = (\UART|REG_B[12]~12_combout  & ((\UART|state.RA~q ) # ((\UART|state.RB~q ) # (\UART|REG_M[1]~0_combout ))))

	.dataa(\UART|state.RA~q ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|REG_B[12]~12_combout ),
	.cin(gnd),
	.combout(\UART|Selector167~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector167~2 .lut_mask = 16'hFE00;
defparam \UART|Selector167~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \UART|REG_B[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[12]~12_combout ),
	.asdata(\UART|Selector167~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[12] .is_wysiwyg = "true";
defparam \UART|REG_B[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \UART|Selector83~0 (
// Equation(s):
// \UART|Selector83~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [12]) # ((\UART|Selector95~0_combout  & \UART|REG_B_TMP [12])))) # (!\UART|Selector96~0_combout  & (\UART|Selector95~0_combout  & (\UART|REG_B_TMP [12])))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|Selector95~0_combout ),
	.datac(\UART|REG_B_TMP [12]),
	.datad(\UART|REG_B [12]),
	.cin(gnd),
	.combout(\UART|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector83~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \UART|REG_B_TMP[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[12] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \UART|Selector229~0 (
// Equation(s):
// \UART|Selector229~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [42])

	.dataa(gnd),
	.datab(\UART|state.RB~q ),
	.datac(\UART|REGB_BCD [42]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector229~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector229~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector229~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \UART|REGB_BCD[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector229~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [46]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[46] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \UART|Mult19|mult_core|romout[0][13]~0 (
// Equation(s):
// \UART|Mult19|mult_core|romout[0][13]~0_combout  = \UART|REGB_BCD [46] $ (\UART|REGB_BCD [44])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REGB_BCD [46]),
	.datad(\UART|REGB_BCD [44]),
	.cin(gnd),
	.combout(\UART|Mult19|mult_core|romout[0][13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult19|mult_core|romout[0][13]~0 .lut_mask = 16'h0FF0;
defparam \UART|Mult19|mult_core|romout[0][13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \UART|Selector232~0 (
// Equation(s):
// \UART|Selector232~0_combout  = (\UART|REGB_BCD [39] & \UART|state.RB~q )

	.dataa(\UART|REGB_BCD [39]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector232~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector232~0 .lut_mask = 16'hAA00;
defparam \UART|Selector232~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \UART|REGB_BCD[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector232~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [43]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[43] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \UART|Mult18|mult_core|romout[0][13]~1 (
// Equation(s):
// \UART|Mult18|mult_core|romout[0][13]~1_combout  = \UART|REGB_BCD [43] $ (\UART|REGB_BCD [41] $ (((!\UART|REGB_BCD [42] & \UART|REGB_BCD [40]))))

	.dataa(\UART|REGB_BCD [43]),
	.datab(\UART|REGB_BCD [41]),
	.datac(\UART|REGB_BCD [42]),
	.datad(\UART|REGB_BCD [40]),
	.cin(gnd),
	.combout(\UART|Mult18|mult_core|romout[0][13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult18|mult_core|romout[0][13]~1 .lut_mask = 16'h6966;
defparam \UART|Mult18|mult_core|romout[0][13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \UART|Mult17|mult_core|romout[0][13]~2 (
// Equation(s):
// \UART|Mult17|mult_core|romout[0][13]~2_combout  = (\UART|REGB_BCD [38] & (((\UART|REGB_BCD [39])) # (!\UART|REGB_BCD [37]))) # (!\UART|REGB_BCD [38] & ((\UART|REGB_BCD [37] & ((\UART|REGB_BCD [36]) # (!\UART|REGB_BCD [39]))) # (!\UART|REGB_BCD [37] & 
// (\UART|REGB_BCD [36] & !\UART|REGB_BCD [39]))))

	.dataa(\UART|REGB_BCD [38]),
	.datab(\UART|REGB_BCD [37]),
	.datac(\UART|REGB_BCD [36]),
	.datad(\UART|REGB_BCD [39]),
	.cin(gnd),
	.combout(\UART|Mult17|mult_core|romout[0][13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult17|mult_core|romout[0][13]~2 .lut_mask = 16'hEA76;
defparam \UART|Mult17|mult_core|romout[0][13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \UART|Mult13|mult_core|romout[0][13]~6 (
// Equation(s):
// \UART|Mult13|mult_core|romout[0][13]~6_combout  = (\UART|REGB_BCD [21] & (((\UART|REGB_BCD [20])))) # (!\UART|REGB_BCD [21] & (!\UART|REGB_BCD [20] & ((\UART|REGB_BCD [23]) # (\UART|REGB_BCD [22]))))

	.dataa(\UART|REGB_BCD [23]),
	.datab(\UART|REGB_BCD [21]),
	.datac(\UART|REGB_BCD [22]),
	.datad(\UART|REGB_BCD [20]),
	.cin(gnd),
	.combout(\UART|Mult13|mult_core|romout[0][13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult13|mult_core|romout[0][13]~6 .lut_mask = 16'hCC32;
defparam \UART|Mult13|mult_core|romout[0][13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \UART|Mult12|mult_core|romout[0][13]~7 (
// Equation(s):
// \UART|Mult12|mult_core|romout[0][13]~7_combout  = (\UART|REGB_BCD [17] & (((\UART|REGB_BCD [18])))) # (!\UART|REGB_BCD [17] & ((\UART|REGB_BCD [18] & ((\UART|REGB_BCD [16]))) # (!\UART|REGB_BCD [18] & (\UART|REGB_BCD [19] & !\UART|REGB_BCD [16]))))

	.dataa(\UART|REGB_BCD [17]),
	.datab(\UART|REGB_BCD [19]),
	.datac(\UART|REGB_BCD [18]),
	.datad(\UART|REGB_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult12|mult_core|romout[0][13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult12|mult_core|romout[0][13]~7 .lut_mask = 16'hF0A4;
defparam \UART|Mult12|mult_core|romout[0][13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \UART|Mult11|mult_core|romout[0][13]~8 (
// Equation(s):
// \UART|Mult11|mult_core|romout[0][13]~8_combout  = (\UART|REGB_BCD [15] & ((\UART|REGB_BCD [13]) # ((\UART|REGB_BCD [14]) # (\UART|REGB_BCD [12]))))

	.dataa(\UART|REGB_BCD [13]),
	.datab(\UART|REGB_BCD [15]),
	.datac(\UART|REGB_BCD [14]),
	.datad(\UART|REGB_BCD [12]),
	.cin(gnd),
	.combout(\UART|Mult11|mult_core|romout[0][13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult11|mult_core|romout[0][13]~8 .lut_mask = 16'hCCC8;
defparam \UART|Mult11|mult_core|romout[0][13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \UART|Add15~20 (
// Equation(s):
// \UART|Add15~20_combout  = (\UART|Mult11|mult_core|romout[0][13]~8_combout  & (\UART|Add15~19  $ (GND))) # (!\UART|Mult11|mult_core|romout[0][13]~8_combout  & (!\UART|Add15~19  & VCC))
// \UART|Add15~21  = CARRY((\UART|Mult11|mult_core|romout[0][13]~8_combout  & !\UART|Add15~19 ))

	.dataa(gnd),
	.datab(\UART|Mult11|mult_core|romout[0][13]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add15~19 ),
	.combout(\UART|Add15~20_combout ),
	.cout(\UART|Add15~21 ));
// synopsys translate_off
defparam \UART|Add15~20 .lut_mask = 16'hC30C;
defparam \UART|Add15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \UART|Add16~18 (
// Equation(s):
// \UART|Add16~18_combout  = (\UART|Mult12|mult_core|romout[0][13]~7_combout  & ((\UART|Add15~20_combout  & (\UART|Add16~17  & VCC)) # (!\UART|Add15~20_combout  & (!\UART|Add16~17 )))) # (!\UART|Mult12|mult_core|romout[0][13]~7_combout  & 
// ((\UART|Add15~20_combout  & (!\UART|Add16~17 )) # (!\UART|Add15~20_combout  & ((\UART|Add16~17 ) # (GND)))))
// \UART|Add16~19  = CARRY((\UART|Mult12|mult_core|romout[0][13]~7_combout  & (!\UART|Add15~20_combout  & !\UART|Add16~17 )) # (!\UART|Mult12|mult_core|romout[0][13]~7_combout  & ((!\UART|Add16~17 ) # (!\UART|Add15~20_combout ))))

	.dataa(\UART|Mult12|mult_core|romout[0][13]~7_combout ),
	.datab(\UART|Add15~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add16~17 ),
	.combout(\UART|Add16~18_combout ),
	.cout(\UART|Add16~19 ));
// synopsys translate_off
defparam \UART|Add16~18 .lut_mask = 16'h9617;
defparam \UART|Add16~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \UART|Add17~16 (
// Equation(s):
// \UART|Add17~16_combout  = ((\UART|Mult13|mult_core|romout[0][13]~6_combout  $ (\UART|Add16~18_combout  $ (!\UART|Add17~15 )))) # (GND)
// \UART|Add17~17  = CARRY((\UART|Mult13|mult_core|romout[0][13]~6_combout  & ((\UART|Add16~18_combout ) # (!\UART|Add17~15 ))) # (!\UART|Mult13|mult_core|romout[0][13]~6_combout  & (\UART|Add16~18_combout  & !\UART|Add17~15 )))

	.dataa(\UART|Mult13|mult_core|romout[0][13]~6_combout ),
	.datab(\UART|Add16~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add17~15 ),
	.combout(\UART|Add17~16_combout ),
	.cout(\UART|Add17~17 ));
// synopsys translate_off
defparam \UART|Add17~16 .lut_mask = 16'h698E;
defparam \UART|Add17~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \UART|Mult14|mult_core|romout[0][13]~5 (
// Equation(s):
// \UART|Mult14|mult_core|romout[0][13]~5_combout  = (!\UART|REGB_BCD [24] & ((\UART|REGB_BCD [26]) # ((\UART|REGB_BCD [25]) # (\UART|REGB_BCD [27]))))

	.dataa(\UART|REGB_BCD [24]),
	.datab(\UART|REGB_BCD [26]),
	.datac(\UART|REGB_BCD [25]),
	.datad(\UART|REGB_BCD [27]),
	.cin(gnd),
	.combout(\UART|Mult14|mult_core|romout[0][13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult14|mult_core|romout[0][13]~5 .lut_mask = 16'h5554;
defparam \UART|Mult14|mult_core|romout[0][13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \UART|Add18~14 (
// Equation(s):
// \UART|Add18~14_combout  = (\UART|Add17~16_combout  & ((\UART|Mult14|mult_core|romout[0][13]~5_combout  & (\UART|Add18~13  & VCC)) # (!\UART|Mult14|mult_core|romout[0][13]~5_combout  & (!\UART|Add18~13 )))) # (!\UART|Add17~16_combout  & 
// ((\UART|Mult14|mult_core|romout[0][13]~5_combout  & (!\UART|Add18~13 )) # (!\UART|Mult14|mult_core|romout[0][13]~5_combout  & ((\UART|Add18~13 ) # (GND)))))
// \UART|Add18~15  = CARRY((\UART|Add17~16_combout  & (!\UART|Mult14|mult_core|romout[0][13]~5_combout  & !\UART|Add18~13 )) # (!\UART|Add17~16_combout  & ((!\UART|Add18~13 ) # (!\UART|Mult14|mult_core|romout[0][13]~5_combout ))))

	.dataa(\UART|Add17~16_combout ),
	.datab(\UART|Mult14|mult_core|romout[0][13]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add18~13 ),
	.combout(\UART|Add18~14_combout ),
	.cout(\UART|Add18~15 ));
// synopsys translate_off
defparam \UART|Add18~14 .lut_mask = 16'h9617;
defparam \UART|Add18~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \UART|Mult15|mult_core|romout[0][13]~4 (
// Equation(s):
// \UART|Mult15|mult_core|romout[0][13]~4_combout  = (\UART|REGB_BCD [29]) # ((\UART|REGB_BCD [30]) # ((\UART|REGB_BCD [28]) # (\UART|REGB_BCD [31])))

	.dataa(\UART|REGB_BCD [29]),
	.datab(\UART|REGB_BCD [30]),
	.datac(\UART|REGB_BCD [28]),
	.datad(\UART|REGB_BCD [31]),
	.cin(gnd),
	.combout(\UART|Mult15|mult_core|romout[0][13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult15|mult_core|romout[0][13]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult15|mult_core|romout[0][13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \UART|Add19~12 (
// Equation(s):
// \UART|Add19~12_combout  = ((\UART|Add18~14_combout  $ (\UART|Mult15|mult_core|romout[0][13]~4_combout  $ (!\UART|Add19~11 )))) # (GND)
// \UART|Add19~13  = CARRY((\UART|Add18~14_combout  & ((\UART|Mult15|mult_core|romout[0][13]~4_combout ) # (!\UART|Add19~11 ))) # (!\UART|Add18~14_combout  & (\UART|Mult15|mult_core|romout[0][13]~4_combout  & !\UART|Add19~11 )))

	.dataa(\UART|Add18~14_combout ),
	.datab(\UART|Mult15|mult_core|romout[0][13]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add19~11 ),
	.combout(\UART|Add19~12_combout ),
	.cout(\UART|Add19~13 ));
// synopsys translate_off
defparam \UART|Add19~12 .lut_mask = 16'h698E;
defparam \UART|Add19~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \UART|Mult16|mult_core|romout[0][13]~3 (
// Equation(s):
// \UART|Mult16|mult_core|romout[0][13]~3_combout  = (\UART|REGB_BCD [34] & (((!\UART|REGB_BCD [35])))) # (!\UART|REGB_BCD [34] & ((\UART|REGB_BCD [33] & ((!\UART|REGB_BCD [32]) # (!\UART|REGB_BCD [35]))) # (!\UART|REGB_BCD [33] & ((\UART|REGB_BCD [35]) # 
// (\UART|REGB_BCD [32])))))

	.dataa(\UART|REGB_BCD [33]),
	.datab(\UART|REGB_BCD [34]),
	.datac(\UART|REGB_BCD [35]),
	.datad(\UART|REGB_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult16|mult_core|romout[0][13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult16|mult_core|romout[0][13]~3 .lut_mask = 16'h1F3E;
defparam \UART|Mult16|mult_core|romout[0][13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \UART|Add20~10 (
// Equation(s):
// \UART|Add20~10_combout  = (\UART|Add19~12_combout  & ((\UART|Mult16|mult_core|romout[0][13]~3_combout  & (\UART|Add20~9  & VCC)) # (!\UART|Mult16|mult_core|romout[0][13]~3_combout  & (!\UART|Add20~9 )))) # (!\UART|Add19~12_combout  & 
// ((\UART|Mult16|mult_core|romout[0][13]~3_combout  & (!\UART|Add20~9 )) # (!\UART|Mult16|mult_core|romout[0][13]~3_combout  & ((\UART|Add20~9 ) # (GND)))))
// \UART|Add20~11  = CARRY((\UART|Add19~12_combout  & (!\UART|Mult16|mult_core|romout[0][13]~3_combout  & !\UART|Add20~9 )) # (!\UART|Add19~12_combout  & ((!\UART|Add20~9 ) # (!\UART|Mult16|mult_core|romout[0][13]~3_combout ))))

	.dataa(\UART|Add19~12_combout ),
	.datab(\UART|Mult16|mult_core|romout[0][13]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add20~9 ),
	.combout(\UART|Add20~10_combout ),
	.cout(\UART|Add20~11 ));
// synopsys translate_off
defparam \UART|Add20~10 .lut_mask = 16'h9617;
defparam \UART|Add20~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \UART|Add21~8 (
// Equation(s):
// \UART|Add21~8_combout  = ((\UART|Mult17|mult_core|romout[0][13]~2_combout  $ (\UART|Add20~10_combout  $ (!\UART|Add21~7 )))) # (GND)
// \UART|Add21~9  = CARRY((\UART|Mult17|mult_core|romout[0][13]~2_combout  & ((\UART|Add20~10_combout ) # (!\UART|Add21~7 ))) # (!\UART|Mult17|mult_core|romout[0][13]~2_combout  & (\UART|Add20~10_combout  & !\UART|Add21~7 )))

	.dataa(\UART|Mult17|mult_core|romout[0][13]~2_combout ),
	.datab(\UART|Add20~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add21~7 ),
	.combout(\UART|Add21~8_combout ),
	.cout(\UART|Add21~9 ));
// synopsys translate_off
defparam \UART|Add21~8 .lut_mask = 16'h698E;
defparam \UART|Add21~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \UART|Add22~6 (
// Equation(s):
// \UART|Add22~6_combout  = (\UART|Mult18|mult_core|romout[0][13]~1_combout  & ((\UART|Add21~8_combout  & (\UART|Add22~5  & VCC)) # (!\UART|Add21~8_combout  & (!\UART|Add22~5 )))) # (!\UART|Mult18|mult_core|romout[0][13]~1_combout  & ((\UART|Add21~8_combout  
// & (!\UART|Add22~5 )) # (!\UART|Add21~8_combout  & ((\UART|Add22~5 ) # (GND)))))
// \UART|Add22~7  = CARRY((\UART|Mult18|mult_core|romout[0][13]~1_combout  & (!\UART|Add21~8_combout  & !\UART|Add22~5 )) # (!\UART|Mult18|mult_core|romout[0][13]~1_combout  & ((!\UART|Add22~5 ) # (!\UART|Add21~8_combout ))))

	.dataa(\UART|Mult18|mult_core|romout[0][13]~1_combout ),
	.datab(\UART|Add21~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add22~5 ),
	.combout(\UART|Add22~6_combout ),
	.cout(\UART|Add22~7 ));
// synopsys translate_off
defparam \UART|Add22~6 .lut_mask = 16'h9617;
defparam \UART|Add22~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \UART|Add23~4 (
// Equation(s):
// \UART|Add23~4_combout  = ((\UART|Mult19|mult_core|romout[0][13]~0_combout  $ (\UART|Add22~6_combout  $ (!\UART|Add23~3 )))) # (GND)
// \UART|Add23~5  = CARRY((\UART|Mult19|mult_core|romout[0][13]~0_combout  & ((\UART|Add22~6_combout ) # (!\UART|Add23~3 ))) # (!\UART|Mult19|mult_core|romout[0][13]~0_combout  & (\UART|Add22~6_combout  & !\UART|Add23~3 )))

	.dataa(\UART|Mult19|mult_core|romout[0][13]~0_combout ),
	.datab(\UART|Add22~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add23~3 ),
	.combout(\UART|Add23~4_combout ),
	.cout(\UART|Add23~5 ));
// synopsys translate_off
defparam \UART|Add23~4 .lut_mask = 16'h698E;
defparam \UART|Add23~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \UART|REG_B[13]~13 (
// Equation(s):
// \UART|REG_B[13]~13_combout  = (\UART|REG_A~24_combout  & ((\UART|Add23~4_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [13]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_B [13]),
	.datad(\UART|Add23~4_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[13]~13 .lut_mask = 16'hFA50;
defparam \UART|REG_B[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \UART|Selector282~0 (
// Equation(s):
// \UART|Selector282~0_combout  = (!\UART|state.RB~q  & (!\UART|REG_M[1]~0_combout  & !\UART|state.RA~q ))

	.dataa(\UART|state.RB~q ),
	.datab(gnd),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|state.RA~q ),
	.cin(gnd),
	.combout(\UART|Selector282~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector282~0 .lut_mask = 16'h0005;
defparam \UART|Selector282~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \UART|Selector166~0 (
// Equation(s):
// \UART|Selector166~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add23~4_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [13]))))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|REG_B [13]),
	.datac(\UART|Selector282~0_combout ),
	.datad(\UART|Add23~4_combout ),
	.cin(gnd),
	.combout(\UART|Selector166~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector166~0 .lut_mask = 16'h0E04;
defparam \UART|Selector166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \UART|REG_B[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[13]~13_combout ),
	.asdata(\UART|Selector166~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[13] .is_wysiwyg = "true";
defparam \UART|REG_B[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \UART|Selector82~0 (
// Equation(s):
// \UART|Selector82~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [13]) # ((\UART|REG_B_TMP [13] & \UART|Selector95~0_combout )))) # (!\UART|Selector96~0_combout  & (((\UART|REG_B_TMP [13] & \UART|Selector95~0_combout ))))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|REG_B [13]),
	.datac(\UART|REG_B_TMP [13]),
	.datad(\UART|Selector95~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector82~0 .lut_mask = 16'hF888;
defparam \UART|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \UART|REG_B_TMP[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[13] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \UART|Equal0~7 (
// Equation(s):
// \UART|Equal0~7_combout  = (\UART|REG_B_TMP [12] & (\UART|REG_B [12] & (\UART|REG_B_TMP [13] $ (!\UART|REG_B [13])))) # (!\UART|REG_B_TMP [12] & (!\UART|REG_B [12] & (\UART|REG_B_TMP [13] $ (!\UART|REG_B [13]))))

	.dataa(\UART|REG_B_TMP [12]),
	.datab(\UART|REG_B_TMP [13]),
	.datac(\UART|REG_B [13]),
	.datad(\UART|REG_B [12]),
	.cin(gnd),
	.combout(\UART|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~7 .lut_mask = 16'h8241;
defparam \UART|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \UART|Selector228~0 (
// Equation(s):
// \UART|Selector228~0_combout  = (\UART|state.RB~q  & \UART|REGB_BCD [43])

	.dataa(gnd),
	.datab(\UART|state.RB~q ),
	.datac(\UART|REGB_BCD [43]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector228~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector228~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector228~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \UART|REGB_BCD[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector228~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REGB_BCD[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REGB_BCD [47]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REGB_BCD[47] .is_wysiwyg = "true";
defparam \UART|REGB_BCD[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \UART|Mult19|mult_core|romout[0][14]~1 (
// Equation(s):
// \UART|Mult19|mult_core|romout[0][14]~1_combout  = \UART|REGB_BCD [47] $ (\UART|REGB_BCD [45] $ (((\UART|REGB_BCD [44] & !\UART|REGB_BCD [46]))))

	.dataa(\UART|REGB_BCD [47]),
	.datab(\UART|REGB_BCD [44]),
	.datac(\UART|REGB_BCD [46]),
	.datad(\UART|REGB_BCD [45]),
	.cin(gnd),
	.combout(\UART|Mult19|mult_core|romout[0][14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult19|mult_core|romout[0][14]~1 .lut_mask = 16'h59A6;
defparam \UART|Mult19|mult_core|romout[0][14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \UART|Mult18|mult_core|romout[0][14]~2 (
// Equation(s):
// \UART|Mult18|mult_core|romout[0][14]~2_combout  = (\UART|REGB_BCD [43] & ((\UART|REGB_BCD [42]) # ((\UART|REGB_BCD [41] & \UART|REGB_BCD [40])))) # (!\UART|REGB_BCD [43] & ((\UART|REGB_BCD [41] & (!\UART|REGB_BCD [42])) # (!\UART|REGB_BCD [41] & 
// ((\UART|REGB_BCD [42]) # (\UART|REGB_BCD [40])))))

	.dataa(\UART|REGB_BCD [43]),
	.datab(\UART|REGB_BCD [41]),
	.datac(\UART|REGB_BCD [42]),
	.datad(\UART|REGB_BCD [40]),
	.cin(gnd),
	.combout(\UART|Mult18|mult_core|romout[0][14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult18|mult_core|romout[0][14]~2 .lut_mask = 16'hBDB4;
defparam \UART|Mult18|mult_core|romout[0][14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \UART|Mult16|mult_core|romout[0][14]~4 (
// Equation(s):
// \UART|Mult16|mult_core|romout[0][14]~4_combout  = (\UART|REGB_BCD [33]) # ((\UART|REGB_BCD [34]) # ((\UART|REGB_BCD [35]) # (\UART|REGB_BCD [32])))

	.dataa(\UART|REGB_BCD [33]),
	.datab(\UART|REGB_BCD [34]),
	.datac(\UART|REGB_BCD [35]),
	.datad(\UART|REGB_BCD [32]),
	.cin(gnd),
	.combout(\UART|Mult16|mult_core|romout[0][14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult16|mult_core|romout[0][14]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult16|mult_core|romout[0][14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \UART|Mult12|mult_core|romout[0][14]~8 (
// Equation(s):
// \UART|Mult12|mult_core|romout[0][14]~8_combout  = (\UART|REGB_BCD [19] & ((\UART|REGB_BCD [17]) # ((\UART|REGB_BCD [18]) # (\UART|REGB_BCD [16]))))

	.dataa(\UART|REGB_BCD [17]),
	.datab(\UART|REGB_BCD [19]),
	.datac(\UART|REGB_BCD [18]),
	.datad(\UART|REGB_BCD [16]),
	.cin(gnd),
	.combout(\UART|Mult12|mult_core|romout[0][14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult12|mult_core|romout[0][14]~8 .lut_mask = 16'hCCC8;
defparam \UART|Mult12|mult_core|romout[0][14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \UART|Add15~22 (
// Equation(s):
// \UART|Add15~22_combout  = \UART|Add15~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add15~21 ),
	.combout(\UART|Add15~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add15~22 .lut_mask = 16'hF0F0;
defparam \UART|Add15~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \UART|Add16~20 (
// Equation(s):
// \UART|Add16~20_combout  = ((\UART|Mult12|mult_core|romout[0][14]~8_combout  $ (\UART|Add15~22_combout  $ (!\UART|Add16~19 )))) # (GND)
// \UART|Add16~21  = CARRY((\UART|Mult12|mult_core|romout[0][14]~8_combout  & ((\UART|Add15~22_combout ) # (!\UART|Add16~19 ))) # (!\UART|Mult12|mult_core|romout[0][14]~8_combout  & (\UART|Add15~22_combout  & !\UART|Add16~19 )))

	.dataa(\UART|Mult12|mult_core|romout[0][14]~8_combout ),
	.datab(\UART|Add15~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add16~19 ),
	.combout(\UART|Add16~20_combout ),
	.cout(\UART|Add16~21 ));
// synopsys translate_off
defparam \UART|Add16~20 .lut_mask = 16'h698E;
defparam \UART|Add16~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \UART|Mult13|mult_core|romout[0][14]~7 (
// Equation(s):
// \UART|Mult13|mult_core|romout[0][14]~7_combout  = (\UART|REGB_BCD [22] & (((\UART|REGB_BCD [21]) # (\UART|REGB_BCD [20])))) # (!\UART|REGB_BCD [22] & (\UART|REGB_BCD [23] & (!\UART|REGB_BCD [21] & !\UART|REGB_BCD [20])))

	.dataa(\UART|REGB_BCD [23]),
	.datab(\UART|REGB_BCD [22]),
	.datac(\UART|REGB_BCD [21]),
	.datad(\UART|REGB_BCD [20]),
	.cin(gnd),
	.combout(\UART|Mult13|mult_core|romout[0][14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult13|mult_core|romout[0][14]~7 .lut_mask = 16'hCCC2;
defparam \UART|Mult13|mult_core|romout[0][14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \UART|Add17~18 (
// Equation(s):
// \UART|Add17~18_combout  = (\UART|Add16~20_combout  & ((\UART|Mult13|mult_core|romout[0][14]~7_combout  & (\UART|Add17~17  & VCC)) # (!\UART|Mult13|mult_core|romout[0][14]~7_combout  & (!\UART|Add17~17 )))) # (!\UART|Add16~20_combout  & 
// ((\UART|Mult13|mult_core|romout[0][14]~7_combout  & (!\UART|Add17~17 )) # (!\UART|Mult13|mult_core|romout[0][14]~7_combout  & ((\UART|Add17~17 ) # (GND)))))
// \UART|Add17~19  = CARRY((\UART|Add16~20_combout  & (!\UART|Mult13|mult_core|romout[0][14]~7_combout  & !\UART|Add17~17 )) # (!\UART|Add16~20_combout  & ((!\UART|Add17~17 ) # (!\UART|Mult13|mult_core|romout[0][14]~7_combout ))))

	.dataa(\UART|Add16~20_combout ),
	.datab(\UART|Mult13|mult_core|romout[0][14]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add17~17 ),
	.combout(\UART|Add17~18_combout ),
	.cout(\UART|Add17~19 ));
// synopsys translate_off
defparam \UART|Add17~18 .lut_mask = 16'h9617;
defparam \UART|Add17~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \UART|Mult14|mult_core|romout[0][14]~6 (
// Equation(s):
// \UART|Mult14|mult_core|romout[0][14]~6_combout  = (\UART|REGB_BCD [24] & (((\UART|REGB_BCD [25])))) # (!\UART|REGB_BCD [24] & (!\UART|REGB_BCD [25] & ((\UART|REGB_BCD [26]) # (\UART|REGB_BCD [27]))))

	.dataa(\UART|REGB_BCD [24]),
	.datab(\UART|REGB_BCD [26]),
	.datac(\UART|REGB_BCD [25]),
	.datad(\UART|REGB_BCD [27]),
	.cin(gnd),
	.combout(\UART|Mult14|mult_core|romout[0][14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult14|mult_core|romout[0][14]~6 .lut_mask = 16'hA5A4;
defparam \UART|Mult14|mult_core|romout[0][14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \UART|Add18~16 (
// Equation(s):
// \UART|Add18~16_combout  = ((\UART|Add17~18_combout  $ (\UART|Mult14|mult_core|romout[0][14]~6_combout  $ (!\UART|Add18~15 )))) # (GND)
// \UART|Add18~17  = CARRY((\UART|Add17~18_combout  & ((\UART|Mult14|mult_core|romout[0][14]~6_combout ) # (!\UART|Add18~15 ))) # (!\UART|Add17~18_combout  & (\UART|Mult14|mult_core|romout[0][14]~6_combout  & !\UART|Add18~15 )))

	.dataa(\UART|Add17~18_combout ),
	.datab(\UART|Mult14|mult_core|romout[0][14]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add18~15 ),
	.combout(\UART|Add18~16_combout ),
	.cout(\UART|Add18~17 ));
// synopsys translate_off
defparam \UART|Add18~16 .lut_mask = 16'h698E;
defparam \UART|Add18~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \UART|Mult15|mult_core|romout[0][14]~5 (
// Equation(s):
// \UART|Mult15|mult_core|romout[0][14]~5_combout  = (!\UART|REGB_BCD [28] & ((\UART|REGB_BCD [29]) # ((\UART|REGB_BCD [30]) # (\UART|REGB_BCD [31]))))

	.dataa(\UART|REGB_BCD [29]),
	.datab(\UART|REGB_BCD [30]),
	.datac(\UART|REGB_BCD [28]),
	.datad(\UART|REGB_BCD [31]),
	.cin(gnd),
	.combout(\UART|Mult15|mult_core|romout[0][14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult15|mult_core|romout[0][14]~5 .lut_mask = 16'h0F0E;
defparam \UART|Mult15|mult_core|romout[0][14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \UART|Add19~14 (
// Equation(s):
// \UART|Add19~14_combout  = (\UART|Add18~16_combout  & ((\UART|Mult15|mult_core|romout[0][14]~5_combout  & (\UART|Add19~13  & VCC)) # (!\UART|Mult15|mult_core|romout[0][14]~5_combout  & (!\UART|Add19~13 )))) # (!\UART|Add18~16_combout  & 
// ((\UART|Mult15|mult_core|romout[0][14]~5_combout  & (!\UART|Add19~13 )) # (!\UART|Mult15|mult_core|romout[0][14]~5_combout  & ((\UART|Add19~13 ) # (GND)))))
// \UART|Add19~15  = CARRY((\UART|Add18~16_combout  & (!\UART|Mult15|mult_core|romout[0][14]~5_combout  & !\UART|Add19~13 )) # (!\UART|Add18~16_combout  & ((!\UART|Add19~13 ) # (!\UART|Mult15|mult_core|romout[0][14]~5_combout ))))

	.dataa(\UART|Add18~16_combout ),
	.datab(\UART|Mult15|mult_core|romout[0][14]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add19~13 ),
	.combout(\UART|Add19~14_combout ),
	.cout(\UART|Add19~15 ));
// synopsys translate_off
defparam \UART|Add19~14 .lut_mask = 16'h9617;
defparam \UART|Add19~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \UART|Add20~12 (
// Equation(s):
// \UART|Add20~12_combout  = ((\UART|Mult16|mult_core|romout[0][14]~4_combout  $ (\UART|Add19~14_combout  $ (!\UART|Add20~11 )))) # (GND)
// \UART|Add20~13  = CARRY((\UART|Mult16|mult_core|romout[0][14]~4_combout  & ((\UART|Add19~14_combout ) # (!\UART|Add20~11 ))) # (!\UART|Mult16|mult_core|romout[0][14]~4_combout  & (\UART|Add19~14_combout  & !\UART|Add20~11 )))

	.dataa(\UART|Mult16|mult_core|romout[0][14]~4_combout ),
	.datab(\UART|Add19~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add20~11 ),
	.combout(\UART|Add20~12_combout ),
	.cout(\UART|Add20~13 ));
// synopsys translate_off
defparam \UART|Add20~12 .lut_mask = 16'h698E;
defparam \UART|Add20~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \UART|Mult17|mult_core|romout[0][14]~3 (
// Equation(s):
// \UART|Mult17|mult_core|romout[0][14]~3_combout  = (\UART|REGB_BCD [38] & (((!\UART|REGB_BCD [39])))) # (!\UART|REGB_BCD [38] & ((\UART|REGB_BCD [36] & ((!\UART|REGB_BCD [39]) # (!\UART|REGB_BCD [37]))) # (!\UART|REGB_BCD [36] & ((\UART|REGB_BCD [37]) # 
// (\UART|REGB_BCD [39])))))

	.dataa(\UART|REGB_BCD [36]),
	.datab(\UART|REGB_BCD [38]),
	.datac(\UART|REGB_BCD [37]),
	.datad(\UART|REGB_BCD [39]),
	.cin(gnd),
	.combout(\UART|Mult17|mult_core|romout[0][14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult17|mult_core|romout[0][14]~3 .lut_mask = 16'h13FE;
defparam \UART|Mult17|mult_core|romout[0][14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \UART|Add21~10 (
// Equation(s):
// \UART|Add21~10_combout  = (\UART|Add20~12_combout  & ((\UART|Mult17|mult_core|romout[0][14]~3_combout  & (\UART|Add21~9  & VCC)) # (!\UART|Mult17|mult_core|romout[0][14]~3_combout  & (!\UART|Add21~9 )))) # (!\UART|Add20~12_combout  & 
// ((\UART|Mult17|mult_core|romout[0][14]~3_combout  & (!\UART|Add21~9 )) # (!\UART|Mult17|mult_core|romout[0][14]~3_combout  & ((\UART|Add21~9 ) # (GND)))))
// \UART|Add21~11  = CARRY((\UART|Add20~12_combout  & (!\UART|Mult17|mult_core|romout[0][14]~3_combout  & !\UART|Add21~9 )) # (!\UART|Add20~12_combout  & ((!\UART|Add21~9 ) # (!\UART|Mult17|mult_core|romout[0][14]~3_combout ))))

	.dataa(\UART|Add20~12_combout ),
	.datab(\UART|Mult17|mult_core|romout[0][14]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add21~9 ),
	.combout(\UART|Add21~10_combout ),
	.cout(\UART|Add21~11 ));
// synopsys translate_off
defparam \UART|Add21~10 .lut_mask = 16'h9617;
defparam \UART|Add21~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \UART|Add22~8 (
// Equation(s):
// \UART|Add22~8_combout  = ((\UART|Mult18|mult_core|romout[0][14]~2_combout  $ (\UART|Add21~10_combout  $ (!\UART|Add22~7 )))) # (GND)
// \UART|Add22~9  = CARRY((\UART|Mult18|mult_core|romout[0][14]~2_combout  & ((\UART|Add21~10_combout ) # (!\UART|Add22~7 ))) # (!\UART|Mult18|mult_core|romout[0][14]~2_combout  & (\UART|Add21~10_combout  & !\UART|Add22~7 )))

	.dataa(\UART|Mult18|mult_core|romout[0][14]~2_combout ),
	.datab(\UART|Add21~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add22~7 ),
	.combout(\UART|Add22~8_combout ),
	.cout(\UART|Add22~9 ));
// synopsys translate_off
defparam \UART|Add22~8 .lut_mask = 16'h698E;
defparam \UART|Add22~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \UART|Add23~6 (
// Equation(s):
// \UART|Add23~6_combout  = (\UART|Mult19|mult_core|romout[0][14]~1_combout  & ((\UART|Add22~8_combout  & (\UART|Add23~5  & VCC)) # (!\UART|Add22~8_combout  & (!\UART|Add23~5 )))) # (!\UART|Mult19|mult_core|romout[0][14]~1_combout  & ((\UART|Add22~8_combout  
// & (!\UART|Add23~5 )) # (!\UART|Add22~8_combout  & ((\UART|Add23~5 ) # (GND)))))
// \UART|Add23~7  = CARRY((\UART|Mult19|mult_core|romout[0][14]~1_combout  & (!\UART|Add22~8_combout  & !\UART|Add23~5 )) # (!\UART|Mult19|mult_core|romout[0][14]~1_combout  & ((!\UART|Add23~5 ) # (!\UART|Add22~8_combout ))))

	.dataa(\UART|Mult19|mult_core|romout[0][14]~1_combout ),
	.datab(\UART|Add22~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add23~5 ),
	.combout(\UART|Add23~6_combout ),
	.cout(\UART|Add23~7 ));
// synopsys translate_off
defparam \UART|Add23~6 .lut_mask = 16'h9617;
defparam \UART|Add23~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \UART|REG_B[14]~14 (
// Equation(s):
// \UART|REG_B[14]~14_combout  = (\UART|REG_A~24_combout  & ((\UART|Add23~6_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [14]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_B [14]),
	.datad(\UART|Add23~6_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[14]~14 .lut_mask = 16'hFA50;
defparam \UART|REG_B[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \UART|Selector165~0 (
// Equation(s):
// \UART|Selector165~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add23~6_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [14]))))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|Selector282~0_combout ),
	.datac(\UART|REG_B [14]),
	.datad(\UART|Add23~6_combout ),
	.cin(gnd),
	.combout(\UART|Selector165~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector165~0 .lut_mask = 16'h3210;
defparam \UART|Selector165~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N21
dffeas \UART|REG_B[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[14]~14_combout ),
	.asdata(\UART|Selector165~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[14] .is_wysiwyg = "true";
defparam \UART|REG_B[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \UART|Selector81~0 (
// Equation(s):
// \UART|Selector81~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [14]) # ((\UART|Selector95~0_combout  & \UART|REG_B_TMP [14])))) # (!\UART|Selector96~0_combout  & (\UART|Selector95~0_combout  & (\UART|REG_B_TMP [14])))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|Selector95~0_combout ),
	.datac(\UART|REG_B_TMP [14]),
	.datad(\UART|REG_B [14]),
	.cin(gnd),
	.combout(\UART|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector81~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N13
dffeas \UART|REG_B_TMP[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector81~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[14] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \UART|Mult19|mult_core|romout[0][15]~2 (
// Equation(s):
// \UART|Mult19|mult_core|romout[0][15]~2_combout  = (\UART|REGB_BCD [47] & ((\UART|REGB_BCD [46]) # ((\UART|REGB_BCD [44] & \UART|REGB_BCD [45])))) # (!\UART|REGB_BCD [47] & ((\UART|REGB_BCD [46] & ((!\UART|REGB_BCD [45]))) # (!\UART|REGB_BCD [46] & 
// ((\UART|REGB_BCD [44]) # (\UART|REGB_BCD [45])))))

	.dataa(\UART|REGB_BCD [47]),
	.datab(\UART|REGB_BCD [44]),
	.datac(\UART|REGB_BCD [46]),
	.datad(\UART|REGB_BCD [45]),
	.cin(gnd),
	.combout(\UART|Mult19|mult_core|romout[0][15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult19|mult_core|romout[0][15]~2 .lut_mask = 16'hADF4;
defparam \UART|Mult19|mult_core|romout[0][15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \UART|Mult16|mult_core|romout[0][15]~5 (
// Equation(s):
// \UART|Mult16|mult_core|romout[0][15]~5_combout  = (!\UART|REGB_BCD [32] & ((\UART|REGB_BCD [34]) # ((\UART|REGB_BCD [33]) # (\UART|REGB_BCD [35]))))

	.dataa(\UART|REGB_BCD [34]),
	.datab(\UART|REGB_BCD [32]),
	.datac(\UART|REGB_BCD [33]),
	.datad(\UART|REGB_BCD [35]),
	.cin(gnd),
	.combout(\UART|Mult16|mult_core|romout[0][15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult16|mult_core|romout[0][15]~5 .lut_mask = 16'h3332;
defparam \UART|Mult16|mult_core|romout[0][15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \UART|Mult14|mult_core|romout[0][15]~7 (
// Equation(s):
// \UART|Mult14|mult_core|romout[0][15]~7_combout  = (\UART|REGB_BCD [24] & (\UART|REGB_BCD [26])) # (!\UART|REGB_BCD [24] & ((\UART|REGB_BCD [26] & (\UART|REGB_BCD [25])) # (!\UART|REGB_BCD [26] & (!\UART|REGB_BCD [25] & \UART|REGB_BCD [27]))))

	.dataa(\UART|REGB_BCD [24]),
	.datab(\UART|REGB_BCD [26]),
	.datac(\UART|REGB_BCD [25]),
	.datad(\UART|REGB_BCD [27]),
	.cin(gnd),
	.combout(\UART|Mult14|mult_core|romout[0][15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult14|mult_core|romout[0][15]~7 .lut_mask = 16'hC9C8;
defparam \UART|Mult14|mult_core|romout[0][15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \UART|Mult13|mult_core|romout[0][15]~8 (
// Equation(s):
// \UART|Mult13|mult_core|romout[0][15]~8_combout  = (\UART|REGB_BCD [23] & ((\UART|REGB_BCD [21]) # ((\UART|REGB_BCD [22]) # (\UART|REGB_BCD [20]))))

	.dataa(\UART|REGB_BCD [23]),
	.datab(\UART|REGB_BCD [21]),
	.datac(\UART|REGB_BCD [22]),
	.datad(\UART|REGB_BCD [20]),
	.cin(gnd),
	.combout(\UART|Mult13|mult_core|romout[0][15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult13|mult_core|romout[0][15]~8 .lut_mask = 16'hAAA8;
defparam \UART|Mult13|mult_core|romout[0][15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \UART|Add16~22 (
// Equation(s):
// \UART|Add16~22_combout  = \UART|Add16~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add16~21 ),
	.combout(\UART|Add16~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add16~22 .lut_mask = 16'hF0F0;
defparam \UART|Add16~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \UART|Add17~20 (
// Equation(s):
// \UART|Add17~20_combout  = ((\UART|Mult13|mult_core|romout[0][15]~8_combout  $ (\UART|Add16~22_combout  $ (!\UART|Add17~19 )))) # (GND)
// \UART|Add17~21  = CARRY((\UART|Mult13|mult_core|romout[0][15]~8_combout  & ((\UART|Add16~22_combout ) # (!\UART|Add17~19 ))) # (!\UART|Mult13|mult_core|romout[0][15]~8_combout  & (\UART|Add16~22_combout  & !\UART|Add17~19 )))

	.dataa(\UART|Mult13|mult_core|romout[0][15]~8_combout ),
	.datab(\UART|Add16~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add17~19 ),
	.combout(\UART|Add17~20_combout ),
	.cout(\UART|Add17~21 ));
// synopsys translate_off
defparam \UART|Add17~20 .lut_mask = 16'h698E;
defparam \UART|Add17~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \UART|Add18~18 (
// Equation(s):
// \UART|Add18~18_combout  = (\UART|Mult14|mult_core|romout[0][15]~7_combout  & ((\UART|Add17~20_combout  & (\UART|Add18~17  & VCC)) # (!\UART|Add17~20_combout  & (!\UART|Add18~17 )))) # (!\UART|Mult14|mult_core|romout[0][15]~7_combout  & 
// ((\UART|Add17~20_combout  & (!\UART|Add18~17 )) # (!\UART|Add17~20_combout  & ((\UART|Add18~17 ) # (GND)))))
// \UART|Add18~19  = CARRY((\UART|Mult14|mult_core|romout[0][15]~7_combout  & (!\UART|Add17~20_combout  & !\UART|Add18~17 )) # (!\UART|Mult14|mult_core|romout[0][15]~7_combout  & ((!\UART|Add18~17 ) # (!\UART|Add17~20_combout ))))

	.dataa(\UART|Mult14|mult_core|romout[0][15]~7_combout ),
	.datab(\UART|Add17~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add18~17 ),
	.combout(\UART|Add18~18_combout ),
	.cout(\UART|Add18~19 ));
// synopsys translate_off
defparam \UART|Add18~18 .lut_mask = 16'h9617;
defparam \UART|Add18~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \UART|Mult15|mult_core|romout[0][15]~6 (
// Equation(s):
// \UART|Mult15|mult_core|romout[0][15]~6_combout  = (\UART|REGB_BCD [28] & (((\UART|REGB_BCD [29])))) # (!\UART|REGB_BCD [28] & (!\UART|REGB_BCD [29] & ((\UART|REGB_BCD [30]) # (\UART|REGB_BCD [31]))))

	.dataa(\UART|REGB_BCD [28]),
	.datab(\UART|REGB_BCD [30]),
	.datac(\UART|REGB_BCD [29]),
	.datad(\UART|REGB_BCD [31]),
	.cin(gnd),
	.combout(\UART|Mult15|mult_core|romout[0][15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult15|mult_core|romout[0][15]~6 .lut_mask = 16'hA5A4;
defparam \UART|Mult15|mult_core|romout[0][15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \UART|Add19~16 (
// Equation(s):
// \UART|Add19~16_combout  = ((\UART|Add18~18_combout  $ (\UART|Mult15|mult_core|romout[0][15]~6_combout  $ (!\UART|Add19~15 )))) # (GND)
// \UART|Add19~17  = CARRY((\UART|Add18~18_combout  & ((\UART|Mult15|mult_core|romout[0][15]~6_combout ) # (!\UART|Add19~15 ))) # (!\UART|Add18~18_combout  & (\UART|Mult15|mult_core|romout[0][15]~6_combout  & !\UART|Add19~15 )))

	.dataa(\UART|Add18~18_combout ),
	.datab(\UART|Mult15|mult_core|romout[0][15]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add19~15 ),
	.combout(\UART|Add19~16_combout ),
	.cout(\UART|Add19~17 ));
// synopsys translate_off
defparam \UART|Add19~16 .lut_mask = 16'h698E;
defparam \UART|Add19~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \UART|Add20~14 (
// Equation(s):
// \UART|Add20~14_combout  = (\UART|Mult16|mult_core|romout[0][15]~5_combout  & ((\UART|Add19~16_combout  & (\UART|Add20~13  & VCC)) # (!\UART|Add19~16_combout  & (!\UART|Add20~13 )))) # (!\UART|Mult16|mult_core|romout[0][15]~5_combout  & 
// ((\UART|Add19~16_combout  & (!\UART|Add20~13 )) # (!\UART|Add19~16_combout  & ((\UART|Add20~13 ) # (GND)))))
// \UART|Add20~15  = CARRY((\UART|Mult16|mult_core|romout[0][15]~5_combout  & (!\UART|Add19~16_combout  & !\UART|Add20~13 )) # (!\UART|Mult16|mult_core|romout[0][15]~5_combout  & ((!\UART|Add20~13 ) # (!\UART|Add19~16_combout ))))

	.dataa(\UART|Mult16|mult_core|romout[0][15]~5_combout ),
	.datab(\UART|Add19~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add20~13 ),
	.combout(\UART|Add20~14_combout ),
	.cout(\UART|Add20~15 ));
// synopsys translate_off
defparam \UART|Add20~14 .lut_mask = 16'h9617;
defparam \UART|Add20~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \UART|Mult17|mult_core|romout[0][15]~4 (
// Equation(s):
// \UART|Mult17|mult_core|romout[0][15]~4_combout  = (\UART|REGB_BCD [38]) # ((\UART|REGB_BCD [37]) # ((\UART|REGB_BCD [36]) # (\UART|REGB_BCD [39])))

	.dataa(\UART|REGB_BCD [38]),
	.datab(\UART|REGB_BCD [37]),
	.datac(\UART|REGB_BCD [36]),
	.datad(\UART|REGB_BCD [39]),
	.cin(gnd),
	.combout(\UART|Mult17|mult_core|romout[0][15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult17|mult_core|romout[0][15]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult17|mult_core|romout[0][15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \UART|Add21~12 (
// Equation(s):
// \UART|Add21~12_combout  = ((\UART|Add20~14_combout  $ (\UART|Mult17|mult_core|romout[0][15]~4_combout  $ (!\UART|Add21~11 )))) # (GND)
// \UART|Add21~13  = CARRY((\UART|Add20~14_combout  & ((\UART|Mult17|mult_core|romout[0][15]~4_combout ) # (!\UART|Add21~11 ))) # (!\UART|Add20~14_combout  & (\UART|Mult17|mult_core|romout[0][15]~4_combout  & !\UART|Add21~11 )))

	.dataa(\UART|Add20~14_combout ),
	.datab(\UART|Mult17|mult_core|romout[0][15]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add21~11 ),
	.combout(\UART|Add21~12_combout ),
	.cout(\UART|Add21~13 ));
// synopsys translate_off
defparam \UART|Add21~12 .lut_mask = 16'h698E;
defparam \UART|Add21~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \UART|Mult18|mult_core|romout[0][15]~3 (
// Equation(s):
// \UART|Mult18|mult_core|romout[0][15]~3_combout  = (\UART|REGB_BCD [43] & (!\UART|REGB_BCD [42] & ((!\UART|REGB_BCD [40]) # (!\UART|REGB_BCD [41])))) # (!\UART|REGB_BCD [43] & ((\UART|REGB_BCD [41]) # ((\UART|REGB_BCD [42]) # (\UART|REGB_BCD [40]))))

	.dataa(\UART|REGB_BCD [43]),
	.datab(\UART|REGB_BCD [41]),
	.datac(\UART|REGB_BCD [42]),
	.datad(\UART|REGB_BCD [40]),
	.cin(gnd),
	.combout(\UART|Mult18|mult_core|romout[0][15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult18|mult_core|romout[0][15]~3 .lut_mask = 16'h575E;
defparam \UART|Mult18|mult_core|romout[0][15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \UART|Add22~10 (
// Equation(s):
// \UART|Add22~10_combout  = (\UART|Add21~12_combout  & ((\UART|Mult18|mult_core|romout[0][15]~3_combout  & (\UART|Add22~9  & VCC)) # (!\UART|Mult18|mult_core|romout[0][15]~3_combout  & (!\UART|Add22~9 )))) # (!\UART|Add21~12_combout  & 
// ((\UART|Mult18|mult_core|romout[0][15]~3_combout  & (!\UART|Add22~9 )) # (!\UART|Mult18|mult_core|romout[0][15]~3_combout  & ((\UART|Add22~9 ) # (GND)))))
// \UART|Add22~11  = CARRY((\UART|Add21~12_combout  & (!\UART|Mult18|mult_core|romout[0][15]~3_combout  & !\UART|Add22~9 )) # (!\UART|Add21~12_combout  & ((!\UART|Add22~9 ) # (!\UART|Mult18|mult_core|romout[0][15]~3_combout ))))

	.dataa(\UART|Add21~12_combout ),
	.datab(\UART|Mult18|mult_core|romout[0][15]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add22~9 ),
	.combout(\UART|Add22~10_combout ),
	.cout(\UART|Add22~11 ));
// synopsys translate_off
defparam \UART|Add22~10 .lut_mask = 16'h9617;
defparam \UART|Add22~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \UART|Add23~8 (
// Equation(s):
// \UART|Add23~8_combout  = ((\UART|Mult19|mult_core|romout[0][15]~2_combout  $ (\UART|Add22~10_combout  $ (!\UART|Add23~7 )))) # (GND)
// \UART|Add23~9  = CARRY((\UART|Mult19|mult_core|romout[0][15]~2_combout  & ((\UART|Add22~10_combout ) # (!\UART|Add23~7 ))) # (!\UART|Mult19|mult_core|romout[0][15]~2_combout  & (\UART|Add22~10_combout  & !\UART|Add23~7 )))

	.dataa(\UART|Mult19|mult_core|romout[0][15]~2_combout ),
	.datab(\UART|Add22~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add23~7 ),
	.combout(\UART|Add23~8_combout ),
	.cout(\UART|Add23~9 ));
// synopsys translate_off
defparam \UART|Add23~8 .lut_mask = 16'h698E;
defparam \UART|Add23~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \UART|REG_B[15]~15 (
// Equation(s):
// \UART|REG_B[15]~15_combout  = (\UART|REG_A~24_combout  & (\UART|Add23~8_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_B [15])))

	.dataa(\UART|Add23~8_combout ),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|REG_B [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|REG_B[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[15]~15 .lut_mask = 16'hB8B8;
defparam \UART|REG_B[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \UART|Selector164~0 (
// Equation(s):
// \UART|Selector164~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add23~8_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [15]))))

	.dataa(\UART|Selector282~0_combout ),
	.datab(\UART|REG_B [15]),
	.datac(\UART|Add23~8_combout ),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|Selector164~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector164~0 .lut_mask = 16'h5044;
defparam \UART|Selector164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \UART|REG_B[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[15]~15_combout ),
	.asdata(\UART|Selector164~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[15] .is_wysiwyg = "true";
defparam \UART|REG_B[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \UART|Selector80~0 (
// Equation(s):
// \UART|Selector80~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [15]) # ((\UART|Selector95~0_combout  & \UART|REG_B_TMP [15])))) # (!\UART|Selector96~0_combout  & (\UART|Selector95~0_combout  & (\UART|REG_B_TMP [15])))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|Selector95~0_combout ),
	.datac(\UART|REG_B_TMP [15]),
	.datad(\UART|REG_B [15]),
	.cin(gnd),
	.combout(\UART|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector80~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \UART|REG_B_TMP[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[15] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \UART|Equal0~8 (
// Equation(s):
// \UART|Equal0~8_combout  = (\UART|REG_B_TMP [14] & (\UART|REG_B [14] & (\UART|REG_B [15] $ (!\UART|REG_B_TMP [15])))) # (!\UART|REG_B_TMP [14] & (!\UART|REG_B [14] & (\UART|REG_B [15] $ (!\UART|REG_B_TMP [15]))))

	.dataa(\UART|REG_B_TMP [14]),
	.datab(\UART|REG_B [15]),
	.datac(\UART|REG_B [14]),
	.datad(\UART|REG_B_TMP [15]),
	.cin(gnd),
	.combout(\UART|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~8 .lut_mask = 16'h8421;
defparam \UART|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \UART|Equal0~9 (
// Equation(s):
// \UART|Equal0~9_combout  = (\UART|Equal0~5_combout  & (\UART|Equal0~6_combout  & (\UART|Equal0~7_combout  & \UART|Equal0~8_combout )))

	.dataa(\UART|Equal0~5_combout ),
	.datab(\UART|Equal0~6_combout ),
	.datac(\UART|Equal0~7_combout ),
	.datad(\UART|Equal0~8_combout ),
	.cin(gnd),
	.combout(\UART|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~9 .lut_mask = 16'h8000;
defparam \UART|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \UART|Mult19|mult_core|romout[0][20]~7 (
// Equation(s):
// \UART|Mult19|mult_core|romout[0][20]~7_combout  = (\UART|REGB_BCD [44] & (((\UART|REGB_BCD [46])))) # (!\UART|REGB_BCD [44] & ((\UART|REGB_BCD [46] & ((\UART|REGB_BCD [45]))) # (!\UART|REGB_BCD [46] & (\UART|REGB_BCD [47] & !\UART|REGB_BCD [45]))))

	.dataa(\UART|REGB_BCD [47]),
	.datab(\UART|REGB_BCD [44]),
	.datac(\UART|REGB_BCD [46]),
	.datad(\UART|REGB_BCD [45]),
	.cin(gnd),
	.combout(\UART|Mult19|mult_core|romout[0][20]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult19|mult_core|romout[0][20]~7 .lut_mask = 16'hF0C2;
defparam \UART|Mult19|mult_core|romout[0][20]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \UART|Mult17|mult_core|romout[0][19]~8 (
// Equation(s):
// \UART|Mult17|mult_core|romout[0][19]~8_combout  = (\UART|REGB_BCD [39] & ((\UART|REGB_BCD [38]) # ((\UART|REGB_BCD [37]) # (\UART|REGB_BCD [36]))))

	.dataa(\UART|REGB_BCD [38]),
	.datab(\UART|REGB_BCD [37]),
	.datac(\UART|REGB_BCD [36]),
	.datad(\UART|REGB_BCD [39]),
	.cin(gnd),
	.combout(\UART|Mult17|mult_core|romout[0][19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult17|mult_core|romout[0][19]~8 .lut_mask = 16'hFE00;
defparam \UART|Mult17|mult_core|romout[0][19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \UART|Mult15|mult_core|romout[0][17]~8 (
// Equation(s):
// \UART|Mult15|mult_core|romout[0][17]~8_combout  = (\UART|REGB_BCD [31] & ((\UART|REGB_BCD [28]) # ((\UART|REGB_BCD [30]) # (\UART|REGB_BCD [29]))))

	.dataa(\UART|REGB_BCD [28]),
	.datab(\UART|REGB_BCD [30]),
	.datac(\UART|REGB_BCD [29]),
	.datad(\UART|REGB_BCD [31]),
	.cin(gnd),
	.combout(\UART|Mult15|mult_core|romout[0][17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult15|mult_core|romout[0][17]~8 .lut_mask = 16'hFE00;
defparam \UART|Mult15|mult_core|romout[0][17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \UART|Mult14|mult_core|romout[0][16]~8 (
// Equation(s):
// \UART|Mult14|mult_core|romout[0][16]~8_combout  = (\UART|REGB_BCD [27] & ((\UART|REGB_BCD [24]) # ((\UART|REGB_BCD [26]) # (\UART|REGB_BCD [25]))))

	.dataa(\UART|REGB_BCD [24]),
	.datab(\UART|REGB_BCD [26]),
	.datac(\UART|REGB_BCD [25]),
	.datad(\UART|REGB_BCD [27]),
	.cin(gnd),
	.combout(\UART|Mult14|mult_core|romout[0][16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult14|mult_core|romout[0][16]~8 .lut_mask = 16'hFE00;
defparam \UART|Mult14|mult_core|romout[0][16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \UART|Add17~22 (
// Equation(s):
// \UART|Add17~22_combout  = \UART|Add17~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add17~21 ),
	.combout(\UART|Add17~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add17~22 .lut_mask = 16'hF0F0;
defparam \UART|Add17~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \UART|Add18~20 (
// Equation(s):
// \UART|Add18~20_combout  = ((\UART|Mult14|mult_core|romout[0][16]~8_combout  $ (\UART|Add17~22_combout  $ (!\UART|Add18~19 )))) # (GND)
// \UART|Add18~21  = CARRY((\UART|Mult14|mult_core|romout[0][16]~8_combout  & ((\UART|Add17~22_combout ) # (!\UART|Add18~19 ))) # (!\UART|Mult14|mult_core|romout[0][16]~8_combout  & (\UART|Add17~22_combout  & !\UART|Add18~19 )))

	.dataa(\UART|Mult14|mult_core|romout[0][16]~8_combout ),
	.datab(\UART|Add17~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add18~19 ),
	.combout(\UART|Add18~20_combout ),
	.cout(\UART|Add18~21 ));
// synopsys translate_off
defparam \UART|Add18~20 .lut_mask = 16'h698E;
defparam \UART|Add18~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \UART|Add18~22 (
// Equation(s):
// \UART|Add18~22_combout  = \UART|Add18~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add18~21 ),
	.combout(\UART|Add18~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add18~22 .lut_mask = 16'hF0F0;
defparam \UART|Add18~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \UART|Mult15|mult_core|romout[0][16]~7 (
// Equation(s):
// \UART|Mult15|mult_core|romout[0][16]~7_combout  = (\UART|REGB_BCD [28] & (\UART|REGB_BCD [30])) # (!\UART|REGB_BCD [28] & ((\UART|REGB_BCD [30] & (\UART|REGB_BCD [29])) # (!\UART|REGB_BCD [30] & (!\UART|REGB_BCD [29] & \UART|REGB_BCD [31]))))

	.dataa(\UART|REGB_BCD [28]),
	.datab(\UART|REGB_BCD [30]),
	.datac(\UART|REGB_BCD [29]),
	.datad(\UART|REGB_BCD [31]),
	.cin(gnd),
	.combout(\UART|Mult15|mult_core|romout[0][16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult15|mult_core|romout[0][16]~7 .lut_mask = 16'hC9C8;
defparam \UART|Mult15|mult_core|romout[0][16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \UART|Add19~18 (
// Equation(s):
// \UART|Add19~18_combout  = (\UART|Mult15|mult_core|romout[0][16]~7_combout  & ((\UART|Add18~20_combout  & (\UART|Add19~17  & VCC)) # (!\UART|Add18~20_combout  & (!\UART|Add19~17 )))) # (!\UART|Mult15|mult_core|romout[0][16]~7_combout  & 
// ((\UART|Add18~20_combout  & (!\UART|Add19~17 )) # (!\UART|Add18~20_combout  & ((\UART|Add19~17 ) # (GND)))))
// \UART|Add19~19  = CARRY((\UART|Mult15|mult_core|romout[0][16]~7_combout  & (!\UART|Add18~20_combout  & !\UART|Add19~17 )) # (!\UART|Mult15|mult_core|romout[0][16]~7_combout  & ((!\UART|Add19~17 ) # (!\UART|Add18~20_combout ))))

	.dataa(\UART|Mult15|mult_core|romout[0][16]~7_combout ),
	.datab(\UART|Add18~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add19~17 ),
	.combout(\UART|Add19~18_combout ),
	.cout(\UART|Add19~19 ));
// synopsys translate_off
defparam \UART|Add19~18 .lut_mask = 16'h9617;
defparam \UART|Add19~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \UART|Add19~20 (
// Equation(s):
// \UART|Add19~20_combout  = ((\UART|Mult15|mult_core|romout[0][17]~8_combout  $ (\UART|Add18~22_combout  $ (!\UART|Add19~19 )))) # (GND)
// \UART|Add19~21  = CARRY((\UART|Mult15|mult_core|romout[0][17]~8_combout  & ((\UART|Add18~22_combout ) # (!\UART|Add19~19 ))) # (!\UART|Mult15|mult_core|romout[0][17]~8_combout  & (\UART|Add18~22_combout  & !\UART|Add19~19 )))

	.dataa(\UART|Mult15|mult_core|romout[0][17]~8_combout ),
	.datab(\UART|Add18~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add19~19 ),
	.combout(\UART|Add19~20_combout ),
	.cout(\UART|Add19~21 ));
// synopsys translate_off
defparam \UART|Add19~20 .lut_mask = 16'h698E;
defparam \UART|Add19~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \UART|Add19~22 (
// Equation(s):
// \UART|Add19~22_combout  = \UART|Add19~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add19~21 ),
	.combout(\UART|Add19~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add19~22 .lut_mask = 16'hF0F0;
defparam \UART|Add19~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \UART|Mult16|mult_core|romout[0][18]~8 (
// Equation(s):
// \UART|Mult16|mult_core|romout[0][18]~8_combout  = (\UART|REGB_BCD [35] & ((\UART|REGB_BCD [34]) # ((\UART|REGB_BCD [32]) # (\UART|REGB_BCD [33]))))

	.dataa(\UART|REGB_BCD [34]),
	.datab(\UART|REGB_BCD [32]),
	.datac(\UART|REGB_BCD [33]),
	.datad(\UART|REGB_BCD [35]),
	.cin(gnd),
	.combout(\UART|Mult16|mult_core|romout[0][18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult16|mult_core|romout[0][18]~8 .lut_mask = 16'hFE00;
defparam \UART|Mult16|mult_core|romout[0][18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \UART|Mult16|mult_core|romout[0][17]~7 (
// Equation(s):
// \UART|Mult16|mult_core|romout[0][17]~7_combout  = (\UART|REGB_BCD [34] & ((\UART|REGB_BCD [32]) # ((\UART|REGB_BCD [33])))) # (!\UART|REGB_BCD [34] & (!\UART|REGB_BCD [32] & (!\UART|REGB_BCD [33] & \UART|REGB_BCD [35])))

	.dataa(\UART|REGB_BCD [34]),
	.datab(\UART|REGB_BCD [32]),
	.datac(\UART|REGB_BCD [33]),
	.datad(\UART|REGB_BCD [35]),
	.cin(gnd),
	.combout(\UART|Mult16|mult_core|romout[0][17]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult16|mult_core|romout[0][17]~7 .lut_mask = 16'hA9A8;
defparam \UART|Mult16|mult_core|romout[0][17]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \UART|Mult16|mult_core|romout[0][16]~6 (
// Equation(s):
// \UART|Mult16|mult_core|romout[0][16]~6_combout  = (\UART|REGB_BCD [32] & (((\UART|REGB_BCD [33])))) # (!\UART|REGB_BCD [32] & (!\UART|REGB_BCD [33] & ((\UART|REGB_BCD [34]) # (\UART|REGB_BCD [35]))))

	.dataa(\UART|REGB_BCD [34]),
	.datab(\UART|REGB_BCD [32]),
	.datac(\UART|REGB_BCD [33]),
	.datad(\UART|REGB_BCD [35]),
	.cin(gnd),
	.combout(\UART|Mult16|mult_core|romout[0][16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult16|mult_core|romout[0][16]~6 .lut_mask = 16'hC3C2;
defparam \UART|Mult16|mult_core|romout[0][16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \UART|Add20~16 (
// Equation(s):
// \UART|Add20~16_combout  = ((\UART|Add19~18_combout  $ (\UART|Mult16|mult_core|romout[0][16]~6_combout  $ (!\UART|Add20~15 )))) # (GND)
// \UART|Add20~17  = CARRY((\UART|Add19~18_combout  & ((\UART|Mult16|mult_core|romout[0][16]~6_combout ) # (!\UART|Add20~15 ))) # (!\UART|Add19~18_combout  & (\UART|Mult16|mult_core|romout[0][16]~6_combout  & !\UART|Add20~15 )))

	.dataa(\UART|Add19~18_combout ),
	.datab(\UART|Mult16|mult_core|romout[0][16]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add20~15 ),
	.combout(\UART|Add20~16_combout ),
	.cout(\UART|Add20~17 ));
// synopsys translate_off
defparam \UART|Add20~16 .lut_mask = 16'h698E;
defparam \UART|Add20~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \UART|Add20~18 (
// Equation(s):
// \UART|Add20~18_combout  = (\UART|Mult16|mult_core|romout[0][17]~7_combout  & ((\UART|Add19~20_combout  & (\UART|Add20~17  & VCC)) # (!\UART|Add19~20_combout  & (!\UART|Add20~17 )))) # (!\UART|Mult16|mult_core|romout[0][17]~7_combout  & 
// ((\UART|Add19~20_combout  & (!\UART|Add20~17 )) # (!\UART|Add19~20_combout  & ((\UART|Add20~17 ) # (GND)))))
// \UART|Add20~19  = CARRY((\UART|Mult16|mult_core|romout[0][17]~7_combout  & (!\UART|Add19~20_combout  & !\UART|Add20~17 )) # (!\UART|Mult16|mult_core|romout[0][17]~7_combout  & ((!\UART|Add20~17 ) # (!\UART|Add19~20_combout ))))

	.dataa(\UART|Mult16|mult_core|romout[0][17]~7_combout ),
	.datab(\UART|Add19~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add20~17 ),
	.combout(\UART|Add20~18_combout ),
	.cout(\UART|Add20~19 ));
// synopsys translate_off
defparam \UART|Add20~18 .lut_mask = 16'h9617;
defparam \UART|Add20~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \UART|Add20~20 (
// Equation(s):
// \UART|Add20~20_combout  = ((\UART|Add19~22_combout  $ (\UART|Mult16|mult_core|romout[0][18]~8_combout  $ (!\UART|Add20~19 )))) # (GND)
// \UART|Add20~21  = CARRY((\UART|Add19~22_combout  & ((\UART|Mult16|mult_core|romout[0][18]~8_combout ) # (!\UART|Add20~19 ))) # (!\UART|Add19~22_combout  & (\UART|Mult16|mult_core|romout[0][18]~8_combout  & !\UART|Add20~19 )))

	.dataa(\UART|Add19~22_combout ),
	.datab(\UART|Mult16|mult_core|romout[0][18]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add20~19 ),
	.combout(\UART|Add20~20_combout ),
	.cout(\UART|Add20~21 ));
// synopsys translate_off
defparam \UART|Add20~20 .lut_mask = 16'h698E;
defparam \UART|Add20~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \UART|Add20~22 (
// Equation(s):
// \UART|Add20~22_combout  = \UART|Add20~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add20~21 ),
	.combout(\UART|Add20~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add20~22 .lut_mask = 16'hF0F0;
defparam \UART|Add20~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \UART|Mult17|mult_core|romout[0][18]~7 (
// Equation(s):
// \UART|Mult17|mult_core|romout[0][18]~7_combout  = (\UART|REGB_BCD [36] & (\UART|REGB_BCD [38])) # (!\UART|REGB_BCD [36] & ((\UART|REGB_BCD [38] & (\UART|REGB_BCD [37])) # (!\UART|REGB_BCD [38] & (!\UART|REGB_BCD [37] & \UART|REGB_BCD [39]))))

	.dataa(\UART|REGB_BCD [36]),
	.datab(\UART|REGB_BCD [38]),
	.datac(\UART|REGB_BCD [37]),
	.datad(\UART|REGB_BCD [39]),
	.cin(gnd),
	.combout(\UART|Mult17|mult_core|romout[0][18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult17|mult_core|romout[0][18]~7 .lut_mask = 16'hC9C8;
defparam \UART|Mult17|mult_core|romout[0][18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \UART|Mult17|mult_core|romout[0][17]~6 (
// Equation(s):
// \UART|Mult17|mult_core|romout[0][17]~6_combout  = (\UART|REGB_BCD [37] & (((\UART|REGB_BCD [36])))) # (!\UART|REGB_BCD [37] & (!\UART|REGB_BCD [36] & ((\UART|REGB_BCD [38]) # (\UART|REGB_BCD [39]))))

	.dataa(\UART|REGB_BCD [38]),
	.datab(\UART|REGB_BCD [37]),
	.datac(\UART|REGB_BCD [36]),
	.datad(\UART|REGB_BCD [39]),
	.cin(gnd),
	.combout(\UART|Mult17|mult_core|romout[0][17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult17|mult_core|romout[0][17]~6 .lut_mask = 16'hC3C2;
defparam \UART|Mult17|mult_core|romout[0][17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \UART|Mult17|mult_core|romout[0][16]~5 (
// Equation(s):
// \UART|Mult17|mult_core|romout[0][16]~5_combout  = (!\UART|REGB_BCD [36] & ((\UART|REGB_BCD [38]) # ((\UART|REGB_BCD [37]) # (\UART|REGB_BCD [39]))))

	.dataa(\UART|REGB_BCD [36]),
	.datab(\UART|REGB_BCD [38]),
	.datac(\UART|REGB_BCD [37]),
	.datad(\UART|REGB_BCD [39]),
	.cin(gnd),
	.combout(\UART|Mult17|mult_core|romout[0][16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult17|mult_core|romout[0][16]~5 .lut_mask = 16'h5554;
defparam \UART|Mult17|mult_core|romout[0][16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \UART|Add21~14 (
// Equation(s):
// \UART|Add21~14_combout  = (\UART|Add20~16_combout  & ((\UART|Mult17|mult_core|romout[0][16]~5_combout  & (\UART|Add21~13  & VCC)) # (!\UART|Mult17|mult_core|romout[0][16]~5_combout  & (!\UART|Add21~13 )))) # (!\UART|Add20~16_combout  & 
// ((\UART|Mult17|mult_core|romout[0][16]~5_combout  & (!\UART|Add21~13 )) # (!\UART|Mult17|mult_core|romout[0][16]~5_combout  & ((\UART|Add21~13 ) # (GND)))))
// \UART|Add21~15  = CARRY((\UART|Add20~16_combout  & (!\UART|Mult17|mult_core|romout[0][16]~5_combout  & !\UART|Add21~13 )) # (!\UART|Add20~16_combout  & ((!\UART|Add21~13 ) # (!\UART|Mult17|mult_core|romout[0][16]~5_combout ))))

	.dataa(\UART|Add20~16_combout ),
	.datab(\UART|Mult17|mult_core|romout[0][16]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add21~13 ),
	.combout(\UART|Add21~14_combout ),
	.cout(\UART|Add21~15 ));
// synopsys translate_off
defparam \UART|Add21~14 .lut_mask = 16'h9617;
defparam \UART|Add21~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \UART|Add21~16 (
// Equation(s):
// \UART|Add21~16_combout  = ((\UART|Mult17|mult_core|romout[0][17]~6_combout  $ (\UART|Add20~18_combout  $ (!\UART|Add21~15 )))) # (GND)
// \UART|Add21~17  = CARRY((\UART|Mult17|mult_core|romout[0][17]~6_combout  & ((\UART|Add20~18_combout ) # (!\UART|Add21~15 ))) # (!\UART|Mult17|mult_core|romout[0][17]~6_combout  & (\UART|Add20~18_combout  & !\UART|Add21~15 )))

	.dataa(\UART|Mult17|mult_core|romout[0][17]~6_combout ),
	.datab(\UART|Add20~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add21~15 ),
	.combout(\UART|Add21~16_combout ),
	.cout(\UART|Add21~17 ));
// synopsys translate_off
defparam \UART|Add21~16 .lut_mask = 16'h698E;
defparam \UART|Add21~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \UART|Add21~18 (
// Equation(s):
// \UART|Add21~18_combout  = (\UART|Add20~20_combout  & ((\UART|Mult17|mult_core|romout[0][18]~7_combout  & (\UART|Add21~17  & VCC)) # (!\UART|Mult17|mult_core|romout[0][18]~7_combout  & (!\UART|Add21~17 )))) # (!\UART|Add20~20_combout  & 
// ((\UART|Mult17|mult_core|romout[0][18]~7_combout  & (!\UART|Add21~17 )) # (!\UART|Mult17|mult_core|romout[0][18]~7_combout  & ((\UART|Add21~17 ) # (GND)))))
// \UART|Add21~19  = CARRY((\UART|Add20~20_combout  & (!\UART|Mult17|mult_core|romout[0][18]~7_combout  & !\UART|Add21~17 )) # (!\UART|Add20~20_combout  & ((!\UART|Add21~17 ) # (!\UART|Mult17|mult_core|romout[0][18]~7_combout ))))

	.dataa(\UART|Add20~20_combout ),
	.datab(\UART|Mult17|mult_core|romout[0][18]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add21~17 ),
	.combout(\UART|Add21~18_combout ),
	.cout(\UART|Add21~19 ));
// synopsys translate_off
defparam \UART|Add21~18 .lut_mask = 16'h9617;
defparam \UART|Add21~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \UART|Add21~20 (
// Equation(s):
// \UART|Add21~20_combout  = ((\UART|Mult17|mult_core|romout[0][19]~8_combout  $ (\UART|Add20~22_combout  $ (!\UART|Add21~19 )))) # (GND)
// \UART|Add21~21  = CARRY((\UART|Mult17|mult_core|romout[0][19]~8_combout  & ((\UART|Add20~22_combout ) # (!\UART|Add21~19 ))) # (!\UART|Mult17|mult_core|romout[0][19]~8_combout  & (\UART|Add20~22_combout  & !\UART|Add21~19 )))

	.dataa(\UART|Mult17|mult_core|romout[0][19]~8_combout ),
	.datab(\UART|Add20~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add21~19 ),
	.combout(\UART|Add21~20_combout ),
	.cout(\UART|Add21~21 ));
// synopsys translate_off
defparam \UART|Add21~20 .lut_mask = 16'h698E;
defparam \UART|Add21~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \UART|Add21~22 (
// Equation(s):
// \UART|Add21~22_combout  = \UART|Add21~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add21~21 ),
	.combout(\UART|Add21~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add21~22 .lut_mask = 16'hF0F0;
defparam \UART|Add21~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \UART|Mult18|mult_core|romout[0][20]~8 (
// Equation(s):
// \UART|Mult18|mult_core|romout[0][20]~8_combout  = (\UART|REGB_BCD [43] & ((\UART|REGB_BCD [41]) # ((\UART|REGB_BCD [42]) # (\UART|REGB_BCD [40]))))

	.dataa(\UART|REGB_BCD [43]),
	.datab(\UART|REGB_BCD [41]),
	.datac(\UART|REGB_BCD [42]),
	.datad(\UART|REGB_BCD [40]),
	.cin(gnd),
	.combout(\UART|Mult18|mult_core|romout[0][20]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult18|mult_core|romout[0][20]~8 .lut_mask = 16'hAAA8;
defparam \UART|Mult18|mult_core|romout[0][20]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \UART|Mult18|mult_core|romout[0][19]~7 (
// Equation(s):
// \UART|Mult18|mult_core|romout[0][19]~7_combout  = (\UART|REGB_BCD [42] & ((\UART|REGB_BCD [41]) # ((\UART|REGB_BCD [40])))) # (!\UART|REGB_BCD [42] & (!\UART|REGB_BCD [41] & (\UART|REGB_BCD [43] & !\UART|REGB_BCD [40])))

	.dataa(\UART|REGB_BCD [42]),
	.datab(\UART|REGB_BCD [41]),
	.datac(\UART|REGB_BCD [43]),
	.datad(\UART|REGB_BCD [40]),
	.cin(gnd),
	.combout(\UART|Mult18|mult_core|romout[0][19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult18|mult_core|romout[0][19]~7 .lut_mask = 16'hAA98;
defparam \UART|Mult18|mult_core|romout[0][19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \UART|Mult18|mult_core|romout[0][18]~6 (
// Equation(s):
// \UART|Mult18|mult_core|romout[0][18]~6_combout  = (\UART|REGB_BCD [41] & (((\UART|REGB_BCD [40])))) # (!\UART|REGB_BCD [41] & (!\UART|REGB_BCD [40] & ((\UART|REGB_BCD [42]) # (\UART|REGB_BCD [43]))))

	.dataa(\UART|REGB_BCD [42]),
	.datab(\UART|REGB_BCD [41]),
	.datac(\UART|REGB_BCD [43]),
	.datad(\UART|REGB_BCD [40]),
	.cin(gnd),
	.combout(\UART|Mult18|mult_core|romout[0][18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult18|mult_core|romout[0][18]~6 .lut_mask = 16'hCC32;
defparam \UART|Mult18|mult_core|romout[0][18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \UART|Mult18|mult_core|romout[0][17]~5 (
// Equation(s):
// \UART|Mult18|mult_core|romout[0][17]~5_combout  = (!\UART|REGB_BCD [40] & ((\UART|REGB_BCD [43]) # ((\UART|REGB_BCD [42]) # (\UART|REGB_BCD [41]))))

	.dataa(\UART|REGB_BCD [43]),
	.datab(\UART|REGB_BCD [42]),
	.datac(\UART|REGB_BCD [40]),
	.datad(\UART|REGB_BCD [41]),
	.cin(gnd),
	.combout(\UART|Mult18|mult_core|romout[0][17]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult18|mult_core|romout[0][17]~5 .lut_mask = 16'h0F0E;
defparam \UART|Mult18|mult_core|romout[0][17]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \UART|Mult18|mult_core|romout[0][16]~4 (
// Equation(s):
// \UART|Mult18|mult_core|romout[0][16]~4_combout  = (\UART|REGB_BCD [43]) # ((\UART|REGB_BCD [42]) # ((\UART|REGB_BCD [40]) # (\UART|REGB_BCD [41])))

	.dataa(\UART|REGB_BCD [43]),
	.datab(\UART|REGB_BCD [42]),
	.datac(\UART|REGB_BCD [40]),
	.datad(\UART|REGB_BCD [41]),
	.cin(gnd),
	.combout(\UART|Mult18|mult_core|romout[0][16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult18|mult_core|romout[0][16]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult18|mult_core|romout[0][16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \UART|Add22~12 (
// Equation(s):
// \UART|Add22~12_combout  = ((\UART|Add21~14_combout  $ (\UART|Mult18|mult_core|romout[0][16]~4_combout  $ (!\UART|Add22~11 )))) # (GND)
// \UART|Add22~13  = CARRY((\UART|Add21~14_combout  & ((\UART|Mult18|mult_core|romout[0][16]~4_combout ) # (!\UART|Add22~11 ))) # (!\UART|Add21~14_combout  & (\UART|Mult18|mult_core|romout[0][16]~4_combout  & !\UART|Add22~11 )))

	.dataa(\UART|Add21~14_combout ),
	.datab(\UART|Mult18|mult_core|romout[0][16]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add22~11 ),
	.combout(\UART|Add22~12_combout ),
	.cout(\UART|Add22~13 ));
// synopsys translate_off
defparam \UART|Add22~12 .lut_mask = 16'h698E;
defparam \UART|Add22~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \UART|Add22~14 (
// Equation(s):
// \UART|Add22~14_combout  = (\UART|Add21~16_combout  & ((\UART|Mult18|mult_core|romout[0][17]~5_combout  & (\UART|Add22~13  & VCC)) # (!\UART|Mult18|mult_core|romout[0][17]~5_combout  & (!\UART|Add22~13 )))) # (!\UART|Add21~16_combout  & 
// ((\UART|Mult18|mult_core|romout[0][17]~5_combout  & (!\UART|Add22~13 )) # (!\UART|Mult18|mult_core|romout[0][17]~5_combout  & ((\UART|Add22~13 ) # (GND)))))
// \UART|Add22~15  = CARRY((\UART|Add21~16_combout  & (!\UART|Mult18|mult_core|romout[0][17]~5_combout  & !\UART|Add22~13 )) # (!\UART|Add21~16_combout  & ((!\UART|Add22~13 ) # (!\UART|Mult18|mult_core|romout[0][17]~5_combout ))))

	.dataa(\UART|Add21~16_combout ),
	.datab(\UART|Mult18|mult_core|romout[0][17]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add22~13 ),
	.combout(\UART|Add22~14_combout ),
	.cout(\UART|Add22~15 ));
// synopsys translate_off
defparam \UART|Add22~14 .lut_mask = 16'h9617;
defparam \UART|Add22~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \UART|Add22~16 (
// Equation(s):
// \UART|Add22~16_combout  = ((\UART|Add21~18_combout  $ (\UART|Mult18|mult_core|romout[0][18]~6_combout  $ (!\UART|Add22~15 )))) # (GND)
// \UART|Add22~17  = CARRY((\UART|Add21~18_combout  & ((\UART|Mult18|mult_core|romout[0][18]~6_combout ) # (!\UART|Add22~15 ))) # (!\UART|Add21~18_combout  & (\UART|Mult18|mult_core|romout[0][18]~6_combout  & !\UART|Add22~15 )))

	.dataa(\UART|Add21~18_combout ),
	.datab(\UART|Mult18|mult_core|romout[0][18]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add22~15 ),
	.combout(\UART|Add22~16_combout ),
	.cout(\UART|Add22~17 ));
// synopsys translate_off
defparam \UART|Add22~16 .lut_mask = 16'h698E;
defparam \UART|Add22~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \UART|Add22~18 (
// Equation(s):
// \UART|Add22~18_combout  = (\UART|Add21~20_combout  & ((\UART|Mult18|mult_core|romout[0][19]~7_combout  & (\UART|Add22~17  & VCC)) # (!\UART|Mult18|mult_core|romout[0][19]~7_combout  & (!\UART|Add22~17 )))) # (!\UART|Add21~20_combout  & 
// ((\UART|Mult18|mult_core|romout[0][19]~7_combout  & (!\UART|Add22~17 )) # (!\UART|Mult18|mult_core|romout[0][19]~7_combout  & ((\UART|Add22~17 ) # (GND)))))
// \UART|Add22~19  = CARRY((\UART|Add21~20_combout  & (!\UART|Mult18|mult_core|romout[0][19]~7_combout  & !\UART|Add22~17 )) # (!\UART|Add21~20_combout  & ((!\UART|Add22~17 ) # (!\UART|Mult18|mult_core|romout[0][19]~7_combout ))))

	.dataa(\UART|Add21~20_combout ),
	.datab(\UART|Mult18|mult_core|romout[0][19]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add22~17 ),
	.combout(\UART|Add22~18_combout ),
	.cout(\UART|Add22~19 ));
// synopsys translate_off
defparam \UART|Add22~18 .lut_mask = 16'h9617;
defparam \UART|Add22~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \UART|Add22~20 (
// Equation(s):
// \UART|Add22~20_combout  = ((\UART|Add21~22_combout  $ (\UART|Mult18|mult_core|romout[0][20]~8_combout  $ (!\UART|Add22~19 )))) # (GND)
// \UART|Add22~21  = CARRY((\UART|Add21~22_combout  & ((\UART|Mult18|mult_core|romout[0][20]~8_combout ) # (!\UART|Add22~19 ))) # (!\UART|Add21~22_combout  & (\UART|Mult18|mult_core|romout[0][20]~8_combout  & !\UART|Add22~19 )))

	.dataa(\UART|Add21~22_combout ),
	.datab(\UART|Mult18|mult_core|romout[0][20]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add22~19 ),
	.combout(\UART|Add22~20_combout ),
	.cout(\UART|Add22~21 ));
// synopsys translate_off
defparam \UART|Add22~20 .lut_mask = 16'h698E;
defparam \UART|Add22~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \UART|Mult19|mult_core|romout[0][19]~6 (
// Equation(s):
// \UART|Mult19|mult_core|romout[0][19]~6_combout  = (\UART|REGB_BCD [44] & (((\UART|REGB_BCD [45])))) # (!\UART|REGB_BCD [44] & (!\UART|REGB_BCD [45] & ((\UART|REGB_BCD [47]) # (\UART|REGB_BCD [46]))))

	.dataa(\UART|REGB_BCD [47]),
	.datab(\UART|REGB_BCD [44]),
	.datac(\UART|REGB_BCD [46]),
	.datad(\UART|REGB_BCD [45]),
	.cin(gnd),
	.combout(\UART|Mult19|mult_core|romout[0][19]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult19|mult_core|romout[0][19]~6 .lut_mask = 16'hCC32;
defparam \UART|Mult19|mult_core|romout[0][19]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \UART|Mult19|mult_core|romout[0][18]~5 (
// Equation(s):
// \UART|Mult19|mult_core|romout[0][18]~5_combout  = (!\UART|REGB_BCD [44] & ((\UART|REGB_BCD [47]) # ((\UART|REGB_BCD [46]) # (\UART|REGB_BCD [45]))))

	.dataa(\UART|REGB_BCD [47]),
	.datab(\UART|REGB_BCD [44]),
	.datac(\UART|REGB_BCD [46]),
	.datad(\UART|REGB_BCD [45]),
	.cin(gnd),
	.combout(\UART|Mult19|mult_core|romout[0][18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult19|mult_core|romout[0][18]~5 .lut_mask = 16'h3332;
defparam \UART|Mult19|mult_core|romout[0][18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \UART|Mult19|mult_core|romout[0][17]~4 (
// Equation(s):
// \UART|Mult19|mult_core|romout[0][17]~4_combout  = (\UART|REGB_BCD [47]) # ((\UART|REGB_BCD [44]) # ((\UART|REGB_BCD [46]) # (\UART|REGB_BCD [45])))

	.dataa(\UART|REGB_BCD [47]),
	.datab(\UART|REGB_BCD [44]),
	.datac(\UART|REGB_BCD [46]),
	.datad(\UART|REGB_BCD [45]),
	.cin(gnd),
	.combout(\UART|Mult19|mult_core|romout[0][17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult19|mult_core|romout[0][17]~4 .lut_mask = 16'hFFFE;
defparam \UART|Mult19|mult_core|romout[0][17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \UART|Mult19|mult_core|romout[0][16]~3 (
// Equation(s):
// \UART|Mult19|mult_core|romout[0][16]~3_combout  = (\UART|REGB_BCD [47] & (!\UART|REGB_BCD [46] & ((!\UART|REGB_BCD [45]) # (!\UART|REGB_BCD [44])))) # (!\UART|REGB_BCD [47] & ((\UART|REGB_BCD [44]) # ((\UART|REGB_BCD [46]) # (\UART|REGB_BCD [45]))))

	.dataa(\UART|REGB_BCD [47]),
	.datab(\UART|REGB_BCD [44]),
	.datac(\UART|REGB_BCD [46]),
	.datad(\UART|REGB_BCD [45]),
	.cin(gnd),
	.combout(\UART|Mult19|mult_core|romout[0][16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult19|mult_core|romout[0][16]~3 .lut_mask = 16'h575E;
defparam \UART|Mult19|mult_core|romout[0][16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \UART|Add23~10 (
// Equation(s):
// \UART|Add23~10_combout  = (\UART|Add22~12_combout  & ((\UART|Mult19|mult_core|romout[0][16]~3_combout  & (\UART|Add23~9  & VCC)) # (!\UART|Mult19|mult_core|romout[0][16]~3_combout  & (!\UART|Add23~9 )))) # (!\UART|Add22~12_combout  & 
// ((\UART|Mult19|mult_core|romout[0][16]~3_combout  & (!\UART|Add23~9 )) # (!\UART|Mult19|mult_core|romout[0][16]~3_combout  & ((\UART|Add23~9 ) # (GND)))))
// \UART|Add23~11  = CARRY((\UART|Add22~12_combout  & (!\UART|Mult19|mult_core|romout[0][16]~3_combout  & !\UART|Add23~9 )) # (!\UART|Add22~12_combout  & ((!\UART|Add23~9 ) # (!\UART|Mult19|mult_core|romout[0][16]~3_combout ))))

	.dataa(\UART|Add22~12_combout ),
	.datab(\UART|Mult19|mult_core|romout[0][16]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add23~9 ),
	.combout(\UART|Add23~10_combout ),
	.cout(\UART|Add23~11 ));
// synopsys translate_off
defparam \UART|Add23~10 .lut_mask = 16'h9617;
defparam \UART|Add23~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \UART|Add23~12 (
// Equation(s):
// \UART|Add23~12_combout  = ((\UART|Mult19|mult_core|romout[0][17]~4_combout  $ (\UART|Add22~14_combout  $ (!\UART|Add23~11 )))) # (GND)
// \UART|Add23~13  = CARRY((\UART|Mult19|mult_core|romout[0][17]~4_combout  & ((\UART|Add22~14_combout ) # (!\UART|Add23~11 ))) # (!\UART|Mult19|mult_core|romout[0][17]~4_combout  & (\UART|Add22~14_combout  & !\UART|Add23~11 )))

	.dataa(\UART|Mult19|mult_core|romout[0][17]~4_combout ),
	.datab(\UART|Add22~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add23~11 ),
	.combout(\UART|Add23~12_combout ),
	.cout(\UART|Add23~13 ));
// synopsys translate_off
defparam \UART|Add23~12 .lut_mask = 16'h698E;
defparam \UART|Add23~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \UART|Add23~14 (
// Equation(s):
// \UART|Add23~14_combout  = (\UART|Mult19|mult_core|romout[0][18]~5_combout  & ((\UART|Add22~16_combout  & (\UART|Add23~13  & VCC)) # (!\UART|Add22~16_combout  & (!\UART|Add23~13 )))) # (!\UART|Mult19|mult_core|romout[0][18]~5_combout  & 
// ((\UART|Add22~16_combout  & (!\UART|Add23~13 )) # (!\UART|Add22~16_combout  & ((\UART|Add23~13 ) # (GND)))))
// \UART|Add23~15  = CARRY((\UART|Mult19|mult_core|romout[0][18]~5_combout  & (!\UART|Add22~16_combout  & !\UART|Add23~13 )) # (!\UART|Mult19|mult_core|romout[0][18]~5_combout  & ((!\UART|Add23~13 ) # (!\UART|Add22~16_combout ))))

	.dataa(\UART|Mult19|mult_core|romout[0][18]~5_combout ),
	.datab(\UART|Add22~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add23~13 ),
	.combout(\UART|Add23~14_combout ),
	.cout(\UART|Add23~15 ));
// synopsys translate_off
defparam \UART|Add23~14 .lut_mask = 16'h9617;
defparam \UART|Add23~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \UART|Add23~16 (
// Equation(s):
// \UART|Add23~16_combout  = ((\UART|Mult19|mult_core|romout[0][19]~6_combout  $ (\UART|Add22~18_combout  $ (!\UART|Add23~15 )))) # (GND)
// \UART|Add23~17  = CARRY((\UART|Mult19|mult_core|romout[0][19]~6_combout  & ((\UART|Add22~18_combout ) # (!\UART|Add23~15 ))) # (!\UART|Mult19|mult_core|romout[0][19]~6_combout  & (\UART|Add22~18_combout  & !\UART|Add23~15 )))

	.dataa(\UART|Mult19|mult_core|romout[0][19]~6_combout ),
	.datab(\UART|Add22~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add23~15 ),
	.combout(\UART|Add23~16_combout ),
	.cout(\UART|Add23~17 ));
// synopsys translate_off
defparam \UART|Add23~16 .lut_mask = 16'h698E;
defparam \UART|Add23~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \UART|Add23~18 (
// Equation(s):
// \UART|Add23~18_combout  = (\UART|Mult19|mult_core|romout[0][20]~7_combout  & ((\UART|Add22~20_combout  & (\UART|Add23~17  & VCC)) # (!\UART|Add22~20_combout  & (!\UART|Add23~17 )))) # (!\UART|Mult19|mult_core|romout[0][20]~7_combout  & 
// ((\UART|Add22~20_combout  & (!\UART|Add23~17 )) # (!\UART|Add22~20_combout  & ((\UART|Add23~17 ) # (GND)))))
// \UART|Add23~19  = CARRY((\UART|Mult19|mult_core|romout[0][20]~7_combout  & (!\UART|Add22~20_combout  & !\UART|Add23~17 )) # (!\UART|Mult19|mult_core|romout[0][20]~7_combout  & ((!\UART|Add23~17 ) # (!\UART|Add22~20_combout ))))

	.dataa(\UART|Mult19|mult_core|romout[0][20]~7_combout ),
	.datab(\UART|Add22~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add23~17 ),
	.combout(\UART|Add23~18_combout ),
	.cout(\UART|Add23~19 ));
// synopsys translate_off
defparam \UART|Add23~18 .lut_mask = 16'h9617;
defparam \UART|Add23~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \UART|REG_B[20]~20 (
// Equation(s):
// \UART|REG_B[20]~20_combout  = (\UART|REG_A~24_combout  & (\UART|Add23~18_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_B [20])))

	.dataa(\UART|Add23~18_combout ),
	.datab(gnd),
	.datac(\UART|REG_B [20]),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[20]~20 .lut_mask = 16'hAAF0;
defparam \UART|REG_B[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \UART|Selector159~0 (
// Equation(s):
// \UART|Selector159~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add23~18_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [20]))))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|REG_B [20]),
	.datac(\UART|Add23~18_combout ),
	.datad(\UART|Selector282~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector159~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector159~0 .lut_mask = 16'h00E4;
defparam \UART|Selector159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N3
dffeas \UART|REG_B[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[20]~20_combout ),
	.asdata(\UART|Selector159~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[20] .is_wysiwyg = "true";
defparam \UART|REG_B[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \UART|Add22~22 (
// Equation(s):
// \UART|Add22~22_combout  = \UART|Add22~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add22~21 ),
	.combout(\UART|Add22~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add22~22 .lut_mask = 16'hF0F0;
defparam \UART|Add22~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \UART|Mult19|mult_core|romout[0][21]~8 (
// Equation(s):
// \UART|Mult19|mult_core|romout[0][21]~8_combout  = (\UART|REGB_BCD [47] & ((\UART|REGB_BCD [44]) # ((\UART|REGB_BCD [46]) # (\UART|REGB_BCD [45]))))

	.dataa(\UART|REGB_BCD [47]),
	.datab(\UART|REGB_BCD [44]),
	.datac(\UART|REGB_BCD [46]),
	.datad(\UART|REGB_BCD [45]),
	.cin(gnd),
	.combout(\UART|Mult19|mult_core|romout[0][21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult19|mult_core|romout[0][21]~8 .lut_mask = 16'hAAA8;
defparam \UART|Mult19|mult_core|romout[0][21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \UART|Add23~20 (
// Equation(s):
// \UART|Add23~20_combout  = ((\UART|Add22~22_combout  $ (\UART|Mult19|mult_core|romout[0][21]~8_combout  $ (!\UART|Add23~19 )))) # (GND)
// \UART|Add23~21  = CARRY((\UART|Add22~22_combout  & ((\UART|Mult19|mult_core|romout[0][21]~8_combout ) # (!\UART|Add23~19 ))) # (!\UART|Add22~22_combout  & (\UART|Mult19|mult_core|romout[0][21]~8_combout  & !\UART|Add23~19 )))

	.dataa(\UART|Add22~22_combout ),
	.datab(\UART|Mult19|mult_core|romout[0][21]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add23~19 ),
	.combout(\UART|Add23~20_combout ),
	.cout(\UART|Add23~21 ));
// synopsys translate_off
defparam \UART|Add23~20 .lut_mask = 16'h698E;
defparam \UART|Add23~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \UART|REG_B[21]~21 (
// Equation(s):
// \UART|REG_B[21]~21_combout  = (\UART|REG_A~24_combout  & ((\UART|Add23~20_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [21]))

	.dataa(gnd),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|REG_B [21]),
	.datad(\UART|Add23~20_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[21]~21 .lut_mask = 16'hFC30;
defparam \UART|REG_B[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \UART|Selector158~0 (
// Equation(s):
// \UART|Selector158~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & (\UART|Add23~20_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_B [21])))))

	.dataa(\UART|Selector282~0_combout ),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|Add23~20_combout ),
	.datad(\UART|REG_B [21]),
	.cin(gnd),
	.combout(\UART|Selector158~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector158~0 .lut_mask = 16'h5140;
defparam \UART|Selector158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \UART|REG_B[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[21]~21_combout ),
	.asdata(\UART|Selector158~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[21] .is_wysiwyg = "true";
defparam \UART|REG_B[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \UART|Selector74~0 (
// Equation(s):
// \UART|Selector74~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [21]) # ((\UART|REG_B_TMP [21] & \UART|Selector95~0_combout )))) # (!\UART|Selector96~0_combout  & (((\UART|REG_B_TMP [21] & \UART|Selector95~0_combout ))))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|REG_B [21]),
	.datac(\UART|REG_B_TMP [21]),
	.datad(\UART|Selector95~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector74~0 .lut_mask = 16'hF888;
defparam \UART|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N3
dffeas \UART|REG_B_TMP[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[21] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \UART|Selector75~0 (
// Equation(s):
// \UART|Selector75~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [20]) # ((\UART|REG_B_TMP [20] & \UART|Selector95~0_combout )))) # (!\UART|Selector96~0_combout  & (((\UART|REG_B_TMP [20] & \UART|Selector95~0_combout ))))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|REG_B [20]),
	.datac(\UART|REG_B_TMP [20]),
	.datad(\UART|Selector95~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector75~0 .lut_mask = 16'hF888;
defparam \UART|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \UART|REG_B_TMP[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[20] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \UART|Equal0~12 (
// Equation(s):
// \UART|Equal0~12_combout  = (\UART|REG_B [20] & (\UART|REG_B_TMP [20] & (\UART|REG_B_TMP [21] $ (!\UART|REG_B [21])))) # (!\UART|REG_B [20] & (!\UART|REG_B_TMP [20] & (\UART|REG_B_TMP [21] $ (!\UART|REG_B [21]))))

	.dataa(\UART|REG_B [20]),
	.datab(\UART|REG_B_TMP [21]),
	.datac(\UART|REG_B [21]),
	.datad(\UART|REG_B_TMP [20]),
	.cin(gnd),
	.combout(\UART|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~12 .lut_mask = 16'h8241;
defparam \UART|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \UART|REG_B[19]~19 (
// Equation(s):
// \UART|REG_B[19]~19_combout  = (\UART|REG_A~24_combout  & ((\UART|Add23~16_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [19]))

	.dataa(gnd),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|REG_B [19]),
	.datad(\UART|Add23~16_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[19]~19 .lut_mask = 16'hFC30;
defparam \UART|REG_B[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \UART|Selector160~0 (
// Equation(s):
// \UART|Selector160~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add23~16_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [19]))))

	.dataa(\UART|Selector282~0_combout ),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|REG_B [19]),
	.datad(\UART|Add23~16_combout ),
	.cin(gnd),
	.combout(\UART|Selector160~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector160~0 .lut_mask = 16'h5410;
defparam \UART|Selector160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \UART|REG_B[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[19]~19_combout ),
	.asdata(\UART|Selector160~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[19] .is_wysiwyg = "true";
defparam \UART|REG_B[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \UART|REG_B[18]~18 (
// Equation(s):
// \UART|REG_B[18]~18_combout  = (\UART|REG_A~24_combout  & ((\UART|Add23~14_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [18]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_B [18]),
	.datad(\UART|Add23~14_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[18]~18 .lut_mask = 16'hFA50;
defparam \UART|REG_B[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \UART|Selector161~0 (
// Equation(s):
// \UART|Selector161~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add23~14_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [18]))))

	.dataa(\UART|REG_B [18]),
	.datab(\UART|Selector282~0_combout ),
	.datac(\UART|REG_A~24_combout ),
	.datad(\UART|Add23~14_combout ),
	.cin(gnd),
	.combout(\UART|Selector161~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector161~0 .lut_mask = 16'h3202;
defparam \UART|Selector161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \UART|REG_B[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[18]~18_combout ),
	.asdata(\UART|Selector161~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[18] .is_wysiwyg = "true";
defparam \UART|REG_B[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \UART|Selector76~0 (
// Equation(s):
// \UART|Selector76~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [19]) # ((\UART|Selector95~0_combout  & \UART|REG_B_TMP [19])))) # (!\UART|Selector96~0_combout  & (\UART|Selector95~0_combout  & (\UART|REG_B_TMP [19])))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|Selector95~0_combout ),
	.datac(\UART|REG_B_TMP [19]),
	.datad(\UART|REG_B [19]),
	.cin(gnd),
	.combout(\UART|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector76~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \UART|REG_B_TMP[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[19] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \UART|Selector77~0 (
// Equation(s):
// \UART|Selector77~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [18]) # ((\UART|REG_B_TMP [18] & \UART|Selector95~0_combout )))) # (!\UART|Selector96~0_combout  & (((\UART|REG_B_TMP [18] & \UART|Selector95~0_combout ))))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|REG_B [18]),
	.datac(\UART|REG_B_TMP [18]),
	.datad(\UART|Selector95~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector77~0 .lut_mask = 16'hF888;
defparam \UART|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \UART|REG_B_TMP[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[18] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \UART|Equal0~11 (
// Equation(s):
// \UART|Equal0~11_combout  = (\UART|REG_B [19] & (\UART|REG_B_TMP [19] & (\UART|REG_B [18] $ (!\UART|REG_B_TMP [18])))) # (!\UART|REG_B [19] & (!\UART|REG_B_TMP [19] & (\UART|REG_B [18] $ (!\UART|REG_B_TMP [18]))))

	.dataa(\UART|REG_B [19]),
	.datab(\UART|REG_B [18]),
	.datac(\UART|REG_B_TMP [19]),
	.datad(\UART|REG_B_TMP [18]),
	.cin(gnd),
	.combout(\UART|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~11 .lut_mask = 16'h8421;
defparam \UART|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \UART|Add23~22 (
// Equation(s):
// \UART|Add23~22_combout  = \UART|Add23~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add23~21 ),
	.combout(\UART|Add23~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add23~22 .lut_mask = 16'hF0F0;
defparam \UART|Add23~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \UART|REG_B[22]~22 (
// Equation(s):
// \UART|REG_B[22]~22_combout  = (\UART|REG_A~24_combout  & ((\UART|Add23~22_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [22]))

	.dataa(gnd),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|REG_B [22]),
	.datad(\UART|Add23~22_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[22]~22 .lut_mask = 16'hFC30;
defparam \UART|REG_B[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \UART|Selector157~0 (
// Equation(s):
// \UART|Selector157~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add23~22_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [22]))))

	.dataa(\UART|REG_B [22]),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|Selector282~0_combout ),
	.datad(\UART|Add23~22_combout ),
	.cin(gnd),
	.combout(\UART|Selector157~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector157~0 .lut_mask = 16'h0E02;
defparam \UART|Selector157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \UART|REG_B[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[22]~22_combout ),
	.asdata(\UART|Selector157~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[22] .is_wysiwyg = "true";
defparam \UART|REG_B[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \UART|Selector73~0 (
// Equation(s):
// \UART|Selector73~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [22]) # ((\UART|REG_B_TMP [22] & \UART|Selector95~0_combout )))) # (!\UART|Selector96~0_combout  & (((\UART|REG_B_TMP [22] & \UART|Selector95~0_combout ))))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|REG_B [22]),
	.datac(\UART|REG_B_TMP [22]),
	.datad(\UART|Selector95~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector73~0 .lut_mask = 16'hF888;
defparam \UART|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \UART|REG_B_TMP[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[22] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \UART|Selector283~0 (
// Equation(s):
// \UART|Selector283~0_combout  = (\UART|state.RB~q  & ((\UART|PengisianRegister~1_combout ) # ((!\UART|Selector282~0_combout  & \UART|isB_negative~q )))) # (!\UART|state.RB~q  & (!\UART|Selector282~0_combout  & (\UART|isB_negative~q )))

	.dataa(\UART|state.RB~q ),
	.datab(\UART|Selector282~0_combout ),
	.datac(\UART|isB_negative~q ),
	.datad(\UART|PengisianRegister~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector283~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector283~0 .lut_mask = 16'hBA30;
defparam \UART|Selector283~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \UART|isB_negative (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector283~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|isB_negative~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|isB_negative .is_wysiwyg = "true";
defparam \UART|isB_negative .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \UART|Selector31~0 (
// Equation(s):
// \UART|Selector31~0_combout  = (\UART|REG_B [40] & ((\UART|Selector7~0_combout ) # ((\UART|state_output.final~q  & \UART|isB_negative~q )))) # (!\UART|REG_B [40] & (((\UART|state_output.final~q  & \UART|isB_negative~q ))))

	.dataa(\UART|REG_B [40]),
	.datab(\UART|Selector7~0_combout ),
	.datac(\UART|state_output.final~q ),
	.datad(\UART|isB_negative~q ),
	.cin(gnd),
	.combout(\UART|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector31~0 .lut_mask = 16'hF888;
defparam \UART|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \UART|REG_B[40]~23 (
// Equation(s):
// \UART|REG_B[40]~23_combout  = (\UART|is_receive_done~q  & ((\UART|Selector31~0_combout ))) # (!\UART|is_receive_done~q  & (\UART|REG_B [40]))

	.dataa(\UART|is_receive_done~q ),
	.datab(gnd),
	.datac(\UART|REG_B [40]),
	.datad(\UART|Selector31~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[40]~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[40]~23 .lut_mask = 16'hFA50;
defparam \UART|REG_B[40]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \UART|Selector139~2 (
// Equation(s):
// \UART|Selector139~2_combout  = (\UART|REG_B[40]~23_combout  & ((\UART|state.RB~q ) # ((\UART|state.RA~q ) # (\UART|REG_M[1]~0_combout ))))

	.dataa(\UART|state.RB~q ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|REG_B[40]~23_combout ),
	.cin(gnd),
	.combout(\UART|Selector139~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector139~2 .lut_mask = 16'hFE00;
defparam \UART|Selector139~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \UART|REG_B[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[40]~23_combout ),
	.asdata(\UART|Selector139~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [40]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[40] .is_wysiwyg = "true";
defparam \UART|REG_B[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \UART|Selector55~0 (
// Equation(s):
// \UART|Selector55~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [40]) # ((\UART|REG_B_TMP [40] & \UART|Selector95~0_combout )))) # (!\UART|Selector96~0_combout  & (((\UART|REG_B_TMP [40] & \UART|Selector95~0_combout ))))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|REG_B [40]),
	.datac(\UART|REG_B_TMP [40]),
	.datad(\UART|Selector95~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector55~0 .lut_mask = 16'hF888;
defparam \UART|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \UART|REG_B_TMP[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [40]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[40] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \UART|Equal0~13 (
// Equation(s):
// \UART|Equal0~13_combout  = (\UART|REG_B_TMP [22] & (\UART|REG_B [22] & (\UART|REG_B_TMP [40] $ (!\UART|REG_B [40])))) # (!\UART|REG_B_TMP [22] & (!\UART|REG_B [22] & (\UART|REG_B_TMP [40] $ (!\UART|REG_B [40]))))

	.dataa(\UART|REG_B_TMP [22]),
	.datab(\UART|REG_B_TMP [40]),
	.datac(\UART|REG_B [40]),
	.datad(\UART|REG_B [22]),
	.cin(gnd),
	.combout(\UART|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~13 .lut_mask = 16'h8241;
defparam \UART|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \UART|REG_B[16]~16 (
// Equation(s):
// \UART|REG_B[16]~16_combout  = (\UART|REG_A~24_combout  & ((\UART|Add23~10_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [16]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_B [16]),
	.datad(\UART|Add23~10_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[16]~16 .lut_mask = 16'hFA50;
defparam \UART|REG_B[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \UART|Selector163~0 (
// Equation(s):
// \UART|Selector163~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add23~10_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [16]))))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|REG_B [16]),
	.datac(\UART|Selector282~0_combout ),
	.datad(\UART|Add23~10_combout ),
	.cin(gnd),
	.combout(\UART|Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector163~0 .lut_mask = 16'h0E04;
defparam \UART|Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \UART|REG_B[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[16]~16_combout ),
	.asdata(\UART|Selector163~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[16] .is_wysiwyg = "true";
defparam \UART|REG_B[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \UART|Selector79~0 (
// Equation(s):
// \UART|Selector79~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [16]) # ((\UART|REG_B_TMP [16] & \UART|Selector95~0_combout )))) # (!\UART|Selector96~0_combout  & (((\UART|REG_B_TMP [16] & \UART|Selector95~0_combout ))))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|REG_B [16]),
	.datac(\UART|REG_B_TMP [16]),
	.datad(\UART|Selector95~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector79~0 .lut_mask = 16'hF888;
defparam \UART|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \UART|REG_B_TMP[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[16] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \UART|REG_B[17]~17 (
// Equation(s):
// \UART|REG_B[17]~17_combout  = (\UART|REG_A~24_combout  & (\UART|Add23~12_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_B [17])))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|Add23~12_combout ),
	.datac(\UART|REG_B [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|REG_B[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[17]~17 .lut_mask = 16'hD8D8;
defparam \UART|REG_B[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \UART|Selector162~0 (
// Equation(s):
// \UART|Selector162~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add23~12_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [17]))))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|REG_B [17]),
	.datac(\UART|Add23~12_combout ),
	.datad(\UART|Selector282~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector162~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector162~0 .lut_mask = 16'h00E4;
defparam \UART|Selector162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \UART|REG_B[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[17]~17_combout ),
	.asdata(\UART|Selector162~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[17] .is_wysiwyg = "true";
defparam \UART|REG_B[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \UART|Selector78~0 (
// Equation(s):
// \UART|Selector78~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [17]) # ((\UART|REG_B_TMP [17] & \UART|Selector95~0_combout )))) # (!\UART|Selector96~0_combout  & (((\UART|REG_B_TMP [17] & \UART|Selector95~0_combout ))))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|REG_B [17]),
	.datac(\UART|REG_B_TMP [17]),
	.datad(\UART|Selector95~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector78~0 .lut_mask = 16'hF888;
defparam \UART|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \UART|REG_B_TMP[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[17] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \UART|Equal0~10 (
// Equation(s):
// \UART|Equal0~10_combout  = (\UART|REG_B_TMP [16] & (\UART|REG_B [16] & (\UART|REG_B [17] $ (!\UART|REG_B_TMP [17])))) # (!\UART|REG_B_TMP [16] & (!\UART|REG_B [16] & (\UART|REG_B [17] $ (!\UART|REG_B_TMP [17]))))

	.dataa(\UART|REG_B_TMP [16]),
	.datab(\UART|REG_B [17]),
	.datac(\UART|REG_B [16]),
	.datad(\UART|REG_B_TMP [17]),
	.cin(gnd),
	.combout(\UART|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~10 .lut_mask = 16'h8421;
defparam \UART|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \UART|Equal0~14 (
// Equation(s):
// \UART|Equal0~14_combout  = (\UART|Equal0~12_combout  & (\UART|Equal0~11_combout  & (\UART|Equal0~13_combout  & \UART|Equal0~10_combout )))

	.dataa(\UART|Equal0~12_combout ),
	.datab(\UART|Equal0~11_combout ),
	.datac(\UART|Equal0~13_combout ),
	.datad(\UART|Equal0~10_combout ),
	.cin(gnd),
	.combout(\UART|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~14 .lut_mask = 16'h8000;
defparam \UART|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \UART|REG_B[0]~0 (
// Equation(s):
// \UART|REG_B[0]~0_combout  = (\UART|REG_A~24_combout  & (\UART|REGB_BCD [0])) # (!\UART|REG_A~24_combout  & ((\UART|REG_B [0])))

	.dataa(gnd),
	.datab(\UART|REGB_BCD [0]),
	.datac(\UART|REG_B [0]),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[0]~0 .lut_mask = 16'hCCF0;
defparam \UART|REG_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \UART|Selector179~2 (
// Equation(s):
// \UART|Selector179~2_combout  = (\UART|REG_B[0]~0_combout  & ((\UART|REG_M[1]~0_combout ) # ((\UART|state.RB~q ) # (\UART|state.RA~q ))))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REG_B[0]~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector179~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector179~2 .lut_mask = 16'hFE00;
defparam \UART|Selector179~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \UART|REG_B[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[0]~0_combout ),
	.asdata(\UART|Selector179~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[0] .is_wysiwyg = "true";
defparam \UART|REG_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \UART|REG_B[1]~1 (
// Equation(s):
// \UART|REG_B[1]~1_combout  = (\UART|REG_A~24_combout  & (\UART|Add13~0_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_B [1])))

	.dataa(gnd),
	.datab(\UART|Add13~0_combout ),
	.datac(\UART|REG_B [1]),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[1]~1 .lut_mask = 16'hCCF0;
defparam \UART|REG_B[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \UART|Selector178~2 (
// Equation(s):
// \UART|Selector178~2_combout  = (\UART|REG_B[1]~1_combout  & ((\UART|REG_M[1]~0_combout ) # ((\UART|state.RB~q ) # (\UART|state.RA~q ))))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REG_B[1]~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector178~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector178~2 .lut_mask = 16'hFE00;
defparam \UART|Selector178~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \UART|REG_B[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[1]~1_combout ),
	.asdata(\UART|Selector178~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[1] .is_wysiwyg = "true";
defparam \UART|REG_B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \UART|Selector94~0 (
// Equation(s):
// \UART|Selector94~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [1]) # ((\UART|Selector95~0_combout  & \UART|REG_B_TMP [1])))) # (!\UART|Selector96~0_combout  & (\UART|Selector95~0_combout  & (\UART|REG_B_TMP [1])))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|Selector95~0_combout ),
	.datac(\UART|REG_B_TMP [1]),
	.datad(\UART|REG_B [1]),
	.cin(gnd),
	.combout(\UART|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector94~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \UART|REG_B_TMP[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector94~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[1] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \UART|Selector95~1 (
// Equation(s):
// \UART|Selector95~1_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [0]) # ((\UART|Selector95~0_combout  & \UART|REG_B_TMP [0])))) # (!\UART|Selector96~0_combout  & (\UART|Selector95~0_combout  & (\UART|REG_B_TMP [0])))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|Selector95~0_combout ),
	.datac(\UART|REG_B_TMP [0]),
	.datad(\UART|REG_B [0]),
	.cin(gnd),
	.combout(\UART|Selector95~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector95~1 .lut_mask = 16'hEAC0;
defparam \UART|Selector95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N9
dffeas \UART|REG_B_TMP[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector95~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[0] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \UART|Equal0~0 (
// Equation(s):
// \UART|Equal0~0_combout  = (\UART|REG_B [0] & (\UART|REG_B_TMP [0] & (\UART|REG_B_TMP [1] $ (!\UART|REG_B [1])))) # (!\UART|REG_B [0] & (!\UART|REG_B_TMP [0] & (\UART|REG_B_TMP [1] $ (!\UART|REG_B [1]))))

	.dataa(\UART|REG_B [0]),
	.datab(\UART|REG_B_TMP [1]),
	.datac(\UART|REG_B_TMP [0]),
	.datad(\UART|REG_B [1]),
	.cin(gnd),
	.combout(\UART|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~0 .lut_mask = 16'h8421;
defparam \UART|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \UART|REG_B[3]~3 (
// Equation(s):
// \UART|REG_B[3]~3_combout  = (\UART|REG_A~24_combout  & (\UART|Add15~0_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_B [3])))

	.dataa(\UART|Add15~0_combout ),
	.datab(gnd),
	.datac(\UART|REG_B [3]),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[3]~3 .lut_mask = 16'hAAF0;
defparam \UART|REG_B[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \UART|Selector176~2 (
// Equation(s):
// \UART|Selector176~2_combout  = (\UART|REG_B[3]~3_combout  & ((\UART|REG_M[1]~0_combout ) # ((\UART|state.RB~q ) # (\UART|state.RA~q ))))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REG_B[3]~3_combout ),
	.cin(gnd),
	.combout(\UART|Selector176~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector176~2 .lut_mask = 16'hFE00;
defparam \UART|Selector176~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \UART|REG_B[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[3]~3_combout ),
	.asdata(\UART|Selector176~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[3] .is_wysiwyg = "true";
defparam \UART|REG_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \UART|REG_B[2]~2 (
// Equation(s):
// \UART|REG_B[2]~2_combout  = (\UART|REG_A~24_combout  & ((\UART|Add14~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [2]))

	.dataa(gnd),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|REG_B [2]),
	.datad(\UART|Add14~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[2]~2 .lut_mask = 16'hFC30;
defparam \UART|REG_B[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \UART|Selector177~2 (
// Equation(s):
// \UART|Selector177~2_combout  = (\UART|REG_B[2]~2_combout  & ((\UART|REG_M[1]~0_combout ) # ((\UART|state.RB~q ) # (\UART|state.RA~q ))))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REG_B[2]~2_combout ),
	.cin(gnd),
	.combout(\UART|Selector177~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector177~2 .lut_mask = 16'hFE00;
defparam \UART|Selector177~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \UART|REG_B[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[2]~2_combout ),
	.asdata(\UART|Selector177~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[2] .is_wysiwyg = "true";
defparam \UART|REG_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \UART|Selector93~0 (
// Equation(s):
// \UART|Selector93~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [2]) # ((\UART|Selector95~0_combout  & \UART|REG_B_TMP [2])))) # (!\UART|Selector96~0_combout  & (\UART|Selector95~0_combout  & (\UART|REG_B_TMP [2])))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|Selector95~0_combout ),
	.datac(\UART|REG_B_TMP [2]),
	.datad(\UART|REG_B [2]),
	.cin(gnd),
	.combout(\UART|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector93~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N15
dffeas \UART|REG_B_TMP[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[2] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \UART|Selector92~0 (
// Equation(s):
// \UART|Selector92~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [3]) # ((\UART|Selector95~0_combout  & \UART|REG_B_TMP [3])))) # (!\UART|Selector96~0_combout  & (\UART|Selector95~0_combout  & (\UART|REG_B_TMP [3])))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|Selector95~0_combout ),
	.datac(\UART|REG_B_TMP [3]),
	.datad(\UART|REG_B [3]),
	.cin(gnd),
	.combout(\UART|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector92~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \UART|REG_B_TMP[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[3] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \UART|Equal0~1 (
// Equation(s):
// \UART|Equal0~1_combout  = (\UART|REG_B [3] & (\UART|REG_B_TMP [3] & (\UART|REG_B [2] $ (!\UART|REG_B_TMP [2])))) # (!\UART|REG_B [3] & (!\UART|REG_B_TMP [3] & (\UART|REG_B [2] $ (!\UART|REG_B_TMP [2]))))

	.dataa(\UART|REG_B [3]),
	.datab(\UART|REG_B [2]),
	.datac(\UART|REG_B_TMP [2]),
	.datad(\UART|REG_B_TMP [3]),
	.cin(gnd),
	.combout(\UART|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~1 .lut_mask = 16'h8241;
defparam \UART|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \UART|REG_B[5]~5 (
// Equation(s):
// \UART|REG_B[5]~5_combout  = (\UART|REG_A~24_combout  & ((\UART|Add17~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [5]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_B [5]),
	.datad(\UART|Add17~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[5]~5 .lut_mask = 16'hFA50;
defparam \UART|REG_B[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \UART|Selector174~2 (
// Equation(s):
// \UART|Selector174~2_combout  = (\UART|REG_B[5]~5_combout  & ((\UART|REG_M[1]~0_combout ) # ((\UART|state.RA~q ) # (\UART|state.RB~q ))))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|state.RB~q ),
	.datad(\UART|REG_B[5]~5_combout ),
	.cin(gnd),
	.combout(\UART|Selector174~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector174~2 .lut_mask = 16'hFE00;
defparam \UART|Selector174~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \UART|REG_B[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[5]~5_combout ),
	.asdata(\UART|Selector174~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[5] .is_wysiwyg = "true";
defparam \UART|REG_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \UART|Selector90~0 (
// Equation(s):
// \UART|Selector90~0_combout  = (\UART|REG_B [5] & ((\UART|Selector96~0_combout ) # ((\UART|REG_B_TMP [5] & \UART|Selector95~0_combout )))) # (!\UART|REG_B [5] & (((\UART|REG_B_TMP [5] & \UART|Selector95~0_combout ))))

	.dataa(\UART|REG_B [5]),
	.datab(\UART|Selector96~0_combout ),
	.datac(\UART|REG_B_TMP [5]),
	.datad(\UART|Selector95~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector90~0 .lut_mask = 16'hF888;
defparam \UART|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \UART|REG_B_TMP[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector90~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[5] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \UART|REG_B[4]~4 (
// Equation(s):
// \UART|REG_B[4]~4_combout  = (\UART|REG_A~24_combout  & ((\UART|Add16~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [4]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_B [4]),
	.datad(\UART|Add16~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[4]~4 .lut_mask = 16'hFA50;
defparam \UART|REG_B[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \UART|Selector175~2 (
// Equation(s):
// \UART|Selector175~2_combout  = (\UART|REG_B[4]~4_combout  & ((\UART|REG_M[1]~0_combout ) # ((\UART|state.RB~q ) # (\UART|state.RA~q ))))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REG_B[4]~4_combout ),
	.cin(gnd),
	.combout(\UART|Selector175~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector175~2 .lut_mask = 16'hFE00;
defparam \UART|Selector175~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \UART|REG_B[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[4]~4_combout ),
	.asdata(\UART|Selector175~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[4] .is_wysiwyg = "true";
defparam \UART|REG_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \UART|Selector91~0 (
// Equation(s):
// \UART|Selector91~0_combout  = (\UART|REG_B [4] & ((\UART|Selector96~0_combout ) # ((\UART|REG_B_TMP [4] & \UART|Selector95~0_combout )))) # (!\UART|REG_B [4] & (((\UART|REG_B_TMP [4] & \UART|Selector95~0_combout ))))

	.dataa(\UART|REG_B [4]),
	.datab(\UART|Selector96~0_combout ),
	.datac(\UART|REG_B_TMP [4]),
	.datad(\UART|Selector95~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector91~0 .lut_mask = 16'hF888;
defparam \UART|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \UART|REG_B_TMP[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector91~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[4] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \UART|Equal0~2 (
// Equation(s):
// \UART|Equal0~2_combout  = (\UART|REG_B [5] & (\UART|REG_B_TMP [5] & (\UART|REG_B [4] $ (!\UART|REG_B_TMP [4])))) # (!\UART|REG_B [5] & (!\UART|REG_B_TMP [5] & (\UART|REG_B [4] $ (!\UART|REG_B_TMP [4]))))

	.dataa(\UART|REG_B [5]),
	.datab(\UART|REG_B_TMP [5]),
	.datac(\UART|REG_B [4]),
	.datad(\UART|REG_B_TMP [4]),
	.cin(gnd),
	.combout(\UART|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~2 .lut_mask = 16'h9009;
defparam \UART|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \UART|REG_B[7]~7 (
// Equation(s):
// \UART|REG_B[7]~7_combout  = (\UART|REG_A~24_combout  & (\UART|Add19~0_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_B [7])))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|Add19~0_combout ),
	.datac(\UART|REG_B [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|REG_B[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[7]~7 .lut_mask = 16'hD8D8;
defparam \UART|REG_B[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \UART|Selector172~2 (
// Equation(s):
// \UART|Selector172~2_combout  = (\UART|REG_B[7]~7_combout  & ((\UART|REG_M[1]~0_combout ) # ((\UART|state.RB~q ) # (\UART|state.RA~q ))))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REG_B[7]~7_combout ),
	.cin(gnd),
	.combout(\UART|Selector172~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector172~2 .lut_mask = 16'hFE00;
defparam \UART|Selector172~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \UART|REG_B[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[7]~7_combout ),
	.asdata(\UART|Selector172~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[7] .is_wysiwyg = "true";
defparam \UART|REG_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \UART|Selector88~0 (
// Equation(s):
// \UART|Selector88~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [7]) # ((\UART|REG_B_TMP [7] & \UART|Selector95~0_combout )))) # (!\UART|Selector96~0_combout  & (((\UART|REG_B_TMP [7] & \UART|Selector95~0_combout ))))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|REG_B [7]),
	.datac(\UART|REG_B_TMP [7]),
	.datad(\UART|Selector95~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector88~0 .lut_mask = 16'hF888;
defparam \UART|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \UART|REG_B_TMP[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[7] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \UART|REG_B[6]~6 (
// Equation(s):
// \UART|REG_B[6]~6_combout  = (\UART|REG_A~24_combout  & ((\UART|Add18~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_B [6]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_B [6]),
	.datad(\UART|Add18~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_B[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_B[6]~6 .lut_mask = 16'hFA50;
defparam \UART|REG_B[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \UART|Selector173~2 (
// Equation(s):
// \UART|Selector173~2_combout  = (\UART|REG_B[6]~6_combout  & ((\UART|REG_M[1]~0_combout ) # ((\UART|state.RB~q ) # (\UART|state.RA~q ))))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REG_B[6]~6_combout ),
	.cin(gnd),
	.combout(\UART|Selector173~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector173~2 .lut_mask = 16'hFE00;
defparam \UART|Selector173~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \UART|REG_B[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_B[6]~6_combout ),
	.asdata(\UART|Selector173~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B[6] .is_wysiwyg = "true";
defparam \UART|REG_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \UART|Selector89~0 (
// Equation(s):
// \UART|Selector89~0_combout  = (\UART|Selector96~0_combout  & ((\UART|REG_B [6]) # ((\UART|Selector95~0_combout  & \UART|REG_B_TMP [6])))) # (!\UART|Selector96~0_combout  & (\UART|Selector95~0_combout  & (\UART|REG_B_TMP [6])))

	.dataa(\UART|Selector96~0_combout ),
	.datab(\UART|Selector95~0_combout ),
	.datac(\UART|REG_B_TMP [6]),
	.datad(\UART|REG_B [6]),
	.cin(gnd),
	.combout(\UART|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector89~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \UART|REG_B_TMP[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector89~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|is_receive_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_B_TMP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_B_TMP[6] .is_wysiwyg = "true";
defparam \UART|REG_B_TMP[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \UART|Equal0~3 (
// Equation(s):
// \UART|Equal0~3_combout  = (\UART|REG_B_TMP [7] & (\UART|REG_B [7] & (\UART|REG_B_TMP [6] $ (!\UART|REG_B [6])))) # (!\UART|REG_B_TMP [7] & (!\UART|REG_B [7] & (\UART|REG_B_TMP [6] $ (!\UART|REG_B [6]))))

	.dataa(\UART|REG_B_TMP [7]),
	.datab(\UART|REG_B_TMP [6]),
	.datac(\UART|REG_B [7]),
	.datad(\UART|REG_B [6]),
	.cin(gnd),
	.combout(\UART|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~3 .lut_mask = 16'h8421;
defparam \UART|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \UART|Equal0~4 (
// Equation(s):
// \UART|Equal0~4_combout  = (\UART|Equal0~0_combout  & (\UART|Equal0~1_combout  & (\UART|Equal0~2_combout  & \UART|Equal0~3_combout )))

	.dataa(\UART|Equal0~0_combout ),
	.datab(\UART|Equal0~1_combout ),
	.datac(\UART|Equal0~2_combout ),
	.datad(\UART|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal0~4 .lut_mask = 16'h8000;
defparam \UART|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \UART|Selector96~0 (
// Equation(s):
// \UART|Selector96~0_combout  = (\UART|state_output.wait_mp~q  & (((!\UART|Equal0~4_combout ) # (!\UART|Equal0~14_combout )) # (!\UART|Equal0~9_combout )))

	.dataa(\UART|state_output.wait_mp~q ),
	.datab(\UART|Equal0~9_combout ),
	.datac(\UART|Equal0~14_combout ),
	.datad(\UART|Equal0~4_combout ),
	.cin(gnd),
	.combout(\UART|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector96~0 .lut_mask = 16'h2AAA;
defparam \UART|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \UART|Selector96~1 (
// Equation(s):
// \UART|Selector96~1_combout  = (\UART|Selector96~0_combout ) # (!\UART|state_output.init~q )

	.dataa(\UART|state_output.init~q ),
	.datab(gnd),
	.datac(\UART|Selector96~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector96~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector96~1 .lut_mask = 16'hF5F5;
defparam \UART|Selector96~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \UART|state_output.wait_mp (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector96~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART|is_receive_done~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_output.wait_mp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_output.wait_mp .is_wysiwyg = "true";
defparam \UART|state_output.wait_mp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \UART|Selector7~0 (
// Equation(s):
// \UART|Selector7~0_combout  = (\UART|state_output.wait_mp~q  & (\UART|Equal0~9_combout  & (\UART|Equal0~14_combout  & \UART|Equal0~4_combout )))

	.dataa(\UART|state_output.wait_mp~q ),
	.datab(\UART|Equal0~9_combout ),
	.datac(\UART|Equal0~14_combout ),
	.datad(\UART|Equal0~4_combout ),
	.cin(gnd),
	.combout(\UART|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector7~0 .lut_mask = 16'h8000;
defparam \UART|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \UART|REG_A~24 (
// Equation(s):
// \UART|REG_A~24_combout  = (!\UART|Selector7~0_combout  & \UART|is_receive_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|Selector7~0_combout ),
	.datad(\UART|is_receive_done~q ),
	.cin(gnd),
	.combout(\UART|REG_A~24_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A~24 .lut_mask = 16'h0F00;
defparam \UART|REG_A~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \UART|REG_A[20]~20 (
// Equation(s):
// \UART|REG_A[20]~20_combout  = (\UART|REG_A~24_combout  & (\UART|Add11~18_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_A [20])))

	.dataa(\UART|Add11~18_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [20]),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[20]~20 .lut_mask = 16'hAAF0;
defparam \UART|REG_A[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \UART|Selector118~0 (
// Equation(s):
// \UART|Selector118~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add11~18_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [20]))))

	.dataa(\UART|REG_A [20]),
	.datab(\UART|Selector282~0_combout ),
	.datac(\UART|Add11~18_combout ),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector118~0 .lut_mask = 16'h3022;
defparam \UART|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N7
dffeas \UART|REG_A[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[20]~20_combout ),
	.asdata(\UART|Selector118~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[20] .is_wysiwyg = "true";
defparam \UART|REG_A[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \UART|Selector282~1 (
// Equation(s):
// \UART|Selector282~1_combout  = (\UART|state.RA~q  & ((\UART|PengisianRegister~1_combout ) # ((!\UART|Selector282~0_combout  & \UART|isA_negative~q )))) # (!\UART|state.RA~q  & (!\UART|Selector282~0_combout  & (\UART|isA_negative~q )))

	.dataa(\UART|state.RA~q ),
	.datab(\UART|Selector282~0_combout ),
	.datac(\UART|isA_negative~q ),
	.datad(\UART|PengisianRegister~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector282~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector282~1 .lut_mask = 16'hBA30;
defparam \UART|Selector282~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \UART|isA_negative (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector282~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|isA_negative~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|isA_negative .is_wysiwyg = "true";
defparam \UART|isA_negative .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \UART|Selector7~1 (
// Equation(s):
// \UART|Selector7~1_combout  = (\UART|isA_negative~q  & ((\UART|state_output.final~q ) # ((\UART|Selector7~0_combout  & \UART|REG_A [40])))) # (!\UART|isA_negative~q  & (((\UART|Selector7~0_combout  & \UART|REG_A [40]))))

	.dataa(\UART|isA_negative~q ),
	.datab(\UART|state_output.final~q ),
	.datac(\UART|Selector7~0_combout ),
	.datad(\UART|REG_A [40]),
	.cin(gnd),
	.combout(\UART|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector7~1 .lut_mask = 16'hF888;
defparam \UART|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \UART|REG_A[40]~23 (
// Equation(s):
// \UART|REG_A[40]~23_combout  = (\UART|is_receive_done~q  & ((\UART|Selector7~1_combout ))) # (!\UART|is_receive_done~q  & (\UART|REG_A [40]))

	.dataa(\UART|is_receive_done~q ),
	.datab(gnd),
	.datac(\UART|REG_A [40]),
	.datad(\UART|Selector7~1_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[40]~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[40]~23 .lut_mask = 16'hFA50;
defparam \UART|REG_A[40]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \UART|Selector98~2 (
// Equation(s):
// \UART|Selector98~2_combout  = (\UART|REG_A[40]~23_combout  & ((\UART|state.RB~q ) # ((\UART|REG_M[1]~0_combout ) # (\UART|state.RA~q ))))

	.dataa(\UART|state.RB~q ),
	.datab(\UART|REG_A[40]~23_combout ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|state.RA~q ),
	.cin(gnd),
	.combout(\UART|Selector98~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector98~2 .lut_mask = 16'hCCC8;
defparam \UART|Selector98~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \UART|REG_A[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[40]~23_combout ),
	.asdata(\UART|Selector98~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [40]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[40] .is_wysiwyg = "true";
defparam \UART|REG_A[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \UART|Mult9|mult_core|romout[0][21]~8 (
// Equation(s):
// \UART|Mult9|mult_core|romout[0][21]~8_combout  = (\UART|REGA_BCD [47] & ((\UART|REGA_BCD [45]) # ((\UART|REGA_BCD [44]) # (\UART|REGA_BCD [46]))))

	.dataa(\UART|REGA_BCD [47]),
	.datab(\UART|REGA_BCD [45]),
	.datac(\UART|REGA_BCD [44]),
	.datad(\UART|REGA_BCD [46]),
	.cin(gnd),
	.combout(\UART|Mult9|mult_core|romout[0][21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mult9|mult_core|romout[0][21]~8 .lut_mask = 16'hAAA8;
defparam \UART|Mult9|mult_core|romout[0][21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \UART|Add10~22 (
// Equation(s):
// \UART|Add10~22_combout  = \UART|Add10~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add10~21 ),
	.combout(\UART|Add10~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add10~22 .lut_mask = 16'hF0F0;
defparam \UART|Add10~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \UART|Add11~20 (
// Equation(s):
// \UART|Add11~20_combout  = ((\UART|Mult9|mult_core|romout[0][21]~8_combout  $ (\UART|Add10~22_combout  $ (!\UART|Add11~19 )))) # (GND)
// \UART|Add11~21  = CARRY((\UART|Mult9|mult_core|romout[0][21]~8_combout  & ((\UART|Add10~22_combout ) # (!\UART|Add11~19 ))) # (!\UART|Mult9|mult_core|romout[0][21]~8_combout  & (\UART|Add10~22_combout  & !\UART|Add11~19 )))

	.dataa(\UART|Mult9|mult_core|romout[0][21]~8_combout ),
	.datab(\UART|Add10~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add11~19 ),
	.combout(\UART|Add11~20_combout ),
	.cout(\UART|Add11~21 ));
// synopsys translate_off
defparam \UART|Add11~20 .lut_mask = 16'h698E;
defparam \UART|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \UART|REG_A[21]~21 (
// Equation(s):
// \UART|REG_A[21]~21_combout  = (\UART|REG_A~24_combout  & ((\UART|Add11~20_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [21]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [21]),
	.datad(\UART|Add11~20_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[21]~21 .lut_mask = 16'hFA50;
defparam \UART|REG_A[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \UART|Selector117~0 (
// Equation(s):
// \UART|Selector117~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & (\UART|Add11~20_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_A [21])))))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|Selector282~0_combout ),
	.datac(\UART|Add11~20_combout ),
	.datad(\UART|REG_A [21]),
	.cin(gnd),
	.combout(\UART|Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector117~0 .lut_mask = 16'h3120;
defparam \UART|Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \UART|REG_A[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[21]~21_combout ),
	.asdata(\UART|Selector117~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[21] .is_wysiwyg = "true";
defparam \UART|REG_A[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \UART|Add11~22 (
// Equation(s):
// \UART|Add11~22_combout  = \UART|Add11~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add11~21 ),
	.combout(\UART|Add11~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add11~22 .lut_mask = 16'hF0F0;
defparam \UART|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \UART|REG_A[22]~22 (
// Equation(s):
// \UART|REG_A[22]~22_combout  = (\UART|REG_A~24_combout  & ((\UART|Add11~22_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [22]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [22]),
	.datad(\UART|Add11~22_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[22]~22 .lut_mask = 16'hFA50;
defparam \UART|REG_A[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \UART|Selector116~0 (
// Equation(s):
// \UART|Selector116~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add11~22_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [22]))))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|Selector282~0_combout ),
	.datac(\UART|REG_A [22]),
	.datad(\UART|Add11~22_combout ),
	.cin(gnd),
	.combout(\UART|Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector116~0 .lut_mask = 16'h3210;
defparam \UART|Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \UART|REG_A[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[22]~22_combout ),
	.asdata(\UART|Selector116~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[22] .is_wysiwyg = "true";
defparam \UART|REG_A[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!\UART|REG_A [20] & (!\UART|REG_A [40] & (!\UART|REG_A [21] & !\UART|REG_A [22])))

	.dataa(\UART|REG_A [20]),
	.datab(\UART|REG_A [40]),
	.datac(\UART|REG_A [21]),
	.datad(\UART|REG_A [22]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \UART|REG_A[16]~16 (
// Equation(s):
// \UART|REG_A[16]~16_combout  = (\UART|REG_A~24_combout  & (\UART|Add11~10_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_A [16])))

	.dataa(gnd),
	.datab(\UART|Add11~10_combout ),
	.datac(\UART|REG_A [16]),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[16]~16 .lut_mask = 16'hCCF0;
defparam \UART|REG_A[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \UART|Selector122~0 (
// Equation(s):
// \UART|Selector122~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add11~10_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [16]))))

	.dataa(\UART|REG_A [16]),
	.datab(\UART|Selector282~0_combout ),
	.datac(\UART|Add11~10_combout ),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector122~0 .lut_mask = 16'h3022;
defparam \UART|Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \UART|REG_A[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[16]~16_combout ),
	.asdata(\UART|Selector122~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[16] .is_wysiwyg = "true";
defparam \UART|REG_A[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \UART|REG_A[18]~18 (
// Equation(s):
// \UART|REG_A[18]~18_combout  = (\UART|REG_A~24_combout  & ((\UART|Add11~14_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [18]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [18]),
	.datad(\UART|Add11~14_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[18]~18 .lut_mask = 16'hFA50;
defparam \UART|REG_A[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \UART|Selector120~0 (
// Equation(s):
// \UART|Selector120~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add11~14_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [18]))))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|REG_A [18]),
	.datac(\UART|Selector282~0_combout ),
	.datad(\UART|Add11~14_combout ),
	.cin(gnd),
	.combout(\UART|Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector120~0 .lut_mask = 16'h0E04;
defparam \UART|Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \UART|REG_A[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[18]~18_combout ),
	.asdata(\UART|Selector120~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[18] .is_wysiwyg = "true";
defparam \UART|REG_A[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \UART|REG_A[19]~19 (
// Equation(s):
// \UART|REG_A[19]~19_combout  = (\UART|REG_A~24_combout  & ((\UART|Add11~16_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [19]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [19]),
	.datad(\UART|Add11~16_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[19]~19 .lut_mask = 16'hFA50;
defparam \UART|REG_A[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \UART|Selector119~0 (
// Equation(s):
// \UART|Selector119~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add11~16_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [19]))))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|REG_A [19]),
	.datac(\UART|Selector282~0_combout ),
	.datad(\UART|Add11~16_combout ),
	.cin(gnd),
	.combout(\UART|Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector119~0 .lut_mask = 16'h0E04;
defparam \UART|Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \UART|REG_A[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[19]~19_combout ),
	.asdata(\UART|Selector119~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[19] .is_wysiwyg = "true";
defparam \UART|REG_A[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \UART|REG_A[17]~17 (
// Equation(s):
// \UART|REG_A[17]~17_combout  = (\UART|REG_A~24_combout  & (\UART|Add11~12_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_A [17])))

	.dataa(gnd),
	.datab(\UART|Add11~12_combout ),
	.datac(\UART|REG_A [17]),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[17]~17 .lut_mask = 16'hCCF0;
defparam \UART|REG_A[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \UART|Selector121~0 (
// Equation(s):
// \UART|Selector121~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add11~12_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [17]))))

	.dataa(\UART|REG_A [17]),
	.datab(\UART|Selector282~0_combout ),
	.datac(\UART|Add11~12_combout ),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector121~0 .lut_mask = 16'h3022;
defparam \UART|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \UART|REG_A[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[17]~17_combout ),
	.asdata(\UART|Selector121~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[17] .is_wysiwyg = "true";
defparam \UART|REG_A[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!\UART|REG_A [16] & (!\UART|REG_A [18] & (!\UART|REG_A [19] & !\UART|REG_A [17])))

	.dataa(\UART|REG_A [16]),
	.datab(\UART|REG_A [18]),
	.datac(\UART|REG_A [19]),
	.datad(\UART|REG_A [17]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \UART|REG_A[4]~4 (
// Equation(s):
// \UART|REG_A[4]~4_combout  = (\UART|REG_A~24_combout  & ((\UART|Add4~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [4]))

	.dataa(gnd),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|REG_A [4]),
	.datad(\UART|Add4~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[4]~4 .lut_mask = 16'hFC30;
defparam \UART|REG_A[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \UART|Selector134~2 (
// Equation(s):
// \UART|Selector134~2_combout  = (\UART|REG_A[4]~4_combout  & ((\UART|state.RB~q ) # ((\UART|state.RA~q ) # (\UART|REG_M[1]~0_combout ))))

	.dataa(\UART|state.RB~q ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|REG_A[4]~4_combout ),
	.cin(gnd),
	.combout(\UART|Selector134~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector134~2 .lut_mask = 16'hFE00;
defparam \UART|Selector134~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \UART|REG_A[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[4]~4_combout ),
	.asdata(\UART|Selector134~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[4] .is_wysiwyg = "true";
defparam \UART|REG_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \UART|REG_A[5]~5 (
// Equation(s):
// \UART|REG_A[5]~5_combout  = (\UART|REG_A~24_combout  & ((\UART|Add5~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [5]))

	.dataa(gnd),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|REG_A [5]),
	.datad(\UART|Add5~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[5]~5 .lut_mask = 16'hFC30;
defparam \UART|REG_A[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \UART|Selector133~2 (
// Equation(s):
// \UART|Selector133~2_combout  = (\UART|REG_A[5]~5_combout  & ((\UART|state.RB~q ) # ((\UART|state.RA~q ) # (\UART|REG_M[1]~0_combout ))))

	.dataa(\UART|state.RB~q ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|REG_A[5]~5_combout ),
	.cin(gnd),
	.combout(\UART|Selector133~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector133~2 .lut_mask = 16'hFE00;
defparam \UART|Selector133~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \UART|REG_A[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[5]~5_combout ),
	.asdata(\UART|Selector133~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[5] .is_wysiwyg = "true";
defparam \UART|REG_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \UART|REG_A[6]~6 (
// Equation(s):
// \UART|REG_A[6]~6_combout  = (\UART|REG_A~24_combout  & (\UART|Add6~0_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_A [6])))

	.dataa(gnd),
	.datab(\UART|Add6~0_combout ),
	.datac(\UART|REG_A [6]),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[6]~6 .lut_mask = 16'hCCF0;
defparam \UART|REG_A[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \UART|Selector132~2 (
// Equation(s):
// \UART|Selector132~2_combout  = (\UART|REG_A[6]~6_combout  & ((\UART|state.RB~q ) # ((\UART|state.RA~q ) # (\UART|REG_M[1]~0_combout ))))

	.dataa(\UART|state.RB~q ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|REG_A[6]~6_combout ),
	.cin(gnd),
	.combout(\UART|Selector132~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector132~2 .lut_mask = 16'hFE00;
defparam \UART|Selector132~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \UART|REG_A[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[6]~6_combout ),
	.asdata(\UART|Selector132~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[6] .is_wysiwyg = "true";
defparam \UART|REG_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \UART|REG_A[7]~7 (
// Equation(s):
// \UART|REG_A[7]~7_combout  = (\UART|REG_A~24_combout  & ((\UART|Add7~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [7]))

	.dataa(gnd),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|REG_A [7]),
	.datad(\UART|Add7~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[7]~7 .lut_mask = 16'hFC30;
defparam \UART|REG_A[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \UART|Selector131~2 (
// Equation(s):
// \UART|Selector131~2_combout  = (\UART|REG_A[7]~7_combout  & ((\UART|state.RB~q ) # ((\UART|state.RA~q ) # (\UART|REG_M[1]~0_combout ))))

	.dataa(\UART|state.RB~q ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|REG_A[7]~7_combout ),
	.cin(gnd),
	.combout(\UART|Selector131~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector131~2 .lut_mask = 16'hFE00;
defparam \UART|Selector131~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \UART|REG_A[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[7]~7_combout ),
	.asdata(\UART|Selector131~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[7] .is_wysiwyg = "true";
defparam \UART|REG_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\UART|REG_A [4] & (\UART|REG_A [5] & (\UART|REG_A [6] & !\UART|REG_A [7])))

	.dataa(\UART|REG_A [4]),
	.datab(\UART|REG_A [5]),
	.datac(\UART|REG_A [6]),
	.datad(\UART|REG_A [7]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0080;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \UART|REG_A[14]~14 (
// Equation(s):
// \UART|REG_A[14]~14_combout  = (\UART|REG_A~24_combout  & (\UART|Add11~6_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_A [14])))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|Add11~6_combout ),
	.datac(\UART|REG_A [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|REG_A[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[14]~14 .lut_mask = 16'hD8D8;
defparam \UART|REG_A[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \UART|Selector124~0 (
// Equation(s):
// \UART|Selector124~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add11~6_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [14]))))

	.dataa(\UART|REG_A [14]),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|Add11~6_combout ),
	.datad(\UART|Selector282~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector124~0 .lut_mask = 16'h00E2;
defparam \UART|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas \UART|REG_A[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[14]~14_combout ),
	.asdata(\UART|Selector124~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[14] .is_wysiwyg = "true";
defparam \UART|REG_A[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \UART|REG_A[13]~13 (
// Equation(s):
// \UART|REG_A[13]~13_combout  = (\UART|REG_A~24_combout  & ((\UART|Add11~4_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [13]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [13]),
	.datad(\UART|Add11~4_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[13]~13 .lut_mask = 16'hFA50;
defparam \UART|REG_A[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \UART|Selector125~0 (
// Equation(s):
// \UART|Selector125~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add11~4_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [13]))))

	.dataa(\UART|REG_A [13]),
	.datab(\UART|Selector282~0_combout ),
	.datac(\UART|REG_A~24_combout ),
	.datad(\UART|Add11~4_combout ),
	.cin(gnd),
	.combout(\UART|Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector125~0 .lut_mask = 16'h3202;
defparam \UART|Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \UART|REG_A[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[13]~13_combout ),
	.asdata(\UART|Selector125~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[13] .is_wysiwyg = "true";
defparam \UART|REG_A[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \UART|REG_A[15]~15 (
// Equation(s):
// \UART|REG_A[15]~15_combout  = (\UART|REG_A~24_combout  & (\UART|Add11~8_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_A [15])))

	.dataa(gnd),
	.datab(\UART|Add11~8_combout ),
	.datac(\UART|REG_A [15]),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[15]~15 .lut_mask = 16'hCCF0;
defparam \UART|REG_A[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \UART|Selector123~0 (
// Equation(s):
// \UART|Selector123~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add11~8_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [15]))))

	.dataa(\UART|REG_A [15]),
	.datab(\UART|Selector282~0_combout ),
	.datac(\UART|Add11~8_combout ),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector123~0 .lut_mask = 16'h3022;
defparam \UART|Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \UART|REG_A[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[15]~15_combout ),
	.asdata(\UART|Selector123~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[15] .is_wysiwyg = "true";
defparam \UART|REG_A[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \UART|REG_A[12]~12 (
// Equation(s):
// \UART|REG_A[12]~12_combout  = (\UART|REG_A~24_combout  & (\UART|Add11~2_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_A [12])))

	.dataa(\UART|REG_A~24_combout ),
	.datab(\UART|Add11~2_combout ),
	.datac(\UART|REG_A [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|REG_A[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[12]~12 .lut_mask = 16'hD8D8;
defparam \UART|REG_A[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \UART|Selector126~0 (
// Equation(s):
// \UART|Selector126~0_combout  = (!\UART|Selector282~0_combout  & ((\UART|REG_A~24_combout  & ((\UART|Add11~2_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [12]))))

	.dataa(\UART|REG_A [12]),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|Add11~2_combout ),
	.datad(\UART|Selector282~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector126~0 .lut_mask = 16'h00E2;
defparam \UART|Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \UART|REG_A[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[12]~12_combout ),
	.asdata(\UART|Selector126~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[12] .is_wysiwyg = "true";
defparam \UART|REG_A[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!\UART|REG_A [14] & (!\UART|REG_A [13] & (!\UART|REG_A [15] & !\UART|REG_A [12])))

	.dataa(\UART|REG_A [14]),
	.datab(\UART|REG_A [13]),
	.datac(\UART|REG_A [15]),
	.datad(\UART|REG_A [12]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \UART|REG_A[2]~2 (
// Equation(s):
// \UART|REG_A[2]~2_combout  = (\UART|REG_A~24_combout  & (\UART|Add2~0_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_A [2])))

	.dataa(\UART|Add2~0_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [2]),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[2]~2 .lut_mask = 16'hAAF0;
defparam \UART|REG_A[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \UART|Selector136~2 (
// Equation(s):
// \UART|Selector136~2_combout  = (\UART|REG_A[2]~2_combout  & ((\UART|REG_M[1]~0_combout ) # ((\UART|state.RB~q ) # (\UART|state.RA~q ))))

	.dataa(\UART|REG_M[1]~0_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|REG_A[2]~2_combout ),
	.cin(gnd),
	.combout(\UART|Selector136~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector136~2 .lut_mask = 16'hFE00;
defparam \UART|Selector136~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \UART|REG_A[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[2]~2_combout ),
	.asdata(\UART|Selector136~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[2] .is_wysiwyg = "true";
defparam \UART|REG_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \UART|REG_A[1]~1 (
// Equation(s):
// \UART|REG_A[1]~1_combout  = (\UART|REG_A~24_combout  & ((\UART|Add1~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [1]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [1]),
	.datad(\UART|Add1~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[1]~1 .lut_mask = 16'hFA50;
defparam \UART|REG_A[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \UART|Selector137~2 (
// Equation(s):
// \UART|Selector137~2_combout  = (\UART|REG_A[1]~1_combout  & ((\UART|state.RA~q ) # ((\UART|state.RB~q ) # (\UART|REG_M[1]~0_combout ))))

	.dataa(\UART|state.RA~q ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|REG_A[1]~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector137~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector137~2 .lut_mask = 16'hFE00;
defparam \UART|Selector137~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \UART|REG_A[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[1]~1_combout ),
	.asdata(\UART|Selector137~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[1] .is_wysiwyg = "true";
defparam \UART|REG_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \UART|REG_A[0]~0 (
// Equation(s):
// \UART|REG_A[0]~0_combout  = (\UART|REG_A~24_combout  & ((\UART|REGA_BCD [0]))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [0]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [0]),
	.datad(\UART|REGA_BCD [0]),
	.cin(gnd),
	.combout(\UART|REG_A[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[0]~0 .lut_mask = 16'hFA50;
defparam \UART|REG_A[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \UART|Selector138~2 (
// Equation(s):
// \UART|Selector138~2_combout  = (\UART|REG_A[0]~0_combout  & ((\UART|state.RA~q ) # ((\UART|state.RB~q ) # (\UART|REG_M[1]~0_combout ))))

	.dataa(\UART|state.RA~q ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|REG_A[0]~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector138~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector138~2 .lut_mask = 16'hFE00;
defparam \UART|Selector138~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \UART|REG_A[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[0]~0_combout ),
	.asdata(\UART|Selector138~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[0] .is_wysiwyg = "true";
defparam \UART|REG_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \UART|REG_A[3]~3 (
// Equation(s):
// \UART|REG_A[3]~3_combout  = (\UART|REG_A~24_combout  & ((\UART|Add3~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [3]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [3]),
	.datad(\UART|Add3~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[3]~3 .lut_mask = 16'hFA50;
defparam \UART|REG_A[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \UART|Selector135~2 (
// Equation(s):
// \UART|Selector135~2_combout  = (\UART|REG_A[3]~3_combout  & ((\UART|state.RB~q ) # ((\UART|REG_M[1]~0_combout ) # (\UART|state.RA~q ))))

	.dataa(\UART|REG_A[3]~3_combout ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|state.RA~q ),
	.cin(gnd),
	.combout(\UART|Selector135~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector135~2 .lut_mask = 16'hAAA8;
defparam \UART|Selector135~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \UART|REG_A[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[3]~3_combout ),
	.asdata(\UART|Selector135~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[3] .is_wysiwyg = "true";
defparam \UART|REG_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\UART|REG_A [2] & (\UART|REG_A [1] & (\UART|REG_A [0] & \UART|REG_A [3])))

	.dataa(\UART|REG_A [2]),
	.datab(\UART|REG_A [1]),
	.datac(\UART|REG_A [0]),
	.datad(\UART|REG_A [3]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h4000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \UART|REG_A[8]~8 (
// Equation(s):
// \UART|REG_A[8]~8_combout  = (\UART|REG_A~24_combout  & ((\UART|Add8~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [8]))

	.dataa(gnd),
	.datab(\UART|REG_A~24_combout ),
	.datac(\UART|REG_A [8]),
	.datad(\UART|Add8~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[8]~8 .lut_mask = 16'hFC30;
defparam \UART|REG_A[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \UART|Selector130~2 (
// Equation(s):
// \UART|Selector130~2_combout  = (\UART|REG_A[8]~8_combout  & ((\UART|state.RB~q ) # ((\UART|state.RA~q ) # (\UART|REG_M[1]~0_combout ))))

	.dataa(\UART|state.RB~q ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|REG_A[8]~8_combout ),
	.cin(gnd),
	.combout(\UART|Selector130~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector130~2 .lut_mask = 16'hFE00;
defparam \UART|Selector130~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \UART|REG_A[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[8]~8_combout ),
	.asdata(\UART|Selector130~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[8] .is_wysiwyg = "true";
defparam \UART|REG_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \UART|REG_A[9]~9 (
// Equation(s):
// \UART|REG_A[9]~9_combout  = (\UART|REG_A~24_combout  & ((\UART|Add9~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [9]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [9]),
	.datad(\UART|Add9~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[9]~9 .lut_mask = 16'hFA50;
defparam \UART|REG_A[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \UART|Selector129~2 (
// Equation(s):
// \UART|Selector129~2_combout  = (\UART|REG_A[9]~9_combout  & ((\UART|state.RA~q ) # ((\UART|state.RB~q ) # (\UART|REG_M[1]~0_combout ))))

	.dataa(\UART|state.RA~q ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|REG_A[9]~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector129~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector129~2 .lut_mask = 16'hFE00;
defparam \UART|Selector129~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \UART|REG_A[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[9]~9_combout ),
	.asdata(\UART|Selector129~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[9] .is_wysiwyg = "true";
defparam \UART|REG_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \UART|REG_A[11]~11 (
// Equation(s):
// \UART|REG_A[11]~11_combout  = (\UART|REG_A~24_combout  & (\UART|Add11~0_combout )) # (!\UART|REG_A~24_combout  & ((\UART|REG_A [11])))

	.dataa(\UART|Add11~0_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [11]),
	.datad(\UART|REG_A~24_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[11]~11 .lut_mask = 16'hAAF0;
defparam \UART|REG_A[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \UART|Selector127~2 (
// Equation(s):
// \UART|Selector127~2_combout  = (\UART|REG_A[11]~11_combout  & ((\UART|state.RB~q ) # ((\UART|state.RA~q ) # (\UART|REG_M[1]~0_combout ))))

	.dataa(\UART|state.RB~q ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|REG_M[1]~0_combout ),
	.datad(\UART|REG_A[11]~11_combout ),
	.cin(gnd),
	.combout(\UART|Selector127~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector127~2 .lut_mask = 16'hFE00;
defparam \UART|Selector127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \UART|REG_A[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[11]~11_combout ),
	.asdata(\UART|Selector127~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[11] .is_wysiwyg = "true";
defparam \UART|REG_A[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \UART|REG_A[10]~10 (
// Equation(s):
// \UART|REG_A[10]~10_combout  = (\UART|REG_A~24_combout  & ((\UART|Add10~0_combout ))) # (!\UART|REG_A~24_combout  & (\UART|REG_A [10]))

	.dataa(\UART|REG_A~24_combout ),
	.datab(gnd),
	.datac(\UART|REG_A [10]),
	.datad(\UART|Add10~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_A[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_A[10]~10 .lut_mask = 16'hFA50;
defparam \UART|REG_A[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \UART|Selector128~2 (
// Equation(s):
// \UART|Selector128~2_combout  = (\UART|REG_A[10]~10_combout  & ((\UART|state.RA~q ) # ((\UART|REG_M[1]~0_combout ) # (\UART|state.RB~q ))))

	.dataa(\UART|state.RA~q ),
	.datab(\UART|REG_M[1]~0_combout ),
	.datac(\UART|REG_A[10]~10_combout ),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|Selector128~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector128~2 .lut_mask = 16'hF0E0;
defparam \UART|Selector128~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \UART|REG_A[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|REG_A[10]~10_combout ),
	.asdata(\UART|Selector128~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|PengisianRegister~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_A[10] .is_wysiwyg = "true";
defparam \UART|REG_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!\UART|REG_A [8] & (!\UART|REG_A [9] & (!\UART|REG_A [11] & !\UART|REG_A [10])))

	.dataa(\UART|REG_A [8]),
	.datab(\UART|REG_A [9]),
	.datac(\UART|REG_A [11]),
	.datad(\UART|REG_A [10]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~3_combout  & (\Equal0~0_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\Equal0~6_combout  & (\Equal0~5_combout  & \Equal0~4_combout ))

	.dataa(gnd),
	.datab(\Equal0~6_combout ),
	.datac(\Equal0~5_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'hC000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (!\UART|REG_B [19] & (!\UART|REG_B [18] & (!\UART|REG_B [16] & !\UART|REG_B [17])))

	.dataa(\UART|REG_B [19]),
	.datab(\UART|REG_B [18]),
	.datac(\UART|REG_B [16]),
	.datad(\UART|REG_B [17]),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h0001;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = (!\UART|REG_B [21] & (!\UART|REG_B [22] & (!\UART|REG_B [40] & !\UART|REG_B [20])))

	.dataa(\UART|REG_B [21]),
	.datab(\UART|REG_B [22]),
	.datac(\UART|REG_B [40]),
	.datad(\UART|REG_B [20]),
	.cin(gnd),
	.combout(\Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~6 .lut_mask = 16'h0001;
defparam \Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!\UART|REG_B [4] & (!\UART|REG_B [6] & (!\UART|REG_B [5] & !\UART|REG_B [7])))

	.dataa(\UART|REG_B [4]),
	.datab(\UART|REG_B [6]),
	.datac(\UART|REG_B [5]),
	.datad(\UART|REG_B [7]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!\UART|REG_B [14] & (!\UART|REG_B [13] & (!\UART|REG_B [15] & !\UART|REG_B [12])))

	.dataa(\UART|REG_B [14]),
	.datab(\UART|REG_B [13]),
	.datac(\UART|REG_B [15]),
	.datad(\UART|REG_B [12]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0001;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!\UART|REG_B [9] & (!\UART|REG_B [10] & (!\UART|REG_B [8] & !\UART|REG_B [11])))

	.dataa(\UART|REG_B [9]),
	.datab(\UART|REG_B [10]),
	.datac(\UART|REG_B [8]),
	.datad(\UART|REG_B [11]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0001;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\UART|REG_B [3] & (\UART|REG_B [2] & (\UART|REG_B [1] & \UART|REG_B [0])))

	.dataa(\UART|REG_B [3]),
	.datab(\UART|REG_B [2]),
	.datac(\UART|REG_B [1]),
	.datad(\UART|REG_B [0]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h4000;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~1_combout  & (\Equal1~3_combout  & (\Equal1~2_combout  & \Equal1~0_combout )))

	.dataa(\Equal1~1_combout ),
	.datab(\Equal1~3_combout ),
	.datac(\Equal1~2_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h8000;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = (\Equal1~5_combout  & (\Equal1~6_combout  & \Equal1~4_combout ))

	.dataa(gnd),
	.datab(\Equal1~5_combout ),
	.datac(\Equal1~6_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~7 .lut_mask = 16'hC000;
defparam \Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneive_lcell_comb \UART|SendClock:sendCount[0]~1 (
// Equation(s):
// \UART|SendClock:sendCount[0]~1_combout  = \UART|SendClock:sendCount[0]~q  $ (VCC)
// \UART|SendClock:sendCount[0]~2  = CARRY(\UART|SendClock:sendCount[0]~q )

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|SendClock:sendCount[0]~1_combout ),
	.cout(\UART|SendClock:sendCount[0]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[0]~1 .lut_mask = 16'h33CC;
defparam \UART|SendClock:sendCount[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \UART|SendClock:sendCount[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[0] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
cycloneive_lcell_comb \UART|SendClock:sendCount[1]~1 (
// Equation(s):
// \UART|SendClock:sendCount[1]~1_combout  = (\UART|SendClock:sendCount[1]~q  & (!\UART|SendClock:sendCount[0]~2 )) # (!\UART|SendClock:sendCount[1]~q  & ((\UART|SendClock:sendCount[0]~2 ) # (GND)))
// \UART|SendClock:sendCount[1]~2  = CARRY((!\UART|SendClock:sendCount[0]~2 ) # (!\UART|SendClock:sendCount[1]~q ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[0]~2 ),
	.combout(\UART|SendClock:sendCount[1]~1_combout ),
	.cout(\UART|SendClock:sendCount[1]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[1]~1 .lut_mask = 16'h3C3F;
defparam \UART|SendClock:sendCount[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N3
dffeas \UART|SendClock:sendCount[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[1] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
cycloneive_lcell_comb \UART|SendClock:sendCount[2]~1 (
// Equation(s):
// \UART|SendClock:sendCount[2]~1_combout  = (\UART|SendClock:sendCount[2]~q  & (\UART|SendClock:sendCount[1]~2  $ (GND))) # (!\UART|SendClock:sendCount[2]~q  & (!\UART|SendClock:sendCount[1]~2  & VCC))
// \UART|SendClock:sendCount[2]~2  = CARRY((\UART|SendClock:sendCount[2]~q  & !\UART|SendClock:sendCount[1]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[1]~2 ),
	.combout(\UART|SendClock:sendCount[2]~1_combout ),
	.cout(\UART|SendClock:sendCount[2]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[2]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \UART|SendClock:sendCount[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[2] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cycloneive_lcell_comb \UART|SendClock:sendCount[3]~1 (
// Equation(s):
// \UART|SendClock:sendCount[3]~1_combout  = (\UART|SendClock:sendCount[3]~q  & (!\UART|SendClock:sendCount[2]~2 )) # (!\UART|SendClock:sendCount[3]~q  & ((\UART|SendClock:sendCount[2]~2 ) # (GND)))
// \UART|SendClock:sendCount[3]~2  = CARRY((!\UART|SendClock:sendCount[2]~2 ) # (!\UART|SendClock:sendCount[3]~q ))

	.dataa(\UART|SendClock:sendCount[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[2]~2 ),
	.combout(\UART|SendClock:sendCount[3]~1_combout ),
	.cout(\UART|SendClock:sendCount[3]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[3]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \UART|SendClock:sendCount[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[3] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneive_lcell_comb \UART|SendClock:sendCount[4]~1 (
// Equation(s):
// \UART|SendClock:sendCount[4]~1_combout  = (\UART|SendClock:sendCount[4]~q  & (\UART|SendClock:sendCount[3]~2  $ (GND))) # (!\UART|SendClock:sendCount[4]~q  & (!\UART|SendClock:sendCount[3]~2  & VCC))
// \UART|SendClock:sendCount[4]~2  = CARRY((\UART|SendClock:sendCount[4]~q  & !\UART|SendClock:sendCount[3]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[3]~2 ),
	.combout(\UART|SendClock:sendCount[4]~1_combout ),
	.cout(\UART|SendClock:sendCount[4]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[4]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N9
dffeas \UART|SendClock:sendCount[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[4] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneive_lcell_comb \UART|SendClock:sendCount[5]~1 (
// Equation(s):
// \UART|SendClock:sendCount[5]~1_combout  = (\UART|SendClock:sendCount[5]~q  & (!\UART|SendClock:sendCount[4]~2 )) # (!\UART|SendClock:sendCount[5]~q  & ((\UART|SendClock:sendCount[4]~2 ) # (GND)))
// \UART|SendClock:sendCount[5]~2  = CARRY((!\UART|SendClock:sendCount[4]~2 ) # (!\UART|SendClock:sendCount[5]~q ))

	.dataa(\UART|SendClock:sendCount[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[4]~2 ),
	.combout(\UART|SendClock:sendCount[5]~1_combout ),
	.cout(\UART|SendClock:sendCount[5]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[5]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \UART|SendClock:sendCount[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[5] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneive_lcell_comb \UART|SendClock:sendCount[6]~1 (
// Equation(s):
// \UART|SendClock:sendCount[6]~1_combout  = (\UART|SendClock:sendCount[6]~q  & (\UART|SendClock:sendCount[5]~2  $ (GND))) # (!\UART|SendClock:sendCount[6]~q  & (!\UART|SendClock:sendCount[5]~2  & VCC))
// \UART|SendClock:sendCount[6]~2  = CARRY((\UART|SendClock:sendCount[6]~q  & !\UART|SendClock:sendCount[5]~2 ))

	.dataa(\UART|SendClock:sendCount[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[5]~2 ),
	.combout(\UART|SendClock:sendCount[6]~1_combout ),
	.cout(\UART|SendClock:sendCount[6]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[6]~1 .lut_mask = 16'hA50A;
defparam \UART|SendClock:sendCount[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \UART|SendClock:sendCount[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[6] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneive_lcell_comb \UART|SendClock:sendCount[7]~1 (
// Equation(s):
// \UART|SendClock:sendCount[7]~1_combout  = (\UART|SendClock:sendCount[7]~q  & (!\UART|SendClock:sendCount[6]~2 )) # (!\UART|SendClock:sendCount[7]~q  & ((\UART|SendClock:sendCount[6]~2 ) # (GND)))
// \UART|SendClock:sendCount[7]~2  = CARRY((!\UART|SendClock:sendCount[6]~2 ) # (!\UART|SendClock:sendCount[7]~q ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[6]~2 ),
	.combout(\UART|SendClock:sendCount[7]~1_combout ),
	.cout(\UART|SendClock:sendCount[7]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[7]~1 .lut_mask = 16'h3C3F;
defparam \UART|SendClock:sendCount[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N15
dffeas \UART|SendClock:sendCount[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[7] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cycloneive_lcell_comb \UART|SendClock:sendCount[8]~1 (
// Equation(s):
// \UART|SendClock:sendCount[8]~1_combout  = (\UART|SendClock:sendCount[8]~q  & (\UART|SendClock:sendCount[7]~2  $ (GND))) # (!\UART|SendClock:sendCount[8]~q  & (!\UART|SendClock:sendCount[7]~2  & VCC))
// \UART|SendClock:sendCount[8]~2  = CARRY((\UART|SendClock:sendCount[8]~q  & !\UART|SendClock:sendCount[7]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[7]~2 ),
	.combout(\UART|SendClock:sendCount[8]~1_combout ),
	.cout(\UART|SendClock:sendCount[8]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[8]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \UART|SendClock:sendCount[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[8] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneive_lcell_comb \UART|SendClock:sendCount[9]~1 (
// Equation(s):
// \UART|SendClock:sendCount[9]~1_combout  = (\UART|SendClock:sendCount[9]~q  & (!\UART|SendClock:sendCount[8]~2 )) # (!\UART|SendClock:sendCount[9]~q  & ((\UART|SendClock:sendCount[8]~2 ) # (GND)))
// \UART|SendClock:sendCount[9]~2  = CARRY((!\UART|SendClock:sendCount[8]~2 ) # (!\UART|SendClock:sendCount[9]~q ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[8]~2 ),
	.combout(\UART|SendClock:sendCount[9]~1_combout ),
	.cout(\UART|SendClock:sendCount[9]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[9]~1 .lut_mask = 16'h3C3F;
defparam \UART|SendClock:sendCount[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \UART|SendClock:sendCount[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[9]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[9] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneive_lcell_comb \UART|SendClock:sendCount[10]~1 (
// Equation(s):
// \UART|SendClock:sendCount[10]~1_combout  = (\UART|SendClock:sendCount[10]~q  & (\UART|SendClock:sendCount[9]~2  $ (GND))) # (!\UART|SendClock:sendCount[10]~q  & (!\UART|SendClock:sendCount[9]~2  & VCC))
// \UART|SendClock:sendCount[10]~2  = CARRY((\UART|SendClock:sendCount[10]~q  & !\UART|SendClock:sendCount[9]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[9]~2 ),
	.combout(\UART|SendClock:sendCount[10]~1_combout ),
	.cout(\UART|SendClock:sendCount[10]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[10]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N21
dffeas \UART|SendClock:sendCount[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[10] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneive_lcell_comb \UART|SendClock:sendCount[11]~1 (
// Equation(s):
// \UART|SendClock:sendCount[11]~1_combout  = (\UART|SendClock:sendCount[11]~q  & (!\UART|SendClock:sendCount[10]~2 )) # (!\UART|SendClock:sendCount[11]~q  & ((\UART|SendClock:sendCount[10]~2 ) # (GND)))
// \UART|SendClock:sendCount[11]~2  = CARRY((!\UART|SendClock:sendCount[10]~2 ) # (!\UART|SendClock:sendCount[11]~q ))

	.dataa(\UART|SendClock:sendCount[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[10]~2 ),
	.combout(\UART|SendClock:sendCount[11]~1_combout ),
	.cout(\UART|SendClock:sendCount[11]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[11]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[11]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \UART|SendClock:sendCount[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[11]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[11] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneive_lcell_comb \UART|SendClock:sendCount[12]~1 (
// Equation(s):
// \UART|SendClock:sendCount[12]~1_combout  = (\UART|SendClock:sendCount[12]~q  & (\UART|SendClock:sendCount[11]~2  $ (GND))) # (!\UART|SendClock:sendCount[12]~q  & (!\UART|SendClock:sendCount[11]~2  & VCC))
// \UART|SendClock:sendCount[12]~2  = CARRY((\UART|SendClock:sendCount[12]~q  & !\UART|SendClock:sendCount[11]~2 ))

	.dataa(\UART|SendClock:sendCount[12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[11]~2 ),
	.combout(\UART|SendClock:sendCount[12]~1_combout ),
	.cout(\UART|SendClock:sendCount[12]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[12]~1 .lut_mask = 16'hA50A;
defparam \UART|SendClock:sendCount[12]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N15
dffeas \UART|SendClock:sendCount[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|SendClock:sendCount[12]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[12] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneive_lcell_comb \UART|SendClock:sendCount[13]~1 (
// Equation(s):
// \UART|SendClock:sendCount[13]~1_combout  = (\UART|SendClock:sendCount[13]~q  & (!\UART|SendClock:sendCount[12]~2 )) # (!\UART|SendClock:sendCount[13]~q  & ((\UART|SendClock:sendCount[12]~2 ) # (GND)))
// \UART|SendClock:sendCount[13]~2  = CARRY((!\UART|SendClock:sendCount[12]~2 ) # (!\UART|SendClock:sendCount[13]~q ))

	.dataa(\UART|SendClock:sendCount[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[12]~2 ),
	.combout(\UART|SendClock:sendCount[13]~1_combout ),
	.cout(\UART|SendClock:sendCount[13]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[13]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[13]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N27
dffeas \UART|SendClock:sendCount[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[13] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneive_lcell_comb \UART|SendClock:sendCount[14]~1 (
// Equation(s):
// \UART|SendClock:sendCount[14]~1_combout  = (\UART|SendClock:sendCount[14]~q  & (\UART|SendClock:sendCount[13]~2  $ (GND))) # (!\UART|SendClock:sendCount[14]~q  & (!\UART|SendClock:sendCount[13]~2  & VCC))
// \UART|SendClock:sendCount[14]~2  = CARRY((\UART|SendClock:sendCount[14]~q  & !\UART|SendClock:sendCount[13]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[13]~2 ),
	.combout(\UART|SendClock:sendCount[14]~1_combout ),
	.cout(\UART|SendClock:sendCount[14]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[14]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[14]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N29
dffeas \UART|SendClock:sendCount[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[14] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
cycloneive_lcell_comb \UART|SendClock:sendCount[15]~1 (
// Equation(s):
// \UART|SendClock:sendCount[15]~1_combout  = (\UART|SendClock:sendCount[15]~q  & (!\UART|SendClock:sendCount[14]~2 )) # (!\UART|SendClock:sendCount[15]~q  & ((\UART|SendClock:sendCount[14]~2 ) # (GND)))
// \UART|SendClock:sendCount[15]~2  = CARRY((!\UART|SendClock:sendCount[14]~2 ) # (!\UART|SendClock:sendCount[15]~q ))

	.dataa(\UART|SendClock:sendCount[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[14]~2 ),
	.combout(\UART|SendClock:sendCount[15]~1_combout ),
	.cout(\UART|SendClock:sendCount[15]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[15]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[15]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \UART|SendClock:sendCount[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[15] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cycloneive_lcell_comb \UART|SendClock:sendCount[16]~1 (
// Equation(s):
// \UART|SendClock:sendCount[16]~1_combout  = (\UART|SendClock:sendCount[16]~q  & (\UART|SendClock:sendCount[15]~2  $ (GND))) # (!\UART|SendClock:sendCount[16]~q  & (!\UART|SendClock:sendCount[15]~2  & VCC))
// \UART|SendClock:sendCount[16]~2  = CARRY((\UART|SendClock:sendCount[16]~q  & !\UART|SendClock:sendCount[15]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[15]~2 ),
	.combout(\UART|SendClock:sendCount[16]~1_combout ),
	.cout(\UART|SendClock:sendCount[16]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[16]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[16]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \UART|SendClock:sendCount[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[16]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[16] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cycloneive_lcell_comb \UART|SendClock:sendCount[17]~1 (
// Equation(s):
// \UART|SendClock:sendCount[17]~1_combout  = (\UART|SendClock:sendCount[17]~q  & (!\UART|SendClock:sendCount[16]~2 )) # (!\UART|SendClock:sendCount[17]~q  & ((\UART|SendClock:sendCount[16]~2 ) # (GND)))
// \UART|SendClock:sendCount[17]~2  = CARRY((!\UART|SendClock:sendCount[16]~2 ) # (!\UART|SendClock:sendCount[17]~q ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[16]~2 ),
	.combout(\UART|SendClock:sendCount[17]~1_combout ),
	.cout(\UART|SendClock:sendCount[17]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[17]~1 .lut_mask = 16'h3C3F;
defparam \UART|SendClock:sendCount[17]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N3
dffeas \UART|SendClock:sendCount[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[17]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[17] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
cycloneive_lcell_comb \UART|SendClock:sendCount[18]~1 (
// Equation(s):
// \UART|SendClock:sendCount[18]~1_combout  = (\UART|SendClock:sendCount[18]~q  & (\UART|SendClock:sendCount[17]~2  $ (GND))) # (!\UART|SendClock:sendCount[18]~q  & (!\UART|SendClock:sendCount[17]~2  & VCC))
// \UART|SendClock:sendCount[18]~2  = CARRY((\UART|SendClock:sendCount[18]~q  & !\UART|SendClock:sendCount[17]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[17]~2 ),
	.combout(\UART|SendClock:sendCount[18]~1_combout ),
	.cout(\UART|SendClock:sendCount[18]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[18]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[18]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \UART|SendClock:sendCount[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|SendClock:sendCount[18]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[18] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
cycloneive_lcell_comb \UART|SendClock:sendCount[19]~1 (
// Equation(s):
// \UART|SendClock:sendCount[19]~1_combout  = (\UART|SendClock:sendCount[19]~q  & (!\UART|SendClock:sendCount[18]~2 )) # (!\UART|SendClock:sendCount[19]~q  & ((\UART|SendClock:sendCount[18]~2 ) # (GND)))
// \UART|SendClock:sendCount[19]~2  = CARRY((!\UART|SendClock:sendCount[18]~2 ) # (!\UART|SendClock:sendCount[19]~q ))

	.dataa(\UART|SendClock:sendCount[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[18]~2 ),
	.combout(\UART|SendClock:sendCount[19]~1_combout ),
	.cout(\UART|SendClock:sendCount[19]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[19]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[19]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \UART|SendClock:sendCount[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[19]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[19] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
cycloneive_lcell_comb \UART|SendClock:sendCount[20]~1 (
// Equation(s):
// \UART|SendClock:sendCount[20]~1_combout  = (\UART|SendClock:sendCount[20]~q  & (\UART|SendClock:sendCount[19]~2  $ (GND))) # (!\UART|SendClock:sendCount[20]~q  & (!\UART|SendClock:sendCount[19]~2  & VCC))
// \UART|SendClock:sendCount[20]~2  = CARRY((\UART|SendClock:sendCount[20]~q  & !\UART|SendClock:sendCount[19]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[19]~2 ),
	.combout(\UART|SendClock:sendCount[20]~1_combout ),
	.cout(\UART|SendClock:sendCount[20]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[20]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[20]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N9
dffeas \UART|SendClock:sendCount[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[20]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[20] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
cycloneive_lcell_comb \UART|SendClock:sendCount[21]~1 (
// Equation(s):
// \UART|SendClock:sendCount[21]~1_combout  = (\UART|SendClock:sendCount[21]~q  & (!\UART|SendClock:sendCount[20]~2 )) # (!\UART|SendClock:sendCount[21]~q  & ((\UART|SendClock:sendCount[20]~2 ) # (GND)))
// \UART|SendClock:sendCount[21]~2  = CARRY((!\UART|SendClock:sendCount[20]~2 ) # (!\UART|SendClock:sendCount[21]~q ))

	.dataa(\UART|SendClock:sendCount[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[20]~2 ),
	.combout(\UART|SendClock:sendCount[21]~1_combout ),
	.cout(\UART|SendClock:sendCount[21]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[21]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[21]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \UART|SendClock:sendCount[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[21]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[21] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
cycloneive_lcell_comb \UART|SendClock:sendCount[22]~1 (
// Equation(s):
// \UART|SendClock:sendCount[22]~1_combout  = (\UART|SendClock:sendCount[22]~q  & (\UART|SendClock:sendCount[21]~2  $ (GND))) # (!\UART|SendClock:sendCount[22]~q  & (!\UART|SendClock:sendCount[21]~2  & VCC))
// \UART|SendClock:sendCount[22]~2  = CARRY((\UART|SendClock:sendCount[22]~q  & !\UART|SendClock:sendCount[21]~2 ))

	.dataa(\UART|SendClock:sendCount[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[21]~2 ),
	.combout(\UART|SendClock:sendCount[22]~1_combout ),
	.cout(\UART|SendClock:sendCount[22]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[22]~1 .lut_mask = 16'hA50A;
defparam \UART|SendClock:sendCount[22]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \UART|SendClock:sendCount[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[22]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[22] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
cycloneive_lcell_comb \UART|SendClock:sendCount[23]~1 (
// Equation(s):
// \UART|SendClock:sendCount[23]~1_combout  = (\UART|SendClock:sendCount[23]~q  & (!\UART|SendClock:sendCount[22]~2 )) # (!\UART|SendClock:sendCount[23]~q  & ((\UART|SendClock:sendCount[22]~2 ) # (GND)))
// \UART|SendClock:sendCount[23]~2  = CARRY((!\UART|SendClock:sendCount[22]~2 ) # (!\UART|SendClock:sendCount[23]~q ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[22]~2 ),
	.combout(\UART|SendClock:sendCount[23]~1_combout ),
	.cout(\UART|SendClock:sendCount[23]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[23]~1 .lut_mask = 16'h3C3F;
defparam \UART|SendClock:sendCount[23]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N15
dffeas \UART|SendClock:sendCount[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[23]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[23] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cycloneive_lcell_comb \UART|LessThan0~7 (
// Equation(s):
// \UART|LessThan0~7_combout  = (\UART|SendClock:sendCount[20]~q ) # ((\UART|SendClock:sendCount[22]~q ) # ((\UART|SendClock:sendCount[21]~q ) # (\UART|SendClock:sendCount[23]~q )))

	.dataa(\UART|SendClock:sendCount[20]~q ),
	.datab(\UART|SendClock:sendCount[22]~q ),
	.datac(\UART|SendClock:sendCount[21]~q ),
	.datad(\UART|SendClock:sendCount[23]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \UART|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
cycloneive_lcell_comb \UART|SendClock:sendCount[24]~1 (
// Equation(s):
// \UART|SendClock:sendCount[24]~1_combout  = (\UART|SendClock:sendCount[24]~q  & (\UART|SendClock:sendCount[23]~2  $ (GND))) # (!\UART|SendClock:sendCount[24]~q  & (!\UART|SendClock:sendCount[23]~2  & VCC))
// \UART|SendClock:sendCount[24]~2  = CARRY((\UART|SendClock:sendCount[24]~q  & !\UART|SendClock:sendCount[23]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[23]~2 ),
	.combout(\UART|SendClock:sendCount[24]~1_combout ),
	.cout(\UART|SendClock:sendCount[24]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[24]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[24]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \UART|SendClock:sendCount[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[24]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[24] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
cycloneive_lcell_comb \UART|SendClock:sendCount[25]~1 (
// Equation(s):
// \UART|SendClock:sendCount[25]~1_combout  = (\UART|SendClock:sendCount[25]~q  & (!\UART|SendClock:sendCount[24]~2 )) # (!\UART|SendClock:sendCount[25]~q  & ((\UART|SendClock:sendCount[24]~2 ) # (GND)))
// \UART|SendClock:sendCount[25]~2  = CARRY((!\UART|SendClock:sendCount[24]~2 ) # (!\UART|SendClock:sendCount[25]~q ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[24]~2 ),
	.combout(\UART|SendClock:sendCount[25]~1_combout ),
	.cout(\UART|SendClock:sendCount[25]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[25]~1 .lut_mask = 16'h3C3F;
defparam \UART|SendClock:sendCount[25]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \UART|SendClock:sendCount[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[25]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[25] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cycloneive_lcell_comb \UART|SendClock:sendCount[26]~1 (
// Equation(s):
// \UART|SendClock:sendCount[26]~1_combout  = (\UART|SendClock:sendCount[26]~q  & (\UART|SendClock:sendCount[25]~2  $ (GND))) # (!\UART|SendClock:sendCount[26]~q  & (!\UART|SendClock:sendCount[25]~2  & VCC))
// \UART|SendClock:sendCount[26]~2  = CARRY((\UART|SendClock:sendCount[26]~q  & !\UART|SendClock:sendCount[25]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[25]~2 ),
	.combout(\UART|SendClock:sendCount[26]~1_combout ),
	.cout(\UART|SendClock:sendCount[26]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[26]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[26]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N21
dffeas \UART|SendClock:sendCount[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[26]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[26] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
cycloneive_lcell_comb \UART|SendClock:sendCount[27]~1 (
// Equation(s):
// \UART|SendClock:sendCount[27]~1_combout  = (\UART|SendClock:sendCount[27]~q  & (!\UART|SendClock:sendCount[26]~2 )) # (!\UART|SendClock:sendCount[27]~q  & ((\UART|SendClock:sendCount[26]~2 ) # (GND)))
// \UART|SendClock:sendCount[27]~2  = CARRY((!\UART|SendClock:sendCount[26]~2 ) # (!\UART|SendClock:sendCount[27]~q ))

	.dataa(\UART|SendClock:sendCount[27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[26]~2 ),
	.combout(\UART|SendClock:sendCount[27]~1_combout ),
	.cout(\UART|SendClock:sendCount[27]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[27]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[27]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \UART|SendClock:sendCount[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[27]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[27] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
cycloneive_lcell_comb \UART|SendClock:sendCount[28]~1 (
// Equation(s):
// \UART|SendClock:sendCount[28]~1_combout  = (\UART|SendClock:sendCount[28]~q  & (\UART|SendClock:sendCount[27]~2  $ (GND))) # (!\UART|SendClock:sendCount[28]~q  & (!\UART|SendClock:sendCount[27]~2  & VCC))
// \UART|SendClock:sendCount[28]~2  = CARRY((\UART|SendClock:sendCount[28]~q  & !\UART|SendClock:sendCount[27]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[27]~2 ),
	.combout(\UART|SendClock:sendCount[28]~1_combout ),
	.cout(\UART|SendClock:sendCount[28]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[28]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[28]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \UART|SendClock:sendCount[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[28]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[28] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
cycloneive_lcell_comb \UART|SendClock:sendCount[29]~1 (
// Equation(s):
// \UART|SendClock:sendCount[29]~1_combout  = (\UART|SendClock:sendCount[29]~q  & (!\UART|SendClock:sendCount[28]~2 )) # (!\UART|SendClock:sendCount[29]~q  & ((\UART|SendClock:sendCount[28]~2 ) # (GND)))
// \UART|SendClock:sendCount[29]~2  = CARRY((!\UART|SendClock:sendCount[28]~2 ) # (!\UART|SendClock:sendCount[29]~q ))

	.dataa(\UART|SendClock:sendCount[29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[28]~2 ),
	.combout(\UART|SendClock:sendCount[29]~1_combout ),
	.cout(\UART|SendClock:sendCount[29]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[29]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[29]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N27
dffeas \UART|SendClock:sendCount[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[29]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[29] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneive_lcell_comb \UART|SendClock:sendCount[30]~1 (
// Equation(s):
// \UART|SendClock:sendCount[30]~1_combout  = (\UART|SendClock:sendCount[30]~q  & (\UART|SendClock:sendCount[29]~2  $ (GND))) # (!\UART|SendClock:sendCount[30]~q  & (!\UART|SendClock:sendCount[29]~2  & VCC))
// \UART|SendClock:sendCount[30]~2  = CARRY((\UART|SendClock:sendCount[30]~q  & !\UART|SendClock:sendCount[29]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[29]~2 ),
	.combout(\UART|SendClock:sendCount[30]~1_combout ),
	.cout(\UART|SendClock:sendCount[30]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[30]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[30]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \UART|SendClock:sendCount[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[30]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[30] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
cycloneive_lcell_comb \UART|SendClock:sendCount[31]~1 (
// Equation(s):
// \UART|SendClock:sendCount[31]~1_combout  = \UART|SendClock:sendCount[31]~q  $ (\UART|SendClock:sendCount[30]~2 )

	.dataa(\UART|SendClock:sendCount[31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|SendClock:sendCount[30]~2 ),
	.combout(\UART|SendClock:sendCount[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendClock:sendCount[31]~1 .lut_mask = 16'h5A5A;
defparam \UART|SendClock:sendCount[31]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \UART|SendClock:sendCount[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[31]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[31] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cycloneive_lcell_comb \UART|LessThan0~8 (
// Equation(s):
// \UART|LessThan0~8_combout  = (\UART|SendClock:sendCount[27]~q ) # ((\UART|SendClock:sendCount[24]~q ) # ((\UART|SendClock:sendCount[26]~q ) # (\UART|SendClock:sendCount[25]~q )))

	.dataa(\UART|SendClock:sendCount[27]~q ),
	.datab(\UART|SendClock:sendCount[24]~q ),
	.datac(\UART|SendClock:sendCount[26]~q ),
	.datad(\UART|SendClock:sendCount[25]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~8 .lut_mask = 16'hFFFE;
defparam \UART|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
cycloneive_lcell_comb \UART|LessThan0~9 (
// Equation(s):
// \UART|LessThan0~9_combout  = (\UART|SendClock:sendCount[29]~q ) # ((\UART|SendClock:sendCount[28]~q ) # ((\UART|SendClock:sendCount[30]~q ) # (\UART|LessThan0~8_combout )))

	.dataa(\UART|SendClock:sendCount[29]~q ),
	.datab(\UART|SendClock:sendCount[28]~q ),
	.datac(\UART|SendClock:sendCount[30]~q ),
	.datad(\UART|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\UART|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \UART|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
cycloneive_lcell_comb \UART|LessThan0~5 (
// Equation(s):
// \UART|LessThan0~5_combout  = (\UART|SendClock:sendCount[15]~q ) # ((\UART|SendClock:sendCount[14]~q ) # ((\UART|SendClock:sendCount[16]~q ) # (\UART|SendClock:sendCount[17]~q )))

	.dataa(\UART|SendClock:sendCount[15]~q ),
	.datab(\UART|SendClock:sendCount[14]~q ),
	.datac(\UART|SendClock:sendCount[16]~q ),
	.datad(\UART|SendClock:sendCount[17]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \UART|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
cycloneive_lcell_comb \UART|LessThan0~0 (
// Equation(s):
// \UART|LessThan0~0_combout  = (\UART|SendClock:sendCount[12]~q  & \UART|SendClock:sendCount[13]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|SendClock:sendCount[12]~q ),
	.datad(\UART|SendClock:sendCount[13]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~0 .lut_mask = 16'hF000;
defparam \UART|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
cycloneive_lcell_comb \UART|LessThan0~1 (
// Equation(s):
// \UART|LessThan0~1_combout  = (\UART|SendClock:sendCount[1]~q ) # ((\UART|SendClock:sendCount[3]~q ) # ((\UART|SendClock:sendCount[0]~q ) # (\UART|SendClock:sendCount[2]~q )))

	.dataa(\UART|SendClock:sendCount[1]~q ),
	.datab(\UART|SendClock:sendCount[3]~q ),
	.datac(\UART|SendClock:sendCount[0]~q ),
	.datad(\UART|SendClock:sendCount[2]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \UART|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
cycloneive_lcell_comb \UART|LessThan0~2 (
// Equation(s):
// \UART|LessThan0~2_combout  = (\UART|SendClock:sendCount[4]~q ) # ((\UART|SendClock:sendCount[7]~q ) # ((\UART|SendClock:sendCount[6]~q ) # (\UART|SendClock:sendCount[5]~q )))

	.dataa(\UART|SendClock:sendCount[4]~q ),
	.datab(\UART|SendClock:sendCount[7]~q ),
	.datac(\UART|SendClock:sendCount[6]~q ),
	.datad(\UART|SendClock:sendCount[5]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \UART|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
cycloneive_lcell_comb \UART|LessThan0~3 (
// Equation(s):
// \UART|LessThan0~3_combout  = (\UART|SendClock:sendCount[9]~q ) # ((\UART|SendClock:sendCount[8]~q  & ((\UART|LessThan0~1_combout ) # (\UART|LessThan0~2_combout ))))

	.dataa(\UART|SendClock:sendCount[9]~q ),
	.datab(\UART|SendClock:sendCount[8]~q ),
	.datac(\UART|LessThan0~1_combout ),
	.datad(\UART|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\UART|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~3 .lut_mask = 16'hEEEA;
defparam \UART|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
cycloneive_lcell_comb \UART|LessThan0~4 (
// Equation(s):
// \UART|LessThan0~4_combout  = (\UART|LessThan0~0_combout  & ((\UART|SendClock:sendCount[11]~q ) # ((\UART|SendClock:sendCount[10]~q  & \UART|LessThan0~3_combout ))))

	.dataa(\UART|SendClock:sendCount[11]~q ),
	.datab(\UART|LessThan0~0_combout ),
	.datac(\UART|SendClock:sendCount[10]~q ),
	.datad(\UART|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\UART|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~4 .lut_mask = 16'hC888;
defparam \UART|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
cycloneive_lcell_comb \UART|LessThan0~6 (
// Equation(s):
// \UART|LessThan0~6_combout  = (\UART|SendClock:sendCount[18]~q  & (\UART|SendClock:sendCount[19]~q  & ((\UART|LessThan0~5_combout ) # (\UART|LessThan0~4_combout ))))

	.dataa(\UART|SendClock:sendCount[18]~q ),
	.datab(\UART|SendClock:sendCount[19]~q ),
	.datac(\UART|LessThan0~5_combout ),
	.datad(\UART|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\UART|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~6 .lut_mask = 16'h8880;
defparam \UART|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cycloneive_lcell_comb \UART|LessThan0~10 (
// Equation(s):
// \UART|LessThan0~10_combout  = (!\UART|SendClock:sendCount[31]~q  & ((\UART|LessThan0~7_combout ) # ((\UART|LessThan0~9_combout ) # (\UART|LessThan0~6_combout ))))

	.dataa(\UART|LessThan0~7_combout ),
	.datab(\UART|SendClock:sendCount[31]~q ),
	.datac(\UART|LessThan0~9_combout ),
	.datad(\UART|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\UART|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~10 .lut_mask = 16'h3332;
defparam \UART|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
cycloneive_lcell_comb \UART|clk_send~0 (
// Equation(s):
// \UART|clk_send~0_combout  = \UART|clk_send~q  $ (\UART|LessThan0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|clk_send~q ),
	.datad(\UART|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\UART|clk_send~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|clk_send~0 .lut_mask = 16'h0FF0;
defparam \UART|clk_send~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
cycloneive_lcell_comb \UART|clk_send~feeder (
// Equation(s):
// \UART|clk_send~feeder_combout  = \UART|clk_send~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|clk_send~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|clk_send~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|clk_send~feeder .lut_mask = 16'hF0F0;
defparam \UART|clk_send~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \UART|clk_send (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|clk_send~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|clk_send~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|clk_send .is_wysiwyg = "true";
defparam \UART|clk_send .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \UART|clk_send~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\UART|clk_send~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\UART|clk_send~clkctrl_outclk ));
// synopsys translate_off
defparam \UART|clk_send~clkctrl .clock_type = "global clock";
defparam \UART|clk_send~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X33_Y20_N31
dffeas \UART|state_send.switch (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|state_send.sendBCD~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.switch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.switch .is_wysiwyg = "true";
defparam \UART|state_send.switch .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \send~input (
	.i(send),
	.ibar(gnd),
	.o(\send~input_o ));
// synopsys translate_off
defparam \send~input .bus_hold = "false";
defparam \send~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \UART|Selector328~0 (
// Equation(s):
// \UART|Selector328~0_combout  = (!\send~input_o  & \UART|state_send.done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\send~input_o ),
	.datad(\UART|state_send.done~q ),
	.cin(gnd),
	.combout(\UART|Selector328~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector328~0 .lut_mask = 16'h0F00;
defparam \UART|Selector328~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N24
cycloneive_lcell_comb \UART|Selector289~0 (
// Equation(s):
// \UART|Selector289~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~62_combout ),
	.cin(gnd),
	.combout(\UART|Selector289~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector289~0 .lut_mask = 16'hF000;
defparam \UART|Selector289~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \UART|Selector320~0 (
// Equation(s):
// \UART|Selector320~0_combout  = (\UART|state_send.switch~q ) # (!\UART|state_send.init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|state_send.init~q ),
	.cin(gnd),
	.combout(\UART|Selector320~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector320~0 .lut_mask = 16'hF0FF;
defparam \UART|Selector320~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N25
dffeas \UART|SendData:bcdCount[31] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector289~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[31] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \UART|Add30~0 (
// Equation(s):
// \UART|Add30~0_combout  = \UART|SendData:bcdCount[0]~q  $ (VCC)
// \UART|Add30~1  = CARRY(\UART|SendData:bcdCount[0]~q )

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add30~0_combout ),
	.cout(\UART|Add30~1 ));
// synopsys translate_off
defparam \UART|Add30~0 .lut_mask = 16'h33CC;
defparam \UART|Add30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \UART|Selector320~1 (
// Equation(s):
// \UART|Selector320~1_combout  = (\UART|Add30~0_combout  & \UART|state_send.switch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|Add30~0_combout ),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|Selector320~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector320~1 .lut_mask = 16'hF000;
defparam \UART|Selector320~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \UART|SendData:bcdCount[0] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector320~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[0] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \UART|Add30~2 (
// Equation(s):
// \UART|Add30~2_combout  = (\UART|SendData:bcdCount[1]~q  & (!\UART|Add30~1 )) # (!\UART|SendData:bcdCount[1]~q  & ((\UART|Add30~1 ) # (GND)))
// \UART|Add30~3  = CARRY((!\UART|Add30~1 ) # (!\UART|SendData:bcdCount[1]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~1 ),
	.combout(\UART|Add30~2_combout ),
	.cout(\UART|Add30~3 ));
// synopsys translate_off
defparam \UART|Add30~2 .lut_mask = 16'h3C3F;
defparam \UART|Add30~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \UART|Selector319~0 (
// Equation(s):
// \UART|Selector319~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~2_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(gnd),
	.datad(\UART|Add30~2_combout ),
	.cin(gnd),
	.combout(\UART|Selector319~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector319~0 .lut_mask = 16'hCC00;
defparam \UART|Selector319~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N15
dffeas \UART|SendData:bcdCount[1] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector319~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[1] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \UART|Add30~4 (
// Equation(s):
// \UART|Add30~4_combout  = (\UART|SendData:bcdCount[2]~q  & (\UART|Add30~3  $ (GND))) # (!\UART|SendData:bcdCount[2]~q  & (!\UART|Add30~3  & VCC))
// \UART|Add30~5  = CARRY((\UART|SendData:bcdCount[2]~q  & !\UART|Add30~3 ))

	.dataa(\UART|SendData:bcdCount[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~3 ),
	.combout(\UART|Add30~4_combout ),
	.cout(\UART|Add30~5 ));
// synopsys translate_off
defparam \UART|Add30~4 .lut_mask = 16'hA50A;
defparam \UART|Add30~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \UART|Selector318~0 (
// Equation(s):
// \UART|Selector318~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~4_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(gnd),
	.datad(\UART|Add30~4_combout ),
	.cin(gnd),
	.combout(\UART|Selector318~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector318~0 .lut_mask = 16'hCC00;
defparam \UART|Selector318~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N31
dffeas \UART|SendData:bcdCount[2] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector318~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[2] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \UART|Add30~6 (
// Equation(s):
// \UART|Add30~6_combout  = (\UART|SendData:bcdCount[3]~q  & (!\UART|Add30~5 )) # (!\UART|SendData:bcdCount[3]~q  & ((\UART|Add30~5 ) # (GND)))
// \UART|Add30~7  = CARRY((!\UART|Add30~5 ) # (!\UART|SendData:bcdCount[3]~q ))

	.dataa(\UART|SendData:bcdCount[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~5 ),
	.combout(\UART|Add30~6_combout ),
	.cout(\UART|Add30~7 ));
// synopsys translate_off
defparam \UART|Add30~6 .lut_mask = 16'h5A5F;
defparam \UART|Add30~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \UART|Selector317~0 (
// Equation(s):
// \UART|Selector317~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~6_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(gnd),
	.datad(\UART|Add30~6_combout ),
	.cin(gnd),
	.combout(\UART|Selector317~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector317~0 .lut_mask = 16'hCC00;
defparam \UART|Selector317~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N27
dffeas \UART|SendData:bcdCount[3] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector317~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[3] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \UART|Add30~8 (
// Equation(s):
// \UART|Add30~8_combout  = (\UART|SendData:bcdCount[4]~q  & (\UART|Add30~7  $ (GND))) # (!\UART|SendData:bcdCount[4]~q  & (!\UART|Add30~7  & VCC))
// \UART|Add30~9  = CARRY((\UART|SendData:bcdCount[4]~q  & !\UART|Add30~7 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~7 ),
	.combout(\UART|Add30~8_combout ),
	.cout(\UART|Add30~9 ));
// synopsys translate_off
defparam \UART|Add30~8 .lut_mask = 16'hC30C;
defparam \UART|Add30~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \UART|Selector316~0 (
// Equation(s):
// \UART|Selector316~0_combout  = (\UART|Add30~8_combout  & \UART|state_send.switch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|Add30~8_combout ),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|Selector316~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector316~0 .lut_mask = 16'hF000;
defparam \UART|Selector316~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N21
dffeas \UART|SendData:bcdCount[4] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector316~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[4] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \UART|Add30~10 (
// Equation(s):
// \UART|Add30~10_combout  = (\UART|SendData:bcdCount[5]~q  & (!\UART|Add30~9 )) # (!\UART|SendData:bcdCount[5]~q  & ((\UART|Add30~9 ) # (GND)))
// \UART|Add30~11  = CARRY((!\UART|Add30~9 ) # (!\UART|SendData:bcdCount[5]~q ))

	.dataa(\UART|SendData:bcdCount[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~9 ),
	.combout(\UART|Add30~10_combout ),
	.cout(\UART|Add30~11 ));
// synopsys translate_off
defparam \UART|Add30~10 .lut_mask = 16'h5A5F;
defparam \UART|Add30~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \UART|Selector315~0 (
// Equation(s):
// \UART|Selector315~0_combout  = (\UART|Add30~10_combout  & \UART|state_send.switch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|Add30~10_combout ),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|Selector315~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector315~0 .lut_mask = 16'hF000;
defparam \UART|Selector315~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \UART|SendData:bcdCount[5] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector315~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[5] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \UART|Add30~12 (
// Equation(s):
// \UART|Add30~12_combout  = (\UART|SendData:bcdCount[6]~q  & (\UART|Add30~11  $ (GND))) # (!\UART|SendData:bcdCount[6]~q  & (!\UART|Add30~11  & VCC))
// \UART|Add30~13  = CARRY((\UART|SendData:bcdCount[6]~q  & !\UART|Add30~11 ))

	.dataa(\UART|SendData:bcdCount[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~11 ),
	.combout(\UART|Add30~12_combout ),
	.cout(\UART|Add30~13 ));
// synopsys translate_off
defparam \UART|Add30~12 .lut_mask = 16'hA50A;
defparam \UART|Add30~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \UART|Selector314~0 (
// Equation(s):
// \UART|Selector314~0_combout  = (\UART|Add30~12_combout  & \UART|state_send.switch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|Add30~12_combout ),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|Selector314~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector314~0 .lut_mask = 16'hF000;
defparam \UART|Selector314~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \UART|SendData:bcdCount[6] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector314~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[6] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \UART|Add30~14 (
// Equation(s):
// \UART|Add30~14_combout  = (\UART|SendData:bcdCount[7]~q  & (!\UART|Add30~13 )) # (!\UART|SendData:bcdCount[7]~q  & ((\UART|Add30~13 ) # (GND)))
// \UART|Add30~15  = CARRY((!\UART|Add30~13 ) # (!\UART|SendData:bcdCount[7]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~13 ),
	.combout(\UART|Add30~14_combout ),
	.cout(\UART|Add30~15 ));
// synopsys translate_off
defparam \UART|Add30~14 .lut_mask = 16'h3C3F;
defparam \UART|Add30~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \UART|Selector313~0 (
// Equation(s):
// \UART|Selector313~0_combout  = (\UART|Add30~14_combout  & \UART|state_send.switch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|Add30~14_combout ),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|Selector313~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector313~0 .lut_mask = 16'hF000;
defparam \UART|Selector313~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \UART|SendData:bcdCount[7] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector313~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[7] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \UART|Add30~16 (
// Equation(s):
// \UART|Add30~16_combout  = (\UART|SendData:bcdCount[8]~q  & (\UART|Add30~15  $ (GND))) # (!\UART|SendData:bcdCount[8]~q  & (!\UART|Add30~15  & VCC))
// \UART|Add30~17  = CARRY((\UART|SendData:bcdCount[8]~q  & !\UART|Add30~15 ))

	.dataa(\UART|SendData:bcdCount[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~15 ),
	.combout(\UART|Add30~16_combout ),
	.cout(\UART|Add30~17 ));
// synopsys translate_off
defparam \UART|Add30~16 .lut_mask = 16'hA50A;
defparam \UART|Add30~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \UART|Selector312~0 (
// Equation(s):
// \UART|Selector312~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~16_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(gnd),
	.datad(\UART|Add30~16_combout ),
	.cin(gnd),
	.combout(\UART|Selector312~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector312~0 .lut_mask = 16'hCC00;
defparam \UART|Selector312~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \UART|SendData:bcdCount[8] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector312~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[8] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \UART|Add30~18 (
// Equation(s):
// \UART|Add30~18_combout  = (\UART|SendData:bcdCount[9]~q  & (!\UART|Add30~17 )) # (!\UART|SendData:bcdCount[9]~q  & ((\UART|Add30~17 ) # (GND)))
// \UART|Add30~19  = CARRY((!\UART|Add30~17 ) # (!\UART|SendData:bcdCount[9]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~17 ),
	.combout(\UART|Add30~18_combout ),
	.cout(\UART|Add30~19 ));
// synopsys translate_off
defparam \UART|Add30~18 .lut_mask = 16'h3C3F;
defparam \UART|Add30~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \UART|Selector311~0 (
// Equation(s):
// \UART|Selector311~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~18_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(gnd),
	.datad(\UART|Add30~18_combout ),
	.cin(gnd),
	.combout(\UART|Selector311~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector311~0 .lut_mask = 16'hCC00;
defparam \UART|Selector311~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \UART|SendData:bcdCount[9] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector311~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[9] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \UART|Add30~20 (
// Equation(s):
// \UART|Add30~20_combout  = (\UART|SendData:bcdCount[10]~q  & (\UART|Add30~19  $ (GND))) # (!\UART|SendData:bcdCount[10]~q  & (!\UART|Add30~19  & VCC))
// \UART|Add30~21  = CARRY((\UART|SendData:bcdCount[10]~q  & !\UART|Add30~19 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~19 ),
	.combout(\UART|Add30~20_combout ),
	.cout(\UART|Add30~21 ));
// synopsys translate_off
defparam \UART|Add30~20 .lut_mask = 16'hC30C;
defparam \UART|Add30~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N30
cycloneive_lcell_comb \UART|Selector310~0 (
// Equation(s):
// \UART|Selector310~0_combout  = (\UART|Add30~20_combout  & \UART|state_send.switch~q )

	.dataa(\UART|Add30~20_combout ),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector310~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector310~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector310~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \UART|SendData:bcdCount[10] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector310~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[10] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \UART|Add30~22 (
// Equation(s):
// \UART|Add30~22_combout  = (\UART|SendData:bcdCount[11]~q  & (!\UART|Add30~21 )) # (!\UART|SendData:bcdCount[11]~q  & ((\UART|Add30~21 ) # (GND)))
// \UART|Add30~23  = CARRY((!\UART|Add30~21 ) # (!\UART|SendData:bcdCount[11]~q ))

	.dataa(\UART|SendData:bcdCount[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~21 ),
	.combout(\UART|Add30~22_combout ),
	.cout(\UART|Add30~23 ));
// synopsys translate_off
defparam \UART|Add30~22 .lut_mask = 16'h5A5F;
defparam \UART|Add30~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \UART|Selector309~0 (
// Equation(s):
// \UART|Selector309~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~22_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(gnd),
	.datad(\UART|Add30~22_combout ),
	.cin(gnd),
	.combout(\UART|Selector309~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector309~0 .lut_mask = 16'hCC00;
defparam \UART|Selector309~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \UART|SendData:bcdCount[11] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector309~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[11] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \UART|Add30~24 (
// Equation(s):
// \UART|Add30~24_combout  = (\UART|SendData:bcdCount[12]~q  & (\UART|Add30~23  $ (GND))) # (!\UART|SendData:bcdCount[12]~q  & (!\UART|Add30~23  & VCC))
// \UART|Add30~25  = CARRY((\UART|SendData:bcdCount[12]~q  & !\UART|Add30~23 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~23 ),
	.combout(\UART|Add30~24_combout ),
	.cout(\UART|Add30~25 ));
// synopsys translate_off
defparam \UART|Add30~24 .lut_mask = 16'hC30C;
defparam \UART|Add30~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \UART|Selector308~0 (
// Equation(s):
// \UART|Selector308~0_combout  = (\UART|Add30~24_combout  & \UART|state_send.switch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|Add30~24_combout ),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|Selector308~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector308~0 .lut_mask = 16'hF000;
defparam \UART|Selector308~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N17
dffeas \UART|SendData:bcdCount[12] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector308~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[12] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \UART|Add30~26 (
// Equation(s):
// \UART|Add30~26_combout  = (\UART|SendData:bcdCount[13]~q  & (!\UART|Add30~25 )) # (!\UART|SendData:bcdCount[13]~q  & ((\UART|Add30~25 ) # (GND)))
// \UART|Add30~27  = CARRY((!\UART|Add30~25 ) # (!\UART|SendData:bcdCount[13]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~25 ),
	.combout(\UART|Add30~26_combout ),
	.cout(\UART|Add30~27 ));
// synopsys translate_off
defparam \UART|Add30~26 .lut_mask = 16'h3C3F;
defparam \UART|Add30~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \UART|Selector307~0 (
// Equation(s):
// \UART|Selector307~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~26_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(gnd),
	.datad(\UART|Add30~26_combout ),
	.cin(gnd),
	.combout(\UART|Selector307~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector307~0 .lut_mask = 16'hCC00;
defparam \UART|Selector307~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N19
dffeas \UART|SendData:bcdCount[13] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector307~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[13] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \UART|Add30~28 (
// Equation(s):
// \UART|Add30~28_combout  = (\UART|SendData:bcdCount[14]~q  & (\UART|Add30~27  $ (GND))) # (!\UART|SendData:bcdCount[14]~q  & (!\UART|Add30~27  & VCC))
// \UART|Add30~29  = CARRY((\UART|SendData:bcdCount[14]~q  & !\UART|Add30~27 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~27 ),
	.combout(\UART|Add30~28_combout ),
	.cout(\UART|Add30~29 ));
// synopsys translate_off
defparam \UART|Add30~28 .lut_mask = 16'hC30C;
defparam \UART|Add30~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \UART|Selector306~0 (
// Equation(s):
// \UART|Selector306~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~28_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(gnd),
	.datad(\UART|Add30~28_combout ),
	.cin(gnd),
	.combout(\UART|Selector306~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector306~0 .lut_mask = 16'hCC00;
defparam \UART|Selector306~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \UART|SendData:bcdCount[14] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector306~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[14] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \UART|Add30~30 (
// Equation(s):
// \UART|Add30~30_combout  = (\UART|SendData:bcdCount[15]~q  & (!\UART|Add30~29 )) # (!\UART|SendData:bcdCount[15]~q  & ((\UART|Add30~29 ) # (GND)))
// \UART|Add30~31  = CARRY((!\UART|Add30~29 ) # (!\UART|SendData:bcdCount[15]~q ))

	.dataa(\UART|SendData:bcdCount[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~29 ),
	.combout(\UART|Add30~30_combout ),
	.cout(\UART|Add30~31 ));
// synopsys translate_off
defparam \UART|Add30~30 .lut_mask = 16'h5A5F;
defparam \UART|Add30~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \UART|Selector305~0 (
// Equation(s):
// \UART|Selector305~0_combout  = (\UART|Add30~30_combout  & \UART|state_send.switch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|Add30~30_combout ),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|Selector305~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector305~0 .lut_mask = 16'hF000;
defparam \UART|Selector305~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \UART|SendData:bcdCount[15] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector305~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[15] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \UART|Add30~32 (
// Equation(s):
// \UART|Add30~32_combout  = (\UART|SendData:bcdCount[16]~q  & (\UART|Add30~31  $ (GND))) # (!\UART|SendData:bcdCount[16]~q  & (!\UART|Add30~31  & VCC))
// \UART|Add30~33  = CARRY((\UART|SendData:bcdCount[16]~q  & !\UART|Add30~31 ))

	.dataa(\UART|SendData:bcdCount[16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~31 ),
	.combout(\UART|Add30~32_combout ),
	.cout(\UART|Add30~33 ));
// synopsys translate_off
defparam \UART|Add30~32 .lut_mask = 16'hA50A;
defparam \UART|Add30~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneive_lcell_comb \UART|Selector304~0 (
// Equation(s):
// \UART|Selector304~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~32_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|Add30~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector304~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector304~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector304~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N7
dffeas \UART|SendData:bcdCount[16] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector304~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[16] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \UART|Add30~34 (
// Equation(s):
// \UART|Add30~34_combout  = (\UART|SendData:bcdCount[17]~q  & (!\UART|Add30~33 )) # (!\UART|SendData:bcdCount[17]~q  & ((\UART|Add30~33 ) # (GND)))
// \UART|Add30~35  = CARRY((!\UART|Add30~33 ) # (!\UART|SendData:bcdCount[17]~q ))

	.dataa(\UART|SendData:bcdCount[17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~33 ),
	.combout(\UART|Add30~34_combout ),
	.cout(\UART|Add30~35 ));
// synopsys translate_off
defparam \UART|Add30~34 .lut_mask = 16'h5A5F;
defparam \UART|Add30~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneive_lcell_comb \UART|Selector303~0 (
// Equation(s):
// \UART|Selector303~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~34_combout ),
	.cin(gnd),
	.combout(\UART|Selector303~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector303~0 .lut_mask = 16'hF000;
defparam \UART|Selector303~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N21
dffeas \UART|SendData:bcdCount[17] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector303~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[17] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \UART|Add30~36 (
// Equation(s):
// \UART|Add30~36_combout  = (\UART|SendData:bcdCount[18]~q  & (\UART|Add30~35  $ (GND))) # (!\UART|SendData:bcdCount[18]~q  & (!\UART|Add30~35  & VCC))
// \UART|Add30~37  = CARRY((\UART|SendData:bcdCount[18]~q  & !\UART|Add30~35 ))

	.dataa(\UART|SendData:bcdCount[18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~35 ),
	.combout(\UART|Add30~36_combout ),
	.cout(\UART|Add30~37 ));
// synopsys translate_off
defparam \UART|Add30~36 .lut_mask = 16'hA50A;
defparam \UART|Add30~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N30
cycloneive_lcell_comb \UART|Selector302~0 (
// Equation(s):
// \UART|Selector302~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~36_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|Add30~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector302~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector302~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector302~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N31
dffeas \UART|SendData:bcdCount[18] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector302~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[18] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \UART|Add30~38 (
// Equation(s):
// \UART|Add30~38_combout  = (\UART|SendData:bcdCount[19]~q  & (!\UART|Add30~37 )) # (!\UART|SendData:bcdCount[19]~q  & ((\UART|Add30~37 ) # (GND)))
// \UART|Add30~39  = CARRY((!\UART|Add30~37 ) # (!\UART|SendData:bcdCount[19]~q ))

	.dataa(\UART|SendData:bcdCount[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~37 ),
	.combout(\UART|Add30~38_combout ),
	.cout(\UART|Add30~39 ));
// synopsys translate_off
defparam \UART|Add30~38 .lut_mask = 16'h5A5F;
defparam \UART|Add30~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneive_lcell_comb \UART|Selector301~0 (
// Equation(s):
// \UART|Selector301~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~38_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|Add30~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector301~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector301~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector301~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N5
dffeas \UART|SendData:bcdCount[19] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector301~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[19] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \UART|Add30~40 (
// Equation(s):
// \UART|Add30~40_combout  = (\UART|SendData:bcdCount[20]~q  & (\UART|Add30~39  $ (GND))) # (!\UART|SendData:bcdCount[20]~q  & (!\UART|Add30~39  & VCC))
// \UART|Add30~41  = CARRY((\UART|SendData:bcdCount[20]~q  & !\UART|Add30~39 ))

	.dataa(\UART|SendData:bcdCount[20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~39 ),
	.combout(\UART|Add30~40_combout ),
	.cout(\UART|Add30~41 ));
// synopsys translate_off
defparam \UART|Add30~40 .lut_mask = 16'hA50A;
defparam \UART|Add30~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneive_lcell_comb \UART|Selector300~0 (
// Equation(s):
// \UART|Selector300~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~40_combout ),
	.cin(gnd),
	.combout(\UART|Selector300~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector300~0 .lut_mask = 16'hF000;
defparam \UART|Selector300~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N3
dffeas \UART|SendData:bcdCount[20] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector300~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[20] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \UART|Add30~42 (
// Equation(s):
// \UART|Add30~42_combout  = (\UART|SendData:bcdCount[21]~q  & (!\UART|Add30~41 )) # (!\UART|SendData:bcdCount[21]~q  & ((\UART|Add30~41 ) # (GND)))
// \UART|Add30~43  = CARRY((!\UART|Add30~41 ) # (!\UART|SendData:bcdCount[21]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~41 ),
	.combout(\UART|Add30~42_combout ),
	.cout(\UART|Add30~43 ));
// synopsys translate_off
defparam \UART|Add30~42 .lut_mask = 16'h3C3F;
defparam \UART|Add30~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneive_lcell_comb \UART|Selector299~0 (
// Equation(s):
// \UART|Selector299~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~42_combout ),
	.cin(gnd),
	.combout(\UART|Selector299~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector299~0 .lut_mask = 16'hF000;
defparam \UART|Selector299~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N17
dffeas \UART|SendData:bcdCount[21] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector299~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[21] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \UART|Add30~44 (
// Equation(s):
// \UART|Add30~44_combout  = (\UART|SendData:bcdCount[22]~q  & (\UART|Add30~43  $ (GND))) # (!\UART|SendData:bcdCount[22]~q  & (!\UART|Add30~43  & VCC))
// \UART|Add30~45  = CARRY((\UART|SendData:bcdCount[22]~q  & !\UART|Add30~43 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~43 ),
	.combout(\UART|Add30~44_combout ),
	.cout(\UART|Add30~45 ));
// synopsys translate_off
defparam \UART|Add30~44 .lut_mask = 16'hC30C;
defparam \UART|Add30~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N26
cycloneive_lcell_comb \UART|Selector298~0 (
// Equation(s):
// \UART|Selector298~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~44_combout ),
	.cin(gnd),
	.combout(\UART|Selector298~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector298~0 .lut_mask = 16'hF000;
defparam \UART|Selector298~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N27
dffeas \UART|SendData:bcdCount[22] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector298~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[22] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \UART|Add30~46 (
// Equation(s):
// \UART|Add30~46_combout  = (\UART|SendData:bcdCount[23]~q  & (!\UART|Add30~45 )) # (!\UART|SendData:bcdCount[23]~q  & ((\UART|Add30~45 ) # (GND)))
// \UART|Add30~47  = CARRY((!\UART|Add30~45 ) # (!\UART|SendData:bcdCount[23]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~45 ),
	.combout(\UART|Add30~46_combout ),
	.cout(\UART|Add30~47 ));
// synopsys translate_off
defparam \UART|Add30~46 .lut_mask = 16'h3C3F;
defparam \UART|Add30~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneive_lcell_comb \UART|Selector297~0 (
// Equation(s):
// \UART|Selector297~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~46_combout ),
	.cin(gnd),
	.combout(\UART|Selector297~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector297~0 .lut_mask = 16'hF000;
defparam \UART|Selector297~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N29
dffeas \UART|SendData:bcdCount[23] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector297~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[23] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \UART|Add30~48 (
// Equation(s):
// \UART|Add30~48_combout  = (\UART|SendData:bcdCount[24]~q  & (\UART|Add30~47  $ (GND))) # (!\UART|SendData:bcdCount[24]~q  & (!\UART|Add30~47  & VCC))
// \UART|Add30~49  = CARRY((\UART|SendData:bcdCount[24]~q  & !\UART|Add30~47 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~47 ),
	.combout(\UART|Add30~48_combout ),
	.cout(\UART|Add30~49 ));
// synopsys translate_off
defparam \UART|Add30~48 .lut_mask = 16'hC30C;
defparam \UART|Add30~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneive_lcell_comb \UART|Selector296~0 (
// Equation(s):
// \UART|Selector296~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~48_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|Add30~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector296~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector296~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector296~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N15
dffeas \UART|SendData:bcdCount[24] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector296~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[24] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \UART|Add30~50 (
// Equation(s):
// \UART|Add30~50_combout  = (\UART|SendData:bcdCount[25]~q  & (!\UART|Add30~49 )) # (!\UART|SendData:bcdCount[25]~q  & ((\UART|Add30~49 ) # (GND)))
// \UART|Add30~51  = CARRY((!\UART|Add30~49 ) # (!\UART|SendData:bcdCount[25]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~49 ),
	.combout(\UART|Add30~50_combout ),
	.cout(\UART|Add30~51 ));
// synopsys translate_off
defparam \UART|Add30~50 .lut_mask = 16'h3C3F;
defparam \UART|Add30~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneive_lcell_comb \UART|Selector295~0 (
// Equation(s):
// \UART|Selector295~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~50_combout ),
	.cin(gnd),
	.combout(\UART|Selector295~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector295~0 .lut_mask = 16'hF000;
defparam \UART|Selector295~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N1
dffeas \UART|SendData:bcdCount[25] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector295~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[25] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \UART|Add30~52 (
// Equation(s):
// \UART|Add30~52_combout  = (\UART|SendData:bcdCount[26]~q  & (\UART|Add30~51  $ (GND))) # (!\UART|SendData:bcdCount[26]~q  & (!\UART|Add30~51  & VCC))
// \UART|Add30~53  = CARRY((\UART|SendData:bcdCount[26]~q  & !\UART|Add30~51 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~51 ),
	.combout(\UART|Add30~52_combout ),
	.cout(\UART|Add30~53 ));
// synopsys translate_off
defparam \UART|Add30~52 .lut_mask = 16'hC30C;
defparam \UART|Add30~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N22
cycloneive_lcell_comb \UART|Selector294~0 (
// Equation(s):
// \UART|Selector294~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~52_combout ),
	.cin(gnd),
	.combout(\UART|Selector294~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector294~0 .lut_mask = 16'hF000;
defparam \UART|Selector294~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N23
dffeas \UART|SendData:bcdCount[26] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector294~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[26] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \UART|Add30~54 (
// Equation(s):
// \UART|Add30~54_combout  = (\UART|SendData:bcdCount[27]~q  & (!\UART|Add30~53 )) # (!\UART|SendData:bcdCount[27]~q  & ((\UART|Add30~53 ) # (GND)))
// \UART|Add30~55  = CARRY((!\UART|Add30~53 ) # (!\UART|SendData:bcdCount[27]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[27]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~53 ),
	.combout(\UART|Add30~54_combout ),
	.cout(\UART|Add30~55 ));
// synopsys translate_off
defparam \UART|Add30~54 .lut_mask = 16'h3C3F;
defparam \UART|Add30~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneive_lcell_comb \UART|Selector293~0 (
// Equation(s):
// \UART|Selector293~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~54_combout ),
	.cin(gnd),
	.combout(\UART|Selector293~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector293~0 .lut_mask = 16'hF000;
defparam \UART|Selector293~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N9
dffeas \UART|SendData:bcdCount[27] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector293~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[27] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \UART|Add30~56 (
// Equation(s):
// \UART|Add30~56_combout  = (\UART|SendData:bcdCount[28]~q  & (\UART|Add30~55  $ (GND))) # (!\UART|SendData:bcdCount[28]~q  & (!\UART|Add30~55  & VCC))
// \UART|Add30~57  = CARRY((\UART|SendData:bcdCount[28]~q  & !\UART|Add30~55 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~55 ),
	.combout(\UART|Add30~56_combout ),
	.cout(\UART|Add30~57 ));
// synopsys translate_off
defparam \UART|Add30~56 .lut_mask = 16'hC30C;
defparam \UART|Add30~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneive_lcell_comb \UART|Selector292~0 (
// Equation(s):
// \UART|Selector292~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~56_combout ),
	.cin(gnd),
	.combout(\UART|Selector292~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector292~0 .lut_mask = 16'hF000;
defparam \UART|Selector292~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N19
dffeas \UART|SendData:bcdCount[28] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector292~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[28] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \UART|Add30~58 (
// Equation(s):
// \UART|Add30~58_combout  = (\UART|SendData:bcdCount[29]~q  & (!\UART|Add30~57 )) # (!\UART|SendData:bcdCount[29]~q  & ((\UART|Add30~57 ) # (GND)))
// \UART|Add30~59  = CARRY((!\UART|Add30~57 ) # (!\UART|SendData:bcdCount[29]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[29]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~57 ),
	.combout(\UART|Add30~58_combout ),
	.cout(\UART|Add30~59 ));
// synopsys translate_off
defparam \UART|Add30~58 .lut_mask = 16'h3C3F;
defparam \UART|Add30~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneive_lcell_comb \UART|Selector291~0 (
// Equation(s):
// \UART|Selector291~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~58_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|Add30~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector291~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector291~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector291~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N13
dffeas \UART|SendData:bcdCount[29] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector291~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[29] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \UART|Add30~60 (
// Equation(s):
// \UART|Add30~60_combout  = (\UART|SendData:bcdCount[30]~q  & (\UART|Add30~59  $ (GND))) # (!\UART|SendData:bcdCount[30]~q  & (!\UART|Add30~59  & VCC))
// \UART|Add30~61  = CARRY((\UART|SendData:bcdCount[30]~q  & !\UART|Add30~59 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~59 ),
	.combout(\UART|Add30~60_combout ),
	.cout(\UART|Add30~61 ));
// synopsys translate_off
defparam \UART|Add30~60 .lut_mask = 16'hC30C;
defparam \UART|Add30~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N10
cycloneive_lcell_comb \UART|Selector290~0 (
// Equation(s):
// \UART|Selector290~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~60_combout ),
	.cin(gnd),
	.combout(\UART|Selector290~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector290~0 .lut_mask = 16'hF000;
defparam \UART|Selector290~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y19_N11
dffeas \UART|SendData:bcdCount[30] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector290~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[30] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \UART|Add30~62 (
// Equation(s):
// \UART|Add30~62_combout  = \UART|Add30~61  $ (\UART|SendData:bcdCount[31]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|SendData:bcdCount[31]~q ),
	.cin(\UART|Add30~61 ),
	.combout(\UART|Add30~62_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add30~62 .lut_mask = 16'h0FF0;
defparam \UART|Add30~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneive_lcell_comb \UART|LessThan15~0 (
// Equation(s):
// \UART|LessThan15~0_combout  = (((!\UART|Add30~0_combout  & !\UART|Add30~2_combout )) # (!\UART|Add30~6_combout )) # (!\UART|Add30~4_combout )

	.dataa(\UART|Add30~0_combout ),
	.datab(\UART|Add30~2_combout ),
	.datac(\UART|Add30~4_combout ),
	.datad(\UART|Add30~6_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~0 .lut_mask = 16'h1FFF;
defparam \UART|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N28
cycloneive_lcell_comb \UART|LessThan15~1 (
// Equation(s):
// \UART|LessThan15~1_combout  = (!\UART|Add30~8_combout  & (!\UART|Add30~10_combout  & (!\UART|Add30~14_combout  & !\UART|Add30~12_combout )))

	.dataa(\UART|Add30~8_combout ),
	.datab(\UART|Add30~10_combout ),
	.datac(\UART|Add30~14_combout ),
	.datad(\UART|Add30~12_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~1 .lut_mask = 16'h0001;
defparam \UART|LessThan15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneive_lcell_comb \UART|LessThan15~2 (
// Equation(s):
// \UART|LessThan15~2_combout  = (!\UART|Add30~16_combout  & (!\UART|Add30~18_combout  & (!\UART|Add30~20_combout  & !\UART|Add30~22_combout )))

	.dataa(\UART|Add30~16_combout ),
	.datab(\UART|Add30~18_combout ),
	.datac(\UART|Add30~20_combout ),
	.datad(\UART|Add30~22_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~2 .lut_mask = 16'h0001;
defparam \UART|LessThan15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N24
cycloneive_lcell_comb \UART|LessThan15~3 (
// Equation(s):
// \UART|LessThan15~3_combout  = (!\UART|Add30~24_combout  & (!\UART|Add30~28_combout  & (!\UART|Add30~26_combout  & !\UART|Add30~30_combout )))

	.dataa(\UART|Add30~24_combout ),
	.datab(\UART|Add30~28_combout ),
	.datac(\UART|Add30~26_combout ),
	.datad(\UART|Add30~30_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~3 .lut_mask = 16'h0001;
defparam \UART|LessThan15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneive_lcell_comb \UART|LessThan15~4 (
// Equation(s):
// \UART|LessThan15~4_combout  = (\UART|LessThan15~0_combout  & (\UART|LessThan15~1_combout  & (\UART|LessThan15~2_combout  & \UART|LessThan15~3_combout )))

	.dataa(\UART|LessThan15~0_combout ),
	.datab(\UART|LessThan15~1_combout ),
	.datac(\UART|LessThan15~2_combout ),
	.datad(\UART|LessThan15~3_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~4 .lut_mask = 16'h8000;
defparam \UART|LessThan15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneive_lcell_comb \UART|LessThan15~5 (
// Equation(s):
// \UART|LessThan15~5_combout  = (!\UART|Add30~36_combout  & (!\UART|Add30~32_combout  & (!\UART|Add30~34_combout  & !\UART|Add30~38_combout )))

	.dataa(\UART|Add30~36_combout ),
	.datab(\UART|Add30~32_combout ),
	.datac(\UART|Add30~34_combout ),
	.datad(\UART|Add30~38_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~5 .lut_mask = 16'h0001;
defparam \UART|LessThan15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneive_lcell_comb \UART|LessThan15~6 (
// Equation(s):
// \UART|LessThan15~6_combout  = (!\UART|Add30~42_combout  & (!\UART|Add30~40_combout  & (\UART|LessThan15~4_combout  & \UART|LessThan15~5_combout )))

	.dataa(\UART|Add30~42_combout ),
	.datab(\UART|Add30~40_combout ),
	.datac(\UART|LessThan15~4_combout ),
	.datad(\UART|LessThan15~5_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~6 .lut_mask = 16'h1000;
defparam \UART|LessThan15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneive_lcell_comb \UART|LessThan15~7 (
// Equation(s):
// \UART|LessThan15~7_combout  = (!\UART|Add30~44_combout  & (!\UART|Add30~46_combout  & (!\UART|Add30~48_combout  & \UART|LessThan15~6_combout )))

	.dataa(\UART|Add30~44_combout ),
	.datab(\UART|Add30~46_combout ),
	.datac(\UART|Add30~48_combout ),
	.datad(\UART|LessThan15~6_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~7 .lut_mask = 16'h0100;
defparam \UART|LessThan15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneive_lcell_comb \UART|LessThan15~8 (
// Equation(s):
// \UART|LessThan15~8_combout  = (!\UART|Add30~52_combout  & (!\UART|Add30~50_combout  & (!\UART|Add30~54_combout  & \UART|LessThan15~7_combout )))

	.dataa(\UART|Add30~52_combout ),
	.datab(\UART|Add30~50_combout ),
	.datac(\UART|Add30~54_combout ),
	.datad(\UART|LessThan15~7_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~8 .lut_mask = 16'h0100;
defparam \UART|LessThan15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneive_lcell_comb \UART|LessThan15~9 (
// Equation(s):
// \UART|LessThan15~9_combout  = (!\UART|Add30~58_combout  & (!\UART|Add30~56_combout  & (!\UART|Add30~60_combout  & \UART|LessThan15~8_combout )))

	.dataa(\UART|Add30~58_combout ),
	.datab(\UART|Add30~56_combout ),
	.datac(\UART|Add30~60_combout ),
	.datad(\UART|LessThan15~8_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~9 .lut_mask = 16'h0100;
defparam \UART|LessThan15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneive_lcell_comb \UART|Selector328~1 (
// Equation(s):
// \UART|Selector328~1_combout  = (\UART|Selector328~0_combout ) # ((\UART|state_send.switch~q  & (!\UART|Add30~62_combout  & !\UART|LessThan15~9_combout )))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|Selector328~0_combout ),
	.datac(\UART|Add30~62_combout ),
	.datad(\UART|LessThan15~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector328~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector328~1 .lut_mask = 16'hCCCE;
defparam \UART|Selector328~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N13
dffeas \UART|state_send.done (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector328~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.done .is_wysiwyg = "true";
defparam \UART|state_send.done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N14
cycloneive_lcell_comb \UART|Selector321~0 (
// Equation(s):
// \UART|Selector321~0_combout  = ((!\UART|state_send.done~q  & \UART|state_send.init~q )) # (!\send~input_o )

	.dataa(\UART|state_send.done~q ),
	.datab(gnd),
	.datac(\UART|state_send.init~q ),
	.datad(\send~input_o ),
	.cin(gnd),
	.combout(\UART|Selector321~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector321~0 .lut_mask = 16'h50FF;
defparam \UART|Selector321~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N15
dffeas \UART|state_send.init (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector321~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.init .is_wysiwyg = "true";
defparam \UART|state_send.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \UART|Selector322~0 (
// Equation(s):
// \UART|Selector322~0_combout  = (!\send~input_o  & !\UART|state_send.init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\send~input_o ),
	.datad(\UART|state_send.init~q ),
	.cin(gnd),
	.combout(\UART|Selector322~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector322~0 .lut_mask = 16'h000F;
defparam \UART|Selector322~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \UART|state_send.start (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector322~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.start .is_wysiwyg = "true";
defparam \UART|state_send.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \UART|Add25~0 (
// Equation(s):
// \UART|Add25~0_combout  = \UART|SendData:convert[0]~q  $ (VCC)
// \UART|Add25~1  = CARRY(\UART|SendData:convert[0]~q )

	.dataa(gnd),
	.datab(\UART|SendData:convert[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add25~0_combout ),
	.cout(\UART|Add25~1 ));
// synopsys translate_off
defparam \UART|Add25~0 .lut_mask = 16'h33CC;
defparam \UART|Add25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N1
dffeas \UART|SendData:convert[0] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[0] .is_wysiwyg = "true";
defparam \UART|SendData:convert[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \UART|Add25~2 (
// Equation(s):
// \UART|Add25~2_combout  = (\UART|SendData:convert[1]~q  & (!\UART|Add25~1 )) # (!\UART|SendData:convert[1]~q  & ((\UART|Add25~1 ) # (GND)))
// \UART|Add25~3  = CARRY((!\UART|Add25~1 ) # (!\UART|SendData:convert[1]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~1 ),
	.combout(\UART|Add25~2_combout ),
	.cout(\UART|Add25~3 ));
// synopsys translate_off
defparam \UART|Add25~2 .lut_mask = 16'h3C3F;
defparam \UART|Add25~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N3
dffeas \UART|SendData:convert[1] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[1] .is_wysiwyg = "true";
defparam \UART|SendData:convert[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \UART|Add25~4 (
// Equation(s):
// \UART|Add25~4_combout  = (\UART|SendData:convert[2]~q  & (\UART|Add25~3  $ (GND))) # (!\UART|SendData:convert[2]~q  & (!\UART|Add25~3  & VCC))
// \UART|Add25~5  = CARRY((\UART|SendData:convert[2]~q  & !\UART|Add25~3 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~3 ),
	.combout(\UART|Add25~4_combout ),
	.cout(\UART|Add25~5 ));
// synopsys translate_off
defparam \UART|Add25~4 .lut_mask = 16'hC30C;
defparam \UART|Add25~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \UART|SendData:convert[2] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[2] .is_wysiwyg = "true";
defparam \UART|SendData:convert[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \UART|Add25~6 (
// Equation(s):
// \UART|Add25~6_combout  = (\UART|SendData:convert[3]~q  & (!\UART|Add25~5 )) # (!\UART|SendData:convert[3]~q  & ((\UART|Add25~5 ) # (GND)))
// \UART|Add25~7  = CARRY((!\UART|Add25~5 ) # (!\UART|SendData:convert[3]~q ))

	.dataa(\UART|SendData:convert[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~5 ),
	.combout(\UART|Add25~6_combout ),
	.cout(\UART|Add25~7 ));
// synopsys translate_off
defparam \UART|Add25~6 .lut_mask = 16'h5A5F;
defparam \UART|Add25~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \UART|SendData:convert[3] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[3] .is_wysiwyg = "true";
defparam \UART|SendData:convert[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \UART|Add25~8 (
// Equation(s):
// \UART|Add25~8_combout  = (\UART|SendData:convert[4]~q  & (\UART|Add25~7  $ (GND))) # (!\UART|SendData:convert[4]~q  & (!\UART|Add25~7  & VCC))
// \UART|Add25~9  = CARRY((\UART|SendData:convert[4]~q  & !\UART|Add25~7 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~7 ),
	.combout(\UART|Add25~8_combout ),
	.cout(\UART|Add25~9 ));
// synopsys translate_off
defparam \UART|Add25~8 .lut_mask = 16'hC30C;
defparam \UART|Add25~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \UART|SendData:convert[4] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[4] .is_wysiwyg = "true";
defparam \UART|SendData:convert[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \UART|Add25~10 (
// Equation(s):
// \UART|Add25~10_combout  = (\UART|SendData:convert[5]~q  & (!\UART|Add25~9 )) # (!\UART|SendData:convert[5]~q  & ((\UART|Add25~9 ) # (GND)))
// \UART|Add25~11  = CARRY((!\UART|Add25~9 ) # (!\UART|SendData:convert[5]~q ))

	.dataa(\UART|SendData:convert[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~9 ),
	.combout(\UART|Add25~10_combout ),
	.cout(\UART|Add25~11 ));
// synopsys translate_off
defparam \UART|Add25~10 .lut_mask = 16'h5A5F;
defparam \UART|Add25~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \UART|SendData:convert[5] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[5] .is_wysiwyg = "true";
defparam \UART|SendData:convert[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \UART|Add25~12 (
// Equation(s):
// \UART|Add25~12_combout  = (\UART|SendData:convert[6]~q  & (\UART|Add25~11  $ (GND))) # (!\UART|SendData:convert[6]~q  & (!\UART|Add25~11  & VCC))
// \UART|Add25~13  = CARRY((\UART|SendData:convert[6]~q  & !\UART|Add25~11 ))

	.dataa(\UART|SendData:convert[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~11 ),
	.combout(\UART|Add25~12_combout ),
	.cout(\UART|Add25~13 ));
// synopsys translate_off
defparam \UART|Add25~12 .lut_mask = 16'hA50A;
defparam \UART|Add25~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N13
dffeas \UART|SendData:convert[6] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[6] .is_wysiwyg = "true";
defparam \UART|SendData:convert[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \UART|Add25~14 (
// Equation(s):
// \UART|Add25~14_combout  = (\UART|SendData:convert[7]~q  & (!\UART|Add25~13 )) # (!\UART|SendData:convert[7]~q  & ((\UART|Add25~13 ) # (GND)))
// \UART|Add25~15  = CARRY((!\UART|Add25~13 ) # (!\UART|SendData:convert[7]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~13 ),
	.combout(\UART|Add25~14_combout ),
	.cout(\UART|Add25~15 ));
// synopsys translate_off
defparam \UART|Add25~14 .lut_mask = 16'h3C3F;
defparam \UART|Add25~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \UART|SendData:convert[7] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[7] .is_wysiwyg = "true";
defparam \UART|SendData:convert[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \UART|Add25~16 (
// Equation(s):
// \UART|Add25~16_combout  = (\UART|SendData:convert[8]~q  & (\UART|Add25~15  $ (GND))) # (!\UART|SendData:convert[8]~q  & (!\UART|Add25~15  & VCC))
// \UART|Add25~17  = CARRY((\UART|SendData:convert[8]~q  & !\UART|Add25~15 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~15 ),
	.combout(\UART|Add25~16_combout ),
	.cout(\UART|Add25~17 ));
// synopsys translate_off
defparam \UART|Add25~16 .lut_mask = 16'hC30C;
defparam \UART|Add25~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \UART|SendData:convert[8] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[8] .is_wysiwyg = "true";
defparam \UART|SendData:convert[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \UART|Add25~18 (
// Equation(s):
// \UART|Add25~18_combout  = (\UART|SendData:convert[9]~q  & (!\UART|Add25~17 )) # (!\UART|SendData:convert[9]~q  & ((\UART|Add25~17 ) # (GND)))
// \UART|Add25~19  = CARRY((!\UART|Add25~17 ) # (!\UART|SendData:convert[9]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~17 ),
	.combout(\UART|Add25~18_combout ),
	.cout(\UART|Add25~19 ));
// synopsys translate_off
defparam \UART|Add25~18 .lut_mask = 16'h3C3F;
defparam \UART|Add25~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \UART|SendData:convert[9] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[9] .is_wysiwyg = "true";
defparam \UART|SendData:convert[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \UART|Add25~20 (
// Equation(s):
// \UART|Add25~20_combout  = (\UART|SendData:convert[10]~q  & (\UART|Add25~19  $ (GND))) # (!\UART|SendData:convert[10]~q  & (!\UART|Add25~19  & VCC))
// \UART|Add25~21  = CARRY((\UART|SendData:convert[10]~q  & !\UART|Add25~19 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~19 ),
	.combout(\UART|Add25~20_combout ),
	.cout(\UART|Add25~21 ));
// synopsys translate_off
defparam \UART|Add25~20 .lut_mask = 16'hC30C;
defparam \UART|Add25~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \UART|SendData:convert[10] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[10] .is_wysiwyg = "true";
defparam \UART|SendData:convert[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \UART|Add25~22 (
// Equation(s):
// \UART|Add25~22_combout  = (\UART|SendData:convert[11]~q  & (!\UART|Add25~21 )) # (!\UART|SendData:convert[11]~q  & ((\UART|Add25~21 ) # (GND)))
// \UART|Add25~23  = CARRY((!\UART|Add25~21 ) # (!\UART|SendData:convert[11]~q ))

	.dataa(\UART|SendData:convert[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~21 ),
	.combout(\UART|Add25~22_combout ),
	.cout(\UART|Add25~23 ));
// synopsys translate_off
defparam \UART|Add25~22 .lut_mask = 16'h5A5F;
defparam \UART|Add25~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \UART|SendData:convert[11] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[11] .is_wysiwyg = "true";
defparam \UART|SendData:convert[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \UART|Add25~24 (
// Equation(s):
// \UART|Add25~24_combout  = (\UART|SendData:convert[12]~q  & (\UART|Add25~23  $ (GND))) # (!\UART|SendData:convert[12]~q  & (!\UART|Add25~23  & VCC))
// \UART|Add25~25  = CARRY((\UART|SendData:convert[12]~q  & !\UART|Add25~23 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~23 ),
	.combout(\UART|Add25~24_combout ),
	.cout(\UART|Add25~25 ));
// synopsys translate_off
defparam \UART|Add25~24 .lut_mask = 16'hC30C;
defparam \UART|Add25~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \UART|SendData:convert[12] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[12] .is_wysiwyg = "true";
defparam \UART|SendData:convert[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \UART|Add25~26 (
// Equation(s):
// \UART|Add25~26_combout  = (\UART|SendData:convert[13]~q  & (!\UART|Add25~25 )) # (!\UART|SendData:convert[13]~q  & ((\UART|Add25~25 ) # (GND)))
// \UART|Add25~27  = CARRY((!\UART|Add25~25 ) # (!\UART|SendData:convert[13]~q ))

	.dataa(\UART|SendData:convert[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~25 ),
	.combout(\UART|Add25~26_combout ),
	.cout(\UART|Add25~27 ));
// synopsys translate_off
defparam \UART|Add25~26 .lut_mask = 16'h5A5F;
defparam \UART|Add25~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N27
dffeas \UART|SendData:convert[13] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[13] .is_wysiwyg = "true";
defparam \UART|SendData:convert[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \UART|Add25~28 (
// Equation(s):
// \UART|Add25~28_combout  = (\UART|SendData:convert[14]~q  & (\UART|Add25~27  $ (GND))) # (!\UART|SendData:convert[14]~q  & (!\UART|Add25~27  & VCC))
// \UART|Add25~29  = CARRY((\UART|SendData:convert[14]~q  & !\UART|Add25~27 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~27 ),
	.combout(\UART|Add25~28_combout ),
	.cout(\UART|Add25~29 ));
// synopsys translate_off
defparam \UART|Add25~28 .lut_mask = 16'hC30C;
defparam \UART|Add25~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N29
dffeas \UART|SendData:convert[14] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[14] .is_wysiwyg = "true";
defparam \UART|SendData:convert[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \UART|Add25~30 (
// Equation(s):
// \UART|Add25~30_combout  = (\UART|SendData:convert[15]~q  & (!\UART|Add25~29 )) # (!\UART|SendData:convert[15]~q  & ((\UART|Add25~29 ) # (GND)))
// \UART|Add25~31  = CARRY((!\UART|Add25~29 ) # (!\UART|SendData:convert[15]~q ))

	.dataa(\UART|SendData:convert[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~29 ),
	.combout(\UART|Add25~30_combout ),
	.cout(\UART|Add25~31 ));
// synopsys translate_off
defparam \UART|Add25~30 .lut_mask = 16'h5A5F;
defparam \UART|Add25~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \UART|SendData:convert[15] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[15] .is_wysiwyg = "true";
defparam \UART|SendData:convert[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \UART|Add25~32 (
// Equation(s):
// \UART|Add25~32_combout  = (\UART|SendData:convert[16]~q  & (\UART|Add25~31  $ (GND))) # (!\UART|SendData:convert[16]~q  & (!\UART|Add25~31  & VCC))
// \UART|Add25~33  = CARRY((\UART|SendData:convert[16]~q  & !\UART|Add25~31 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~31 ),
	.combout(\UART|Add25~32_combout ),
	.cout(\UART|Add25~33 ));
// synopsys translate_off
defparam \UART|Add25~32 .lut_mask = 16'hC30C;
defparam \UART|Add25~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \UART|SendData:convert[16] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[16] .is_wysiwyg = "true";
defparam \UART|SendData:convert[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \UART|Add25~34 (
// Equation(s):
// \UART|Add25~34_combout  = (\UART|SendData:convert[17]~q  & (!\UART|Add25~33 )) # (!\UART|SendData:convert[17]~q  & ((\UART|Add25~33 ) # (GND)))
// \UART|Add25~35  = CARRY((!\UART|Add25~33 ) # (!\UART|SendData:convert[17]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~33 ),
	.combout(\UART|Add25~34_combout ),
	.cout(\UART|Add25~35 ));
// synopsys translate_off
defparam \UART|Add25~34 .lut_mask = 16'h3C3F;
defparam \UART|Add25~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N3
dffeas \UART|SendData:convert[17] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[17] .is_wysiwyg = "true";
defparam \UART|SendData:convert[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \UART|Add25~36 (
// Equation(s):
// \UART|Add25~36_combout  = (\UART|SendData:convert[18]~q  & (\UART|Add25~35  $ (GND))) # (!\UART|SendData:convert[18]~q  & (!\UART|Add25~35  & VCC))
// \UART|Add25~37  = CARRY((\UART|SendData:convert[18]~q  & !\UART|Add25~35 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~35 ),
	.combout(\UART|Add25~36_combout ),
	.cout(\UART|Add25~37 ));
// synopsys translate_off
defparam \UART|Add25~36 .lut_mask = 16'hC30C;
defparam \UART|Add25~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \UART|SendData:convert[18] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[18] .is_wysiwyg = "true";
defparam \UART|SendData:convert[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \UART|Add25~38 (
// Equation(s):
// \UART|Add25~38_combout  = (\UART|SendData:convert[19]~q  & (!\UART|Add25~37 )) # (!\UART|SendData:convert[19]~q  & ((\UART|Add25~37 ) # (GND)))
// \UART|Add25~39  = CARRY((!\UART|Add25~37 ) # (!\UART|SendData:convert[19]~q ))

	.dataa(\UART|SendData:convert[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~37 ),
	.combout(\UART|Add25~38_combout ),
	.cout(\UART|Add25~39 ));
// synopsys translate_off
defparam \UART|Add25~38 .lut_mask = 16'h5A5F;
defparam \UART|Add25~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \UART|SendData:convert[19] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[19] .is_wysiwyg = "true";
defparam \UART|SendData:convert[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \UART|Add25~40 (
// Equation(s):
// \UART|Add25~40_combout  = (\UART|SendData:convert[20]~q  & (\UART|Add25~39  $ (GND))) # (!\UART|SendData:convert[20]~q  & (!\UART|Add25~39  & VCC))
// \UART|Add25~41  = CARRY((\UART|SendData:convert[20]~q  & !\UART|Add25~39 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~39 ),
	.combout(\UART|Add25~40_combout ),
	.cout(\UART|Add25~41 ));
// synopsys translate_off
defparam \UART|Add25~40 .lut_mask = 16'hC30C;
defparam \UART|Add25~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N9
dffeas \UART|SendData:convert[20] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[20] .is_wysiwyg = "true";
defparam \UART|SendData:convert[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \UART|Add25~42 (
// Equation(s):
// \UART|Add25~42_combout  = (\UART|SendData:convert[21]~q  & (!\UART|Add25~41 )) # (!\UART|SendData:convert[21]~q  & ((\UART|Add25~41 ) # (GND)))
// \UART|Add25~43  = CARRY((!\UART|Add25~41 ) # (!\UART|SendData:convert[21]~q ))

	.dataa(\UART|SendData:convert[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~41 ),
	.combout(\UART|Add25~42_combout ),
	.cout(\UART|Add25~43 ));
// synopsys translate_off
defparam \UART|Add25~42 .lut_mask = 16'h5A5F;
defparam \UART|Add25~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \UART|SendData:convert[21] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[21] .is_wysiwyg = "true";
defparam \UART|SendData:convert[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \UART|Add25~44 (
// Equation(s):
// \UART|Add25~44_combout  = (\UART|SendData:convert[22]~q  & (\UART|Add25~43  $ (GND))) # (!\UART|SendData:convert[22]~q  & (!\UART|Add25~43  & VCC))
// \UART|Add25~45  = CARRY((\UART|SendData:convert[22]~q  & !\UART|Add25~43 ))

	.dataa(\UART|SendData:convert[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~43 ),
	.combout(\UART|Add25~44_combout ),
	.cout(\UART|Add25~45 ));
// synopsys translate_off
defparam \UART|Add25~44 .lut_mask = 16'hA50A;
defparam \UART|Add25~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \UART|SendData:convert[22] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[22] .is_wysiwyg = "true";
defparam \UART|SendData:convert[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \UART|Add25~46 (
// Equation(s):
// \UART|Add25~46_combout  = (\UART|SendData:convert[23]~q  & (!\UART|Add25~45 )) # (!\UART|SendData:convert[23]~q  & ((\UART|Add25~45 ) # (GND)))
// \UART|Add25~47  = CARRY((!\UART|Add25~45 ) # (!\UART|SendData:convert[23]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~45 ),
	.combout(\UART|Add25~46_combout ),
	.cout(\UART|Add25~47 ));
// synopsys translate_off
defparam \UART|Add25~46 .lut_mask = 16'h3C3F;
defparam \UART|Add25~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \UART|SendData:convert[23] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[23] .is_wysiwyg = "true";
defparam \UART|SendData:convert[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \UART|Add25~48 (
// Equation(s):
// \UART|Add25~48_combout  = (\UART|SendData:convert[24]~q  & (\UART|Add25~47  $ (GND))) # (!\UART|SendData:convert[24]~q  & (!\UART|Add25~47  & VCC))
// \UART|Add25~49  = CARRY((\UART|SendData:convert[24]~q  & !\UART|Add25~47 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~47 ),
	.combout(\UART|Add25~48_combout ),
	.cout(\UART|Add25~49 ));
// synopsys translate_off
defparam \UART|Add25~48 .lut_mask = 16'hC30C;
defparam \UART|Add25~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \UART|SendData:convert[24] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[24] .is_wysiwyg = "true";
defparam \UART|SendData:convert[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \UART|Add25~50 (
// Equation(s):
// \UART|Add25~50_combout  = (\UART|SendData:convert[25]~q  & (!\UART|Add25~49 )) # (!\UART|SendData:convert[25]~q  & ((\UART|Add25~49 ) # (GND)))
// \UART|Add25~51  = CARRY((!\UART|Add25~49 ) # (!\UART|SendData:convert[25]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~49 ),
	.combout(\UART|Add25~50_combout ),
	.cout(\UART|Add25~51 ));
// synopsys translate_off
defparam \UART|Add25~50 .lut_mask = 16'h3C3F;
defparam \UART|Add25~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \UART|SendData:convert[25] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[25] .is_wysiwyg = "true";
defparam \UART|SendData:convert[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \UART|Add25~52 (
// Equation(s):
// \UART|Add25~52_combout  = (\UART|SendData:convert[26]~q  & (\UART|Add25~51  $ (GND))) # (!\UART|SendData:convert[26]~q  & (!\UART|Add25~51  & VCC))
// \UART|Add25~53  = CARRY((\UART|SendData:convert[26]~q  & !\UART|Add25~51 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~51 ),
	.combout(\UART|Add25~52_combout ),
	.cout(\UART|Add25~53 ));
// synopsys translate_off
defparam \UART|Add25~52 .lut_mask = 16'hC30C;
defparam \UART|Add25~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \UART|SendData:convert[26] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[26] .is_wysiwyg = "true";
defparam \UART|SendData:convert[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \UART|Add25~54 (
// Equation(s):
// \UART|Add25~54_combout  = (\UART|SendData:convert[27]~q  & (!\UART|Add25~53 )) # (!\UART|SendData:convert[27]~q  & ((\UART|Add25~53 ) # (GND)))
// \UART|Add25~55  = CARRY((!\UART|Add25~53 ) # (!\UART|SendData:convert[27]~q ))

	.dataa(\UART|SendData:convert[27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~53 ),
	.combout(\UART|Add25~54_combout ),
	.cout(\UART|Add25~55 ));
// synopsys translate_off
defparam \UART|Add25~54 .lut_mask = 16'h5A5F;
defparam \UART|Add25~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \UART|SendData:convert[27] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[27] .is_wysiwyg = "true";
defparam \UART|SendData:convert[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \UART|Add25~56 (
// Equation(s):
// \UART|Add25~56_combout  = (\UART|SendData:convert[28]~q  & (\UART|Add25~55  $ (GND))) # (!\UART|SendData:convert[28]~q  & (!\UART|Add25~55  & VCC))
// \UART|Add25~57  = CARRY((\UART|SendData:convert[28]~q  & !\UART|Add25~55 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~55 ),
	.combout(\UART|Add25~56_combout ),
	.cout(\UART|Add25~57 ));
// synopsys translate_off
defparam \UART|Add25~56 .lut_mask = 16'hC30C;
defparam \UART|Add25~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \UART|SendData:convert[28] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[28] .is_wysiwyg = "true";
defparam \UART|SendData:convert[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \UART|Add25~58 (
// Equation(s):
// \UART|Add25~58_combout  = (\UART|SendData:convert[29]~q  & (!\UART|Add25~57 )) # (!\UART|SendData:convert[29]~q  & ((\UART|Add25~57 ) # (GND)))
// \UART|Add25~59  = CARRY((!\UART|Add25~57 ) # (!\UART|SendData:convert[29]~q ))

	.dataa(\UART|SendData:convert[29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~57 ),
	.combout(\UART|Add25~58_combout ),
	.cout(\UART|Add25~59 ));
// synopsys translate_off
defparam \UART|Add25~58 .lut_mask = 16'h5A5F;
defparam \UART|Add25~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \UART|SendData:convert[29] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[29] .is_wysiwyg = "true";
defparam \UART|SendData:convert[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \UART|Add25~60 (
// Equation(s):
// \UART|Add25~60_combout  = (\UART|SendData:convert[30]~q  & (\UART|Add25~59  $ (GND))) # (!\UART|SendData:convert[30]~q  & (!\UART|Add25~59  & VCC))
// \UART|Add25~61  = CARRY((\UART|SendData:convert[30]~q  & !\UART|Add25~59 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~59 ),
	.combout(\UART|Add25~60_combout ),
	.cout(\UART|Add25~61 ));
// synopsys translate_off
defparam \UART|Add25~60 .lut_mask = 16'hC30C;
defparam \UART|Add25~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \UART|SendData:convert[30] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[30] .is_wysiwyg = "true";
defparam \UART|SendData:convert[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \UART|LessThan1~6 (
// Equation(s):
// \UART|LessThan1~6_combout  = (\UART|SendData:convert[23]~q ) # ((\UART|SendData:convert[25]~q ) # ((\UART|SendData:convert[24]~q ) # (\UART|SendData:convert[22]~q )))

	.dataa(\UART|SendData:convert[23]~q ),
	.datab(\UART|SendData:convert[25]~q ),
	.datac(\UART|SendData:convert[24]~q ),
	.datad(\UART|SendData:convert[22]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~6 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \UART|LessThan1~5 (
// Equation(s):
// \UART|LessThan1~5_combout  = (\UART|SendData:convert[21]~q ) # ((\UART|SendData:convert[19]~q ) # ((\UART|SendData:convert[18]~q ) # (\UART|SendData:convert[20]~q )))

	.dataa(\UART|SendData:convert[21]~q ),
	.datab(\UART|SendData:convert[19]~q ),
	.datac(\UART|SendData:convert[18]~q ),
	.datad(\UART|SendData:convert[20]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~5 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \UART|LessThan1~7 (
// Equation(s):
// \UART|LessThan1~7_combout  = (\UART|SendData:convert[26]~q ) # ((\UART|SendData:convert[27]~q ) # ((\UART|SendData:convert[29]~q ) # (\UART|SendData:convert[28]~q )))

	.dataa(\UART|SendData:convert[26]~q ),
	.datab(\UART|SendData:convert[27]~q ),
	.datac(\UART|SendData:convert[29]~q ),
	.datad(\UART|SendData:convert[28]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~7 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \UART|LessThan1~4 (
// Equation(s):
// \UART|LessThan1~4_combout  = (\UART|SendData:convert[17]~q ) # ((\UART|SendData:convert[14]~q ) # ((\UART|SendData:convert[15]~q ) # (\UART|SendData:convert[16]~q )))

	.dataa(\UART|SendData:convert[17]~q ),
	.datab(\UART|SendData:convert[14]~q ),
	.datac(\UART|SendData:convert[15]~q ),
	.datad(\UART|SendData:convert[16]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~4 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \UART|LessThan1~8 (
// Equation(s):
// \UART|LessThan1~8_combout  = (\UART|LessThan1~6_combout ) # ((\UART|LessThan1~5_combout ) # ((\UART|LessThan1~7_combout ) # (\UART|LessThan1~4_combout )))

	.dataa(\UART|LessThan1~6_combout ),
	.datab(\UART|LessThan1~5_combout ),
	.datac(\UART|LessThan1~7_combout ),
	.datad(\UART|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~8 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \UART|LessThan1~2 (
// Equation(s):
// \UART|LessThan1~2_combout  = (\UART|SendData:convert[4]~q ) # ((\UART|SendData:convert[3]~q  & ((\UART|SendData:convert[1]~q ) # (\UART|SendData:convert[2]~q ))))

	.dataa(\UART|SendData:convert[1]~q ),
	.datab(\UART|SendData:convert[3]~q ),
	.datac(\UART|SendData:convert[4]~q ),
	.datad(\UART|SendData:convert[2]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~2 .lut_mask = 16'hFCF8;
defparam \UART|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \UART|LessThan1~1 (
// Equation(s):
// \UART|LessThan1~1_combout  = (\UART|SendData:convert[13]~q ) # ((\UART|SendData:convert[10]~q ) # ((\UART|SendData:convert[11]~q ) # (\UART|SendData:convert[12]~q )))

	.dataa(\UART|SendData:convert[13]~q ),
	.datab(\UART|SendData:convert[10]~q ),
	.datac(\UART|SendData:convert[11]~q ),
	.datad(\UART|SendData:convert[12]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~1 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \UART|LessThan1~0 (
// Equation(s):
// \UART|LessThan1~0_combout  = (\UART|SendData:convert[7]~q ) # ((\UART|SendData:convert[9]~q ) # ((\UART|SendData:convert[6]~q ) # (\UART|SendData:convert[8]~q )))

	.dataa(\UART|SendData:convert[7]~q ),
	.datab(\UART|SendData:convert[9]~q ),
	.datac(\UART|SendData:convert[6]~q ),
	.datad(\UART|SendData:convert[8]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \UART|LessThan1~3 (
// Equation(s):
// \UART|LessThan1~3_combout  = (\UART|LessThan1~1_combout ) # ((\UART|LessThan1~0_combout ) # ((\UART|LessThan1~2_combout  & \UART|SendData:convert[5]~q )))

	.dataa(\UART|LessThan1~2_combout ),
	.datab(\UART|SendData:convert[5]~q ),
	.datac(\UART|LessThan1~1_combout ),
	.datad(\UART|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\UART|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~3 .lut_mask = 16'hFFF8;
defparam \UART|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \UART|LessThan1~9 (
// Equation(s):
// \UART|LessThan1~9_combout  = (!\UART|SendData:convert[31]~q  & ((\UART|SendData:convert[30]~q ) # ((\UART|LessThan1~8_combout ) # (\UART|LessThan1~3_combout ))))

	.dataa(\UART|SendData:convert[30]~q ),
	.datab(\UART|SendData:convert[31]~q ),
	.datac(\UART|LessThan1~8_combout ),
	.datad(\UART|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\UART|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~9 .lut_mask = 16'h3332;
defparam \UART|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \UART|Selector323~2 (
// Equation(s):
// \UART|Selector323~2_combout  = (\UART|state_send.shift~q  & !\UART|LessThan1~9_combout )

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector323~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector323~2 .lut_mask = 16'h00AA;
defparam \UART|Selector323~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N31
dffeas \UART|SendData:convert[31] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Add25~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector323~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[31] .is_wysiwyg = "true";
defparam \UART|SendData:convert[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \UART|Add25~62 (
// Equation(s):
// \UART|Add25~62_combout  = \UART|SendData:convert[31]~q  $ (\UART|Add25~61 )

	.dataa(\UART|SendData:convert[31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add25~61 ),
	.combout(\UART|Add25~62_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add25~62 .lut_mask = 16'h5A5A;
defparam \UART|Add25~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \UART|LessThan2~9 (
// Equation(s):
// \UART|LessThan2~9_combout  = (\UART|Add25~52_combout ) # ((\UART|Add25~54_combout ) # ((\UART|Add25~56_combout ) # (\UART|Add25~58_combout )))

	.dataa(\UART|Add25~52_combout ),
	.datab(\UART|Add25~54_combout ),
	.datac(\UART|Add25~56_combout ),
	.datad(\UART|Add25~58_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~9 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \UART|LessThan2~4 (
// Equation(s):
// \UART|LessThan2~4_combout  = (\UART|Add25~46_combout ) # ((\UART|Add25~48_combout ) # ((\UART|Add25~44_combout ) # (\UART|Add25~50_combout )))

	.dataa(\UART|Add25~46_combout ),
	.datab(\UART|Add25~48_combout ),
	.datac(\UART|Add25~44_combout ),
	.datad(\UART|Add25~50_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~4 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \UART|LessThan2~6 (
// Equation(s):
// \UART|LessThan2~6_combout  = (\UART|Add25~38_combout ) # ((\UART|Add25~40_combout ) # ((\UART|Add25~42_combout ) # (\UART|Add25~36_combout )))

	.dataa(\UART|Add25~38_combout ),
	.datab(\UART|Add25~40_combout ),
	.datac(\UART|Add25~42_combout ),
	.datad(\UART|Add25~36_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~6 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \UART|LessThan2~2 (
// Equation(s):
// \UART|LessThan2~2_combout  = (\UART|Add25~8_combout ) # ((\UART|Add25~6_combout  & ((\UART|Add25~4_combout ) # (\UART|Add25~2_combout ))))

	.dataa(\UART|Add25~4_combout ),
	.datab(\UART|Add25~2_combout ),
	.datac(\UART|Add25~8_combout ),
	.datad(\UART|Add25~6_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~2 .lut_mask = 16'hFEF0;
defparam \UART|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \UART|LessThan2~1 (
// Equation(s):
// \UART|LessThan2~1_combout  = (\UART|Add25~24_combout ) # ((\UART|Add25~20_combout ) # ((\UART|Add25~26_combout ) # (\UART|Add25~22_combout )))

	.dataa(\UART|Add25~24_combout ),
	.datab(\UART|Add25~20_combout ),
	.datac(\UART|Add25~26_combout ),
	.datad(\UART|Add25~22_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~1 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \UART|LessThan2~0 (
// Equation(s):
// \UART|LessThan2~0_combout  = (\UART|Add25~12_combout ) # ((\UART|Add25~18_combout ) # ((\UART|Add25~14_combout ) # (\UART|Add25~16_combout )))

	.dataa(\UART|Add25~12_combout ),
	.datab(\UART|Add25~18_combout ),
	.datac(\UART|Add25~14_combout ),
	.datad(\UART|Add25~16_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneive_lcell_comb \UART|LessThan2~3 (
// Equation(s):
// \UART|LessThan2~3_combout  = (\UART|LessThan2~1_combout ) # ((\UART|LessThan2~0_combout ) # ((\UART|LessThan2~2_combout  & \UART|Add25~10_combout )))

	.dataa(\UART|LessThan2~2_combout ),
	.datab(\UART|Add25~10_combout ),
	.datac(\UART|LessThan2~1_combout ),
	.datad(\UART|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~3 .lut_mask = 16'hFFF8;
defparam \UART|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \UART|LessThan2~5 (
// Equation(s):
// \UART|LessThan2~5_combout  = (\UART|Add25~34_combout ) # ((\UART|Add25~30_combout ) # ((\UART|Add25~32_combout ) # (\UART|Add25~28_combout )))

	.dataa(\UART|Add25~34_combout ),
	.datab(\UART|Add25~30_combout ),
	.datac(\UART|Add25~32_combout ),
	.datad(\UART|Add25~28_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~5 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \UART|Selector324~0 (
// Equation(s):
// \UART|Selector324~0_combout  = (!\UART|LessThan2~6_combout  & (!\UART|LessThan2~3_combout  & !\UART|LessThan2~5_combout ))

	.dataa(\UART|LessThan2~6_combout ),
	.datab(gnd),
	.datac(\UART|LessThan2~3_combout ),
	.datad(\UART|LessThan2~5_combout ),
	.cin(gnd),
	.combout(\UART|Selector324~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector324~0 .lut_mask = 16'h0005;
defparam \UART|Selector324~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \UART|Selector324~1 (
// Equation(s):
// \UART|Selector324~1_combout  = (!\UART|Add25~60_combout  & (!\UART|LessThan2~4_combout  & \UART|Selector324~0_combout ))

	.dataa(gnd),
	.datab(\UART|Add25~60_combout ),
	.datac(\UART|LessThan2~4_combout ),
	.datad(\UART|Selector324~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector324~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector324~1 .lut_mask = 16'h0300;
defparam \UART|Selector324~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneive_lcell_comb \UART|Selector324~2 (
// Equation(s):
// \UART|Selector324~2_combout  = (\UART|Selector323~2_combout  & ((\UART|Add25~62_combout ) # ((!\UART|LessThan2~9_combout  & \UART|Selector324~1_combout ))))

	.dataa(\UART|Add25~62_combout ),
	.datab(\UART|Selector323~2_combout ),
	.datac(\UART|LessThan2~9_combout ),
	.datad(\UART|Selector324~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector324~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector324~2 .lut_mask = 16'h8C88;
defparam \UART|Selector324~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \UART|state_send.adder (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector324~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.adder~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.adder .is_wysiwyg = "true";
defparam \UART|state_send.adder .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \UART|LessThan2~7 (
// Equation(s):
// \UART|LessThan2~7_combout  = (\UART|Add25~52_combout ) # ((\UART|Add25~54_combout ) # ((\UART|LessThan2~6_combout ) # (\UART|LessThan2~5_combout )))

	.dataa(\UART|Add25~52_combout ),
	.datab(\UART|Add25~54_combout ),
	.datac(\UART|LessThan2~6_combout ),
	.datad(\UART|LessThan2~5_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~7 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \UART|LessThan2~8 (
// Equation(s):
// \UART|LessThan2~8_combout  = (\UART|Add25~56_combout ) # ((\UART|Add25~58_combout ) # ((\UART|LessThan2~4_combout ) # (\UART|LessThan2~7_combout )))

	.dataa(\UART|Add25~56_combout ),
	.datab(\UART|Add25~58_combout ),
	.datac(\UART|LessThan2~4_combout ),
	.datad(\UART|LessThan2~7_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~8 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \UART|Selector323~3 (
// Equation(s):
// \UART|Selector323~3_combout  = (!\UART|Add25~62_combout  & ((\UART|Add25~60_combout ) # ((\UART|LessThan2~3_combout ) # (\UART|LessThan2~8_combout ))))

	.dataa(\UART|Add25~62_combout ),
	.datab(\UART|Add25~60_combout ),
	.datac(\UART|LessThan2~3_combout ),
	.datad(\UART|LessThan2~8_combout ),
	.cin(gnd),
	.combout(\UART|Selector323~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector323~3 .lut_mask = 16'h5554;
defparam \UART|Selector323~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneive_lcell_comb \UART|Selector323~4 (
// Equation(s):
// \UART|Selector323~4_combout  = (\UART|state_send.adder~q ) # ((!\UART|LessThan1~9_combout  & (\UART|state_send.shift~q  & \UART|Selector323~3_combout )))

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|LessThan1~9_combout ),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|Selector323~3_combout ),
	.cin(gnd),
	.combout(\UART|Selector323~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector323~4 .lut_mask = 16'hBAAA;
defparam \UART|Selector323~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N9
dffeas \UART|state_send.shift (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector323~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.shift .is_wysiwyg = "true";
defparam \UART|state_send.shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \UART|Selector325~0 (
// Equation(s):
// \UART|Selector325~0_combout  = (\UART|state_send.start~q ) # ((\UART|state_send.shift~q  & \UART|LessThan1~9_combout ))

	.dataa(\UART|state_send.start~q ),
	.datab(gnd),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector325~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector325~0 .lut_mask = 16'hFAAA;
defparam \UART|Selector325~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \UART|state_send.prepare (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector325~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.prepare~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.prepare .is_wysiwyg = "true";
defparam \UART|state_send.prepare .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N26
cycloneive_lcell_comb \UART|Selector326~0 (
// Equation(s):
// \UART|Selector326~0_combout  = (\UART|state_send.prepare~q ) # ((\UART|state_send.switch~q  & ((\UART|Add30~62_combout ) # (\UART|LessThan15~9_combout ))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|state_send.prepare~q ),
	.datac(\UART|Add30~62_combout ),
	.datad(\UART|LessThan15~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector326~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector326~0 .lut_mask = 16'hEEEC;
defparam \UART|Selector326~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N27
dffeas \UART|state_send.sendBCD (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector326~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.sendBCD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.sendBCD .is_wysiwyg = "true";
defparam \UART|state_send.sendBCD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneive_lcell_comb \UART|Selector450~0 (
// Equation(s):
// \UART|Selector450~0_combout  = (\UART|state_send.sendBCD~q ) # ((!\UART|state_send.prepare~q  & (\UART|led4~q  & !\UART|state_send.switch~q )))

	.dataa(\UART|state_send.sendBCD~q ),
	.datab(\UART|state_send.prepare~q ),
	.datac(\UART|led4~q ),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|Selector450~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector450~0 .lut_mask = 16'hAABA;
defparam \UART|Selector450~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N7
dffeas \UART|led4 (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector450~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|led4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|led4 .is_wysiwyg = "true";
defparam \UART|led4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[0]~13 (
// Equation(s):
// \UART|UART|speed_tx|cnt[0]~13_combout  = \UART|UART|speed_tx|cnt [0] $ (VCC)
// \UART|UART|speed_tx|cnt[0]~14  = CARRY(\UART|UART|speed_tx|cnt [0])

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|cnt[0]~13_combout ),
	.cout(\UART|UART|speed_tx|cnt[0]~14 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \UART|UART|speed_tx|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \UART|WideOr8~0 (
// Equation(s):
// \UART|WideOr8~0_combout  = (!\UART|state_send.shift~q  & !\UART|state_send.start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|state_send.start~q ),
	.cin(gnd),
	.combout(\UART|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|WideOr8~0 .lut_mask = 16'h000F;
defparam \UART|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \UART|Selector451~0 (
// Equation(s):
// \UART|Selector451~0_combout  = (\UART|send_signal~q  & (((\UART|state_send.adder~q ) # (!\UART|WideOr8~0_combout )) # (!\UART|state_send.init~q )))

	.dataa(\UART|send_signal~q ),
	.datab(\UART|state_send.init~q ),
	.datac(\UART|WideOr8~0_combout ),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|Selector451~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector451~0 .lut_mask = 16'hAA2A;
defparam \UART|Selector451~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \UART|Selector451~1 (
// Equation(s):
// \UART|Selector451~1_combout  = (\UART|state_send.done~q ) # ((\UART|state_send.switch~q ) # ((\UART|state_send.prepare~q ) # (\UART|Selector451~0_combout )))

	.dataa(\UART|state_send.done~q ),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|state_send.prepare~q ),
	.datad(\UART|Selector451~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector451~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector451~1 .lut_mask = 16'hFFFE;
defparam \UART|Selector451~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \UART|send_signal (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector451~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|send_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|send_signal .is_wysiwyg = "true";
defparam \UART|send_signal .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \UART|UART|transmitter|tx_int0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|send_signal~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_int0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_int0 .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_int0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \UART|UART|transmitter|tx_int1~feeder (
// Equation(s):
// \UART|UART|transmitter|tx_int1~feeder_combout  = \UART|UART|transmitter|tx_int0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|UART|transmitter|tx_int0~q ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|tx_int1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|tx_int1~feeder .lut_mask = 16'hFF00;
defparam \UART|UART|transmitter|tx_int1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \UART|UART|transmitter|tx_int1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|tx_int1~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_int1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_int1 .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_int1 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \UART|UART|transmitter|tx_int2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|transmitter|tx_int1~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_int2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_int2 .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_int2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \UART|UART|transmitter|tx_en~2 (
// Equation(s):
// \UART|UART|transmitter|tx_en~2_combout  = (\UART|UART|transmitter|tx_int2~q  & (((\UART|UART|transmitter|tx_en~q  & \UART|UART|transmitter|Equal0~0_combout )) # (!\UART|UART|transmitter|tx_int1~q ))) # (!\UART|UART|transmitter|tx_int2~q  & 
// (((\UART|UART|transmitter|tx_en~q  & \UART|UART|transmitter|Equal0~0_combout ))))

	.dataa(\UART|UART|transmitter|tx_int2~q ),
	.datab(\UART|UART|transmitter|tx_int1~q ),
	.datac(\UART|UART|transmitter|tx_en~q ),
	.datad(\UART|UART|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|tx_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|tx_en~2 .lut_mask = 16'hF222;
defparam \UART|UART|transmitter|tx_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \UART|UART|transmitter|tx_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|tx_en~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_en .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \UART|UART|transmitter|num[0]~4 (
// Equation(s):
// \UART|UART|transmitter|num[0]~4_combout  = (\UART|UART|speed_tx|clk_bps_r~q  & (\UART|UART|transmitter|tx_en~q  $ ((\UART|UART|transmitter|num [0])))) # (!\UART|UART|speed_tx|clk_bps_r~q  & (\UART|UART|transmitter|num [0] & 
// ((\UART|UART|transmitter|Equal0~0_combout ) # (!\UART|UART|transmitter|tx_en~q ))))

	.dataa(\UART|UART|speed_tx|clk_bps_r~q ),
	.datab(\UART|UART|transmitter|tx_en~q ),
	.datac(\UART|UART|transmitter|num [0]),
	.datad(\UART|UART|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|num[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|num[0]~4 .lut_mask = 16'h7838;
defparam \UART|UART|transmitter|num[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \UART|UART|transmitter|num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|num[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|num[0] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \UART|UART|transmitter|num[3]~0 (
// Equation(s):
// \UART|UART|transmitter|num[3]~0_combout  = (\UART|UART|transmitter|tx_en~q  & ((\UART|UART|speed_tx|clk_bps_r~q ) # (!\UART|UART|transmitter|Equal0~0_combout )))

	.dataa(\UART|UART|speed_tx|clk_bps_r~q ),
	.datab(\UART|UART|transmitter|tx_en~q ),
	.datac(gnd),
	.datad(\UART|UART|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|num[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|num[3]~0 .lut_mask = 16'h88CC;
defparam \UART|UART|transmitter|num[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \UART|UART|transmitter|num[1]~3 (
// Equation(s):
// \UART|UART|transmitter|num[1]~3_combout  = (\UART|UART|transmitter|num[3]~0_combout  & (\UART|UART|speed_tx|clk_bps_r~q  & (\UART|UART|transmitter|num [0] $ (\UART|UART|transmitter|num [1])))) # (!\UART|UART|transmitter|num[3]~0_combout  & 
// (((\UART|UART|transmitter|num [1]))))

	.dataa(\UART|UART|transmitter|num [0]),
	.datab(\UART|UART|speed_tx|clk_bps_r~q ),
	.datac(\UART|UART|transmitter|num [1]),
	.datad(\UART|UART|transmitter|num[3]~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|num[1]~3 .lut_mask = 16'h48F0;
defparam \UART|UART|transmitter|num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \UART|UART|transmitter|num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|num[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|num[1] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \UART|UART|transmitter|Add0~1 (
// Equation(s):
// \UART|UART|transmitter|Add0~1_combout  = \UART|UART|transmitter|num [2] $ (((\UART|UART|transmitter|num [0] & \UART|UART|transmitter|num [1])))

	.dataa(\UART|UART|transmitter|num [0]),
	.datab(\UART|UART|transmitter|num [2]),
	.datac(gnd),
	.datad(\UART|UART|transmitter|num [1]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|Add0~1 .lut_mask = 16'h66CC;
defparam \UART|UART|transmitter|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \UART|UART|transmitter|num[2]~2 (
// Equation(s):
// \UART|UART|transmitter|num[2]~2_combout  = (\UART|UART|transmitter|num[3]~0_combout  & (\UART|UART|speed_tx|clk_bps_r~q  & (\UART|UART|transmitter|Add0~1_combout ))) # (!\UART|UART|transmitter|num[3]~0_combout  & (((\UART|UART|transmitter|num [2]))))

	.dataa(\UART|UART|speed_tx|clk_bps_r~q ),
	.datab(\UART|UART|transmitter|Add0~1_combout ),
	.datac(\UART|UART|transmitter|num [2]),
	.datad(\UART|UART|transmitter|num[3]~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|num[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|num[2]~2 .lut_mask = 16'h88F0;
defparam \UART|UART|transmitter|num[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \UART|UART|transmitter|num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|num[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|num[2] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \UART|UART|transmitter|Add0~0 (
// Equation(s):
// \UART|UART|transmitter|Add0~0_combout  = \UART|UART|transmitter|num [3] $ (((\UART|UART|transmitter|num [0] & (\UART|UART|transmitter|num [2] & \UART|UART|transmitter|num [1]))))

	.dataa(\UART|UART|transmitter|num [0]),
	.datab(\UART|UART|transmitter|num [2]),
	.datac(\UART|UART|transmitter|num [3]),
	.datad(\UART|UART|transmitter|num [1]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|Add0~0 .lut_mask = 16'h78F0;
defparam \UART|UART|transmitter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \UART|UART|transmitter|num[3]~1 (
// Equation(s):
// \UART|UART|transmitter|num[3]~1_combout  = (\UART|UART|transmitter|num[3]~0_combout  & (\UART|UART|speed_tx|clk_bps_r~q  & (\UART|UART|transmitter|Add0~0_combout ))) # (!\UART|UART|transmitter|num[3]~0_combout  & (((\UART|UART|transmitter|num [3]))))

	.dataa(\UART|UART|speed_tx|clk_bps_r~q ),
	.datab(\UART|UART|transmitter|Add0~0_combout ),
	.datac(\UART|UART|transmitter|num [3]),
	.datad(\UART|UART|transmitter|num[3]~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|num[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|num[3]~1 .lut_mask = 16'h88F0;
defparam \UART|UART|transmitter|num[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \UART|UART|transmitter|num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|num[3]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|num[3] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \UART|UART|transmitter|Equal0~0 (
// Equation(s):
// \UART|UART|transmitter|Equal0~0_combout  = ((\UART|UART|transmitter|num [2]) # ((!\UART|UART|transmitter|num [1]) # (!\UART|UART|transmitter|num [3]))) # (!\UART|UART|transmitter|num [0])

	.dataa(\UART|UART|transmitter|num [0]),
	.datab(\UART|UART|transmitter|num [2]),
	.datac(\UART|UART|transmitter|num [3]),
	.datad(\UART|UART|transmitter|num [1]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|Equal0~0 .lut_mask = 16'hDFFF;
defparam \UART|UART|transmitter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \UART|UART|transmitter|bps_start_r~2 (
// Equation(s):
// \UART|UART|transmitter|bps_start_r~2_combout  = (\UART|UART|transmitter|tx_int2~q  & (((\UART|UART|transmitter|bps_start_r~q  & \UART|UART|transmitter|Equal0~0_combout )) # (!\UART|UART|transmitter|tx_int1~q ))) # (!\UART|UART|transmitter|tx_int2~q  & 
// (((\UART|UART|transmitter|bps_start_r~q  & \UART|UART|transmitter|Equal0~0_combout ))))

	.dataa(\UART|UART|transmitter|tx_int2~q ),
	.datab(\UART|UART|transmitter|tx_int1~q ),
	.datac(\UART|UART|transmitter|bps_start_r~q ),
	.datad(\UART|UART|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|bps_start_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|bps_start_r~2 .lut_mask = 16'hF222;
defparam \UART|UART|transmitter|bps_start_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \UART|UART|transmitter|bps_start_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|bps_start_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|bps_start_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|bps_start_r .is_wysiwyg = "true";
defparam \UART|UART|transmitter|bps_start_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[8]~29 (
// Equation(s):
// \UART|UART|speed_tx|cnt[8]~29_combout  = (\UART|UART|speed_tx|cnt [8] & (\UART|UART|speed_tx|cnt[7]~28  $ (GND))) # (!\UART|UART|speed_tx|cnt [8] & (!\UART|UART|speed_tx|cnt[7]~28  & VCC))
// \UART|UART|speed_tx|cnt[8]~30  = CARRY((\UART|UART|speed_tx|cnt [8] & !\UART|UART|speed_tx|cnt[7]~28 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[7]~28 ),
	.combout(\UART|UART|speed_tx|cnt[8]~29_combout ),
	.cout(\UART|UART|speed_tx|cnt[8]~30 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[8]~29 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_tx|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[9]~31 (
// Equation(s):
// \UART|UART|speed_tx|cnt[9]~31_combout  = (\UART|UART|speed_tx|cnt [9] & (!\UART|UART|speed_tx|cnt[8]~30 )) # (!\UART|UART|speed_tx|cnt [9] & ((\UART|UART|speed_tx|cnt[8]~30 ) # (GND)))
// \UART|UART|speed_tx|cnt[9]~32  = CARRY((!\UART|UART|speed_tx|cnt[8]~30 ) # (!\UART|UART|speed_tx|cnt [9]))

	.dataa(\UART|UART|speed_tx|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[8]~30 ),
	.combout(\UART|UART|speed_tx|cnt[9]~31_combout ),
	.cout(\UART|UART|speed_tx|cnt[9]~32 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[9]~31 .lut_mask = 16'h5A5F;
defparam \UART|UART|speed_tx|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \UART|UART|speed_tx|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[9] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[10]~33 (
// Equation(s):
// \UART|UART|speed_tx|cnt[10]~33_combout  = (\UART|UART|speed_tx|cnt [10] & (\UART|UART|speed_tx|cnt[9]~32  $ (GND))) # (!\UART|UART|speed_tx|cnt [10] & (!\UART|UART|speed_tx|cnt[9]~32  & VCC))
// \UART|UART|speed_tx|cnt[10]~34  = CARRY((\UART|UART|speed_tx|cnt [10] & !\UART|UART|speed_tx|cnt[9]~32 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[9]~32 ),
	.combout(\UART|UART|speed_tx|cnt[10]~33_combout ),
	.cout(\UART|UART|speed_tx|cnt[10]~34 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[10]~33 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_tx|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \UART|UART|speed_tx|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[10] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[11]~35 (
// Equation(s):
// \UART|UART|speed_tx|cnt[11]~35_combout  = (\UART|UART|speed_tx|cnt [11] & (!\UART|UART|speed_tx|cnt[10]~34 )) # (!\UART|UART|speed_tx|cnt [11] & ((\UART|UART|speed_tx|cnt[10]~34 ) # (GND)))
// \UART|UART|speed_tx|cnt[11]~36  = CARRY((!\UART|UART|speed_tx|cnt[10]~34 ) # (!\UART|UART|speed_tx|cnt [11]))

	.dataa(\UART|UART|speed_tx|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[10]~34 ),
	.combout(\UART|UART|speed_tx|cnt[11]~35_combout ),
	.cout(\UART|UART|speed_tx|cnt[11]~36 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[11]~35 .lut_mask = 16'h5A5F;
defparam \UART|UART|speed_tx|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \UART|UART|speed_tx|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[11] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \UART|UART|speed_tx|Equal0~2 (
// Equation(s):
// \UART|UART|speed_tx|Equal0~2_combout  = (!\UART|UART|speed_tx|cnt [11] & (\UART|UART|speed_tx|cnt [10] & (!\UART|UART|speed_tx|cnt [9] & \UART|UART|speed_tx|cnt [6])))

	.dataa(\UART|UART|speed_tx|cnt [11]),
	.datab(\UART|UART|speed_tx|cnt [10]),
	.datac(\UART|UART|speed_tx|cnt [9]),
	.datad(\UART|UART|speed_tx|cnt [6]),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|Equal0~2 .lut_mask = 16'h0400;
defparam \UART|UART|speed_tx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[12]~37 (
// Equation(s):
// \UART|UART|speed_tx|cnt[12]~37_combout  = \UART|UART|speed_tx|cnt[11]~36  $ (!\UART|UART|speed_tx|cnt [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|UART|speed_tx|cnt [12]),
	.cin(\UART|UART|speed_tx|cnt[11]~36 ),
	.combout(\UART|UART|speed_tx|cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[12]~37 .lut_mask = 16'hF00F;
defparam \UART|UART|speed_tx|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \UART|UART|speed_tx|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[12] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \UART|UART|speed_tx|Equal0~1 (
// Equation(s):
// \UART|UART|speed_tx|Equal0~1_combout  = (!\UART|UART|speed_tx|cnt [5] & (\UART|UART|speed_tx|cnt [4] & (\UART|UART|speed_tx|cnt [2] & !\UART|UART|speed_tx|cnt [3])))

	.dataa(\UART|UART|speed_tx|cnt [5]),
	.datab(\UART|UART|speed_tx|cnt [4]),
	.datac(\UART|UART|speed_tx|cnt [2]),
	.datad(\UART|UART|speed_tx|cnt [3]),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|Equal0~1 .lut_mask = 16'h0040;
defparam \UART|UART|speed_tx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \UART|UART|speed_tx|Equal0~3 (
// Equation(s):
// \UART|UART|speed_tx|Equal0~3_combout  = (\UART|UART|speed_tx|Equal0~2_combout  & (\UART|UART|speed_tx|cnt [12] & (\UART|UART|speed_tx|Equal0~1_combout  & \UART|UART|speed_tx|Equal0~0_combout )))

	.dataa(\UART|UART|speed_tx|Equal0~2_combout ),
	.datab(\UART|UART|speed_tx|cnt [12]),
	.datac(\UART|UART|speed_tx|Equal0~1_combout ),
	.datad(\UART|UART|speed_tx|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|Equal0~3 .lut_mask = 16'h8000;
defparam \UART|UART|speed_tx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \UART|UART|speed_tx|process_0~0 (
// Equation(s):
// \UART|UART|speed_tx|process_0~0_combout  = (\UART|UART|speed_tx|Equal0~3_combout ) # (!\UART|UART|transmitter|bps_start_r~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART|transmitter|bps_start_r~q ),
	.datad(\UART|UART|speed_tx|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|process_0~0 .lut_mask = 16'hFF0F;
defparam \UART|UART|speed_tx|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \UART|UART|speed_tx|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[0] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[1]~15 (
// Equation(s):
// \UART|UART|speed_tx|cnt[1]~15_combout  = (\UART|UART|speed_tx|cnt [1] & (!\UART|UART|speed_tx|cnt[0]~14 )) # (!\UART|UART|speed_tx|cnt [1] & ((\UART|UART|speed_tx|cnt[0]~14 ) # (GND)))
// \UART|UART|speed_tx|cnt[1]~16  = CARRY((!\UART|UART|speed_tx|cnt[0]~14 ) # (!\UART|UART|speed_tx|cnt [1]))

	.dataa(\UART|UART|speed_tx|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[0]~14 ),
	.combout(\UART|UART|speed_tx|cnt[1]~15_combout ),
	.cout(\UART|UART|speed_tx|cnt[1]~16 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[1]~15 .lut_mask = 16'h5A5F;
defparam \UART|UART|speed_tx|cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \UART|UART|speed_tx|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[1] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[2]~17 (
// Equation(s):
// \UART|UART|speed_tx|cnt[2]~17_combout  = (\UART|UART|speed_tx|cnt [2] & (\UART|UART|speed_tx|cnt[1]~16  $ (GND))) # (!\UART|UART|speed_tx|cnt [2] & (!\UART|UART|speed_tx|cnt[1]~16  & VCC))
// \UART|UART|speed_tx|cnt[2]~18  = CARRY((\UART|UART|speed_tx|cnt [2] & !\UART|UART|speed_tx|cnt[1]~16 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[1]~16 ),
	.combout(\UART|UART|speed_tx|cnt[2]~17_combout ),
	.cout(\UART|UART|speed_tx|cnt[2]~18 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[2]~17 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_tx|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y20_N9
dffeas \UART|UART|speed_tx|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[2] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[3]~19 (
// Equation(s):
// \UART|UART|speed_tx|cnt[3]~19_combout  = (\UART|UART|speed_tx|cnt [3] & (!\UART|UART|speed_tx|cnt[2]~18 )) # (!\UART|UART|speed_tx|cnt [3] & ((\UART|UART|speed_tx|cnt[2]~18 ) # (GND)))
// \UART|UART|speed_tx|cnt[3]~20  = CARRY((!\UART|UART|speed_tx|cnt[2]~18 ) # (!\UART|UART|speed_tx|cnt [3]))

	.dataa(\UART|UART|speed_tx|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[2]~18 ),
	.combout(\UART|UART|speed_tx|cnt[3]~19_combout ),
	.cout(\UART|UART|speed_tx|cnt[3]~20 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \UART|UART|speed_tx|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \UART|UART|speed_tx|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[3] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[4]~21 (
// Equation(s):
// \UART|UART|speed_tx|cnt[4]~21_combout  = (\UART|UART|speed_tx|cnt [4] & (\UART|UART|speed_tx|cnt[3]~20  $ (GND))) # (!\UART|UART|speed_tx|cnt [4] & (!\UART|UART|speed_tx|cnt[3]~20  & VCC))
// \UART|UART|speed_tx|cnt[4]~22  = CARRY((\UART|UART|speed_tx|cnt [4] & !\UART|UART|speed_tx|cnt[3]~20 ))

	.dataa(\UART|UART|speed_tx|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[3]~20 ),
	.combout(\UART|UART|speed_tx|cnt[4]~21_combout ),
	.cout(\UART|UART|speed_tx|cnt[4]~22 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[4]~21 .lut_mask = 16'hA50A;
defparam \UART|UART|speed_tx|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \UART|UART|speed_tx|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[4] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[5]~23 (
// Equation(s):
// \UART|UART|speed_tx|cnt[5]~23_combout  = (\UART|UART|speed_tx|cnt [5] & (!\UART|UART|speed_tx|cnt[4]~22 )) # (!\UART|UART|speed_tx|cnt [5] & ((\UART|UART|speed_tx|cnt[4]~22 ) # (GND)))
// \UART|UART|speed_tx|cnt[5]~24  = CARRY((!\UART|UART|speed_tx|cnt[4]~22 ) # (!\UART|UART|speed_tx|cnt [5]))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[4]~22 ),
	.combout(\UART|UART|speed_tx|cnt[5]~23_combout ),
	.cout(\UART|UART|speed_tx|cnt[5]~24 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[5]~23 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_tx|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \UART|UART|speed_tx|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[5] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[6]~25 (
// Equation(s):
// \UART|UART|speed_tx|cnt[6]~25_combout  = (\UART|UART|speed_tx|cnt [6] & (\UART|UART|speed_tx|cnt[5]~24  $ (GND))) # (!\UART|UART|speed_tx|cnt [6] & (!\UART|UART|speed_tx|cnt[5]~24  & VCC))
// \UART|UART|speed_tx|cnt[6]~26  = CARRY((\UART|UART|speed_tx|cnt [6] & !\UART|UART|speed_tx|cnt[5]~24 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[5]~24 ),
	.combout(\UART|UART|speed_tx|cnt[6]~25_combout ),
	.cout(\UART|UART|speed_tx|cnt[6]~26 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[6]~25 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_tx|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \UART|UART|speed_tx|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[6] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[7]~27 (
// Equation(s):
// \UART|UART|speed_tx|cnt[7]~27_combout  = (\UART|UART|speed_tx|cnt [7] & (!\UART|UART|speed_tx|cnt[6]~26 )) # (!\UART|UART|speed_tx|cnt [7] & ((\UART|UART|speed_tx|cnt[6]~26 ) # (GND)))
// \UART|UART|speed_tx|cnt[7]~28  = CARRY((!\UART|UART|speed_tx|cnt[6]~26 ) # (!\UART|UART|speed_tx|cnt [7]))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[6]~26 ),
	.combout(\UART|UART|speed_tx|cnt[7]~27_combout ),
	.cout(\UART|UART|speed_tx|cnt[7]~28 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_tx|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \UART|UART|speed_tx|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[7] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \UART|UART|speed_tx|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[8] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \UART|UART|speed_tx|Equal0~0 (
// Equation(s):
// \UART|UART|speed_tx|Equal0~0_combout  = (!\UART|UART|speed_tx|cnt [8] & (\UART|UART|speed_tx|cnt [1] & (\UART|UART|speed_tx|cnt [0] & !\UART|UART|speed_tx|cnt [7])))

	.dataa(\UART|UART|speed_tx|cnt [8]),
	.datab(\UART|UART|speed_tx|cnt [1]),
	.datac(\UART|UART|speed_tx|cnt [0]),
	.datad(\UART|UART|speed_tx|cnt [7]),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|Equal0~0 .lut_mask = 16'h0040;
defparam \UART|UART|speed_tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \UART|UART|speed_tx|process_1~0 (
// Equation(s):
// \UART|UART|speed_tx|process_1~0_combout  = (\UART|UART|speed_tx|cnt [3] & (\UART|UART|transmitter|bps_start_r~q  & (!\UART|UART|speed_tx|cnt [4] & !\UART|UART|speed_tx|cnt [2])))

	.dataa(\UART|UART|speed_tx|cnt [3]),
	.datab(\UART|UART|transmitter|bps_start_r~q ),
	.datac(\UART|UART|speed_tx|cnt [4]),
	.datad(\UART|UART|speed_tx|cnt [2]),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|process_1~0 .lut_mask = 16'h0008;
defparam \UART|UART|speed_tx|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \UART|UART|speed_tx|process_1~2 (
// Equation(s):
// \UART|UART|speed_tx|process_1~2_combout  = (\UART|UART|speed_tx|cnt [11] & !\UART|UART|speed_tx|cnt [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART|speed_tx|cnt [11]),
	.datad(\UART|UART|speed_tx|cnt [12]),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|process_1~2 .lut_mask = 16'h00F0;
defparam \UART|UART|speed_tx|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \UART|UART|speed_tx|process_1~1 (
// Equation(s):
// \UART|UART|speed_tx|process_1~1_combout  = (\UART|UART|speed_tx|cnt [5] & (!\UART|UART|speed_tx|cnt [10] & (!\UART|UART|speed_tx|cnt [6] & \UART|UART|speed_tx|cnt [9])))

	.dataa(\UART|UART|speed_tx|cnt [5]),
	.datab(\UART|UART|speed_tx|cnt [10]),
	.datac(\UART|UART|speed_tx|cnt [6]),
	.datad(\UART|UART|speed_tx|cnt [9]),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|process_1~1 .lut_mask = 16'h0200;
defparam \UART|UART|speed_tx|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \UART|UART|speed_tx|process_1~3 (
// Equation(s):
// \UART|UART|speed_tx|process_1~3_combout  = (\UART|UART|speed_tx|Equal0~0_combout  & (\UART|UART|speed_tx|process_1~0_combout  & (\UART|UART|speed_tx|process_1~2_combout  & \UART|UART|speed_tx|process_1~1_combout )))

	.dataa(\UART|UART|speed_tx|Equal0~0_combout ),
	.datab(\UART|UART|speed_tx|process_1~0_combout ),
	.datac(\UART|UART|speed_tx|process_1~2_combout ),
	.datad(\UART|UART|speed_tx|process_1~1_combout ),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|process_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|process_1~3 .lut_mask = 16'h8000;
defparam \UART|UART|speed_tx|process_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \UART|UART|speed_tx|clk_bps_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|process_1~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|clk_bps_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|clk_bps_r .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|clk_bps_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \UART|UART|transmitter|rs232_tx_r~0 (
// Equation(s):
// \UART|UART|transmitter|rs232_tx_r~0_combout  = (\UART|UART|transmitter|num [3] & ((\UART|UART|transmitter|num [0]) # ((\UART|UART|transmitter|num [2]) # (\UART|UART|transmitter|num [1]))))

	.dataa(\UART|UART|transmitter|num [0]),
	.datab(\UART|UART|transmitter|num [2]),
	.datac(\UART|UART|transmitter|num [3]),
	.datad(\UART|UART|transmitter|num [1]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|rs232_tx_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|rs232_tx_r~0 .lut_mask = 16'hF0E0;
defparam \UART|UART|transmitter|rs232_tx_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cycloneive_lcell_comb \UART|Selector448~0 (
// Equation(s):
// \UART|Selector448~0_combout  = (\UART|state_send.adder~q  & ((\UART|REG_OUT_BCD [0] $ (!\UART|REG_OUT_BCD [1])))) # (!\UART|state_send.adder~q  & (((\UART|REG_OUT_BCD [0])) # (!\UART|state_send.shift~q )))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [0]),
	.datac(\UART|REG_OUT_BCD [1]),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|Selector448~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector448~0 .lut_mask = 16'hC3DD;
defparam \UART|Selector448~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N2
cycloneive_lcell_comb \UART|WideOr9~0 (
// Equation(s):
// \UART|WideOr9~0_combout  = (\UART|state_send.sendBCD~q ) # ((\UART|state_send.prepare~q ) # ((\UART|state_send.done~q ) # (!\UART|state_send.init~q )))

	.dataa(\UART|state_send.sendBCD~q ),
	.datab(\UART|state_send.prepare~q ),
	.datac(\UART|state_send.init~q ),
	.datad(\UART|state_send.done~q ),
	.cin(gnd),
	.combout(\UART|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|WideOr9~0 .lut_mask = 16'hFFEF;
defparam \UART|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \UART|REG_OUT_BCD[15]~8 (
// Equation(s):
// \UART|REG_OUT_BCD[15]~8_combout  = (!\UART|WideOr9~0_combout  & ((!\UART|LessThan1~9_combout ) # (!\UART|state_send.shift~q )))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|WideOr9~0_combout ),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15]~8 .lut_mask = 16'h050F;
defparam \UART|REG_OUT_BCD[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \UART|REG_OUT_BCD[3]~20 (
// Equation(s):
// \UART|REG_OUT_BCD[3]~20_combout  = (\UART|REG_OUT_BCD[15]~8_combout  & ((\UART|LessThan14~0_combout ) # (!\UART|state_send.adder~q )))

	.dataa(gnd),
	.datab(\UART|state_send.adder~q ),
	.datac(\UART|LessThan14~0_combout ),
	.datad(\UART|REG_OUT_BCD[15]~8_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[3]~20 .lut_mask = 16'hF300;
defparam \UART|REG_OUT_BCD[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N3
dffeas \UART|REG_OUT_BCD[1] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector448~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[1] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \UART|Selector447~0 (
// Equation(s):
// \UART|Selector447~0_combout  = (\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [2] $ (((\UART|REG_OUT_BCD [1]) # (\UART|REG_OUT_BCD [0])))))

	.dataa(\UART|REG_OUT_BCD [2]),
	.datab(\UART|state_send.adder~q ),
	.datac(\UART|REG_OUT_BCD [1]),
	.datad(\UART|REG_OUT_BCD [0]),
	.cin(gnd),
	.combout(\UART|Selector447~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector447~0 .lut_mask = 16'h4448;
defparam \UART|Selector447~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \UART|Selector447~1 (
// Equation(s):
// \UART|Selector447~1_combout  = (\UART|Selector447~0_combout ) # ((!\UART|state_send.adder~q  & ((\UART|REG_OUT_BCD [1]) # (!\UART|state_send.shift~q ))))

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|Selector447~0_combout ),
	.datac(\UART|REG_OUT_BCD [1]),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector447~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector447~1 .lut_mask = 16'hDCDD;
defparam \UART|Selector447~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \UART|REG_OUT_BCD[2] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector447~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|state_send.switch~q ),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[2] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneive_lcell_comb \UART|LessThan14~0 (
// Equation(s):
// \UART|LessThan14~0_combout  = (\UART|REG_OUT_BCD [3]) # ((\UART|REG_OUT_BCD [2] & ((\UART|REG_OUT_BCD [1]) # (\UART|REG_OUT_BCD [0]))))

	.dataa(\UART|REG_OUT_BCD [3]),
	.datab(\UART|REG_OUT_BCD [1]),
	.datac(\UART|REG_OUT_BCD [0]),
	.datad(\UART|REG_OUT_BCD [2]),
	.cin(gnd),
	.combout(\UART|LessThan14~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan14~0 .lut_mask = 16'hFEAA;
defparam \UART|LessThan14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \UART|Selector449~0 (
// Equation(s):
// \UART|Selector449~0_combout  = (\UART|REG_OUT_BCD [0] & (((!\UART|state_send.adder~q )) # (!\UART|LessThan14~0_combout ))) # (!\UART|REG_OUT_BCD [0] & (!\UART|WideOr9~0_combout  & ((\UART|LessThan14~0_combout ) # (!\UART|state_send.adder~q ))))

	.dataa(\UART|LessThan14~0_combout ),
	.datab(\UART|state_send.adder~q ),
	.datac(\UART|WideOr9~0_combout ),
	.datad(\UART|REG_OUT_BCD [0]),
	.cin(gnd),
	.combout(\UART|Selector449~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector449~0 .lut_mask = 16'h770B;
defparam \UART|Selector449~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \UART|Selector449~1 (
// Equation(s):
// \UART|Selector449~1_combout  = (\UART|Selector449~0_combout  & (((\UART|LessThan1~9_combout  & \UART|REG_OUT_BCD [0])) # (!\UART|state_send.shift~q )))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|LessThan1~9_combout ),
	.datac(\UART|REG_OUT_BCD [0]),
	.datad(\UART|Selector449~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector449~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector449~1 .lut_mask = 16'hD500;
defparam \UART|Selector449~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \UART|REG_OUT_BCD[0] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector449~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[0] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneive_lcell_comb \UART|Add29~0 (
// Equation(s):
// \UART|Add29~0_combout  = \UART|REG_OUT_BCD [3] $ (((\UART|REG_OUT_BCD [2] & ((\UART|REG_OUT_BCD [0]) # (\UART|REG_OUT_BCD [1])))))

	.dataa(\UART|REG_OUT_BCD [3]),
	.datab(\UART|REG_OUT_BCD [0]),
	.datac(\UART|REG_OUT_BCD [2]),
	.datad(\UART|REG_OUT_BCD [1]),
	.cin(gnd),
	.combout(\UART|Add29~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add29~0 .lut_mask = 16'h5A6A;
defparam \UART|Add29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneive_lcell_comb \UART|Selector446~0 (
// Equation(s):
// \UART|Selector446~0_combout  = (\UART|state_send.adder~q  & (((\UART|Add29~0_combout )))) # (!\UART|state_send.adder~q  & (((\UART|REG_OUT_BCD [2])) # (!\UART|state_send.shift~q )))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|Add29~0_combout ),
	.datac(\UART|REG_OUT_BCD [2]),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|Selector446~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector446~0 .lut_mask = 16'hCCF5;
defparam \UART|Selector446~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneive_lcell_comb \UART|REG_OUT_BCD[3]~feeder (
// Equation(s):
// \UART|REG_OUT_BCD[3]~feeder_combout  = \UART|Selector446~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Selector446~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[3]~feeder .lut_mask = 16'hFF00;
defparam \UART|REG_OUT_BCD[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N23
dffeas \UART|REG_OUT_BCD[3] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[3]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[3] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cycloneive_lcell_comb \UART|Selector445~0 (
// Equation(s):
// \UART|Selector445~0_combout  = (\UART|state_send.adder~q  & (((!\UART|REG_OUT_BCD [4])))) # (!\UART|state_send.adder~q  & ((\UART|REG_OUT_BCD [3]) # ((!\UART|state_send.shift~q ))))

	.dataa(\UART|REG_OUT_BCD [3]),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|REG_OUT_BCD [4]),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|Selector445~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector445~0 .lut_mask = 16'h0FBB;
defparam \UART|Selector445~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \UART|REG_OUT_BCD[6]~16 (
// Equation(s):
// \UART|REG_OUT_BCD[6]~16_combout  = (!\UART|REG_OUT_BCD [23] & (((!\UART|REG_OUT_BCD [36] & !\UART|REG_OUT_BCD [37])) # (!\UART|REG_OUT_BCD [38])))

	.dataa(\UART|REG_OUT_BCD [38]),
	.datab(\UART|REG_OUT_BCD [36]),
	.datac(\UART|REG_OUT_BCD [37]),
	.datad(\UART|REG_OUT_BCD [23]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[6]~16 .lut_mask = 16'h0057;
defparam \UART|REG_OUT_BCD[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cycloneive_lcell_comb \UART|Selector444~0 (
// Equation(s):
// \UART|Selector444~0_combout  = (\UART|state_send.adder~q  & ((\UART|REG_OUT_BCD [4] $ (!\UART|REG_OUT_BCD [5])))) # (!\UART|state_send.adder~q  & (((\UART|REG_OUT_BCD [4])) # (!\UART|state_send.shift~q )))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [4]),
	.datac(\UART|REG_OUT_BCD [5]),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|Selector444~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector444~0 .lut_mask = 16'hC3DD;
defparam \UART|Selector444~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N31
dffeas \UART|REG_OUT_BCD[5] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector444~0_combout ),
	.asdata(\UART|REG_OUT_BCD [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[5] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneive_lcell_comb \UART|REG_OUT_BCD[6]~15 (
// Equation(s):
// \UART|REG_OUT_BCD[6]~15_combout  = (!\UART|REG_OUT_BCD [39] & (((!\UART|REG_OUT_BCD [4] & !\UART|REG_OUT_BCD [5])) # (!\UART|REG_OUT_BCD [6])))

	.dataa(\UART|REG_OUT_BCD [39]),
	.datab(\UART|REG_OUT_BCD [4]),
	.datac(\UART|REG_OUT_BCD [5]),
	.datad(\UART|REG_OUT_BCD [6]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[6]~15 .lut_mask = 16'h0155;
defparam \UART|REG_OUT_BCD[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \UART|REG_OUT_BCD[6]~17 (
// Equation(s):
// \UART|REG_OUT_BCD[6]~17_combout  = (!\UART|REG_OUT_BCD [7] & (((!\UART|REG_OUT_BCD [21] & !\UART|REG_OUT_BCD [20])) # (!\UART|REG_OUT_BCD [22])))

	.dataa(\UART|REG_OUT_BCD [21]),
	.datab(\UART|REG_OUT_BCD [20]),
	.datac(\UART|REG_OUT_BCD [22]),
	.datad(\UART|REG_OUT_BCD [7]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[6]~17 .lut_mask = 16'h001F;
defparam \UART|REG_OUT_BCD[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cycloneive_lcell_comb \UART|REG_OUT_BCD[6]~18 (
// Equation(s):
// \UART|REG_OUT_BCD[6]~18_combout  = (\UART|REG_OUT_BCD[6]~17_combout  & \UART|state_send.adder~q )

	.dataa(\UART|REG_OUT_BCD[6]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[6]~18 .lut_mask = 16'hAA00;
defparam \UART|REG_OUT_BCD[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneive_lcell_comb \UART|REG_OUT_BCD[6]~19 (
// Equation(s):
// \UART|REG_OUT_BCD[6]~19_combout  = (\UART|REG_OUT_BCD[15]~8_combout  & (((!\UART|REG_OUT_BCD[6]~18_combout ) # (!\UART|REG_OUT_BCD[6]~15_combout )) # (!\UART|REG_OUT_BCD[6]~16_combout )))

	.dataa(\UART|REG_OUT_BCD[6]~16_combout ),
	.datab(\UART|REG_OUT_BCD[6]~15_combout ),
	.datac(\UART|REG_OUT_BCD[15]~8_combout ),
	.datad(\UART|REG_OUT_BCD[6]~18_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[6]~19 .lut_mask = 16'h70F0;
defparam \UART|REG_OUT_BCD[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N21
dffeas \UART|REG_OUT_BCD[4] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector445~0_combout ),
	.asdata(\UART|REG_OUT_BCD [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[4] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cycloneive_lcell_comb \UART|Selector443~0 (
// Equation(s):
// \UART|Selector443~0_combout  = (\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [6] $ (((\UART|REG_OUT_BCD [4]) # (\UART|REG_OUT_BCD [5])))))

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|REG_OUT_BCD [4]),
	.datac(\UART|REG_OUT_BCD [5]),
	.datad(\UART|REG_OUT_BCD [6]),
	.cin(gnd),
	.combout(\UART|Selector443~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector443~0 .lut_mask = 16'h02A8;
defparam \UART|Selector443~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneive_lcell_comb \UART|Selector443~1 (
// Equation(s):
// \UART|Selector443~1_combout  = (\UART|Selector443~0_combout ) # ((!\UART|state_send.adder~q  & ((\UART|REG_OUT_BCD [5]) # (!\UART|state_send.shift~q ))))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|Selector443~0_combout ),
	.datac(\UART|REG_OUT_BCD [5]),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|Selector443~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector443~1 .lut_mask = 16'hCCFD;
defparam \UART|Selector443~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneive_lcell_comb \UART|REG_OUT_BCD[6]~feeder (
// Equation(s):
// \UART|REG_OUT_BCD[6]~feeder_combout  = \UART|Selector443~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Selector443~1_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[6]~feeder .lut_mask = 16'hFF00;
defparam \UART|REG_OUT_BCD[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N19
dffeas \UART|REG_OUT_BCD[6] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[6]~feeder_combout ),
	.asdata(\UART|REG_OUT_BCD [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[6] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneive_lcell_comb \UART|Add28~0 (
// Equation(s):
// \UART|Add28~0_combout  = \UART|REG_OUT_BCD [7] $ (((\UART|REG_OUT_BCD [6] & ((\UART|REG_OUT_BCD [4]) # (\UART|REG_OUT_BCD [5])))))

	.dataa(\UART|REG_OUT_BCD [7]),
	.datab(\UART|REG_OUT_BCD [4]),
	.datac(\UART|REG_OUT_BCD [5]),
	.datad(\UART|REG_OUT_BCD [6]),
	.cin(gnd),
	.combout(\UART|Add28~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add28~0 .lut_mask = 16'h56AA;
defparam \UART|Add28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneive_lcell_comb \UART|Selector442~0 (
// Equation(s):
// \UART|Selector442~0_combout  = (\UART|state_send.adder~q  & (((\UART|Add28~0_combout )))) # (!\UART|state_send.adder~q  & (((\UART|REG_OUT_BCD [6])) # (!\UART|state_send.shift~q )))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [6]),
	.datac(\UART|Add28~0_combout ),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|Selector442~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector442~0 .lut_mask = 16'hF0DD;
defparam \UART|Selector442~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N26
cycloneive_lcell_comb \UART|REG_OUT_BCD[7]~feeder (
// Equation(s):
// \UART|REG_OUT_BCD[7]~feeder_combout  = \UART|Selector442~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Selector442~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[7]~feeder .lut_mask = 16'hFF00;
defparam \UART|REG_OUT_BCD[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N27
dffeas \UART|REG_OUT_BCD[7] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[7]~feeder_combout ),
	.asdata(\UART|REG_OUT_BCD [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[6]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[7] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \UART|Selector441~0 (
// Equation(s):
// \UART|Selector441~0_combout  = (\UART|state_send.adder~q  & (((!\UART|REG_OUT_BCD [8])))) # (!\UART|state_send.adder~q  & ((\UART|REG_OUT_BCD [7]) # ((!\UART|state_send.shift~q ))))

	.dataa(\UART|REG_OUT_BCD [7]),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|REG_OUT_BCD [8]),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|Selector441~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector441~0 .lut_mask = 16'h0FBB;
defparam \UART|Selector441~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \UART|REG_OUT_BCD[11]~11 (
// Equation(s):
// \UART|REG_OUT_BCD[11]~11_combout  = (!\UART|REG_OUT_BCD [27] & (((!\UART|REG_OUT_BCD [25] & !\UART|REG_OUT_BCD [24])) # (!\UART|REG_OUT_BCD [26])))

	.dataa(\UART|REG_OUT_BCD [25]),
	.datab(\UART|REG_OUT_BCD [26]),
	.datac(\UART|REG_OUT_BCD [24]),
	.datad(\UART|REG_OUT_BCD [27]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[11]~11 .lut_mask = 16'h0037;
defparam \UART|REG_OUT_BCD[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \UART|Selector440~0 (
// Equation(s):
// \UART|Selector440~0_combout  = (\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [8] $ (((!\UART|REG_OUT_BCD [9]))))) # (!\UART|state_send.adder~q  & ((\UART|REG_OUT_BCD [8]) # ((!\UART|state_send.shift~q ))))

	.dataa(\UART|REG_OUT_BCD [8]),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|REG_OUT_BCD [9]),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|Selector440~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector440~0 .lut_mask = 16'hA5BB;
defparam \UART|Selector440~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \UART|REG_OUT_BCD[9] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector440~0_combout ),
	.asdata(\UART|REG_OUT_BCD [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[9] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \UART|REG_OUT_BCD[11]~10 (
// Equation(s):
// \UART|REG_OUT_BCD[11]~10_combout  = (!\UART|REG_OUT_BCD [43] & (((!\UART|REG_OUT_BCD [8] & !\UART|REG_OUT_BCD [9])) # (!\UART|REG_OUT_BCD [10])))

	.dataa(\UART|REG_OUT_BCD [8]),
	.datab(\UART|REG_OUT_BCD [10]),
	.datac(\UART|REG_OUT_BCD [9]),
	.datad(\UART|REG_OUT_BCD [43]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[11]~10 .lut_mask = 16'h0037;
defparam \UART|REG_OUT_BCD[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \UART|REG_OUT_BCD[11]~12 (
// Equation(s):
// \UART|REG_OUT_BCD[11]~12_combout  = (!\UART|REG_OUT_BCD [11] & (((!\UART|REG_OUT_BCD [41] & !\UART|REG_OUT_BCD [40])) # (!\UART|REG_OUT_BCD [42])))

	.dataa(\UART|REG_OUT_BCD [41]),
	.datab(\UART|REG_OUT_BCD [40]),
	.datac(\UART|REG_OUT_BCD [11]),
	.datad(\UART|REG_OUT_BCD [42]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[11]~12 .lut_mask = 16'h010F;
defparam \UART|REG_OUT_BCD[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \UART|REG_OUT_BCD[11]~13 (
// Equation(s):
// \UART|REG_OUT_BCD[11]~13_combout  = (\UART|state_send.adder~q  & \UART|REG_OUT_BCD[11]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.adder~q ),
	.datad(\UART|REG_OUT_BCD[11]~12_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[11]~13 .lut_mask = 16'hF000;
defparam \UART|REG_OUT_BCD[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \UART|REG_OUT_BCD[11]~14 (
// Equation(s):
// \UART|REG_OUT_BCD[11]~14_combout  = (\UART|REG_OUT_BCD[15]~8_combout  & (((!\UART|REG_OUT_BCD[11]~13_combout ) # (!\UART|REG_OUT_BCD[11]~10_combout )) # (!\UART|REG_OUT_BCD[11]~11_combout )))

	.dataa(\UART|REG_OUT_BCD[11]~11_combout ),
	.datab(\UART|REG_OUT_BCD[11]~10_combout ),
	.datac(\UART|REG_OUT_BCD[11]~13_combout ),
	.datad(\UART|REG_OUT_BCD[15]~8_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[11]~14 .lut_mask = 16'h7F00;
defparam \UART|REG_OUT_BCD[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \UART|REG_OUT_BCD[8] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector441~0_combout ),
	.asdata(\UART|REG_OUT_BCD [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[8] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \UART|Selector439~0 (
// Equation(s):
// \UART|Selector439~0_combout  = (\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [10] $ (((\UART|REG_OUT_BCD [8]) # (\UART|REG_OUT_BCD [9])))))

	.dataa(\UART|REG_OUT_BCD [8]),
	.datab(\UART|REG_OUT_BCD [10]),
	.datac(\UART|REG_OUT_BCD [9]),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|Selector439~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector439~0 .lut_mask = 16'h3600;
defparam \UART|Selector439~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \UART|Selector439~1 (
// Equation(s):
// \UART|Selector439~1_combout  = (\UART|Selector439~0_combout ) # ((!\UART|state_send.adder~q  & ((\UART|REG_OUT_BCD [9]) # (!\UART|state_send.shift~q ))))

	.dataa(\UART|Selector439~0_combout ),
	.datab(\UART|REG_OUT_BCD [9]),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|Selector439~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector439~1 .lut_mask = 16'hAAEF;
defparam \UART|Selector439~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \UART|REG_OUT_BCD[10]~feeder (
// Equation(s):
// \UART|REG_OUT_BCD[10]~feeder_combout  = \UART|Selector439~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Selector439~1_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[10]~feeder .lut_mask = 16'hFF00;
defparam \UART|REG_OUT_BCD[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \UART|REG_OUT_BCD[10] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[10]~feeder_combout ),
	.asdata(\UART|REG_OUT_BCD [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[10] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \UART|Add27~0 (
// Equation(s):
// \UART|Add27~0_combout  = \UART|REG_OUT_BCD [11] $ (((\UART|REG_OUT_BCD [10] & ((\UART|REG_OUT_BCD [8]) # (\UART|REG_OUT_BCD [9])))))

	.dataa(\UART|REG_OUT_BCD [8]),
	.datab(\UART|REG_OUT_BCD [10]),
	.datac(\UART|REG_OUT_BCD [9]),
	.datad(\UART|REG_OUT_BCD [11]),
	.cin(gnd),
	.combout(\UART|Add27~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add27~0 .lut_mask = 16'h37C8;
defparam \UART|Add27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \UART|Selector438~0 (
// Equation(s):
// \UART|Selector438~0_combout  = (\UART|state_send.adder~q  & (((\UART|Add27~0_combout )))) # (!\UART|state_send.adder~q  & (((\UART|REG_OUT_BCD [10])) # (!\UART|state_send.shift~q )))

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|REG_OUT_BCD [10]),
	.datad(\UART|Add27~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector438~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector438~0 .lut_mask = 16'hFB51;
defparam \UART|Selector438~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \UART|REG_OUT_BCD[11]~feeder (
// Equation(s):
// \UART|REG_OUT_BCD[11]~feeder_combout  = \UART|Selector438~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Selector438~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[11]~feeder .lut_mask = 16'hFF00;
defparam \UART|REG_OUT_BCD[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N21
dffeas \UART|REG_OUT_BCD[11] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[11]~feeder_combout ),
	.asdata(\UART|REG_OUT_BCD [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[11]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[11] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \UART|Selector437~0 (
// Equation(s):
// \UART|Selector437~0_combout  = (\UART|state_send.adder~q  & (((!\UART|REG_OUT_BCD [12])))) # (!\UART|state_send.adder~q  & (((\UART|REG_OUT_BCD [11])) # (!\UART|state_send.shift~q )))

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|REG_OUT_BCD [12]),
	.datad(\UART|REG_OUT_BCD [11]),
	.cin(gnd),
	.combout(\UART|Selector437~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector437~0 .lut_mask = 16'h5F1B;
defparam \UART|Selector437~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \UART|REG_OUT_BCD[15]~2 (
// Equation(s):
// \UART|REG_OUT_BCD[15]~2_combout  = (!\UART|REG_OUT_BCD [47] & (((!\UART|REG_OUT_BCD [13] & !\UART|REG_OUT_BCD [12])) # (!\UART|REG_OUT_BCD [14])))

	.dataa(\UART|REG_OUT_BCD [47]),
	.datab(\UART|REG_OUT_BCD [13]),
	.datac(\UART|REG_OUT_BCD [14]),
	.datad(\UART|REG_OUT_BCD [12]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15]~2 .lut_mask = 16'h0515;
defparam \UART|REG_OUT_BCD[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \UART|REG_OUT_BCD[15]~4 (
// Equation(s):
// \UART|REG_OUT_BCD[15]~4_combout  = (!\UART|REG_OUT_BCD [31] & (((!\UART|REG_OUT_BCD [45] & !\UART|REG_OUT_BCD [44])) # (!\UART|REG_OUT_BCD [46])))

	.dataa(\UART|REG_OUT_BCD [45]),
	.datab(\UART|REG_OUT_BCD [46]),
	.datac(\UART|REG_OUT_BCD [31]),
	.datad(\UART|REG_OUT_BCD [44]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15]~4 .lut_mask = 16'h0307;
defparam \UART|REG_OUT_BCD[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \UART|REG_OUT_BCD[15]~3 (
// Equation(s):
// \UART|REG_OUT_BCD[15]~3_combout  = (!\UART|REG_OUT_BCD [35] & (((!\UART|REG_OUT_BCD [32] & !\UART|REG_OUT_BCD [33])) # (!\UART|REG_OUT_BCD [34])))

	.dataa(\UART|REG_OUT_BCD [35]),
	.datab(\UART|REG_OUT_BCD [34]),
	.datac(\UART|REG_OUT_BCD [32]),
	.datad(\UART|REG_OUT_BCD [33]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15]~3 .lut_mask = 16'h1115;
defparam \UART|REG_OUT_BCD[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \UART|REG_OUT_BCD[15]~5 (
// Equation(s):
// \UART|REG_OUT_BCD[15]~5_combout  = (!\UART|REG_OUT_BCD [19] & (((!\UART|REG_OUT_BCD [28] & !\UART|REG_OUT_BCD [29])) # (!\UART|REG_OUT_BCD [30])))

	.dataa(\UART|REG_OUT_BCD [19]),
	.datab(\UART|REG_OUT_BCD [28]),
	.datac(\UART|REG_OUT_BCD [29]),
	.datad(\UART|REG_OUT_BCD [30]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15]~5 .lut_mask = 16'h0155;
defparam \UART|REG_OUT_BCD[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \UART|REG_OUT_BCD[15]~6 (
// Equation(s):
// \UART|REG_OUT_BCD[15]~6_combout  = (\UART|REG_OUT_BCD[15]~2_combout  & (\UART|REG_OUT_BCD[15]~4_combout  & (\UART|REG_OUT_BCD[15]~3_combout  & \UART|REG_OUT_BCD[15]~5_combout )))

	.dataa(\UART|REG_OUT_BCD[15]~2_combout ),
	.datab(\UART|REG_OUT_BCD[15]~4_combout ),
	.datac(\UART|REG_OUT_BCD[15]~3_combout ),
	.datad(\UART|REG_OUT_BCD[15]~5_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15]~6 .lut_mask = 16'h8000;
defparam \UART|REG_OUT_BCD[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \UART|REG_OUT_BCD[15]~7 (
// Equation(s):
// \UART|REG_OUT_BCD[15]~7_combout  = (!\UART|REG_OUT_BCD [15] & (((!\UART|REG_OUT_BCD [16] & !\UART|REG_OUT_BCD [17])) # (!\UART|REG_OUT_BCD [18])))

	.dataa(\UART|REG_OUT_BCD [18]),
	.datab(\UART|REG_OUT_BCD [15]),
	.datac(\UART|REG_OUT_BCD [16]),
	.datad(\UART|REG_OUT_BCD [17]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15]~7 .lut_mask = 16'h1113;
defparam \UART|REG_OUT_BCD[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \UART|REG_OUT_BCD[15]~9 (
// Equation(s):
// \UART|REG_OUT_BCD[15]~9_combout  = (\UART|REG_OUT_BCD[15]~8_combout  & (((!\UART|REG_OUT_BCD[15]~7_combout ) # (!\UART|REG_OUT_BCD[15]~6_combout )) # (!\UART|state_send.adder~q )))

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|REG_OUT_BCD[15]~6_combout ),
	.datac(\UART|REG_OUT_BCD[15]~7_combout ),
	.datad(\UART|REG_OUT_BCD[15]~8_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15]~9 .lut_mask = 16'h7F00;
defparam \UART|REG_OUT_BCD[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \UART|REG_OUT_BCD[12] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector437~0_combout ),
	.asdata(\UART|REG_OUT_BCD [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[15]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[12] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \UART|Selector436~0 (
// Equation(s):
// \UART|Selector436~0_combout  = (\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [12] $ (((!\UART|REG_OUT_BCD [13]))))) # (!\UART|state_send.adder~q  & ((\UART|REG_OUT_BCD [12]) # ((!\UART|state_send.shift~q ))))

	.dataa(\UART|REG_OUT_BCD [12]),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|REG_OUT_BCD [13]),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|Selector436~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector436~0 .lut_mask = 16'hA5BB;
defparam \UART|Selector436~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \UART|REG_OUT_BCD[13] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector436~0_combout ),
	.asdata(\UART|REG_OUT_BCD [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[15]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[13] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \UART|Selector435~0 (
// Equation(s):
// \UART|Selector435~0_combout  = (\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [14] $ (((\UART|REG_OUT_BCD [13]) # (\UART|REG_OUT_BCD [12])))))

	.dataa(\UART|REG_OUT_BCD [13]),
	.datab(\UART|state_send.adder~q ),
	.datac(\UART|REG_OUT_BCD [14]),
	.datad(\UART|REG_OUT_BCD [12]),
	.cin(gnd),
	.combout(\UART|Selector435~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector435~0 .lut_mask = 16'h0C48;
defparam \UART|Selector435~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \UART|Selector435~1 (
// Equation(s):
// \UART|Selector435~1_combout  = (\UART|Selector435~0_combout ) # ((!\UART|state_send.adder~q  & ((\UART|REG_OUT_BCD [13]) # (!\UART|state_send.shift~q ))))

	.dataa(\UART|Selector435~0_combout ),
	.datab(\UART|REG_OUT_BCD [13]),
	.datac(\UART|state_send.adder~q ),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector435~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector435~1 .lut_mask = 16'hAEAF;
defparam \UART|Selector435~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~feeder (
// Equation(s):
// \UART|REG_OUT_BCD[14]~feeder_combout  = \UART|Selector435~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Selector435~1_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~feeder .lut_mask = 16'hFF00;
defparam \UART|REG_OUT_BCD[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \UART|REG_OUT_BCD[14] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[14]~feeder_combout ),
	.asdata(\UART|REG_OUT_BCD [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[15]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \UART|Add26~0 (
// Equation(s):
// \UART|Add26~0_combout  = \UART|REG_OUT_BCD [15] $ (((\UART|REG_OUT_BCD [14] & ((\UART|REG_OUT_BCD [13]) # (\UART|REG_OUT_BCD [12])))))

	.dataa(\UART|REG_OUT_BCD [14]),
	.datab(\UART|REG_OUT_BCD [13]),
	.datac(\UART|REG_OUT_BCD [15]),
	.datad(\UART|REG_OUT_BCD [12]),
	.cin(gnd),
	.combout(\UART|Add26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add26~0 .lut_mask = 16'h5A78;
defparam \UART|Add26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \UART|Selector434~0 (
// Equation(s):
// \UART|Selector434~0_combout  = (\UART|state_send.adder~q  & (((\UART|Add26~0_combout )))) # (!\UART|state_send.adder~q  & (((\UART|REG_OUT_BCD [14])) # (!\UART|state_send.shift~q )))

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|REG_OUT_BCD [14]),
	.datad(\UART|Add26~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector434~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector434~0 .lut_mask = 16'hFB51;
defparam \UART|Selector434~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \UART|REG_OUT_BCD[15]~feeder (
// Equation(s):
// \UART|REG_OUT_BCD[15]~feeder_combout  = \UART|Selector434~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Selector434~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15]~feeder .lut_mask = 16'hFF00;
defparam \UART|REG_OUT_BCD[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \UART|REG_OUT_BCD[15] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[15]~feeder_combout ),
	.asdata(\UART|REG_OUT_BCD [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[15]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \UART|Selector433~0 (
// Equation(s):
// \UART|Selector433~0_combout  = (\UART|REG_OUT_BCD [15]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_OUT_BCD [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector433~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector433~0 .lut_mask = 16'hAAFF;
defparam \UART|Selector433~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \UART|REG_OUT_BCD[42]~21 (
// Equation(s):
// \UART|REG_OUT_BCD[42]~21_combout  = (\UART|state_send.shift~q  & (((!\UART|LessThan1~9_combout )))) # (!\UART|state_send.shift~q  & ((\UART|state_send.start~q ) # ((\UART|state_send.switch~q ))))

	.dataa(\UART|state_send.start~q ),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[42]~21_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[42]~21 .lut_mask = 16'h32FE;
defparam \UART|REG_OUT_BCD[42]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \UART|REG_OUT_BCD[16] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector433~0_combout ),
	.asdata(\UART|REG_OUT_BCD [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[16] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \UART|Selector432~0 (
// Equation(s):
// \UART|Selector432~0_combout  = (\UART|REG_OUT_BCD [16]) # (!\UART|state_send.shift~q )

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD [16]),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector432~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector432~0 .lut_mask = 16'hCCFF;
defparam \UART|Selector432~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \UART|REG_OUT_BCD[17] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector432~0_combout ),
	.asdata(\UART|REG_OUT_BCD [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[17] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \UART|Selector431~0 (
// Equation(s):
// \UART|Selector431~0_combout  = (\UART|REG_OUT_BCD [17]) # (!\UART|state_send.shift~q )

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD [17]),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector431~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector431~0 .lut_mask = 16'hCCFF;
defparam \UART|Selector431~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \UART|REG_OUT_BCD[18] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector431~0_combout ),
	.asdata(\UART|REG_OUT_BCD [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[18] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \UART|Selector430~0 (
// Equation(s):
// \UART|Selector430~0_combout  = (\UART|REG_OUT_BCD [18]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_OUT_BCD [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector430~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector430~0 .lut_mask = 16'hAAFF;
defparam \UART|Selector430~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \UART|REG_OUT_BCD[19] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector430~0_combout ),
	.asdata(\UART|REG_OUT_BCD [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[19] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \UART|Selector429~0 (
// Equation(s):
// \UART|Selector429~0_combout  = (\UART|REG_OUT_BCD [19]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_OUT_BCD [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector429~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector429~0 .lut_mask = 16'hAAFF;
defparam \UART|Selector429~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \UART|REG_OUT_BCD[20] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector429~0_combout ),
	.asdata(\UART|REG_OUT_BCD [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[20] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \UART|Selector428~0 (
// Equation(s):
// \UART|Selector428~0_combout  = (\UART|REG_OUT_BCD [20]) # (!\UART|state_send.shift~q )

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD [20]),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector428~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector428~0 .lut_mask = 16'hCCFF;
defparam \UART|Selector428~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \UART|REG_OUT_BCD[21] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector428~0_combout ),
	.asdata(\UART|REG_OUT_BCD [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[21] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \UART|Selector427~0 (
// Equation(s):
// \UART|Selector427~0_combout  = (\UART|REG_OUT_BCD [21]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REG_OUT_BCD [21]),
	.cin(gnd),
	.combout(\UART|Selector427~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector427~0 .lut_mask = 16'hFF55;
defparam \UART|Selector427~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \UART|REG_OUT_BCD[22] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector427~0_combout ),
	.asdata(\UART|REG_OUT_BCD [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[22] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \UART|Selector426~0 (
// Equation(s):
// \UART|Selector426~0_combout  = (\UART|REG_OUT_BCD [22]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REG_OUT_BCD [22]),
	.cin(gnd),
	.combout(\UART|Selector426~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector426~0 .lut_mask = 16'hFF55;
defparam \UART|Selector426~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \UART|REG_OUT_BCD[23] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector426~0_combout ),
	.asdata(\UART|REG_OUT_BCD [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[23] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \UART|Selector425~0 (
// Equation(s):
// \UART|Selector425~0_combout  = (\UART|REG_OUT_BCD [23]) # (!\UART|state_send.shift~q )

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD [23]),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector425~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector425~0 .lut_mask = 16'hCCFF;
defparam \UART|Selector425~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \UART|REG_OUT_BCD[24] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector425~0_combout ),
	.asdata(\UART|REG_OUT_BCD [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[24] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \UART|Selector424~0 (
// Equation(s):
// \UART|Selector424~0_combout  = (\UART|REG_OUT_BCD [24]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REG_OUT_BCD [24]),
	.cin(gnd),
	.combout(\UART|Selector424~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector424~0 .lut_mask = 16'hFF55;
defparam \UART|Selector424~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \UART|REG_OUT_BCD[25] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector424~0_combout ),
	.asdata(\UART|REG_OUT_BCD [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[25] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \UART|Selector423~0 (
// Equation(s):
// \UART|Selector423~0_combout  = (\UART|REG_OUT_BCD [25]) # (!\UART|state_send.shift~q )

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD [25]),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector423~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector423~0 .lut_mask = 16'hCCFF;
defparam \UART|Selector423~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \UART|REG_OUT_BCD[26] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector423~0_combout ),
	.asdata(\UART|REG_OUT_BCD [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[26] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \UART|Selector422~0 (
// Equation(s):
// \UART|Selector422~0_combout  = (\UART|REG_OUT_BCD [26]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_OUT_BCD [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector422~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector422~0 .lut_mask = 16'hAAFF;
defparam \UART|Selector422~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \UART|REG_OUT_BCD[27] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector422~0_combout ),
	.asdata(\UART|REG_OUT_BCD [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[27] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \UART|Selector421~0 (
// Equation(s):
// \UART|Selector421~0_combout  = (\UART|REG_OUT_BCD [27]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REG_OUT_BCD [27]),
	.cin(gnd),
	.combout(\UART|Selector421~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector421~0 .lut_mask = 16'hFF55;
defparam \UART|Selector421~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \UART|REG_OUT_BCD[28] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector421~0_combout ),
	.asdata(\UART|REG_OUT_BCD [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[28] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \UART|Selector420~0 (
// Equation(s):
// \UART|Selector420~0_combout  = (\UART|REG_OUT_BCD [28]) # (!\UART|state_send.shift~q )

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD [28]),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector420~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector420~0 .lut_mask = 16'hCCFF;
defparam \UART|Selector420~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \UART|REG_OUT_BCD[29] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector420~0_combout ),
	.asdata(\UART|REG_OUT_BCD [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[29] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \UART|Selector419~0 (
// Equation(s):
// \UART|Selector419~0_combout  = (\UART|REG_OUT_BCD [29]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REG_OUT_BCD [29]),
	.cin(gnd),
	.combout(\UART|Selector419~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector419~0 .lut_mask = 16'hFF55;
defparam \UART|Selector419~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \UART|REG_OUT_BCD[30] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector419~0_combout ),
	.asdata(\UART|REG_OUT_BCD [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[30] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \UART|Selector418~0 (
// Equation(s):
// \UART|Selector418~0_combout  = (\UART|REG_OUT_BCD [30]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_OUT_BCD [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector418~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector418~0 .lut_mask = 16'hAAFF;
defparam \UART|Selector418~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \UART|REG_OUT_BCD[31] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector418~0_combout ),
	.asdata(\UART|REG_OUT_BCD [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[31] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \UART|Selector417~0 (
// Equation(s):
// \UART|Selector417~0_combout  = (\UART|REG_OUT_BCD [31]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_OUT_BCD [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector417~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector417~0 .lut_mask = 16'hAAFF;
defparam \UART|Selector417~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \UART|REG_OUT_BCD[32] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector417~0_combout ),
	.asdata(\UART|REG_OUT_BCD [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [32]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[32] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \UART|Selector416~0 (
// Equation(s):
// \UART|Selector416~0_combout  = (\UART|REG_OUT_BCD [32]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_OUT_BCD [32]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector416~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector416~0 .lut_mask = 16'hAAFF;
defparam \UART|Selector416~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \UART|REG_OUT_BCD[33] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector416~0_combout ),
	.asdata(\UART|REG_OUT_BCD [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [33]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[33] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \UART|Selector415~0 (
// Equation(s):
// \UART|Selector415~0_combout  = (\UART|REG_OUT_BCD [33]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [33]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector415~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector415~0 .lut_mask = 16'hDDDD;
defparam \UART|Selector415~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \UART|REG_OUT_BCD[34] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector415~0_combout ),
	.asdata(\UART|REG_OUT_BCD [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [34]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[34] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \UART|Selector414~0 (
// Equation(s):
// \UART|Selector414~0_combout  = (\UART|REG_OUT_BCD [34]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [34]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector414~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector414~0 .lut_mask = 16'hDDDD;
defparam \UART|Selector414~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \UART|REG_OUT_BCD[35] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector414~0_combout ),
	.asdata(\UART|REG_OUT_BCD [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [35]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[35] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \UART|Selector413~0 (
// Equation(s):
// \UART|Selector413~0_combout  = (\UART|REG_OUT_BCD [35]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REG_OUT_BCD [35]),
	.cin(gnd),
	.combout(\UART|Selector413~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector413~0 .lut_mask = 16'hFF55;
defparam \UART|Selector413~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \UART|REG_OUT_BCD[36] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector413~0_combout ),
	.asdata(\UART|REG_OUT_BCD [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [36]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[36] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \UART|Selector412~0 (
// Equation(s):
// \UART|Selector412~0_combout  = (\UART|REG_OUT_BCD [36]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [36]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector412~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector412~0 .lut_mask = 16'hDDDD;
defparam \UART|Selector412~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \UART|REG_OUT_BCD[37] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector412~0_combout ),
	.asdata(\UART|REG_OUT_BCD [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [37]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[37] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \UART|Selector411~0 (
// Equation(s):
// \UART|Selector411~0_combout  = (\UART|REG_OUT_BCD [37]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REG_OUT_BCD [37]),
	.cin(gnd),
	.combout(\UART|Selector411~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector411~0 .lut_mask = 16'hFF55;
defparam \UART|Selector411~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \UART|REG_OUT_BCD[38] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector411~0_combout ),
	.asdata(\UART|REG_OUT_BCD [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [38]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[38] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \UART|Selector410~0 (
// Equation(s):
// \UART|Selector410~0_combout  = (\UART|REG_OUT_BCD [38]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_OUT_BCD [38]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector410~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector410~0 .lut_mask = 16'hAAFF;
defparam \UART|Selector410~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \UART|REG_OUT_BCD[39] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector410~0_combout ),
	.asdata(\UART|REG_OUT_BCD [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [39]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[39] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \UART|Selector409~0 (
// Equation(s):
// \UART|Selector409~0_combout  = (\UART|REG_OUT_BCD [39]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [39]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector409~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector409~0 .lut_mask = 16'hDDDD;
defparam \UART|Selector409~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \UART|REG_OUT_BCD[40] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector409~0_combout ),
	.asdata(\UART|REG_OUT_BCD [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [40]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[40] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \UART|Selector408~0 (
// Equation(s):
// \UART|Selector408~0_combout  = (\UART|REG_OUT_BCD [40]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [40]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector408~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector408~0 .lut_mask = 16'hDDDD;
defparam \UART|Selector408~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \UART|REG_OUT_BCD[41] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector408~0_combout ),
	.asdata(\UART|REG_OUT_BCD [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [41]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[41] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \UART|Selector407~0 (
// Equation(s):
// \UART|Selector407~0_combout  = (\UART|REG_OUT_BCD [41]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [41]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector407~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector407~0 .lut_mask = 16'hDDDD;
defparam \UART|Selector407~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \UART|REG_OUT_BCD[42] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector407~0_combout ),
	.asdata(\UART|REG_OUT_BCD [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [42]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[42] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \UART|Selector406~0 (
// Equation(s):
// \UART|Selector406~0_combout  = (\UART|REG_OUT_BCD [42]) # (!\UART|state_send.shift~q )

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [42]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector406~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector406~0 .lut_mask = 16'hDDDD;
defparam \UART|Selector406~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \UART|REG_OUT_BCD[43] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector406~0_combout ),
	.asdata(\UART|REG_OUT_BCD [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [43]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[43] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \UART|Selector405~0 (
// Equation(s):
// \UART|Selector405~0_combout  = (\UART|REG_OUT_BCD [43]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_OUT_BCD [43]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector405~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector405~0 .lut_mask = 16'hAAFF;
defparam \UART|Selector405~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \UART|REG_OUT_BCD[44] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector405~0_combout ),
	.asdata(\UART|REG_OUT_BCD [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [44]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[44] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \UART|Selector404~0 (
// Equation(s):
// \UART|Selector404~0_combout  = (\UART|REG_OUT_BCD [44]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_OUT_BCD [44]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector404~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector404~0 .lut_mask = 16'hAAFF;
defparam \UART|Selector404~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \UART|REG_OUT_BCD[45] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector404~0_combout ),
	.asdata(\UART|REG_OUT_BCD [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [45]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[45] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \UART|Selector403~0 (
// Equation(s):
// \UART|Selector403~0_combout  = (\UART|REG_OUT_BCD [45]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_OUT_BCD [45]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector403~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector403~0 .lut_mask = 16'hAAFF;
defparam \UART|Selector403~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \UART|REG_OUT_BCD[46] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector403~0_combout ),
	.asdata(\UART|REG_OUT_BCD [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [46]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[46] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \UART|Selector402~0 (
// Equation(s):
// \UART|Selector402~0_combout  = (\UART|REG_OUT_BCD [46]) # (!\UART|state_send.shift~q )

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD [46]),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector402~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector402~0 .lut_mask = 16'hCCFF;
defparam \UART|Selector402~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \UART|REG_OUT_BCD[47] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector402~0_combout ),
	.asdata(\UART|REG_OUT_BCD [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_send.switch~q ),
	.ena(\UART|REG_OUT_BCD[42]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [47]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[47] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux5~0 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux5~0_combout  = (\UART|REG_OUT_BCD [47] & ((\UART|REG_OUT_BCD [44] & (\UART|REG_OUT_BCD [45] & !\UART|REG_OUT_BCD [46])) # (!\UART|REG_OUT_BCD [44] & (!\UART|REG_OUT_BCD [45] & \UART|REG_OUT_BCD [46])))) # (!\UART|REG_OUT_BCD [47] 
// & (((\UART|REG_OUT_BCD [45]))))

	.dataa(\UART|REG_OUT_BCD [47]),
	.datab(\UART|REG_OUT_BCD [44]),
	.datac(\UART|REG_OUT_BCD [45]),
	.datad(\UART|REG_OUT_BCD [46]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux5~0 .lut_mask = 16'h52D0;
defparam \UART|CONVERT_TO_ASCII|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \UART|UART|transmitter|neg_tx_int (
// Equation(s):
// \UART|UART|transmitter|neg_tx_int~combout  = (!\UART|UART|transmitter|tx_int1~q  & \UART|UART|transmitter|tx_int2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART|transmitter|tx_int1~q ),
	.datad(\UART|UART|transmitter|tx_int2~q ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|neg_tx_int~combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|neg_tx_int .lut_mask = 16'h0F00;
defparam \UART|UART|transmitter|neg_tx_int .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \UART|UART|transmitter|tx_data_i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[1] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux6~0 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux6~0_combout  = (\UART|REG_OUT_BCD [44]) # ((\UART|REG_OUT_BCD [47] & ((\UART|REG_OUT_BCD [46]) # (\UART|REG_OUT_BCD [45]))))

	.dataa(\UART|REG_OUT_BCD [47]),
	.datab(\UART|REG_OUT_BCD [46]),
	.datac(\UART|REG_OUT_BCD [45]),
	.datad(\UART|REG_OUT_BCD [44]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux6~0 .lut_mask = 16'hFFA8;
defparam \UART|CONVERT_TO_ASCII|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \UART|UART|transmitter|tx_data_i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[0] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux4~0 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux4~0_combout  = (\UART|REG_OUT_BCD [44] & (((\UART|REG_OUT_BCD [46])))) # (!\UART|REG_OUT_BCD [44] & ((\UART|REG_OUT_BCD [47] & (\UART|REG_OUT_BCD [45])) # (!\UART|REG_OUT_BCD [47] & ((\UART|REG_OUT_BCD [46])))))

	.dataa(\UART|REG_OUT_BCD [45]),
	.datab(\UART|REG_OUT_BCD [44]),
	.datac(\UART|REG_OUT_BCD [46]),
	.datad(\UART|REG_OUT_BCD [47]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux4~0 .lut_mask = 16'hE2F0;
defparam \UART|CONVERT_TO_ASCII|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \UART|UART|transmitter|tx_data_i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[2] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \UART|UART|transmitter|rs232_tx_r~1 (
// Equation(s):
// \UART|UART|transmitter|rs232_tx_r~1_combout  = (\UART|UART|transmitter|num [0] & ((\UART|UART|transmitter|num [1] & ((\UART|UART|transmitter|tx_data_i [2]))) # (!\UART|UART|transmitter|num [1] & (\UART|UART|transmitter|tx_data_i [0]))))

	.dataa(\UART|UART|transmitter|tx_data_i [0]),
	.datab(\UART|UART|transmitter|tx_data_i [2]),
	.datac(\UART|UART|transmitter|num [1]),
	.datad(\UART|UART|transmitter|num [0]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|rs232_tx_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|rs232_tx_r~1 .lut_mask = 16'hCA00;
defparam \UART|UART|transmitter|rs232_tx_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \UART|UART|transmitter|rs232_tx_r~2 (
// Equation(s):
// \UART|UART|transmitter|rs232_tx_r~2_combout  = (\UART|UART|transmitter|rs232_tx_r~1_combout ) # ((\UART|UART|transmitter|tx_data_i [1] & (!\UART|UART|transmitter|num [0] & \UART|UART|transmitter|num [1])))

	.dataa(\UART|UART|transmitter|tx_data_i [1]),
	.datab(\UART|UART|transmitter|num [0]),
	.datac(\UART|UART|transmitter|num [1]),
	.datad(\UART|UART|transmitter|rs232_tx_r~1_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|rs232_tx_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|rs232_tx_r~2 .lut_mask = 16'hFF20;
defparam \UART|UART|transmitter|rs232_tx_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux2~0 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux2~0_combout  = ((!\UART|REG_OUT_BCD [45] & ((!\UART|REG_OUT_BCD [46]) # (!\UART|REG_OUT_BCD [44])))) # (!\UART|REG_OUT_BCD [47])

	.dataa(\UART|REG_OUT_BCD [45]),
	.datab(\UART|REG_OUT_BCD [44]),
	.datac(\UART|REG_OUT_BCD [46]),
	.datad(\UART|REG_OUT_BCD [47]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux2~0 .lut_mask = 16'h15FF;
defparam \UART|CONVERT_TO_ASCII|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \UART|UART|transmitter|tx_data_i[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[4] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux1~1 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux1~1_combout  = (\UART|REG_OUT_BCD [47] & !\UART|REG_OUT_BCD [46])

	.dataa(\UART|REG_OUT_BCD [47]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REG_OUT_BCD [46]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux1~1 .lut_mask = 16'h00AA;
defparam \UART|CONVERT_TO_ASCII|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \UART|UART|transmitter|tx_data_i[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[3] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \UART|UART|transmitter|Mux0~0 (
// Equation(s):
// \UART|UART|transmitter|Mux0~0_combout  = (\UART|UART|transmitter|num [1] & (((\UART|UART|transmitter|num [0])))) # (!\UART|UART|transmitter|num [1] & ((\UART|UART|transmitter|num [0] & (\UART|UART|transmitter|tx_data_i [4])) # (!\UART|UART|transmitter|num 
// [0] & ((\UART|UART|transmitter|tx_data_i [3])))))

	.dataa(\UART|UART|transmitter|tx_data_i [4]),
	.datab(\UART|UART|transmitter|tx_data_i [3]),
	.datac(\UART|UART|transmitter|num [1]),
	.datad(\UART|UART|transmitter|num [0]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|Mux0~0 .lut_mask = 16'hFA0C;
defparam \UART|UART|transmitter|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux1~2 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux1~2_combout  = (\UART|REG_OUT_BCD [46] & \UART|REG_OUT_BCD [47])

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD [46]),
	.datac(gnd),
	.datad(\UART|REG_OUT_BCD [47]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux1~2 .lut_mask = 16'hCC00;
defparam \UART|CONVERT_TO_ASCII|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \UART|UART|transmitter|tx_data_i[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[6] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux1~0 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux1~0_combout  = (!\UART|REG_OUT_BCD [46]) # (!\UART|REG_OUT_BCD [47])

	.dataa(\UART|REG_OUT_BCD [47]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REG_OUT_BCD [46]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux1~0 .lut_mask = 16'h55FF;
defparam \UART|CONVERT_TO_ASCII|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \UART|UART|transmitter|tx_data_i[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[5] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \UART|UART|transmitter|Mux0~1 (
// Equation(s):
// \UART|UART|transmitter|Mux0~1_combout  = (\UART|UART|transmitter|Mux0~0_combout  & ((\UART|UART|transmitter|tx_data_i [6]) # ((!\UART|UART|transmitter|num [1])))) # (!\UART|UART|transmitter|Mux0~0_combout  & (((\UART|UART|transmitter|num [1] & 
// \UART|UART|transmitter|tx_data_i [5]))))

	.dataa(\UART|UART|transmitter|Mux0~0_combout ),
	.datab(\UART|UART|transmitter|tx_data_i [6]),
	.datac(\UART|UART|transmitter|num [1]),
	.datad(\UART|UART|transmitter|tx_data_i [5]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|Mux0~1 .lut_mask = 16'hDA8A;
defparam \UART|UART|transmitter|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \UART|UART|transmitter|rs232_tx_r~3 (
// Equation(s):
// \UART|UART|transmitter|rs232_tx_r~3_combout  = (\UART|UART|transmitter|rs232_tx_r~0_combout ) # ((\UART|UART|transmitter|num [2] & ((\UART|UART|transmitter|Mux0~1_combout ))) # (!\UART|UART|transmitter|num [2] & 
// (\UART|UART|transmitter|rs232_tx_r~2_combout )))

	.dataa(\UART|UART|transmitter|rs232_tx_r~0_combout ),
	.datab(\UART|UART|transmitter|num [2]),
	.datac(\UART|UART|transmitter|rs232_tx_r~2_combout ),
	.datad(\UART|UART|transmitter|Mux0~1_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|rs232_tx_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|rs232_tx_r~3 .lut_mask = 16'hFEBA;
defparam \UART|UART|transmitter|rs232_tx_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \UART|UART|transmitter|rs232_tx_r~4 (
// Equation(s):
// \UART|UART|transmitter|rs232_tx_r~4_combout  = (\UART|UART|speed_tx|clk_bps_r~q  & ((\UART|UART|transmitter|tx_en~q  & ((!\UART|UART|transmitter|rs232_tx_r~3_combout ))) # (!\UART|UART|transmitter|tx_en~q  & (\UART|UART|transmitter|rs232_tx_r~q )))) # 
// (!\UART|UART|speed_tx|clk_bps_r~q  & (((\UART|UART|transmitter|rs232_tx_r~q ))))

	.dataa(\UART|UART|speed_tx|clk_bps_r~q ),
	.datab(\UART|UART|transmitter|tx_en~q ),
	.datac(\UART|UART|transmitter|rs232_tx_r~q ),
	.datad(\UART|UART|transmitter|rs232_tx_r~3_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|rs232_tx_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|rs232_tx_r~4 .lut_mask = 16'h70F8;
defparam \UART|UART|transmitter|rs232_tx_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \UART|UART|transmitter|rs232_tx_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|rs232_tx_r~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|rs232_tx_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|rs232_tx_r .is_wysiwyg = "true";
defparam \UART|UART|transmitter|rs232_tx_r .power_up = "low";
// synopsys translate_on

assign Seven_Segment[0] = \Seven_Segment[0]~output_o ;

assign Seven_Segment[1] = \Seven_Segment[1]~output_o ;

assign Seven_Segment[2] = \Seven_Segment[2]~output_o ;

assign Seven_Segment[3] = \Seven_Segment[3]~output_o ;

assign Seven_Segment[4] = \Seven_Segment[4]~output_o ;

assign Seven_Segment[5] = \Seven_Segment[5]~output_o ;

assign Seven_Segment[6] = \Seven_Segment[6]~output_o ;

assign Seven_Segment[7] = \Seven_Segment[7]~output_o ;

assign Digit_SS[0] = \Digit_SS[0]~output_o ;

assign Digit_SS[1] = \Digit_SS[1]~output_o ;

assign Digit_SS[2] = \Digit_SS[2]~output_o ;

assign Digit_SS[3] = \Digit_SS[3]~output_o ;

assign led1 = \led1~output_o ;

assign led2 = \led2~output_o ;

assign led3 = \led3~output_o ;

assign led4 = \led4~output_o ;

assign rs232_tx = \rs232_tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
