$comment
	File created using the following command:
		vcd file lab1part3.msim.vcd -direction
$end
$date
	Sun Aug 07 22:50:23 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab1part3_vlg_vec_tst $end
$var reg 1 ! s0 $end
$var reg 1 " s1 $end
$var reg 2 # u [1:0] $end
$var reg 2 $ v [1:0] $end
$var reg 2 % w [1:0] $end
$var reg 2 & x [1:0] $end
$var wire 1 ' m [1] $end
$var wire 1 ( m [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 u[0]~input_o $end
$var wire 1 2 x[0]~input_o $end
$var wire 1 3 v[0]~input_o $end
$var wire 1 4 w[0]~input_o $end
$var wire 1 5 s1~input_o $end
$var wire 1 6 s0~input_o $end
$var wire 1 7 m~0_combout $end
$var wire 1 8 x[1]~input_o $end
$var wire 1 9 u[1]~input_o $end
$var wire 1 : v[1]~input_o $end
$var wire 1 ; w[1]~input_o $end
$var wire 1 < m~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b1 #
b11 $
b10 %
b0 &
1(
0'
x)
0*
1+
x,
1-
1.
1/
00
11
02
13
04
05
06
17
08
09
1:
1;
0<
$end
#60000
1!
16
0)
1<
1'
#140000
1"
0!
15
06
1)
07
0(
#280000
1!
16
0)
0<
0'
#440000
b0 #
b1 &
12
01
1)
17
1(
#470000
0"
0!
05
06
0)
07
0(
#510000
1"
15
1)
1<
1'
#650000
0"
05
0)
0<
0'
#670000
1!
16
1)
17
1<
1(
1'
#780000
0!
06
0)
07
0<
0(
0'
#840000
1"
1!
15
16
1)
17
1(
#920000
0"
0!
05
06
0)
07
0(
#1000000
