2019.07.16.11:12:13 Info: Doing: <b>qsys-script --script=system_qsys_script.tcl</b>
2019.07.16.11:12:20 Info: set_module_property NAME system_bd
2019.07.16.11:12:20 Info: set_project_property DEVICE_FAMILY Arria 10
2019.07.16.11:12:21 Info: Info: The device and speed grade changed to the defaults of the device_family Arria 10.
2019.07.16.11:12:21 Info: set_project_property DEVICE 10AX115S2F45I1SG
2019.07.16.11:12:21 Info: add_instance sys_clk clock_source 
2019.07.16.11:12:22 Info: add_interface sys_clk clock sink
2019.07.16.11:12:22 Info: add_interface sys_rst reset sink
2019.07.16.11:12:22 Info: set_interface_property sys_clk EXPORT_OF sys_clk.clk_in
2019.07.16.11:12:22 Info: set_interface_property sys_rst EXPORT_OF sys_clk.clk_in_reset
2019.07.16.11:12:22 Info: set_instance_parameter_value sys_clk clockFrequency 100000000.0
2019.07.16.11:12:22 Info: set_instance_parameter_value sys_clk clockFrequencyKnown 1
2019.07.16.11:12:22 Info: set_instance_parameter_value sys_clk resetSynchronousEdges DEASSERT
2019.07.16.11:12:22 Info: add_instance sys_int_mem altera_avalon_onchip_memory2 
2019.07.16.11:12:22 Info: set_instance_parameter_value sys_int_mem dataWidth 32
2019.07.16.11:12:22 Info: set_instance_parameter_value sys_int_mem dualPort 0
2019.07.16.11:12:22 Info: set_instance_parameter_value sys_int_mem initMemContent 0
2019.07.16.11:12:22 Info: set_instance_parameter_value sys_int_mem memorySize 163840.0
2019.07.16.11:12:22 Info: add_connection sys_clk.clk sys_int_mem.clk1
2019.07.16.11:12:22 Info: add_connection sys_clk.clk_reset sys_int_mem.reset1
2019.07.16.11:12:22 Info: add_instance sys_tlb_mem altera_avalon_onchip_memory2 
2019.07.16.11:12:22 Info: set_instance_parameter_value sys_tlb_mem dataWidth 32
2019.07.16.11:12:22 Info: set_instance_parameter_value sys_tlb_mem dualPort 1
2019.07.16.11:12:22 Info: set_instance_parameter_value sys_tlb_mem initMemContent 1
2019.07.16.11:12:22 Info: set_instance_parameter_value sys_tlb_mem memorySize 163840.0
2019.07.16.11:12:22 Info: add_connection sys_clk.clk sys_tlb_mem.clk1
2019.07.16.11:12:22 Info: add_connection sys_clk.clk_reset sys_tlb_mem.reset1
2019.07.16.11:12:22 Info: add_connection sys_clk.clk sys_tlb_mem.clk2
2019.07.16.11:12:22 Info: add_connection sys_clk.clk_reset sys_tlb_mem.reset2
2019.07.16.11:12:22 Info: add_instance sys_ddr3_cntrl altera_emif 
2019.07.16.11:12:31 Info: set_instance_parameter_value sys_ddr3_cntrl PROTOCOL_ENUM PROTOCOL_DDR3
2019.07.16.11:12:31 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL
2019.07.16.11:12:31 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_MEM_CLK_FREQ_MHZ 1066.667
2019.07.16.11:12:31 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_DEFAULT_REF_CLK_FREQ 0
2019.07.16.11:12:31 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_REF_CLK_FREQ_MHZ 133.333
2019.07.16.11:12:32 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_DEFAULT_IO 0
2019.07.16.11:12:34 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_AC_IO_STD_ENUM IO_STD_SSTL_15_C1
2019.07.16.11:12:34 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_AC_MODE_ENUM CURRENT_ST_12
2019.07.16.11:12:35 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_CK_IO_STD_ENUM IO_STD_SSTL_15_C1
2019.07.16.11:12:36 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_CK_MODE_ENUM CURRENT_ST_12
2019.07.16.11:12:37 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_DATA_IO_STD_ENUM IO_STD_SSTL_15
2019.07.16.11:12:37 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_DATA_OUT_MODE_ENUM OUT_OCT_34_CAL
2019.07.16.11:12:38 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_RZQ_IO_STD_ENUM IO_STD_CMOS_15
2019.07.16.11:12:39 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_DATA_IN_MODE_ENUM IN_OCT_120_CAL
2019.07.16.11:12:40 Info: set_instance_parameter_value sys_ddr3_cntrl PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM IO_STD_LVDS
2019.07.16.11:12:40 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_FORMAT_ENUM MEM_FORMAT_UDIMM
2019.07.16.11:12:40 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_DQ_WIDTH 64
2019.07.16.11:12:42 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_ROW_ADDR_WIDTH 12
2019.07.16.11:12:43 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_COL_ADDR_WIDTH 10
2019.07.16.11:12:43 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_BANK_ADDR_WIDTH 3
2019.07.16.11:12:43 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_DM_EN 1
2019.07.16.11:12:43 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_TCL 14
2019.07.16.11:12:43 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_WTCL 10
2019.07.16.11:12:43 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_TRCD_NS 13.09
2019.07.16.11:12:43 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_TRP_NS 13.09
2019.07.16.11:12:43 Info: set_instance_parameter_value sys_ddr3_cntrl BOARD_DDR3_USER_RCLK_SLEW_RATE 5.0
2019.07.16.11:12:43 Info: set_instance_parameter_value sys_ddr3_cntrl SHORT_QSYS_INTERFACE_NAMES 1
2019.07.16.11:12:44 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_RTT_NOM_ENUM DDR3_RTT_NOM_RZQ_2
2019.07.16.11:12:45 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_RTT_WR_ENUM DDR3_RTT_WR_ODT_DISABLED
2019.07.16.11:12:47 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_TRRD_CYC 7
2019.07.16.11:12:47 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_TFAW_NS 35.0
2019.07.16.11:12:49 Info: set_instance_parameter_value sys_ddr3_cntrl MEM_DDR3_TRFC_NS 260.0
2019.07.16.11:12:50 Info: add_connection sys_clk.clk_reset sys_ddr3_cntrl.global_reset_n
2019.07.16.11:12:50 Info: add_interface sys_ddr3_cntrl_mem conduit end
2019.07.16.11:12:50 Info: add_interface sys_ddr3_cntrl_oct conduit end
2019.07.16.11:12:50 Info: add_interface sys_ddr3_cntrl_pll_ref_clk clock sink
2019.07.16.11:12:50 Info: set_interface_property sys_ddr3_cntrl_mem EXPORT_OF sys_ddr3_cntrl.mem
2019.07.16.11:12:50 Info: set_interface_property sys_ddr3_cntrl_oct EXPORT_OF sys_ddr3_cntrl.oct
2019.07.16.11:12:50 Info: set_interface_property sys_ddr3_cntrl_pll_ref_clk EXPORT_OF sys_ddr3_cntrl.pll_ref_clk
2019.07.16.11:12:50 Info: add_instance sys_flash_bridge altera_tristate_conduit_bridge 
2019.07.16.11:12:50 Info: add_connection sys_clk.clk sys_flash_bridge.clk
2019.07.16.11:12:50 Info: add_connection sys_clk.clk_reset sys_flash_bridge.reset
2019.07.16.11:12:50 Info: add_instance sys_flash altera_generic_tristate_controller 
2019.07.16.11:12:51 Info: set_instance_parameter_value sys_flash TCM_ADDRESS_W 24
2019.07.16.11:12:51 Info: set_instance_parameter_value sys_flash TCM_DATA_W 32
2019.07.16.11:12:51 Info: set_instance_parameter_value sys_flash TCM_BYTEENABLE_W 4
2019.07.16.11:12:51 Info: set_instance_parameter_value sys_flash TCM_READ_WAIT 144
2019.07.16.11:12:51 Info: set_instance_parameter_value sys_flash TCM_WRITE_WAIT 144
2019.07.16.11:12:51 Info: set_instance_parameter_value sys_flash TCM_SETUP_WAIT 33
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash TCM_DATA_HOLD 33
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash TCM_MAX_PENDING_READ_TRANSACTIONS 3
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash TCM_TURNAROUND_TIME 2
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash TCM_TIMING_UNITS 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash TCM_READLATENCY 2
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash TCM_SYMBOLS_PER_WORD 4
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_READDATA 1
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_WRITEDATA 1
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_READ 1
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_WRITE 1
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_BEGINTRANSFER 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_BYTEENABLE 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_CHIPSELECT 1
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_LOCK 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_ADDRESS 1
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_WAITREQUEST 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_WRITEBYTEENABLE 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_OUTPUTENABLE 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_RESETREQUEST 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_IRQ 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash USE_RESET_OUTPUT 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_READ 1
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_LOCK 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_WRITE 1
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_CHIPSELECT 1
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_BYTEENABLE 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_OUTPUTENABLE 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_WRITEBYTEENABLE 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_WAITREQUEST 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_BEGINTRANSFER 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_RESETREQUEST 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_IRQ 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash ACTIVE_LOW_RESET_OUTPUT 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash CHIPSELECT_THROUGH_READLATENCY 0
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash IS_MEMORY_DEVICE 1
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash MODULE_ASSIGNMENT_KEYS embeddedsw.configuration.hwClassnameDriverSupportList  embeddedsw.configuration.hwClassnameDriverSupportDefault  embeddedsw.CMacro.SETUP_VALUE  embeddedsw.CMacro.WAIT_VALUE  embeddedsw.CMacro.HOLD_VALUE  embeddedsw.CMacro.TIMING_UNITS  embeddedsw.CMacro.SIZE  embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH  embeddedsw.memoryInfo.HAS_BYTE_LANE  embeddedsw.memoryInfo.IS_FLASH  embeddedsw.memoryInfo.GENERATE_DAT_SYM  embeddedsw.memoryInfo.GENERATE_FLASH  embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR  embeddedsw.memoryInfo.FLASH_INSTALL_DIR
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash MODULE_ASSIGNMENT_VALUES altera_avalon_lan91c111:altera_avalon_cfi_flash1616  altera_avalon_cfi_flash1616  33  144  33  ns  134217728u  32  1  1  1  1  SIM_DIR  APP_DIR
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash INTERFACE_ASSIGNMENT_KEYS embeddedsw.configuration.isFlash  embeddedsw.configuration.isMemoryDevice  embeddedsw.configuration.isNonVolatileStorage
2019.07.16.11:12:52 Info: set_instance_parameter_value sys_flash INTERFACE_ASSIGNMENT_VALUES 1  1  1
2019.07.16.11:12:53 Info: add_connection sys_flash.tcm sys_flash_bridge.tcs
2019.07.16.11:12:53 Info: add_connection sys_clk.clk sys_flash.clk
2019.07.16.11:12:53 Info: add_connection sys_clk.clk_reset sys_flash.reset
2019.07.16.11:12:53 Info: add_instance sys_cpu altera_nios2_gen2 
2019.07.16.11:12:53 Info: set_instance_parameter_value sys_cpu setting_support31bitdcachebypass 0
2019.07.16.11:12:53 Info: set_instance_parameter_value sys_cpu setting_activateTrace 1
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu mmu_autoAssignTlbPtrSz 0
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu mmu_TLBMissExcOffset 4096
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu resetSlave sys_flash.uas
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu mmu_TLBMissExcSlave sys_tlb_mem.s2
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu exceptionSlave sys_ddr3_cntrl_arch.ctrl_amm_0
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu breakSlave sys_cpu.jtag_debug_module
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu mul_32_impl 3
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu shift_rot_impl 0
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu icache_size 32768
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu icache_numTCIM 1
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu dcache_size 32768
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu dcache_numTCDM 1
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu setting_dc_ecc_present 0
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu setting_itcm_ecc_present 0
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu setting_dtcm_ecc_present 0
2019.07.16.11:12:54 Info: set_instance_parameter_value sys_cpu mmu_enabled 1
2019.07.16.11:12:55 Info: add_connection sys_clk.clk sys_cpu.clk
2019.07.16.11:12:55 Info: add_connection sys_clk.clk_reset sys_cpu.reset
2019.07.16.11:12:55 Info: add_connection sys_cpu.debug_reset_request sys_cpu.reset
2019.07.16.11:12:55 Info: add_connection sys_cpu.instruction_master sys_cpu.debug_mem_slave
2019.07.16.11:12:55 Info: add_connection sys_cpu.instruction_master sys_int_mem.s1
2019.07.16.11:12:55 Info: add_connection sys_cpu.tightly_coupled_instruction_master_0 sys_tlb_mem.s2
2019.07.16.11:12:55 Info: add_connection sys_cpu.tightly_coupled_data_master_0 sys_tlb_mem.s1
2019.07.16.11:12:55 Info: add_connection sys_cpu.instruction_master sys_ddr3_cntrl.ctrl_amm_0
2019.07.16.11:12:55 Info: add_connection sys_cpu.data_master sys_ddr3_cntrl.ctrl_amm_0
2019.07.16.11:12:56 Info: set_connection_parameter_value sys_cpu.data_master/sys_ddr3_cntrl.ctrl_amm_0 baseAddress 0x0
2019.07.16.11:12:56 Info: set_connection_parameter_value sys_cpu.instruction_master/sys_ddr3_cntrl.ctrl_amm_0 baseAddress 0x0
2019.07.16.11:12:56 Info: set_connection_parameter_value sys_cpu.instruction_master/sys_cpu.debug_mem_slave baseAddress 0x10180800
2019.07.16.11:12:56 Info: set_connection_parameter_value sys_cpu.instruction_master/sys_int_mem.s1 baseAddress 0x10140000
2019.07.16.11:12:56 Info: set_connection_parameter_value sys_cpu.tightly_coupled_instruction_master_0/sys_tlb_mem.s2 baseAddress 0x10200000
2019.07.16.11:12:56 Info: set_connection_parameter_value sys_cpu.tightly_coupled_data_master_0/sys_tlb_mem.s1 baseAddress 0x10200000
2019.07.16.11:12:56 Info: add_connection sys_cpu.data_master sys_flash.uas
2019.07.16.11:12:56 Info: set_connection_parameter_value sys_cpu.data_master/sys_flash.uas arbitrationPriority 1
2019.07.16.11:12:56 Info: set_connection_parameter_value sys_cpu.data_master/sys_flash.uas baseAddress 0x11000000
2019.07.16.11:12:56 Info: set_connection_parameter_value sys_cpu.data_master/sys_flash.uas defaultConnection 0
2019.07.16.11:12:56 Info: add_connection sys_cpu.instruction_master sys_flash.uas
2019.07.16.11:12:56 Info: set_connection_parameter_value sys_cpu.instruction_master/sys_flash.uas arbitrationPriority 1
2019.07.16.11:12:56 Info: set_connection_parameter_value sys_cpu.instruction_master/sys_flash.uas baseAddress 0x11000000
2019.07.16.11:12:56 Info: set_connection_parameter_value sys_cpu.instruction_master/sys_flash.uas defaultConnection 0
2019.07.16.11:12:56 Info: add_instance sys_dma_clk clock_source 
2019.07.16.11:12:56 Info: add_connection sys_ddr3_cntrl.emif_usr_clk sys_dma_clk.clk_in
2019.07.16.11:12:56 Info: add_connection sys_ddr3_cntrl.emif_usr_reset_n sys_dma_clk.clk_in_reset
2019.07.16.11:12:56 Info: add_instance sys_ethernet altera_eth_tse 
2019.07.16.11:12:57 Info: set_instance_parameter_value sys_ethernet core_variation MAC_PCS
2019.07.16.11:12:57 Info: set_instance_parameter_value sys_ethernet ifGMII MII_GMII
2019.07.16.11:12:57 Info: set_instance_parameter_value sys_ethernet transceiver_type LVDS_IO
2019.07.16.11:12:59 Info: set_instance_parameter_value sys_ethernet enable_hd_logic 0
2019.07.16.11:13:00 Info: set_instance_parameter_value sys_ethernet useMDIO 1
2019.07.16.11:13:01 Info: set_instance_parameter_value sys_ethernet eg_addr 12
2019.07.16.11:13:02 Info: set_instance_parameter_value sys_ethernet ing_addr 12
2019.07.16.11:13:03 Info: set_instance_parameter_value sys_ethernet enable_sgmii 1
2019.07.16.11:13:04 Info: add_instance sys_ethernet_dma_rx altera_msgdma 
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx MODE 2
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx DATA_WIDTH 64
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx DATA_FIFO_DEPTH 256
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx DESCRIPTOR_FIFO_DEPTH 512
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx RESPONSE_PORT 0
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx MAX_BYTE 2048
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx TRANSFER_TYPE Unaligned Accesses
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx BURST_ENABLE 1
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx MAX_BURST_COUNT 64
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx ENHANCED_FEATURES 1
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx PACKET_ENABLE 1
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx ERROR_ENABLE 1
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_rx ERROR_WIDTH 6
2019.07.16.11:13:05 Info: add_instance sys_ethernet_dma_tx altera_msgdma 
2019.07.16.11:13:05 Info: set_instance_parameter_value sys_ethernet_dma_tx MODE 1
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_dma_tx DATA_WIDTH 64
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_dma_tx DATA_FIFO_DEPTH 256
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_dma_tx DESCRIPTOR_FIFO_DEPTH 512
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_dma_tx MAX_BYTE 2048
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_dma_tx TRANSFER_TYPE Unaligned Accesses
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_dma_tx BURST_ENABLE 1
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_dma_tx MAX_BURST_COUNT 64
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_dma_tx ENHANCED_FEATURES 1
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_dma_tx PACKET_ENABLE 1
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_dma_tx ERROR_ENABLE 1
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_dma_tx ERROR_WIDTH 1
2019.07.16.11:13:06 Info: add_instance sys_ethernet_reset altera_reset_bridge 
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_reset ACTIVE_LOW_RESET 0
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_ethernet_reset NUM_RESET_OUTPUTS 1
2019.07.16.11:13:06 Info: add_connection sys_clk.clk_reset sys_ethernet.reset_connection
2019.07.16.11:13:06 Info: add_connection sys_clk.clk_reset sys_ethernet_dma_rx.reset_n
2019.07.16.11:13:06 Info: add_connection sys_clk.clk_reset sys_ethernet_dma_tx.reset_n
2019.07.16.11:13:06 Info: add_connection sys_clk.clk_reset sys_ethernet_reset.in_reset
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_ethernet.control_port_clock_connection
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_ethernet.receive_clock_connection
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_ethernet.transmit_clock_connection
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_ethernet_dma_rx.clock
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_ethernet_dma_tx.clock
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_ethernet_reset.clk
2019.07.16.11:13:06 Info: add_connection sys_ethernet.receive sys_ethernet_dma_rx.st_sink
2019.07.16.11:13:06 Info: add_connection sys_ethernet_dma_tx.st_source sys_ethernet.transmit
2019.07.16.11:13:06 Info: add_interface sys_ethernet_reset reset source
2019.07.16.11:13:06 Info: add_interface sys_ethernet_ref_clk clock sink
2019.07.16.11:13:06 Info: add_interface sys_ethernet_mdio conduit end
2019.07.16.11:13:06 Info: add_interface sys_ethernet_sgmii conduit end
2019.07.16.11:13:06 Info: set_interface_property sys_ethernet_mdio EXPORT_OF sys_ethernet.mac_mdio_connection
2019.07.16.11:13:06 Info: set_interface_property sys_ethernet_ref_clk EXPORT_OF sys_ethernet.pcs_ref_clk_clock_connection
2019.07.16.11:13:06 Info: set_interface_property sys_ethernet_reset EXPORT_OF sys_ethernet_reset.out_reset
2019.07.16.11:13:06 Info: set_interface_property sys_ethernet_sgmii EXPORT_OF sys_ethernet.serial_connection
2019.07.16.11:13:06 Info: add_instance sys_id altera_avalon_sysid_qsys 
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_id id 182193580
2019.07.16.11:13:06 Info: add_connection sys_clk.clk_reset sys_id.reset
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_id.clk
2019.07.16.11:13:06 Info: add_instance sys_timer_1 altera_avalon_timer 
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_timer_1 counterSize 32
2019.07.16.11:13:06 Info: add_connection sys_clk.clk_reset sys_timer_1.reset
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_timer_1.clk
2019.07.16.11:13:06 Info: add_instance sys_timer_2 altera_avalon_timer 
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_timer_2 counterSize 32
2019.07.16.11:13:06 Info: add_connection sys_clk.clk_reset sys_timer_2.reset
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_timer_2.clk
2019.07.16.11:13:06 Info: add_instance sys_uart altera_avalon_jtag_uart 
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_uart allowMultipleConnections 0
2019.07.16.11:13:06 Info: add_connection sys_clk.clk_reset sys_uart.reset
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_uart.clk
2019.07.16.11:13:06 Info: add_instance sys_gpio_bd altera_avalon_pio 
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_gpio_bd direction InOut
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_gpio_bd generateIRQ 1
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_gpio_bd width 32
2019.07.16.11:13:06 Info: add_connection sys_clk.clk_reset sys_gpio_bd.reset
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_gpio_bd.clk
2019.07.16.11:13:06 Info: add_interface sys_gpio_bd conduit end
2019.07.16.11:13:06 Info: set_interface_property sys_gpio_bd EXPORT_OF sys_gpio_bd.external_connection
2019.07.16.11:13:06 Info: add_instance sys_gpio_in altera_avalon_pio 
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_gpio_in direction Input
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_gpio_in generateIRQ 1
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_gpio_in width 32
2019.07.16.11:13:06 Info: add_connection sys_clk.clk_reset sys_gpio_in.reset
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_gpio_in.clk
2019.07.16.11:13:06 Info: add_interface sys_gpio_in conduit end
2019.07.16.11:13:06 Info: set_interface_property sys_gpio_in EXPORT_OF sys_gpio_in.external_connection
2019.07.16.11:13:06 Info: add_instance sys_gpio_out altera_avalon_pio 
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_gpio_out direction Output
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_gpio_out generateIRQ 0
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_gpio_out width 32
2019.07.16.11:13:06 Info: add_connection sys_clk.clk_reset sys_gpio_out.reset
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_gpio_out.clk
2019.07.16.11:13:06 Info: add_interface sys_gpio_out conduit end
2019.07.16.11:13:06 Info: set_interface_property sys_gpio_out EXPORT_OF sys_gpio_out.external_connection
2019.07.16.11:13:06 Info: add_instance sys_spi altera_avalon_spi 
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_spi clockPhase 0
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_spi clockPolarity 0
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_spi dataWidth 8
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_spi masterSPI 1
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_spi numberOfSlaves 8
2019.07.16.11:13:06 Info: set_instance_parameter_value sys_spi targetClockRate 10000000.0
2019.07.16.11:13:06 Info: add_connection sys_clk.clk_reset sys_spi.reset
2019.07.16.11:13:06 Info: add_connection sys_clk.clk sys_spi.clk
2019.07.16.11:13:06 Info: add_interface sys_spi conduit end
2019.07.16.11:13:06 Info: set_interface_property sys_spi EXPORT_OF sys_spi.external
2019.07.16.11:13:06 Info: add_connection sys_cpu.data_master sys_cpu.debug_mem_slave
2019.07.16.11:13:06 Info: set_connection_parameter_value sys_cpu.data_master/sys_cpu.debug_mem_slave baseAddress 270010368
2019.07.16.11:13:06 Info: add_connection sys_cpu.data_master sys_int_mem.s1
2019.07.16.11:13:06 Info: set_connection_parameter_value sys_cpu.data_master/sys_int_mem.s1 baseAddress 269746176
2019.07.16.11:13:06 Info: add_connection sys_cpu.data_master sys_ethernet.control_port
2019.07.16.11:13:07 Info: set_connection_parameter_value sys_cpu.data_master/sys_ethernet.control_port baseAddress 270012416
2019.07.16.11:13:07 Info: add_connection sys_cpu.data_master sys_ethernet_dma_rx.csr
2019.07.16.11:13:07 Info: set_connection_parameter_value sys_cpu.data_master/sys_ethernet_dma_rx.csr baseAddress 270013600
2019.07.16.11:13:07 Info: add_connection sys_cpu.data_master sys_ethernet_dma_rx.response
2019.07.16.11:13:07 Info: set_connection_parameter_value sys_cpu.data_master/sys_ethernet_dma_rx.response baseAddress 270013664
2019.07.16.11:13:07 Info: add_connection sys_cpu.data_master sys_ethernet_dma_rx.descriptor_slave
2019.07.16.11:13:07 Info: set_connection_parameter_value sys_cpu.data_master/sys_ethernet_dma_rx.descriptor_slave baseAddress 270013504
2019.07.16.11:13:07 Info: add_connection sys_cpu.data_master sys_ethernet_dma_tx.csr
2019.07.16.11:13:07 Info: set_connection_parameter_value sys_cpu.data_master/sys_ethernet_dma_tx.csr baseAddress 270013568
2019.07.16.11:13:07 Info: add_connection sys_cpu.data_master sys_ethernet_dma_tx.descriptor_slave
2019.07.16.11:13:07 Info: set_connection_parameter_value sys_cpu.data_master/sys_ethernet_dma_tx.descriptor_slave baseAddress 270013536
2019.07.16.11:13:07 Info: add_connection sys_cpu.data_master sys_id.control_slave
2019.07.16.11:13:07 Info: set_connection_parameter_value sys_cpu.data_master/sys_id.control_slave baseAddress 270013672
2019.07.16.11:13:07 Info: add_connection sys_cpu.data_master sys_timer_1.s1
2019.07.16.11:13:08 Info: set_connection_parameter_value sys_cpu.data_master/sys_timer_1.s1 baseAddress 270013472
2019.07.16.11:13:08 Info: add_connection sys_cpu.data_master sys_timer_2.s1
2019.07.16.11:13:08 Info: set_connection_parameter_value sys_cpu.data_master/sys_timer_2.s1 baseAddress 270013728
2019.07.16.11:13:08 Info: add_connection sys_cpu.data_master sys_uart.avalon_jtag_slave
2019.07.16.11:13:08 Info: set_connection_parameter_value sys_cpu.data_master/sys_uart.avalon_jtag_slave baseAddress 270013680
2019.07.16.11:13:08 Info: add_connection sys_cpu.data_master sys_gpio_bd.s1
2019.07.16.11:13:08 Info: set_connection_parameter_value sys_cpu.data_master/sys_gpio_bd.s1 baseAddress 270013648
2019.07.16.11:13:08 Info: add_connection sys_cpu.data_master sys_gpio_in.s1
2019.07.16.11:13:08 Info: set_connection_parameter_value sys_cpu.data_master/sys_gpio_in.s1 baseAddress 270013632
2019.07.16.11:13:08 Info: add_connection sys_cpu.data_master sys_gpio_out.s1
2019.07.16.11:13:08 Info: set_connection_parameter_value sys_cpu.data_master/sys_gpio_out.s1 baseAddress 270013696
2019.07.16.11:13:08 Info: add_connection sys_cpu.data_master sys_spi.spi_control_port
2019.07.16.11:13:08 Info: set_connection_parameter_value sys_cpu.data_master/sys_spi.spi_control_port baseAddress 270013440
2019.07.16.11:13:08 Info: add_connection sys_ethernet_dma_tx.mm_read sys_ddr3_cntrl.ctrl_amm_0
2019.07.16.11:13:09 Info: set_connection_parameter_value sys_ethernet_dma_tx.mm_read/sys_ddr3_cntrl.ctrl_amm_0 baseAddress 0x0
2019.07.16.11:13:09 Info: add_connection sys_ethernet_dma_rx.mm_write sys_ddr3_cntrl.ctrl_amm_0
2019.07.16.11:13:09 Info: set_connection_parameter_value sys_ethernet_dma_rx.mm_write/sys_ddr3_cntrl.ctrl_amm_0 baseAddress 0x0
2019.07.16.11:13:09 Info: add_connection sys_cpu.irq sys_ethernet_dma_rx.csr_irq
2019.07.16.11:13:09 Info: set_connection_parameter_value sys_cpu.irq/sys_ethernet_dma_rx.csr_irq irqNumber 0
2019.07.16.11:13:09 Info: add_connection sys_cpu.irq sys_ethernet_dma_tx.csr_irq
2019.07.16.11:13:09 Info: set_connection_parameter_value sys_cpu.irq/sys_ethernet_dma_tx.csr_irq irqNumber 1
2019.07.16.11:13:09 Info: add_connection sys_cpu.irq sys_uart.irq
2019.07.16.11:13:09 Info: set_connection_parameter_value sys_cpu.irq/sys_uart.irq irqNumber 2
2019.07.16.11:13:09 Info: add_connection sys_cpu.irq sys_timer_2.irq
2019.07.16.11:13:09 Info: set_connection_parameter_value sys_cpu.irq/sys_timer_2.irq irqNumber 3
2019.07.16.11:13:09 Info: add_connection sys_cpu.irq sys_timer_1.irq
2019.07.16.11:13:10 Info: set_connection_parameter_value sys_cpu.irq/sys_timer_1.irq irqNumber 4
2019.07.16.11:13:10 Info: add_connection sys_cpu.irq sys_gpio_in.irq
2019.07.16.11:13:10 Info: set_connection_parameter_value sys_cpu.irq/sys_gpio_in.irq irqNumber 5
2019.07.16.11:13:10 Info: add_connection sys_cpu.irq sys_gpio_bd.irq
2019.07.16.11:13:10 Info: set_connection_parameter_value sys_cpu.irq/sys_gpio_bd.irq irqNumber 6
2019.07.16.11:13:10 Info: add_connection sys_cpu.irq sys_spi.irq
2019.07.16.11:13:10 Info: set_connection_parameter_value sys_cpu.irq/sys_spi.irq irqNumber 7
2019.07.16.11:13:10 Info: add_interface sys_flash conduit end
2019.07.16.11:13:10 Info: set_interface_property sys_flash EXPORT_OF sys_flash_bridge.out
2019.07.16.11:13:10 Info: add_instance avl_ad9144_fifo util_dacfifo 
2019.07.16.11:13:10 Info: set_instance_parameter_value avl_ad9144_fifo ADDRESS_WIDTH 10
2019.07.16.11:13:10 Info: set_instance_parameter_value avl_ad9144_fifo DATA_WIDTH 128
2019.07.16.11:13:10 Info: add_instance ad9144_jesd204 adi_jesd204 
2019.07.16.11:13:25 Info: set_instance_parameter_value ad9144_jesd204 ID 0
2019.07.16.11:13:25 Info: set_instance_parameter_value ad9144_jesd204 TX_OR_RX_N 1
2019.07.16.11:13:31 Info: set_instance_parameter_value ad9144_jesd204 LANE_RATE 10000
2019.07.16.11:13:31 Info: set_instance_parameter_value ad9144_jesd204 REFCLK_FREQUENCY 333.333333
2019.07.16.11:13:37 Info: set_instance_parameter_value ad9144_jesd204 LANE_MAP 0 3 1 2
2019.07.16.11:13:43 Info: set_instance_parameter_value ad9144_jesd204 SOFT_PCS true
2019.07.16.11:13:43 Info: add_connection sys_clk.clk ad9144_jesd204.sys_clk
2019.07.16.11:13:43 Info: add_connection sys_clk.clk_reset ad9144_jesd204.sys_resetn
2019.07.16.11:13:43 Info: add_interface tx_ref_clk clock sink
2019.07.16.11:13:43 Info: set_interface_property tx_ref_clk EXPORT_OF ad9144_jesd204.ref_clk
2019.07.16.11:13:43 Info: add_interface tx_serial_data conduit end
2019.07.16.11:13:43 Info: set_interface_property tx_serial_data EXPORT_OF ad9144_jesd204.serial_data
2019.07.16.11:13:43 Info: add_interface tx_sysref conduit end
2019.07.16.11:13:43 Info: set_interface_property tx_sysref EXPORT_OF ad9144_jesd204.sysref
2019.07.16.11:13:43 Info: add_interface tx_sync conduit end
2019.07.16.11:13:43 Info: set_interface_property tx_sync EXPORT_OF ad9144_jesd204.sync
2019.07.16.11:13:43 Info: add_instance axi_ad9144_core axi_ad9144 
2019.07.16.11:13:43 Info: set_instance_parameter_value axi_ad9144_core QUAD_OR_DUAL_N 0
2019.07.16.11:13:43 Info: add_connection ad9144_jesd204.link_clk axi_ad9144_core.if_tx_clk
2019.07.16.11:13:44 Info: add_connection axi_ad9144_core.if_tx_data ad9144_jesd204.link_data
2019.07.16.11:13:44 Info: add_connection sys_clk.clk_reset axi_ad9144_core.s_axi_reset
2019.07.16.11:13:44 Info: add_connection sys_clk.clk axi_ad9144_core.s_axi_clock
2019.07.16.11:13:44 Info: add_instance util_ad9144_upack util_upack 
2019.07.16.11:13:44 Info: set_instance_parameter_value util_ad9144_upack CHANNEL_DATA_WIDTH 64
2019.07.16.11:13:44 Info: set_instance_parameter_value util_ad9144_upack NUM_OF_CHANNELS 2
2019.07.16.11:13:44 Info: add_connection ad9144_jesd204.link_clk util_ad9144_upack.if_dac_clk
2019.07.16.11:13:44 Info: add_connection axi_ad9144_core.dac_ch_0 util_ad9144_upack.dac_ch_0
2019.07.16.11:13:44 Info: add_connection axi_ad9144_core.dac_ch_1 util_ad9144_upack.dac_ch_1
2019.07.16.11:13:44 Info: add_interface tx_fifo_bypass conduit end
2019.07.16.11:13:44 Info: set_interface_property tx_fifo_bypass EXPORT_OF avl_ad9144_fifo.if_bypass
2019.07.16.11:13:44 Info: add_connection ad9144_jesd204.link_clk avl_ad9144_fifo.if_dac_clk
2019.07.16.11:13:44 Info: add_connection ad9144_jesd204.link_reset avl_ad9144_fifo.if_dac_rst
2019.07.16.11:13:45 Info: add_connection util_ad9144_upack.if_dac_valid avl_ad9144_fifo.if_dac_valid
2019.07.16.11:13:45 Info: add_connection avl_ad9144_fifo.if_dac_data util_ad9144_upack.if_dac_data
2019.07.16.11:13:45 Info: add_connection avl_ad9144_fifo.if_dac_dunf axi_ad9144_core.if_dac_dunf
2019.07.16.11:13:45 Info: add_instance axi_ad9144_dma axi_dmac 
2019.07.16.11:13:45 Info: set_instance_parameter_value axi_ad9144_dma DMA_DATA_WIDTH_SRC 128
2019.07.16.11:13:45 Info: set_instance_parameter_value axi_ad9144_dma DMA_DATA_WIDTH_DEST 128
2019.07.16.11:13:45 Info: set_instance_parameter_value axi_ad9144_dma DMA_2D_TRANSFER 0
2019.07.16.11:13:45 Info: set_instance_parameter_value axi_ad9144_dma DMA_LENGTH_WIDTH 24
2019.07.16.11:13:45 Info: set_instance_parameter_value axi_ad9144_dma AXI_SLICE_DEST 0
2019.07.16.11:13:45 Info: set_instance_parameter_value axi_ad9144_dma AXI_SLICE_SRC 0
2019.07.16.11:13:45 Info: set_instance_parameter_value axi_ad9144_dma SYNC_TRANSFER_START 0
2019.07.16.11:13:45 Info: set_instance_parameter_value axi_ad9144_dma CYCLIC 0
2019.07.16.11:13:45 Info: set_instance_parameter_value axi_ad9144_dma DMA_TYPE_DEST 1
2019.07.16.11:13:45 Info: set_instance_parameter_value axi_ad9144_dma DMA_TYPE_SRC 0
2019.07.16.11:13:45 Info: set_instance_parameter_value axi_ad9144_dma FIFO_SIZE 16
2019.07.16.11:13:46 Info: set_instance_parameter_value axi_ad9144_dma USE_TLAST_DEST 1
2019.07.16.11:13:46 Info: add_connection sys_dma_clk.clk avl_ad9144_fifo.if_dma_clk
2019.07.16.11:13:46 Info: add_connection sys_dma_clk.clk_reset avl_ad9144_fifo.if_dma_rst
2019.07.16.11:13:46 Info: add_connection sys_dma_clk.clk axi_ad9144_dma.if_m_axis_aclk
2019.07.16.11:13:46 Info: add_connection axi_ad9144_dma.if_m_axis_valid avl_ad9144_fifo.if_dma_valid
2019.07.16.11:13:46 Info: add_connection axi_ad9144_dma.if_m_axis_data avl_ad9144_fifo.if_dma_data
2019.07.16.11:13:46 Info: add_connection axi_ad9144_dma.if_m_axis_last avl_ad9144_fifo.if_dma_xfer_last
2019.07.16.11:13:46 Info: add_connection axi_ad9144_dma.if_m_axis_xfer_req avl_ad9144_fifo.if_dma_xfer_req
2019.07.16.11:13:46 Info: add_connection avl_ad9144_fifo.if_dma_ready axi_ad9144_dma.if_m_axis_ready
2019.07.16.11:13:46 Info: add_connection sys_clk.clk_reset axi_ad9144_dma.s_axi_reset
2019.07.16.11:13:46 Info: add_connection sys_clk.clk axi_ad9144_dma.s_axi_clock
2019.07.16.11:13:46 Info: add_connection sys_dma_clk.clk_reset axi_ad9144_dma.m_src_axi_reset
2019.07.16.11:13:46 Info: add_connection sys_dma_clk.clk axi_ad9144_dma.m_src_axi_clock
2019.07.16.11:13:46 Info: add_instance ad9680_jesd204 adi_jesd204 
2019.07.16.11:13:57 Info: set_instance_parameter_value ad9680_jesd204 ID 1
2019.07.16.11:14:02 Info: set_instance_parameter_value ad9680_jesd204 TX_OR_RX_N 0
2019.07.16.11:14:02 Info: set_instance_parameter_value ad9680_jesd204 LANE_RATE 10000.0
2019.07.16.11:14:02 Info: set_instance_parameter_value ad9680_jesd204 REFCLK_FREQUENCY 333.333333
2019.07.16.11:14:07 Info: set_instance_parameter_value ad9680_jesd204 NUM_OF_LANES 4
2019.07.16.11:14:07 Info: set_instance_parameter_value ad9680_jesd204 SOFT_PCS true
2019.07.16.11:14:07 Info: add_connection sys_clk.clk ad9680_jesd204.sys_clk
2019.07.16.11:14:07 Info: add_connection sys_clk.clk_reset ad9680_jesd204.sys_resetn
2019.07.16.11:14:07 Info: add_interface rx_ref_clk clock sink
2019.07.16.11:14:07 Info: set_interface_property rx_ref_clk EXPORT_OF ad9680_jesd204.ref_clk
2019.07.16.11:14:08 Info: add_interface rx_serial_data conduit end
2019.07.16.11:14:08 Info: set_interface_property rx_serial_data EXPORT_OF ad9680_jesd204.serial_data
2019.07.16.11:14:08 Info: add_interface rx_sysref conduit end
2019.07.16.11:14:08 Info: set_interface_property rx_sysref EXPORT_OF ad9680_jesd204.sysref
2019.07.16.11:14:08 Info: add_interface rx_sync conduit end
2019.07.16.11:14:08 Info: set_interface_property rx_sync EXPORT_OF ad9680_jesd204.sync
2019.07.16.11:14:08 Info: add_instance axi_ad9680_core axi_ad9680 
2019.07.16.11:14:08 Info: add_connection ad9680_jesd204.link_clk axi_ad9680_core.if_rx_clk
2019.07.16.11:14:08 Info: add_connection ad9680_jesd204.link_sof axi_ad9680_core.if_rx_sof
2019.07.16.11:14:08 Info: add_connection ad9680_jesd204.link_data axi_ad9680_core.if_rx_data
2019.07.16.11:14:08 Info: add_connection sys_clk.clk_reset axi_ad9680_core.s_axi_reset
2019.07.16.11:14:08 Info: add_connection sys_clk.clk axi_ad9680_core.s_axi_clock
2019.07.16.11:14:08 Info: add_instance util_ad9680_cpack util_cpack 
2019.07.16.11:14:08 Info: set_instance_parameter_value util_ad9680_cpack CHANNEL_DATA_WIDTH 64
2019.07.16.11:14:08 Info: set_instance_parameter_value util_ad9680_cpack NUM_OF_CHANNELS 2
2019.07.16.11:14:09 Info: add_connection sys_clk.clk_reset util_ad9680_cpack.if_adc_rst
2019.07.16.11:14:09 Info: add_connection ad9680_jesd204.link_clk util_ad9680_cpack.if_adc_clk
2019.07.16.11:14:09 Info: add_connection axi_ad9680_core.adc_ch_0 util_ad9680_cpack.adc_ch_0
2019.07.16.11:14:09 Info: add_connection axi_ad9680_core.adc_ch_1 util_ad9680_cpack.adc_ch_1
2019.07.16.11:14:09 Info: add_instance ad9680_adcfifo util_adcfifo 
2019.07.16.11:14:09 Info: set_instance_parameter_value ad9680_adcfifo ADC_DATA_WIDTH 128
2019.07.16.11:14:09 Info: set_instance_parameter_value ad9680_adcfifo DMA_DATA_WIDTH 128
2019.07.16.11:14:09 Info: set_instance_parameter_value ad9680_adcfifo DMA_ADDRESS_WIDTH 16
2019.07.16.11:14:09 Info: add_connection sys_clk.clk_reset ad9680_adcfifo.if_adc_rst
2019.07.16.11:14:09 Info: add_connection ad9680_jesd204.link_clk ad9680_adcfifo.if_adc_clk
2019.07.16.11:14:09 Info: add_connection util_ad9680_cpack.if_adc_valid ad9680_adcfifo.if_adc_wr
2019.07.16.11:14:09 Info: add_connection util_ad9680_cpack.if_adc_data ad9680_adcfifo.if_adc_wdata
2019.07.16.11:14:09 Info: add_connection sys_dma_clk.clk ad9680_adcfifo.if_dma_clk
2019.07.16.11:14:09 Info: add_connection sys_dma_clk.clk_reset ad9680_adcfifo.if_adc_rst
2019.07.16.11:14:09 Info: add_instance axi_ad9680_dma axi_dmac 
2019.07.16.11:14:09 Info: set_instance_parameter_value axi_ad9680_dma DMA_DATA_WIDTH_SRC 128
2019.07.16.11:14:09 Info: set_instance_parameter_value axi_ad9680_dma DMA_DATA_WIDTH_DEST 128
2019.07.16.11:14:10 Info: set_instance_parameter_value axi_ad9680_dma DMA_LENGTH_WIDTH 24
2019.07.16.11:14:10 Info: set_instance_parameter_value axi_ad9680_dma DMA_2D_TRANSFER 0
2019.07.16.11:14:10 Info: set_instance_parameter_value axi_ad9680_dma SYNC_TRANSFER_START 0
2019.07.16.11:14:10 Info: set_instance_parameter_value axi_ad9680_dma CYCLIC 0
2019.07.16.11:14:10 Info: set_instance_parameter_value axi_ad9680_dma DMA_TYPE_DEST 0
2019.07.16.11:14:10 Info: set_instance_parameter_value axi_ad9680_dma DMA_TYPE_SRC 1
2019.07.16.11:14:10 Info: add_connection sys_dma_clk.clk axi_ad9680_dma.if_s_axis_aclk
2019.07.16.11:14:10 Info: add_connection ad9680_adcfifo.if_dma_wr axi_ad9680_dma.if_s_axis_valid
2019.07.16.11:14:10 Info: add_connection ad9680_adcfifo.if_dma_wdata axi_ad9680_dma.if_s_axis_data
2019.07.16.11:14:10 Info: add_connection ad9680_adcfifo.if_dma_wready axi_ad9680_dma.if_s_axis_ready
2019.07.16.11:14:10 Info: add_connection ad9680_adcfifo.if_dma_xfer_req axi_ad9680_dma.if_s_axis_xfer_req
2019.07.16.11:14:10 Info: add_connection ad9680_adcfifo.if_adc_wovf axi_ad9680_core.if_adc_dovf
2019.07.16.11:14:10 Info: add_connection sys_clk.clk_reset axi_ad9680_dma.s_axi_reset
2019.07.16.11:14:10 Info: add_connection sys_clk.clk axi_ad9680_dma.s_axi_clock
2019.07.16.11:14:10 Info: add_connection sys_dma_clk.clk_reset axi_ad9680_dma.m_dest_axi_reset
2019.07.16.11:14:10 Info: add_connection sys_dma_clk.clk axi_ad9680_dma.m_dest_axi_clock
2019.07.16.11:14:10 Info: add_instance avl_adxcfg_0 avl_adxcfg 
2019.07.16.11:14:10 Info: add_connection sys_clk.clk avl_adxcfg_0.rcfg_clk
2019.07.16.11:14:11 Info: add_connection sys_clk.clk_reset avl_adxcfg_0.rcfg_reset_n
2019.07.16.11:14:11 Info: add_connection avl_adxcfg_0.rcfg_m0 ad9144_jesd204.phy_reconfig_0
2019.07.16.11:14:11 Info: add_connection avl_adxcfg_0.rcfg_m1 ad9680_jesd204.phy_reconfig_0
2019.07.16.11:14:11 Info: add_instance avl_adxcfg_1 avl_adxcfg 
2019.07.16.11:14:11 Info: add_connection sys_clk.clk avl_adxcfg_1.rcfg_clk
2019.07.16.11:14:11 Info: add_connection sys_clk.clk_reset avl_adxcfg_1.rcfg_reset_n
2019.07.16.11:14:11 Info: add_connection avl_adxcfg_1.rcfg_m0 ad9144_jesd204.phy_reconfig_1
2019.07.16.11:14:11 Info: add_connection avl_adxcfg_1.rcfg_m1 ad9680_jesd204.phy_reconfig_1
2019.07.16.11:14:11 Info: add_instance avl_adxcfg_2 avl_adxcfg 
2019.07.16.11:14:11 Info: add_connection sys_clk.clk avl_adxcfg_2.rcfg_clk
2019.07.16.11:14:11 Info: add_connection sys_clk.clk_reset avl_adxcfg_2.rcfg_reset_n
2019.07.16.11:14:11 Info: add_connection avl_adxcfg_2.rcfg_m0 ad9144_jesd204.phy_reconfig_2
2019.07.16.11:14:11 Info: add_connection avl_adxcfg_2.rcfg_m1 ad9680_jesd204.phy_reconfig_2
2019.07.16.11:14:11 Info: add_instance avl_adxcfg_3 avl_adxcfg 
2019.07.16.11:14:11 Info: add_connection sys_clk.clk avl_adxcfg_3.rcfg_clk
2019.07.16.11:14:11 Info: add_connection sys_clk.clk_reset avl_adxcfg_3.rcfg_reset_n
2019.07.16.11:14:11 Info: add_connection avl_adxcfg_3.rcfg_m0 ad9144_jesd204.phy_reconfig_3
2019.07.16.11:14:11 Info: add_connection avl_adxcfg_3.rcfg_m1 ad9680_jesd204.phy_reconfig_3
2019.07.16.11:14:12 Info: add_connection sys_cpu.data_master ad9144_jesd204.link_reconfig
2019.07.16.11:14:12 Info: set_connection_parameter_value sys_cpu.data_master/ad9144_jesd204.link_reconfig baseAddress 268566528
2019.07.16.11:14:12 Info: add_connection sys_cpu.data_master ad9144_jesd204.link_management
2019.07.16.11:14:12 Info: set_connection_parameter_value sys_cpu.data_master/ad9144_jesd204.link_management baseAddress 268582912
2019.07.16.11:14:12 Info: add_connection sys_cpu.data_master ad9144_jesd204.link_pll_reconfig
2019.07.16.11:14:12 Info: set_connection_parameter_value sys_cpu.data_master/ad9144_jesd204.link_pll_reconfig baseAddress 268587008
2019.07.16.11:14:12 Info: add_connection sys_cpu.data_master ad9144_jesd204.lane_pll_reconfig
2019.07.16.11:14:12 Info: set_connection_parameter_value sys_cpu.data_master/ad9144_jesd204.lane_pll_reconfig baseAddress 268591104
2019.07.16.11:14:13 Info: add_connection sys_cpu.data_master avl_adxcfg_0.rcfg_s0
2019.07.16.11:14:13 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_0.rcfg_s0 baseAddress 268599296
2019.07.16.11:14:13 Info: add_connection sys_cpu.data_master avl_adxcfg_1.rcfg_s0
2019.07.16.11:14:13 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_1.rcfg_s0 baseAddress 268603392
2019.07.16.11:14:13 Info: add_connection sys_cpu.data_master avl_adxcfg_2.rcfg_s0
2019.07.16.11:14:13 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_2.rcfg_s0 baseAddress 268607488
2019.07.16.11:14:13 Info: add_connection sys_cpu.data_master avl_adxcfg_3.rcfg_s0
2019.07.16.11:14:13 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_3.rcfg_s0 baseAddress 268611584
2019.07.16.11:14:13 Info: add_connection sys_cpu.data_master axi_ad9144_dma.s_axi
2019.07.16.11:14:14 Info: set_connection_parameter_value sys_cpu.data_master/axi_ad9144_dma.s_axi baseAddress 268615680
2019.07.16.11:14:14 Info: add_connection sys_cpu.data_master axi_ad9144_core.s_axi
2019.07.16.11:14:14 Info: set_connection_parameter_value sys_cpu.data_master/axi_ad9144_core.s_axi baseAddress 268632064
2019.07.16.11:14:14 Info: add_connection sys_cpu.data_master ad9680_jesd204.link_reconfig
2019.07.16.11:14:14 Info: set_connection_parameter_value sys_cpu.data_master/ad9680_jesd204.link_reconfig baseAddress 268697600
2019.07.16.11:14:14 Info: add_connection sys_cpu.data_master ad9680_jesd204.link_management
2019.07.16.11:14:14 Info: set_connection_parameter_value sys_cpu.data_master/ad9680_jesd204.link_management baseAddress 268713984
2019.07.16.11:14:14 Info: add_connection sys_cpu.data_master ad9680_jesd204.link_pll_reconfig
2019.07.16.11:14:15 Info: set_connection_parameter_value sys_cpu.data_master/ad9680_jesd204.link_pll_reconfig baseAddress 268718080
2019.07.16.11:14:15 Info: add_connection sys_cpu.data_master avl_adxcfg_0.rcfg_s1
2019.07.16.11:14:15 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_0.rcfg_s1 baseAddress 268730368
2019.07.16.11:14:15 Info: add_connection sys_cpu.data_master avl_adxcfg_1.rcfg_s1
2019.07.16.11:14:15 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_1.rcfg_s1 baseAddress 268734464
2019.07.16.11:14:15 Info: add_connection sys_cpu.data_master avl_adxcfg_2.rcfg_s1
2019.07.16.11:14:15 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_2.rcfg_s1 baseAddress 268738560
2019.07.16.11:14:15 Info: add_connection sys_cpu.data_master avl_adxcfg_3.rcfg_s1
2019.07.16.11:14:16 Info: set_connection_parameter_value sys_cpu.data_master/avl_adxcfg_3.rcfg_s1 baseAddress 268742656
2019.07.16.11:14:16 Info: add_connection sys_cpu.data_master axi_ad9680_dma.s_axi
2019.07.16.11:14:16 Info: set_connection_parameter_value sys_cpu.data_master/axi_ad9680_dma.s_axi baseAddress 268746752
2019.07.16.11:14:16 Info: add_connection sys_cpu.data_master axi_ad9680_core.s_axi
2019.07.16.11:14:16 Info: set_connection_parameter_value sys_cpu.data_master/axi_ad9680_core.s_axi baseAddress 268763136
2019.07.16.11:14:16 Info: add_connection axi_ad9144_dma.m_src_axi sys_ddr3_cntrl.ctrl_amm_0
2019.07.16.11:14:16 Info: set_connection_parameter_value axi_ad9144_dma.m_src_axi/sys_ddr3_cntrl.ctrl_amm_0 baseAddress 0x0
2019.07.16.11:14:16 Info: add_connection axi_ad9680_dma.m_dest_axi sys_ddr3_cntrl.ctrl_amm_0
2019.07.16.11:14:16 Info: set_connection_parameter_value axi_ad9680_dma.m_dest_axi/sys_ddr3_cntrl.ctrl_amm_0 baseAddress 0x0
2019.07.16.11:14:16 Info: add_connection sys_cpu.irq ad9680_jesd204.interrupt
2019.07.16.11:14:17 Info: set_connection_parameter_value sys_cpu.irq/ad9680_jesd204.interrupt irqNumber 8
2019.07.16.11:14:17 Info: add_connection sys_cpu.irq ad9144_jesd204.interrupt
2019.07.16.11:14:17 Info: set_connection_parameter_value sys_cpu.irq/ad9144_jesd204.interrupt irqNumber 9
2019.07.16.11:14:17 Info: add_connection sys_cpu.irq axi_ad9680_dma.interrupt_sender
2019.07.16.11:14:17 Info: set_connection_parameter_value sys_cpu.irq/axi_ad9680_dma.interrupt_sender irqNumber 10
2019.07.16.11:14:17 Info: add_connection sys_cpu.irq axi_ad9144_dma.interrupt_sender
2019.07.16.11:14:17 Info: set_connection_parameter_value sys_cpu.irq/axi_ad9144_dma.interrupt_sender irqNumber 11
2019.07.16.11:14:17 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src0/sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:17 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src1/sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:17 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src2/sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:17 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src3/sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:17 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src4/sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:17 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src5/sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:17 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src6/sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:17 Info: set_interconnect_requirement mm_interconnect_0|rsp_demux_021.src7/sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:18 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.src/async_fifo_011.in qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:18 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.src/crosser_003.in qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:18 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.src/async_fifo_006.in qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:18 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.src/async_fifo_007.in qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:18 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.src/async_fifo_008.in qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:18 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.src/async_fifo_009.in qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:18 Info: set_interconnect_requirement mm_interconnect_0|sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.src/async_fifo_010.in qsys_mm.postTransform.pipelineCount 1
2019.07.16.11:14:18 Info: set_interconnect_requirement $system qsys_mm.clockCrossingAdapter AUTO
2019.07.16.11:14:18 Info: set_interconnect_requirement $system qsys_mm.burstAdapterImplementation PER_BURST_TYPE_CONVERTER
2019.07.16.11:14:18 Info: set_interconnect_requirement $system qsys_mm.maxAdditionalLatency 4
2019.07.16.11:14:18 Info: save_system system_bd.qsys
2019.07.16.11:15:16 Info: Saving generation log to C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/system_bd_generation.rpt
2019.07.16.11:15:16 Info: Starting: <b>Create HDL design files for synthesis</b>
2019.07.16.11:15:17 Info: qsys-generate C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd.qsys --synthesis=VERILOG --output-directory=C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd --family="Arria 10" --part=10AX115S2F45I1SG
2019.07.16.11:15:17 Info: Loading a10gx/system_bd.qsys
2019.07.16.11:15:17 Info: Reading input file
2019.07.16.11:15:17 Info: Adding ad9144_jesd204 [adi_jesd204 1.0]
2019.07.16.11:15:17 Info: Parameterizing module ad9144_jesd204
2019.07.16.11:15:17 Info: Adding ad9680_adcfifo [util_adcfifo 1.0]
2019.07.16.11:15:17 Info: Parameterizing module ad9680_adcfifo
2019.07.16.11:15:17 Info: Adding ad9680_jesd204 [adi_jesd204 1.0]
2019.07.16.11:15:17 Info: Parameterizing module ad9680_jesd204
2019.07.16.11:15:17 Info: Adding avl_ad9144_fifo [util_dacfifo 1.0]
2019.07.16.11:15:17 Info: Parameterizing module avl_ad9144_fifo
2019.07.16.11:15:17 Info: Adding avl_adxcfg_0 [avl_adxcfg 1.0]
2019.07.16.11:15:17 Info: Parameterizing module avl_adxcfg_0
2019.07.16.11:15:17 Info: Adding avl_adxcfg_1 [avl_adxcfg 1.0]
2019.07.16.11:15:17 Info: Parameterizing module avl_adxcfg_1
2019.07.16.11:15:17 Info: Adding avl_adxcfg_2 [avl_adxcfg 1.0]
2019.07.16.11:15:17 Info: Parameterizing module avl_adxcfg_2
2019.07.16.11:15:17 Info: Adding avl_adxcfg_3 [avl_adxcfg 1.0]
2019.07.16.11:15:17 Info: Parameterizing module avl_adxcfg_3
2019.07.16.11:15:17 Info: Adding axi_ad9144_core [axi_ad9144 1.0]
2019.07.16.11:15:17 Info: Parameterizing module axi_ad9144_core
2019.07.16.11:15:17 Info: Adding axi_ad9144_dma [axi_dmac 1.0]
2019.07.16.11:15:17 Info: Parameterizing module axi_ad9144_dma
2019.07.16.11:15:17 Info: Adding axi_ad9680_core [axi_ad9680 1.0]
2019.07.16.11:15:17 Info: Parameterizing module axi_ad9680_core
2019.07.16.11:15:17 Info: Adding axi_ad9680_dma [axi_dmac 1.0]
2019.07.16.11:15:17 Info: Parameterizing module axi_ad9680_dma
2019.07.16.11:15:17 Info: Adding sys_clk [clock_source 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_clk
2019.07.16.11:15:17 Info: Adding sys_cpu [altera_nios2_gen2 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_cpu
2019.07.16.11:15:17 Info: Adding sys_ddr3_cntrl [altera_emif 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_ddr3_cntrl
2019.07.16.11:15:17 Info: Adding sys_dma_clk [clock_source 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_dma_clk
2019.07.16.11:15:17 Info: Adding sys_ethernet [altera_eth_tse 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_ethernet
2019.07.16.11:15:17 Info: Adding sys_ethernet_dma_rx [altera_msgdma 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_ethernet_dma_rx
2019.07.16.11:15:17 Info: Adding sys_ethernet_dma_tx [altera_msgdma 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_ethernet_dma_tx
2019.07.16.11:15:17 Info: Adding sys_ethernet_reset [altera_reset_bridge 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_ethernet_reset
2019.07.16.11:15:17 Info: Adding sys_flash [altera_generic_tristate_controller 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_flash
2019.07.16.11:15:17 Info: Adding sys_flash_bridge [altera_tristate_conduit_bridge 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_flash_bridge
2019.07.16.11:15:17 Info: Adding sys_gpio_bd [altera_avalon_pio 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_gpio_bd
2019.07.16.11:15:17 Info: Adding sys_gpio_in [altera_avalon_pio 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_gpio_in
2019.07.16.11:15:17 Info: Adding sys_gpio_out [altera_avalon_pio 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_gpio_out
2019.07.16.11:15:17 Info: Adding sys_id [altera_avalon_sysid_qsys 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_id
2019.07.16.11:15:17 Info: Adding sys_int_mem [altera_avalon_onchip_memory2 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_int_mem
2019.07.16.11:15:17 Info: Adding sys_spi [altera_avalon_spi 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_spi
2019.07.16.11:15:17 Info: Adding sys_timer_1 [altera_avalon_timer 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_timer_1
2019.07.16.11:15:17 Info: Adding sys_timer_2 [altera_avalon_timer 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_timer_2
2019.07.16.11:15:17 Info: Adding sys_tlb_mem [altera_avalon_onchip_memory2 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_tlb_mem
2019.07.16.11:15:17 Info: Adding sys_uart [altera_avalon_jtag_uart 18.1]
2019.07.16.11:15:17 Info: Parameterizing module sys_uart
2019.07.16.11:15:17 Info: Adding util_ad9144_upack [util_upack 1.0]
2019.07.16.11:15:17 Info: Parameterizing module util_ad9144_upack
2019.07.16.11:15:17 Info: Adding util_ad9680_cpack [util_cpack 1.0]
2019.07.16.11:15:17 Info: Parameterizing module util_ad9680_cpack
2019.07.16.11:15:17 Info: Building connections
2019.07.16.11:15:17 Info: Parameterizing connections
2019.07.16.11:15:17 Info: Validating
2019.07.16.11:15:35 Info: Done reading input file
2019.07.16.11:15:53 Warning: system_bd.axi_ad9144_core.if_tx_data: Interface must have an associated reset
2019.07.16.11:15:53 Warning: system_bd.axi_ad9680_core.if_rx_data: Interface must have an associated reset
2019.07.16.11:15:53 Info: system_bd.sys_ddr3_cntrl: For accurate timing analysis, please simulate your board with selected termination values and update Board Timing information.
2019.07.16.11:15:53 Info: system_bd.sys_ddr3_cntrl.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
2019.07.16.11:15:53 Info: system_bd.sys_ddr3_cntrl.arch: Placement of address/command pins must follow "DDR3 Scheme 2: Component/UDIMM/SODIMM".
2019.07.16.11:15:53 Info: system_bd.sys_ddr3_cntrl.arch: Interface estimated to require 3 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
2019.07.16.11:15:53 Info: system_bd.sys_ddr3_cntrl.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.6600000000001, 533.33000000000004
2019.07.16.11:15:53 Info: system_bd.sys_ddr3_cntrl.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
2019.07.16.11:15:53 Info: system_bd.sys_ethernet: MII/GMII is automatically selected in 10/100/1000 Mb Ethernet MAC with 1000BASE-X/SGMII PCS core variations
2019.07.16.11:15:53 Info: system_bd.sys_ethernet: RGMII is not supported for Arria 10 devices.
2019.07.16.11:15:53 Warning: system_bd.sys_ethernet: To prevent potential performance issues, please ensure the reference clock to the LVDS uses the dedicated reference clock input within the same I/O bank directly.  Manual reference clock promotion is not recommended
2019.07.16.11:15:53 Warning: system_bd.sys_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface <b>uas</b> - in composed mode these are ignored
2019.07.16.11:15:53 Info: system_bd.sys_gpio_bd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2019.07.16.11:15:53 Info: system_bd.sys_gpio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2019.07.16.11:15:53 Info: system_bd.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
2019.07.16.11:15:53 Info: system_bd.sys_id: Time stamp will be automatically updated when this component is generated.
2019.07.16.11:15:53 Info: system_bd.sys_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2019.07.16.11:15:53 Info: system_bd.ad9680_jesd204.link_data/axi_ad9680_core.if_rx_data: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
2019.07.16.11:15:53 Info: system_bd.sys_ethernet.receive/sys_ethernet_dma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
2019.07.16.11:15:53 Info: system_bd.sys_ethernet.receive/sys_ethernet_dma_rx.st_sink: The source data signal is 32 bits, but the sink is 64 bits. Avalon-ST Adapter will be inserted.
2019.07.16.11:15:53 Info: system_bd.sys_ethernet.receive/sys_ethernet_dma_rx.st_sink: The source empty signal is 2 bits, but the sink is 3 bits. Avalon-ST Adapter will be inserted.
2019.07.16.11:15:53 Info: system_bd.sys_ethernet_dma_tx.st_source/sys_ethernet.transmit: The source data signal is 64 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted.
2019.07.16.11:15:53 Info: system_bd.sys_ethernet_dma_tx.st_source/sys_ethernet.transmit: The source empty signal is 3 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
2019.07.16.11:15:53 Warning: system_bd.axi_ad9144_core.dac_ch_0/util_ad9144_upack.dac_ch_0: <b>dac_ch_0</b> has a <b>data_valid</b> signal, but <b>dac_ch_0</b> does not.
2019.07.16.11:15:53 Warning: system_bd.axi_ad9144_core.dac_ch_1/util_ad9144_upack.dac_ch_1: <b>dac_ch_1</b> has a <b>data_valid</b> signal, but <b>dac_ch_1</b> does not.
2019.07.16.11:15:53 Warning: system_bd.ad9680_adcfifo: <b>ad9680_adcfifo.if_dma_xfer_status</b> must be exported, or connected to a matching conduit.
2019.07.16.11:15:53 Warning: system_bd.avl_ad9144_fifo: <b>avl_ad9144_fifo.if_dac_xfer_out</b> must be exported, or connected to a matching conduit.
2019.07.16.11:15:53 Warning: system_bd.sys_ddr3_cntrl: <b>sys_ddr3_cntrl.status</b> must be exported, or connected to a matching conduit.
2019.07.16.11:15:53 Warning: system_bd.sys_ethernet: <b>sys_ethernet.mac_misc_connection</b> must be exported, or connected to a matching conduit.
2019.07.16.11:15:53 Warning: system_bd.sys_ethernet: <b>sys_ethernet.status_led_connection</b> must be exported, or connected to a matching conduit.
2019.07.16.11:15:53 Warning: system_bd.sys_ethernet: <b>sys_ethernet.serdes_control_connection</b> must be exported, or connected to a matching conduit.
2019.07.16.11:15:53 Warning: system_bd.util_ad9144_upack: <b>util_ad9144_upack.if_dac_sync</b> must be exported, or connected to a matching conduit.
2019.07.16.11:15:53 Warning: system_bd.util_ad9680_cpack: <b>util_ad9680_cpack.if_adc_sync</b> must be exported, or connected to a matching conduit.
2019.07.16.11:15:53 Warning: system_bd.axi_ad9144_core.if_tx_data: <b>axi_ad9144_core.if_tx_data</b> does not have an associated reset
2019.07.16.11:15:53 Warning: system_bd.axi_ad9680_core.if_rx_data: <b>axi_ad9680_core.if_rx_data</b> does not have an associated reset
2019.07.16.11:15:55 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: Targeting device family: Arria 10.
2019.07.16.11:15:55 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
2019.07.16.11:15:55 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
2019.07.16.11:15:55 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
2019.07.16.11:15:55 Info: system_bd: "Transforming system: system_bd"
2019.07.16.11:15:55 Info: system_bd: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: system_bd: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: ad9144_jesd204: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: ad9144_jesd204: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: ad9680_jesd204: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: ad9680_jesd204: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: avl_ad9144_fifo: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: avl_ad9144_fifo: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: avl_adxcfg_0: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: avl_adxcfg_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: avl_adxcfg_1: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: avl_adxcfg_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: avl_adxcfg_2: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: avl_adxcfg_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: avl_adxcfg_3: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: avl_adxcfg_3: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: axi_ad9144_core: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: axi_ad9144_core: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: axi_ad9144_dma: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: axi_ad9144_dma: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: axi_ad9680_core: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: axi_ad9680_core: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: axi_ad9680_dma: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: axi_ad9680_dma: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_cpu: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_cpu: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_ddr3_cntrl: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_ddr3_cntrl: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_ethernet: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_ethernet: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_ethernet_dma_rx: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_ethernet_dma_rx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_ethernet_dma_tx: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_ethernet_dma_tx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_ethernet_reset: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_ethernet_reset: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_flash: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_flash: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_flash_bridge: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_flash_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_gpio_bd: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_gpio_bd: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_gpio_in: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_gpio_in: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_gpio_out: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_gpio_out: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_id: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_id: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_int_mem: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_int_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_spi: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_spi: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_timer_1: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_timer_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_timer_2: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_timer_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_tlb_mem: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_tlb_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: sys_uart: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: sys_uart: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: util_ad9144_upack: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: util_ad9144_upack: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: util_ad9680_cpack: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: util_ad9680_cpack: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: ref_clock: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: ref_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: link_pll: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: link_pll: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: link_clock: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: link_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: link_reset: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: link_reset: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: axi_xcvr: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: axi_xcvr: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: phy_reset_control: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: phy_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: phy: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: lane_pll: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: lane_pll: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: axi_jesd204_tx: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: axi_jesd204_tx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: jesd204_tx: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: jesd204_tx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: ref_clock: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: ref_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: link_pll: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: link_pll: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: link_clock: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: link_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: link_reset: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: link_reset: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: axi_xcvr: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: axi_xcvr: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: phy_reset_control: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: phy_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: phy: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: axi_jesd204_rx: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: axi_jesd204_rx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: jesd204_rx: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: jesd204_rx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: clock_bridge: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: clock_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: reset_bridge: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: reset_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: cpu: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: cpu: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: arch: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: arch: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: cal_slave_component: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: cal_slave_component: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: i_tse_mac: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: i_tse_mac: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: reg_clk_module: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: reg_clk_module: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: reg_rst_module: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: reg_rst_module: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: avalon_arbiter: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: avalon_arbiter: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: ref_clk_module: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: ref_clk_module: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: i_tse_pcs_0: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: i_tse_pcs_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: i_lvdsio_rx_0: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: i_lvdsio_rx_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: i_lvdsio_tx_0: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: i_lvdsio_tx_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: i_lvdsio_terminator_0: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: i_lvdsio_terminator_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: cb_inst: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: cb_inst: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: rst_inst: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: rst_inst: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: dispatcher_internal: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: dispatcher_internal: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: write_mstr_internal: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: write_mstr_internal: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: cb_inst: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: cb_inst: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: rst_inst: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: rst_inst: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: dispatcher_internal: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: dispatcher_internal: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: read_mstr_internal: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: read_mstr_internal: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: clk: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: clk: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: reset: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: reset: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: tdt: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: tdt: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: slave_translator: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: slave_translator: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: tda: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: tda: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: native_phy: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: native_phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: phy_glue: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: phy_glue: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: soft_pcs_0: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: soft_pcs_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: soft_pcs_1: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: soft_pcs_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: soft_pcs_2: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: soft_pcs_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: soft_pcs_3: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: soft_pcs_3: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: alt_mem_asym: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: alt_mem_asym: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: native_phy: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: native_phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: phy_glue: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: phy_glue: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: soft_pcs_0: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: soft_pcs_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: soft_pcs_1: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: soft_pcs_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: soft_pcs_2: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: soft_pcs_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: soft_pcs_3: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: soft_pcs_3: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: clk_bridge: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: clk_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: rst_bridge: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: rst_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: ioaux_master_bridge: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: ioaux_master_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: ioaux_soft_ram: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: ioaux_soft_ram: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: core: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: core: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: core: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: core: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: alt_mem: Running transform <b>generation_view_transform</b>
2019.07.16.11:15:55 Info: alt_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.16.11:15:55 Info: system_bd: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink0
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink1
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink2
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink3
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink4
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink5
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink6
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src and cmd_mux_021.sink7
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter.src and rsp_mux.sink21
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.src and rsp_mux_001.sink0
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.src and rsp_mux_002.sink0
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.src and rsp_mux_003.sink0
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.src and rsp_mux_004.sink0
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.src and rsp_mux_005.sink0
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.src and rsp_mux_006.sink0
2019.07.16.11:15:59 Info: Inserting clock-crossing logic between sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.src and rsp_mux_007.sink0
2019.07.16.11:16:13 Info: Interconnect is inserted between master sys_cpu.tightly_coupled_data_master_0 and slave sys_tlb_mem.s1 because the master has address signal 29 bit wide, but the slave is 16 bit wide.
2019.07.16.11:16:13 Info: Interconnect is inserted between master sys_cpu.tightly_coupled_data_master_0 and slave sys_tlb_mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
2019.07.16.11:16:15 Info: Interconnect is inserted between master sys_cpu.tightly_coupled_instruction_master_0 and slave sys_tlb_mem.s2 because the master has address signal 29 bit wide, but the slave is 16 bit wide.
2019.07.16.11:16:15 Info: Interconnect is inserted between master sys_cpu.tightly_coupled_instruction_master_0 and slave sys_tlb_mem.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
2019.07.16.11:16:16 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
2019.07.16.11:16:16 Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
2019.07.16.11:16:16 Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
2019.07.16.11:16:17 Info: avalon_st_adapter_002: Inserting data_format_adapter: data_format_adapter_0
2019.07.16.11:16:17 Info: system_bd: Running transform <b>merlin_avalon_transform</b> took 21.959s
2019.07.16.11:16:17 Info: ad9144_jesd204: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:17 Info: ad9144_jesd204: Running transform <b>merlin_avalon_transform</b> took 0.034s
2019.07.16.11:16:17 Info: ad9680_jesd204: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:17 Info: ad9680_jesd204: Running transform <b>merlin_avalon_transform</b> took 0.029s
2019.07.16.11:16:17 Info: sys_cpu: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:17 Info: sys_cpu: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:17 Info: sys_ddr3_cntrl: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:18 Info: sys_ddr3_cntrl: Running transform <b>merlin_avalon_transform</b> took 0.511s
2019.07.16.11:16:18 Info: sys_ethernet: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:18 Info: sys_ethernet: Running transform <b>merlin_avalon_transform</b> took 0.783s
2019.07.16.11:16:18 Info: sys_ethernet_dma_rx: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:18 Info: sys_ethernet_dma_rx: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:18 Info: sys_ethernet_dma_tx: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:18 Info: sys_ethernet_dma_tx: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:18 Info: sys_flash: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:19 Info: sys_flash: Running transform <b>merlin_avalon_transform</b> took 0.908s
2019.07.16.11:16:19 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:33 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:33 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:34 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:34 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:35 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:35 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:36 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:36 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:36 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:37 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:37 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:37 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:38 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:38 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:38 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:39 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:39 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:39 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:40 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:40 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:40 Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:41 Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:41 Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:41 Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:42 Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:42 Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:42 Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
2019.07.16.11:16:42 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b> took 22.896s
2019.07.16.11:16:42 Info: mm_interconnect_9: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:43 Info: mm_interconnect_9: Running transform <b>merlin_avalon_transform</b> took 0.310s
2019.07.16.11:16:43 Info: mm_interconnect_10: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:43 Info: mm_interconnect_10: Running transform <b>merlin_avalon_transform</b> took 0.322s
2019.07.16.11:16:43 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:43 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.16.11:16:43 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:43 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b> took 0.010s
2019.07.16.11:16:43 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:43 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:43 Info: phy: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:43 Info: phy: Running transform <b>merlin_avalon_transform</b> took 0.032s
2019.07.16.11:16:43 Info: phy: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:43 Info: phy: Running transform <b>merlin_avalon_transform</b> took 0.019s
2019.07.16.11:16:43 Info: cal_slave_component: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:43 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
2019.07.16.11:16:43 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
2019.07.16.11:16:43 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
2019.07.16.11:16:43 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
2019.07.16.11:16:43 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
2019.07.16.11:16:44 Info: cal_slave_component: Running transform <b>merlin_avalon_transform</b> took 0.713s
2019.07.16.11:16:44 Info: i_lvdsio_rx_0: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: i_lvdsio_rx_0: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:44 Info: i_lvdsio_tx_0: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: i_lvdsio_tx_0: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:44 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:44 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.16.11:16:44 Info: avalon_st_adapter_003: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_003: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: avalon_st_adapter_004: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_004: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:44 Info: avalon_st_adapter_005: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_005: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:44 Info: avalon_st_adapter_006: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_006: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: avalon_st_adapter_007: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_007: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:44 Info: avalon_st_adapter_008: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_008: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:44 Info: avalon_st_adapter_009: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_009: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: avalon_st_adapter_010: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_010: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: avalon_st_adapter_011: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_011: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: avalon_st_adapter_012: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_012: Running transform <b>merlin_avalon_transform</b> took 0.010s
2019.07.16.11:16:44 Info: avalon_st_adapter_013: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_013: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.16.11:16:44 Info: avalon_st_adapter_014: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_014: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.16.11:16:44 Info: avalon_st_adapter_015: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_015: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: avalon_st_adapter_016: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_016: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.16.11:16:44 Info: avalon_st_adapter_017: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_017: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:44 Info: avalon_st_adapter_018: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_018: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:44 Info: avalon_st_adapter_019: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_019: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.16.11:16:44 Info: avalon_st_adapter_020: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_020: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:44 Info: avalon_st_adapter_021: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_021: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: avalon_st_adapter_022: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_022: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:44 Info: avalon_st_adapter_023: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_023: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.16.11:16:44 Info: avalon_st_adapter_024: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_024: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: avalon_st_adapter_025: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_025: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.16.11:16:44 Info: avalon_st_adapter_026: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_026: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: avalon_st_adapter_027: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_027: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: avalon_st_adapter_028: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: avalon_st_adapter_028: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: alt_mem_asym: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: alt_mem_asym: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.16.11:16:44 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b>
2019.07.16.11:16:44 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b> took 0.384s
2019.07.16.11:16:45 Info: system_bd: "Naming system components in system: system_bd"
2019.07.16.11:16:45 Info: system_bd: "Processing generation queue"
2019.07.16.11:16:45 Info: system_bd: "Generating: system_bd"
2019.07.16.11:16:45 Warning: system_bd: "No matching role found for util_ad9144_upack:dac_ch_0:dac_valid_out_0 (data_valid)"
2019.07.16.11:16:45 Warning: system_bd: "No matching role found for util_ad9144_upack:dac_ch_1:dac_valid_out_1 (data_valid)"
2019.07.16.11:16:45 Info: system_bd: "Generating: system_bd_adi_jesd204_10_ghf5ywa"
2019.07.16.11:16:45 Info: system_bd: "Generating: util_adcfifo"
2019.07.16.11:16:45 Info: alt_mem_asym: "Generating: alt_mem_asym"
2019.07.16.11:16:45 Info: system_bd: "Generating: system_bd_adi_jesd204_10_zy2um7q"
2019.07.16.11:16:45 Info: system_bd: "Generating: util_dacfifo"
2019.07.16.11:16:45 Info: system_bd: "Generating: avl_adxcfg"
2019.07.16.11:16:45 Info: system_bd: "Generating: axi_ad9144"
2019.07.16.11:16:45 Info: system_bd: "Generating: axi_dmac"
2019.07.16.11:16:46 Info: system_bd: "Generating: axi_ad9680"
2019.07.16.11:16:46 Info: system_bd: "Generating: system_bd_altera_nios2_gen2_181_emjtsyi"
2019.07.16.11:16:46 Info: system_bd: "Generating: system_bd_altera_emif_181_xjayrdi"
2019.07.16.11:16:46 Info: system_bd: "Generating: system_bd_altera_eth_tse_181_3w7teoy"
2019.07.16.11:16:46 Info: system_bd: "Generating: system_bd_altera_msgdma_181_zsqwlma"
2019.07.16.11:16:46 Info: system_bd: "Generating: system_bd_altera_msgdma_181_b637xva"
2019.07.16.11:16:46 Info: system_bd: "Generating: system_bd_altera_generic_tristate_controller_181_o6vsvpq"
2019.07.16.11:16:46 Info: system_bd: "Generating: system_bd_altera_tristate_conduit_bridge_181_naoupdy"
2019.07.16.11:16:46 Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_sesqgfy"
2019.07.16.11:16:46 Info: sys_gpio_bd: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'
2019.07.16.11:16:46 Info: sys_gpio_bd:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_sesqgfy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0009_sys_gpio_bd_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0009_sys_gpio_bd_gen//system_bd_altera_avalon_pio_181_sesqgfy_component_configuration.pl  --do_build_sim=0  ]
2019.07.16.11:16:48 Info: sys_gpio_bd: Done RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'
2019.07.16.11:16:48 Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_wvvmw7a"
2019.07.16.11:16:48 Info: sys_gpio_in: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'
2019.07.16.11:16:48 Info: sys_gpio_in:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_wvvmw7a --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0010_sys_gpio_in_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0010_sys_gpio_in_gen//system_bd_altera_avalon_pio_181_wvvmw7a_component_configuration.pl  --do_build_sim=0  ]
2019.07.16.11:16:48 Info: sys_gpio_in: Done RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'
2019.07.16.11:16:48 Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_o6mwuyy"
2019.07.16.11:16:48 Info: sys_gpio_out: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'
2019.07.16.11:16:48 Info: sys_gpio_out:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_o6mwuyy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0011_sys_gpio_out_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0011_sys_gpio_out_gen//system_bd_altera_avalon_pio_181_o6mwuyy_component_configuration.pl  --do_build_sim=0  ]
2019.07.16.11:16:49 Info: sys_gpio_out: Done RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'
2019.07.16.11:16:49 Info: system_bd: "Generating: system_bd_altera_avalon_sysid_qsys_181_sqglhfi"
2019.07.16.11:16:49 Info: system_bd: "Generating: system_bd_altera_avalon_onchip_memory2_181_g7nsrqq"
2019.07.16.11:16:49 Info: sys_int_mem: Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_g7nsrqq'
2019.07.16.11:16:49 Info: sys_int_mem:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_g7nsrqq --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0013_sys_int_mem_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0013_sys_int_mem_gen//system_bd_altera_avalon_onchip_memory2_181_g7nsrqq_component_configuration.pl  --do_build_sim=0  ]
2019.07.16.11:16:50 Info: sys_int_mem: Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_g7nsrqq'
2019.07.16.11:16:50 Info: system_bd: "Generating: system_bd_altera_avalon_spi_181_qzmecjq"
2019.07.16.11:16:50 Info: sys_spi: Starting RTL generation for module 'system_bd_altera_avalon_spi_181_qzmecjq'
2019.07.16.11:16:50 Info: sys_spi:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_bd_altera_avalon_spi_181_qzmecjq --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0014_sys_spi_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0014_sys_spi_gen//system_bd_altera_avalon_spi_181_qzmecjq_component_configuration.pl  --do_build_sim=0  ]
2019.07.16.11:16:51 Info: sys_spi: Done RTL generation for module 'system_bd_altera_avalon_spi_181_qzmecjq'
2019.07.16.11:16:51 Info: system_bd: "Generating: system_bd_altera_avalon_timer_181_ugdfxjy"
2019.07.16.11:16:51 Info: sys_timer_1: Starting RTL generation for module 'system_bd_altera_avalon_timer_181_ugdfxjy'
2019.07.16.11:16:51 Info: sys_timer_1:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_bd_altera_avalon_timer_181_ugdfxjy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0015_sys_timer_1_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0015_sys_timer_1_gen//system_bd_altera_avalon_timer_181_ugdfxjy_component_configuration.pl  --do_build_sim=0  ]
2019.07.16.11:16:52 Info: sys_timer_1: Done RTL generation for module 'system_bd_altera_avalon_timer_181_ugdfxjy'
2019.07.16.11:16:52 Info: system_bd: "Generating: system_bd_altera_avalon_onchip_memory2_181_ekbyzqi"
2019.07.16.11:16:52 Info: sys_tlb_mem: Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_ekbyzqi'
2019.07.16.11:16:52 Info: sys_tlb_mem:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_ekbyzqi --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0016_sys_tlb_mem_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0016_sys_tlb_mem_gen//system_bd_altera_avalon_onchip_memory2_181_ekbyzqi_component_configuration.pl  --do_build_sim=0  ]
2019.07.16.11:16:53 Info: sys_tlb_mem: Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_ekbyzqi'
2019.07.16.11:16:53 Info: system_bd: "Generating: system_bd_altera_avalon_jtag_uart_181_mus246q"
2019.07.16.11:16:53 Info: sys_uart: Starting RTL generation for module 'system_bd_altera_avalon_jtag_uart_181_mus246q'
2019.07.16.11:16:53 Info: sys_uart:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_bd_altera_avalon_jtag_uart_181_mus246q --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0017_sys_uart_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0017_sys_uart_gen//system_bd_altera_avalon_jtag_uart_181_mus246q_component_configuration.pl  --do_build_sim=0  ]
2019.07.16.11:16:54 Info: sys_uart: Done RTL generation for module 'system_bd_altera_avalon_jtag_uart_181_mus246q'
2019.07.16.11:16:54 Info: system_bd: "Generating: util_upack"
2019.07.16.11:16:54 Info: system_bd: "Generating: util_cpack"
2019.07.16.11:16:54 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_o6tjsqa"
2019.07.16.11:16:56 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_boiywzi"
2019.07.16.11:16:56 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_uehknzy"
2019.07.16.11:16:56 Info: system_bd: "Generating: system_bd_altera_irq_mapper_181_w4cagmq"
2019.07.16.11:16:56 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_pkulkta"
2019.07.16.11:16:56 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_qpygkyi"
2019.07.16.11:16:57 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_s7eof2a"
2019.07.16.11:16:57 Info: system_bd: "Generating: altera_reset_controller"
2019.07.16.11:16:57 Info: system_bd: "Generating: altera_xcvr_fpll_a10"
2019.07.16.11:16:57 Info: link_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.16.11:16:57 Info: link_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.16.11:16:57 Info: link_pll: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
2019.07.16.11:16:57 Info: link_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
2019.07.16.11:16:57 Info: link_pll: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
2019.07.16.11:16:57 Info: link_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
2019.07.16.11:16:57 Info: link_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
2019.07.16.11:16:57 Info: system_bd: "Generating: axi_adxcvr"
2019.07.16.11:16:57 Info: system_bd: "Generating: altera_xcvr_reset_control"
2019.07.16.11:16:57 Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
2019.07.16.11:16:57 Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.16.11:16:57 Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
2019.07.16.11:16:57 Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
2019.07.16.11:16:57 Info: system_bd: "Generating: system_bd_jesd204_phy_10_oucwlmy"
2019.07.16.11:16:58 Info: system_bd: "Generating: system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq"
2019.07.16.11:16:58 Info: lane_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.16.11:16:58 Info: lane_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.16.11:16:58 Info: lane_pll: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.16.11:16:58 Info: lane_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
2019.07.16.11:16:58 Info: lane_pll: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
2019.07.16.11:16:58 Info: lane_pll: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
2019.07.16.11:16:58 Info: lane_pll: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
2019.07.16.11:16:58 Info: lane_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
2019.07.16.11:16:58 Info: lane_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
2019.07.16.11:16:58 Info: system_bd: "Generating: axi_jesd204_tx"
2019.07.16.11:16:58 Info: system_bd: "Generating: jesd204_tx"
2019.07.16.11:16:58 Info: system_bd: "Generating: alt_mem_asym"
2019.07.16.11:16:58 Info: system_bd: "Generating: system_bd_jesd204_phy_10_ti5bfii"
2019.07.16.11:16:59 Info: system_bd: "Generating: axi_jesd204_rx"
2019.07.16.11:16:59 Info: system_bd: "Generating: jesd204_rx"
2019.07.16.11:16:59 Info: system_bd: "Generating: system_bd_altera_nios2_gen2_unit_181_ajz7wea"
2019.07.16.11:16:59 Info: cpu: Starting RTL generation for module 'system_bd_altera_nios2_gen2_unit_181_ajz7wea'
2019.07.16.11:16:59 Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_bd_altera_nios2_gen2_unit_181_ajz7wea --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0030_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0030_cpu_gen//system_bd_altera_nios2_gen2_unit_181_ajz7wea_processor_configuration.pl  --do_build_sim=0  ]
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:01 (*) Starting Nios II generation
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:01 (*)   Checking for plaintext license.
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:03 (*)   Plaintext license not found.
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:03 (*)   Checking for encrypted license (non-evaluation).
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:03 (*)   Encrypted license found.  SOF will not be time-limited.
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:03 (*)   Elaborating CPU configuration settings
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:03 (*)   Creating all objects for CPU
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:03 (*)     Testbench
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:04 (*)     Instruction decoding
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:04 (*)       Instruction fields
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:04 (*)       Instruction decodes
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:04 (*)       Signals for RTL simulation waveforms
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:05 (*)       Instruction controls
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:05 (*)     Pipeline frontend
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:05 (*)       Micro-ITLB
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:05 (*)     Pipeline backend
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:06 (*)       Micro-DTLB
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:07 (*)     TLB
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:09 (*)   Generating RTL from CPU objects
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:12 (*)   Creating encrypted RTL
2019.07.16.11:17:13 Info: cpu: # 2019.07.16 11:17:13 (*) Done Nios II generation
2019.07.16.11:17:13 Info: cpu: Done RTL generation for module 'system_bd_altera_nios2_gen2_unit_181_ajz7wea'
2019.07.16.11:17:13 Info: system_bd: "Generating: system_bd_altera_emif_arch_nf_181_trc56rq"
2019.07.16.11:17:15 Info: system_bd: "Generating: system_bd_altera_emif_cal_slave_nf_181_c5oooyy"
2019.07.16.11:17:15 Info: system_bd: "Generating: altera_eth_tse_mac"
2019.07.16.11:17:16 Info: system_bd: "Generating: altera_eth_tse_avalon_arbiter"
2019.07.16.11:17:16 Info: system_bd: "Generating: altera_eth_tse_pcs_pma_nf_lvds"
2019.07.16.11:17:16 Info: system_bd: "Generating: system_bd_altera_lvds_181_ha24u6i"
2019.07.16.11:17:16 Info: system_bd: "Generating: system_bd_altera_lvds_181_mkcsf5q"
2019.07.16.11:17:16 Info: system_bd: "Generating: altera_eth_tse_nf_lvds_terminator"
2019.07.16.11:17:16 Info: system_bd: "Generating: dispatcher"
2019.07.16.11:17:16 Info: system_bd: "Generating: write_master"
2019.07.16.11:17:16 Info: system_bd: "Generating: read_master"
2019.07.16.11:17:16 Info: system_bd: "Generating: altera_tristate_controller_translator"
2019.07.16.11:17:16 Info: system_bd: "Generating: altera_merlin_slave_translator"
2019.07.16.11:17:16 Info: system_bd: "Generating: altera_tristate_controller_aggregator"
2019.07.16.11:17:17 Info: system_bd: "Generating: altera_merlin_master_translator"
2019.07.16.11:17:17 Info: system_bd: "Generating: altera_merlin_master_agent"
2019.07.16.11:17:17 Info: system_bd: "Generating: altera_merlin_axi_master_ni"
2019.07.16.11:17:17 Info: system_bd: "Generating: altera_merlin_axi_slave_ni"
2019.07.16.11:17:17 Info: system_bd: "Generating: altera_merlin_slave_agent"
2019.07.16.11:17:17 Info: system_bd: "Generating: altera_avalon_sc_fifo"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_zn255xi"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_jlajz7i"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_hy55ybi"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_ud7dcxq"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_2fdjoey"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_2sfvzsi"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_ifjucri"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_ojgycvi"
2019.07.16.11:17:17 Info: system_bd: "Generating: altera_merlin_traffic_limiter"
2019.07.16.11:17:17 Info: system_bd: "Generating: altera_merlin_burst_adapter"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_5nwlmuy"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_ehr42rq"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_iovyooq"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_fk5hakq"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_47fgbri"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_cmuyv5y"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_3l6vajq"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_imbpwqq"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_pdke4ry"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_jkqvu3i"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_35yalzy"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_wvauzsi"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_y55ibki"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_cidgwia"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_5h2wizi"
2019.07.16.11:17:17 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_4tfi4ky"
2019.07.16.11:17:17 Info: system_bd: "Generating: altera_merlin_width_adapter"
2019.07.16.11:17:17 Info: system_bd: "Generating: altera_avalon_st_handshake_clock_crosser"
2019.07.16.11:17:17 Info: system_bd: "Generating: altera_avalon_dc_fifo"
2019.07.16.11:17:17 Info: system_bd: "Generating: altera_avalon_st_pipeline_stage"
2019.07.16.11:17:18 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_25xtenq"
2019.07.16.11:17:18 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_hmqkkwi"
2019.07.16.11:17:18 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_e7v4oka"
2019.07.16.11:17:18 Info: system_bd: "Generating: system_bd_timing_adapter_181_4ceyadi"
2019.07.16.11:17:18 Info: system_bd: "Generating: system_bd_data_format_adapter_181_3mviboq"
2019.07.16.11:17:18 Info: system_bd: "Generating: system_bd_timing_adapter_181_3cdoppq"
2019.07.16.11:17:18 Info: system_bd: "Generating: system_bd_data_format_adapter_181_w5aogcy"
2019.07.16.11:17:18 Info: system_bd: "Generating: system_bd_altera_xcvr_native_a10_181_hechn7q"
2019.07.16.11:17:18 Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.16.11:17:18 Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.16.11:17:18 Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
2019.07.16.11:17:18 Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
2019.07.16.11:17:19 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
2019.07.16.11:17:19 Info: native_phy: Building configuration data for reconfiguration profile 0
2019.07.16.11:17:20 Info: system_bd: "Generating: jesd204_glue"
2019.07.16.11:17:20 Info: system_bd: "Generating: jesd204_soft_pcs_tx"
2019.07.16.11:17:20 Info: system_bd: "Generating: system_bd_alt_mem_asym_10_vay5xwy"
2019.07.16.11:17:20 Info: system_bd: "Generating: system_bd_altera_xcvr_native_a10_181_l7fzjpq"
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
2019.07.16.11:17:20 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
2019.07.16.11:17:20 Info: native_phy: Building configuration data for reconfiguration profile 0
2019.07.16.11:17:21 Info: system_bd: "Generating: jesd204_soft_pcs_rx"
2019.07.16.11:17:21 Info: system_bd: "Generating: altera_avalon_mm_bridge"
2019.07.16.11:17:21 Info: system_bd: "Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"
2019.07.16.11:17:21 Info: ioaux_soft_ram: Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'
2019.07.16.11:17:21 Info: ioaux_soft_ram:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0088_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8093_7834726532219996626.dir/0088_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]
2019.07.16.11:17:21 Info: ioaux_soft_ram: Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'
2019.07.16.11:17:21 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_cazrnua"
2019.07.16.11:17:21 Info: system_bd: "Generating: system_bd_altera_lvds_core20_181_tfp6o7q"
2019.07.16.11:17:21 Info: system_bd: "Generating: system_bd_altera_lvds_core20_181_y5hozjy"
2019.07.16.11:17:21 Info: system_bd: "Generating: system_bd_error_adapter_181_6bjmpii"
2019.07.16.11:17:21 Info: system_bd: "Generating: system_bd_error_adapter_181_zbwitoq"
2019.07.16.11:17:21 Info: system_bd: "Generating: system_bd_error_adapter_181_tmmt7mq"
2019.07.16.11:17:21 Info: system_bd: "Generating: system_bd_ram_2port_181_tvjdyoy"
2019.07.16.11:17:21 Info: system_bd: Done "<b>system_bd</b>" with 119 modules, 677 files
2019.07.16.11:17:22 Info: qsys-generate succeeded.
2019.07.16.11:17:22 Info: Finished: <b>Create HDL design files for synthesis</b>
