
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: div_i[1] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 ^ input external delay
     1    0.002716    0.031704    0.015330    1.015330 ^ div_i[1] (in)
                                                         div_i[1] (net)
                      0.031704    0.000000    1.015330 ^ input3/A (sky130_fd_sc_hd__buf_1)
     3    0.010610    0.212021    0.234974    1.250304 ^ input3/X (sky130_fd_sc_hd__buf_1)
                                                         net3 (net)
                      0.212021    0.000094    1.250398 ^ _097_/A (sky130_fd_sc_hd__nor3_1)
     2    0.004678    0.085997    0.167058    1.417456 v _097_/Y (sky130_fd_sc_hd__nor3_1)
                                                         _054_ (net)
                      0.085997    0.000040    1.417496 v _098_/B (sky130_fd_sc_hd__or2_1)
     3    0.009296    0.153922    0.534788    1.952285 v _098_/X (sky130_fd_sc_hd__or2_1)
                                                         _055_ (net)
                      0.153922    0.000041    1.952326 v _099_/B (sky130_fd_sc_hd__xor2_1)
     1    0.002420    0.099462    0.291261    2.243587 v _099_/X (sky130_fd_sc_hd__xor2_1)
                                                         _056_ (net)
                      0.099462    0.000012    2.243599 v _100_/D (sky130_fd_sc_hd__or4_4)
     3    0.018928    0.201287    0.935812    3.179411 v _100_/X (sky130_fd_sc_hd__or4_4)
                                                         _057_ (net)
                      0.201461    0.000504    3.179915 v _115_/A1 (sky130_fd_sc_hd__o21bai_4)
     1    0.005942    0.157773    0.277139    3.457054 ^ _115_/Y (sky130_fd_sc_hd__o21bai_4)
                                                         net15 (net)
                      0.157773    0.000079    3.457133 ^ output15/A (sky130_fd_sc_hd__buf_6)
     1    0.034466    0.123507    0.263281    3.720414 ^ output15/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.123507    0.000272    3.720686 ^ div_ready_o (out)
                                              3.720686   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -3.720686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.029314   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 17 unclocked register/latch pins.
  _158_/CLK
  _159_/CLK
  _160_/CLK
  _161_/CLK
  _162_/CLK
  _163_/CLK
  _164_/CLK
  _165_/CLK
  _166_/CLK
  _167_/CLK
  _168_/CLK
  _169_/CLK
  _170_/CLK
  _171_/CLK
  _172_/CLK
  _173_/CLK
  _174_/GATE
Warning: There are 21 unconstrained endpoints.
  cycl_count_o[0]
  cycl_count_o[1]
  cycl_count_o[2]
  cycl_count_o[3]
  _158_/D
  _159_/D
  _160_/D
  _161_/D
  _162_/D
  _163_/D
  _164_/D
  _165_/D
  _166_/D
  _167_/D
  _168_/D
  _169_/D
  _170_/D
  _171_/D
  _172_/D
  _173_/D
  _174_/D
