Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_sherif_tb_behav xil_defaultlib.top_level_sherif_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 5 elements; expected 32 [C:/Repositories/EGRE_426/Project_3/top_level_sherif_tb.vhdl:25]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_sherif_tb in library work failed.
