Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue May 21 22:24:57 2024
| Host         : Tony-VPI4CJD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpt -pb xilinx_pcie_2_1_ep_7x_timing_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (4)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (4)
---------------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (3)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 3 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.619        0.000                      0                 7050        0.044        0.000                      0                 7050        0.000        0.000                       0                  2746  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk                  {0.000 5.000}        10.000          100.000         
txoutclk_x1y0            {0.000 5.000}        10.000          100.000         
  clk_125mhz_x1y0        {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x1y0  {0.000 4.000}        8.000           125.000         
  clk_250mhz_x1y0        {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x1y0  {0.000 2.000}        4.000           250.000         
  mmcm_fb                {0.000 5.000}        10.000          100.000         
  userclk1               {0.000 2.000}        4.000           250.000         
  userclk2               {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                        9.029        0.000                      0                   28        0.172        0.000                      0                   28        4.358        0.000                       0                    43  
txoutclk_x1y0                                                                                                                                                              3.000        0.000                       0                     3  
  clk_125mhz_x1y0              4.961        0.000                      0                  914        0.071        0.000                      0                  914        2.286        0.000                       0                   400  
    clk_125mhz_mux_x1y0        4.612        0.000                      0                 3204        0.061        0.000                      0                 3204        3.358        0.000                       0                  1480  
  clk_250mhz_x1y0                                                                                                                                                          2.591        0.000                       0                     2  
    clk_250mhz_mux_x1y0        0.619        0.000                      0                 3204        0.061        0.000                      0                 3204        0.000        0.000                       0                  1480  
  mmcm_fb                                                                                                                                                                  8.929        0.000                       0                     2  
  userclk1                     1.376        0.000                      0                  466        0.044        0.000                      0                  466        0.080        0.000                       0                    19  
  userclk2                     3.846        0.000                      0                 2413        0.062        0.000                      0                 2413        3.600        0.000                       0                   797  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x1y0  clk_125mhz_x1y0            5.630        0.000                      0                   18        0.292        0.000                      0                   18  
clk_250mhz_mux_x1y0  clk_125mhz_x1y0            1.510        0.000                      0                   18        0.101        0.000                      0                   18  
clk_125mhz_x1y0      clk_125mhz_mux_x1y0        6.349        0.000                      0                    5        0.303        0.000                      0                    5  
clk_125mhz_x1y0      clk_250mhz_mux_x1y0        2.229        0.000                      0                    5        0.112        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  userclk2           userclk2                 6.985        0.000                      0                    2        0.407        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               userclk2                                  
(none)                                    clk_125mhz_mux_x1y0  
(none)               clk_250mhz_mux_x1y0  clk_125mhz_mux_x1y0  
(none)               clk_125mhz_mux_x1y0  clk_125mhz_x1y0      
(none)               clk_250mhz_mux_x1y0  clk_125mhz_x1y0      
(none)                                    clk_250mhz_mux_x1y0  
(none)               clk_125mhz_mux_x1y0  clk_250mhz_mux_x1y0  
(none)               clk_125mhz_mux_x1y0  clk_250mhz_x1y0      
(none)               clk_250mhz_mux_x1y0  clk_250mhz_x1y0      
(none)                                    userclk2             
(none)               clk_125mhz_mux_x1y0  userclk2             
(none)               clk_250mhz_mux_x1y0  userclk2             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_125mhz_mux_x1y0                       
(none)               clk_250mhz_mux_x1y0                       
(none)               mmcm_fb                                   
(none)               sys_clk                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.019     4.374    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.657     6.124    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y115       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y115       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.124 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.124    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y115       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.886    13.304    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.519    14.906    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y115       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.218    16.124    
                         clock uncertainty           -0.035    16.088    
    SLICE_X216Y115       FDRE (Setup_fdre_C_D)        0.064    16.152    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.152    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.019     4.374    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.663     6.130    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y144       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y144       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.130 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.130    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X212Y144       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.886    13.304    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.524    14.911    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y144       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.219    16.130    
                         clock uncertainty           -0.035    16.094    
    SLICE_X212Y144       FDRE (Setup_fdre_C_D)        0.064    16.158    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.158    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.019     4.374    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.664     6.131    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y107       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y107       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.131 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.131    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y107       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.886    13.304    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.524    14.911    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y107       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.220    16.131    
                         clock uncertainty           -0.035    16.095    
    SLICE_X216Y107       FDRE (Setup_fdre_C_D)        0.064    16.159    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.159    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.019     4.374    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.665     6.132    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y105       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y105       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.132 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.132    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.886    13.304    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.525    14.912    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.220    16.132    
                         clock uncertainty           -0.035    16.096    
    SLICE_X216Y105       FDRE (Setup_fdre_C_D)        0.064    16.160    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.160    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.019     4.374    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.655     6.122    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y132       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y132       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.122 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.122    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y132       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.886    13.304    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.517    14.904    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y132       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.218    16.122    
                         clock uncertainty           -0.035    16.086    
    SLICE_X216Y132       FDRE (Setup_fdre_C_D)        0.064    16.150    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.150    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.019     4.374    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.655     6.122    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y117       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y117       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.122 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.122    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.886    13.304    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.517    14.904    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.218    16.122    
                         clock uncertainty           -0.035    16.086    
    SLICE_X216Y117       FDRE (Setup_fdre_C_D)        0.064    16.150    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.150    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.019     4.374    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.656     6.123    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y133       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y133       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.123 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.123    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y133       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.886    13.304    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.518    14.905    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y133       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.218    16.123    
                         clock uncertainty           -0.035    16.087    
    SLICE_X216Y133       FDRE (Setup_fdre_C_D)        0.064    16.151    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.019     4.374    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.654     6.121    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y131       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y131       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.121 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.121    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.886    13.304    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.516    14.903    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.218    16.121    
                         clock uncertainty           -0.035    16.085    
    SLICE_X216Y131       FDRE (Setup_fdre_C_D)        0.064    16.149    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.149    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.019     4.374    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.665     6.132    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y105       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y105       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     6.869 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.869    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X216Y105       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.886    13.304    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.525    14.912    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y105       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.220    16.132    
                         clock uncertainty           -0.035    16.096    
    SLICE_X216Y105       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    16.060    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           2.019     4.374    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.467 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.655     6.122    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y132       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y132       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     6.859 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.859    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X216Y132       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.886    13.304    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.387 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.517    14.904    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y132       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.218    16.122    
                         clock uncertainty           -0.035    16.086    
    SLICE_X216Y132       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    16.050    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  9.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.903     1.344    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.758     2.128    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y107       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y107       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.399 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.399    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y107       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.987     1.719    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.981     2.730    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y107       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.602     2.128    
    SLICE_X216Y107       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.903     1.344    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.757     2.127    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y144       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y144       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.398 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.398    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X212Y144       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.987     1.719    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.980     2.729    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y144       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.602     2.127    
    SLICE_X212Y144       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.226    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.903     1.344    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.754     2.124    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y133       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y133       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.395 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.395    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y133       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.987     1.719    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.975     2.724    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y133       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.600     2.124    
    SLICE_X216Y133       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.223    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.903     1.344    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.752     2.122    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y131       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y131       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.393 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.393    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y131       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.987     1.719    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.973     2.722    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y131       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.600     2.122    
    SLICE_X216Y131       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.221    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.903     1.344    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.753     2.123    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y132       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y132       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.394 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.394    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y132       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.987     1.719    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.974     2.723    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y132       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.600     2.123    
    SLICE_X216Y132       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.222    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.903     1.344    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.755     2.125    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y115       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y115       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.396 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.396    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y115       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.987     1.719    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.976     2.725    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y115       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.600     2.125    
    SLICE_X216Y115       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.224    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.903     1.344    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.753     2.123    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y117       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y117       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.394 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.394    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y117       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.987     1.719    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.974     2.723    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y117       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.600     2.123    
    SLICE_X216Y117       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.222    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.903     1.344    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.759     2.129    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y105       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y105       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.400 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.400    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y105       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.987     1.719    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.982     2.731    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y105       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.602     2.129    
    SLICE_X216Y105       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.228    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.903     1.344    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.758     2.128    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y107       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y107       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.404 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.404    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X216Y107       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.987     1.719    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.981     2.730    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y107       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.602     2.128    
    SLICE_X216Y107       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.230    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.903     1.344    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.370 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.757     2.127    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y144       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y144       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.403 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.403    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X212Y144       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.987     1.719    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.749 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.980     2.729    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y144       SRLC32E                                      r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.602     2.127    
    SLICE_X212Y144       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.229    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y11  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y10  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y9   vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y8   vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X1Y2    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y4        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         10.000      8.592      IBUFDS_GTE2_X1Y5     refclk_ibuf/I
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X216Y133       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X216Y131       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y133       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y133       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y133       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y133       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y144       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y133       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y133       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y133       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y133       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x1y0
  To Clock:  txoutclk_x1y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x1y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X1Y11  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y5        vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3      vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3      vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        4.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.204ns (8.023%)  route 2.339ns (91.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X215Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y119       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         2.339     9.362    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.523    14.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                         clock pessimism              0.509    14.778    
                         clock uncertainty           -0.071    14.707    
    SLICE_X214Y140       FDRE (Setup_fdre_C_R)       -0.384    14.323    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.204ns (8.023%)  route 2.339ns (91.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X215Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y119       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         2.339     9.362    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.523    14.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/fsm_reg[1]/C
                         clock pessimism              0.509    14.778    
                         clock uncertainty           -0.071    14.707    
    SLICE_X214Y140       FDRE (Setup_fdre_C_R)       -0.384    14.323    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/load_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.204ns (8.023%)  route 2.339ns (91.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X215Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y119       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         2.339     9.362    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/load_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.523    14.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/load_cnt_reg[0]/C
                         clock pessimism              0.509    14.778    
                         clock uncertainty           -0.071    14.707    
    SLICE_X214Y140       FDRE (Setup_fdre_C_R)       -0.384    14.323    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/load_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/fsm_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.204ns (8.030%)  route 2.337ns (91.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X215Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y119       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         2.337     9.360    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/fsm_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.523    14.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/fsm_reg[0]/C
                         clock pessimism              0.509    14.778    
                         clock uncertainty           -0.071    14.707    
    SLICE_X215Y140       FDRE (Setup_fdre_C_R)       -0.384    14.323    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.204ns (8.030%)  route 2.337ns (91.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X215Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y119       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         2.337     9.360    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.523    14.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.509    14.778    
                         clock uncertainty           -0.071    14.707    
    SLICE_X215Y140       FDRE (Setup_fdre_C_R)       -0.384    14.323    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.204ns (8.030%)  route 2.337ns (91.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X215Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y119       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         2.337     9.360    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.523    14.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/C
                         clock pessimism              0.509    14.778    
                         clock uncertainty           -0.071    14.707    
    SLICE_X215Y140       FDRE (Setup_fdre_C_R)       -0.384    14.323    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.204ns (8.030%)  route 2.337ns (91.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X215Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y119       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         2.337     9.360    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.523    14.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.509    14.778    
                         clock uncertainty           -0.071    14.707    
    SLICE_X215Y140       FDRE (Setup_fdre_C_R)       -0.384    14.323    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.204ns (8.030%)  route 2.337ns (91.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X215Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y119       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         2.337     9.360    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.523    14.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism              0.509    14.778    
                         clock uncertainty           -0.071    14.707    
    SLICE_X215Y140       FDRE (Setup_fdre_C_R)       -0.384    14.323    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPDI[12]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.302ns (11.925%)  route 2.230ns (88.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.442ns = ( 14.442 - 8.000 ) 
    Source Clock Delay      (SCD):    7.004ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.837     7.004    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y98        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y98        FDRE (Prop_fdre_C_Q)         0.259     7.263 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/Q
                         net (fo=38, routed)          1.177     8.440    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg_n_0_[0]
    SLICE_X220Y100       LUT4 (Prop_lut4_I2_O)        0.043     8.483 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtx_channel.gtxe2_channel_i_i_10__2/O
                         net (fo=1, routed)           1.054     9.536    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/DRPDI[12]
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.696    14.442    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_dclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
                         clock pessimism              0.436    14.878    
                         clock uncertainty           -0.071    14.807    
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_DRPCLK_DRPDI[12])
                                                     -0.269    14.538    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPDI[11]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.302ns (12.125%)  route 2.189ns (87.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.442ns = ( 14.442 - 8.000 ) 
    Source Clock Delay      (SCD):    7.004ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.837     7.004    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y98        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y98        FDRE (Prop_fdre_C_Q)         0.259     7.263 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/Q
                         net (fo=38, routed)          1.169     8.432    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg_n_0_[0]
    SLICE_X220Y100       LUT4 (Prop_lut4_I2_O)        0.043     8.475 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtx_channel.gtxe2_channel_i_i_11__2/O
                         net (fo=1, routed)           1.020     9.495    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/DRPDI[11]
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.696    14.442    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_dclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
                         clock pessimism              0.436    14.878    
                         clock uncertainty           -0.071    14.807    
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_DRPCLK_DRPDI[11])
                                                     -0.269    14.538    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.157ns (39.394%)  route 0.242ns (60.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.760     2.942    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y100       FDRE (Prop_fdre_C_Q)         0.091     3.033 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/Q
                         net (fo=9, routed)           0.242     3.275    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2
    SLICE_X221Y99        LUT6 (Prop_lut6_I4_O)        0.066     3.341 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     3.341    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg[3]
    SLICE_X221Y99        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.055     3.604    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y99        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[3]/C
                         clock pessimism             -0.395     3.209    
    SLICE_X221Y99        FDRE (Hold_fdre_C_D)         0.061     3.270    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.207ns (46.911%)  route 0.234ns (53.089%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.760     2.942    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y100       FDRE (Prop_fdre_C_Q)         0.091     3.033 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/Q
                         net (fo=9, routed)           0.234     3.267    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2
    SLICE_X219Y99        LUT6 (Prop_lut6_I4_O)        0.066     3.333 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[6]_i_2__2/O
                         net (fo=1, routed)           0.000     3.333    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[6]_i_2__2_n_0
    SLICE_X219Y99        MUXF7 (Prop_muxf7_I0_O)      0.050     3.383 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[6]_i_1__2/O
                         net (fo=1, routed)           0.000     3.383    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[6]
    SLICE_X219Y99        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.055     3.604    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X219Y99        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[6]/C
                         clock pessimism             -0.395     3.209    
    SLICE_X219Y99        FDRE (Hold_fdre_C_D)         0.070     3.279    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           3.383    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y139       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     3.094    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[6]
    SLICE_X221Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.980     3.529    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[6]/C
                         clock pessimism             -0.590     2.939    
    SLICE_X221Y139       FDRE (Hold_fdre_C_D)         0.049     2.988    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.756     2.938    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X219Y112       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y112       FDRE (Prop_fdre_C_Q)         0.100     3.038 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1_reg[13]/Q
                         net (fo=1, routed)           0.055     3.093    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1[13]
    SLICE_X219Y112       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.978     3.527    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X219Y112       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism             -0.589     2.938    
    SLICE_X219Y112       FDRE (Hold_fdre_C_D)         0.047     2.985    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.760     2.942    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y100       FDRE (Prop_fdre_C_Q)         0.100     3.042 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.097    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.983     3.532    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.590     2.942    
    SLICE_X217Y100       FDRE (Hold_fdre_C_D)         0.047     2.989    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y139       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.094    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[0]
    SLICE_X221Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.980     3.529    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism             -0.590     2.939    
    SLICE_X221Y139       FDRE (Hold_fdre_C_D)         0.047     2.986    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y139       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     3.094    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[5]
    SLICE_X221Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.980     3.529    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X221Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[5]/C
                         clock pessimism             -0.590     2.939    
    SLICE_X221Y139       FDRE (Hold_fdre_C_D)         0.047     2.986    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.749     2.931    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X219Y128       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y128       FDRE (Prop_fdre_C_Q)         0.100     3.031 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     3.086    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1[1]
    SLICE_X219Y128       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.970     3.519    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X219Y128       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[1]/C
                         clock pessimism             -0.588     2.931    
    SLICE_X219Y128       FDRE (Hold_fdre_C_D)         0.047     2.978    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.812     2.994    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X219Y98        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y98        FDRE (Prop_fdre_C_Q)         0.100     3.094 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.149    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1[0]
    SLICE_X219Y98        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.055     3.604    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X219Y98        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism             -0.610     2.994    
    SLICE_X219Y98        FDRE (Hold_fdre_C_D)         0.047     3.041    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.812     2.994    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y99        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y99        FDRE (Prop_fdre_C_Q)         0.100     3.094 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.149    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1
    SLICE_X217Y99        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.055     3.604    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y99        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.610     2.994    
    SLICE_X217Y99        FDRE (Hold_fdre_C_D)         0.047     3.041    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x1y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y11  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X1Y2    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y10  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y9   vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y8   vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.408         8.000       6.591      BUFGCTRL_X0Y2        vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/I
Min Period        n/a     BUFGCTRL/I0           n/a            1.408         8.000       6.591      BUFGCTRL_X0Y0        vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3      vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X219Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[2]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X221Y142       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3      vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y142       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y142       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y139       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y139       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y140       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[10]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y140       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[10]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[11]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[11]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y141       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y142       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y142       vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_125mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        4.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 1.243ns (39.929%)  route 1.870ns (60.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns = ( 14.257 - 8.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.836     7.003    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXVALID)
                                                      1.009     8.012 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXVALID
                         net (fo=2, routed)           0.933     8.945    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_0
    SLICE_X214Y127       LUT6 (Prop_lut6_I1_O)        0.043     8.988 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_5__2/O
                         net (fo=3, routed)           0.587     9.575    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_1
    SLICE_X214Y123       LUT4 (Prop_lut4_I1_O)        0.054     9.629 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3/O
                         net (fo=1, routed)           0.351     9.979    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3_n_0
    SLICE_X214Y123       LUT6 (Prop_lut6_I1_O)        0.137    10.116 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000    10.116    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X214Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.511    14.257    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X214Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C
                         clock pessimism              0.509    14.766    
                         clock uncertainty           -0.071    14.695    
    SLICE_X214Y123       FDRE (Setup_fdre_C_D)        0.034    14.729    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns = ( 14.227 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X199Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481    14.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X199Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg/C
                         clock pessimism              0.509    14.736    
                         clock uncertainty           -0.071    14.665    
    SLICE_X199Y105       FDRE (Setup_fdre_C_R)       -0.387    14.278    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns = ( 14.227 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X199Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481    14.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X199Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/C
                         clock pessimism              0.509    14.736    
                         clock uncertainty           -0.071    14.665    
    SLICE_X199Y105       FDRE (Setup_fdre_C_R)       -0.387    14.278    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns = ( 14.227 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X199Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481    14.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X199Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/C
                         clock pessimism              0.509    14.736    
                         clock uncertainty           -0.071    14.665    
    SLICE_X199Y105       FDRE (Setup_fdre_C_R)       -0.387    14.278    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.204ns (8.064%)  route 2.326ns (91.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 14.225 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.326     9.349    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479    14.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/C
                         clock pessimism              0.509    14.734    
                         clock uncertainty           -0.071    14.663    
    SLICE_X193Y104       FDRE (Setup_fdre_C_R)       -0.387    14.276    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.204ns (8.064%)  route 2.326ns (91.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 14.225 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.326     9.349    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479    14.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]/C
                         clock pessimism              0.509    14.734    
                         clock uncertainty           -0.071    14.663    
    SLICE_X193Y104       FDRE (Setup_fdre_C_R)       -0.387    14.276    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.204ns (8.064%)  route 2.326ns (91.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 14.225 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.326     9.349    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479    14.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]/C
                         clock pessimism              0.509    14.734    
                         clock uncertainty           -0.071    14.663    
    SLICE_X193Y104       FDRE (Setup_fdre_C_R)       -0.387    14.276    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.204ns (8.064%)  route 2.326ns (91.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 14.225 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.326     9.349    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479    14.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/C
                         clock pessimism              0.509    14.734    
                         clock uncertainty           -0.071    14.663    
    SLICE_X193Y104       FDRE (Setup_fdre_C_R)       -0.387    14.276    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.204ns (8.086%)  route 2.319ns (91.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 14.225 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.319     9.342    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X191Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479    14.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X191Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[2]/C
                         clock pessimism              0.509    14.734    
                         clock uncertainty           -0.071    14.663    
    SLICE_X191Y103       FDRE (Setup_fdre_C_R)       -0.387    14.276    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns = ( 14.227 - 8.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X198Y105       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481    14.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X198Y105       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/C
                         clock pessimism              0.509    14.736    
                         clock uncertainty           -0.071    14.665    
    SLICE_X198Y105       FDSE (Setup_fdse_C_S)       -0.364    14.301    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.301    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  4.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.100ns (17.138%)  route 0.484ns (82.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.749     2.931    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X214Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y121       FDRE (Prop_fdre_C_Q)         0.100     3.031 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.484     3.515    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_6[0]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHARISK[0])
                                                      0.479     3.454    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[9]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.107ns (18.385%)  route 0.475ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.759     2.941    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X216Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y104       FDRE (Prop_fdre_C_Q)         0.107     3.048 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[9]/Q
                         net (fo=1, routed)           0.475     3.523    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_5[9]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[9])
                                                      0.487     3.462    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.100ns (17.198%)  route 0.481ns (82.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.754     2.936    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X214Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y116       FDRE (Prop_fdre_C_Q)         0.100     3.036 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.481     3.517    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_4[8]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[8])
                                                      0.475     3.450    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.091ns (15.316%)  route 0.503ns (84.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X214Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y110       FDRE (Prop_fdre_C_Q)         0.091     3.030 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[1]/Q
                         net (fo=1, routed)           0.503     3.533    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_5[1]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[1])
                                                      0.490     3.465    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[6]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.091ns (16.165%)  route 0.472ns (83.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.749     2.931    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X214Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y121       FDRE (Prop_fdre_C_Q)         0.091     3.022 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[6]/Q
                         net (fo=1, routed)           0.472     3.494    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/Q[6]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[6])
                                                      0.450     3.425    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[6]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.100ns (17.197%)  route 0.482ns (82.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.753     2.935    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X214Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y117       FDRE (Prop_fdre_C_Q)         0.100     3.035 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[6]/Q
                         net (fo=1, routed)           0.482     3.517    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_4[6]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[6])
                                                      0.469     3.444    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.091ns (15.874%)  route 0.482ns (84.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.759     2.941    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X214Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y104       FDRE (Prop_fdre_C_Q)         0.091     3.032 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.482     3.514    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_13[1]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3STATUS[1])
                                                      0.465     3.440    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[5]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.091ns (15.704%)  route 0.488ns (84.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.759     2.941    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X215Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y106       FDRE (Prop_fdre_C_Q)         0.091     3.032 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/Q
                         net (fo=1, routed)           0.488     3.520    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_5[5]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[5])
                                                      0.470     3.445    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.100ns (17.047%)  route 0.487ns (82.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.751     2.933    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X214Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y119       FDRE (Prop_fdre_C_Q)         0.100     3.033 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[0]/Q
                         net (fo=1, routed)           0.487     3.520    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_4[0]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[0])
                                                      0.469     3.444    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHANISALIGNED
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.091ns (15.995%)  route 0.478ns (84.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.747     2.929    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X217Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y123       FDRE (Prop_fdre_C_Q)         0.091     3.020 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/Q
                         net (fo=1, routed)           0.478     3.498    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_chanisaligned
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHANISALIGNED
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHANISALIGNED)
                                                      0.447     3.422    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x1y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         8.000       4.000      PCIE_X1Y0            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X1Y9   vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[4]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x1y0
  To Clock:  clk_250mhz_x1y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x1y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408         4.000       2.591      BUFGCTRL_X0Y0    vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X0Y3  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_250mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 1.243ns (39.929%)  route 1.870ns (60.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns = ( 10.257 - 4.000 ) 
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.836     7.003    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXVALID)
                                                      1.009     8.012 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXVALID
                         net (fo=2, routed)           0.933     8.945    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_0
    SLICE_X214Y127       LUT6 (Prop_lut6_I1_O)        0.043     8.988 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_5__2/O
                         net (fo=3, routed)           0.587     9.575    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_1
    SLICE_X214Y123       LUT4 (Prop_lut4_I1_O)        0.054     9.629 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3/O
                         net (fo=1, routed)           0.351     9.979    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3_n_0
    SLICE_X214Y123       LUT6 (Prop_lut6_I1_O)        0.137    10.116 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000    10.116    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X214Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.511    10.257    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X214Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C
                         clock pessimism              0.509    10.766    
                         clock uncertainty           -0.065    10.701    
    SLICE_X214Y123       FDRE (Setup_fdre_C_D)        0.034    10.735    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns = ( 10.227 - 4.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X199Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481    10.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X199Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg/C
                         clock pessimism              0.509    10.736    
                         clock uncertainty           -0.065    10.671    
    SLICE_X199Y105       FDRE (Setup_fdre_C_R)       -0.387    10.284    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg
  -------------------------------------------------------------------
                         required time                         10.284    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns = ( 10.227 - 4.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X199Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481    10.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X199Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/C
                         clock pessimism              0.509    10.736    
                         clock uncertainty           -0.065    10.671    
    SLICE_X199Y105       FDRE (Setup_fdre_C_R)       -0.387    10.284    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg
  -------------------------------------------------------------------
                         required time                         10.284    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns = ( 10.227 - 4.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X199Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481    10.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X199Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/C
                         clock pessimism              0.509    10.736    
                         clock uncertainty           -0.065    10.671    
    SLICE_X199Y105       FDRE (Setup_fdre_C_R)       -0.387    10.284    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg
  -------------------------------------------------------------------
                         required time                         10.284    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.204ns (8.064%)  route 2.326ns (91.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 10.225 - 4.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.326     9.349    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479    10.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/C
                         clock pessimism              0.509    10.734    
                         clock uncertainty           -0.065    10.669    
    SLICE_X193Y104       FDRE (Setup_fdre_C_R)       -0.387    10.282    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.282    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.204ns (8.064%)  route 2.326ns (91.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 10.225 - 4.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.326     9.349    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479    10.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]/C
                         clock pessimism              0.509    10.734    
                         clock uncertainty           -0.065    10.669    
    SLICE_X193Y104       FDRE (Setup_fdre_C_R)       -0.387    10.282    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         10.282    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.204ns (8.064%)  route 2.326ns (91.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 10.225 - 4.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.326     9.349    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479    10.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]/C
                         clock pessimism              0.509    10.734    
                         clock uncertainty           -0.065    10.669    
    SLICE_X193Y104       FDRE (Setup_fdre_C_R)       -0.387    10.282    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.282    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.204ns (8.064%)  route 2.326ns (91.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 10.225 - 4.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.326     9.349    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479    10.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X193Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/C
                         clock pessimism              0.509    10.734    
                         clock uncertainty           -0.065    10.669    
    SLICE_X193Y104       FDRE (Setup_fdre_C_R)       -0.387    10.282    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         10.282    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.204ns (8.086%)  route 2.319ns (91.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns = ( 10.225 - 4.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.319     9.342    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X191Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479    10.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X191Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[2]/C
                         clock pessimism              0.509    10.734    
                         clock uncertainty           -0.065    10.669    
    SLICE_X191Y103       FDRE (Setup_fdre_C_R)       -0.387    10.282    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.282    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns = ( 10.227 - 4.000 ) 
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X198Y105       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481    10.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X198Y105       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/C
                         clock pessimism              0.509    10.736    
                         clock uncertainty           -0.065    10.671    
    SLICE_X198Y105       FDSE (Setup_fdse_C_S)       -0.364    10.307    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         10.307    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  0.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.100ns (17.138%)  route 0.484ns (82.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.749     2.931    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X214Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y121       FDRE (Prop_fdre_C_Q)         0.100     3.031 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.484     3.515    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_6[0]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHARISK[0])
                                                      0.479     3.454    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[9]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.107ns (18.385%)  route 0.475ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.759     2.941    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X216Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y104       FDRE (Prop_fdre_C_Q)         0.107     3.048 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[9]/Q
                         net (fo=1, routed)           0.475     3.523    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_5[9]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[9])
                                                      0.487     3.462    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.100ns (17.198%)  route 0.481ns (82.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.754     2.936    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X214Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y116       FDRE (Prop_fdre_C_Q)         0.100     3.036 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.481     3.517    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_4[8]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[8])
                                                      0.475     3.450    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.091ns (15.316%)  route 0.503ns (84.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X214Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y110       FDRE (Prop_fdre_C_Q)         0.091     3.030 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[1]/Q
                         net (fo=1, routed)           0.503     3.533    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_5[1]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[1])
                                                      0.490     3.465    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[6]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.091ns (16.165%)  route 0.472ns (83.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.749     2.931    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X214Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y121       FDRE (Prop_fdre_C_Q)         0.091     3.022 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[6]/Q
                         net (fo=1, routed)           0.472     3.494    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/Q[6]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[6])
                                                      0.450     3.425    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[6]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.100ns (17.197%)  route 0.482ns (82.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.753     2.935    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X214Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y117       FDRE (Prop_fdre_C_Q)         0.100     3.035 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[6]/Q
                         net (fo=1, routed)           0.482     3.517    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_4[6]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[6])
                                                      0.469     3.444    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.091ns (15.874%)  route 0.482ns (84.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.759     2.941    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X214Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y104       FDRE (Prop_fdre_C_Q)         0.091     3.032 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.482     3.514    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_13[1]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3STATUS[1])
                                                      0.465     3.440    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[5]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.091ns (15.704%)  route 0.488ns (84.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.759     2.941    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X215Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y106       FDRE (Prop_fdre_C_Q)         0.091     3.032 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/Q
                         net (fo=1, routed)           0.488     3.520    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_5[5]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[5])
                                                      0.470     3.445    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.100ns (17.047%)  route 0.487ns (82.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.751     2.933    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X214Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y119       FDRE (Prop_fdre_C_Q)         0.100     3.033 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[0]/Q
                         net (fo=1, routed)           0.487     3.520    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_4[0]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[0])
                                                      0.469     3.444    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHANISALIGNED
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.091ns (15.995%)  route 0.478ns (84.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.747     2.929    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X217Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y123       FDRE (Prop_fdre_C_Q)         0.091     3.020 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/Q
                         net (fo=1, routed)           0.478     3.498    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_chanisaligned
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHANISALIGNED
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHANISALIGNED)
                                                      0.447     3.422    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x1y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         4.000       0.000      PCIE_X1Y0            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y11  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y10  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X1Y9   vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X212Y99        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/ltssm_reg1_reg[4]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.527ns (24.920%)  route 1.588ns (75.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 10.291 - 4.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[7])
                                                      0.527     7.355 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[7]
                         net (fo=4, routed)           1.588     8.942    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/MIMRXWADDR[7]
    RAMB36_X13Y26        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.545    10.291    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y26        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.509    10.800    
                         clock uncertainty           -0.065    10.735    
    RAMB36_X13Y26        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416    10.319    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.518ns (25.086%)  route 1.547ns (74.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.289ns = ( 10.289 - 4.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[0])
                                                      0.518     7.346 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[0]
                         net (fo=4, routed)           1.547     8.893    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXWADDR[0]
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.543    10.289    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.509    10.798    
                         clock uncertainty           -0.065    10.733    
    RAMB36_X13Y23        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    10.317    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.317    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.526ns (25.811%)  route 1.512ns (74.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 10.291 - 4.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[0])
                                                      0.526     7.354 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[0]
                         net (fo=4, routed)           1.512     8.866    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/MIMRXWADDR[0]
    RAMB36_X13Y26        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.545    10.291    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y26        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.509    10.800    
                         clock uncertainty           -0.065    10.735    
    RAMB36_X13Y26        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    10.319    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.516ns (25.888%)  route 1.477ns (74.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.296ns = ( 10.296 - 4.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[7])
                                                      0.516     7.344 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[7]
                         net (fo=4, routed)           1.477     8.821    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXWADDR[7]
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.550    10.296    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.509    10.805    
                         clock uncertainty           -0.065    10.740    
    RAMB36_X13Y21        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416    10.324    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.324    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.516ns (26.140%)  route 1.458ns (73.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.289ns = ( 10.289 - 4.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[7])
                                                      0.516     7.344 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[7]
                         net (fo=4, routed)           1.458     8.802    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXWADDR[7]
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.543    10.289    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.509    10.798    
                         clock uncertainty           -0.065    10.733    
    RAMB36_X13Y23        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416    10.317    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.317    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.479ns (25.321%)  route 1.413ns (74.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.289ns = ( 10.289 - 4.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[10])
                                                      0.479     7.307 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[10]
                         net (fo=4, routed)           1.413     8.719    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXWADDR[10]
    RAMB36_X14Y25        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.543    10.289    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X14Y25        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.509    10.798    
                         clock uncertainty           -0.065    10.733    
    RAMB36_X14Y25        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    10.317    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.317    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.513ns (27.216%)  route 1.372ns (72.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.289ns = ( 10.289 - 4.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[4])
                                                      0.513     7.341 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[4]
                         net (fo=4, routed)           1.372     8.713    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXWADDR[4]
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.543    10.289    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y23        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.509    10.798    
                         clock uncertainty           -0.065    10.733    
    RAMB36_X13Y23        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    10.317    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.317    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.518ns (28.063%)  route 1.328ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.294ns = ( 10.294 - 4.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[0])
                                                      0.518     7.346 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[0]
                         net (fo=4, routed)           1.328     8.674    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/MIMTXWADDR[0]
    RAMB36_X13Y22        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.548    10.294    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y22        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.509    10.803    
                         clock uncertainty           -0.065    10.738    
    RAMB36_X13Y22        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    10.322    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.515ns (28.185%)  route 1.312ns (71.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.278ns = ( 10.278 - 4.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[2])
                                                      0.515     7.343 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[2]
                         net (fo=4, routed)           1.312     8.655    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/MIMRXRADDR[2]
    RAMB36_X13Y25        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.532    10.278    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y25        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509    10.787    
                         clock uncertainty           -0.065    10.723    
    RAMB36_X13Y25        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.416    10.307    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.307    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.515ns (28.106%)  route 1.317ns (71.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 10.293 - 4.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[9])
                                                      0.515     7.343 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[9]
                         net (fo=4, routed)           1.317     8.660    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXRADDR[9]
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.547    10.293    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.509    10.802    
                         clock uncertainty           -0.065    10.738    
    RAMB36_X13Y20        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    10.322    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  1.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.036ns (12.342%)  route 0.256ns (87.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     2.938    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[5])
                                                      0.036     2.974 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[5]
                         net (fo=4, routed)           0.256     3.229    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[5]
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.009     3.558    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y20        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.186    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.025ns (8.557%)  route 0.267ns (91.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     2.938    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[2])
                                                      0.025     2.963 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[2]
                         net (fo=4, routed)           0.267     3.230    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXWADDR[2]
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.008     3.557    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     3.002    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.185    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.042ns (14.171%)  route 0.254ns (85.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     2.938    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[8])
                                                      0.042     2.980 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[8]
                         net (fo=4, routed)           0.254     3.234    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[8]
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.009     3.558    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y20        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.186    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.025ns (8.095%)  route 0.284ns (91.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     2.938    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[2])
                                                      0.025     2.963 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[2]
                         net (fo=4, routed)           0.284     3.247    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[2]
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.009     3.558    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y20        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.186    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.046ns (10.738%)  route 0.382ns (89.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     2.938    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[56])
                                                      0.046     2.984 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[56]
                         net (fo=1, routed)           0.382     3.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/wdata[2]
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.009     3.558    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y20        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.299    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.023ns (5.413%)  route 0.402ns (94.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     2.938    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[30])
                                                      0.023     2.961 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[30]
                         net (fo=1, routed)           0.402     3.363    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/wdata[12]
    RAMB36_X13Y22        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.004     3.553    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y22        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     2.998    
    RAMB36_X13Y22        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     3.294    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.294    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.048ns (11.187%)  route 0.381ns (88.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     2.938    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[38])
                                                      0.048     2.986 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[38]
                         net (fo=1, routed)           0.381     3.367    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/wdata[2]
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.008     3.557    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     3.002    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.298    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.033ns (7.673%)  route 0.397ns (92.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     2.938    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[49])
                                                      0.033     2.971 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[49]
                         net (fo=1, routed)           0.397     3.368    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/wdata[13]
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.008     3.557    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     3.002    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     3.298    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.047ns (15.334%)  route 0.259ns (84.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     2.938    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[4])
                                                      0.047     2.985 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[4]
                         net (fo=4, routed)           0.259     3.244    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/MIMRXRADDR[4]
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.997     3.546    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     2.991    
    RAMB36_X13Y24        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     3.174    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.048ns (15.646%)  route 0.259ns (84.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     2.938    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[2])
                                                      0.048     2.986 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[2]
                         net (fo=4, routed)           0.259     3.244    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/MIMRXRADDR[2]
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.997     3.546    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y24        RAMB36E1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.555     2.991    
    RAMB36_X13Y24        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     3.174    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                2.000         4.000       2.000      PCIE_X1Y0        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X13Y24    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X13Y24    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X13Y25    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X13Y25    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X13Y26    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X13Y26    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X14Y25    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X14Y25    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X13Y23    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       4.000       209.360    MMCME2_ADV_X0Y3  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.480       0.080      PCIE_X1Y0        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.479       0.081      PCIE_X1Y0        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.473       0.087      PCIE_X1Y0        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.449       0.191      PCIE_X1Y0        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.449       0.191      PCIE_X1Y0        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.443       0.197      PCIE_X1Y0        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.953ns (24.050%)  route 3.010ns (75.950%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.224ns = ( 14.224 - 8.000 ) 
    Source Clock Delay      (SCD):    6.822ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.655     6.822    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X206Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y114       FDRE (Prop_fdre_C_Q)         0.204     7.026 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]/Q
                         net (fo=7, routed)           0.936     7.962    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Q[93]
    SLICE_X196Y110       LUT6 (Prop_lut6_I2_O)        0.126     8.088 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/new_pkt_len_carry_i_4/O
                         net (fo=2, routed)           0.453     8.540    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/DI[0]
    SLICE_X194Y109       LUT6 (Prop_lut6_I0_O)        0.043     8.583 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/new_pkt_len_carry_i_8/O
                         net (fo=1, routed)           0.000     8.583    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/S[0]
    SLICE_X194Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.842 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len_carry/CO[3]
                         net (fo=1, routed)           0.000     8.842    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len_carry_n_0
    SLICE_X194Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.953 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len_carry__0/O[0]
                         net (fo=2, routed)           0.445     9.398    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len[4]
    SLICE_X193Y108       LUT5 (Prop_lut5_I2_O)        0.124     9.522 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_7/O
                         net (fo=1, routed)           0.539    10.060    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_7_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I1_O)        0.043    10.103 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_6/O
                         net (fo=3, routed)           0.419    10.522    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg_0
    SLICE_X197Y109       LUT6 (Prop_lut6_I2_O)        0.043    10.565 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_i_1/O
                         net (fo=1, routed)           0.219    10.785    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_i_1_n_0
    SLICE_X197Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.478    14.224    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X197Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg/C
                         clock pessimism              0.509    14.733    
                         clock uncertainty           -0.071    14.662    
    SLICE_X197Y109       FDRE (Setup_fdre_C_D)       -0.031    14.631    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.953ns (25.763%)  route 2.746ns (74.237%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.224ns = ( 14.224 - 8.000 ) 
    Source Clock Delay      (SCD):    6.822ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.655     6.822    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X206Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y114       FDRE (Prop_fdre_C_Q)         0.204     7.026 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]/Q
                         net (fo=7, routed)           0.936     7.962    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Q[93]
    SLICE_X196Y110       LUT6 (Prop_lut6_I2_O)        0.126     8.088 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/new_pkt_len_carry_i_4/O
                         net (fo=2, routed)           0.453     8.540    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/DI[0]
    SLICE_X194Y109       LUT6 (Prop_lut6_I0_O)        0.043     8.583 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/new_pkt_len_carry_i_8/O
                         net (fo=1, routed)           0.000     8.583    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/S[0]
    SLICE_X194Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.842 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len_carry/CO[3]
                         net (fo=1, routed)           0.000     8.842    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len_carry_n_0
    SLICE_X194Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.953 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len_carry__0/O[0]
                         net (fo=2, routed)           0.445     9.398    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len[4]
    SLICE_X193Y108       LUT5 (Prop_lut5_I2_O)        0.124     9.522 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_7/O
                         net (fo=1, routed)           0.539    10.060    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_7_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I1_O)        0.043    10.103 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_6/O
                         net (fo=3, routed)           0.375    10.478    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_10_0
    SLICE_X196Y108       LUT6 (Prop_lut6_I0_O)        0.043    10.521 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/null_mux_sel_i_1/O
                         net (fo=1, routed)           0.000    10.521    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg_1
    SLICE_X196Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.478    14.224    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X196Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg/C
                         clock pessimism              0.509    14.733    
                         clock uncertainty           -0.071    14.662    
    SLICE_X196Y108       FDRE (Setup_fdre_C_D)        0.064    14.726    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_reg
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.953ns (26.347%)  route 2.664ns (73.653%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.224ns = ( 14.224 - 8.000 ) 
    Source Clock Delay      (SCD):    6.822ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.655     6.822    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X206Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y114       FDRE (Prop_fdre_C_Q)         0.204     7.026 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]/Q
                         net (fo=7, routed)           0.936     7.962    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Q[93]
    SLICE_X196Y110       LUT6 (Prop_lut6_I2_O)        0.126     8.088 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/new_pkt_len_carry_i_4/O
                         net (fo=2, routed)           0.453     8.540    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/DI[0]
    SLICE_X194Y109       LUT6 (Prop_lut6_I0_O)        0.043     8.583 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/new_pkt_len_carry_i_8/O
                         net (fo=1, routed)           0.000     8.583    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/S[0]
    SLICE_X194Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.842 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len_carry/CO[3]
                         net (fo=1, routed)           0.000     8.842    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len_carry_n_0
    SLICE_X194Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.953 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len_carry__0/O[0]
                         net (fo=2, routed)           0.445     9.398    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len[4]
    SLICE_X193Y108       LUT5 (Prop_lut5_I2_O)        0.124     9.522 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_7/O
                         net (fo=1, routed)           0.539    10.060    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_7_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I1_O)        0.043    10.103 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_6/O
                         net (fo=3, routed)           0.293    10.396    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_10_0
    SLICE_X196Y109       LUT6 (Prop_lut6_I5_O)        0.043    10.439 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tuser[21]_i_2/O
                         net (fo=1, routed)           0.000    10.439    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/D[0]
    SLICE_X196Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.478    14.224    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X196Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[21]/C
                         clock pessimism              0.509    14.733    
                         clock uncertainty           -0.071    14.662    
    SLICE_X196Y109       FDRE (Setup_fdre_C_D)        0.064    14.726    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[21]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.388ns (11.523%)  route 2.979ns (88.477%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 14.263 - 8.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.616     6.783    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y110       FDRE (Prop_fdre_C_Q)         0.259     7.042 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/Q
                         net (fo=60, routed)          1.078     8.120    vc707_pcie_ep_support_i/bbstub_m_axis_rx_tuser[14][0]
    SLICE_X202Y115       LUT3 (Prop_lut3_I1_O)        0.043     8.163 f  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9/O
                         net (fo=1, routed)           0.468     8.631    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9_n_0
    SLICE_X200Y114       LUT6 (Prop_lut6_I2_O)        0.043     8.674 r  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5/O
                         net (fo=5, routed)           0.348     9.022    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5_n_0
    SLICE_X197Y114       LUT5 (Prop_lut5_I4_O)        0.043     9.065 r  vc707_pcie_ep_support_i/pio_rx_sm_128.req_attr[1]_i_1/O
                         net (fo=31, routed)          1.085    10.150    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[0]_0[0]
    SLICE_X206Y115       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.517    14.263    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X206Y115       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[2]/C
                         clock pessimism              0.509    14.772    
                         clock uncertainty           -0.071    14.701    
    SLICE_X206Y115       FDRE (Setup_fdre_C_CE)      -0.201    14.500    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[2]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.388ns (11.523%)  route 2.979ns (88.477%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 14.263 - 8.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.616     6.783    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y110       FDRE (Prop_fdre_C_Q)         0.259     7.042 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/Q
                         net (fo=60, routed)          1.078     8.120    vc707_pcie_ep_support_i/bbstub_m_axis_rx_tuser[14][0]
    SLICE_X202Y115       LUT3 (Prop_lut3_I1_O)        0.043     8.163 f  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9/O
                         net (fo=1, routed)           0.468     8.631    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9_n_0
    SLICE_X200Y114       LUT6 (Prop_lut6_I2_O)        0.043     8.674 r  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5/O
                         net (fo=5, routed)           0.348     9.022    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5_n_0
    SLICE_X197Y114       LUT5 (Prop_lut5_I4_O)        0.043     9.065 r  vc707_pcie_ep_support_i/pio_rx_sm_128.req_attr[1]_i_1/O
                         net (fo=31, routed)          1.085    10.150    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[0]_0[0]
    SLICE_X206Y115       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.517    14.263    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X206Y115       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[7]/C
                         clock pessimism              0.509    14.772    
                         clock uncertainty           -0.071    14.701    
    SLICE_X206Y115       FDRE (Setup_fdre_C_CE)      -0.201    14.500    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[7]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_tag_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.388ns (11.523%)  route 2.979ns (88.477%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 14.263 - 8.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.616     6.783    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y110       FDRE (Prop_fdre_C_Q)         0.259     7.042 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/Q
                         net (fo=60, routed)          1.078     8.120    vc707_pcie_ep_support_i/bbstub_m_axis_rx_tuser[14][0]
    SLICE_X202Y115       LUT3 (Prop_lut3_I1_O)        0.043     8.163 f  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9/O
                         net (fo=1, routed)           0.468     8.631    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9_n_0
    SLICE_X200Y114       LUT6 (Prop_lut6_I2_O)        0.043     8.674 r  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5/O
                         net (fo=5, routed)           0.348     9.022    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5_n_0
    SLICE_X197Y114       LUT5 (Prop_lut5_I4_O)        0.043     9.065 r  vc707_pcie_ep_support_i/pio_rx_sm_128.req_attr[1]_i_1/O
                         net (fo=31, routed)          1.085    10.150    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[0]_0[0]
    SLICE_X206Y115       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_tag_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.517    14.263    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X206Y115       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_tag_reg[4]/C
                         clock pessimism              0.509    14.772    
                         clock uncertainty           -0.071    14.701    
    SLICE_X206Y115       FDRE (Setup_fdre_C_CE)      -0.201    14.500    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_tag_reg[4]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_tag_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.388ns (11.523%)  route 2.979ns (88.477%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 14.263 - 8.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.616     6.783    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y110       FDRE (Prop_fdre_C_Q)         0.259     7.042 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/Q
                         net (fo=60, routed)          1.078     8.120    vc707_pcie_ep_support_i/bbstub_m_axis_rx_tuser[14][0]
    SLICE_X202Y115       LUT3 (Prop_lut3_I1_O)        0.043     8.163 f  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9/O
                         net (fo=1, routed)           0.468     8.631    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9_n_0
    SLICE_X200Y114       LUT6 (Prop_lut6_I2_O)        0.043     8.674 r  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5/O
                         net (fo=5, routed)           0.348     9.022    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5_n_0
    SLICE_X197Y114       LUT5 (Prop_lut5_I4_O)        0.043     9.065 r  vc707_pcie_ep_support_i/pio_rx_sm_128.req_attr[1]_i_1/O
                         net (fo=31, routed)          1.085    10.150    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[0]_0[0]
    SLICE_X206Y115       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_tag_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.517    14.263    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X206Y115       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_tag_reg[5]/C
                         clock pessimism              0.509    14.772    
                         clock uncertainty           -0.071    14.701    
    SLICE_X206Y115       FDRE (Setup_fdre_C_CE)      -0.201    14.500    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_tag_reg[5]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_ep_reg/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.388ns (11.858%)  route 2.884ns (88.142%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 14.265 - 8.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.616     6.783    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y110       FDRE (Prop_fdre_C_Q)         0.259     7.042 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/Q
                         net (fo=60, routed)          1.078     8.120    vc707_pcie_ep_support_i/bbstub_m_axis_rx_tuser[14][0]
    SLICE_X202Y115       LUT3 (Prop_lut3_I1_O)        0.043     8.163 f  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9/O
                         net (fo=1, routed)           0.468     8.631    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9_n_0
    SLICE_X200Y114       LUT6 (Prop_lut6_I2_O)        0.043     8.674 r  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5/O
                         net (fo=5, routed)           0.348     9.022    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5_n_0
    SLICE_X197Y114       LUT5 (Prop_lut5_I4_O)        0.043     9.065 r  vc707_pcie_ep_support_i/pio_rx_sm_128.req_attr[1]_i_1/O
                         net (fo=31, routed)          0.989    10.055    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[0]_0[0]
    SLICE_X206Y113       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_ep_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.519    14.265    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X206Y113       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_ep_reg/C
                         clock pessimism              0.509    14.774    
                         clock uncertainty           -0.071    14.703    
    SLICE_X206Y113       FDRE (Setup_fdre_C_CE)      -0.201    14.502    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_ep_reg
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.388ns (11.858%)  route 2.884ns (88.142%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 14.265 - 8.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.616     6.783    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y110       FDRE (Prop_fdre_C_Q)         0.259     7.042 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/Q
                         net (fo=60, routed)          1.078     8.120    vc707_pcie_ep_support_i/bbstub_m_axis_rx_tuser[14][0]
    SLICE_X202Y115       LUT3 (Prop_lut3_I1_O)        0.043     8.163 f  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9/O
                         net (fo=1, routed)           0.468     8.631    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9_n_0
    SLICE_X200Y114       LUT6 (Prop_lut6_I2_O)        0.043     8.674 r  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5/O
                         net (fo=5, routed)           0.348     9.022    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5_n_0
    SLICE_X197Y114       LUT5 (Prop_lut5_I4_O)        0.043     9.065 r  vc707_pcie_ep_support_i/pio_rx_sm_128.req_attr[1]_i_1/O
                         net (fo=31, routed)          0.989    10.055    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[0]_0[0]
    SLICE_X206Y113       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.519    14.265    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X206Y113       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[5]/C
                         clock pessimism              0.509    14.774    
                         clock uncertainty           -0.071    14.703    
    SLICE_X206Y113       FDRE (Setup_fdre_C_CE)      -0.201    14.502    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[5]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.388ns (11.858%)  route 2.884ns (88.142%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.265ns = ( 14.265 - 8.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.616     6.783    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y110       FDRE (Prop_fdre_C_Q)         0.259     7.042 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[14]/Q
                         net (fo=60, routed)          1.078     8.120    vc707_pcie_ep_support_i/bbstub_m_axis_rx_tuser[14][0]
    SLICE_X202Y115       LUT3 (Prop_lut3_I1_O)        0.043     8.163 f  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9/O
                         net (fo=1, routed)           0.468     8.631    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_9_n_0
    SLICE_X200Y114       LUT6 (Prop_lut6_I2_O)        0.043     8.674 r  vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5/O
                         net (fo=5, routed)           0.348     9.022    vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state[1]_i_5_n_0
    SLICE_X197Y114       LUT5 (Prop_lut5_I4_O)        0.043     9.065 r  vc707_pcie_ep_support_i/pio_rx_sm_128.req_attr[1]_i_1/O
                         net (fo=31, routed)          0.989    10.055    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[0]_0[0]
    SLICE_X206Y113       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.519    14.265    app/PIO/PIO_EP_inst/EP_RX_inst/user_clk_out
    SLICE_X206Y113       FDRE                                         r  app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[6]/C
                         clock pessimism              0.509    14.774    
                         clock uncertainty           -0.071    14.703    
    SLICE_X206Y113       FDRE (Setup_fdre_C_CE)      -0.201    14.502    app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_rid_reg[6]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  4.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[84]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.100ns (20.615%)  route 0.385ns (79.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X207Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y102       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[52]/Q
                         net (fo=1, routed)           0.385     3.424    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[84]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[84]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.979     3.528    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.577     2.951    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[84])
                                                      0.411     3.362    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[85]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.100ns (20.446%)  route 0.389ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X207Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y102       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[53]/Q
                         net (fo=1, routed)           0.389     3.428    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[85]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[85]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.979     3.528    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.577     2.951    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[85])
                                                      0.412     3.363    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.363    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[42]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.118ns (19.486%)  route 0.488ns (80.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.725     2.907    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X200Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y118       FDRE (Prop_fdre_C_Q)         0.118     3.025 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[74]/Q
                         net (fo=1, routed)           0.488     3.513    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[42]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[42]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.979     3.528    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.555     2.973    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[42])
                                                      0.473     3.446    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[88]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.100ns (20.615%)  route 0.385ns (79.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X207Y101       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y101       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[56]/Q
                         net (fo=1, routed)           0.385     3.424    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[88]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[88]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.979     3.528    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.577     2.951    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[88])
                                                      0.405     3.356    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.356    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[44]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.100ns (17.416%)  route 0.474ns (82.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.750     2.932    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X207Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y117       FDRE (Prop_fdre_C_Q)         0.100     3.032 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[76]/Q
                         net (fo=1, routed)           0.474     3.506    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[44]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[44]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.979     3.528    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.577     2.951    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[44])
                                                      0.486     3.437    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[41]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.118ns (21.318%)  route 0.436ns (78.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.748     2.930    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X204Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y119       FDRE (Prop_fdre_C_Q)         0.118     3.048 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[73]/Q
                         net (fo=1, routed)           0.436     3.484    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[41]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[41]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.979     3.528    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.555     2.973    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[41])
                                                      0.440     3.413    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[56]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.100ns (15.848%)  route 0.531ns (84.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.727     2.909    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X203Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y116       FDRE (Prop_fdre_C_Q)         0.100     3.009 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[88]/Q
                         net (fo=1, routed)           0.531     3.540    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[56]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[56]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.979     3.528    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.555     2.973    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[56])
                                                      0.491     3.464    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rrem_prev_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.501ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.729     2.911    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X199Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rrem_prev_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y110       FDRE (Prop_fdre_C_Q)         0.100     3.011 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rrem_prev_reg[1]/Q
                         net (fo=1, routed)           0.055     3.066    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rrem_prev[1]
    SLICE_X198Y110       LUT6 (Prop_lut6_I5_O)        0.028     3.094 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[13]_i_1/O
                         net (fo=1, routed)           0.000     3.094    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[13]_i_1_n_0
    SLICE_X198Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.952     3.501    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]/C
                         clock pessimism             -0.579     2.922    
    SLICE_X198Y110       FDRE (Hold_fdre_C_D)         0.087     3.009    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[89]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.100ns (20.446%)  route 0.389ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X207Y101       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y101       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[57]/Q
                         net (fo=1, routed)           0.389     3.428    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[89]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[89]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.979     3.528    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.577     2.951    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[89])
                                                      0.390     3.341    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[64]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.118ns (17.725%)  route 0.548ns (82.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.727     2.909    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X198Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y113       FDRE (Prop_fdre_C_Q)         0.118     3.027 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[32]/Q
                         net (fo=1, routed)           0.548     3.575    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[64]
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[64]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.979     3.528    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.555     2.973    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[64])
                                                      0.511     3.484    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000         8.000       4.000      PCIE_X1Y0        vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X11Y22    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X11Y22    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_io_mem/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X12Y21    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X12Y21    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem32/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X12Y22    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X12Y22    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem64/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X11Y21    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X11Y21    app/PIO/PIO_EP_inst/EP_MEM_inst/EP_MEM_inst/ep_mem_erom/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408         8.000       6.591      BUFGCTRL_X0Y1    vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/I
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X188Y111   user_lnk_up_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X188Y111   user_lnk_up_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X188Y113   app/PIO/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X188Y113   app/PIO/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X189Y112   app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X189Y112   app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X186Y112   app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X186Y112   app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X189Y112   app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X189Y112   app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X47Y133    user_clk_heartbeat_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X47Y133    user_clk_heartbeat_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X47Y135    user_clk_heartbeat_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X47Y135    user_clk_heartbeat_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X47Y135    user_clk_heartbeat_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X47Y135    user_clk_heartbeat_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X47Y136    user_clk_heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X47Y136    user_clk_heartbeat_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X47Y136    user_clk_heartbeat_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X47Y136    user_clk_heartbeat_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        5.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.204ns (10.467%)  route 1.745ns (89.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_pclk_in
    SLICE_X214Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y110       FDRE (Prop_fdre_C_Q)         0.204     7.032 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.745     8.777    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X218Y138       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.521    14.267    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y138       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.302    14.569    
                         clock uncertainty           -0.071    14.498    
    SLICE_X218Y138       FDRE (Setup_fdre_C_D)       -0.091    14.407    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.204ns (13.308%)  route 1.329ns (86.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 14.259 - 8.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_pclk_in
    SLICE_X214Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y110       FDRE (Prop_fdre_C_Q)         0.204     7.032 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.329     8.361    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X216Y128       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.513    14.259    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y128       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.302    14.561    
                         clock uncertainty           -0.071    14.490    
    SLICE_X216Y128       FDRE (Setup_fdre_C_D)       -0.058    14.432    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.223ns (16.469%)  route 1.131ns (83.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 14.262 - 8.000 ) 
    Source Clock Delay      (SCD):    6.822ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.655     6.822    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X215Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y116       FDRE (Prop_fdre_C_Q)         0.223     7.045 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           1.131     8.176    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst
    SLICE_X215Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.516    14.262    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X215Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism              0.302    14.564    
                         clock uncertainty           -0.071    14.493    
    SLICE_X215Y119       FDRE (Setup_fdre_C_D)       -0.022    14.471    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.223ns (17.106%)  route 1.081ns (82.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    6.823ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.656     6.823    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y116       FDRE (Prop_fdre_C_Q)         0.223     7.046 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.081     8.127    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.521    14.267    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.569    
                         clock uncertainty           -0.071    14.498    
    SLICE_X214Y113       FDRE (Setup_fdre_C_D)       -0.019    14.479    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.223ns (17.508%)  route 1.051ns (82.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 14.262 - 8.000 ) 
    Source Clock Delay      (SCD):    6.821ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.654     6.821    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y131       FDRE (Prop_fdre_C_Q)         0.223     7.044 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.051     8.095    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X218Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.516    14.262    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.564    
                         clock uncertainty           -0.071    14.493    
    SLICE_X218Y130       FDRE (Setup_fdre_C_D)       -0.019    14.474    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.223ns (17.494%)  route 1.052ns (82.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 14.259 - 8.000 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.650     6.817    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X221Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y121       FDRE (Prop_fdre_C_Q)         0.223     7.040 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=3, routed)           1.052     8.092    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QRST_DRP_START
    SLICE_X219Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.513    14.259    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X219Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.561    
                         clock uncertainty           -0.071    14.490    
    SLICE_X219Y121       FDRE (Setup_fdre_C_D)       -0.019    14.471    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.204ns (16.620%)  route 1.023ns (83.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_pclk_in
    SLICE_X214Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y110       FDRE (Prop_fdre_C_Q)         0.204     7.032 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.023     8.055    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.525    14.271    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.302    14.573    
                         clock uncertainty           -0.071    14.502    
    SLICE_X216Y102       FDRE (Setup_fdre_C_D)       -0.063    14.439    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.223ns (17.884%)  route 1.024ns (82.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    6.827ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.660     6.827    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y113       FDRE (Prop_fdre_C_Q)         0.223     7.050 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.024     8.074    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_X16
    SLICE_X218Y111       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.521    14.267    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y111       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.302    14.569    
                         clock uncertainty           -0.071    14.498    
    SLICE_X218Y111       FDRE (Setup_fdre_C_D)       -0.031    14.467    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.223ns (17.747%)  route 1.034ns (82.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.665     6.832    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y104       FDRE (Prop_fdre_C_Q)         0.223     7.055 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.034     8.089    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.525    14.271    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.573    
                         clock uncertainty           -0.071    14.502    
    SLICE_X216Y102       FDRE (Setup_fdre_C_D)        0.000    14.502    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.223ns (17.917%)  route 1.022ns (82.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    6.824ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.657     6.824    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y114       FDRE (Prop_fdre_C_Q)         0.223     7.047 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           1.022     8.069    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X216Y112       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.521    14.267    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y112       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.302    14.569    
                         clock uncertainty           -0.071    14.498    
    SLICE_X216Y112       FDRE (Setup_fdre_C_D)       -0.010    14.488    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  6.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.107ns (18.540%)  route 0.470ns (81.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.760     2.942    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y101       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y101       FDRE (Prop_fdre_C_Q)         0.107     3.049 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.470     3.519    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.983     3.532    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.301     3.231    
    SLICE_X217Y100       FDRE (Hold_fdre_C_D)        -0.004     3.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.100ns (16.195%)  route 0.517ns (83.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y139       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.517     3.556    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X218Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.980     3.529    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.301     3.228    
    SLICE_X218Y139       FDRE (Hold_fdre_C_D)         0.033     3.261    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.100ns (15.985%)  route 0.526ns (84.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.759     2.941    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y104       FDRE (Prop_fdre_C_Q)         0.100     3.041 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.526     3.567    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.983     3.532    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.231    
    SLICE_X216Y102       FDRE (Hold_fdre_C_D)         0.040     3.271    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.118ns (18.677%)  route 0.514ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y139       FDRE (Prop_fdre_C_Q)         0.118     3.057 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.514     3.571    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RATE_DRP_X16
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.301     3.229    
    SLICE_X215Y140       FDRE (Hold_fdre_C_D)         0.041     3.270    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.100ns (15.850%)  route 0.531ns (84.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.755     2.937    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y113       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.531     3.568    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_X16
    SLICE_X218Y111       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.980     3.529    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y111       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.301     3.228    
    SLICE_X218Y111       FDRE (Hold_fdre_C_D)         0.038     3.266    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.118ns (18.832%)  route 0.509ns (81.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y138       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y138       FDRE (Prop_fdre_C_Q)         0.118     3.057 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.509     3.566    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.229    
    SLICE_X215Y140       FDRE (Hold_fdre_C_D)         0.032     3.261    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.100ns (15.829%)  route 0.532ns (84.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.752     2.934    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y131       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.532     3.566    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X218Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.972     3.521    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.220    
    SLICE_X218Y130       FDRE (Hold_fdre_C_D)         0.041     3.261    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.100ns (14.278%)  route 0.600ns (85.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.759     2.941    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y104       FDRE (Prop_fdre_C_Q)         0.100     3.041 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.600     3.641    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_X16
    SLICE_X217Y99        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.055     3.604    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y99        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.301     3.303    
    SLICE_X217Y99        FDRE (Hold_fdre_C_D)         0.032     3.335    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.100ns (15.738%)  route 0.535ns (84.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.752     2.934    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y131       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.535     3.569    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X217Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.972     3.521    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.301     3.220    
    SLICE_X217Y130       FDRE (Hold_fdre_C_D)         0.043     3.263    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.100ns (15.933%)  route 0.528ns (84.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.755     2.937    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y114       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.528     3.565    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X216Y112       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.978     3.527    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y112       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.301     3.226    
    SLICE_X216Y112       FDRE (Hold_fdre_C_D)         0.032     3.258    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        1.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        1.949ns  (logic 0.204ns (10.467%)  route 1.745ns (89.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    6.828ns = ( 10.828 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.661    10.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_pclk_in
    SLICE_X214Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y110       FDRE (Prop_fdre_C_Q)         0.204    11.032 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.745    12.777    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X218Y138       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.521    14.267    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y138       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.302    14.569    
                         clock uncertainty           -0.191    14.378    
    SLICE_X218Y138       FDRE (Setup_fdre_C_D)       -0.091    14.287    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        1.533ns  (logic 0.204ns (13.308%)  route 1.329ns (86.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 14.259 - 8.000 ) 
    Source Clock Delay      (SCD):    6.828ns = ( 10.828 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.661    10.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_pclk_in
    SLICE_X214Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y110       FDRE (Prop_fdre_C_Q)         0.204    11.032 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.329    12.361    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X216Y128       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.513    14.259    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y128       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.302    14.561    
                         clock uncertainty           -0.191    14.370    
    SLICE_X216Y128       FDRE (Setup_fdre_C_D)       -0.058    14.312    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        1.354ns  (logic 0.223ns (16.469%)  route 1.131ns (83.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 14.262 - 8.000 ) 
    Source Clock Delay      (SCD):    6.822ns = ( 10.822 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.655    10.822    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X215Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y116       FDRE (Prop_fdre_C_Q)         0.223    11.045 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           1.131    12.176    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst
    SLICE_X215Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.516    14.262    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X215Y119       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism              0.302    14.564    
                         clock uncertainty           -0.191    14.373    
    SLICE_X215Y119       FDRE (Setup_fdre_C_D)       -0.022    14.351    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        1.304ns  (logic 0.223ns (17.106%)  route 1.081ns (82.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    6.823ns = ( 10.823 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.656    10.823    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y116       FDRE (Prop_fdre_C_Q)         0.223    11.046 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.081    12.127    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.521    14.267    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.569    
                         clock uncertainty           -0.191    14.378    
    SLICE_X214Y113       FDRE (Setup_fdre_C_D)       -0.019    14.359    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        1.274ns  (logic 0.223ns (17.508%)  route 1.051ns (82.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 14.262 - 8.000 ) 
    Source Clock Delay      (SCD):    6.821ns = ( 10.821 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.654    10.821    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y131       FDRE (Prop_fdre_C_Q)         0.223    11.044 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.051    12.095    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X218Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.516    14.262    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.564    
                         clock uncertainty           -0.191    14.373    
    SLICE_X218Y130       FDRE (Setup_fdre_C_D)       -0.019    14.354    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        1.275ns  (logic 0.223ns (17.494%)  route 1.052ns (82.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 14.259 - 8.000 ) 
    Source Clock Delay      (SCD):    6.817ns = ( 10.817 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.650    10.817    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X221Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y121       FDRE (Prop_fdre_C_Q)         0.223    11.040 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=3, routed)           1.052    12.092    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QRST_DRP_START
    SLICE_X219Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.513    14.259    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X219Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.561    
                         clock uncertainty           -0.191    14.370    
    SLICE_X219Y121       FDRE (Setup_fdre_C_D)       -0.019    14.351    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        1.227ns  (logic 0.204ns (16.620%)  route 1.023ns (83.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.828ns = ( 10.828 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.661    10.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_pclk_in
    SLICE_X214Y110       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y110       FDRE (Prop_fdre_C_Q)         0.204    11.032 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.023    12.055    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.525    14.271    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.302    14.573    
                         clock uncertainty           -0.191    14.382    
    SLICE_X216Y102       FDRE (Setup_fdre_C_D)       -0.063    14.319    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        1.247ns  (logic 0.223ns (17.884%)  route 1.024ns (82.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    6.827ns = ( 10.827 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.660    10.827    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y113       FDRE (Prop_fdre_C_Q)         0.223    11.050 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.024    12.074    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_X16
    SLICE_X218Y111       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.521    14.267    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y111       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.302    14.569    
                         clock uncertainty           -0.191    14.378    
    SLICE_X218Y111       FDRE (Setup_fdre_C_D)       -0.031    14.347    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        1.257ns  (logic 0.223ns (17.747%)  route 1.034ns (82.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.832ns = ( 10.832 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.665    10.832    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y104       FDRE (Prop_fdre_C_Q)         0.223    11.055 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.034    12.089    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.525    14.271    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.302    14.573    
                         clock uncertainty           -0.191    14.382    
    SLICE_X216Y102       FDRE (Setup_fdre_C_D)        0.000    14.382    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        1.245ns  (logic 0.223ns (17.917%)  route 1.022ns (82.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    6.824ns = ( 10.824 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     9.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.657    10.824    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y114       FDRE (Prop_fdre_C_Q)         0.223    11.047 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           1.022    12.069    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X216Y112       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.521    14.267    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y112       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.302    14.569    
                         clock uncertainty           -0.191    14.378    
    SLICE_X216Y112       FDRE (Setup_fdre_C_D)       -0.010    14.368    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  2.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.107ns (18.540%)  route 0.470ns (81.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.760     2.942    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y101       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y101       FDRE (Prop_fdre_C_Q)         0.107     3.049 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.470     3.519    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.983     3.532    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y100       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.301     3.231    
                         clock uncertainty            0.191     3.422    
    SLICE_X217Y100       FDRE (Hold_fdre_C_D)        -0.004     3.418    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.418    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.100ns (16.195%)  route 0.517ns (83.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y139       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.517     3.556    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X218Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.980     3.529    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.301     3.228    
                         clock uncertainty            0.191     3.419    
    SLICE_X218Y139       FDRE (Hold_fdre_C_D)         0.033     3.452    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.100ns (15.985%)  route 0.526ns (84.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.759     2.941    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y104       FDRE (Prop_fdre_C_Q)         0.100     3.041 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.526     3.567    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.983     3.532    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.231    
                         clock uncertainty            0.191     3.422    
    SLICE_X216Y102       FDRE (Hold_fdre_C_D)         0.040     3.462    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.118ns (18.677%)  route 0.514ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y139       FDRE (Prop_fdre_C_Q)         0.118     3.057 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.514     3.571    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RATE_DRP_X16
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.301     3.229    
                         clock uncertainty            0.191     3.420    
    SLICE_X215Y140       FDRE (Hold_fdre_C_D)         0.041     3.461    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.100ns (15.850%)  route 0.531ns (84.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.755     2.937    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y113       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.531     3.568    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_X16
    SLICE_X218Y111       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.980     3.529    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y111       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.301     3.228    
                         clock uncertainty            0.191     3.419    
    SLICE_X218Y111       FDRE (Hold_fdre_C_D)         0.038     3.457    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.118ns (18.832%)  route 0.509ns (81.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y138       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y138       FDRE (Prop_fdre_C_Q)         0.118     3.057 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.509     3.566    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X215Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.229    
                         clock uncertainty            0.191     3.420    
    SLICE_X215Y140       FDRE (Hold_fdre_C_D)         0.032     3.452    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.100ns (15.829%)  route 0.532ns (84.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.752     2.934    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y131       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.532     3.566    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X218Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.972     3.521    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.301     3.220    
                         clock uncertainty            0.191     3.411    
    SLICE_X218Y130       FDRE (Hold_fdre_C_D)         0.041     3.452    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.100ns (14.278%)  route 0.600ns (85.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.759     2.941    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y104       FDRE (Prop_fdre_C_Q)         0.100     3.041 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.600     3.641    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_X16
    SLICE_X217Y99        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.055     3.604    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y99        FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.301     3.303    
                         clock uncertainty            0.191     3.494    
    SLICE_X217Y99        FDRE (Hold_fdre_C_D)         0.032     3.526    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.100ns (15.738%)  route 0.535ns (84.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.752     2.934    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X217Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y131       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.535     3.569    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X217Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.972     3.521    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.301     3.220    
                         clock uncertainty            0.191     3.411    
    SLICE_X217Y130       FDRE (Hold_fdre_C_D)         0.043     3.454    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.100ns (15.933%)  route 0.528ns (84.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.755     2.937    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y114       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.528     3.565    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X216Y112       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.978     3.527    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y112       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.301     3.226    
                         clock uncertainty            0.191     3.417    
    SLICE_X216Y112       FDRE (Hold_fdre_C_D)         0.032     3.449    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_125mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        6.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.223ns (16.993%)  route 1.089ns (83.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns = ( 14.266 - 8.000 ) 
    Source Clock Delay      (SCD):    6.826ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.659     6.826    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y113       FDRE (Prop_fdre_C_Q)         0.223     7.049 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.089     8.138    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.520    14.266    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    14.568    
                         clock uncertainty           -0.071    14.497    
    SLICE_X214Y114       FDRE (Setup_fdre_C_D)       -0.009    14.488    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.223ns (16.980%)  route 1.090ns (83.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 14.259 - 8.000 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.650     6.817    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X219Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y121       FDRE (Prop_fdre_C_Q)         0.223     7.040 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.090     8.130    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[0]
    SLICE_X220Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.513    14.259    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X220Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.302    14.561    
                         clock uncertainty           -0.071    14.490    
    SLICE_X220Y121       FDRE (Setup_fdre_C_D)        0.000    14.490    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.259ns (19.489%)  route 1.070ns (80.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.665     6.832    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y102       FDRE (Prop_fdre_C_Q)         0.259     7.091 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.070     8.161    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.525    14.271    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    14.573    
                         clock uncertainty           -0.071    14.502    
    SLICE_X216Y103       FDRE (Setup_fdre_C_D)        0.023    14.525    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.223ns (18.367%)  route 0.991ns (81.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 14.262 - 8.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.653     6.820    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y130       FDRE (Prop_fdre_C_Q)         0.223     7.043 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.991     8.034    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X218Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.516    14.262    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    14.564    
                         clock uncertainty           -0.071    14.493    
    SLICE_X218Y131       FDRE (Setup_fdre_C_D)       -0.009    14.484    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.223ns (19.064%)  route 0.947ns (80.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 14.268 - 8.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.662     6.829    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y140       FDRE (Prop_fdre_C_Q)         0.223     7.052 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.947     7.999    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.522    14.268    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    14.570    
                         clock uncertainty           -0.071    14.499    
    SLICE_X214Y139       FDRE (Setup_fdre_C_D)       -0.009    14.490    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  6.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.100ns (16.048%)  route 0.523ns (83.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.751     2.933    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y130       FDRE (Prop_fdre_C_Q)         0.100     3.033 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.523     3.556    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X218Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.973     3.522    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.221    
    SLICE_X218Y131       FDRE (Hold_fdre_C_D)         0.032     3.253    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.118ns (17.989%)  route 0.538ns (82.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.760     2.942    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y102       FDRE (Prop_fdre_C_Q)         0.118     3.060 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.538     3.598    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.982     3.531    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.230    
    SLICE_X216Y103       FDRE (Hold_fdre_C_D)         0.059     3.289    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.289    
                         arrival time                           3.598    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.100ns (15.754%)  route 0.535ns (84.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.758     2.940    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y140       FDRE (Prop_fdre_C_Q)         0.100     3.040 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.535     3.575    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.980     3.529    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.228    
    SLICE_X214Y139       FDRE (Hold_fdre_C_D)         0.032     3.260    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.100ns (15.168%)  route 0.559ns (84.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.749     2.931    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X219Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y121       FDRE (Prop_fdre_C_Q)         0.100     3.031 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.559     3.590    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[0]
    SLICE_X220Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.970     3.519    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X220Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.301     3.218    
    SLICE_X220Y121       FDRE (Hold_fdre_C_D)         0.040     3.258    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.590    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.259%)  route 0.555ns (84.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.755     2.937    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y113       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.555     3.592    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.977     3.526    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.225    
    SLICE_X214Y114       FDRE (Hold_fdre_C_D)         0.032     3.257    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_250mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        2.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.223ns (16.993%)  route 1.089ns (83.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns = ( 10.266 - 4.000 ) 
    Source Clock Delay      (SCD):    6.826ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.659     6.826    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y113       FDRE (Prop_fdre_C_Q)         0.223     7.049 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.089     8.138    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.520    10.266    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    10.568    
                         clock uncertainty           -0.191    10.377    
    SLICE_X214Y114       FDRE (Setup_fdre_C_D)       -0.009    10.368    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.223ns (16.980%)  route 1.090ns (83.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 10.259 - 4.000 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.650     6.817    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X219Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y121       FDRE (Prop_fdre_C_Q)         0.223     7.040 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.090     8.130    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[0]
    SLICE_X220Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.513    10.259    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X220Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.302    10.561    
                         clock uncertainty           -0.191    10.370    
    SLICE_X220Y121       FDRE (Setup_fdre_C_D)        0.000    10.370    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.370    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.259ns (19.489%)  route 1.070ns (80.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 10.271 - 4.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.665     6.832    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y102       FDRE (Prop_fdre_C_Q)         0.259     7.091 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.070     8.161    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.525    10.271    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    10.573    
                         clock uncertainty           -0.191    10.382    
    SLICE_X216Y103       FDRE (Setup_fdre_C_D)        0.023    10.405    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.405    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.223ns (18.367%)  route 0.991ns (81.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 10.262 - 4.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.653     6.820    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y130       FDRE (Prop_fdre_C_Q)         0.223     7.043 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.991     8.034    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X218Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.516    10.262    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    10.564    
                         clock uncertainty           -0.191    10.373    
    SLICE_X218Y131       FDRE (Setup_fdre_C_D)       -0.009    10.364    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.223ns (19.064%)  route 0.947ns (80.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 10.268 - 4.000 ) 
    Source Clock Delay      (SCD):    6.829ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.662     6.829    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y140       FDRE (Prop_fdre_C_Q)         0.223     7.052 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.947     7.999    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.522    10.268    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.302    10.570    
                         clock uncertainty           -0.191    10.379    
    SLICE_X214Y139       FDRE (Setup_fdre_C_D)       -0.009    10.370    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.370    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  2.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.100ns (16.048%)  route 0.523ns (83.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.751     2.933    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X218Y130       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y130       FDRE (Prop_fdre_C_Q)         0.100     3.033 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.523     3.556    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X218Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.973     3.522    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.221    
                         clock uncertainty            0.191     3.412    
    SLICE_X218Y131       FDRE (Hold_fdre_C_D)         0.032     3.444    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.118ns (17.989%)  route 0.538ns (82.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.760     2.942    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X216Y102       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y102       FDRE (Prop_fdre_C_Q)         0.118     3.060 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.538     3.598    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.982     3.531    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.230    
                         clock uncertainty            0.191     3.421    
    SLICE_X216Y103       FDRE (Hold_fdre_C_D)         0.059     3.480    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.598    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.100ns (15.754%)  route 0.535ns (84.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.758     2.940    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y140       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y140       FDRE (Prop_fdre_C_Q)         0.100     3.040 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.535     3.575    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.980     3.529    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y139       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.228    
                         clock uncertainty            0.191     3.419    
    SLICE_X214Y139       FDRE (Hold_fdre_C_D)         0.032     3.451    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.451    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.100ns (15.168%)  route 0.559ns (84.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.749     2.931    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X219Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y121       FDRE (Prop_fdre_C_Q)         0.100     3.031 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.559     3.590    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[0]
    SLICE_X220Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.970     3.519    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X220Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.301     3.218    
                         clock uncertainty            0.191     3.409    
    SLICE_X220Y121       FDRE (Hold_fdre_C_D)         0.040     3.449    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.590    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.259%)  route 0.555ns (84.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.755     2.937    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X214Y113       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y113       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.555     3.592    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.977     3.526    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X214Y114       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.225    
                         clock uncertainty            0.191     3.416    
    SLICE_X214Y114       FDRE (Hold_fdre_C_D)         0.032     3.448    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        6.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.266ns (35.839%)  route 0.476ns (64.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns = ( 14.227 - 8.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.618     6.785    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y106       FDRE (Prop_fdre_C_Q)         0.223     7.008 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.268     7.276    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst
    SLICE_X203Y106       LUT2 (Prop_lut2_I0_O)        0.043     7.319 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.209     7.527    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_or_hot_rst
    SLICE_X203Y105       FDPE                                         f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.481    14.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y105       FDPE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.534    14.761    
                         clock uncertainty           -0.071    14.690    
    SLICE_X203Y105       FDPE (Recov_fdpe_C_PRE)     -0.178    14.512    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.266ns (35.839%)  route 0.476ns (64.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns = ( 14.227 - 8.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.618     6.785    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y106       FDRE (Prop_fdre_C_Q)         0.223     7.008 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.268     7.276    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst
    SLICE_X203Y106       LUT2 (Prop_lut2_I0_O)        0.043     7.319 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.209     7.527    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_or_hot_rst
    SLICE_X203Y105       FDPE                                         f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     9.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349    12.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.481    14.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y105       FDPE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.534    14.761    
                         clock uncertainty           -0.071    14.690    
    SLICE_X203Y105       FDPE (Recov_fdpe_C_PRE)     -0.178    14.512    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  6.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.655%)  route 0.221ns (63.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.732     2.914    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y106       FDRE (Prop_fdre_C_Q)         0.100     3.014 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.131     3.145    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst
    SLICE_X203Y106       LUT2 (Prop_lut2_I0_O)        0.028     3.173 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.091     3.263    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_or_hot_rst
    SLICE_X203Y105       FDPE                                         f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.955     3.504    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y105       FDPE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.576     2.928    
    SLICE_X203Y105       FDPE (Remov_fdpe_C_PRE)     -0.072     2.856    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.655%)  route 0.221ns (63.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.732     2.914    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y106       FDRE (Prop_fdre_C_Q)         0.100     3.014 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.131     3.145    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst
    SLICE_X203Y106       LUT2 (Prop_lut2_I0_O)        0.028     3.173 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.091     3.263    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_or_hot_rst
    SLICE_X203Y105       FDPE                                         f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.955     3.504    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y105       FDPE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/C
                         clock pessimism             -0.576     2.928    
    SLICE_X203Y105       FDPE (Remov_fdpe_C_PRE)     -0.072     2.856    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.407    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.009ns  (logic 2.746ns (45.704%)  route 3.263ns (54.296%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.657     0.657 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           3.263     3.920    sys_rst_n_c
    AM39                 OBUF (Prop_obuf_I_O)         2.090     6.009 r  led_0_obuf/O
                         net (fo=0)                   0.000     6.009    led_0
    AM39                                                              r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 1.345ns (47.681%)  route 1.476ns (52.319%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           1.476     1.639    sys_rst_n_c
    AM39                 OBUF (Prop_obuf_I_O)         1.182     2.821 r  led_0_obuf/O
                         net (fo=0)                   0.000     2.821    led_0
    AM39                                                              r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  userclk2
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 2.431ns (28.830%)  route 6.001ns (71.170%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.619     6.786    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y105       FDPE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y105       FDPE (Prop_fdpe_C_Q)         0.204     6.990 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/Q
                         net (fo=433, routed)         1.960     8.950    vc707_pcie_ep_support_i/user_reset_out
    SLICE_X186Y124       LUT1 (Prop_lut1_I0_O)        0.126     9.076 r  vc707_pcie_ep_support_i/led_1_obuf_i_1/O
                         net (fo=1, routed)           4.041    13.117    I0
    AN39                 OBUF (Prop_obuf_I_O)         2.101    15.218 r  led_1_obuf/O
                         net (fo=0)                   0.000    15.218    led_1
    AN39                                                              r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_lnk_up_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.026ns  (logic 2.328ns (33.139%)  route 4.698ns (66.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.618     6.785    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y107       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_lnk_up_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y107       FDRE (Prop_fdre_C_Q)         0.223     7.008 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_lnk_up_int_reg/Q
                         net (fo=8, routed)           4.698    11.706    user_lnk_up
    AR37                 OBUF (Prop_obuf_I_O)         2.105    13.811 r  led_2_obuf/O
                         net (fo=0)                   0.000    13.811    led_2
    AR37                                                              r  led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_clk_heartbeat_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.641ns  (logic 2.337ns (64.197%)  route 1.304ns (35.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.544     6.711    user_clk
    SLICE_X47Y139        FDRE                                         r  user_clk_heartbeat_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y139        FDRE (Prop_fdre_C_Q)         0.223     6.934 r  user_clk_heartbeat_reg[25]/Q
                         net (fo=2, routed)           1.304     8.238    user_clk_heartbeat_reg[25]
    AT37                 OBUF (Prop_obuf_I_O)         2.114    10.352 r  led_3_obuf/O
                         net (fo=0)                   0.000    10.352    led_3
    AT37                                                              r  led_3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_clk_heartbeat_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.306ns (72.538%)  route 0.495ns (27.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.687     2.869    user_clk
    SLICE_X47Y139        FDRE                                         r  user_clk_heartbeat_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y139        FDRE (Prop_fdre_C_Q)         0.100     2.969 r  user_clk_heartbeat_reg[25]/Q
                         net (fo=2, routed)           0.495     3.464    user_clk_heartbeat_reg[25]
    AT37                 OBUF (Prop_obuf_I_O)         1.206     4.670 r  led_3_obuf/O
                         net (fo=0)                   0.000     4.670    led_3
    AT37                                                              r  led_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_lnk_up_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.783ns  (logic 1.297ns (34.294%)  route 2.486ns (65.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.731     2.913    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y107       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_lnk_up_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y107       FDRE (Prop_fdre_C_Q)         0.100     3.013 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_lnk_up_int_reg/Q
                         net (fo=8, routed)           2.486     5.499    user_lnk_up
    AR37                 OBUF (Prop_obuf_I_O)         1.197     6.696 r  led_2_obuf/O
                         net (fo=0)                   0.000     6.696    led_2
    AR37                                                              r  led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.600ns  (logic 1.350ns (29.348%)  route 3.250ns (70.652%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.732     2.914    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y105       FDPE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y105       FDPE (Prop_fdpe_C_Q)         0.091     3.005 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/Q
                         net (fo=433, routed)         1.131     4.136    vc707_pcie_ep_support_i/user_reset_out
    SLICE_X186Y124       LUT1 (Prop_lut1_I0_O)        0.066     4.202 r  vc707_pcie_ep_support_i/led_1_obuf_i_1/O
                         net (fo=1, routed)           2.119     6.321    I0
    AN39                 OBUF (Prop_obuf_I_O)         1.193     7.514 r  led_1_obuf/O
                         net (fo=0)                   0.000     7.514    led_1
    AN39                                                              r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_125mhz_mux_x1y0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 0.711ns (12.855%)  route 4.819ns (87.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.657     0.657 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           4.504     5.161    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/reset_n_reg1_reg
    SLICE_X203Y106       LUT1 (Prop_lut1_I0_O)        0.054     5.215 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pl_phy_lnk_up_q_i_1/O
                         net (fo=5, routed)           0.315     5.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg_0
    SLICE_X203Y108       FDCE                                         f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479     6.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X203Y108       FDCE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 0.711ns (12.855%)  route 4.819ns (87.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.657     0.657 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           4.504     5.161    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/reset_n_reg1_reg
    SLICE_X203Y106       LUT1 (Prop_lut1_I0_O)        0.054     5.215 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pl_phy_lnk_up_q_i_1/O
                         net (fo=5, routed)           0.315     5.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg_0
    SLICE_X203Y108       FDCE                                         f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479     6.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X203Y108       FDCE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.430ns  (logic 0.086ns (3.538%)  route 2.344ns (96.462%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           1.029     1.029    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_reg_0
    SLICE_X221Y116       LUT6 (Prop_lut6_I5_O)        0.043     1.072 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_i_2/O
                         net (fo=1, routed)           0.579     1.651    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     1.694 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.736     2.430    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X221Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.517     6.263    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/pipe_pclk_in
    SLICE_X221Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.426ns  (logic 0.086ns (3.544%)  route 2.340ns (96.456%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.788     0.788    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X221Y116       LUT6 (Prop_lut6_I5_O)        0.043     0.831 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_i_3/O
                         net (fo=1, routed)           0.710     1.541    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     1.584 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.842     2.426    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X221Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.523     6.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pipe_pclk_in
    SLICE_X221Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.336ns  (logic 0.086ns (3.682%)  route 2.250ns (96.318%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           1.029     1.029    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_reg_0
    SLICE_X221Y116       LUT6 (Prop_lut6_I5_O)        0.043     1.072 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_i_2/O
                         net (fo=1, routed)           0.579     1.651    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     1.694 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.642     2.336    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X221Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.523     6.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pipe_pclk_in
    SLICE_X221Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 0.234ns (10.361%)  route 2.024ns (89.639%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           1.087     1.087    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rx_elec_idle_wire_filter[0]
    SLICE_X214Y127       LUT6 (Prop_lut6_I4_O)        0.043     1.130 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_5__2/O
                         net (fo=3, routed)           0.587     1.717    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_1
    SLICE_X214Y123       LUT4 (Prop_lut4_I1_O)        0.054     1.771 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3/O
                         net (fo=1, routed)           0.351     2.121    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3_n_0
    SLICE_X214Y123       LUT6 (Prop_lut6_I1_O)        0.137     2.258 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000     2.258    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X214Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.511     6.257    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X214Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.207ns  (logic 0.086ns (3.897%)  route 2.121ns (96.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.788     0.788    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X221Y116       LUT6 (Prop_lut6_I5_O)        0.043     0.831 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_i_3/O
                         net (fo=1, routed)           0.710     1.541    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     1.584 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.623     2.207    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X220Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.517     6.263    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.109ns  (logic 0.086ns (4.077%)  route 2.023ns (95.923%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           1.029     1.029    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_reg_0
    SLICE_X221Y116       LUT6 (Prop_lut6_I5_O)        0.043     1.072 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_i_2/O
                         net (fo=1, routed)           0.579     1.651    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     1.694 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.415     2.109    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X218Y135       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.520     6.266    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X218Y135       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXDLYSRESETDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.081ns  (logic 0.043ns (2.066%)  route 2.038ns (97.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXDLYSRESETDONE
                         net (fo=1, routed)           1.157     1.157    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i_n_15
    SLICE_X220Y119       LUT4 (Prop_lut4_I1_O)        0.043     1.200 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/txdlysresetdone_0/O
                         net (fo=4, routed)           0.881     2.081    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXDLYSRESETDONE
    SLICE_X221Y135       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.520     6.266    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X221Y135       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.086ns (4.391%)  route 1.872ns (95.609%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.788     0.788    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X221Y116       LUT6 (Prop_lut6_I5_O)        0.043     0.831 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_i_3/O
                         net (fo=1, routed)           0.710     1.541    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     1.584 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.374     1.958    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X220Y134       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.519     6.265    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y134       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.000ns (0.000%)  route 0.232ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y9   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.232     0.232    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/QRST_CPLLLOCK[0]
    SLICE_X218Y115       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.976     3.525    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y115       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.000ns (0.000%)  route 0.237ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X1Y2    GTXE2_COMMON                 0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/QPLLLOCK
                         net (fo=5, routed)           0.237     0.237    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_QPLLLOCK
    SLICE_X221Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.970     3.519    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X221Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.000ns (0.000%)  route 0.245ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y9   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           0.245     0.245    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/PIPE_RXELECIDLE[0]
    SLICE_X217Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.974     3.523    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X217Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.000ns (0.000%)  route 0.257ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.257     0.257    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/QRST_CPLLLOCK[0]
    SLICE_X219Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.973     3.522    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X219Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.000ns (0.000%)  route 0.260ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.260     0.260    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/QRST_CPLLLOCK[0]
    SLICE_X216Y136       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.977     3.526    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y136       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.000ns (0.000%)  route 0.267ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           0.267     0.267    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/PIPE_RXELECIDLE[0]
    SLICE_X215Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.982     3.531    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X215Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.000ns (0.000%)  route 0.268ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.268     0.268    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/QRST_CPLLLOCK[0]
    SLICE_X219Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X219Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.000ns (0.000%)  route 0.284ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.284     0.284    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[3]_0[1]
    SLICE_X221Y121       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.970     3.519    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X221Y121       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.000ns (0.000%)  route 0.306ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X1Y2    GTXE2_COMMON                 0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/QPLLLOCK
                         net (fo=5, routed)           0.306     0.306    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_QPLLLOCK
    SLICE_X215Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.973     3.522    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.028ns (8.845%)  route 0.289ns (91.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.289     0.289    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg
    SLICE_X221Y132       LUT6 (Prop_lut6_I0_O)        0.028     0.317 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.000     0.317    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X221Y132       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.974     3.523    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X221Y132       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphinitdone_reg1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_125mhz_mux_x1y0

Max Delay          3204 Endpoints
Min Delay          3204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.113ns  (logic 1.243ns (39.929%)  route 1.870ns (60.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.836     7.003    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXVALID)
                                                      1.009     8.012 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXVALID
                         net (fo=2, routed)           0.933     8.945    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_0
    SLICE_X214Y127       LUT6 (Prop_lut6_I1_O)        0.043     8.988 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_5__2/O
                         net (fo=3, routed)           0.587     9.575    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_1
    SLICE_X214Y123       LUT4 (Prop_lut4_I1_O)        0.054     9.629 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3/O
                         net (fo=1, routed)           0.351     9.979    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3_n_0
    SLICE_X214Y123       LUT6 (Prop_lut6_I1_O)        0.137    10.116 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000    10.116    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X214Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.511     6.257    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X214Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.639ns  (logic 1.138ns (43.115%)  route 1.501ns (56.885%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.256ns
    Source Clock Delay      (SCD):    6.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.829     6.996    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXVALID)
                                                      1.009     8.005 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXVALID
                         net (fo=2, routed)           0.816     8.821    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/gt_rxvalid_1
    SLICE_X217Y126       LUT6 (Prop_lut6_I1_O)        0.043     8.864 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/gt_rxvalid_q_i_4/O
                         net (fo=3, routed)           0.454     9.318    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_2
    SLICE_X217Y124       LUT4 (Prop_lut4_I1_O)        0.043     9.361 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3__0/O
                         net (fo=1, routed)           0.232     9.593    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3__0_n_0
    SLICE_X217Y124       LUT6 (Prop_lut6_I1_O)        0.043     9.636 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1__0/O
                         net (fo=1, routed)           0.000     9.636    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X217Y124       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.510     6.256    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X217Y124       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.607ns  (logic 0.902ns (34.595%)  route 1.705ns (65.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.836     7.003    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     7.905 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=3, routed)           1.705     9.611    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.695     6.441    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.584ns  (logic 0.902ns (34.913%)  route 1.682ns (65.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.836     7.003    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902     7.905 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=3, routed)           1.682     9.587    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.695     6.441    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.519ns  (logic 0.902ns (35.810%)  route 1.617ns (64.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.836     7.003    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902     7.905 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=3, routed)           1.617     9.522    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.695     6.441    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txcompliance_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.625ns  (logic 0.370ns (14.095%)  route 2.255ns (85.905%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns
    Source Clock Delay      (SCD):    6.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.664     6.831    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_pclk_in
    SLICE_X221Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txcompliance_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y106       FDRE (Prop_fdre_C_Q)         0.204     7.035 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txcompliance_reg2_reg/Q
                         net (fo=6, routed)           0.702     7.737    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_0
    SLICE_X221Y116       LUT6 (Prop_lut6_I3_O)        0.123     7.860 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_i_3/O
                         net (fo=1, routed)           0.710     8.571    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     8.614 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.842     9.456    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X221Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.523     6.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pipe_pclk_in
    SLICE_X221Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.439ns  (logic 1.138ns (46.660%)  route 1.301ns (53.339%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.835     7.002    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXVALID)
                                                      1.009     8.011 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXVALID
                         net (fo=2, routed)           0.699     8.711    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/gt_rxvalid_3
    SLICE_X214Y107       LUT6 (Prop_lut6_I2_O)        0.043     8.754 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/gt_rxvalid_q_i_4__1/O
                         net (fo=3, routed)           0.244     8.997    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_2
    SLICE_X215Y106       LUT6 (Prop_lut6_I3_O)        0.043     9.040 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_2__2/O
                         net (fo=1, routed)           0.358     9.398    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_2__2_n_0
    SLICE_X215Y105       LUT6 (Prop_lut6_I0_O)        0.043     9.441 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1__2/O
                         net (fo=1, routed)           0.000     9.441    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X215Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.525     6.271    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X215Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X198Y105       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481     6.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X198Y105       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X198Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481     6.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X198Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[2]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X198Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481     6.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X198Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.718     2.900    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y123       FDRE (Prop_fdre_C_Q)         0.100     3.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.055    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1[0]
    SLICE_X195Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.938     3.487    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.719     2.901    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X203Y124       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y124       FDRE (Prop_fdre_C_Q)         0.100     3.001 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.056    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg1[0]
    SLICE_X203Y124       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.939     3.488    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X203Y124       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.720     2.902    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X197Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y121       FDRE (Prop_fdre_C_Q)         0.100     3.002 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     3.057    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1[1]
    SLICE_X197Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.941     3.490    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X197Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.723     2.905    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y118       FDRE (Prop_fdre_C_Q)         0.100     3.005 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     3.060    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg1[1]
    SLICE_X191Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.944     3.493    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.723     2.905    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y118       FDRE (Prop_fdre_C_Q)         0.100     3.005 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     3.060    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1[3]
    SLICE_X195Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.944     3.493    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.724     2.906    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y117       FDRE (Prop_fdre_C_Q)         0.100     3.006 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     3.061    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[3]
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.945     3.494    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.724     2.906    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y117       FDRE (Prop_fdre_C_Q)         0.100     3.006 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     3.061    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[4]
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.945     3.494    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.724     2.906    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y117       FDRE (Prop_fdre_C_Q)         0.100     3.006 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     3.061    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1[2]
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.945     3.494    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.725     2.907    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X193Y116       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y116       FDSE (Prop_fdse_C_Q)         0.100     3.007 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.062    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[0]
    SLICE_X193Y116       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.946     3.495    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X193Y116       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.725     2.907    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X193Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y116       FDRE (Prop_fdre_C_Q)         0.100     3.007 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     3.062    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[5]
    SLICE_X193Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.946     3.495    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X193Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_125mhz_x1y0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 0.223ns (4.752%)  route 4.470ns (95.248%))
  Logic Levels:           0  
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 8.663 - 4.000 ) 
    Source Clock Delay      (SCD):    6.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.651     6.818    vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y129       FDRE                                         r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y129       FDRE (Prop_fdre_C_Q)         0.223     7.041 f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           4.470    11.511    vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 fall edge)
                                                      4.000     4.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.314 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.877ns  (logic 0.100ns (3.476%)  route 2.777ns (96.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 6.519 - 4.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.750     2.932    vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y129       FDRE                                         r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y129       FDRE (Prop_fdre_C_Q)         0.100     3.032 f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.777     5.809    vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 fall edge)
                                                      4.000     4.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     4.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     5.016 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     5.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.887 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     6.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_125mhz_x1y0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 0.223ns (4.752%)  route 4.470ns (95.248%))
  Logic Levels:           0  
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 8.663 - 4.000 ) 
    Source Clock Delay      (SCD):    6.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.651     6.818    vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y129       FDRE                                         r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y129       FDRE (Prop_fdre_C_Q)         0.223     7.041 f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           4.470    11.511    vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 fall edge)
                                                      4.000     4.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     5.968 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.314 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349     8.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.877ns  (logic 0.100ns (3.476%)  route 2.777ns (96.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 6.519 - 4.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.750     2.932    vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y129       FDRE                                         r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y129       FDRE (Prop_fdre_C_Q)         0.100     3.032 f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.777     5.809    vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 fall edge)
                                                      4.000     4.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     4.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     5.016 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     5.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.887 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     6.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_250mhz_mux_x1y0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 0.711ns (12.855%)  route 4.819ns (87.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.657     0.657 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           4.504     5.161    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/reset_n_reg1_reg
    SLICE_X203Y106       LUT1 (Prop_lut1_I0_O)        0.054     5.215 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pl_phy_lnk_up_q_i_1/O
                         net (fo=5, routed)           0.315     5.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg_0
    SLICE_X203Y108       FDCE                                         f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479     6.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X203Y108       FDCE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 0.711ns (12.855%)  route 4.819ns (87.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.657     0.657 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           4.504     5.161    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/reset_n_reg1_reg
    SLICE_X203Y106       LUT1 (Prop_lut1_I0_O)        0.054     5.215 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pl_phy_lnk_up_q_i_1/O
                         net (fo=5, routed)           0.315     5.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg_0
    SLICE_X203Y108       FDCE                                         f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.479     6.225    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X203Y108       FDCE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.430ns  (logic 0.086ns (3.538%)  route 2.344ns (96.462%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           1.029     1.029    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_reg_0
    SLICE_X221Y116       LUT6 (Prop_lut6_I5_O)        0.043     1.072 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_i_2/O
                         net (fo=1, routed)           0.579     1.651    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     1.694 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.736     2.430    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X221Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.517     6.263    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/pipe_pclk_in
    SLICE_X221Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.426ns  (logic 0.086ns (3.544%)  route 2.340ns (96.456%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.788     0.788    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X221Y116       LUT6 (Prop_lut6_I5_O)        0.043     0.831 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_i_3/O
                         net (fo=1, routed)           0.710     1.541    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     1.584 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.842     2.426    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X221Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.523     6.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pipe_pclk_in
    SLICE_X221Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.336ns  (logic 0.086ns (3.682%)  route 2.250ns (96.318%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           1.029     1.029    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_reg_0
    SLICE_X221Y116       LUT6 (Prop_lut6_I5_O)        0.043     1.072 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_i_2/O
                         net (fo=1, routed)           0.579     1.651    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     1.694 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.642     2.336    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X221Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.523     6.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pipe_pclk_in
    SLICE_X221Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 0.234ns (10.361%)  route 2.024ns (89.639%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           1.087     1.087    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rx_elec_idle_wire_filter[0]
    SLICE_X214Y127       LUT6 (Prop_lut6_I4_O)        0.043     1.130 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_5__2/O
                         net (fo=3, routed)           0.587     1.717    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_1
    SLICE_X214Y123       LUT4 (Prop_lut4_I1_O)        0.054     1.771 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3/O
                         net (fo=1, routed)           0.351     2.121    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3_n_0
    SLICE_X214Y123       LUT6 (Prop_lut6_I1_O)        0.137     2.258 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000     2.258    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X214Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.511     6.257    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X214Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.207ns  (logic 0.086ns (3.897%)  route 2.121ns (96.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.788     0.788    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X221Y116       LUT6 (Prop_lut6_I5_O)        0.043     0.831 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_i_3/O
                         net (fo=1, routed)           0.710     1.541    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     1.584 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.623     2.207    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X220Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.517     6.263    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.109ns  (logic 0.086ns (4.077%)  route 2.023ns (95.923%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           1.029     1.029    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_reg_0
    SLICE_X221Y116       LUT6 (Prop_lut6_I5_O)        0.043     1.072 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_i_2/O
                         net (fo=1, routed)           0.579     1.651    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     1.694 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.415     2.109    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X218Y135       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.520     6.266    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X218Y135       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXDLYSRESETDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.081ns  (logic 0.043ns (2.066%)  route 2.038ns (97.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXDLYSRESETDONE
                         net (fo=1, routed)           1.157     1.157    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i_n_15
    SLICE_X220Y119       LUT4 (Prop_lut4_I1_O)        0.043     1.200 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/txdlysresetdone_0/O
                         net (fo=4, routed)           0.881     2.081    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXDLYSRESETDONE
    SLICE_X221Y135       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.520     6.266    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X221Y135       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.086ns (4.391%)  route 1.872ns (95.609%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.788     0.788    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X221Y116       LUT6 (Prop_lut6_I5_O)        0.043     0.831 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_i_3/O
                         net (fo=1, routed)           0.710     1.541    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     1.584 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.374     1.958    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X220Y134       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.519     6.265    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y134       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.000ns (0.000%)  route 0.232ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y9   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.232     0.232    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/QRST_CPLLLOCK[0]
    SLICE_X218Y115       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.976     3.525    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X218Y115       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.000ns (0.000%)  route 0.237ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X1Y2    GTXE2_COMMON                 0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/QPLLLOCK
                         net (fo=5, routed)           0.237     0.237    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_QPLLLOCK
    SLICE_X221Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.970     3.519    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X221Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.000ns (0.000%)  route 0.245ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y9   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           0.245     0.245    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/PIPE_RXELECIDLE[0]
    SLICE_X217Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.974     3.523    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X217Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.000ns (0.000%)  route 0.257ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.257     0.257    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/QRST_CPLLLOCK[0]
    SLICE_X219Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.973     3.522    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X219Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.000ns (0.000%)  route 0.260ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.260     0.260    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/QRST_CPLLLOCK[0]
    SLICE_X216Y136       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.977     3.526    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X216Y136       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.000ns (0.000%)  route 0.267ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           0.267     0.267    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/PIPE_RXELECIDLE[0]
    SLICE_X215Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.982     3.531    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X215Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.000ns (0.000%)  route 0.268ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.268     0.268    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/QRST_CPLLLOCK[0]
    SLICE_X219Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.981     3.530    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X219Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.000ns (0.000%)  route 0.284ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.284     0.284    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[3]_0[1]
    SLICE_X221Y121       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.970     3.519    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X221Y121       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.000ns (0.000%)  route 0.306ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_COMMON_X1Y2    GTXE2_COMMON                 0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/QPLLLOCK
                         net (fo=5, routed)           0.306     0.306    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_QPLLLOCK
    SLICE_X215Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.973     3.522    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y131       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/qplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.028ns (8.845%)  route 0.289ns (91.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.289     0.289    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg
    SLICE_X221Y132       LUT6 (Prop_lut6_I0_O)        0.028     0.317 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.000     0.317    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X221Y132       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.974     3.523    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pipe_pclk_in
    SLICE_X221Y132       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphinitdone_reg1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_250mhz_mux_x1y0

Max Delay          3204 Endpoints
Min Delay          3204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.113ns  (logic 1.243ns (39.929%)  route 1.870ns (60.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.836     7.003    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXVALID)
                                                      1.009     8.012 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXVALID
                         net (fo=2, routed)           0.933     8.945    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_0
    SLICE_X214Y127       LUT6 (Prop_lut6_I1_O)        0.043     8.988 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_5__2/O
                         net (fo=3, routed)           0.587     9.575    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_1
    SLICE_X214Y123       LUT4 (Prop_lut4_I1_O)        0.054     9.629 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3/O
                         net (fo=1, routed)           0.351     9.979    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3_n_0
    SLICE_X214Y123       LUT6 (Prop_lut6_I1_O)        0.137    10.116 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000    10.116    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X214Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.511     6.257    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X214Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.639ns  (logic 1.138ns (43.115%)  route 1.501ns (56.885%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.256ns
    Source Clock Delay      (SCD):    6.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.829     6.996    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXVALID)
                                                      1.009     8.005 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXVALID
                         net (fo=2, routed)           0.816     8.821    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/gt_rxvalid_1
    SLICE_X217Y126       LUT6 (Prop_lut6_I1_O)        0.043     8.864 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/gt_rxvalid_q_i_4/O
                         net (fo=3, routed)           0.454     9.318    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_2
    SLICE_X217Y124       LUT4 (Prop_lut4_I1_O)        0.043     9.361 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3__0/O
                         net (fo=1, routed)           0.232     9.593    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_3__0_n_0
    SLICE_X217Y124       LUT6 (Prop_lut6_I1_O)        0.043     9.636 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1__0/O
                         net (fo=1, routed)           0.000     9.636    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X217Y124       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.510     6.256    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X217Y124       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.607ns  (logic 0.902ns (34.595%)  route 1.705ns (65.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.836     7.003    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     7.905 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=3, routed)           1.705     9.611    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.695     6.441    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.584ns  (logic 0.902ns (34.913%)  route 1.682ns (65.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.836     7.003    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902     7.905 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=3, routed)           1.682     9.587    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.695     6.441    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.519ns  (logic 0.902ns (35.810%)  route 1.617ns (64.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns
    Source Clock Delay      (SCD):    7.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.836     7.003    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902     7.905 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=3, routed)           1.617     9.522    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.695     6.441    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txcompliance_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.625ns  (logic 0.370ns (14.095%)  route 2.255ns (85.905%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns
    Source Clock Delay      (SCD):    6.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.664     6.831    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_pclk_in
    SLICE_X221Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txcompliance_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y106       FDRE (Prop_fdre_C_Q)         0.204     7.035 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txcompliance_reg2_reg/Q
                         net (fo=6, routed)           0.702     7.737    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_0
    SLICE_X221Y116       LUT6 (Prop_lut6_I3_O)        0.123     7.860 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_i_3/O
                         net (fo=1, routed)           0.710     8.571    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_1
    SLICE_X221Y132       LUT6 (Prop_lut6_I5_O)        0.043     8.614 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.842     9.456    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X221Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.523     6.269    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pipe_pclk_in
    SLICE_X221Y109       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.439ns  (logic 1.138ns (46.660%)  route 1.301ns (53.339%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.835     7.002    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXVALID)
                                                      1.009     8.011 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXVALID
                         net (fo=2, routed)           0.699     8.711    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/gt_rxvalid_3
    SLICE_X214Y107       LUT6 (Prop_lut6_I2_O)        0.043     8.754 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/gt_rxvalid_q_i_4__1/O
                         net (fo=3, routed)           0.244     8.997    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_2
    SLICE_X215Y106       LUT6 (Prop_lut6_I3_O)        0.043     9.040 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_2__2/O
                         net (fo=1, routed)           0.358     9.398    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_2__2_n_0
    SLICE_X215Y105       LUT6 (Prop_lut6_I0_O)        0.043     9.441 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1__2/O
                         net (fo=1, routed)           0.000     9.441    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X215Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.525     6.271    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X215Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X198Y105       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481     6.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X198Y105       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X198Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481     6.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X198Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[2]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    6.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.652     6.819    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X217Y120       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y120       FDRE (Prop_fdre_C_Q)         0.204     7.023 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=859, routed)         2.343     9.366    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X198Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.481     6.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X198Y105       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.718     2.900    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y123       FDRE (Prop_fdre_C_Q)         0.100     3.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.055    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1[0]
    SLICE_X195Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.938     3.487    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y123       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.719     2.901    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X203Y124       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y124       FDRE (Prop_fdre_C_Q)         0.100     3.001 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.056    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg1[0]
    SLICE_X203Y124       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.939     3.488    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X203Y124       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.720     2.902    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X197Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y121       FDRE (Prop_fdre_C_Q)         0.100     3.002 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     3.057    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg1[1]
    SLICE_X197Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.941     3.490    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X197Y121       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.723     2.905    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y118       FDRE (Prop_fdre_C_Q)         0.100     3.005 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     3.060    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg1[1]
    SLICE_X191Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.944     3.493    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.723     2.905    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y118       FDRE (Prop_fdre_C_Q)         0.100     3.005 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     3.060    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1[3]
    SLICE_X195Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.944     3.493    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y118       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.724     2.906    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y117       FDRE (Prop_fdre_C_Q)         0.100     3.006 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     3.061    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[3]
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.945     3.494    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.724     2.906    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y117       FDRE (Prop_fdre_C_Q)         0.100     3.006 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     3.061    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[4]
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.945     3.494    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.724     2.906    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y117       FDRE (Prop_fdre_C_Q)         0.100     3.006 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     3.061    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1[2]
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.945     3.494    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X191Y117       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.725     2.907    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X193Y116       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y116       FDSE (Prop_fdse_C_Q)         0.100     3.007 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.062    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[0]
    SLICE_X193Y116       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.946     3.495    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X193Y116       FDSE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.725     2.907    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X193Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y116       FDRE (Prop_fdre_C_Q)         0.100     3.007 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     3.062    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[5]
    SLICE_X193Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.946     3.495    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X193Y116       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_250mhz_x1y0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.803ns  (logic 0.223ns (4.643%)  route 4.580ns (95.357%))
  Logic Levels:           0  
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 6.663 - 2.000 ) 
    Source Clock Delay      (SCD):    6.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.651     6.818    vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y129       FDRE                                         r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y129       FDRE (Prop_fdre_C_Q)         0.223     7.041 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           4.580    11.621    vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x1y0 fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.968 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.314 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     6.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.929ns  (logic 0.100ns (3.415%)  route 2.829ns (96.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 4.519 - 2.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.750     2.932    vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y129       FDRE                                         r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y129       FDRE (Prop_fdre_C_Q)         0.100     3.032 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.829     5.861    vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x1y0 fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     2.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     3.016 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     3.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.887 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     4.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_250mhz_x1y0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.803ns  (logic 0.223ns (4.643%)  route 4.580ns (95.357%))
  Logic Levels:           0  
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 6.663 - 2.000 ) 
    Source Clock Delay      (SCD):    6.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.651     6.818    vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y129       FDRE                                         r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y129       FDRE (Prop_fdre_C_Q)         0.223     7.041 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           4.580    11.621    vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x1y0 fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     3.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.968 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     5.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.314 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.349     6.663    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.929ns  (logic 0.100ns (3.415%)  route 2.829ns (96.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 4.519 - 2.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.750     2.932    vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y129       FDRE                                         r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y129       FDRE (Prop_fdre_C_Q)         0.100     3.032 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.829     5.861    vc707_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x1y0 fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     2.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     3.016 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     3.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.887 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.632     4.519    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  userclk2

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_phy_lnk_up_q_reg/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.615ns  (logic 0.711ns (12.660%)  route 4.904ns (87.340%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.657     0.657 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           4.504     5.161    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/reset_n_reg1_reg
    SLICE_X203Y106       LUT1 (Prop_lut1_I0_O)        0.054     5.215 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pl_phy_lnk_up_q_i_1/O
                         net (fo=5, routed)           0.400     5.615    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i_n_120
    SLICE_X203Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_phy_lnk_up_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.481     6.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_phy_lnk_up_q_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_lnk_up_int_reg/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.558ns  (logic 0.711ns (12.791%)  route 4.847ns (87.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.657     0.657 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           4.504     5.161    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/reset_n_reg1_reg
    SLICE_X203Y106       LUT1 (Prop_lut1_I0_O)        0.054     5.215 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pl_phy_lnk_up_q_i_1/O
                         net (fo=5, routed)           0.343     5.558    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i_n_120
    SLICE_X203Y107       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_lnk_up_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.480     6.226    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y107       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_lnk_up_int_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.471ns  (logic 0.711ns (12.992%)  route 4.761ns (87.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.657     0.657 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           4.504     5.161    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/reset_n_reg1_reg
    SLICE_X203Y106       LUT1 (Prop_lut1_I0_O)        0.054     5.215 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pl_phy_lnk_up_q_i_1/O
                         net (fo=5, routed)           0.256     5.471    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i_n_120
    SLICE_X203Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.480     6.226    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.413ns  (logic 0.700ns (12.930%)  route 4.713ns (87.070%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.657     0.657 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           4.504     5.161    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_rst_n
    SLICE_X203Y106       LUT2 (Prop_lut2_I1_O)        0.043     5.204 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.209     5.413    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_or_hot_rst
    SLICE_X203Y105       FDPE                                         f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.481     6.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y105       FDPE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.413ns  (logic 0.700ns (12.930%)  route 4.713ns (87.070%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.657     0.657 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           4.504     5.161    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_rst_n
    SLICE_X203Y106       LUT2 (Prop_lut2_I1_O)        0.043     5.204 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.209     5.413    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_or_hot_rst
    SLICE_X203Y105       FDPE                                         f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.481     6.227    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y105       FDPE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.484ns  (logic 0.043ns (2.898%)  route 1.441ns (97.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1                     0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                         net (fo=2, routed)           1.093     1.093    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_to_turnoff
    SLICE_X203Y106       LUT2 (Prop_lut2_I0_O)        0.043     1.136 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_i_1/O
                         net (fo=1, routed)           0.348     1.484    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_i_1_n_0
    SLICE_X202Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.480     6.226    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X202Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                            (internal pin)
  Destination:            app/PIO/PIO_TO_inst/cfg_turnoff_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.043ns (4.261%)  route 0.966ns (95.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1                     0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                         net (fo=2, routed)           0.966     0.966    vc707_pcie_ep_support_i/cfg_to_turnoff
    SLICE_X203Y110       LUT2 (Prop_lut2_I0_O)        0.043     1.009 r  vc707_pcie_ep_support_i/cfg_turnoff_ok_i_1/O
                         net (fo=1, routed)           0.000     1.009    app/PIO/PIO_TO_inst/cfg_turnoff_ok0
    SLICE_X203Y110       FDRE                                         r  app/PIO/PIO_TO_inst/cfg_turnoff_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.478     6.224    app/PIO/PIO_TO_inst/user_clk_out
    SLICE_X203Y110       FDRE                                         r  app/PIO/PIO_TO_inst/cfg_turnoff_ok_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                            (internal pin)
  Destination:            app/PIO/PIO_TO_inst/cfg_turnoff_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.028ns (4.635%)  route 0.576ns (95.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1                     0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                         net (fo=2, routed)           0.576     0.576    vc707_pcie_ep_support_i/cfg_to_turnoff
    SLICE_X203Y110       LUT2 (Prop_lut2_I0_O)        0.028     0.604 r  vc707_pcie_ep_support_i/cfg_turnoff_ok_i_1/O
                         net (fo=1, routed)           0.000     0.604    app/PIO/PIO_TO_inst/cfg_turnoff_ok0
    SLICE_X203Y110       FDRE                                         r  app/PIO/PIO_TO_inst/cfg_turnoff_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.953     3.502    app/PIO/PIO_TO_inst/user_clk_out
    SLICE_X203Y110       FDRE                                         r  app/PIO/PIO_TO_inst/cfg_turnoff_ok_reg/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                            (internal pin)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.028ns (3.326%)  route 0.814ns (96.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1                     0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                         net (fo=2, routed)           0.641     0.641    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_to_turnoff
    SLICE_X203Y106       LUT2 (Prop_lut2_I0_O)        0.028     0.669 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_i_1/O
                         net (fo=1, routed)           0.173     0.842    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_i_1_n_0
    SLICE_X202Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.955     3.504    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X202Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.875ns  (logic 0.191ns (6.652%)  route 2.684ns (93.348%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.593     2.756    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_rst_n
    SLICE_X203Y106       LUT2 (Prop_lut2_I1_O)        0.028     2.784 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.091     2.875    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_or_hot_rst
    SLICE_X203Y105       FDPE                                         f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.955     3.504    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y105       FDPE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_int_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.875ns  (logic 0.191ns (6.652%)  route 2.684ns (93.348%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.593     2.756    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_rst_n
    SLICE_X203Y106       LUT2 (Prop_lut2_I1_O)        0.028     2.784 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.091     2.875    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_or_hot_rst
    SLICE_X203Y105       FDPE                                         f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.955     3.504    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y105       FDPE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.912ns  (logic 0.196ns (6.739%)  route 2.716ns (93.261%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.163     0.163 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.593     2.756    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/reset_n_reg1_reg
    SLICE_X203Y106       LUT1 (Prop_lut1_I0_O)        0.033     2.789 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pl_phy_lnk_up_q_i_1/O
                         net (fo=5, routed)           0.122     2.912    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i_n_120
    SLICE_X203Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.955     3.504    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y106       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_q_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_lnk_up_int_reg/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.956ns  (logic 0.196ns (6.638%)  route 2.760ns (93.362%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.163     0.163 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.593     2.756    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/reset_n_reg1_reg
    SLICE_X203Y106       LUT1 (Prop_lut1_I0_O)        0.033     2.789 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pl_phy_lnk_up_q_i_1/O
                         net (fo=5, routed)           0.167     2.956    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i_n_120
    SLICE_X203Y107       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_lnk_up_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.954     3.503    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y107       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_lnk_up_int_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_phy_lnk_up_q_reg/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.987ns  (logic 0.196ns (6.569%)  route 2.791ns (93.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.163     0.163 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.593     2.756    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/reset_n_reg1_reg
    SLICE_X203Y106       LUT1 (Prop_lut1_I0_O)        0.033     2.789 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pl_phy_lnk_up_q_i_1/O
                         net (fo=5, routed)           0.198     2.987    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i_n_120
    SLICE_X203Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_phy_lnk_up_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.955     3.504    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pipe_userclk2_in
    SLICE_X203Y104       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_phy_lnk_up_q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  userclk2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.671ns  (logic 0.765ns (45.773%)  route 0.906ns (54.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLPHYLNKUPN)
                                                      0.722     7.550 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN
                         net (fo=1, routed)           0.906     8.456    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pl_phy_lnk_up_n
    SLICE_X204Y103       LUT1 (Prop_lut1_I0_O)        0.043     8.499 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/phy_lnk_up_cdc_i_1/O
                         net (fo=1, routed)           0.000     8.499    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/src_in
    SLICE_X204Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.522     6.268    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/dest_clk
    SLICE_X204Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.157ns  (logic 0.766ns (66.200%)  route 0.391ns (33.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRECEIVEDHOTRST)
                                                      0.766     7.594 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST
                         net (fo=1, routed)           0.391     7.985    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/src_in
    SLICE_X205Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.520     6.266    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/dest_clk
    SLICE_X205Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.827%)  route 0.196ns (58.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRECEIVEDHOTRST)
                                                      0.141     3.080 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST
                         net (fo=1, routed)           0.196     3.276    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/src_in
    SLICE_X205Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.978     3.527    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/dest_clk
    SLICE_X205Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.138ns (21.091%)  route 0.516ns (78.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLPHYLNKUPN)
                                                      0.110     3.049 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN
                         net (fo=1, routed)           0.516     3.565    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pl_phy_lnk_up_n
    SLICE_X204Y103       LUT1 (Prop_lut1_I0_O)        0.028     3.593 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/phy_lnk_up_cdc_i_1/O
                         net (fo=1, routed)           0.000     3.593    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/src_in
    SLICE_X204Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.979     3.528    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/dest_clk
    SLICE_X204Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  userclk2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.671ns  (logic 0.765ns (45.773%)  route 0.906ns (54.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLPHYLNKUPN)
                                                      0.722     7.550 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN
                         net (fo=1, routed)           0.906     8.456    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pl_phy_lnk_up_n
    SLICE_X204Y103       LUT1 (Prop_lut1_I0_O)        0.043     8.499 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/phy_lnk_up_cdc_i_1/O
                         net (fo=1, routed)           0.000     8.499    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/src_in
    SLICE_X204Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.522     6.268    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/dest_clk
    SLICE_X204Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.157ns  (logic 0.766ns (66.200%)  route 0.391ns (33.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns
    Source Clock Delay      (SCD):    6.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.111 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.616 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     5.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     5.167 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.661     6.828    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRECEIVEDHOTRST)
                                                      0.766     7.594 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST
                         net (fo=1, routed)           0.391     7.985    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/src_in
    SLICE_X205Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     1.885    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     1.968 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     3.241    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.314 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.349     4.663    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.746 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         1.520     6.266    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/dest_clk
    SLICE_X205Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.827%)  route 0.196ns (58.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRECEIVEDHOTRST)
                                                      0.141     3.080 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST
                         net (fo=1, routed)           0.196     3.276    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/src_in
    SLICE_X205Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.978     3.527    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/dest_clk
    SLICE_X205Y108       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.138ns (21.091%)  route 0.516ns (78.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.757     2.939    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLPHYLNKUPN)
                                                      0.110     3.049 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN
                         net (fo=1, routed)           0.516     3.565    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/pl_phy_lnk_up_n
    SLICE_X204Y103       LUT1 (Prop_lut1_I0_O)        0.028     3.593 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/phy_lnk_up_cdc_i_1/O
                         net (fo=1, routed)           0.000     3.593    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/src_in
    SLICE_X204Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.016 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.887 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.632     2.519    vc707_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.549 r  vc707_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=795, routed)         0.979     3.528    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/dest_clk
    SLICE_X204Y103       FDRE                                         r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTXE2_COMMON_X1Y2    GTXE2_COMMON                                 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y9   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTXE2_COMMON_X1Y2    GTXE2_COMMON                                 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y9   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_125mhz_mux_x1y0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.836ns  (logic 0.000ns (0.000%)  route 1.836ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 fall edge)
                                                      4.000     4.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.616 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.167 f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.836    11.003    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_125mhz_mux_x1y0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.835ns  (logic 0.000ns (0.000%)  route 1.835ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 fall edge)
                                                      4.000     4.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.616 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.167 f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.835    11.002    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_125mhz_mux_x1y0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.828ns  (logic 0.000ns (0.000%)  route 1.828ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 fall edge)
                                                      4.000     4.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.616 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.167 f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.828    10.995    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y9   GTXE2_CHANNEL                                f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_125mhz_mux_x1y0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.826ns  (logic 0.000ns (0.000%)  route 1.826ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 fall edge)
                                                      4.000     4.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     6.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.111 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     7.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.616 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     9.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.167 f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.826    10.993    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                                f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_125mhz_mux_x1y0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.924ns  (logic 0.000ns (0.000%)  route 0.924ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.924     3.106    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_125mhz_mux_x1y0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.926ns  (logic 0.000ns (0.000%)  route 0.926ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.926     3.108    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y9   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_125mhz_mux_x1y0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.000ns (0.000%)  route 0.930ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.930     3.112    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_125mhz_mux_x1y0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.000ns (0.000%)  route 0.930ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.930     3.112    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_250mhz_mux_x1y0'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.836ns  (logic 0.000ns (0.000%)  route 1.836ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     4.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.111 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     5.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.616 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     7.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.167 f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.836     9.003    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_250mhz_mux_x1y0'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.835ns  (logic 0.000ns (0.000%)  route 1.835ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     4.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.111 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     5.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.616 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     7.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.167 f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.835     9.002    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_250mhz_mux_x1y0'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.828ns  (logic 0.000ns (0.000%)  route 1.828ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     4.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.111 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     5.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.616 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     7.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.167 f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.828     8.995    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y9   GTXE2_CHANNEL                                f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_250mhz_mux_x1y0'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.826ns  (logic 0.000ns (0.000%)  route 1.826ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     4.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.111 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     5.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.616 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.458     7.074    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.167 f  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        1.826     8.993    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                                f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_250mhz_mux_x1y0'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.924ns  (logic 0.000ns (0.000%)  route 0.924ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.924     3.106    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_250mhz_mux_x1y0'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.926ns  (logic 0.000ns (0.000%)  route 0.926ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.926     3.108    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y9   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_250mhz_mux_x1y0'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.000ns (0.000%)  route 0.930ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.930     3.112    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                            (clock source 'clk_250mhz_mux_x1y0'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.000ns (0.000%)  route 0.930ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.182 r  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1480, routed)        0.930     3.112    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/pipe_pclk_in
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
                            (clock source 'mmcm_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_fb fall edge)    5.000     5.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     5.000 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     7.018    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     7.111 f  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     8.539    vc707_pcie_ep_support_i/pipe_clock_i/refclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077     8.616 f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.012     8.628    vc707_pcie_ep_support_i/pipe_clock_i/mmcm_fb
    MMCME2_ADV_X0Y3      MMCME2_ADV                                   f  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
                            (clock source 'mmcm_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_fb rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    vc707_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.928 r  vc707_pcie_ep_support_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    vc707_pcie_ep_support_i/pipe_clock_i/refclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.586 r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.005     1.591    vc707_pcie_ep_support_i/pipe_clock_i/mmcm_fb
    MMCME2_ADV_X0Y3      MMCME2_ADV                                   r  vc707_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    AB8                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    AB8                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTXE2_COMMON_X1Y2    GTXE2_COMMON                                 f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    AB8                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                                f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    AB8                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y9   GTXE2_CHANNEL                                f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    AB8                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                f  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTXE2_COMMON_X1Y2    GTXE2_COMMON                                 r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y10  GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y9   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    GTXE2_CHANNEL_X1Y8   GTXE2_CHANNEL                                r  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





