<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

</twCmdLine><twDesign>system_stub_routed.ncd</twDesign><twDesignPath>system_stub_routed.ncd</twDesignPath><twPCF>system_stub.pcf</twPCF><twPcfPath>system_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="system_i/PROCESSOR_CLK0"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="system_i/PROCESSOR_CLK0"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="system_i/PROCESSOR_CLK0"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="18.751" period="20.000" constraintValue="20.000" deviceLimit="1.249" freqLimit="800.641" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" locationPin="MMCME2_ADV_X0Y0.CLKOUT0" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tmmcmper_CLKIN(Finmin)" slack="90.000" period="10.000" constraintValue="10.000" deviceLimit="100.000" freqLimit="10.000" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="system_i/PROCESSOR_CLK0"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tmmcmper_CLKOUT(Foutmin)" slack="193.360" period="20.000" constraintValue="20.000" deviceLimit="213.360" freqLimit="4.687" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" locationPin="MMCME2_ADV_X0Y0.CLKOUT0" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0"/><twPinLimit anchorID="15" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="203.360" period="10.000" constraintValue="10.000" deviceLimit="213.360" freqLimit="4.687" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4_lite_reset_resync_path&quot; TIG;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.012</twTotDel><twSrc BELType="FF">system_i/reset_0/reset_0/Interconnect_aresetn_0</twSrc><twDest BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>2.476</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.881</twTotPathDel><twClkSkew dest = "0.847" src = "0.904">0.057</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X20Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp><twBEL>system_i/reset_0/reset_0/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.834</twRouteDel><twTotDel>2.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.012</twTotDel><twSrc BELType="FF">system_i/reset_0/reset_0/Interconnect_aresetn_0</twSrc><twDest BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>2.476</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.881</twTotPathDel><twClkSkew dest = "0.847" src = "0.904">0.057</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X20Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp><twBEL>system_i/reset_0/reset_0/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.834</twRouteDel><twTotDel>2.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.012</twTotDel><twSrc BELType="FF">system_i/reset_0/reset_0/Interconnect_aresetn_0</twSrc><twDest BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>2.476</twDel><twSUTime>0.405</twSUTime><twTotPathDel>2.881</twTotPathDel><twClkSkew dest = "0.847" src = "0.904">0.057</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X20Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp><twBEL>system_i/reset_0/reset_0/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>system_i/reset_0_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.834</twRouteDel><twTotDel>2.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.113</twTotDel><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.981</twDel><twSUTime>0.058</twSUTime><twTotPathDel>1.039</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>0.525</twRouteDel><twTotDel>1.039</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.112</twTotDel><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.977</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.038</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4_lite/axi4_lite/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.521</twRouteDel><twTotDel>1.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0&quot;         TS_clk_fpga_0 * 0.5 HIGH 50%;</twConstName><twItemCnt>13253</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1828</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.562</twMinPer></twConstHead><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.438</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7</twDest><twTotPathDel>7.133</twTotPathDel><twClkSkew dest = "1.380" src = "1.735">0.355</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y84.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y84.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[7]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid30</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7</twBEL></twPathDel><twLogDel>1.597</twLogDel><twRouteDel>5.536</twRouteDel><twTotDel>7.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.479</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7</twDest><twTotPathDel>7.095</twTotPathDel><twClkSkew dest = "1.380" src = "1.732">0.352</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y84.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y84.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[7]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid30</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7</twBEL></twPathDel><twLogDel>1.659</twLogDel><twRouteDel>5.436</twRouteDel><twTotDel>7.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.483</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_12</twDest><twTotPathDel>7.087</twTotPathDel><twClkSkew dest = "1.379" src = "1.735">0.356</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>system_i/axi4_lite_S_RDATA[8]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.774</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[12]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid4</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_12</twBEL></twPathDel><twLogDel>1.629</twLogDel><twRouteDel>5.458</twRouteDel><twTotDel>7.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.489</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_3</twDest><twTotPathDel>7.077</twTotPathDel><twClkSkew dest = "1.375" src = "1.735">0.360</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y83.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid11</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid111</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[2]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid26_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/N54</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[2]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid26</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_3</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>5.260</twRouteDel><twTotDel>7.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.517</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_14</twDest><twTotPathDel>7.052</twTotPathDel><twClkSkew dest = "1.378" src = "1.735">0.357</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[13]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid6</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_14</twBEL></twPathDel><twLogDel>1.599</twLogDel><twRouteDel>5.453</twRouteDel><twTotDel>7.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.524</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_12</twDest><twTotPathDel>7.049</twTotPathDel><twClkSkew dest = "1.379" src = "1.732">0.353</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>system_i/axi4_lite_S_RDATA[8]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.774</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[12]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid4</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_12</twBEL></twPathDel><twLogDel>1.691</twLogDel><twRouteDel>5.358</twRouteDel><twTotDel>7.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.530</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_3</twDest><twTotPathDel>7.039</twTotPathDel><twClkSkew dest = "1.375" src = "1.732">0.357</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y83.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid11</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid111</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[2]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid26_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y67.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/N54</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[2]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid26</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_3</twBEL></twPathDel><twLogDel>1.879</twLogDel><twRouteDel>5.160</twRouteDel><twTotDel>7.039</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.530</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_5</twDest><twTotPathDel>7.040</twTotPathDel><twClkSkew dest = "1.379" src = "1.735">0.356</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>system_i/axi4_lite_S_RDATA[8]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.779</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[4]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid28</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_5</twBEL></twPathDel><twLogDel>1.577</twLogDel><twRouteDel>5.463</twRouteDel><twTotDel>7.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.537</twSlack><twSrc BELType="FF">system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/is_Read_X_Y_Z_FSM_FFd1</twDest><twTotPathDel>7.401</twTotPathDel><twClkSkew dest = "0.929" src = "0.917">-0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/is_Read_X_Y_Z_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp><twBEL>system_i/reset_0/reset_0/Peripheral_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">3.824</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/is_Read_X_Y_Z_FSM_FFd2</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/is_Read_X_Y_Z_FSM_FFd1</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>6.354</twRouteDel><twTotDel>7.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.544</twSlack><twSrc BELType="FF">system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_0</twDest><twTotPathDel>7.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp><twBEL>system_i/reset_0/reset_0/Peripheral_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">3.891</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt[2]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_0</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>6.421</twRouteDel><twTotDel>7.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.544</twSlack><twSrc BELType="FF">system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_2</twDest><twTotPathDel>7.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp><twBEL>system_i/reset_0/reset_0/Peripheral_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">3.891</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt[2]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_2</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>6.421</twRouteDel><twTotDel>7.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.544</twSlack><twSrc BELType="FF">system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_1</twDest><twTotPathDel>7.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp><twBEL>system_i/reset_0/reset_0/Peripheral_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">3.891</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y24.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt[2]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_1</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>6.421</twRouteDel><twTotDel>7.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.547</twSlack><twSrc BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_2</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Unit_Delay_Enabled1_out1_3</twDest><twTotPathDel>7.087</twTotPathDel><twClkSkew dest = "1.521" src = "1.813">0.292</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_2</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Unit_Delay_Enabled1_out1_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X6Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt[2]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.166</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/READ_SHIFT_reg</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/is_Read_X_Y_Z_FSM_FFd3-In1_SW2_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/N78</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/READ_SHIFT_reg</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/Mmux_READ_SHIFT_reg_next11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/N81</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/READ_SHIFT_reg</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/Mmux_READ_SHIFT_reg_next11</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.289</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/READ_SHIFT</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int[46]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_XYZ_shiftRegister/u_shiftRegister_48/Mmux_shiftRegister_48_1_output.XYZ_int_temp381</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/y_1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Unit_Delay_Enabled1_out1[3]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Unit_Delay_Enabled1_out1_3</twBEL></twPathDel><twLogDel>1.072</twLogDel><twRouteDel>6.015</twRouteDel><twTotDel>7.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.558</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_14</twDest><twTotPathDel>7.014</twTotPathDel><twClkSkew dest = "1.378" src = "1.732">0.354</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[13]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid6</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_14</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>5.353</twRouteDel><twTotDel>7.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.571</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_5</twDest><twTotPathDel>7.002</twTotPathDel><twClkSkew dest = "1.379" src = "1.732">0.353</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>system_i/axi4_lite_S_RDATA[8]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.779</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[4]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid28</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_5</twBEL></twPathDel><twLogDel>1.639</twLogDel><twRouteDel>5.363</twRouteDel><twTotDel>7.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.583</twSlack><twSrc BELType="FF">system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/is_Read_X_Y_Z_FSM_FFd2</twDest><twTotPathDel>7.355</twTotPathDel><twClkSkew dest = "0.929" src = "0.917">-0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/is_Read_X_Y_Z_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp><twBEL>system_i/reset_0/reset_0/Peripheral_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">3.824</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/is_Read_X_Y_Z_FSM_FFd2</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/is_Read_X_Y_Z_FSM_FFd2</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>6.354</twRouteDel><twTotDel>7.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.587</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_4</twDest><twTotPathDel>6.983</twTotPathDel><twClkSkew dest = "1.379" src = "1.735">0.356</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y84.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y84.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[4]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid27</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_4</twBEL></twPathDel><twLogDel>1.597</twLogDel><twRouteDel>5.386</twRouteDel><twTotDel>6.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.593</twSlack><twSrc BELType="FF">system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay7_out1</twDest><twTotPathDel>7.337</twTotPathDel><twClkSkew dest = "0.921" src = "0.917">-0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay7_out1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp><twBEL>system_i/reset_0/reset_0/Peripheral_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">3.760</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay7_out1</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay7_out1</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>6.290</twRouteDel><twTotDel>7.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.600</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7</twDest><twTotPathDel>6.971</twTotPathDel><twClkSkew dest = "1.380" src = "1.735">0.355</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>system_i/axi4_lite_S_RDATA[5]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid112</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid111</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[7]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid30</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7</twBEL></twPathDel><twLogDel>1.597</twLogDel><twRouteDel>5.374</twRouteDel><twTotDel>6.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.601</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_8</twDest><twTotPathDel>6.970</twTotPathDel><twClkSkew dest = "1.380" src = "1.735">0.355</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y83.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid11</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid111</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y61.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[7]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[7]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid31</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_8</twBEL></twPathDel><twLogDel>1.840</twLogDel><twRouteDel>5.130</twRouteDel><twTotDel>6.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.628</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_4</twDest><twTotPathDel>6.945</twTotPathDel><twClkSkew dest = "1.379" src = "1.732">0.353</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y84.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y84.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[4]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid27</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_4</twBEL></twPathDel><twLogDel>1.659</twLogDel><twRouteDel>5.286</twRouteDel><twTotDel>6.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.631</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_1</twDest><twTotPathDel>6.937</twTotPathDel><twClkSkew dest = "1.377" src = "1.735">0.358</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y84.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y84.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[15]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid12</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_1</twBEL></twPathDel><twLogDel>1.599</twLogDel><twRouteDel>5.338</twRouteDel><twTotDel>6.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.633</twSlack><twSrc BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_VLD</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_46</twDest><twTotPathDel>7.205</twTotPathDel><twClkSkew dest = "0.767" src = "0.855">0.088</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_VLD</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_46</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_VLD</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_VLD</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_VLD</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Control_Signals/Unit_Delay_Enabled_Resettable_zero_delay</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Switch_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/XYZ_Valid_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/CSn_reg</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/Mmux_XYZ_Valid_reg_next11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/CSn</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Unit_Delay_Enabled1_out1[7]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_XYZ_shiftRegister/u_shiftRegister_48/Mmux_shiftRegister_48_1_output.XYZ_int_temp411</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/y_1[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int[46]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_XYZ_shiftRegister/u_shiftRegister_48/XYZ_int_46</twBEL></twPathDel><twLogDel>0.886</twLogDel><twRouteDel>6.319</twRouteDel><twTotDel>7.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.636</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_10</twDest><twTotPathDel>6.933</twTotPathDel><twClkSkew dest = "1.378" src = "1.735">0.357</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y83.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid11</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid111</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y63.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[10]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[10]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid2</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_10</twBEL></twPathDel><twLogDel>1.805</twLogDel><twRouteDel>5.128</twRouteDel><twTotDel>6.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.641</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7</twDest><twTotPathDel>6.933</twTotPathDel><twClkSkew dest = "1.380" src = "1.732">0.352</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y82.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>system_i/axi4_lite_S_RDATA[5]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid112</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid111</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[7]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid30</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_7</twBEL></twPathDel><twLogDel>1.659</twLogDel><twRouteDel>5.274</twRouteDel><twTotDel>6.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.642</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_8</twDest><twTotPathDel>6.932</twTotPathDel><twClkSkew dest = "1.380" src = "1.732">0.352</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y83.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid11</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid111</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y61.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.738</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y61.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[7]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid31_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[7]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid31</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_8</twBEL></twPathDel><twLogDel>1.902</twLogDel><twRouteDel>5.030</twRouteDel><twTotDel>6.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.645</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_14</twDest><twTotPathDel>6.924</twTotPathDel><twClkSkew dest = "1.378" src = "1.735">0.357</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/top_addr_sel[3]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/mux711</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/top_addr_sel[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[13]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid6</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_14</twBEL></twPathDel><twLogDel>1.235</twLogDel><twRouteDel>5.689</twRouteDel><twTotDel>6.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.645</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_15</twDest><twTotPathDel>6.923</twTotPathDel><twClkSkew dest = "1.377" src = "1.735">0.358</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y84.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y84.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Z_INV_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[15]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid7</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_15</twBEL></twPathDel><twLogDel>1.595</twLogDel><twRouteDel>5.328</twRouteDel><twTotDel>6.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.665</twSlack><twSrc BELType="FF">system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_1</twDest><twTotPathDel>6.903</twTotPathDel><twClkSkew dest = "1.377" src = "1.735">0.358</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/axi4_lite/axi4_lite/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>system_i/axi4_lite_M_ARVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr[15]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4_lite_M_RDATA[15]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid12</twBEL><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_1</twBEL></twPathDel><twLogDel>1.599</twLogDel><twRouteDel>5.304</twRouteDel><twTotDel>6.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.666</twSlack><twSrc BELType="FF">system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType="FF">system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_4</twDest><twTotPathDel>7.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.130" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/reset_0/reset_0/Peripheral_aresetn_0</twSrc><twDest BELType='FF'>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/FPGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp><twBEL>system_i/reset_0/reset_0/Peripheral_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.530</twDelInfo><twComp>system_i/FPGA_ARESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">3.769</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y25.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt[4]</twComp><twBEL>system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/clock_cnt_4</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>6.299</twRouteDel><twTotDel>7.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_i/FPGA_CLK</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD
        TIMEGRP
        &quot;system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0&quot;
        TS_clk_fpga_0 * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="17.845" period="20.000" constraintValue="20.000" deviceLimit="2.155" freqLimit="464.037" physResource="system_i/clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST/I0" logResource="system_i/clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0"/><twPinLimit anchorID="90" type="MINLOWPULSE" name="Tmpw" slack="18.040" period="20.000" constraintValue="10.000" deviceLimit="0.980" physResource="system_i/reset_0/reset_0/EXT_LPF/asr_lpf_3/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/Mshreg_asr_lpf_0/CLK" locationPin="SLICE_X6Y11.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="91" type="MINHIGHPULSE" name="Tmpw" slack="18.040" period="20.000" constraintValue="10.000" deviceLimit="0.980" physResource="system_i/reset_0/reset_0/EXT_LPF/asr_lpf_3/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/Mshreg_asr_lpf_0/CLK" locationPin="SLICE_X6Y11.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="92" type="MINLOWPULSE" name="Tmpw" slack="18.040" period="20.000" constraintValue="10.000" deviceLimit="0.980" physResource="system_i/reset_0/reset_0/EXT_LPF/srl_time_out/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/POR_SRL_I/CLK" locationPin="SLICE_X6Y17.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="93" type="MINHIGHPULSE" name="Tmpw" slack="18.040" period="20.000" constraintValue="10.000" deviceLimit="0.980" physResource="system_i/reset_0/reset_0/EXT_LPF/srl_time_out/CLK" logResource="system_i/reset_0/reset_0/EXT_LPF/POR_SRL_I/CLK" locationPin="SLICE_X6Y17.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="94" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0/CK" locationPin="SLICE_X27Y116.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="95" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0/CK" locationPin="SLICE_X27Y116.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0/CK" locationPin="SLICE_X27Y116.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="97" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK" locationPin="SLICE_X27Y109.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK" locationPin="SLICE_X27Y109.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK" locationPin="SLICE_X27Y109.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="100" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK" locationPin="SLICE_X27Y109.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="101" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK" locationPin="SLICE_X27Y109.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK" locationPin="SLICE_X27Y109.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="103" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK" locationPin="SLICE_X27Y109.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="104" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK" locationPin="SLICE_X27Y109.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK" locationPin="SLICE_X27Y109.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="106" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK" locationPin="SLICE_X27Y109.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="107" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK" locationPin="SLICE_X27Y109.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="108" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="system_i/axi4_lite/axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK" locationPin="SLICE_X27Y109.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="109" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SDI_reg/CLK" logResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SCK_reg/CK" locationPin="SLICE_X1Y49.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="110" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SDI_reg/CLK" logResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SCK_reg/CK" locationPin="SLICE_X1Y49.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="111" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SDI_reg/CLK" logResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SCK_reg/CK" locationPin="SLICE_X1Y49.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="112" type="MINHIGHPULSE" name="Trpw" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SDI_reg/SR" logResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SCK_reg/SR" locationPin="SLICE_X1Y49.SR" clockNet="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset"/><twPinLimit anchorID="113" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SDI_reg/CLK" logResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay5_out1/CK" locationPin="SLICE_X1Y49.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="114" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SDI_reg/CLK" logResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay5_out1/CK" locationPin="SLICE_X1Y49.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="115" type="MINPERIOD" name="Tcp" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SDI_reg/CLK" logResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay5_out1/CK" locationPin="SLICE_X1Y49.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="116" type="MINHIGHPULSE" name="Trpw" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SDI_reg/SR" logResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay5_out1/SR" locationPin="SLICE_X1Y49.SR" clockNet="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/reset"/><twPinLimit anchorID="117" type="MINLOWPULSE" name="Tcl" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SDI_reg/CLK" logResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay6_out1/CK" locationPin="SLICE_X1Y49.CLK" clockNet="system_i/FPGA_CLK"/><twPinLimit anchorID="118" type="MINHIGHPULSE" name="Tch" slack="19.000" period="20.000" constraintValue="10.000" deviceLimit="0.500" physResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/SDI_reg/CLK" logResource="system_i/pmodacl_ip_14a_hdl_dut_pcore_0/pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay6_out1/CK" locationPin="SLICE_X1Y49.CLK" clockNet="system_i/FPGA_CLK"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="119"><twConstRollup name="TS_clk_fpga_0" fullName="TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="3.781" errors="0" errorRollup="0" items="0" itemsRollup="13253"/><twConstRollup name="TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" fullName="TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD         TIMEGRP         &quot;system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0&quot;         TS_clk_fpga_0 * 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="7.562" actualRollup="N/A" errors="0" errorRollup="0" items="13253" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="120">0</twUnmetConstCnt><twDataSheet anchorID="121" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="122"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>13258</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2212</twConnCnt></twConstCov><twStats anchorID="123"><twMinPer>7.562</twMinPer><twFootnote number="1" /><twMaxFreq>132.240</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Feb 17 15:38:17 2015 </twTimestamp></twFoot><twClientInfo anchorID="124"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 630 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
