`timescale 1ns / 1ps

module b3logic_tb();

reg [2:0] sw_r;
wire led_r;

b3logic u0(
    .led(led_r), //.___ is referencing to the source file
    .sw(sw_r[2:0])
    );
    
initial begin
    sw_r[2:0] = 3'b000;
    #10 sw_r[2:0] = 3'b001;
    #10 sw_r[2:0] = 3'b010;
    #10 sw_r[2:0] = 3'b100;
    #10 sw_r[2:0] = 3'b011;
    #10 sw_r[2:0] = 3'b101;
    #10 sw_r[2:0] = 3'b110;
    #10 sw_r[2:0] = 3'b111;
    #10 $stop;
 end
 
endmodule
