library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity HalfAdder is
	port (
		A : in std_logic;
		B : in std_logic;
		sum : out std_logic;
		carry : out std_logic
	);
end HalfAdder;

architecture Behavioral of HalfAdder is

begin
	sum <= a xor b;
	carry <= a and b;

end Behavioral;