# Reading pref.tcl
# do PruebaDecoder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/killt/Desktop/PruebaDecoder {C:/Users/killt/Desktop/PruebaDecoder/DecoderToBcd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:51:31 on Aug 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/killt/Desktop/PruebaDecoder" C:/Users/killt/Desktop/PruebaDecoder/DecoderToBcd.sv 
# -- Compiling module DecoderToBcd
# 
# Top level modules:
# 	DecoderToBcd
# End time: 19:51:31 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/killt/Desktop/PruebaDecoder {C:/Users/killt/Desktop/PruebaDecoder/BcdTo7Segment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:51:31 on Aug 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/killt/Desktop/PruebaDecoder" C:/Users/killt/Desktop/PruebaDecoder/BcdTo7Segment.sv 
# -- Compiling module BcdTo7Segment
# 
# Top level modules:
# 	BcdTo7Segment
# End time: 19:51:31 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/killt/Desktop/PruebaDecoder {C:/Users/killt/Desktop/PruebaDecoder/TopLevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:51:31 on Aug 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/killt/Desktop/PruebaDecoder" C:/Users/killt/Desktop/PruebaDecoder/TopLevel.sv 
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 19:51:31 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/killt/Desktop/PruebaDecoder {C:/Users/killt/Desktop/PruebaDecoder/TopLevel_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:51:31 on Aug 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/killt/Desktop/PruebaDecoder" C:/Users/killt/Desktop/PruebaDecoder/TopLevel_tb.sv 
# -- Compiling module TopLevel_tb
# 
# Top level modules:
# 	TopLevel_tb
# End time: 19:51:31 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  TopLevel_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" TopLevel_tb 
# Start time: 19:51:31 on Aug 07,2024
# Loading sv_std.std
# Loading work.TopLevel_tb
# Loading work.TopLevel
# Loading work.DecoderToBcd
# Loading work.BcdTo7Segment
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# time = 0, in = 0000, bcd = 00000000, seg1 = 0111111, seg0 = 0111111
# time = 40, in = 0001, bcd = 00000001, seg1 = 0111111, seg0 = 0000110
# time = 80, in = 0010, bcd = 00000010, seg1 = 0111111, seg0 = 1011011
# time = 120, in = 0011, bcd = 00000011, seg1 = 0111111, seg0 = 1001111
# time = 160, in = 0100, bcd = 00000100, seg1 = 0111111, seg0 = 1100110
# time = 200, in = 0101, bcd = 00000101, seg1 = 0111111, seg0 = 1101101
# time = 240, in = 0110, bcd = 00000110, seg1 = 0111111, seg0 = 1111101
# time = 280, in = 0111, bcd = 00000111, seg1 = 0111111, seg0 = 0000111
# time = 320, in = 1000, bcd = 00001000, seg1 = 0111111, seg0 = 1111111
# time = 360, in = 1001, bcd = 00001001, seg1 = 0111111, seg0 = 1101111
# time = 400, in = 1010, bcd = 00010000, seg1 = 0000110, seg0 = 0111111
# time = 440, in = 1011, bcd = 00010001, seg1 = 0000110, seg0 = 0000110
# time = 480, in = 1100, bcd = 00010010, seg1 = 0000110, seg0 = 1011011
# time = 520, in = 1101, bcd = 00010011, seg1 = 0000110, seg0 = 1001111
# time = 560, in = 1110, bcd = 00010100, seg1 = 0000110, seg0 = 1100110
# time = 600, in = 1111, bcd = 00010101, seg1 = 0000110, seg0 = 1101101
# ** Note: $finish    : C:/Users/killt/Desktop/PruebaDecoder/TopLevel_tb.sv(57)
#    Time: 640 ps  Iteration: 0  Instance: /TopLevel_tb
# 1
# Break in Module TopLevel_tb at C:/Users/killt/Desktop/PruebaDecoder/TopLevel_tb.sv line 57
# End time: 19:51:44 on Aug 07,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
