$date
	Sat Oct 22 22:28:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1020902
b10111 &
b10111 %
1$
b10111 !
1"
#1020903
0"
#1020906
b1000110 &
b1000110 %
#1020910
b100011 &
b100011 %
#1020914
b1101010 &
b1101010 %
#1020918
b110101 &
b110101 %
#1020922
b10100000 &
b10100000 %
#1020926
b1010000 &
b1010000 %
#1020930
b101000 &
b101000 %
#1020934
b10100 &
b10100 %
#1020938
b1010 &
b1010 %
#1020942
b101 &
b101 %
#1020946
b10000 &
b10000 %
#1020950
b1000 &
b1000 %
#1020954
b100 &
b100 %
#1020958
b10 &
b10 %
#1020962
b1 &
b1 %
1#
#1020966
b0 &
0#
b0 %
0$
#1929420
b10001 !
1"
#1929422
b10001 &
b10001 %
1$
#1929423
0"
#1929426
b110100 &
b110100 %
#1929430
b11010 &
b11010 %
#1929434
b1101 &
b1101 %
#1929438
b101000 &
b101000 %
#1929442
b10100 &
b10100 %
#1929446
b1010 &
b1010 %
#1929450
b101 &
b101 %
#1929454
b10000 &
b10000 %
#1929458
b1000 &
b1000 %
#1929462
b100 &
b100 %
#1929466
b10 &
b10 %
#1929470
b1 &
1#
b1 %
#1929474
b0 &
b0 %
0#
0$
#3007538
b1 &
b1 %
1$
b1 !
1"
#3007539
0"
#3007542
1#
#3007546
b0 &
b0 %
0#
0$
#4500012
